{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613948427842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613948427852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 21 15:00:27 2021 " "Processing started: Sun Feb 21 15:00:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613948427852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948427852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uartEx -c uartEx " "Command: quartus_map --read_settings_files=on --write_settings_files=off uartEx -c uartEx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948427852 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1613948429572 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613948429572 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "CPEN391_Computer.qsys " "Elaborating Platform Designer system entity \"CPEN391_Computer.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613948439292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:43 Progress: Loading CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer.qsys " "2021.02.21.15:00:43 Progress: Loading CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948443216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:44 Progress: Reading input file " "2021.02.21.15:00:44 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948444109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:44 Progress: Adding ARM_A9_HPS \[altera_hps 19.1\] " "2021.02.21.15:00:44 Progress: Adding ARM_A9_HPS \[altera_hps 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948444195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:45 Progress: Parameterizing module ARM_A9_HPS " "2021.02.21.15:00:45 Progress: Parameterizing module ARM_A9_HPS" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948445815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:45 Progress: Adding HEX0_1 \[altera_avalon_pio 19.1\] " "2021.02.21.15:00:45 Progress: Adding HEX0_1 \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948445855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:45 Progress: Parameterizing module HEX0_1 " "2021.02.21.15:00:45 Progress: Parameterizing module HEX0_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948445878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:45 Progress: Adding HEX2_3 \[altera_avalon_pio 19.1\] " "2021.02.21.15:00:45 Progress: Adding HEX2_3 \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948445881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:45 Progress: Parameterizing module HEX2_3 " "2021.02.21.15:00:45 Progress: Parameterizing module HEX2_3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948445881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:45 Progress: Adding HEX4_5 \[altera_avalon_pio 19.1\] " "2021.02.21.15:00:45 Progress: Adding HEX4_5 \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948445883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:45 Progress: Parameterizing module HEX4_5 " "2021.02.21.15:00:45 Progress: Parameterizing module HEX4_5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948445884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:45 Progress: Adding IO_Bridge \[altera_up_avalon_to_external_bus_bridge 18.0\] " "2021.02.21.15:00:45 Progress: Adding IO_Bridge \[altera_up_avalon_to_external_bus_bridge 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948445886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:46 Progress: Parameterizing module IO_Bridge " "2021.02.21.15:00:46 Progress: Parameterizing module IO_Bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948446770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:46 Progress: Adding Interval_Timer \[altera_avalon_timer 19.1\] " "2021.02.21.15:00:46 Progress: Adding Interval_Timer \[altera_avalon_timer 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948446772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:46 Progress: Parameterizing module Interval_Timer " "2021.02.21.15:00:46 Progress: Parameterizing module Interval_Timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948446830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:46 Progress: Adding JTAG_To_FPGA_Bridge \[altera_jtag_avalon_master 19.1\] " "2021.02.21.15:00:46 Progress: Adding JTAG_To_FPGA_Bridge \[altera_jtag_avalon_master 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948446830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:46 Progress: Parameterizing module JTAG_To_FPGA_Bridge " "2021.02.21.15:00:46 Progress: Parameterizing module JTAG_To_FPGA_Bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948446840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:46 Progress: Adding JTAG_To_HPS_Bridge \[altera_jtag_avalon_master 19.1\] " "2021.02.21.15:00:46 Progress: Adding JTAG_To_HPS_Bridge \[altera_jtag_avalon_master 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948446840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:46 Progress: Parameterizing module JTAG_To_HPS_Bridge " "2021.02.21.15:00:46 Progress: Parameterizing module JTAG_To_HPS_Bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948446841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:46 Progress: Adding JTAG_UART_for_ARM_0 \[altera_avalon_jtag_uart 19.1\] " "2021.02.21.15:00:46 Progress: Adding JTAG_UART_for_ARM_0 \[altera_avalon_jtag_uart 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948446842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:46 Progress: Parameterizing module JTAG_UART_for_ARM_0 " "2021.02.21.15:00:46 Progress: Parameterizing module JTAG_UART_for_ARM_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948446853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:46 Progress: Adding JTAG_UART_for_ARM_1 \[altera_avalon_jtag_uart 19.1\] " "2021.02.21.15:00:46 Progress: Adding JTAG_UART_for_ARM_1 \[altera_avalon_jtag_uart 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948446854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:46 Progress: Parameterizing module JTAG_UART_for_ARM_1 " "2021.02.21.15:00:46 Progress: Parameterizing module JTAG_UART_for_ARM_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948446854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:46 Progress: Adding LCD_0 \[altera_avalon_pio 19.1\] " "2021.02.21.15:00:46 Progress: Adding LCD_0 \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948446855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:46 Progress: Parameterizing module LCD_0 " "2021.02.21.15:00:46 Progress: Parameterizing module LCD_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948446855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:46 Progress: Adding LEDS \[altera_avalon_pio 19.1\] " "2021.02.21.15:00:46 Progress: Adding LEDS \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948446856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:46 Progress: Parameterizing module LEDS " "2021.02.21.15:00:46 Progress: Parameterizing module LEDS" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948446856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:46 Progress: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 19.1\] " "2021.02.21.15:00:46 Progress: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948446857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:46 Progress: Parameterizing module Onchip_SRAM " "2021.02.21.15:00:46 Progress: Parameterizing module Onchip_SRAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948446872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:46 Progress: Adding PushButtons \[altera_avalon_pio 19.1\] " "2021.02.21.15:00:46 Progress: Adding PushButtons \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948446873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:46 Progress: Parameterizing module PushButtons " "2021.02.21.15:00:46 Progress: Parameterizing module PushButtons" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948446873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:46 Progress: Adding SDRAM \[altera_avalon_new_sdram_controller 19.1\] " "2021.02.21.15:00:46 Progress: Adding SDRAM \[altera_avalon_new_sdram_controller 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948446873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:46 Progress: Parameterizing module SDRAM " "2021.02.21.15:00:46 Progress: Parameterizing module SDRAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948446886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:46 Progress: Adding Slider_Switches \[altera_avalon_pio 19.1\] " "2021.02.21.15:00:46 Progress: Adding Slider_Switches \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948446891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:46 Progress: Parameterizing module Slider_Switches " "2021.02.21.15:00:46 Progress: Parameterizing module Slider_Switches" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948446891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:46 Progress: Adding SysID \[altera_avalon_sysid_qsys 19.1\] " "2021.02.21.15:00:46 Progress: Adding SysID \[altera_avalon_sysid_qsys 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948446892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:46 Progress: Parameterizing module SysID " "2021.02.21.15:00:46 Progress: Parameterizing module SysID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948446902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:46 Progress: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 17.1\] " "2021.02.21.15:00:46 Progress: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948446903 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Altera_up_avalon_sys_sdram_pll: Catalog mismatch; expected v18.0 but found v17.1 " "Altera_up_avalon_sys_sdram_pll: Catalog mismatch; expected v18.0 but found v17.1" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948446959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:46 Progress: Parameterizing module System_PLL " "2021.02.21.15:00:46 Progress: Parameterizing module System_PLL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948446959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:46 Progress: Adding bit_flipper_0 \[bit_flipper 1.0\] " "2021.02.21.15:00:46 Progress: Adding bit_flipper_0 \[bit_flipper 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948446960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:47 Progress: Parameterizing module bit_flipper_0 " "2021.02.21.15:00:47 Progress: Parameterizing module bit_flipper_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948447018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:47 Progress: Building connections " "2021.02.21.15:00:47 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948447019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:47 Progress: Parameterizing connections " "2021.02.21.15:00:47 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948447068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:00:47 Progress: Validating " "2021.02.21.15:00:47 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948447071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.02.21.15:01:03 Progress: Done reading input file " "2021.02.21.15:01:03 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948463603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPEN391_Computer.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73 " "CPEN391_Computer.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948469327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPEN391_Computer.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39 " "CPEN391_Computer.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948469327 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "CPEN391_Computer.ARM_A9_HPS: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "CPEN391_Computer.ARM_A9_HPS: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948469327 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "CPEN391_Computer.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz " "CPEN391_Computer.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948469328 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "CPEN391_Computer.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "CPEN391_Computer.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948469328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPEN391_Computer.JTAG_UART_for_ARM_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "CPEN391_Computer.JTAG_UART_for_ARM_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948469333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPEN391_Computer.JTAG_UART_for_ARM_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "CPEN391_Computer.JTAG_UART_for_ARM_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948469333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPEN391_Computer.LCD_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "CPEN391_Computer.LCD_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948469333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPEN391_Computer.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "CPEN391_Computer.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948469335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPEN391_Computer.Slider_Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "CPEN391_Computer.Slider_Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948469335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPEN391_Computer.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "CPEN391_Computer.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948469335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPEN391_Computer.SysID: Time stamp will be automatically updated when this component is generated. " "CPEN391_Computer.SysID: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948469335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPEN391_Computer.System_PLL: Refclk Freq: 50.0 " "CPEN391_Computer.System_PLL: Refclk Freq: 50.0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948469335 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "CPEN391_Computer.Onchip_SRAM: Onchip_SRAM.s2 must be connected to an Avalon-MM master " "CPEN391_Computer.Onchip_SRAM: Onchip_SRAM.s2 must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948469339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPEN391_Computer: Generating CPEN391_Computer \"CPEN391_Computer\" for QUARTUS_SYNTH " "CPEN391_Computer: Generating CPEN391_Computer \"CPEN391_Computer\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948472605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master JTAG_To_HPS_Bridge.master and slave ARM_A9_HPS.f2h_axi_slave because the master is of type avalon and the slave is of type axi. " "Interconnect is inserted between master JTAG_To_HPS_Bridge.master and slave ARM_A9_HPS.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948485311 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender " "ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948486199 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender " "ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948486199 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender " "ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948486214 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender " "ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948486214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\" " "ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948495259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73 " "ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948495988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39 " "ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948496423 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "ARM_A9_HPS: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "ARM_A9_HPS: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948496425 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz " "ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948496426 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948496426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ARM_A9_HPS: \"CPEN391_Computer\" instantiated altera_hps \"ARM_A9_HPS\" " "ARM_A9_HPS: \"CPEN391_Computer\" instantiated altera_hps \"ARM_A9_HPS\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948499796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX0_1: Starting RTL generation for module 'CPEN391_Computer_HEX0_1' " "HEX0_1: Starting RTL generation for module 'CPEN391_Computer_HEX0_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948499806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX0_1:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_HEX0_1 --dir=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0002_HEX0_1_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0002_HEX0_1_gen//CPEN391_Computer_HEX0_1_component_configuration.pl  --do_build_sim=0  \] " "HEX0_1:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_HEX0_1 --dir=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0002_HEX0_1_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0002_HEX0_1_gen//CPEN391_Computer_HEX0_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948499806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX0_1: Done RTL generation for module 'CPEN391_Computer_HEX0_1' " "HEX0_1: Done RTL generation for module 'CPEN391_Computer_HEX0_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948500075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX0_1: \"CPEN391_Computer\" instantiated altera_avalon_pio \"HEX0_1\" " "HEX0_1: \"CPEN391_Computer\" instantiated altera_avalon_pio \"HEX0_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948500080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "IO_Bridge: Starting Generation of Avalon to External Bus Bridge " "IO_Bridge: Starting Generation of Avalon to External Bus Bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948500083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "IO_Bridge: \"CPEN391_Computer\" instantiated altera_up_avalon_to_external_bus_bridge \"IO_Bridge\" " "IO_Bridge: \"CPEN391_Computer\" instantiated altera_up_avalon_to_external_bus_bridge \"IO_Bridge\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948500109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer: Starting RTL generation for module 'CPEN391_Computer_Interval_Timer' " "Interval_Timer: Starting RTL generation for module 'CPEN391_Computer_Interval_Timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948500117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer:   Generation command is \[exec C:/intelFPGA_lite/19.1/quartus/bin64//perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=CPEN391_Computer_Interval_Timer --dir=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0004_Interval_Timer_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0004_Interval_Timer_gen//CPEN391_Computer_Interval_Timer_component_configuration.pl  --do_build_sim=0  \] " "Interval_Timer:   Generation command is \[exec C:/intelFPGA_lite/19.1/quartus/bin64//perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=CPEN391_Computer_Interval_Timer --dir=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0004_Interval_Timer_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0004_Interval_Timer_gen//CPEN391_Computer_Interval_Timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948500118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer: Done RTL generation for module 'CPEN391_Computer_Interval_Timer' " "Interval_Timer: Done RTL generation for module 'CPEN391_Computer_Interval_Timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948500452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer: \"CPEN391_Computer\" instantiated altera_avalon_timer \"Interval_Timer\" " "Interval_Timer: \"CPEN391_Computer\" instantiated altera_avalon_timer \"Interval_Timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948500457 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_To_FPGA_Bridge: \"CPEN391_Computer\" instantiated altera_jtag_avalon_master \"JTAG_To_FPGA_Bridge\" " "JTAG_To_FPGA_Bridge: \"CPEN391_Computer\" instantiated altera_jtag_avalon_master \"JTAG_To_FPGA_Bridge\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948501635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART_for_ARM_0: Starting RTL generation for module 'CPEN391_Computer_JTAG_UART_for_ARM_0' " "JTAG_UART_for_ARM_0: Starting RTL generation for module 'CPEN391_Computer_JTAG_UART_for_ARM_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948501703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART_for_ARM_0:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CPEN391_Computer_JTAG_UART_for_ARM_0 --dir=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0005_JTAG_UART_for_ARM_0_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0005_JTAG_UART_for_ARM_0_gen//CPEN391_Computer_JTAG_UART_for_ARM_0_component_configuration.pl  --do_build_sim=0  \] " "JTAG_UART_for_ARM_0:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CPEN391_Computer_JTAG_UART_for_ARM_0 --dir=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0005_JTAG_UART_for_ARM_0_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0005_JTAG_UART_for_ARM_0_gen//CPEN391_Computer_JTAG_UART_for_ARM_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948501703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART_for_ARM_0: Done RTL generation for module 'CPEN391_Computer_JTAG_UART_for_ARM_0' " "JTAG_UART_for_ARM_0: Done RTL generation for module 'CPEN391_Computer_JTAG_UART_for_ARM_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948502040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART_for_ARM_0: \"CPEN391_Computer\" instantiated altera_avalon_jtag_uart \"JTAG_UART_for_ARM_0\" " "JTAG_UART_for_ARM_0: \"CPEN391_Computer\" instantiated altera_avalon_jtag_uart \"JTAG_UART_for_ARM_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948502046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LCD_0: Starting RTL generation for module 'CPEN391_Computer_LCD_0' " "LCD_0: Starting RTL generation for module 'CPEN391_Computer_LCD_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948502052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LCD_0:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_LCD_0 --dir=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0006_LCD_0_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0006_LCD_0_gen//CPEN391_Computer_LCD_0_component_configuration.pl  --do_build_sim=0  \] " "LCD_0:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_LCD_0 --dir=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0006_LCD_0_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0006_LCD_0_gen//CPEN391_Computer_LCD_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948502052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LCD_0: Done RTL generation for module 'CPEN391_Computer_LCD_0' " "LCD_0: Done RTL generation for module 'CPEN391_Computer_LCD_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948502352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LCD_0: \"CPEN391_Computer\" instantiated altera_avalon_pio \"LCD_0\" " "LCD_0: \"CPEN391_Computer\" instantiated altera_avalon_pio \"LCD_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948502355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDS: Starting RTL generation for module 'CPEN391_Computer_LEDS' " "LEDS: Starting RTL generation for module 'CPEN391_Computer_LEDS'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948502360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDS:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_LEDS --dir=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0007_LEDS_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0007_LEDS_gen//CPEN391_Computer_LEDS_component_configuration.pl  --do_build_sim=0  \] " "LEDS:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_LEDS --dir=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0007_LEDS_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0007_LEDS_gen//CPEN391_Computer_LEDS_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948502360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDS: Done RTL generation for module 'CPEN391_Computer_LEDS' " "LEDS: Done RTL generation for module 'CPEN391_Computer_LEDS'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948502625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDS: \"CPEN391_Computer\" instantiated altera_avalon_pio \"LEDS\" " "LEDS: \"CPEN391_Computer\" instantiated altera_avalon_pio \"LEDS\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948502629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_SRAM: Starting RTL generation for module 'CPEN391_Computer_Onchip_SRAM' " "Onchip_SRAM: Starting RTL generation for module 'CPEN391_Computer_Onchip_SRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948502634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_SRAM:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CPEN391_Computer_Onchip_SRAM --dir=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0008_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0008_Onchip_SRAM_gen//CPEN391_Computer_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  \] " "Onchip_SRAM:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CPEN391_Computer_Onchip_SRAM --dir=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0008_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0008_Onchip_SRAM_gen//CPEN391_Computer_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948502634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_SRAM: Done RTL generation for module 'CPEN391_Computer_Onchip_SRAM' " "Onchip_SRAM: Done RTL generation for module 'CPEN391_Computer_Onchip_SRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948502926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_SRAM: \"CPEN391_Computer\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\" " "Onchip_SRAM: \"CPEN391_Computer\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948502934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PushButtons: Starting RTL generation for module 'CPEN391_Computer_PushButtons' " "PushButtons: Starting RTL generation for module 'CPEN391_Computer_PushButtons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948502940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PushButtons:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_PushButtons --dir=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0009_PushButtons_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0009_PushButtons_gen//CPEN391_Computer_PushButtons_component_configuration.pl  --do_build_sim=0  \] " "PushButtons:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_PushButtons --dir=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0009_PushButtons_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0009_PushButtons_gen//CPEN391_Computer_PushButtons_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948502940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PushButtons: Done RTL generation for module 'CPEN391_Computer_PushButtons' " "PushButtons: Done RTL generation for module 'CPEN391_Computer_PushButtons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948503242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PushButtons: \"CPEN391_Computer\" instantiated altera_avalon_pio \"PushButtons\" " "PushButtons: \"CPEN391_Computer\" instantiated altera_avalon_pio \"PushButtons\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948503247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: Starting RTL generation for module 'CPEN391_Computer_SDRAM' " "SDRAM: Starting RTL generation for module 'CPEN391_Computer_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948503255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=CPEN391_Computer_SDRAM --dir=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0010_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0010_SDRAM_gen//CPEN391_Computer_SDRAM_component_configuration.pl  --do_build_sim=0  \] " "SDRAM:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=CPEN391_Computer_SDRAM --dir=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0010_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0010_SDRAM_gen//CPEN391_Computer_SDRAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948503255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: Done RTL generation for module 'CPEN391_Computer_SDRAM' " "SDRAM: Done RTL generation for module 'CPEN391_Computer_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948503731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: \"CPEN391_Computer\" instantiated altera_avalon_new_sdram_controller \"SDRAM\" " "SDRAM: \"CPEN391_Computer\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948503737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Slider_Switches: Starting RTL generation for module 'CPEN391_Computer_Slider_Switches' " "Slider_Switches: Starting RTL generation for module 'CPEN391_Computer_Slider_Switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948503746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Slider_Switches:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_Slider_Switches --dir=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0011_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0011_Slider_Switches_gen//CPEN391_Computer_Slider_Switches_component_configuration.pl  --do_build_sim=0  \] " "Slider_Switches:   Generation command is \[exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_Slider_Switches --dir=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0011_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/harme/AppData/Local/Temp/alt8679_4672285787834995094.dir/0011_Slider_Switches_gen//CPEN391_Computer_Slider_Switches_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948503746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Slider_Switches: Done RTL generation for module 'CPEN391_Computer_Slider_Switches' " "Slider_Switches: Done RTL generation for module 'CPEN391_Computer_Slider_Switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948504009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Slider_Switches: \"CPEN391_Computer\" instantiated altera_avalon_pio \"Slider_Switches\" " "Slider_Switches: \"CPEN391_Computer\" instantiated altera_avalon_pio \"Slider_Switches\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948504013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SysID: \"CPEN391_Computer\" instantiated altera_avalon_sysid_qsys \"SysID\" " "SysID: \"CPEN391_Computer\" instantiated altera_avalon_sysid_qsys \"SysID\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948504016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_PLL: \"CPEN391_Computer\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\" " "System_PLL: \"CPEN391_Computer\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948505570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bit_flipper_0: \"CPEN391_Computer\" instantiated bit_flipper \"bit_flipper_0\" " "Bit_flipper_0: \"CPEN391_Computer\" instantiated bit_flipper \"bit_flipper_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948505572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948516256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948516862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948517441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948518014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948518592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948519177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948519743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948520351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948520932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948521501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948522102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948522672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948523240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948523802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948524367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"CPEN391_Computer\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"CPEN391_Computer\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948533870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"CPEN391_Computer\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"CPEN391_Computer\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948536029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"CPEN391_Computer\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"CPEN391_Computer\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948536034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper_001: \"CPEN391_Computer\" instantiated altera_irq_mapper \"irq_mapper_001\" " "Irq_mapper_001: \"CPEN391_Computer\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948536038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"CPEN391_Computer\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"CPEN391_Computer\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948536045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948536124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"JTAG_To_FPGA_Bridge\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"JTAG_To_FPGA_Bridge\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"JTAG_To_FPGA_Bridge\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"JTAG_To_FPGA_Bridge\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"JTAG_To_FPGA_Bridge\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"JTAG_To_FPGA_Bridge\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"JTAG_To_FPGA_Bridge\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"JTAG_To_FPGA_Bridge\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"JTAG_To_FPGA_Bridge\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"JTAG_To_FPGA_Bridge\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"JTAG_To_FPGA_Bridge\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"JTAG_To_FPGA_Bridge\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"JTAG_To_FPGA_Bridge\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"JTAG_To_FPGA_Bridge\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"JTAG_To_FPGA_Bridge\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"JTAG_To_FPGA_Bridge\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\" " "Sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537343 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_To_FPGA_Bridge_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"JTAG_To_FPGA_Bridge_master_translator\" " "JTAG_To_FPGA_Bridge_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"JTAG_To_FPGA_Bridge_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"SDRAM_s1_translator\" " "SDRAM_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"SDRAM_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ARM_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_axi_master_agent\" " "ARM_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_To_FPGA_Bridge_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"JTAG_To_FPGA_Bridge_master_agent\" " "JTAG_To_FPGA_Bridge_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"JTAG_To_FPGA_Bridge_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"SDRAM_s1_agent\" " "SDRAM_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"SDRAM_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_018: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_018\" " "Router_018: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_018\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ARM_A9_HPS_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"ARM_A9_HPS_h2f_axi_master_wr_limiter\" " "ARM_A9_HPS_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"ARM_A9_HPS_h2f_axi_master_wr_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_s1_burst_adapter\" " "SDRAM_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_013: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_013\" " "Cmd_mux_013: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_013\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_013: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_013\" " "Rsp_demux_013: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_013\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ARM_A9_HPS_h2f_axi_master_wr_to_SDRAM_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"ARM_A9_HPS_h2f_axi_master_wr_to_SDRAM_s1_cmd_width_adapter\" " "ARM_A9_HPS_h2f_axi_master_wr_to_SDRAM_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"ARM_A9_HPS_h2f_axi_master_wr_to_SDRAM_s1_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948537589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948538680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948539752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ARM_A9_HPS_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"ARM_A9_HPS_f2h_axi_slave_agent\" " "ARM_A9_HPS_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"ARM_A9_HPS_f2h_axi_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948539756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948539757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948539757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948539758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948539770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948539783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948539787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948539796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948539797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948539802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948539814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/CPEN391_Computer/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948539815 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: Error during execution of script generate_hps_sdram.tcl: seq: Error during execution of \"\{C:/intelfpga_lite/19.1/quartus/../nios2eds/Nios II Command Shell.bat\} make all 2>> stderr.txt\": child process exited abnormally " "Border: Error during execution of script generate_hps_sdram.tcl: seq: Error during execution of \"\{C:/intelfpga_lite/19.1/quartus/../nios2eds/Nios II Command Shell.bat\} make all 2>> stderr.txt\": child process exited abnormally" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562445 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: Error during execution of script generate_hps_sdram.tcl: seq: Execution of command \"\{C:/intelfpga_lite/19.1/quartus/../nios2eds/Nios II Command Shell.bat\} make all 2>> stderr.txt\" failed " "Border: Error during execution of script generate_hps_sdram.tcl: seq: Execution of command \"\{C:/intelfpga_lite/19.1/quartus/../nios2eds/Nios II Command Shell.bat\} make all 2>> stderr.txt\" failed" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562445 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: Error during execution of script generate_hps_sdram.tcl: seq: child process exited abnormally " "Border: Error during execution of script generate_hps_sdram.tcl: seq: child process exited abnormally" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562446 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: Error during execution of script generate_hps_sdram.tcl: seq: add_fileset_file: No such file C:/Users/harme/AppData/Local/Temp/alt8679_8194447731103617053.dir/0004_seq_gen/hps_AC_ROM.hex " "Border: Error during execution of script generate_hps_sdram.tcl: seq: add_fileset_file: No such file C:/Users/harme/AppData/Local/Temp/alt8679_8194447731103617053.dir/0004_seq_gen/hps_AC_ROM.hex" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562446 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 3 or more modules remaining " "Border: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 3 or more modules remaining" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562448 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: Execution of script generate_hps_sdram.tcl failed " "Border: Execution of script generate_hps_sdram.tcl failed" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562448 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: 2021.02.21.15:02:20 Info: " "Border: 2021.02.21.15:02:20 Info:" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562448 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: ******************************************************************************************************************** " "Border: ********************************************************************************************************************" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562448 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border:  " "Border: " {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562449 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: Use qsys-generate for a simpler command-line interface for generating IP. " "Border: Use qsys-generate for a simpler command-line interface for generating IP." {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562449 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border:  " "Border: " {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562449 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs. " "Border: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs." {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562449 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border:  " "Border: " {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562450 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: ******************************************************************************************************************** " "Border: ********************************************************************************************************************" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562450 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Ignored parameter assignment device=5CSEMA5F31C6 " "Ignored parameter assignment device=5CSEMA5F31C6" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562450 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Ignored parameter assignment extended_family_support=true " "Ignored parameter assignment extended_family_support=true" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562450 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors " "Hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562451 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_sdram.seq: This module has no ports or interfaces " "Hps_sdram.seq: This module has no ports or interfaces" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562451 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_sdram.p0: p0.scc must be exported, or connected to a matching conduit. " "Hps_sdram.p0: p0.scc must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562451 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_sdram.as: as.afi_init_cal_req must be exported, or connected to a matching conduit. " "Hps_sdram.as: as.afi_init_cal_req must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562451 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_sdram.as: as.tracking must be exported, or connected to a matching conduit. " "Hps_sdram.as: as.tracking must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562451 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_sdram.c0: c0.status must be exported, or connected to a matching conduit. " "Hps_sdram.c0: c0.status must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562452 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_sdram.p0: p0.avl must be connected to an Avalon-MM master " "Hps_sdram.p0: p0.avl must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_sdram: Generating altera_mem_if_hps_emif \"hps_sdram\" for QUARTUS_SYNTH " "Hps_sdram: Generating altera_mem_if_hps_emif \"hps_sdram\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll: \"hps_sdram\" instantiated altera_mem_if_hps_pll \"pll\" " "Pll: \"hps_sdram\" instantiated altera_mem_if_hps_pll \"pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: Generating clock pair generator " "P0: Generating clock pair generator" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: Generating hps_sdram_p0_altdqdqs " "P0: Generating hps_sdram_p0_altdqdqs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: " "P0:" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: ***************************** " "P0: *****************************" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: " "P0:" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: Remember to run the hps_sdram_p0_pin_assignments.tcl " "P0: Remember to run the hps_sdram_p0_pin_assignments.tcl" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: script after running Synthesis and before Fitting. " "P0: script after running Synthesis and before Fitting." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: " "P0:" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: ***************************** " "P0: *****************************" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: " "P0:" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: \"hps_sdram\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\" " "P0: \"hps_sdram\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562454 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: 2021.02.21.15:02:42 Error: seq: Error during execution of \"\{C:/intelfpga_lite/19.1/quartus/../nios2eds/Nios II Command Shell.bat\} make all 2>> stderr.txt\": child process exited abnormally " "Border: 2021.02.21.15:02:42 Error: seq: Error during execution of \"\{C:/intelfpga_lite/19.1/quartus/../nios2eds/Nios II Command Shell.bat\} make all 2>> stderr.txt\": child process exited abnormally" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562454 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: 2021.02.21.15:02:42 Error: seq: Execution of command \"\{C:/intelfpga_lite/19.1/quartus/../nios2eds/Nios II Command Shell.bat\} make all 2>> stderr.txt\" failed " "Border: 2021.02.21.15:02:42 Error: seq: Execution of command \"\{C:/intelfpga_lite/19.1/quartus/../nios2eds/Nios II Command Shell.bat\} make all 2>> stderr.txt\" failed" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562454 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: 2021.02.21.15:02:42 Error: seq: child process exited abnormally " "Border: 2021.02.21.15:02:42 Error: seq: child process exited abnormally" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562454 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: 2021.02.21.15:02:42 Error: seq: add_fileset_file: No such file C:/Users/harme/AppData/Local/Temp/alt8679_8194447731103617053.dir/0004_seq_gen/hps_AC_ROM.hex " "Border: 2021.02.21.15:02:42 Error: seq: add_fileset_file: No such file C:/Users/harme/AppData/Local/Temp/alt8679_8194447731103617053.dir/0004_seq_gen/hps_AC_ROM.hex" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562455 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: while executing " "Border: while executing" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562455 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: \"add_fileset_file \$file_name \[::alt_mem_if::util::hwtcl_utils::get_file_type \$file_name 0\] PATH \$file_pathname\" " "Border: \"add_fileset_file \$file_name \[::alt_mem_if::util::hwtcl_utils::get_file_type \$file_name 0\] PATH \$file_pathname\"" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562455 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: (\"foreach\" body line 4) " "Border: (\"foreach\" body line 4)" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562455 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: invoked from within " "Border: invoked from within" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562455 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: \"foreach file_pathname \$return_files_sw \{ " "Border: \"foreach file_pathname \$return_files_sw \{" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562456 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border:         _dprint 1 \"Preparing to add \$file_pathname\" " "Border:         _dprint 1 \"Preparing to add \$file_pathname\"" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562456 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border:         set file_name \[file tail \$file_pathname\] " "Border:         set file_name \[file tail \$file_pathname\]" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562456 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border:         add_fileset_file \$...\" " "Border:         add_fileset_file \$...\"" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562456 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: (procedure \"generate_sw\" line 18) " "Border: (procedure \"generate_sw\" line 18)" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562456 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: invoked from within " "Border: invoked from within" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562457 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: \"generate_sw \$name \$fileset\" " "Border: \"generate_sw \$name \$fileset\"" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562457 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: (\"if\" then script line 4) " "Border: (\"if\" then script line 4)" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562457 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: invoked from within " "Border: invoked from within" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562457 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: \"if \{\[string compare -nocase \$fileset QUARTUS_SYNTH\] == 0\} \{ " "Border: \"if \{\[string compare -nocase \$fileset QUARTUS_SYNTH\] == 0\} \{" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562457 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border:         set top_level_file \"altera_mem_if_hhp_qseq_synth_top.v\" " "Border:         set top_level_file \"altera_mem_if_hhp_qseq_synth_top.v\"" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562458 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border:         add_fileset_file \$top_level_fi...\" " "Border:         add_fileset_file \$top_level_fi...\"" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562458 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: (procedure \"generate_files\" line 4) " "Border: (procedure \"generate_files\" line 4)" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562458 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: invoked from within " "Border: invoked from within" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562459 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: \"generate_files \$name QUARTUS_SYNTH\" " "Border: \"generate_files \$name QUARTUS_SYNTH\"" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562459 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: (procedure \"generate_synth\" line 3) " "Border: (procedure \"generate_synth\" line 3)" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562459 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: invoked from within " "Border: invoked from within" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562459 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: \"generate_synth altera_mem_if_hhp_qseq_synth_top\" " "Border: \"generate_synth altera_mem_if_hhp_qseq_synth_top\"" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Seq: \"hps_sdram\" instantiated altera_mem_if_hhp_ddr3_qseq \"seq\" " "Seq: \"hps_sdram\" instantiated altera_mem_if_hhp_ddr3_qseq \"seq\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562460 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: 2021.02.21.15:02:42 Error: Generation stopped, 3 or more modules remaining " "Border: 2021.02.21.15:02:42 Error: Generation stopped, 3 or more modules remaining" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_sdram: Done \"hps_sdram\" with 7 modules, 33 files " "Hps_sdram: Done \"hps_sdram\" with 7 modules, 33 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562876 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Generation stopped, 2 or more modules remaining " "Generation stopped, 2 or more modules remaining" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPEN391_Computer: Done \"CPEN391_Computer\" with 71 modules, 129 files " "CPEN391_Computer: Done \"CPEN391_Computer\" with 71 modules, 129 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948562890 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "CPEN391_Computer.qsys " "Finished elaborating Platform Designer system entity \"CPEN391_Computer.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613948564892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_se_sl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_se_sl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_shift_reg_se_sl-a " "Found design unit 1: gh_shift_reg_se_sl-a" {  } { { "../UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_se_sl.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_se_sl.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570080 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_shift_reg_se_sl " "Found entity 1: gh_shift_reg_se_sl" {  } { { "../UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_se_sl.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_se_sl.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_pl_sl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_pl_sl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_shift_reg_PL_sl-a " "Found design unit 1: gh_shift_reg_PL_sl-a" {  } { { "../UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_PL_sl.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_PL_sl.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570082 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_shift_reg_PL_sl " "Found entity 1: gh_shift_reg_PL_sl" {  } { { "../UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_PL_sl.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_PL_sl.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_register_ce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_register_ce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_register_ce-a " "Found design unit 1: gh_register_ce-a" {  } { { "../UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_register_ce.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_register_ce.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570083 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_register_ce " "Found entity 1: gh_register_ce" {  } { { "../UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_register_ce.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_register_ce.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_jkff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_jkff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_jkff-a " "Found design unit 1: gh_jkff-a" {  } { { "../UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_jkff.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_jkff.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570085 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_jkff " "Found entity 1: gh_jkff" {  } { { "../UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_jkff.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_jkff.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_decode_3to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_decode_3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_decode_3to8-a " "Found design unit 1: gh_decode_3to8-a" {  } { { "../UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_DECODE_3to8.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_DECODE_3to8.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570086 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_decode_3to8 " "Found entity 1: gh_decode_3to8" {  } { { "../UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_DECODE_3to8.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_DECODE_3to8.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_parity_gen_serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_parity_gen_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_parity_gen_Serial-a " "Found design unit 1: gh_parity_gen_Serial-a" {  } { { "../UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_parity_gen_Serial.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_parity_gen_Serial.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570088 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_parity_gen_Serial " "Found entity 1: gh_parity_gen_Serial" {  } { { "../UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_parity_gen_Serial.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_parity_gen_Serial.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_gray2binary.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_gray2binary.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_gray2binary-a " "Found design unit 1: gh_gray2binary-a" {  } { { "../UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_gray2binary.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_gray2binary.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570090 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_gray2binary " "Found entity 1: gh_gray2binary" {  } { { "../UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_gray2binary.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_gray2binary.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_edge_det_xcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_edge_det_xcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_edge_det_XCD-a " "Found design unit 1: gh_edge_det_XCD-a" {  } { { "../UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_edge_det_XCD.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_edge_det_XCD.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570092 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_edge_det_XCD " "Found entity 1: gh_edge_det_XCD" {  } { { "../UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_edge_det_XCD.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_edge_det_XCD.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_edge_det.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_edge_det.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_edge_det-a " "Found design unit 1: gh_edge_det-a" {  } { { "../UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_edge_det.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_edge_det.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570093 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_edge_det " "Found entity 1: gh_edge_det" {  } { { "../UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_edge_det.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_edge_det.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_binary2gray.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_binary2gray.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_binary2gray-a " "Found design unit 1: gh_binary2gray-a" {  } { { "../UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_binary2gray.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_binary2gray.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570095 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_binary2gray " "Found entity 1: gh_binary2gray" {  } { { "../UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_binary2gray.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_binary2gray.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_baud_rate_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_baud_rate_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_baud_rate_gen-a " "Found design unit 1: gh_baud_rate_gen-a" {  } { { "../UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_baud_rate_gen.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_baud_rate_gen.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570097 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_baud_rate_gen " "Found entity 1: gh_baud_rate_gen" {  } { { "../UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_baud_rate_gen.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_baud_rate_gen.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/counters/gh_counter_integer_down.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/counters/gh_counter_integer_down.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_counter_integer_down-a " "Found design unit 1: gh_counter_integer_down-a" {  } { { "../UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_integer_down.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_integer_down.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570099 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_counter_integer_down " "Found entity 1: gh_counter_integer_down" {  } { { "../UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_integer_down.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_integer_down.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/counters/gh_counter_down_ce_ld_tc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/counters/gh_counter_down_ce_ld_tc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_counter_down_ce_ld_tc-a " "Found design unit 1: gh_counter_down_ce_ld_tc-a" {  } { { "../UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_down_ce_ld_tc.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_down_ce_ld_tc.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570101 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_counter_down_ce_ld_tc " "Found entity 1: gh_counter_down_ce_ld_tc" {  } { { "../UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_down_ce_ld_tc.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_down_ce_ld_tc.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/counters/gh_counter_down_ce_ld.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_vhdl_lib_v3_48/counters/gh_counter_down_ce_ld.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_counter_down_ce_ld-a " "Found design unit 1: gh_counter_down_ce_ld-a" {  } { { "../UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_down_ce_ld.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_down_ce_ld.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570102 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_counter_down_ce_ld " "Found entity 1: gh_counter_down_ce_ld" {  } { { "../UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_down_ce_ld.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_down_ce_ld.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/videoramframebuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/videoramframebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 videoramframebuffer-SYN " "Found design unit 1: videoramframebuffer-SYN" {  } { { "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VideoRamFrameBuffer.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VideoRamFrameBuffer.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570104 ""} { "Info" "ISGN_ENTITY_NAME" "1 VideoRamFrameBuffer " "Found entity 1: VideoRamFrameBuffer" {  } { { "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VideoRamFrameBuffer.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VideoRamFrameBuffer.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/vgadatamux_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/vgadatamux_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGADataMux_Verilog " "Found entity 1: VGADataMux_Verilog" {  } { { "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VGADataMux_Verilog.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VGADataMux_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/vgadatamux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/vgadatamux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGADataMux-a " "Found design unit 1: VGADataMux-a" {  } { { "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VGADataMux.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VGADataMux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570108 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGADataMux " "Found entity 1: VGADataMux" {  } { { "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VGADataMux.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VGADataMux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/vga_clock_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/vga_clock_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_CLOCK_GEN-rtl " "Found design unit 1: VGA_CLOCK_GEN-rtl" {  } { { "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570110 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_CLOCK_GEN " "Found entity 1: VGA_CLOCK_GEN" {  } { { "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/vga_clock_gen/vga_clock_gen_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/vga_clock_gen/vga_clock_gen_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CLOCK_GEN_0002 " "Found entity 1: VGA_CLOCK_GEN_0002" {  } { { "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN/VGA_CLOCK_GEN_0002.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN/VGA_CLOCK_GEN_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/tristateoutput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/tristateoutput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TriStateOutput-rtl " "Found design unit 1: TriStateOutput-rtl" {  } { { "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/TriStateOutput.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/TriStateOutput.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570114 ""} { "Info" "ISGN_ENTITY_NAME" "1 TriStateOutput " "Found entity 1: TriStateOutput" {  } { { "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/TriStateOutput.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/TriStateOutput.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/ramaddressmapper_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/ramaddressmapper_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 RamAddressMapper_Verilog " "Found entity 1: RamAddressMapper_Verilog" {  } { { "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/RamAddressMapper_Verilog.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/RamAddressMapper_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/ramaddressmapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/ramaddressmapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RamAddressMapper-behavioural " "Found design unit 1: RamAddressMapper-behavioural" {  } { { "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/RamAddressMapper.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/RamAddressMapper.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570117 ""} { "Info" "ISGN_ENTITY_NAME" "1 RamAddressMapper " "Found entity 1: RamAddressMapper" {  } { { "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/RamAddressMapper.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/RamAddressMapper.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/mycomputer_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/mycomputer_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyComputer_Verilog " "Found entity 1: MyComputer_Verilog" {  } { { "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/mycomputer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/mycomputer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MyComputer-RTL " "Found design unit 1: MyComputer-RTL" {  } { { "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer.vhd" 147 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570123 ""} { "Info" "ISGN_ENTITY_NAME" "1 MyComputer " "Found entity 1: MyComputer" {  } { { "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Controller-bhvr " "Found design unit 1: LCD_Controller-bhvr" {  } { { "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/LCD_Controller.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/LCD_Controller.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570124 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/LCD_Controller.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/LCD_Controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/latch3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/latch3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Latch3Bit-bhvr " "Found design unit 1: Latch3Bit-bhvr" {  } { { "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/Latch3Bit.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/Latch3Bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570126 ""} { "Info" "ISGN_ENTITY_NAME" "1 Latch3Bit " "Found entity 1: Latch3Bit" {  } { { "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/Latch3Bit.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/Latch3Bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/hexto7segmentdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/hexto7segmentdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexTo7SegmentDisplay-bhvr " "Found design unit 1: HexTo7SegmentDisplay-bhvr" {  } { { "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/HexTo7SegmentDisplay.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/HexTo7SegmentDisplay.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570128 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexTo7SegmentDisplay " "Found entity 1: HexTo7SegmentDisplay" {  } { { "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/HexTo7SegmentDisplay.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/HexTo7SegmentDisplay.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/graphicslcd_controller_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/graphicslcd_controller_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 GraphicsLCD_Controller_Verilog " "Found entity 1: GraphicsLCD_Controller_Verilog" {  } { { "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsLCD_Controller_verilog.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsLCD_Controller_verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/graphicslcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/graphicslcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GraphicsLCD_Controller-FSM " "Found design unit 1: GraphicsLCD_Controller-FSM" {  } { { "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsLCD_Controller.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsLCD_Controller.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570133 ""} { "Info" "ISGN_ENTITY_NAME" "1 GraphicsLCD_Controller " "Found entity 1: GraphicsLCD_Controller" {  } { { "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsLCD_Controller.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsLCD_Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/graphicsframebuffermemory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/graphicsframebuffermemory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GraphicsFrameBufferMemory " "Found entity 1: GraphicsFrameBufferMemory" {  } { { "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsFrameBufferMemory.bdf" "" { Schematic "D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsFrameBufferMemory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/graphicscontroller_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/graphicscontroller_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 GraphicsController_Verilog " "Found entity 1: GraphicsController_Verilog" {  } { { "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController_Verilog.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/graphicscontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/graphicscontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GraphicsController-bhvr " "Found design unit 1: GraphicsController-bhvr" {  } { { "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570140 ""} { "Info" "ISGN_ENTITY_NAME" "1 GraphicsController " "Found entity 1: GraphicsController" {  } { { "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/graphics_and_video_controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/graphics_and_video_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Graphics_and_Video_Controller " "Found entity 1: Graphics_and_Video_Controller" {  } { { "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/Graphics_and_Video_Controller.bdf" "" { Schematic "D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/Graphics_and_Video_Controller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/gpio_port_connections.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/gpio_port_connections.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GPIO_Port_Connections " "Found entity 1: GPIO_Port_Connections" {  } { { "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/GPIO_Port_Connections.bdf" "" { Schematic "D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/GPIO_Port_Connections.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/colourpallette_2portram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/colourpallette_2portram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colourpallette_2portram-SYN " "Found design unit 1: colourpallette_2portram-SYN" {  } { { "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/ColourPallette_2PortRam.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/ColourPallette_2PortRam.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570144 ""} { "Info" "ISGN_ENTITY_NAME" "1 ColourPallette_2PortRam " "Found entity 1: ColourPallette_2PortRam" {  } { { "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/ColourPallette_2PortRam.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/ColourPallette_2PortRam.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/bit_flipper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/bit_flipper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_flipper-rtl " "Found design unit 1: bit_flipper-rtl" {  } { { "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/bit_flipper.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/bit_flipper.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570146 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_flipper " "Found entity 1: bit_flipper" {  } { { "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/bit_flipper.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/bit_flipper.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/onchipserialio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/onchipserialio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipSerialIO " "Found entity 1: OnChipSerialIO" {  } { { "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/OnChipSerialIO.bdf" "" { Schematic "D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/OnChipSerialIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/serialiodecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/computer(verilog)uart/cpen391_computer (verilog) uart - for 391 students/serialiodecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SerialIODecoder " "Found entity 1: SerialIODecoder" {  } { { "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/SerialIODecoder.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/SerialIODecoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/uart_16550_files/gh_uart_tx_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_uart_tx_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_uart_Tx_8bit-a " "Found design unit 1: gh_uart_Tx_8bit-a" {  } { { "../UART_16550_Files/gh_uart_Tx_8bit.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_uart_Tx_8bit.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570152 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_uart_Tx_8bit " "Found entity 1: gh_uart_Tx_8bit" {  } { { "../UART_16550_Files/gh_uart_Tx_8bit.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_uart_Tx_8bit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/uart_16550_files/gh_uart_rx_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_uart_rx_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_uart_Rx_8bit-a " "Found design unit 1: gh_uart_Rx_8bit-a" {  } { { "../UART_16550_Files/gh_uart_Rx_8bit.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_uart_Rx_8bit.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570153 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_uart_Rx_8bit " "Found entity 1: gh_uart_Rx_8bit" {  } { { "../UART_16550_Files/gh_uart_Rx_8bit.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_uart_Rx_8bit.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/uart_16550_files/gh_uart_16550_wb_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_uart_16550_wb_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_uart_16550_wb_wrapper-a " "Found design unit 1: gh_uart_16550_wb_wrapper-a" {  } { { "../UART_16550_Files/gh_uart_16550_wb_wrapper.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_uart_16550_wb_wrapper.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570155 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_uart_16550_wb_wrapper " "Found entity 1: gh_uart_16550_wb_wrapper" {  } { { "../UART_16550_Files/gh_uart_16550_wb_wrapper.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_uart_16550_wb_wrapper.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/uart_16550_files/gh_uart_16550_amba_apb_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_uart_16550_amba_apb_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_uart_16550_AMBA_APB_wrapper-a " "Found design unit 1: gh_uart_16550_AMBA_APB_wrapper-a" {  } { { "../UART_16550_Files/gh_uart_16550_amba_apb_wrapper.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_uart_16550_amba_apb_wrapper.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570157 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_uart_16550_AMBA_APB_wrapper " "Found entity 1: gh_uart_16550_AMBA_APB_wrapper" {  } { { "../UART_16550_Files/gh_uart_16550_amba_apb_wrapper.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_uart_16550_amba_apb_wrapper.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/uart_16550_files/gh_uart_16550.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_uart_16550.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_uart_16550-a " "Found design unit 1: gh_uart_16550-a" {  } { { "../UART_16550_Files/gh_uart_16550.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_uart_16550.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570160 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_uart_16550 " "Found entity 1: gh_uart_16550" {  } { { "../UART_16550_Files/gh_uart_16550.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_uart_16550.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/uart_16550_files/gh_fifo_async16_sr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_fifo_async16_sr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_fifo_async16_sr-a " "Found design unit 1: gh_fifo_async16_sr-a" {  } { { "../UART_16550_Files/gh_fifo_async16_sr.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_fifo_async16_sr.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570162 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_fifo_async16_sr " "Found entity 1: gh_fifo_async16_sr" {  } { { "../UART_16550_Files/gh_fifo_async16_sr.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_fifo_async16_sr.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thirdyear/cpen391/uart-exercise/uart_16550_files/gh_fifo_async16_rcsr_wf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /thirdyear/cpen391/uart-exercise/uart_16550_files/gh_fifo_async16_rcsr_wf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_fifo_async16_rcsr_wf-a " "Found design unit 1: gh_fifo_async16_rcsr_wf-a" {  } { { "../UART_16550_Files/gh_fifo_async16_rcsr_wf.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_fifo_async16_rcsr_wf.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570164 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_fifo_async16_rcsr_wf " "Found entity 1: gh_fifo_async16_rcsr_wf" {  } { { "../UART_16550_Files/gh_fifo_async16_rcsr_wf.vhd" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/UART_16550_Files/gh_fifo_async16_rcsr_wf.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/cpen391_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/cpen391_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer " "Found entity 1: CPEN391_Computer" {  } { { "db/ip/cpen391_computer/cpen391_computer.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/cpen391_computer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_arm_a9_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_arm_a9_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_ARM_A9_HPS " "Found entity 1: CPEN391_Computer_ARM_A9_HPS" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_arm_a9_hps.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_arm_a9_hps.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_arm_a9_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_arm_a9_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_ARM_A9_HPS_fpga_interfaces " "Found entity 1: CPEN391_Computer_ARM_A9_HPS_fpga_interfaces" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_arm_a9_hps_fpga_interfaces.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_arm_a9_hps_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_arm_a9_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_arm_a9_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_ARM_A9_HPS_hps_io " "Found entity 1: CPEN391_Computer_ARM_A9_HPS_hps_io" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_arm_a9_hps_hps_io.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_arm_a9_hps_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_arm_a9_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_arm_a9_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_ARM_A9_HPS_hps_io_border " "Found entity 1: CPEN391_Computer_ARM_A9_HPS_hps_io_border" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_arm_a9_hps_hps_io_border.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_arm_a9_hps_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_hex0_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_hex0_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_HEX0_1 " "Found entity 1: CPEN391_Computer_HEX0_1" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_hex0_1.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_hex0_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_io_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_io_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_IO_Bridge " "Found entity 1: CPEN391_Computer_IO_Bridge" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_io_bridge.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_io_bridge.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_interval_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_interval_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_Interval_Timer " "Found entity 1: CPEN391_Computer_Interval_Timer" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_interval_timer.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_interval_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_jtag_to_fpga_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_jtag_to_fpga_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_JTAG_To_FPGA_Bridge " "Found entity 1: CPEN391_Computer_JTAG_To_FPGA_Bridge" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_jtag_to_fpga_bridge.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_jtag_to_fpga_bridge.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_jtag_to_fpga_bridge_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_jtag_to_fpga_bridge_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter " "Found entity 1: CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_jtag_to_fpga_bridge_b2p_adapter.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_jtag_to_fpga_bridge_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_jtag_to_fpga_bridge_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_jtag_to_fpga_bridge_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_JTAG_To_FPGA_Bridge_p2b_adapter " "Found entity 1: CPEN391_Computer_JTAG_To_FPGA_Bridge_p2b_adapter" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_jtag_to_fpga_bridge_p2b_adapter.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_jtag_to_fpga_bridge_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_jtag_to_fpga_bridge_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_jtag_to_fpga_bridge_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt " "Found entity 1: CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_jtag_to_fpga_bridge_timing_adt.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_jtag_to_fpga_bridge_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_jtag_uart_for_arm_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_jtag_uart_for_arm_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_JTAG_UART_for_ARM_0_sim_scfifo_w " "Found entity 1: CPEN391_Computer_JTAG_UART_for_ARM_0_sim_scfifo_w" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_jtag_uart_for_arm_0.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_jtag_uart_for_arm_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570201 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w " "Found entity 2: CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_jtag_uart_for_arm_0.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_jtag_uart_for_arm_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570201 ""} { "Info" "ISGN_ENTITY_NAME" "3 CPEN391_Computer_JTAG_UART_for_ARM_0_sim_scfifo_r " "Found entity 3: CPEN391_Computer_JTAG_UART_for_ARM_0_sim_scfifo_r" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_jtag_uart_for_arm_0.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_jtag_uart_for_arm_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570201 ""} { "Info" "ISGN_ENTITY_NAME" "4 CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r " "Found entity 4: CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_jtag_uart_for_arm_0.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_jtag_uart_for_arm_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570201 ""} { "Info" "ISGN_ENTITY_NAME" "5 CPEN391_Computer_JTAG_UART_for_ARM_0 " "Found entity 5: CPEN391_Computer_JTAG_UART_for_ARM_0" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_jtag_uart_for_arm_0.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_jtag_uart_for_arm_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_lcd_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_lcd_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_LCD_0 " "Found entity 1: CPEN391_Computer_LCD_0" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_lcd_0.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_lcd_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_LEDS " "Found entity 1: CPEN391_Computer_LEDS" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_leds.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_onchip_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_onchip_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_Onchip_SRAM " "Found entity 1: CPEN391_Computer_Onchip_SRAM" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_onchip_sram.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_onchip_sram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_PushButtons " "Found entity 1: CPEN391_Computer_PushButtons" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_pushbuttons.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_pushbuttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_SDRAM_input_efifo_module " "Found entity 1: CPEN391_Computer_SDRAM_input_efifo_module" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_sdram.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570220 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_SDRAM " "Found entity 2: CPEN391_Computer_SDRAM" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_sdram.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570220 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpen391_computer_sdram_test_component.v(236) " "Verilog HDL warning at cpen391_computer_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_sdram_test_component.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1613948570223 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpen391_computer_sdram_test_component.v(237) " "Verilog HDL warning at cpen391_computer_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_sdram_test_component.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1613948570223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_SDRAM_test_component_ram_module " "Found entity 1: CPEN391_Computer_SDRAM_test_component_ram_module" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_sdram_test_component.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570224 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_SDRAM_test_component " "Found entity 2: CPEN391_Computer_SDRAM_test_component" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_sdram_test_component.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_slider_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_slider_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_Slider_Switches " "Found entity 1: CPEN391_Computer_Slider_Switches" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_slider_switches.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_slider_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_SysID " "Found entity 1: CPEN391_Computer_SysID" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_sysid.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_System_PLL " "Found entity 1: CPEN391_Computer_System_PLL" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_system_pll.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_system_pll.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_system_pll_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_system_pll_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_System_PLL_sys_pll " "Found entity 1: CPEN391_Computer_System_PLL_sys_pll" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_system_pll_sys_pll.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_system_pll_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_irq_mapper " "Found entity 1: CPEN391_Computer_irq_mapper" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_irq_mapper.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_irq_mapper_001 " "Found entity 1: CPEN391_Computer_irq_mapper_001" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_irq_mapper_001.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0 " "Found entity 1: CPEN391_Computer_mm_interconnect_0" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_avalon_st_adapter " "Found entity 1: CPEN391_Computer_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_cmd_demux " "Found entity 1: CPEN391_Computer_mm_interconnect_0_cmd_demux" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_cmd_demux_002 " "Found entity 1: CPEN391_Computer_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_cmd_demux_002.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_cmd_mux " "Found entity 1: CPEN391_Computer_mm_interconnect_0_cmd_mux" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_cmd_mux_001 " "Found entity 1: CPEN391_Computer_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_cmd_mux_013.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_cmd_mux_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_cmd_mux_013 " "Found entity 1: CPEN391_Computer_mm_interconnect_0_cmd_mux_013" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_cmd_mux_013.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_cmd_mux_013.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570282 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpen391_computer_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at cpen391_computer_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1613948570284 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpen391_computer_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at cpen391_computer_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1613948570284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_router_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_0_router_default_decode" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570285 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_0_router " "Found entity 2: CPEN391_Computer_mm_interconnect_0_router" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570285 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpen391_computer_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at cpen391_computer_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_002.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1613948570287 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpen391_computer_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at cpen391_computer_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_002.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1613948570287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_router_002_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_002.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570290 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_0_router_002 " "Found entity 2: CPEN391_Computer_mm_interconnect_0_router_002" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_002.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570290 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpen391_computer_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at cpen391_computer_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_003.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1613948570292 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpen391_computer_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at cpen391_computer_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_003.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1613948570292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_router_003_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_003.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570293 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_0_router_003 " "Found entity 2: CPEN391_Computer_mm_interconnect_0_router_003" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_003.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570293 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpen391_computer_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at cpen391_computer_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_005.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1613948570294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpen391_computer_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at cpen391_computer_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_005.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1613948570294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_router_005_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_005.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570296 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_0_router_005 " "Found entity 2: CPEN391_Computer_mm_interconnect_0_router_005" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_005.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570296 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpen391_computer_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at cpen391_computer_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_006.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1613948570297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpen391_computer_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at cpen391_computer_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_006.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1613948570297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_router_006_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_006.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570299 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_0_router_006 " "Found entity 2: CPEN391_Computer_mm_interconnect_0_router_006" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_006.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570299 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpen391_computer_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at cpen391_computer_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_007.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1613948570300 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpen391_computer_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at cpen391_computer_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_007.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1613948570301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_router_007_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_0_router_007_default_decode" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_007.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570302 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_0_router_007 " "Found entity 2: CPEN391_Computer_mm_interconnect_0_router_007" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_007.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpen391_computer_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at cpen391_computer_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_008.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1613948570303 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpen391_computer_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at cpen391_computer_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_008.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1613948570303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_router_008_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_0_router_008_default_decode" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_008.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570304 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_0_router_008 " "Found entity 2: CPEN391_Computer_mm_interconnect_0_router_008" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_008.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570304 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpen391_computer_mm_interconnect_0_router_018.sv(48) " "Verilog HDL Declaration information at cpen391_computer_mm_interconnect_0_router_018.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_018.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_018.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1613948570307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpen391_computer_mm_interconnect_0_router_018.sv(49) " "Verilog HDL Declaration information at cpen391_computer_mm_interconnect_0_router_018.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_018.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_018.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1613948570307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_018.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_018.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_router_018_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_0_router_018_default_decode" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_018.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_018.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570309 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_0_router_018 " "Found entity 2: CPEN391_Computer_mm_interconnect_0_router_018" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_018.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_router_018.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_rsp_demux " "Found entity 1: CPEN391_Computer_mm_interconnect_0_rsp_demux" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_rsp_demux_001 " "Found entity 1: CPEN391_Computer_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_rsp_demux_013.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_rsp_demux_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_rsp_demux_013 " "Found entity 1: CPEN391_Computer_mm_interconnect_0_rsp_demux_013" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_rsp_demux_013.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_rsp_demux_013.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_rsp_mux " "Found entity 1: CPEN391_Computer_mm_interconnect_0_rsp_mux" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_rsp_mux_002 " "Found entity 1: CPEN391_Computer_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_rsp_mux_002.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_1 " "Found entity 1: CPEN391_Computer_mm_interconnect_1" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_1_cmd_demux " "Found entity 1: CPEN391_Computer_mm_interconnect_1_cmd_demux" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_1_cmd_mux " "Found entity 1: CPEN391_Computer_mm_interconnect_1_cmd_mux" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570332 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpen391_computer_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at cpen391_computer_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_router.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1613948570333 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpen391_computer_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at cpen391_computer_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_router.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1613948570334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_1_router_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_1_router_default_decode" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_router.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570335 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_1_router " "Found entity 2: CPEN391_Computer_mm_interconnect_1_router" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_router.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570335 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpen391_computer_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at cpen391_computer_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_router_001.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1613948570337 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpen391_computer_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at cpen391_computer_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_router_001.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1613948570337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_1_router_001_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_1_router_001_default_decode" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_router_001.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570339 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_1_router_001 " "Found entity 2: CPEN391_Computer_mm_interconnect_1_router_001" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_router_001.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_1_rsp_demux " "Found entity 1: CPEN391_Computer_mm_interconnect_1_rsp_demux" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_1_rsp_mux " "Found entity 1: CPEN391_Computer_mm_interconnect_1_rsp_mux" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/cpen391_computer/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/cpen391_computer/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/cpen391_computer/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570356 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/cpen391_computer/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570356 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/cpen391_computer/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570356 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/cpen391_computer/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570356 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/cpen391_computer/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570356 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/cpen391_computer/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570356 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/cpen391_computer/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/cpen391_computer/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/cpen391_computer/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/cpen391_computer/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/cpen391_computer/submodules/altera_avalon_st_idle_inserter.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/cpen391_computer/submodules/altera_avalon_st_idle_remover.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/cpen391_computer/submodules/altera_avalon_st_jtag_interface.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/cpen391_computer/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/cpen391_computer/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/cpen391_computer/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/cpen391_computer/submodules/altera_default_burst_converter.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/cpen391_computer/submodules/altera_incr_burst_converter.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/cpen391_computer/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/cpen391_computer/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570386 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/cpen391_computer/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570386 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/cpen391_computer/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/cpen391_computer/submodules/altera_jtag_sld_node.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/cpen391_computer/submodules/altera_jtag_streaming.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/cpen391_computer/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/cpen391_computer/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpen391_computer/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/cpen391_computer/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570399 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/cpen391_computer/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/cpen391_computer/submodules/altera_merlin_axi_master_ni.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "db/ip/cpen391_computer/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/cpen391_computer/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/cpen391_computer/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/cpen391_computer/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570415 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/cpen391_computer/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570415 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/cpen391_computer/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570415 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/cpen391_computer/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570415 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/cpen391_computer/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570415 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/cpen391_computer/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1613948570420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/cpen391_computer/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/cpen391_computer/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/cpen391_computer/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/cpen391_computer/submodules/altera_merlin_master_agent.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/cpen391_computer/submodules/altera_merlin_master_translator.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpen391_computer/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/cpen391_computer/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570435 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/cpen391_computer/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/cpen391_computer/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/cpen391_computer/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/cpen391_computer/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/cpen391_computer/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/cpen391_computer/submodules/altera_reset_controller.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/cpen391_computer/submodules/altera_reset_synchronizer.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/cpen391_computer/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "db/ip/cpen391_computer/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/cpen391_computer/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1613948570461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/cpen391_computer/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/bit_flipper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/bit_flipper.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_flipper " "Found entity 1: bit_flipper" {  } { { "db/ip/cpen391_computer/submodules/bit_flipper.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/bit_flipper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/cpen391_computer/submodules/hps_sdram.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/cpen391_computer/submodules/hps_sdram_p0.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/cpen391_computer/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/cpen391_computer/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/cpen391_computer/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/cpen391_computer/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/cpen391_computer/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/cpen391_computer/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/cpen391_computer/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/cpen391_computer/submodules/hps_sdram_p0_iss_probe.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/cpen391_computer/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/cpen391_computer/submodules/hps_sdram_p0_reset.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/cpen391_computer/submodules/hps_sdram_p0_reset_sync.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpen391_computer/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpen391_computer/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/cpen391_computer/submodules/hps_sdram_pll.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613948570536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570536 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/cpen391_computer/submodules/hps_sdram_pll.sv" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613948570549 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpen391_computer_sdram.v(318) " "Verilog HDL or VHDL warning at cpen391_computer_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_sdram.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1613948570594 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpen391_computer_sdram.v(328) " "Verilog HDL or VHDL warning at cpen391_computer_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_sdram.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1613948570594 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpen391_computer_sdram.v(338) " "Verilog HDL or VHDL warning at cpen391_computer_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_sdram.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1613948570594 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpen391_computer_sdram.v(682) " "Verilog HDL or VHDL warning at cpen391_computer_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/cpen391_computer/submodules/cpen391_computer_sdram.v" "" { Text "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/db/ip/cpen391_computer/submodules/cpen391_computer_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1613948570595 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MyComputer_Verilog " "Elaborating entity \"MyComputer_Verilog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1613948570804 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1613948570808 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/output_files/uartEx.map.smsg " "Generated suppressed messages file D:/ThirdYear/CPEN391/UART-Exercise/quartus_project/output_files/uartEx.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948570967 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 43 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 43 errors, 27 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613948571241 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 21 15:02:51 2021 " "Processing ended: Sun Feb 21 15:02:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613948571241 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:02:24 " "Elapsed time: 00:02:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613948571241 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:03:42 " "Total CPU time (on all processors): 00:03:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613948571241 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613948571241 ""}
