TimeQuest Timing Analyzer report for RISC_UNI
Thu Jul 11 15:46:30 2019
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock'
 12. Slow Model Setup: 'MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0'
 13. Slow Model Hold: 'MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0'
 14. Slow Model Hold: 'clock'
 15. Slow Model Minimum Pulse Width: 'clock'
 16. Slow Model Minimum Pulse Width: 'MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0'
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'clock'
 25. Fast Model Setup: 'MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0'
 26. Fast Model Hold: 'MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0'
 27. Fast Model Hold: 'clock'
 28. Fast Model Minimum Pulse Width: 'clock'
 29. Fast Model Minimum Pulse Width: 'MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0'
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Multicorner Timing Analysis Summary
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; RISC_UNI                                           ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C70F896C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------+
; clock                                                                                                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                                                                                                         ;
; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 } ;
+---------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                               ;
+-----------+-----------------+---------------------------------------------------------------------------------------------------------------+-------------------------+
; Fmax      ; Restricted Fmax ; Clock Name                                                                                                    ; Note                    ;
+-----------+-----------------+---------------------------------------------------------------------------------------------------------------+-------------------------+
; INF MHz   ; 78.53 MHz       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; limit due to hold check ;
; 28.23 MHz ; 28.23 MHz       ; clock                                                                                                         ;                         ;
+-----------+-----------------+---------------------------------------------------------------------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                         ; Slack   ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+---------+---------------+
; clock                                                                                                         ; -17.547 ; -17865.775    ;
; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -2.251  ; -25.209       ;
+---------------------------------------------------------------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -6.367 ; -76.859       ;
; clock                                                                                                         ; 0.527  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                                         ; -2.000 ; -1705.380     ;
; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -1.578 ; -127.606      ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                ;
+---------+---------------------------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                     ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -17.547 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; XREGS:breg|XREGS[13][24] ; clock        ; clock       ; 1.000        ; -0.078     ; 18.505     ;
; -17.547 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; XREGS:breg|XREGS[14][24] ; clock        ; clock       ; 1.000        ; -0.078     ; 18.505     ;
; -17.547 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; XREGS:breg|XREGS[13][24] ; clock        ; clock       ; 1.000        ; -0.078     ; 18.505     ;
; -17.547 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; XREGS:breg|XREGS[13][24] ; clock        ; clock       ; 1.000        ; -0.078     ; 18.505     ;
; -17.547 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; XREGS:breg|XREGS[13][24] ; clock        ; clock       ; 1.000        ; -0.078     ; 18.505     ;
; -17.547 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; XREGS:breg|XREGS[13][24] ; clock        ; clock       ; 1.000        ; -0.078     ; 18.505     ;
; -17.547 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; XREGS:breg|XREGS[13][24] ; clock        ; clock       ; 1.000        ; -0.078     ; 18.505     ;
; -17.547 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; XREGS:breg|XREGS[13][24] ; clock        ; clock       ; 1.000        ; -0.078     ; 18.505     ;
; -17.547 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; XREGS:breg|XREGS[13][24] ; clock        ; clock       ; 1.000        ; -0.078     ; 18.505     ;
; -17.547 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; XREGS:breg|XREGS[14][24] ; clock        ; clock       ; 1.000        ; -0.078     ; 18.505     ;
; -17.547 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; XREGS:breg|XREGS[14][24] ; clock        ; clock       ; 1.000        ; -0.078     ; 18.505     ;
; -17.547 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; XREGS:breg|XREGS[14][24] ; clock        ; clock       ; 1.000        ; -0.078     ; 18.505     ;
; -17.547 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; XREGS:breg|XREGS[14][24] ; clock        ; clock       ; 1.000        ; -0.078     ; 18.505     ;
; -17.547 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; XREGS:breg|XREGS[14][24] ; clock        ; clock       ; 1.000        ; -0.078     ; 18.505     ;
; -17.547 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; XREGS:breg|XREGS[14][24] ; clock        ; clock       ; 1.000        ; -0.078     ; 18.505     ;
; -17.547 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; XREGS:breg|XREGS[14][24] ; clock        ; clock       ; 1.000        ; -0.078     ; 18.505     ;
; -17.545 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; XREGS:breg|XREGS[15][26] ; clock        ; clock       ; 1.000        ; -0.050     ; 18.531     ;
; -17.545 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; XREGS:breg|XREGS[15][26] ; clock        ; clock       ; 1.000        ; -0.050     ; 18.531     ;
; -17.545 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; XREGS:breg|XREGS[15][26] ; clock        ; clock       ; 1.000        ; -0.050     ; 18.531     ;
; -17.545 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; XREGS:breg|XREGS[15][26] ; clock        ; clock       ; 1.000        ; -0.050     ; 18.531     ;
; -17.545 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; XREGS:breg|XREGS[15][26] ; clock        ; clock       ; 1.000        ; -0.050     ; 18.531     ;
; -17.545 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; XREGS:breg|XREGS[15][26] ; clock        ; clock       ; 1.000        ; -0.050     ; 18.531     ;
; -17.545 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; XREGS:breg|XREGS[15][26] ; clock        ; clock       ; 1.000        ; -0.050     ; 18.531     ;
; -17.545 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; XREGS:breg|XREGS[15][26] ; clock        ; clock       ; 1.000        ; -0.050     ; 18.531     ;
; -17.540 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; XREGS:breg|XREGS[12][26] ; clock        ; clock       ; 1.000        ; -0.050     ; 18.526     ;
; -17.540 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; XREGS:breg|XREGS[12][26] ; clock        ; clock       ; 1.000        ; -0.050     ; 18.526     ;
; -17.540 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; XREGS:breg|XREGS[12][26] ; clock        ; clock       ; 1.000        ; -0.050     ; 18.526     ;
; -17.540 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; XREGS:breg|XREGS[12][26] ; clock        ; clock       ; 1.000        ; -0.050     ; 18.526     ;
; -17.540 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; XREGS:breg|XREGS[12][26] ; clock        ; clock       ; 1.000        ; -0.050     ; 18.526     ;
; -17.540 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; XREGS:breg|XREGS[12][26] ; clock        ; clock       ; 1.000        ; -0.050     ; 18.526     ;
; -17.540 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; XREGS:breg|XREGS[12][26] ; clock        ; clock       ; 1.000        ; -0.050     ; 18.526     ;
; -17.540 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; XREGS:breg|XREGS[12][26] ; clock        ; clock       ; 1.000        ; -0.050     ; 18.526     ;
; -17.532 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; XREGS:breg|XREGS[10][30] ; clock        ; clock       ; 1.000        ; -0.087     ; 18.481     ;
; -17.532 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; XREGS:breg|XREGS[10][30] ; clock        ; clock       ; 1.000        ; -0.087     ; 18.481     ;
; -17.532 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; XREGS:breg|XREGS[10][30] ; clock        ; clock       ; 1.000        ; -0.087     ; 18.481     ;
; -17.532 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; XREGS:breg|XREGS[10][30] ; clock        ; clock       ; 1.000        ; -0.087     ; 18.481     ;
; -17.532 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; XREGS:breg|XREGS[10][30] ; clock        ; clock       ; 1.000        ; -0.087     ; 18.481     ;
; -17.532 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; XREGS:breg|XREGS[10][30] ; clock        ; clock       ; 1.000        ; -0.087     ; 18.481     ;
; -17.532 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; XREGS:breg|XREGS[10][30] ; clock        ; clock       ; 1.000        ; -0.087     ; 18.481     ;
; -17.532 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; XREGS:breg|XREGS[10][30] ; clock        ; clock       ; 1.000        ; -0.087     ; 18.481     ;
; -17.526 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; XREGS:breg|XREGS[9][26]  ; clock        ; clock       ; 1.000        ; -0.087     ; 18.475     ;
; -17.526 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; XREGS:breg|XREGS[10][26] ; clock        ; clock       ; 1.000        ; -0.087     ; 18.475     ;
; -17.526 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; XREGS:breg|XREGS[9][26]  ; clock        ; clock       ; 1.000        ; -0.087     ; 18.475     ;
; -17.526 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; XREGS:breg|XREGS[9][26]  ; clock        ; clock       ; 1.000        ; -0.087     ; 18.475     ;
; -17.526 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; XREGS:breg|XREGS[9][26]  ; clock        ; clock       ; 1.000        ; -0.087     ; 18.475     ;
; -17.526 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; XREGS:breg|XREGS[9][26]  ; clock        ; clock       ; 1.000        ; -0.087     ; 18.475     ;
; -17.526 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; XREGS:breg|XREGS[9][26]  ; clock        ; clock       ; 1.000        ; -0.087     ; 18.475     ;
; -17.526 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; XREGS:breg|XREGS[9][26]  ; clock        ; clock       ; 1.000        ; -0.087     ; 18.475     ;
; -17.526 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; XREGS:breg|XREGS[9][26]  ; clock        ; clock       ; 1.000        ; -0.087     ; 18.475     ;
; -17.526 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; XREGS:breg|XREGS[10][26] ; clock        ; clock       ; 1.000        ; -0.087     ; 18.475     ;
; -17.526 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; XREGS:breg|XREGS[10][26] ; clock        ; clock       ; 1.000        ; -0.087     ; 18.475     ;
; -17.526 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; XREGS:breg|XREGS[10][26] ; clock        ; clock       ; 1.000        ; -0.087     ; 18.475     ;
; -17.526 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; XREGS:breg|XREGS[10][26] ; clock        ; clock       ; 1.000        ; -0.087     ; 18.475     ;
; -17.526 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; XREGS:breg|XREGS[10][26] ; clock        ; clock       ; 1.000        ; -0.087     ; 18.475     ;
; -17.526 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; XREGS:breg|XREGS[10][26] ; clock        ; clock       ; 1.000        ; -0.087     ; 18.475     ;
; -17.526 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; XREGS:breg|XREGS[10][26] ; clock        ; clock       ; 1.000        ; -0.087     ; 18.475     ;
; -17.497 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; XREGS:breg|XREGS[28][31] ; clock        ; clock       ; 1.000        ; -0.075     ; 18.458     ;
; -17.497 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; XREGS:breg|XREGS[24][31] ; clock        ; clock       ; 1.000        ; -0.075     ; 18.458     ;
; -17.497 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; XREGS:breg|XREGS[23][31] ; clock        ; clock       ; 1.000        ; -0.049     ; 18.484     ;
; -17.497 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; XREGS:breg|XREGS[28][31] ; clock        ; clock       ; 1.000        ; -0.075     ; 18.458     ;
; -17.497 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; XREGS:breg|XREGS[28][31] ; clock        ; clock       ; 1.000        ; -0.075     ; 18.458     ;
; -17.497 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; XREGS:breg|XREGS[28][31] ; clock        ; clock       ; 1.000        ; -0.075     ; 18.458     ;
; -17.497 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; XREGS:breg|XREGS[28][31] ; clock        ; clock       ; 1.000        ; -0.075     ; 18.458     ;
; -17.497 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; XREGS:breg|XREGS[28][31] ; clock        ; clock       ; 1.000        ; -0.075     ; 18.458     ;
; -17.497 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; XREGS:breg|XREGS[28][31] ; clock        ; clock       ; 1.000        ; -0.075     ; 18.458     ;
; -17.497 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; XREGS:breg|XREGS[28][31] ; clock        ; clock       ; 1.000        ; -0.075     ; 18.458     ;
; -17.497 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; XREGS:breg|XREGS[24][31] ; clock        ; clock       ; 1.000        ; -0.075     ; 18.458     ;
; -17.497 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; XREGS:breg|XREGS[24][31] ; clock        ; clock       ; 1.000        ; -0.075     ; 18.458     ;
; -17.497 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; XREGS:breg|XREGS[24][31] ; clock        ; clock       ; 1.000        ; -0.075     ; 18.458     ;
; -17.497 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; XREGS:breg|XREGS[24][31] ; clock        ; clock       ; 1.000        ; -0.075     ; 18.458     ;
; -17.497 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; XREGS:breg|XREGS[24][31] ; clock        ; clock       ; 1.000        ; -0.075     ; 18.458     ;
; -17.497 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; XREGS:breg|XREGS[24][31] ; clock        ; clock       ; 1.000        ; -0.075     ; 18.458     ;
; -17.497 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; XREGS:breg|XREGS[24][31] ; clock        ; clock       ; 1.000        ; -0.075     ; 18.458     ;
; -17.497 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; XREGS:breg|XREGS[23][31] ; clock        ; clock       ; 1.000        ; -0.049     ; 18.484     ;
; -17.497 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; XREGS:breg|XREGS[23][31] ; clock        ; clock       ; 1.000        ; -0.049     ; 18.484     ;
; -17.497 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; XREGS:breg|XREGS[23][31] ; clock        ; clock       ; 1.000        ; -0.049     ; 18.484     ;
; -17.497 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; XREGS:breg|XREGS[23][31] ; clock        ; clock       ; 1.000        ; -0.049     ; 18.484     ;
; -17.497 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; XREGS:breg|XREGS[23][31] ; clock        ; clock       ; 1.000        ; -0.049     ; 18.484     ;
; -17.497 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; XREGS:breg|XREGS[23][31] ; clock        ; clock       ; 1.000        ; -0.049     ; 18.484     ;
; -17.497 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; XREGS:breg|XREGS[23][31] ; clock        ; clock       ; 1.000        ; -0.049     ; 18.484     ;
; -17.478 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; XREGS:breg|XREGS[19][26] ; clock        ; clock       ; 1.000        ; -0.097     ; 18.417     ;
; -17.478 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; XREGS:breg|XREGS[23][26] ; clock        ; clock       ; 1.000        ; -0.093     ; 18.421     ;
; -17.478 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; XREGS:breg|XREGS[27][26] ; clock        ; clock       ; 1.000        ; -0.093     ; 18.421     ;
; -17.478 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; XREGS:breg|XREGS[19][26] ; clock        ; clock       ; 1.000        ; -0.097     ; 18.417     ;
; -17.478 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; XREGS:breg|XREGS[19][26] ; clock        ; clock       ; 1.000        ; -0.097     ; 18.417     ;
; -17.478 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; XREGS:breg|XREGS[19][26] ; clock        ; clock       ; 1.000        ; -0.097     ; 18.417     ;
; -17.478 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; XREGS:breg|XREGS[19][26] ; clock        ; clock       ; 1.000        ; -0.097     ; 18.417     ;
; -17.478 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; XREGS:breg|XREGS[19][26] ; clock        ; clock       ; 1.000        ; -0.097     ; 18.417     ;
; -17.478 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; XREGS:breg|XREGS[19][26] ; clock        ; clock       ; 1.000        ; -0.097     ; 18.417     ;
; -17.478 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; XREGS:breg|XREGS[19][26] ; clock        ; clock       ; 1.000        ; -0.097     ; 18.417     ;
; -17.478 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; XREGS:breg|XREGS[23][26] ; clock        ; clock       ; 1.000        ; -0.093     ; 18.421     ;
; -17.478 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; XREGS:breg|XREGS[23][26] ; clock        ; clock       ; 1.000        ; -0.093     ; 18.421     ;
; -17.478 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; XREGS:breg|XREGS[23][26] ; clock        ; clock       ; 1.000        ; -0.093     ; 18.421     ;
; -17.478 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; XREGS:breg|XREGS[23][26] ; clock        ; clock       ; 1.000        ; -0.093     ; 18.421     ;
; -17.478 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; XREGS:breg|XREGS[23][26] ; clock        ; clock       ; 1.000        ; -0.093     ; 18.421     ;
; -17.478 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; XREGS:breg|XREGS[23][26] ; clock        ; clock       ; 1.000        ; -0.093     ; 18.421     ;
; -17.478 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; XREGS:breg|XREGS[23][26] ; clock        ; clock       ; 1.000        ; -0.093     ; 18.421     ;
; -17.478 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; XREGS:breg|XREGS[27][26] ; clock        ; clock       ; 1.000        ; -0.093     ; 18.421     ;
; -17.478 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; XREGS:breg|XREGS[27][26] ; clock        ; clock       ; 1.000        ; -0.093     ; 18.421     ;
; -17.478 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; XREGS:breg|XREGS[27][26] ; clock        ; clock       ; 1.000        ; -0.093     ; 18.421     ;
+---------+---------------------------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                          ; Launch Clock ; Latch Clock                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.251 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.832      ; 6.745      ;
; -2.251 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.832      ; 6.745      ;
; -2.251 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.832      ; 6.745      ;
; -2.251 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.832      ; 6.745      ;
; -2.251 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.832      ; 6.745      ;
; -2.251 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.832      ; 6.745      ;
; -2.251 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.832      ; 6.745      ;
; -2.094 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.931      ; 6.561      ;
; -2.094 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.931      ; 6.561      ;
; -2.094 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.931      ; 6.561      ;
; -2.094 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.931      ; 6.561      ;
; -2.094 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.931      ; 6.561      ;
; -2.094 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.931      ; 6.561      ;
; -2.094 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.931      ; 6.561      ;
; -2.082 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.081      ; 6.524      ;
; -2.082 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.081      ; 6.524      ;
; -2.082 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.081      ; 6.524      ;
; -2.082 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.081      ; 6.524      ;
; -2.082 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.081      ; 6.524      ;
; -2.082 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.081      ; 6.524      ;
; -2.082 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.081      ; 6.524      ;
; -2.066 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.924      ; 6.498      ;
; -2.066 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.924      ; 6.498      ;
; -2.066 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.924      ; 6.498      ;
; -2.066 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.924      ; 6.498      ;
; -2.066 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.924      ; 6.498      ;
; -2.066 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.924      ; 6.498      ;
; -2.066 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.924      ; 6.498      ;
; -1.997 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.925      ; 6.441      ;
; -1.997 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.925      ; 6.441      ;
; -1.997 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.925      ; 6.441      ;
; -1.997 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.925      ; 6.441      ;
; -1.997 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.925      ; 6.441      ;
; -1.997 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.925      ; 6.441      ;
; -1.997 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.925      ; 6.441      ;
; -1.965 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.779      ; 6.418      ;
; -1.965 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.779      ; 6.418      ;
; -1.965 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.779      ; 6.418      ;
; -1.965 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.779      ; 6.418      ;
; -1.965 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.779      ; 6.418      ;
; -1.965 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.779      ; 6.418      ;
; -1.965 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.779      ; 6.418      ;
; -1.958 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.925      ; 6.433      ;
; -1.958 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.925      ; 6.433      ;
; -1.958 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.925      ; 6.433      ;
; -1.958 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.925      ; 6.433      ;
; -1.958 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.925      ; 6.433      ;
; -1.958 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.925      ; 6.433      ;
; -1.958 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.925      ; 6.433      ;
; -1.948 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.925      ; 6.424      ;
; -1.948 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.925      ; 6.424      ;
; -1.948 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.925      ; 6.424      ;
; -1.948 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.925      ; 6.424      ;
; -1.948 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.925      ; 6.424      ;
; -1.948 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.925      ; 6.424      ;
; -1.948 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.925      ; 6.424      ;
; -1.843 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.830      ; 6.327      ;
; -1.843 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.830      ; 6.327      ;
; -1.843 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.830      ; 6.327      ;
; -1.843 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.830      ; 6.327      ;
; -1.843 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.830      ; 6.327      ;
; -1.843 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.830      ; 6.327      ;
; -1.843 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.830      ; 6.327      ;
; -1.824 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.831      ; 6.326      ;
; -1.824 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.831      ; 6.326      ;
; -1.824 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.831      ; 6.326      ;
; -1.824 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.831      ; 6.326      ;
; -1.824 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.831      ; 6.326      ;
; -1.824 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.831      ; 6.326      ;
; -1.824 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.831      ; 6.326      ;
; -1.749 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.778      ; 6.158      ;
; -1.749 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.778      ; 6.158      ;
; -1.749 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.778      ; 6.158      ;
; -1.749 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.778      ; 6.158      ;
; -1.749 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.778      ; 6.158      ;
; -1.749 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.778      ; 6.158      ;
; -1.749 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.778      ; 6.158      ;
; -1.746 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.916      ; 6.202      ;
; -1.746 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.916      ; 6.202      ;
; -1.746 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.916      ; 6.202      ;
; -1.746 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.916      ; 6.202      ;
; -1.746 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.916      ; 6.202      ;
; -1.746 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.916      ; 6.202      ;
; -1.746 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.916      ; 6.202      ;
; -1.686 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.080      ; 6.437      ;
; -1.686 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.080      ; 6.437      ;
; -1.686 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.080      ; 6.437      ;
; -1.686 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.080      ; 6.437      ;
; -1.686 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.080      ; 6.437      ;
; -1.686 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.080      ; 6.437      ;
; -1.686 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.080      ; 6.437      ;
; -1.071 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.512      ; 6.745      ;
; -1.071 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.512      ; 6.745      ;
; -1.071 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.512      ; 6.745      ;
; -1.071 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.512      ; 6.745      ;
; -1.071 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.512      ; 6.745      ;
; -1.071 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.512      ; 6.745      ;
; -1.071 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.512      ; 6.745      ;
; -0.914 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.611      ; 6.561      ;
; -0.914 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.611      ; 6.561      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                          ; Launch Clock                                                                                                  ; Latch Clock                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -6.367 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.527     ; 4.369      ;
; -6.367 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.527     ; 4.369      ;
; -6.353 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.527     ; 4.383      ;
; -6.094 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.381     ; 4.496      ;
; -5.929 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.518     ; 4.798      ;
; -5.914 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.074     ; 4.369      ;
; -5.914 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.074     ; 4.369      ;
; -5.900 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.074     ; 4.383      ;
; -5.888 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.683     ; 5.004      ;
; -5.867 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.527     ; 4.369      ;
; -5.867 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.527     ; 4.369      ;
; -5.853 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.527     ; 4.383      ;
; -5.766 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.526     ; 4.969      ;
; -5.763 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.682     ; 5.128      ;
; -5.737 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.380     ; 4.852      ;
; -5.733 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.433     ; 4.909      ;
; -5.694 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.432     ; 4.947      ;
; -5.641 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.928      ; 4.496      ;
; -5.622 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.434     ; 5.021      ;
; -5.594 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.381     ; 4.496      ;
; -5.546 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.533     ; 5.196      ;
; -5.476 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.065     ; 4.798      ;
; -5.435 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.230     ; 5.004      ;
; -5.429 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.518     ; 4.798      ;
; -5.414 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.074     ; 4.369      ;
; -5.414 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.074     ; 4.369      ;
; -5.400 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.074     ; 4.383      ;
; -5.388 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.683     ; 5.004      ;
; -5.313 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.073     ; 4.969      ;
; -5.310 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.229     ; 5.128      ;
; -5.284 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.927      ; 4.852      ;
; -5.280 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.980      ; 4.909      ;
; -5.266 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.526     ; 4.969      ;
; -5.263 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.682     ; 5.128      ;
; -5.241 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.979      ; 4.947      ;
; -5.237 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.380     ; 4.852      ;
; -5.233 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.433     ; 4.909      ;
; -5.194 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.432     ; 4.947      ;
; -5.169 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.981      ; 5.021      ;
; -5.141 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.928      ; 4.496      ;
; -5.122 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.434     ; 5.021      ;
; -5.093 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.080     ; 5.196      ;
; -5.046 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.533     ; 5.196      ;
; -4.976 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.065     ; 4.798      ;
; -4.935 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.230     ; 5.004      ;
; -4.813 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.073     ; 4.969      ;
; -4.810 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.229     ; 5.128      ;
; -4.784 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.927      ; 4.852      ;
; -4.780 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.980      ; 4.909      ;
; -4.741 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.979      ; 4.947      ;
; -4.669 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.981      ; 5.021      ;
; -4.593 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.080     ; 5.196      ;
; -2.181 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.550      ; 4.369      ;
; -2.181 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.550      ; 4.369      ;
; -2.181 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.550      ; 4.369      ;
; -2.181 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.550      ; 4.369      ;
; -2.181 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.550      ; 4.369      ;
; -2.181 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.550      ; 4.369      ;
; -2.181 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.550      ; 4.369      ;
; -2.181 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.550      ; 4.369      ;
; -2.181 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.550      ; 4.369      ;
; -2.181 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.550      ; 4.369      ;
; -2.181 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.550      ; 4.369      ;
; -2.181 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.550      ; 4.369      ;
; -2.181 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.550      ; 4.369      ;
; -2.181 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.550      ; 4.369      ;
; -2.167 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.550      ; 4.383      ;
; -2.167 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.550      ; 4.383      ;
; -2.167 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.550      ; 4.383      ;
; -2.167 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.550      ; 4.383      ;
; -2.167 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.550      ; 4.383      ;
; -2.167 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.550      ; 4.383      ;
; -2.167 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.550      ; 4.383      ;
; -2.134 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.003      ; 4.369      ;
; -2.134 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.003      ; 4.369      ;
; -2.134 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.003      ; 4.369      ;
; -2.134 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.003      ; 4.369      ;
; -2.134 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.003      ; 4.369      ;
; -2.134 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.003      ; 4.369      ;
; -2.134 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.003      ; 4.369      ;
; -2.134 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.003      ; 4.369      ;
; -2.134 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.003      ; 4.369      ;
; -2.134 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.003      ; 4.369      ;
; -2.134 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.003      ; 4.369      ;
; -2.134 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.003      ; 4.369      ;
; -2.134 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.003      ; 4.369      ;
; -2.134 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.003      ; 4.369      ;
; -2.120 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.003      ; 4.383      ;
; -2.120 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.003      ; 4.383      ;
; -2.120 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.003      ; 4.383      ;
; -2.120 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.003      ; 4.383      ;
; -2.120 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.003      ; 4.383      ;
; -2.120 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.003      ; 4.383      ;
; -2.120 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.003      ; 4.383      ;
; -1.908 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.404      ; 4.496      ;
; -1.908 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.404      ; 4.496      ;
; -1.908 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.404      ; 4.496      ;
; -1.908 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.404      ; 4.496      ;
; -1.908 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.404      ; 4.496      ;
; -1.908 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.404      ; 4.496      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                            ;
+-------+-----------+-----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------+--------------+-------------+--------------+------------+------------+
; 0.527 ; PC[31]    ; PC[31]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.793      ;
; 0.795 ; PC[8]     ; PC[8]     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.061      ;
; 0.800 ; PC[17]    ; PC[17]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.066      ;
; 0.800 ; PC[2]     ; PC[2]     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.066      ;
; 0.801 ; PC[19]    ; PC[19]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; PC[21]    ; PC[21]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; PC[30]    ; PC[30]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.068      ;
; 0.805 ; PC[18]    ; PC[18]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; PC[14]    ; PC[14]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; PC[15]    ; PC[15]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; PC[16]    ; PC[16]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; PC[26]    ; PC[26]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; PC[28]    ; PC[28]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.809 ; PC[12]    ; PC[12]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.075      ;
; 0.838 ; PC[4]     ; PC[4]     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; PC[20]    ; PC[20]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; PC[25]    ; PC[25]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; PC[27]    ; PC[27]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; PC[29]    ; PC[29]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; PC[7]     ; PC[7]     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; PC[22]    ; PC[22]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; PC[23]    ; PC[23]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.105      ;
; 0.847 ; PC[6]     ; PC[6]     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.113      ;
; 0.979 ; PC[11]    ; PC[11]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.245      ;
; 0.985 ; PC[24]    ; PC[24]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.251      ;
; 0.992 ; PC[9]     ; PC[9]     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.258      ;
; 1.028 ; PC[5]     ; PC[5]     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.294      ;
; 1.035 ; PC[3]     ; PC[3]     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.301      ;
; 1.183 ; PC[17]    ; PC[18]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.449      ;
; 1.183 ; PC[2]     ; PC[3]     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.449      ;
; 1.184 ; PC[19]    ; PC[20]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.450      ;
; 1.185 ; PC[30]    ; PC[31]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.451      ;
; 1.185 ; PC[21]    ; PC[22]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.451      ;
; 1.188 ; PC[18]    ; PC[19]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.454      ;
; 1.189 ; PC[14]    ; PC[15]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; PC[15]    ; PC[16]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; PC[26]    ; PC[27]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; PC[28]    ; PC[29]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.455      ;
; 1.192 ; PC[12]    ; PC[13]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.458      ;
; 1.224 ; PC[20]    ; PC[21]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; PC[29]    ; PC[30]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; PC[25]    ; PC[26]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; PC[27]    ; PC[28]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; PC[4]     ; PC[5]     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.490      ;
; 1.225 ; PC[7]     ; PC[8]     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.491      ;
; 1.225 ; PC[22]    ; PC[23]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.491      ;
; 1.225 ; PC[23]    ; PC[24]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.491      ;
; 1.233 ; PC[6]     ; PC[7]     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.499      ;
; 1.254 ; PC[2]     ; PC[4]     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.520      ;
; 1.254 ; PC[17]    ; PC[19]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.520      ;
; 1.255 ; PC[19]    ; PC[21]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.521      ;
; 1.256 ; PC[21]    ; PC[23]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.522      ;
; 1.259 ; PC[18]    ; PC[20]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.525      ;
; 1.260 ; PC[14]    ; PC[16]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; PC[28]    ; PC[30]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; PC[26]    ; PC[28]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.526      ;
; 1.263 ; PC[12]    ; PC[14]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.529      ;
; 1.270 ; PC[8]     ; PC[9]     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.536      ;
; 1.283 ; PC[16]    ; PC[17]    ; clock        ; clock       ; 0.000        ; -0.002     ; 1.547      ;
; 1.295 ; PC[4]     ; PC[6]     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; PC[29]    ; PC[31]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; PC[20]    ; PC[22]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; PC[25]    ; PC[27]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; PC[27]    ; PC[29]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.561      ;
; 1.296 ; PC[22]    ; PC[24]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.562      ;
; 1.304 ; PC[6]     ; PC[8]     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.570      ;
; 1.325 ; PC[2]     ; PC[5]     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.591      ;
; 1.325 ; PC[17]    ; PC[20]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.591      ;
; 1.326 ; PC[19]    ; PC[22]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.592      ;
; 1.327 ; PC[21]    ; PC[24]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.593      ;
; 1.330 ; PC[18]    ; PC[21]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.596      ;
; 1.331 ; PC[28]    ; PC[31]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.597      ;
; 1.331 ; PC[26]    ; PC[29]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.597      ;
; 1.334 ; PC[12]    ; PC[15]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.600      ;
; 1.337 ; PC[15]    ; PC[17]    ; clock        ; clock       ; 0.000        ; -0.002     ; 1.601      ;
; 1.354 ; PC[16]    ; PC[18]    ; clock        ; clock       ; 0.000        ; -0.002     ; 1.618      ;
; 1.362 ; PC[11]    ; PC[12]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.628      ;
; 1.366 ; PC[4]     ; PC[7]     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.632      ;
; 1.366 ; PC[20]    ; PC[23]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.632      ;
; 1.366 ; PC[27]    ; PC[30]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.632      ;
; 1.366 ; PC[25]    ; PC[28]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.632      ;
; 1.384 ; PC[23]    ; PC[25]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.650      ;
; 1.384 ; PC[7]     ; PC[9]     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.650      ;
; 1.396 ; PC[2]     ; PC[6]     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.662      ;
; 1.396 ; PC[17]    ; PC[21]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.662      ;
; 1.397 ; PC[19]    ; PC[23]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.663      ;
; 1.401 ; PC[18]    ; PC[22]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.667      ;
; 1.402 ; PC[26]    ; PC[30]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.668      ;
; 1.405 ; PC[12]    ; PC[16]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.671      ;
; 1.408 ; PC[14]    ; PC[17]    ; clock        ; clock       ; 0.000        ; -0.002     ; 1.672      ;
; 1.408 ; PC[15]    ; PC[18]    ; clock        ; clock       ; 0.000        ; -0.002     ; 1.672      ;
; 1.412 ; PC[11]    ; pcAux[11] ; clock        ; clock       ; 0.000        ; -0.015     ; 1.663      ;
; 1.412 ; PC[8]     ; PC[11]    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.678      ;
; 1.413 ; PC[13]    ; pcAux[13] ; clock        ; clock       ; 0.000        ; -0.015     ; 1.664      ;
; 1.414 ; PC[5]     ; PC[6]     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.680      ;
; 1.421 ; PC[3]     ; PC[4]     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.687      ;
; 1.425 ; PC[16]    ; PC[19]    ; clock        ; clock       ; 0.000        ; -0.002     ; 1.689      ;
; 1.426 ; PC[3]     ; pcAux[3]  ; clock        ; clock       ; 0.000        ; -0.015     ; 1.677      ;
; 1.427 ; PC[20]    ; pcAux[20] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.675      ;
; 1.431 ; PC[22]    ; pcAux[22] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.679      ;
+-------+-----------+-----------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a4~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0'                                                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                         ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; -1.578 ; -1.578       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ;
; -1.578 ; -1.578       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ;
; -1.578 ; -1.578       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ;
; -1.578 ; -1.578       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ;
; -1.578 ; -1.578       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ;
; -1.578 ; -1.578       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ;
; -1.578 ; -1.578       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ;
; -1.578 ; -1.578       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ;
; -1.578 ; -1.578       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ;
; -1.578 ; -1.578       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ;
; -1.578 ; -1.578       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ;
; -1.578 ; -1.578       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ;
; -1.578 ; -1.578       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ;
; -1.578 ; -1.578       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ;
; -1.578 ; -1.578       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ;
; -1.578 ; -1.578       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ;
; -1.578 ; -1.578       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ;
; -1.578 ; -1.578       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ;
; -1.578 ; -1.578       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ;
; -1.578 ; -1.578       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ;
; -1.578 ; -1.578       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ;
; -1.578 ; -1.578       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ;
; -1.578 ; -1.578       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ;
; -1.578 ; -1.578       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ;
; -1.578 ; -1.578       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ;
; -1.578 ; -1.578       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ;
; -1.578 ; -1.578       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~1|combout          ;
; -1.578 ; -1.578       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~1|combout          ;
; -1.578 ; -1.578       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~2clkctrl|inclk[0]  ;
; -1.578 ; -1.578       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~2clkctrl|inclk[0]  ;
; -1.578 ; -1.578       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~2clkctrl|outclk    ;
; -1.578 ; -1.578       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~2clkctrl|outclk    ;
; -1.578 ; -1.578       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~2|combout          ;
; -1.578 ; -1.578       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~2|combout          ;
; -1.578 ; -1.578       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~2|datac            ;
; -1.578 ; -1.578       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~2|datac            ;
; -1.578 ; -1.578       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.ADD_OP|datac      ;
; -1.578 ; -1.578       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.ADD_OP|datac      ;
; -1.578 ; -1.578       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.AND_OP|datac      ;
; -1.578 ; -1.578       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.AND_OP|datac      ;
; -1.578 ; -1.578       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.OR_OP|datad       ;
; -1.578 ; -1.578       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.OR_OP|datad       ;
; -1.578 ; -1.578       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SEQ_OP|datad      ;
; -1.578 ; -1.578       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SEQ_OP|datad      ;
; -1.578 ; -1.578       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SGE_OP|datac      ;
; -1.578 ; -1.578       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SGE_OP|datac      ;
; -1.578 ; -1.578       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SLL_OP|datac      ;
; -1.578 ; -1.578       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SLL_OP|datac      ;
; -1.578 ; -1.578       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SLTU_OP|datad     ;
; -1.578 ; -1.578       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SLTU_OP|datad     ;
; -1.578 ; -1.578       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SLT_OP|datac      ;
; -1.578 ; -1.578       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SLT_OP|datac      ;
; -1.578 ; -1.578       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SNE_OP|datac      ;
; -1.578 ; -1.578       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SNE_OP|datac      ;
; -1.578 ; -1.578       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SRA_OP|datad      ;
; -1.578 ; -1.578       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SRA_OP|datad      ;
; -1.578 ; -1.578       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SRL_OP|datab      ;
; -1.578 ; -1.578       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SRL_OP|datab      ;
; -1.578 ; -1.578       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SUB_OP|datab      ;
; -1.578 ; -1.578       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SUB_OP|datab      ;
; -1.578 ; -1.578       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.XOR_OP|datad      ;
; -1.578 ; -1.578       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.XOR_OP|datad      ;
; -0.718 ; -0.718       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~2|datad            ;
; -0.718 ; -0.718       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~2|datad            ;
; -0.718 ; -0.718       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux21~0|combout          ;
; -0.718 ; -0.718       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux21~0|combout          ;
; -0.445 ; -0.445       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ;
; -0.445 ; -0.445       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ;
; -0.445 ; -0.445       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ;
; -0.445 ; -0.445       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ;
; -0.445 ; -0.445       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ;
; -0.445 ; -0.445       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ;
; -0.445 ; -0.445       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ;
; -0.445 ; -0.445       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ;
; -0.445 ; -0.445       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ;
; -0.445 ; -0.445       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ;
; -0.445 ; -0.445       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ;
; -0.445 ; -0.445       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ;
; -0.445 ; -0.445       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ;
; -0.445 ; -0.445       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ;
; -0.445 ; -0.445       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ;
; -0.445 ; -0.445       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ;
; -0.445 ; -0.445       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ;
; -0.445 ; -0.445       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ;
; -0.445 ; -0.445       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ;
; -0.445 ; -0.445       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ;
; -0.445 ; -0.445       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ;
; -0.445 ; -0.445       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ;
; -0.445 ; -0.445       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ;
; -0.445 ; -0.445       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ;
; -0.445 ; -0.445       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ;
; -0.445 ; -0.445       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ;
; -0.445 ; -0.445       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~2clkctrl|inclk[0]  ;
; -0.445 ; -0.445       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~2clkctrl|inclk[0]  ;
; -0.445 ; -0.445       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~2clkctrl|outclk    ;
; -0.445 ; -0.445       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~2clkctrl|outclk    ;
; -0.445 ; -0.445       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~2|combout          ;
; -0.445 ; -0.445       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~2|combout          ;
; -0.445 ; -0.445       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|opcode.ADD_OP|datac      ;
; -0.445 ; -0.445       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|opcode.ADD_OP|datac      ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                      ;
+-------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                               ;
+-------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; instr2[*]   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 9.903  ; 9.903  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[0]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.472  ; 8.472  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[1]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.683  ; 7.683  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[2]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.914  ; 7.914  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[3]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.945  ; 7.945  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[4]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.726  ; 7.726  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[5]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.349  ; 8.349  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[6]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.990  ; 7.990  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[12] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.900  ; 7.900  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[13] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.972  ; 7.972  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[14] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.363  ; 7.363  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[25] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.137  ; 8.137  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[26] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.655  ; 7.655  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[27] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.984  ; 7.984  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[28] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.963  ; 7.963  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[29] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.914  ; 7.914  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[30] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.953  ; 7.953  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[31] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 9.903  ; 9.903  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; instr2[*]   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 9.903  ; 9.903  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[0]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.472  ; 8.472  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[1]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.683  ; 7.683  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[2]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.914  ; 7.914  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[3]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.945  ; 7.945  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[4]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.726  ; 7.726  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[5]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.349  ; 8.349  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[6]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.990  ; 7.990  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[12] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.900  ; 7.900  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[13] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.972  ; 7.972  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[14] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.363  ; 7.363  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[25] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.137  ; 8.137  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[26] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.655  ; 7.655  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[27] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.984  ; 7.984  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[28] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.963  ; 7.963  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[29] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.914  ; 7.914  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[30] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.953  ; 7.953  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[31] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 9.903  ; 9.903  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; instr2[*]   ; clock                                                                                                         ; 13.636 ; 13.636 ; Rise       ; clock                                                                                                         ;
;  instr2[0]  ; clock                                                                                                         ; 12.205 ; 12.205 ; Rise       ; clock                                                                                                         ;
;  instr2[1]  ; clock                                                                                                         ; 11.416 ; 11.416 ; Rise       ; clock                                                                                                         ;
;  instr2[2]  ; clock                                                                                                         ; 11.647 ; 11.647 ; Rise       ; clock                                                                                                         ;
;  instr2[3]  ; clock                                                                                                         ; 11.678 ; 11.678 ; Rise       ; clock                                                                                                         ;
;  instr2[4]  ; clock                                                                                                         ; 11.459 ; 11.459 ; Rise       ; clock                                                                                                         ;
;  instr2[5]  ; clock                                                                                                         ; 12.082 ; 12.082 ; Rise       ; clock                                                                                                         ;
;  instr2[6]  ; clock                                                                                                         ; 11.723 ; 11.723 ; Rise       ; clock                                                                                                         ;
;  instr2[7]  ; clock                                                                                                         ; 10.936 ; 10.936 ; Rise       ; clock                                                                                                         ;
;  instr2[8]  ; clock                                                                                                         ; 11.277 ; 11.277 ; Rise       ; clock                                                                                                         ;
;  instr2[9]  ; clock                                                                                                         ; 11.265 ; 11.265 ; Rise       ; clock                                                                                                         ;
;  instr2[10] ; clock                                                                                                         ; 11.049 ; 11.049 ; Rise       ; clock                                                                                                         ;
;  instr2[11] ; clock                                                                                                         ; 10.341 ; 10.341 ; Rise       ; clock                                                                                                         ;
;  instr2[12] ; clock                                                                                                         ; 11.633 ; 11.633 ; Rise       ; clock                                                                                                         ;
;  instr2[13] ; clock                                                                                                         ; 11.705 ; 11.705 ; Rise       ; clock                                                                                                         ;
;  instr2[14] ; clock                                                                                                         ; 11.096 ; 11.096 ; Rise       ; clock                                                                                                         ;
;  instr2[15] ; clock                                                                                                         ; 10.843 ; 10.843 ; Rise       ; clock                                                                                                         ;
;  instr2[16] ; clock                                                                                                         ; 12.670 ; 12.670 ; Rise       ; clock                                                                                                         ;
;  instr2[17] ; clock                                                                                                         ; 11.169 ; 11.169 ; Rise       ; clock                                                                                                         ;
;  instr2[18] ; clock                                                                                                         ; 11.667 ; 11.667 ; Rise       ; clock                                                                                                         ;
;  instr2[19] ; clock                                                                                                         ; 11.286 ; 11.286 ; Rise       ; clock                                                                                                         ;
;  instr2[20] ; clock                                                                                                         ; 11.069 ; 11.069 ; Rise       ; clock                                                                                                         ;
;  instr2[21] ; clock                                                                                                         ; 11.547 ; 11.547 ; Rise       ; clock                                                                                                         ;
;  instr2[22] ; clock                                                                                                         ; 11.135 ; 11.135 ; Rise       ; clock                                                                                                         ;
;  instr2[23] ; clock                                                                                                         ; 11.031 ; 11.031 ; Rise       ; clock                                                                                                         ;
;  instr2[24] ; clock                                                                                                         ; 11.563 ; 11.563 ; Rise       ; clock                                                                                                         ;
;  instr2[25] ; clock                                                                                                         ; 11.870 ; 11.870 ; Rise       ; clock                                                                                                         ;
;  instr2[26] ; clock                                                                                                         ; 11.388 ; 11.388 ; Rise       ; clock                                                                                                         ;
;  instr2[27] ; clock                                                                                                         ; 11.717 ; 11.717 ; Rise       ; clock                                                                                                         ;
;  instr2[28] ; clock                                                                                                         ; 11.696 ; 11.696 ; Rise       ; clock                                                                                                         ;
;  instr2[29] ; clock                                                                                                         ; 11.647 ; 11.647 ; Rise       ; clock                                                                                                         ;
;  instr2[30] ; clock                                                                                                         ; 11.686 ; 11.686 ; Rise       ; clock                                                                                                         ;
;  instr2[31] ; clock                                                                                                         ; 13.636 ; 13.636 ; Rise       ; clock                                                                                                         ;
; pc2[*]      ; clock                                                                                                         ; 10.248 ; 10.248 ; Fall       ; clock                                                                                                         ;
;  pc2[0]     ; clock                                                                                                         ; 8.781  ; 8.781  ; Fall       ; clock                                                                                                         ;
;  pc2[1]     ; clock                                                                                                         ; 8.314  ; 8.314  ; Fall       ; clock                                                                                                         ;
;  pc2[2]     ; clock                                                                                                         ; 9.496  ; 9.496  ; Fall       ; clock                                                                                                         ;
;  pc2[3]     ; clock                                                                                                         ; 8.648  ; 8.648  ; Fall       ; clock                                                                                                         ;
;  pc2[4]     ; clock                                                                                                         ; 8.572  ; 8.572  ; Fall       ; clock                                                                                                         ;
;  pc2[5]     ; clock                                                                                                         ; 8.455  ; 8.455  ; Fall       ; clock                                                                                                         ;
;  pc2[6]     ; clock                                                                                                         ; 10.248 ; 10.248 ; Fall       ; clock                                                                                                         ;
;  pc2[7]     ; clock                                                                                                         ; 9.183  ; 9.183  ; Fall       ; clock                                                                                                         ;
;  pc2[8]     ; clock                                                                                                         ; 8.731  ; 8.731  ; Fall       ; clock                                                                                                         ;
;  pc2[9]     ; clock                                                                                                         ; 8.056  ; 8.056  ; Fall       ; clock                                                                                                         ;
;  pc2[10]    ; clock                                                                                                         ; 7.805  ; 7.805  ; Fall       ; clock                                                                                                         ;
;  pc2[11]    ; clock                                                                                                         ; 8.881  ; 8.881  ; Fall       ; clock                                                                                                         ;
;  pc2[12]    ; clock                                                                                                         ; 7.818  ; 7.818  ; Fall       ; clock                                                                                                         ;
;  pc2[13]    ; clock                                                                                                         ; 8.637  ; 8.637  ; Fall       ; clock                                                                                                         ;
;  pc2[14]    ; clock                                                                                                         ; 8.580  ; 8.580  ; Fall       ; clock                                                                                                         ;
;  pc2[15]    ; clock                                                                                                         ; 8.639  ; 8.639  ; Fall       ; clock                                                                                                         ;
;  pc2[16]    ; clock                                                                                                         ; 8.040  ; 8.040  ; Fall       ; clock                                                                                                         ;
;  pc2[17]    ; clock                                                                                                         ; 8.027  ; 8.027  ; Fall       ; clock                                                                                                         ;
;  pc2[18]    ; clock                                                                                                         ; 8.182  ; 8.182  ; Fall       ; clock                                                                                                         ;
;  pc2[19]    ; clock                                                                                                         ; 8.654  ; 8.654  ; Fall       ; clock                                                                                                         ;
;  pc2[20]    ; clock                                                                                                         ; 8.694  ; 8.694  ; Fall       ; clock                                                                                                         ;
;  pc2[21]    ; clock                                                                                                         ; 8.499  ; 8.499  ; Fall       ; clock                                                                                                         ;
;  pc2[22]    ; clock                                                                                                         ; 8.958  ; 8.958  ; Fall       ; clock                                                                                                         ;
;  pc2[23]    ; clock                                                                                                         ; 9.717  ; 9.717  ; Fall       ; clock                                                                                                         ;
;  pc2[24]    ; clock                                                                                                         ; 8.730  ; 8.730  ; Fall       ; clock                                                                                                         ;
;  pc2[25]    ; clock                                                                                                         ; 8.954  ; 8.954  ; Fall       ; clock                                                                                                         ;
;  pc2[26]    ; clock                                                                                                         ; 8.720  ; 8.720  ; Fall       ; clock                                                                                                         ;
;  pc2[27]    ; clock                                                                                                         ; 8.650  ; 8.650  ; Fall       ; clock                                                                                                         ;
;  pc2[28]    ; clock                                                                                                         ; 8.847  ; 8.847  ; Fall       ; clock                                                                                                         ;
;  pc2[29]    ; clock                                                                                                         ; 8.662  ; 8.662  ; Fall       ; clock                                                                                                         ;
;  pc2[30]    ; clock                                                                                                         ; 7.677  ; 7.677  ; Fall       ; clock                                                                                                         ;
;  pc2[31]    ; clock                                                                                                         ; 8.740  ; 8.740  ; Fall       ; clock                                                                                                         ;
+-------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                              ;
+-------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                               ;
+-------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; instr2[*]   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.363  ; 7.363  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[0]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.472  ; 8.472  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[1]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.683  ; 7.683  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[2]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.914  ; 7.914  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[3]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.945  ; 7.945  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[4]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.726  ; 7.726  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[5]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.349  ; 8.349  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[6]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.990  ; 7.990  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[12] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.900  ; 7.900  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[13] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.972  ; 7.972  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[14] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.363  ; 7.363  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[25] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.137  ; 8.137  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[26] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.655  ; 7.655  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[27] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.984  ; 7.984  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[28] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.963  ; 7.963  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[29] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.914  ; 7.914  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[30] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.953  ; 7.953  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[31] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 9.903  ; 9.903  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; instr2[*]   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.363  ; 7.363  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[0]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.472  ; 8.472  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[1]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.683  ; 7.683  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[2]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.914  ; 7.914  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[3]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.945  ; 7.945  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[4]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.726  ; 7.726  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[5]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.349  ; 8.349  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[6]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.990  ; 7.990  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[12] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.900  ; 7.900  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[13] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.972  ; 7.972  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[14] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.363  ; 7.363  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[25] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.137  ; 8.137  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[26] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.655  ; 7.655  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[27] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.984  ; 7.984  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[28] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.963  ; 7.963  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[29] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.914  ; 7.914  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[30] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.953  ; 7.953  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[31] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 9.903  ; 9.903  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; instr2[*]   ; clock                                                                                                         ; 10.341 ; 10.341 ; Rise       ; clock                                                                                                         ;
;  instr2[0]  ; clock                                                                                                         ; 12.205 ; 12.205 ; Rise       ; clock                                                                                                         ;
;  instr2[1]  ; clock                                                                                                         ; 11.416 ; 11.416 ; Rise       ; clock                                                                                                         ;
;  instr2[2]  ; clock                                                                                                         ; 11.647 ; 11.647 ; Rise       ; clock                                                                                                         ;
;  instr2[3]  ; clock                                                                                                         ; 11.678 ; 11.678 ; Rise       ; clock                                                                                                         ;
;  instr2[4]  ; clock                                                                                                         ; 11.459 ; 11.459 ; Rise       ; clock                                                                                                         ;
;  instr2[5]  ; clock                                                                                                         ; 12.082 ; 12.082 ; Rise       ; clock                                                                                                         ;
;  instr2[6]  ; clock                                                                                                         ; 11.723 ; 11.723 ; Rise       ; clock                                                                                                         ;
;  instr2[7]  ; clock                                                                                                         ; 10.936 ; 10.936 ; Rise       ; clock                                                                                                         ;
;  instr2[8]  ; clock                                                                                                         ; 11.277 ; 11.277 ; Rise       ; clock                                                                                                         ;
;  instr2[9]  ; clock                                                                                                         ; 11.265 ; 11.265 ; Rise       ; clock                                                                                                         ;
;  instr2[10] ; clock                                                                                                         ; 11.049 ; 11.049 ; Rise       ; clock                                                                                                         ;
;  instr2[11] ; clock                                                                                                         ; 10.341 ; 10.341 ; Rise       ; clock                                                                                                         ;
;  instr2[12] ; clock                                                                                                         ; 11.633 ; 11.633 ; Rise       ; clock                                                                                                         ;
;  instr2[13] ; clock                                                                                                         ; 11.705 ; 11.705 ; Rise       ; clock                                                                                                         ;
;  instr2[14] ; clock                                                                                                         ; 11.096 ; 11.096 ; Rise       ; clock                                                                                                         ;
;  instr2[15] ; clock                                                                                                         ; 10.843 ; 10.843 ; Rise       ; clock                                                                                                         ;
;  instr2[16] ; clock                                                                                                         ; 12.670 ; 12.670 ; Rise       ; clock                                                                                                         ;
;  instr2[17] ; clock                                                                                                         ; 11.169 ; 11.169 ; Rise       ; clock                                                                                                         ;
;  instr2[18] ; clock                                                                                                         ; 11.667 ; 11.667 ; Rise       ; clock                                                                                                         ;
;  instr2[19] ; clock                                                                                                         ; 11.286 ; 11.286 ; Rise       ; clock                                                                                                         ;
;  instr2[20] ; clock                                                                                                         ; 11.069 ; 11.069 ; Rise       ; clock                                                                                                         ;
;  instr2[21] ; clock                                                                                                         ; 11.547 ; 11.547 ; Rise       ; clock                                                                                                         ;
;  instr2[22] ; clock                                                                                                         ; 11.135 ; 11.135 ; Rise       ; clock                                                                                                         ;
;  instr2[23] ; clock                                                                                                         ; 11.031 ; 11.031 ; Rise       ; clock                                                                                                         ;
;  instr2[24] ; clock                                                                                                         ; 11.563 ; 11.563 ; Rise       ; clock                                                                                                         ;
;  instr2[25] ; clock                                                                                                         ; 11.870 ; 11.870 ; Rise       ; clock                                                                                                         ;
;  instr2[26] ; clock                                                                                                         ; 11.388 ; 11.388 ; Rise       ; clock                                                                                                         ;
;  instr2[27] ; clock                                                                                                         ; 11.717 ; 11.717 ; Rise       ; clock                                                                                                         ;
;  instr2[28] ; clock                                                                                                         ; 11.696 ; 11.696 ; Rise       ; clock                                                                                                         ;
;  instr2[29] ; clock                                                                                                         ; 11.647 ; 11.647 ; Rise       ; clock                                                                                                         ;
;  instr2[30] ; clock                                                                                                         ; 11.686 ; 11.686 ; Rise       ; clock                                                                                                         ;
;  instr2[31] ; clock                                                                                                         ; 13.636 ; 13.636 ; Rise       ; clock                                                                                                         ;
; pc2[*]      ; clock                                                                                                         ; 7.677  ; 7.677  ; Fall       ; clock                                                                                                         ;
;  pc2[0]     ; clock                                                                                                         ; 8.781  ; 8.781  ; Fall       ; clock                                                                                                         ;
;  pc2[1]     ; clock                                                                                                         ; 8.314  ; 8.314  ; Fall       ; clock                                                                                                         ;
;  pc2[2]     ; clock                                                                                                         ; 9.496  ; 9.496  ; Fall       ; clock                                                                                                         ;
;  pc2[3]     ; clock                                                                                                         ; 8.648  ; 8.648  ; Fall       ; clock                                                                                                         ;
;  pc2[4]     ; clock                                                                                                         ; 8.572  ; 8.572  ; Fall       ; clock                                                                                                         ;
;  pc2[5]     ; clock                                                                                                         ; 8.455  ; 8.455  ; Fall       ; clock                                                                                                         ;
;  pc2[6]     ; clock                                                                                                         ; 10.248 ; 10.248 ; Fall       ; clock                                                                                                         ;
;  pc2[7]     ; clock                                                                                                         ; 9.183  ; 9.183  ; Fall       ; clock                                                                                                         ;
;  pc2[8]     ; clock                                                                                                         ; 8.731  ; 8.731  ; Fall       ; clock                                                                                                         ;
;  pc2[9]     ; clock                                                                                                         ; 8.056  ; 8.056  ; Fall       ; clock                                                                                                         ;
;  pc2[10]    ; clock                                                                                                         ; 7.805  ; 7.805  ; Fall       ; clock                                                                                                         ;
;  pc2[11]    ; clock                                                                                                         ; 8.881  ; 8.881  ; Fall       ; clock                                                                                                         ;
;  pc2[12]    ; clock                                                                                                         ; 7.818  ; 7.818  ; Fall       ; clock                                                                                                         ;
;  pc2[13]    ; clock                                                                                                         ; 8.637  ; 8.637  ; Fall       ; clock                                                                                                         ;
;  pc2[14]    ; clock                                                                                                         ; 8.580  ; 8.580  ; Fall       ; clock                                                                                                         ;
;  pc2[15]    ; clock                                                                                                         ; 8.639  ; 8.639  ; Fall       ; clock                                                                                                         ;
;  pc2[16]    ; clock                                                                                                         ; 8.040  ; 8.040  ; Fall       ; clock                                                                                                         ;
;  pc2[17]    ; clock                                                                                                         ; 8.027  ; 8.027  ; Fall       ; clock                                                                                                         ;
;  pc2[18]    ; clock                                                                                                         ; 8.182  ; 8.182  ; Fall       ; clock                                                                                                         ;
;  pc2[19]    ; clock                                                                                                         ; 8.654  ; 8.654  ; Fall       ; clock                                                                                                         ;
;  pc2[20]    ; clock                                                                                                         ; 8.694  ; 8.694  ; Fall       ; clock                                                                                                         ;
;  pc2[21]    ; clock                                                                                                         ; 8.499  ; 8.499  ; Fall       ; clock                                                                                                         ;
;  pc2[22]    ; clock                                                                                                         ; 8.958  ; 8.958  ; Fall       ; clock                                                                                                         ;
;  pc2[23]    ; clock                                                                                                         ; 9.717  ; 9.717  ; Fall       ; clock                                                                                                         ;
;  pc2[24]    ; clock                                                                                                         ; 8.730  ; 8.730  ; Fall       ; clock                                                                                                         ;
;  pc2[25]    ; clock                                                                                                         ; 8.954  ; 8.954  ; Fall       ; clock                                                                                                         ;
;  pc2[26]    ; clock                                                                                                         ; 8.720  ; 8.720  ; Fall       ; clock                                                                                                         ;
;  pc2[27]    ; clock                                                                                                         ; 8.650  ; 8.650  ; Fall       ; clock                                                                                                         ;
;  pc2[28]    ; clock                                                                                                         ; 8.847  ; 8.847  ; Fall       ; clock                                                                                                         ;
;  pc2[29]    ; clock                                                                                                         ; 8.662  ; 8.662  ; Fall       ; clock                                                                                                         ;
;  pc2[30]    ; clock                                                                                                         ; 7.677  ; 7.677  ; Fall       ; clock                                                                                                         ;
;  pc2[31]    ; clock                                                                                                         ; 8.740  ; 8.740  ; Fall       ; clock                                                                                                         ;
+-------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                                         ; -8.202 ; -8203.089     ;
; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.622 ; -6.446        ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -3.233 ; -39.386       ;
; clock                                                                                                         ; 0.241  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                                         ; -2.000 ; -1705.380     ;
; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.403 ; -25.230       ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -8.202 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; PC[1]                    ; clock        ; clock       ; 0.500        ; -0.061     ; 8.673      ;
; -8.202 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; PC[1]                    ; clock        ; clock       ; 0.500        ; -0.061     ; 8.673      ;
; -8.202 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; PC[1]                    ; clock        ; clock       ; 0.500        ; -0.061     ; 8.673      ;
; -8.202 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; PC[1]                    ; clock        ; clock       ; 0.500        ; -0.061     ; 8.673      ;
; -8.202 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; PC[1]                    ; clock        ; clock       ; 0.500        ; -0.061     ; 8.673      ;
; -8.202 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; PC[1]                    ; clock        ; clock       ; 0.500        ; -0.061     ; 8.673      ;
; -8.202 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; PC[1]                    ; clock        ; clock       ; 0.500        ; -0.061     ; 8.673      ;
; -8.202 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; PC[1]                    ; clock        ; clock       ; 0.500        ; -0.061     ; 8.673      ;
; -8.122 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; XREGS:breg|XREGS[13][24] ; clock        ; clock       ; 1.000        ; -0.082     ; 9.072      ;
; -8.122 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; XREGS:breg|XREGS[14][24] ; clock        ; clock       ; 1.000        ; -0.082     ; 9.072      ;
; -8.122 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; XREGS:breg|XREGS[13][24] ; clock        ; clock       ; 1.000        ; -0.082     ; 9.072      ;
; -8.122 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; XREGS:breg|XREGS[13][24] ; clock        ; clock       ; 1.000        ; -0.082     ; 9.072      ;
; -8.122 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; XREGS:breg|XREGS[13][24] ; clock        ; clock       ; 1.000        ; -0.082     ; 9.072      ;
; -8.122 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; XREGS:breg|XREGS[13][24] ; clock        ; clock       ; 1.000        ; -0.082     ; 9.072      ;
; -8.122 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; XREGS:breg|XREGS[13][24] ; clock        ; clock       ; 1.000        ; -0.082     ; 9.072      ;
; -8.122 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; XREGS:breg|XREGS[13][24] ; clock        ; clock       ; 1.000        ; -0.082     ; 9.072      ;
; -8.122 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; XREGS:breg|XREGS[13][24] ; clock        ; clock       ; 1.000        ; -0.082     ; 9.072      ;
; -8.122 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; XREGS:breg|XREGS[14][24] ; clock        ; clock       ; 1.000        ; -0.082     ; 9.072      ;
; -8.122 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; XREGS:breg|XREGS[14][24] ; clock        ; clock       ; 1.000        ; -0.082     ; 9.072      ;
; -8.122 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; XREGS:breg|XREGS[14][24] ; clock        ; clock       ; 1.000        ; -0.082     ; 9.072      ;
; -8.122 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; XREGS:breg|XREGS[14][24] ; clock        ; clock       ; 1.000        ; -0.082     ; 9.072      ;
; -8.122 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; XREGS:breg|XREGS[14][24] ; clock        ; clock       ; 1.000        ; -0.082     ; 9.072      ;
; -8.122 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; XREGS:breg|XREGS[14][24] ; clock        ; clock       ; 1.000        ; -0.082     ; 9.072      ;
; -8.122 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; XREGS:breg|XREGS[14][24] ; clock        ; clock       ; 1.000        ; -0.082     ; 9.072      ;
; -8.097 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; XREGS:breg|XREGS[10][30] ; clock        ; clock       ; 1.000        ; -0.091     ; 9.038      ;
; -8.097 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; XREGS:breg|XREGS[10][30] ; clock        ; clock       ; 1.000        ; -0.091     ; 9.038      ;
; -8.097 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; XREGS:breg|XREGS[10][30] ; clock        ; clock       ; 1.000        ; -0.091     ; 9.038      ;
; -8.097 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; XREGS:breg|XREGS[10][30] ; clock        ; clock       ; 1.000        ; -0.091     ; 9.038      ;
; -8.097 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; XREGS:breg|XREGS[10][30] ; clock        ; clock       ; 1.000        ; -0.091     ; 9.038      ;
; -8.097 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; XREGS:breg|XREGS[10][30] ; clock        ; clock       ; 1.000        ; -0.091     ; 9.038      ;
; -8.097 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; XREGS:breg|XREGS[10][30] ; clock        ; clock       ; 1.000        ; -0.091     ; 9.038      ;
; -8.097 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; XREGS:breg|XREGS[10][30] ; clock        ; clock       ; 1.000        ; -0.091     ; 9.038      ;
; -8.084 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; PC[17]                   ; clock        ; clock       ; 0.500        ; -0.035     ; 8.581      ;
; -8.084 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; PC[17]                   ; clock        ; clock       ; 0.500        ; -0.035     ; 8.581      ;
; -8.084 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; PC[17]                   ; clock        ; clock       ; 0.500        ; -0.035     ; 8.581      ;
; -8.084 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; PC[17]                   ; clock        ; clock       ; 0.500        ; -0.035     ; 8.581      ;
; -8.084 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; PC[17]                   ; clock        ; clock       ; 0.500        ; -0.035     ; 8.581      ;
; -8.084 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; PC[17]                   ; clock        ; clock       ; 0.500        ; -0.035     ; 8.581      ;
; -8.084 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; PC[17]                   ; clock        ; clock       ; 0.500        ; -0.035     ; 8.581      ;
; -8.084 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; PC[17]                   ; clock        ; clock       ; 0.500        ; -0.035     ; 8.581      ;
; -8.083 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; XREGS:breg|XREGS[23][31] ; clock        ; clock       ; 1.000        ; -0.055     ; 9.060      ;
; -8.083 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; XREGS:breg|XREGS[23][31] ; clock        ; clock       ; 1.000        ; -0.055     ; 9.060      ;
; -8.083 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; XREGS:breg|XREGS[23][31] ; clock        ; clock       ; 1.000        ; -0.055     ; 9.060      ;
; -8.083 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; XREGS:breg|XREGS[23][31] ; clock        ; clock       ; 1.000        ; -0.055     ; 9.060      ;
; -8.083 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; XREGS:breg|XREGS[23][31] ; clock        ; clock       ; 1.000        ; -0.055     ; 9.060      ;
; -8.083 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; XREGS:breg|XREGS[23][31] ; clock        ; clock       ; 1.000        ; -0.055     ; 9.060      ;
; -8.083 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; XREGS:breg|XREGS[23][31] ; clock        ; clock       ; 1.000        ; -0.055     ; 9.060      ;
; -8.083 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; XREGS:breg|XREGS[23][31] ; clock        ; clock       ; 1.000        ; -0.055     ; 9.060      ;
; -8.081 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; XREGS:breg|XREGS[24][31] ; clock        ; clock       ; 1.000        ; -0.079     ; 9.034      ;
; -8.081 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; XREGS:breg|XREGS[24][31] ; clock        ; clock       ; 1.000        ; -0.079     ; 9.034      ;
; -8.081 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; XREGS:breg|XREGS[24][31] ; clock        ; clock       ; 1.000        ; -0.079     ; 9.034      ;
; -8.081 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; XREGS:breg|XREGS[24][31] ; clock        ; clock       ; 1.000        ; -0.079     ; 9.034      ;
; -8.081 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; XREGS:breg|XREGS[24][31] ; clock        ; clock       ; 1.000        ; -0.079     ; 9.034      ;
; -8.081 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; XREGS:breg|XREGS[24][31] ; clock        ; clock       ; 1.000        ; -0.079     ; 9.034      ;
; -8.081 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; XREGS:breg|XREGS[24][31] ; clock        ; clock       ; 1.000        ; -0.079     ; 9.034      ;
; -8.081 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; XREGS:breg|XREGS[24][31] ; clock        ; clock       ; 1.000        ; -0.079     ; 9.034      ;
; -8.080 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; XREGS:breg|XREGS[28][31] ; clock        ; clock       ; 1.000        ; -0.079     ; 9.033      ;
; -8.080 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; XREGS:breg|XREGS[28][31] ; clock        ; clock       ; 1.000        ; -0.079     ; 9.033      ;
; -8.080 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; XREGS:breg|XREGS[28][31] ; clock        ; clock       ; 1.000        ; -0.079     ; 9.033      ;
; -8.080 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; XREGS:breg|XREGS[28][31] ; clock        ; clock       ; 1.000        ; -0.079     ; 9.033      ;
; -8.080 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; XREGS:breg|XREGS[28][31] ; clock        ; clock       ; 1.000        ; -0.079     ; 9.033      ;
; -8.080 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; XREGS:breg|XREGS[28][31] ; clock        ; clock       ; 1.000        ; -0.079     ; 9.033      ;
; -8.080 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; XREGS:breg|XREGS[28][31] ; clock        ; clock       ; 1.000        ; -0.079     ; 9.033      ;
; -8.080 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; XREGS:breg|XREGS[28][31] ; clock        ; clock       ; 1.000        ; -0.079     ; 9.033      ;
; -8.078 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; XREGS:breg|XREGS[15][26] ; clock        ; clock       ; 1.000        ; -0.056     ; 9.054      ;
; -8.078 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; XREGS:breg|XREGS[15][26] ; clock        ; clock       ; 1.000        ; -0.056     ; 9.054      ;
; -8.078 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; XREGS:breg|XREGS[15][26] ; clock        ; clock       ; 1.000        ; -0.056     ; 9.054      ;
; -8.078 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; XREGS:breg|XREGS[15][26] ; clock        ; clock       ; 1.000        ; -0.056     ; 9.054      ;
; -8.078 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; XREGS:breg|XREGS[15][26] ; clock        ; clock       ; 1.000        ; -0.056     ; 9.054      ;
; -8.078 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; XREGS:breg|XREGS[15][26] ; clock        ; clock       ; 1.000        ; -0.056     ; 9.054      ;
; -8.078 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; XREGS:breg|XREGS[15][26] ; clock        ; clock       ; 1.000        ; -0.056     ; 9.054      ;
; -8.078 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; XREGS:breg|XREGS[15][26] ; clock        ; clock       ; 1.000        ; -0.056     ; 9.054      ;
; -8.075 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; XREGS:breg|XREGS[7][24]  ; clock        ; clock       ; 1.000        ; -0.061     ; 9.046      ;
; -8.075 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; XREGS:breg|XREGS[7][24]  ; clock        ; clock       ; 1.000        ; -0.061     ; 9.046      ;
; -8.075 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; XREGS:breg|XREGS[7][24]  ; clock        ; clock       ; 1.000        ; -0.061     ; 9.046      ;
; -8.075 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; XREGS:breg|XREGS[7][24]  ; clock        ; clock       ; 1.000        ; -0.061     ; 9.046      ;
; -8.075 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; XREGS:breg|XREGS[7][24]  ; clock        ; clock       ; 1.000        ; -0.061     ; 9.046      ;
; -8.075 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; XREGS:breg|XREGS[7][24]  ; clock        ; clock       ; 1.000        ; -0.061     ; 9.046      ;
; -8.075 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; XREGS:breg|XREGS[7][24]  ; clock        ; clock       ; 1.000        ; -0.061     ; 9.046      ;
; -8.075 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; XREGS:breg|XREGS[7][24]  ; clock        ; clock       ; 1.000        ; -0.061     ; 9.046      ;
; -8.074 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; XREGS:breg|XREGS[9][31]  ; clock        ; clock       ; 1.000        ; -0.091     ; 9.015      ;
; -8.074 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; XREGS:breg|XREGS[9][31]  ; clock        ; clock       ; 1.000        ; -0.091     ; 9.015      ;
; -8.074 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; XREGS:breg|XREGS[9][31]  ; clock        ; clock       ; 1.000        ; -0.091     ; 9.015      ;
; -8.074 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; XREGS:breg|XREGS[9][31]  ; clock        ; clock       ; 1.000        ; -0.091     ; 9.015      ;
; -8.074 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; XREGS:breg|XREGS[9][31]  ; clock        ; clock       ; 1.000        ; -0.091     ; 9.015      ;
; -8.074 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; XREGS:breg|XREGS[9][31]  ; clock        ; clock       ; 1.000        ; -0.091     ; 9.015      ;
; -8.074 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; XREGS:breg|XREGS[9][31]  ; clock        ; clock       ; 1.000        ; -0.091     ; 9.015      ;
; -8.074 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; XREGS:breg|XREGS[9][31]  ; clock        ; clock       ; 1.000        ; -0.091     ; 9.015      ;
; -8.073 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; XREGS:breg|XREGS[12][26] ; clock        ; clock       ; 1.000        ; -0.056     ; 9.049      ;
; -8.073 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; XREGS:breg|XREGS[12][26] ; clock        ; clock       ; 1.000        ; -0.056     ; 9.049      ;
; -8.073 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; XREGS:breg|XREGS[12][26] ; clock        ; clock       ; 1.000        ; -0.056     ; 9.049      ;
; -8.073 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; XREGS:breg|XREGS[12][26] ; clock        ; clock       ; 1.000        ; -0.056     ; 9.049      ;
; -8.073 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; XREGS:breg|XREGS[12][26] ; clock        ; clock       ; 1.000        ; -0.056     ; 9.049      ;
; -8.073 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; XREGS:breg|XREGS[12][26] ; clock        ; clock       ; 1.000        ; -0.056     ; 9.049      ;
; -8.073 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; XREGS:breg|XREGS[12][26] ; clock        ; clock       ; 1.000        ; -0.056     ; 9.049      ;
; -8.073 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; XREGS:breg|XREGS[12][26] ; clock        ; clock       ; 1.000        ; -0.056     ; 9.049      ;
; -8.070 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; XREGS:breg|XREGS[10][31] ; clock        ; clock       ; 1.000        ; -0.091     ; 9.011      ;
; -8.070 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; XREGS:breg|XREGS[10][31] ; clock        ; clock       ; 1.000        ; -0.091     ; 9.011      ;
; -8.070 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; XREGS:breg|XREGS[10][31] ; clock        ; clock       ; 1.000        ; -0.091     ; 9.011      ;
; -8.070 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; XREGS:breg|XREGS[10][31] ; clock        ; clock       ; 1.000        ; -0.091     ; 9.011      ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                          ; Launch Clock ; Latch Clock                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.622 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.839      ; 3.614      ;
; -0.622 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.839      ; 3.614      ;
; -0.622 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.839      ; 3.614      ;
; -0.622 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.839      ; 3.614      ;
; -0.622 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.839      ; 3.614      ;
; -0.622 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.839      ; 3.614      ;
; -0.622 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.839      ; 3.614      ;
; -0.557 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.873      ; 3.522      ;
; -0.557 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.873      ; 3.522      ;
; -0.557 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.873      ; 3.522      ;
; -0.557 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.873      ; 3.522      ;
; -0.557 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.873      ; 3.522      ;
; -0.557 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.873      ; 3.522      ;
; -0.557 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.873      ; 3.522      ;
; -0.552 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.944      ; 3.512      ;
; -0.552 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.944      ; 3.512      ;
; -0.552 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.944      ; 3.512      ;
; -0.552 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.944      ; 3.512      ;
; -0.552 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.944      ; 3.512      ;
; -0.552 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.944      ; 3.512      ;
; -0.552 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.944      ; 3.512      ;
; -0.520 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.871      ; 3.494      ;
; -0.520 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.871      ; 3.494      ;
; -0.520 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.871      ; 3.494      ;
; -0.520 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.871      ; 3.494      ;
; -0.520 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.871      ; 3.494      ;
; -0.520 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.871      ; 3.494      ;
; -0.520 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.871      ; 3.494      ;
; -0.519 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.865      ; 3.482      ;
; -0.519 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.865      ; 3.482      ;
; -0.519 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.865      ; 3.482      ;
; -0.519 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.865      ; 3.482      ;
; -0.519 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.865      ; 3.482      ;
; -0.519 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.865      ; 3.482      ;
; -0.519 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.865      ; 3.482      ;
; -0.512 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.804      ; 3.475      ;
; -0.512 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.804      ; 3.475      ;
; -0.512 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.804      ; 3.475      ;
; -0.512 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.804      ; 3.475      ;
; -0.512 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.804      ; 3.475      ;
; -0.512 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.804      ; 3.475      ;
; -0.512 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.804      ; 3.475      ;
; -0.503 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.865      ; 3.477      ;
; -0.503 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.865      ; 3.477      ;
; -0.503 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.865      ; 3.477      ;
; -0.503 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.865      ; 3.477      ;
; -0.503 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.865      ; 3.477      ;
; -0.503 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.865      ; 3.477      ;
; -0.503 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.865      ; 3.477      ;
; -0.495 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.866      ; 3.470      ;
; -0.495 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.866      ; 3.470      ;
; -0.495 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.866      ; 3.470      ;
; -0.495 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.866      ; 3.470      ;
; -0.495 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.866      ; 3.470      ;
; -0.495 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.866      ; 3.470      ;
; -0.495 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.866      ; 3.470      ;
; -0.472 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.837      ; 3.457      ;
; -0.472 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.837      ; 3.457      ;
; -0.472 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.837      ; 3.457      ;
; -0.472 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.837      ; 3.457      ;
; -0.472 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.837      ; 3.457      ;
; -0.472 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.837      ; 3.457      ;
; -0.472 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.837      ; 3.457      ;
; -0.460 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.838      ; 3.455      ;
; -0.460 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.838      ; 3.455      ;
; -0.460 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.838      ; 3.455      ;
; -0.460 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.838      ; 3.455      ;
; -0.460 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.838      ; 3.455      ;
; -0.460 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.838      ; 3.455      ;
; -0.460 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.838      ; 3.455      ;
; -0.431 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.868      ; 3.404      ;
; -0.431 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.868      ; 3.404      ;
; -0.431 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.868      ; 3.404      ;
; -0.431 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.868      ; 3.404      ;
; -0.431 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.868      ; 3.404      ;
; -0.431 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.868      ; 3.404      ;
; -0.431 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.868      ; 3.404      ;
; -0.417 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.803      ; 3.361      ;
; -0.417 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.803      ; 3.361      ;
; -0.417 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.803      ; 3.361      ;
; -0.417 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.803      ; 3.361      ;
; -0.417 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.803      ; 3.361      ;
; -0.417 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.803      ; 3.361      ;
; -0.417 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.803      ; 3.361      ;
; -0.386 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.941      ; 3.483      ;
; -0.386 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.941      ; 3.483      ;
; -0.386 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.941      ; 3.483      ;
; -0.386 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.941      ; 3.483      ;
; -0.386 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.941      ; 3.483      ;
; -0.386 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.941      ; 3.483      ;
; -0.386 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.941      ; 3.483      ;
; 0.212  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.173      ; 3.614      ;
; 0.212  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.173      ; 3.614      ;
; 0.212  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.173      ; 3.614      ;
; 0.212  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.173      ; 3.614      ;
; 0.212  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.173      ; 3.614      ;
; 0.212  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.173      ; 3.614      ;
; 0.212  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.173      ; 3.614      ;
; 0.277  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.207      ; 3.522      ;
; 0.277  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.207      ; 3.522      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                          ; Launch Clock                                                                                                  ; Latch Clock                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.233 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.663      ; 2.552      ;
; -3.207 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.662      ; 2.577      ;
; -3.196 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.662      ; 2.588      ;
; -3.120 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.601      ; 2.603      ;
; -3.029 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.459      ; 2.552      ;
; -3.024 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.665      ; 2.763      ;
; -3.024 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.741      ; 2.839      ;
; -3.003 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.458      ; 2.577      ;
; -2.992 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.458      ; 2.588      ;
; -2.976 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.738      ; 2.884      ;
; -2.956 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.670      ; 2.836      ;
; -2.952 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.635      ; 2.805      ;
; -2.949 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.600      ; 2.773      ;
; -2.947 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.634      ; 2.809      ;
; -2.923 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.636      ; 2.835      ;
; -2.916 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.397      ; 2.603      ;
; -2.879 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.668      ; 2.911      ;
; -2.820 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.461      ; 2.763      ;
; -2.820 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.537      ; 2.839      ;
; -2.772 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.534      ; 2.884      ;
; -2.752 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.466      ; 2.836      ;
; -2.748 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.431      ; 2.805      ;
; -2.745 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.396      ; 2.773      ;
; -2.743 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.430      ; 2.809      ;
; -2.733 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.663      ; 2.552      ;
; -2.719 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.432      ; 2.835      ;
; -2.707 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.662      ; 2.577      ;
; -2.696 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.662      ; 2.588      ;
; -2.675 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.464      ; 2.911      ;
; -2.620 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.601      ; 2.603      ;
; -2.529 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.459      ; 2.552      ;
; -2.524 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.665      ; 2.763      ;
; -2.524 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.741      ; 2.839      ;
; -2.503 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.458      ; 2.577      ;
; -2.492 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.458      ; 2.588      ;
; -2.476 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.738      ; 2.884      ;
; -2.456 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.670      ; 2.836      ;
; -2.452 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.635      ; 2.805      ;
; -2.449 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.600      ; 2.773      ;
; -2.447 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.634      ; 2.809      ;
; -2.423 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.636      ; 2.835      ;
; -2.416 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.397      ; 2.603      ;
; -2.379 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.668      ; 2.911      ;
; -2.320 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.461      ; 2.763      ;
; -2.320 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.537      ; 2.839      ;
; -2.272 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.534      ; 2.884      ;
; -2.252 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.466      ; 2.836      ;
; -2.248 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.431      ; 2.805      ;
; -2.245 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.396      ; 2.773      ;
; -2.243 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.430      ; 2.809      ;
; -2.219 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.432      ; 2.835      ;
; -2.175 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.464      ; 2.911      ;
; -1.013 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.565      ; 2.552      ;
; -1.013 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.565      ; 2.552      ;
; -1.013 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.565      ; 2.552      ;
; -1.013 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.565      ; 2.552      ;
; -1.013 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.565      ; 2.552      ;
; -1.013 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.565      ; 2.552      ;
; -1.013 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.565      ; 2.552      ;
; -0.987 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.564      ; 2.577      ;
; -0.987 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.564      ; 2.577      ;
; -0.987 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.564      ; 2.577      ;
; -0.987 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.564      ; 2.577      ;
; -0.987 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.564      ; 2.577      ;
; -0.987 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.564      ; 2.577      ;
; -0.987 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.564      ; 2.577      ;
; -0.976 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.564      ; 2.588      ;
; -0.976 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.564      ; 2.588      ;
; -0.976 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.564      ; 2.588      ;
; -0.976 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.564      ; 2.588      ;
; -0.976 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.564      ; 2.588      ;
; -0.976 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.564      ; 2.588      ;
; -0.976 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.564      ; 2.588      ;
; -0.900 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.503      ; 2.603      ;
; -0.900 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.503      ; 2.603      ;
; -0.900 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.503      ; 2.603      ;
; -0.900 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.503      ; 2.603      ;
; -0.900 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.503      ; 2.603      ;
; -0.900 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.503      ; 2.603      ;
; -0.900 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.503      ; 2.603      ;
; -0.804 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.567      ; 2.763      ;
; -0.804 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.643      ; 2.839      ;
; -0.804 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.567      ; 2.763      ;
; -0.804 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.567      ; 2.763      ;
; -0.804 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.567      ; 2.763      ;
; -0.804 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.567      ; 2.763      ;
; -0.804 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.567      ; 2.763      ;
; -0.804 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.567      ; 2.763      ;
; -0.804 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.643      ; 2.839      ;
; -0.804 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.643      ; 2.839      ;
; -0.804 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.643      ; 2.839      ;
; -0.804 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.643      ; 2.839      ;
; -0.804 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.643      ; 2.839      ;
; -0.804 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.643      ; 2.839      ;
; -0.756 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.640      ; 2.884      ;
; -0.756 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.640      ; 2.884      ;
; -0.756 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.640      ; 2.884      ;
; -0.756 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.640      ; 2.884      ;
; -0.756 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.640      ; 2.884      ;
; -0.756 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.640      ; 2.884      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                          ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.241 ; PC[31]    ; PC[31]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.356 ; PC[8]     ; PC[8]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; PC[2]     ; PC[2]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; PC[17]    ; PC[17]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; PC[19]    ; PC[19]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; PC[21]    ; PC[21]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; PC[30]    ; PC[30]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; PC[18]    ; PC[18]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; PC[26]    ; PC[26]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; PC[28]    ; PC[28]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; PC[12]    ; PC[12]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; PC[14]    ; PC[14]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; PC[15]    ; PC[15]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; PC[16]    ; PC[16]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.371 ; PC[4]     ; PC[4]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; PC[20]    ; PC[20]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; PC[25]    ; PC[25]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; PC[27]    ; PC[27]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; PC[7]     ; PC[7]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; PC[22]    ; PC[22]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; PC[23]    ; PC[23]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; PC[29]    ; PC[29]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.524      ;
; 0.375 ; PC[6]     ; PC[6]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.527      ;
; 0.437 ; PC[11]    ; PC[11]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.589      ;
; 0.445 ; PC[9]     ; PC[9]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.597      ;
; 0.446 ; PC[24]    ; PC[24]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.598      ;
; 0.458 ; PC[5]     ; PC[5]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.610      ;
; 0.460 ; PC[3]     ; PC[3]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.612      ;
; 0.495 ; PC[2]     ; PC[3]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.647      ;
; 0.496 ; PC[30]    ; PC[31]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; PC[17]    ; PC[18]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; PC[19]    ; PC[20]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; PC[21]    ; PC[22]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.648      ;
; 0.497 ; PC[18]    ; PC[19]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.649      ;
; 0.498 ; PC[26]    ; PC[27]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; PC[28]    ; PC[29]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; PC[12]    ; PC[13]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; PC[14]    ; PC[15]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; PC[15]    ; PC[16]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.651      ;
; 0.511 ; PC[20]    ; PC[21]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; PC[25]    ; PC[26]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; PC[27]    ; PC[28]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; PC[4]     ; PC[5]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; PC[7]     ; PC[8]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; PC[29]    ; PC[30]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; PC[22]    ; PC[23]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; PC[23]    ; PC[24]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.664      ;
; 0.515 ; PC[6]     ; PC[7]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.667      ;
; 0.530 ; PC[2]     ; PC[4]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.682      ;
; 0.531 ; PC[17]    ; PC[19]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; PC[19]    ; PC[21]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; PC[21]    ; PC[23]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.683      ;
; 0.532 ; PC[18]    ; PC[20]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.684      ;
; 0.533 ; PC[26]    ; PC[28]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; PC[28]    ; PC[30]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.685      ;
; 0.534 ; PC[12]    ; PC[14]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.686      ;
; 0.534 ; PC[14]    ; PC[16]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.686      ;
; 0.546 ; PC[4]     ; PC[6]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; PC[20]    ; PC[22]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; PC[25]    ; PC[27]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; PC[27]    ; PC[29]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; PC[29]    ; PC[31]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.699      ;
; 0.547 ; PC[22]    ; PC[24]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.699      ;
; 0.548 ; PC[16]    ; PC[17]  ; clock        ; clock       ; 0.000        ; -0.002     ; 0.698      ;
; 0.549 ; PC[8]     ; PC[9]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.701      ;
; 0.550 ; PC[6]     ; PC[8]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.702      ;
; 0.565 ; PC[2]     ; PC[5]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.717      ;
; 0.566 ; PC[17]    ; PC[20]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.718      ;
; 0.566 ; PC[19]    ; PC[22]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.718      ;
; 0.566 ; PC[21]    ; PC[24]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.718      ;
; 0.567 ; PC[18]    ; PC[21]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.719      ;
; 0.568 ; PC[26]    ; PC[29]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.720      ;
; 0.568 ; PC[28]    ; PC[31]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.720      ;
; 0.569 ; PC[12]    ; PC[15]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.721      ;
; 0.575 ; PC[11]    ; PC[12]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.727      ;
; 0.581 ; PC[4]     ; PC[7]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.733      ;
; 0.581 ; PC[20]    ; PC[23]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.733      ;
; 0.581 ; PC[25]    ; PC[28]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.733      ;
; 0.581 ; PC[27]    ; PC[30]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.733      ;
; 0.583 ; PC[16]    ; PC[18]  ; clock        ; clock       ; 0.000        ; -0.002     ; 0.733      ;
; 0.588 ; PC[15]    ; PC[17]  ; clock        ; clock       ; 0.000        ; -0.002     ; 0.738      ;
; 0.598 ; PC[5]     ; PC[6]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.750      ;
; 0.600 ; PC[3]     ; PC[4]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.752      ;
; 0.600 ; PC[2]     ; PC[6]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.752      ;
; 0.601 ; PC[17]    ; PC[21]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.753      ;
; 0.601 ; PC[19]    ; PC[23]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.753      ;
; 0.602 ; PC[18]    ; PC[22]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.754      ;
; 0.603 ; PC[26]    ; PC[30]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.755      ;
; 0.604 ; PC[12]    ; PC[16]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.756      ;
; 0.606 ; PC[23]    ; PC[25]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.758      ;
; 0.606 ; PC[7]     ; PC[9]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.758      ;
; 0.610 ; PC[11]    ; PC[13]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.762      ;
; 0.616 ; PC[4]     ; PC[8]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.768      ;
; 0.616 ; PC[20]    ; PC[24]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.768      ;
; 0.616 ; PC[25]    ; PC[29]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.768      ;
; 0.616 ; PC[27]    ; PC[31]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.768      ;
; 0.618 ; PC[9]     ; PC[11]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.770      ;
; 0.618 ; PC[16]    ; PC[19]  ; clock        ; clock       ; 0.000        ; -0.002     ; 0.768      ;
; 0.619 ; PC[8]     ; PC[11]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.771      ;
; 0.623 ; PC[15]    ; PC[18]  ; clock        ; clock       ; 0.000        ; -0.002     ; 0.773      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a4~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0'                                                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                         ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; -0.403 ; -0.403       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ;
; -0.403 ; -0.403       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ;
; -0.403 ; -0.403       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ;
; -0.403 ; -0.403       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ;
; -0.403 ; -0.403       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ;
; -0.403 ; -0.403       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ;
; -0.403 ; -0.403       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ;
; -0.403 ; -0.403       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ;
; -0.403 ; -0.403       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ;
; -0.403 ; -0.403       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ;
; -0.403 ; -0.403       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ;
; -0.403 ; -0.403       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ;
; -0.403 ; -0.403       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ;
; -0.403 ; -0.403       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ;
; -0.403 ; -0.403       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ;
; -0.403 ; -0.403       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ;
; -0.403 ; -0.403       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ;
; -0.403 ; -0.403       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ;
; -0.403 ; -0.403       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ;
; -0.403 ; -0.403       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ;
; -0.403 ; -0.403       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ;
; -0.403 ; -0.403       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ;
; -0.403 ; -0.403       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ;
; -0.403 ; -0.403       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ;
; -0.403 ; -0.403       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ;
; -0.403 ; -0.403       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ;
; -0.403 ; -0.403       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~1|combout          ;
; -0.403 ; -0.403       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~1|combout          ;
; -0.403 ; -0.403       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~2clkctrl|inclk[0]  ;
; -0.403 ; -0.403       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~2clkctrl|inclk[0]  ;
; -0.403 ; -0.403       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~2clkctrl|outclk    ;
; -0.403 ; -0.403       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~2clkctrl|outclk    ;
; -0.403 ; -0.403       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~2|combout          ;
; -0.403 ; -0.403       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~2|combout          ;
; -0.403 ; -0.403       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~2|datac            ;
; -0.403 ; -0.403       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~2|datac            ;
; -0.403 ; -0.403       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.ADD_OP|datac      ;
; -0.403 ; -0.403       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.ADD_OP|datac      ;
; -0.403 ; -0.403       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.AND_OP|datac      ;
; -0.403 ; -0.403       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.AND_OP|datac      ;
; -0.403 ; -0.403       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.OR_OP|datad       ;
; -0.403 ; -0.403       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.OR_OP|datad       ;
; -0.403 ; -0.403       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SEQ_OP|datad      ;
; -0.403 ; -0.403       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SEQ_OP|datad      ;
; -0.403 ; -0.403       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SGE_OP|datac      ;
; -0.403 ; -0.403       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SGE_OP|datac      ;
; -0.403 ; -0.403       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SLL_OP|datac      ;
; -0.403 ; -0.403       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SLL_OP|datac      ;
; -0.403 ; -0.403       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SLTU_OP|datad     ;
; -0.403 ; -0.403       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SLTU_OP|datad     ;
; -0.403 ; -0.403       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SLT_OP|datac      ;
; -0.403 ; -0.403       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SLT_OP|datac      ;
; -0.403 ; -0.403       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SNE_OP|datac      ;
; -0.403 ; -0.403       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SNE_OP|datac      ;
; -0.403 ; -0.403       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SRA_OP|datad      ;
; -0.403 ; -0.403       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SRA_OP|datad      ;
; -0.403 ; -0.403       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SRL_OP|datab      ;
; -0.403 ; -0.403       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SRL_OP|datab      ;
; -0.403 ; -0.403       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SUB_OP|datab      ;
; -0.403 ; -0.403       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SUB_OP|datab      ;
; -0.403 ; -0.403       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.XOR_OP|datad      ;
; -0.403 ; -0.403       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.XOR_OP|datad      ;
; -0.061 ; -0.061       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~2|datad            ;
; -0.061 ; -0.061       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~2|datad            ;
; -0.061 ; -0.061       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux21~0|combout          ;
; -0.061 ; -0.061       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux21~0|combout          ;
; 0.135  ; 0.135        ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ;
; 0.135  ; 0.135        ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ;
; 0.135  ; 0.135        ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ;
; 0.135  ; 0.135        ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ;
; 0.135  ; 0.135        ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ;
; 0.135  ; 0.135        ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ;
; 0.135  ; 0.135        ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ;
; 0.135  ; 0.135        ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ;
; 0.135  ; 0.135        ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ;
; 0.135  ; 0.135        ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ;
; 0.135  ; 0.135        ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ;
; 0.135  ; 0.135        ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ;
; 0.135  ; 0.135        ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ;
; 0.135  ; 0.135        ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~2clkctrl|inclk[0]  ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~2clkctrl|inclk[0]  ;
; 0.135  ; 0.135        ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~2clkctrl|outclk    ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~2clkctrl|outclk    ;
; 0.135  ; 0.135        ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~2|combout          ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~2|combout          ;
; 0.135  ; 0.135        ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|opcode.ADD_OP|datac      ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|opcode.ADD_OP|datac      ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                    ;
+-------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                               ;
+-------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; instr2[*]   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 5.439 ; 5.439 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[0]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.711 ; 4.711 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[1]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.388 ; 4.388 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[2]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.459 ; 4.459 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[3]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.489 ; 4.489 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[4]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.411 ; 4.411 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[5]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.672 ; 4.672 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[6]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.536 ; 4.536 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[12] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.451 ; 4.451 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[13] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.501 ; 4.501 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[14] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.236 ; 4.236 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[25] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.587 ; 4.587 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[26] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.354 ; 4.354 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[27] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.514 ; 4.514 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[28] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.489 ; 4.489 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[29] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.466 ; 4.466 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[30] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.483 ; 4.483 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[31] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 5.439 ; 5.439 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; instr2[*]   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 5.439 ; 5.439 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[0]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.711 ; 4.711 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[1]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.388 ; 4.388 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[2]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.459 ; 4.459 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[3]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.489 ; 4.489 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[4]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.411 ; 4.411 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[5]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.672 ; 4.672 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[6]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.536 ; 4.536 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[12] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.451 ; 4.451 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[13] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.501 ; 4.501 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[14] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.236 ; 4.236 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[25] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.587 ; 4.587 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[26] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.354 ; 4.354 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[27] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.514 ; 4.514 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[28] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.489 ; 4.489 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[29] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.466 ; 4.466 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[30] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.483 ; 4.483 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[31] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 5.439 ; 5.439 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; instr2[*]   ; clock                                                                                                         ; 7.455 ; 7.455 ; Rise       ; clock                                                                                                         ;
;  instr2[0]  ; clock                                                                                                         ; 6.727 ; 6.727 ; Rise       ; clock                                                                                                         ;
;  instr2[1]  ; clock                                                                                                         ; 6.404 ; 6.404 ; Rise       ; clock                                                                                                         ;
;  instr2[2]  ; clock                                                                                                         ; 6.475 ; 6.475 ; Rise       ; clock                                                                                                         ;
;  instr2[3]  ; clock                                                                                                         ; 6.505 ; 6.505 ; Rise       ; clock                                                                                                         ;
;  instr2[4]  ; clock                                                                                                         ; 6.427 ; 6.427 ; Rise       ; clock                                                                                                         ;
;  instr2[5]  ; clock                                                                                                         ; 6.688 ; 6.688 ; Rise       ; clock                                                                                                         ;
;  instr2[6]  ; clock                                                                                                         ; 6.552 ; 6.552 ; Rise       ; clock                                                                                                         ;
;  instr2[7]  ; clock                                                                                                         ; 6.376 ; 6.376 ; Rise       ; clock                                                                                                         ;
;  instr2[8]  ; clock                                                                                                         ; 6.555 ; 6.555 ; Rise       ; clock                                                                                                         ;
;  instr2[9]  ; clock                                                                                                         ; 6.539 ; 6.539 ; Rise       ; clock                                                                                                         ;
;  instr2[10] ; clock                                                                                                         ; 6.499 ; 6.499 ; Rise       ; clock                                                                                                         ;
;  instr2[11] ; clock                                                                                                         ; 6.119 ; 6.119 ; Rise       ; clock                                                                                                         ;
;  instr2[12] ; clock                                                                                                         ; 6.467 ; 6.467 ; Rise       ; clock                                                                                                         ;
;  instr2[13] ; clock                                                                                                         ; 6.517 ; 6.517 ; Rise       ; clock                                                                                                         ;
;  instr2[14] ; clock                                                                                                         ; 6.252 ; 6.252 ; Rise       ; clock                                                                                                         ;
;  instr2[15] ; clock                                                                                                         ; 6.317 ; 6.317 ; Rise       ; clock                                                                                                         ;
;  instr2[16] ; clock                                                                                                         ; 7.284 ; 7.284 ; Rise       ; clock                                                                                                         ;
;  instr2[17] ; clock                                                                                                         ; 6.485 ; 6.485 ; Rise       ; clock                                                                                                         ;
;  instr2[18] ; clock                                                                                                         ; 6.740 ; 6.740 ; Rise       ; clock                                                                                                         ;
;  instr2[19] ; clock                                                                                                         ; 6.556 ; 6.556 ; Rise       ; clock                                                                                                         ;
;  instr2[20] ; clock                                                                                                         ; 6.441 ; 6.441 ; Rise       ; clock                                                                                                         ;
;  instr2[21] ; clock                                                                                                         ; 6.734 ; 6.734 ; Rise       ; clock                                                                                                         ;
;  instr2[22] ; clock                                                                                                         ; 6.488 ; 6.488 ; Rise       ; clock                                                                                                         ;
;  instr2[23] ; clock                                                                                                         ; 6.418 ; 6.418 ; Rise       ; clock                                                                                                         ;
;  instr2[24] ; clock                                                                                                         ; 6.698 ; 6.698 ; Rise       ; clock                                                                                                         ;
;  instr2[25] ; clock                                                                                                         ; 6.603 ; 6.603 ; Rise       ; clock                                                                                                         ;
;  instr2[26] ; clock                                                                                                         ; 6.370 ; 6.370 ; Rise       ; clock                                                                                                         ;
;  instr2[27] ; clock                                                                                                         ; 6.530 ; 6.530 ; Rise       ; clock                                                                                                         ;
;  instr2[28] ; clock                                                                                                         ; 6.505 ; 6.505 ; Rise       ; clock                                                                                                         ;
;  instr2[29] ; clock                                                                                                         ; 6.482 ; 6.482 ; Rise       ; clock                                                                                                         ;
;  instr2[30] ; clock                                                                                                         ; 6.499 ; 6.499 ; Rise       ; clock                                                                                                         ;
;  instr2[31] ; clock                                                                                                         ; 7.455 ; 7.455 ; Rise       ; clock                                                                                                         ;
; pc2[*]      ; clock                                                                                                         ; 5.622 ; 5.622 ; Fall       ; clock                                                                                                         ;
;  pc2[0]     ; clock                                                                                                         ; 4.851 ; 4.851 ; Fall       ; clock                                                                                                         ;
;  pc2[1]     ; clock                                                                                                         ; 4.542 ; 4.542 ; Fall       ; clock                                                                                                         ;
;  pc2[2]     ; clock                                                                                                         ; 5.200 ; 5.200 ; Fall       ; clock                                                                                                         ;
;  pc2[3]     ; clock                                                                                                         ; 4.847 ; 4.847 ; Fall       ; clock                                                                                                         ;
;  pc2[4]     ; clock                                                                                                         ; 4.787 ; 4.787 ; Fall       ; clock                                                                                                         ;
;  pc2[5]     ; clock                                                                                                         ; 4.600 ; 4.600 ; Fall       ; clock                                                                                                         ;
;  pc2[6]     ; clock                                                                                                         ; 5.622 ; 5.622 ; Fall       ; clock                                                                                                         ;
;  pc2[7]     ; clock                                                                                                         ; 5.173 ; 5.173 ; Fall       ; clock                                                                                                         ;
;  pc2[8]     ; clock                                                                                                         ; 4.896 ; 4.896 ; Fall       ; clock                                                                                                         ;
;  pc2[9]     ; clock                                                                                                         ; 4.612 ; 4.612 ; Fall       ; clock                                                                                                         ;
;  pc2[10]    ; clock                                                                                                         ; 4.331 ; 4.331 ; Fall       ; clock                                                                                                         ;
;  pc2[11]    ; clock                                                                                                         ; 4.894 ; 4.894 ; Fall       ; clock                                                                                                         ;
;  pc2[12]    ; clock                                                                                                         ; 4.338 ; 4.338 ; Fall       ; clock                                                                                                         ;
;  pc2[13]    ; clock                                                                                                         ; 4.789 ; 4.789 ; Fall       ; clock                                                                                                         ;
;  pc2[14]    ; clock                                                                                                         ; 4.657 ; 4.657 ; Fall       ; clock                                                                                                         ;
;  pc2[15]    ; clock                                                                                                         ; 4.784 ; 4.784 ; Fall       ; clock                                                                                                         ;
;  pc2[16]    ; clock                                                                                                         ; 4.469 ; 4.469 ; Fall       ; clock                                                                                                         ;
;  pc2[17]    ; clock                                                                                                         ; 4.535 ; 4.535 ; Fall       ; clock                                                                                                         ;
;  pc2[18]    ; clock                                                                                                         ; 4.628 ; 4.628 ; Fall       ; clock                                                                                                         ;
;  pc2[19]    ; clock                                                                                                         ; 4.795 ; 4.795 ; Fall       ; clock                                                                                                         ;
;  pc2[20]    ; clock                                                                                                         ; 4.798 ; 4.798 ; Fall       ; clock                                                                                                         ;
;  pc2[21]    ; clock                                                                                                         ; 4.698 ; 4.698 ; Fall       ; clock                                                                                                         ;
;  pc2[22]    ; clock                                                                                                         ; 4.942 ; 4.942 ; Fall       ; clock                                                                                                         ;
;  pc2[23]    ; clock                                                                                                         ; 5.286 ; 5.286 ; Fall       ; clock                                                                                                         ;
;  pc2[24]    ; clock                                                                                                         ; 4.823 ; 4.823 ; Fall       ; clock                                                                                                         ;
;  pc2[25]    ; clock                                                                                                         ; 4.940 ; 4.940 ; Fall       ; clock                                                                                                         ;
;  pc2[26]    ; clock                                                                                                         ; 4.821 ; 4.821 ; Fall       ; clock                                                                                                         ;
;  pc2[27]    ; clock                                                                                                         ; 4.794 ; 4.794 ; Fall       ; clock                                                                                                         ;
;  pc2[28]    ; clock                                                                                                         ; 4.878 ; 4.878 ; Fall       ; clock                                                                                                         ;
;  pc2[29]    ; clock                                                                                                         ; 4.801 ; 4.801 ; Fall       ; clock                                                                                                         ;
;  pc2[30]    ; clock                                                                                                         ; 4.285 ; 4.285 ; Fall       ; clock                                                                                                         ;
;  pc2[31]    ; clock                                                                                                         ; 4.829 ; 4.829 ; Fall       ; clock                                                                                                         ;
+-------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                            ;
+-------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                               ;
+-------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; instr2[*]   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.236 ; 4.236 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[0]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.711 ; 4.711 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[1]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.388 ; 4.388 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[2]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.459 ; 4.459 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[3]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.489 ; 4.489 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[4]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.411 ; 4.411 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[5]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.672 ; 4.672 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[6]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.536 ; 4.536 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[12] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.451 ; 4.451 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[13] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.501 ; 4.501 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[14] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.236 ; 4.236 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[25] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.587 ; 4.587 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[26] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.354 ; 4.354 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[27] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.514 ; 4.514 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[28] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.489 ; 4.489 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[29] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.466 ; 4.466 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[30] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.483 ; 4.483 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[31] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 5.439 ; 5.439 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; instr2[*]   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.236 ; 4.236 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[0]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.711 ; 4.711 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[1]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.388 ; 4.388 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[2]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.459 ; 4.459 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[3]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.489 ; 4.489 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[4]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.411 ; 4.411 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[5]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.672 ; 4.672 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[6]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.536 ; 4.536 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[12] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.451 ; 4.451 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[13] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.501 ; 4.501 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[14] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.236 ; 4.236 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[25] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.587 ; 4.587 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[26] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.354 ; 4.354 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[27] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.514 ; 4.514 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[28] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.489 ; 4.489 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[29] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.466 ; 4.466 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[30] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.483 ; 4.483 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[31] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 5.439 ; 5.439 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; instr2[*]   ; clock                                                                                                         ; 6.119 ; 6.119 ; Rise       ; clock                                                                                                         ;
;  instr2[0]  ; clock                                                                                                         ; 6.727 ; 6.727 ; Rise       ; clock                                                                                                         ;
;  instr2[1]  ; clock                                                                                                         ; 6.404 ; 6.404 ; Rise       ; clock                                                                                                         ;
;  instr2[2]  ; clock                                                                                                         ; 6.475 ; 6.475 ; Rise       ; clock                                                                                                         ;
;  instr2[3]  ; clock                                                                                                         ; 6.505 ; 6.505 ; Rise       ; clock                                                                                                         ;
;  instr2[4]  ; clock                                                                                                         ; 6.427 ; 6.427 ; Rise       ; clock                                                                                                         ;
;  instr2[5]  ; clock                                                                                                         ; 6.688 ; 6.688 ; Rise       ; clock                                                                                                         ;
;  instr2[6]  ; clock                                                                                                         ; 6.552 ; 6.552 ; Rise       ; clock                                                                                                         ;
;  instr2[7]  ; clock                                                                                                         ; 6.376 ; 6.376 ; Rise       ; clock                                                                                                         ;
;  instr2[8]  ; clock                                                                                                         ; 6.555 ; 6.555 ; Rise       ; clock                                                                                                         ;
;  instr2[9]  ; clock                                                                                                         ; 6.539 ; 6.539 ; Rise       ; clock                                                                                                         ;
;  instr2[10] ; clock                                                                                                         ; 6.499 ; 6.499 ; Rise       ; clock                                                                                                         ;
;  instr2[11] ; clock                                                                                                         ; 6.119 ; 6.119 ; Rise       ; clock                                                                                                         ;
;  instr2[12] ; clock                                                                                                         ; 6.467 ; 6.467 ; Rise       ; clock                                                                                                         ;
;  instr2[13] ; clock                                                                                                         ; 6.517 ; 6.517 ; Rise       ; clock                                                                                                         ;
;  instr2[14] ; clock                                                                                                         ; 6.252 ; 6.252 ; Rise       ; clock                                                                                                         ;
;  instr2[15] ; clock                                                                                                         ; 6.317 ; 6.317 ; Rise       ; clock                                                                                                         ;
;  instr2[16] ; clock                                                                                                         ; 7.284 ; 7.284 ; Rise       ; clock                                                                                                         ;
;  instr2[17] ; clock                                                                                                         ; 6.485 ; 6.485 ; Rise       ; clock                                                                                                         ;
;  instr2[18] ; clock                                                                                                         ; 6.740 ; 6.740 ; Rise       ; clock                                                                                                         ;
;  instr2[19] ; clock                                                                                                         ; 6.556 ; 6.556 ; Rise       ; clock                                                                                                         ;
;  instr2[20] ; clock                                                                                                         ; 6.441 ; 6.441 ; Rise       ; clock                                                                                                         ;
;  instr2[21] ; clock                                                                                                         ; 6.734 ; 6.734 ; Rise       ; clock                                                                                                         ;
;  instr2[22] ; clock                                                                                                         ; 6.488 ; 6.488 ; Rise       ; clock                                                                                                         ;
;  instr2[23] ; clock                                                                                                         ; 6.418 ; 6.418 ; Rise       ; clock                                                                                                         ;
;  instr2[24] ; clock                                                                                                         ; 6.698 ; 6.698 ; Rise       ; clock                                                                                                         ;
;  instr2[25] ; clock                                                                                                         ; 6.603 ; 6.603 ; Rise       ; clock                                                                                                         ;
;  instr2[26] ; clock                                                                                                         ; 6.370 ; 6.370 ; Rise       ; clock                                                                                                         ;
;  instr2[27] ; clock                                                                                                         ; 6.530 ; 6.530 ; Rise       ; clock                                                                                                         ;
;  instr2[28] ; clock                                                                                                         ; 6.505 ; 6.505 ; Rise       ; clock                                                                                                         ;
;  instr2[29] ; clock                                                                                                         ; 6.482 ; 6.482 ; Rise       ; clock                                                                                                         ;
;  instr2[30] ; clock                                                                                                         ; 6.499 ; 6.499 ; Rise       ; clock                                                                                                         ;
;  instr2[31] ; clock                                                                                                         ; 7.455 ; 7.455 ; Rise       ; clock                                                                                                         ;
; pc2[*]      ; clock                                                                                                         ; 4.285 ; 4.285 ; Fall       ; clock                                                                                                         ;
;  pc2[0]     ; clock                                                                                                         ; 4.851 ; 4.851 ; Fall       ; clock                                                                                                         ;
;  pc2[1]     ; clock                                                                                                         ; 4.542 ; 4.542 ; Fall       ; clock                                                                                                         ;
;  pc2[2]     ; clock                                                                                                         ; 5.200 ; 5.200 ; Fall       ; clock                                                                                                         ;
;  pc2[3]     ; clock                                                                                                         ; 4.847 ; 4.847 ; Fall       ; clock                                                                                                         ;
;  pc2[4]     ; clock                                                                                                         ; 4.787 ; 4.787 ; Fall       ; clock                                                                                                         ;
;  pc2[5]     ; clock                                                                                                         ; 4.600 ; 4.600 ; Fall       ; clock                                                                                                         ;
;  pc2[6]     ; clock                                                                                                         ; 5.622 ; 5.622 ; Fall       ; clock                                                                                                         ;
;  pc2[7]     ; clock                                                                                                         ; 5.173 ; 5.173 ; Fall       ; clock                                                                                                         ;
;  pc2[8]     ; clock                                                                                                         ; 4.896 ; 4.896 ; Fall       ; clock                                                                                                         ;
;  pc2[9]     ; clock                                                                                                         ; 4.612 ; 4.612 ; Fall       ; clock                                                                                                         ;
;  pc2[10]    ; clock                                                                                                         ; 4.331 ; 4.331 ; Fall       ; clock                                                                                                         ;
;  pc2[11]    ; clock                                                                                                         ; 4.894 ; 4.894 ; Fall       ; clock                                                                                                         ;
;  pc2[12]    ; clock                                                                                                         ; 4.338 ; 4.338 ; Fall       ; clock                                                                                                         ;
;  pc2[13]    ; clock                                                                                                         ; 4.789 ; 4.789 ; Fall       ; clock                                                                                                         ;
;  pc2[14]    ; clock                                                                                                         ; 4.657 ; 4.657 ; Fall       ; clock                                                                                                         ;
;  pc2[15]    ; clock                                                                                                         ; 4.784 ; 4.784 ; Fall       ; clock                                                                                                         ;
;  pc2[16]    ; clock                                                                                                         ; 4.469 ; 4.469 ; Fall       ; clock                                                                                                         ;
;  pc2[17]    ; clock                                                                                                         ; 4.535 ; 4.535 ; Fall       ; clock                                                                                                         ;
;  pc2[18]    ; clock                                                                                                         ; 4.628 ; 4.628 ; Fall       ; clock                                                                                                         ;
;  pc2[19]    ; clock                                                                                                         ; 4.795 ; 4.795 ; Fall       ; clock                                                                                                         ;
;  pc2[20]    ; clock                                                                                                         ; 4.798 ; 4.798 ; Fall       ; clock                                                                                                         ;
;  pc2[21]    ; clock                                                                                                         ; 4.698 ; 4.698 ; Fall       ; clock                                                                                                         ;
;  pc2[22]    ; clock                                                                                                         ; 4.942 ; 4.942 ; Fall       ; clock                                                                                                         ;
;  pc2[23]    ; clock                                                                                                         ; 5.286 ; 5.286 ; Fall       ; clock                                                                                                         ;
;  pc2[24]    ; clock                                                                                                         ; 4.823 ; 4.823 ; Fall       ; clock                                                                                                         ;
;  pc2[25]    ; clock                                                                                                         ; 4.940 ; 4.940 ; Fall       ; clock                                                                                                         ;
;  pc2[26]    ; clock                                                                                                         ; 4.821 ; 4.821 ; Fall       ; clock                                                                                                         ;
;  pc2[27]    ; clock                                                                                                         ; 4.794 ; 4.794 ; Fall       ; clock                                                                                                         ;
;  pc2[28]    ; clock                                                                                                         ; 4.878 ; 4.878 ; Fall       ; clock                                                                                                         ;
;  pc2[29]    ; clock                                                                                                         ; 4.801 ; 4.801 ; Fall       ; clock                                                                                                         ;
;  pc2[30]    ; clock                                                                                                         ; 4.285 ; 4.285 ; Fall       ; clock                                                                                                         ;
;  pc2[31]    ; clock                                                                                                         ; 4.829 ; 4.829 ; Fall       ; clock                                                                                                         ;
+-------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------+------------+---------+----------+---------+---------------------+
; Clock                                                                                                          ; Setup      ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------------------------------------------+------------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                               ; -17.547    ; -6.367  ; N/A      ; N/A     ; -2.000              ;
;  MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -2.251     ; -6.367  ; N/A      ; N/A     ; -1.578              ;
;  clock                                                                                                         ; -17.547    ; 0.241   ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS                                                                                                ; -17890.984 ; -76.859 ; 0.0      ; 0.0     ; -1832.986           ;
;  MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -25.209    ; -76.859 ; N/A      ; N/A     ; -127.606            ;
;  clock                                                                                                         ; -17865.775 ; 0.000   ; N/A      ; N/A     ; -1705.380           ;
+----------------------------------------------------------------------------------------------------------------+------------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                      ;
+-------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                               ;
+-------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; instr2[*]   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 9.903  ; 9.903  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[0]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.472  ; 8.472  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[1]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.683  ; 7.683  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[2]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.914  ; 7.914  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[3]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.945  ; 7.945  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[4]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.726  ; 7.726  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[5]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.349  ; 8.349  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[6]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.990  ; 7.990  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[12] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.900  ; 7.900  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[13] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.972  ; 7.972  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[14] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.363  ; 7.363  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[25] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.137  ; 8.137  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[26] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.655  ; 7.655  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[27] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.984  ; 7.984  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[28] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.963  ; 7.963  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[29] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.914  ; 7.914  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[30] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.953  ; 7.953  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[31] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 9.903  ; 9.903  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; instr2[*]   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 9.903  ; 9.903  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[0]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.472  ; 8.472  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[1]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.683  ; 7.683  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[2]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.914  ; 7.914  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[3]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.945  ; 7.945  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[4]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.726  ; 7.726  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[5]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.349  ; 8.349  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[6]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.990  ; 7.990  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[12] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.900  ; 7.900  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[13] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.972  ; 7.972  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[14] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.363  ; 7.363  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[25] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.137  ; 8.137  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[26] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.655  ; 7.655  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[27] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.984  ; 7.984  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[28] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.963  ; 7.963  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[29] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.914  ; 7.914  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[30] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.953  ; 7.953  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[31] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 9.903  ; 9.903  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; instr2[*]   ; clock                                                                                                         ; 13.636 ; 13.636 ; Rise       ; clock                                                                                                         ;
;  instr2[0]  ; clock                                                                                                         ; 12.205 ; 12.205 ; Rise       ; clock                                                                                                         ;
;  instr2[1]  ; clock                                                                                                         ; 11.416 ; 11.416 ; Rise       ; clock                                                                                                         ;
;  instr2[2]  ; clock                                                                                                         ; 11.647 ; 11.647 ; Rise       ; clock                                                                                                         ;
;  instr2[3]  ; clock                                                                                                         ; 11.678 ; 11.678 ; Rise       ; clock                                                                                                         ;
;  instr2[4]  ; clock                                                                                                         ; 11.459 ; 11.459 ; Rise       ; clock                                                                                                         ;
;  instr2[5]  ; clock                                                                                                         ; 12.082 ; 12.082 ; Rise       ; clock                                                                                                         ;
;  instr2[6]  ; clock                                                                                                         ; 11.723 ; 11.723 ; Rise       ; clock                                                                                                         ;
;  instr2[7]  ; clock                                                                                                         ; 10.936 ; 10.936 ; Rise       ; clock                                                                                                         ;
;  instr2[8]  ; clock                                                                                                         ; 11.277 ; 11.277 ; Rise       ; clock                                                                                                         ;
;  instr2[9]  ; clock                                                                                                         ; 11.265 ; 11.265 ; Rise       ; clock                                                                                                         ;
;  instr2[10] ; clock                                                                                                         ; 11.049 ; 11.049 ; Rise       ; clock                                                                                                         ;
;  instr2[11] ; clock                                                                                                         ; 10.341 ; 10.341 ; Rise       ; clock                                                                                                         ;
;  instr2[12] ; clock                                                                                                         ; 11.633 ; 11.633 ; Rise       ; clock                                                                                                         ;
;  instr2[13] ; clock                                                                                                         ; 11.705 ; 11.705 ; Rise       ; clock                                                                                                         ;
;  instr2[14] ; clock                                                                                                         ; 11.096 ; 11.096 ; Rise       ; clock                                                                                                         ;
;  instr2[15] ; clock                                                                                                         ; 10.843 ; 10.843 ; Rise       ; clock                                                                                                         ;
;  instr2[16] ; clock                                                                                                         ; 12.670 ; 12.670 ; Rise       ; clock                                                                                                         ;
;  instr2[17] ; clock                                                                                                         ; 11.169 ; 11.169 ; Rise       ; clock                                                                                                         ;
;  instr2[18] ; clock                                                                                                         ; 11.667 ; 11.667 ; Rise       ; clock                                                                                                         ;
;  instr2[19] ; clock                                                                                                         ; 11.286 ; 11.286 ; Rise       ; clock                                                                                                         ;
;  instr2[20] ; clock                                                                                                         ; 11.069 ; 11.069 ; Rise       ; clock                                                                                                         ;
;  instr2[21] ; clock                                                                                                         ; 11.547 ; 11.547 ; Rise       ; clock                                                                                                         ;
;  instr2[22] ; clock                                                                                                         ; 11.135 ; 11.135 ; Rise       ; clock                                                                                                         ;
;  instr2[23] ; clock                                                                                                         ; 11.031 ; 11.031 ; Rise       ; clock                                                                                                         ;
;  instr2[24] ; clock                                                                                                         ; 11.563 ; 11.563 ; Rise       ; clock                                                                                                         ;
;  instr2[25] ; clock                                                                                                         ; 11.870 ; 11.870 ; Rise       ; clock                                                                                                         ;
;  instr2[26] ; clock                                                                                                         ; 11.388 ; 11.388 ; Rise       ; clock                                                                                                         ;
;  instr2[27] ; clock                                                                                                         ; 11.717 ; 11.717 ; Rise       ; clock                                                                                                         ;
;  instr2[28] ; clock                                                                                                         ; 11.696 ; 11.696 ; Rise       ; clock                                                                                                         ;
;  instr2[29] ; clock                                                                                                         ; 11.647 ; 11.647 ; Rise       ; clock                                                                                                         ;
;  instr2[30] ; clock                                                                                                         ; 11.686 ; 11.686 ; Rise       ; clock                                                                                                         ;
;  instr2[31] ; clock                                                                                                         ; 13.636 ; 13.636 ; Rise       ; clock                                                                                                         ;
; pc2[*]      ; clock                                                                                                         ; 10.248 ; 10.248 ; Fall       ; clock                                                                                                         ;
;  pc2[0]     ; clock                                                                                                         ; 8.781  ; 8.781  ; Fall       ; clock                                                                                                         ;
;  pc2[1]     ; clock                                                                                                         ; 8.314  ; 8.314  ; Fall       ; clock                                                                                                         ;
;  pc2[2]     ; clock                                                                                                         ; 9.496  ; 9.496  ; Fall       ; clock                                                                                                         ;
;  pc2[3]     ; clock                                                                                                         ; 8.648  ; 8.648  ; Fall       ; clock                                                                                                         ;
;  pc2[4]     ; clock                                                                                                         ; 8.572  ; 8.572  ; Fall       ; clock                                                                                                         ;
;  pc2[5]     ; clock                                                                                                         ; 8.455  ; 8.455  ; Fall       ; clock                                                                                                         ;
;  pc2[6]     ; clock                                                                                                         ; 10.248 ; 10.248 ; Fall       ; clock                                                                                                         ;
;  pc2[7]     ; clock                                                                                                         ; 9.183  ; 9.183  ; Fall       ; clock                                                                                                         ;
;  pc2[8]     ; clock                                                                                                         ; 8.731  ; 8.731  ; Fall       ; clock                                                                                                         ;
;  pc2[9]     ; clock                                                                                                         ; 8.056  ; 8.056  ; Fall       ; clock                                                                                                         ;
;  pc2[10]    ; clock                                                                                                         ; 7.805  ; 7.805  ; Fall       ; clock                                                                                                         ;
;  pc2[11]    ; clock                                                                                                         ; 8.881  ; 8.881  ; Fall       ; clock                                                                                                         ;
;  pc2[12]    ; clock                                                                                                         ; 7.818  ; 7.818  ; Fall       ; clock                                                                                                         ;
;  pc2[13]    ; clock                                                                                                         ; 8.637  ; 8.637  ; Fall       ; clock                                                                                                         ;
;  pc2[14]    ; clock                                                                                                         ; 8.580  ; 8.580  ; Fall       ; clock                                                                                                         ;
;  pc2[15]    ; clock                                                                                                         ; 8.639  ; 8.639  ; Fall       ; clock                                                                                                         ;
;  pc2[16]    ; clock                                                                                                         ; 8.040  ; 8.040  ; Fall       ; clock                                                                                                         ;
;  pc2[17]    ; clock                                                                                                         ; 8.027  ; 8.027  ; Fall       ; clock                                                                                                         ;
;  pc2[18]    ; clock                                                                                                         ; 8.182  ; 8.182  ; Fall       ; clock                                                                                                         ;
;  pc2[19]    ; clock                                                                                                         ; 8.654  ; 8.654  ; Fall       ; clock                                                                                                         ;
;  pc2[20]    ; clock                                                                                                         ; 8.694  ; 8.694  ; Fall       ; clock                                                                                                         ;
;  pc2[21]    ; clock                                                                                                         ; 8.499  ; 8.499  ; Fall       ; clock                                                                                                         ;
;  pc2[22]    ; clock                                                                                                         ; 8.958  ; 8.958  ; Fall       ; clock                                                                                                         ;
;  pc2[23]    ; clock                                                                                                         ; 9.717  ; 9.717  ; Fall       ; clock                                                                                                         ;
;  pc2[24]    ; clock                                                                                                         ; 8.730  ; 8.730  ; Fall       ; clock                                                                                                         ;
;  pc2[25]    ; clock                                                                                                         ; 8.954  ; 8.954  ; Fall       ; clock                                                                                                         ;
;  pc2[26]    ; clock                                                                                                         ; 8.720  ; 8.720  ; Fall       ; clock                                                                                                         ;
;  pc2[27]    ; clock                                                                                                         ; 8.650  ; 8.650  ; Fall       ; clock                                                                                                         ;
;  pc2[28]    ; clock                                                                                                         ; 8.847  ; 8.847  ; Fall       ; clock                                                                                                         ;
;  pc2[29]    ; clock                                                                                                         ; 8.662  ; 8.662  ; Fall       ; clock                                                                                                         ;
;  pc2[30]    ; clock                                                                                                         ; 7.677  ; 7.677  ; Fall       ; clock                                                                                                         ;
;  pc2[31]    ; clock                                                                                                         ; 8.740  ; 8.740  ; Fall       ; clock                                                                                                         ;
+-------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                            ;
+-------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                               ;
+-------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; instr2[*]   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.236 ; 4.236 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[0]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.711 ; 4.711 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[1]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.388 ; 4.388 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[2]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.459 ; 4.459 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[3]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.489 ; 4.489 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[4]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.411 ; 4.411 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[5]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.672 ; 4.672 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[6]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.536 ; 4.536 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[12] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.451 ; 4.451 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[13] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.501 ; 4.501 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[14] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.236 ; 4.236 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[25] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.587 ; 4.587 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[26] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.354 ; 4.354 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[27] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.514 ; 4.514 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[28] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.489 ; 4.489 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[29] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.466 ; 4.466 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[30] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.483 ; 4.483 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[31] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 5.439 ; 5.439 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; instr2[*]   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.236 ; 4.236 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[0]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.711 ; 4.711 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[1]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.388 ; 4.388 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[2]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.459 ; 4.459 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[3]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.489 ; 4.489 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[4]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.411 ; 4.411 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[5]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.672 ; 4.672 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[6]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.536 ; 4.536 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[12] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.451 ; 4.451 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[13] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.501 ; 4.501 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[14] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.236 ; 4.236 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[25] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.587 ; 4.587 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[26] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.354 ; 4.354 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[27] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.514 ; 4.514 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[28] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.489 ; 4.489 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[29] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.466 ; 4.466 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[30] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.483 ; 4.483 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[31] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 5.439 ; 5.439 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; instr2[*]   ; clock                                                                                                         ; 6.119 ; 6.119 ; Rise       ; clock                                                                                                         ;
;  instr2[0]  ; clock                                                                                                         ; 6.727 ; 6.727 ; Rise       ; clock                                                                                                         ;
;  instr2[1]  ; clock                                                                                                         ; 6.404 ; 6.404 ; Rise       ; clock                                                                                                         ;
;  instr2[2]  ; clock                                                                                                         ; 6.475 ; 6.475 ; Rise       ; clock                                                                                                         ;
;  instr2[3]  ; clock                                                                                                         ; 6.505 ; 6.505 ; Rise       ; clock                                                                                                         ;
;  instr2[4]  ; clock                                                                                                         ; 6.427 ; 6.427 ; Rise       ; clock                                                                                                         ;
;  instr2[5]  ; clock                                                                                                         ; 6.688 ; 6.688 ; Rise       ; clock                                                                                                         ;
;  instr2[6]  ; clock                                                                                                         ; 6.552 ; 6.552 ; Rise       ; clock                                                                                                         ;
;  instr2[7]  ; clock                                                                                                         ; 6.376 ; 6.376 ; Rise       ; clock                                                                                                         ;
;  instr2[8]  ; clock                                                                                                         ; 6.555 ; 6.555 ; Rise       ; clock                                                                                                         ;
;  instr2[9]  ; clock                                                                                                         ; 6.539 ; 6.539 ; Rise       ; clock                                                                                                         ;
;  instr2[10] ; clock                                                                                                         ; 6.499 ; 6.499 ; Rise       ; clock                                                                                                         ;
;  instr2[11] ; clock                                                                                                         ; 6.119 ; 6.119 ; Rise       ; clock                                                                                                         ;
;  instr2[12] ; clock                                                                                                         ; 6.467 ; 6.467 ; Rise       ; clock                                                                                                         ;
;  instr2[13] ; clock                                                                                                         ; 6.517 ; 6.517 ; Rise       ; clock                                                                                                         ;
;  instr2[14] ; clock                                                                                                         ; 6.252 ; 6.252 ; Rise       ; clock                                                                                                         ;
;  instr2[15] ; clock                                                                                                         ; 6.317 ; 6.317 ; Rise       ; clock                                                                                                         ;
;  instr2[16] ; clock                                                                                                         ; 7.284 ; 7.284 ; Rise       ; clock                                                                                                         ;
;  instr2[17] ; clock                                                                                                         ; 6.485 ; 6.485 ; Rise       ; clock                                                                                                         ;
;  instr2[18] ; clock                                                                                                         ; 6.740 ; 6.740 ; Rise       ; clock                                                                                                         ;
;  instr2[19] ; clock                                                                                                         ; 6.556 ; 6.556 ; Rise       ; clock                                                                                                         ;
;  instr2[20] ; clock                                                                                                         ; 6.441 ; 6.441 ; Rise       ; clock                                                                                                         ;
;  instr2[21] ; clock                                                                                                         ; 6.734 ; 6.734 ; Rise       ; clock                                                                                                         ;
;  instr2[22] ; clock                                                                                                         ; 6.488 ; 6.488 ; Rise       ; clock                                                                                                         ;
;  instr2[23] ; clock                                                                                                         ; 6.418 ; 6.418 ; Rise       ; clock                                                                                                         ;
;  instr2[24] ; clock                                                                                                         ; 6.698 ; 6.698 ; Rise       ; clock                                                                                                         ;
;  instr2[25] ; clock                                                                                                         ; 6.603 ; 6.603 ; Rise       ; clock                                                                                                         ;
;  instr2[26] ; clock                                                                                                         ; 6.370 ; 6.370 ; Rise       ; clock                                                                                                         ;
;  instr2[27] ; clock                                                                                                         ; 6.530 ; 6.530 ; Rise       ; clock                                                                                                         ;
;  instr2[28] ; clock                                                                                                         ; 6.505 ; 6.505 ; Rise       ; clock                                                                                                         ;
;  instr2[29] ; clock                                                                                                         ; 6.482 ; 6.482 ; Rise       ; clock                                                                                                         ;
;  instr2[30] ; clock                                                                                                         ; 6.499 ; 6.499 ; Rise       ; clock                                                                                                         ;
;  instr2[31] ; clock                                                                                                         ; 7.455 ; 7.455 ; Rise       ; clock                                                                                                         ;
; pc2[*]      ; clock                                                                                                         ; 4.285 ; 4.285 ; Fall       ; clock                                                                                                         ;
;  pc2[0]     ; clock                                                                                                         ; 4.851 ; 4.851 ; Fall       ; clock                                                                                                         ;
;  pc2[1]     ; clock                                                                                                         ; 4.542 ; 4.542 ; Fall       ; clock                                                                                                         ;
;  pc2[2]     ; clock                                                                                                         ; 5.200 ; 5.200 ; Fall       ; clock                                                                                                         ;
;  pc2[3]     ; clock                                                                                                         ; 4.847 ; 4.847 ; Fall       ; clock                                                                                                         ;
;  pc2[4]     ; clock                                                                                                         ; 4.787 ; 4.787 ; Fall       ; clock                                                                                                         ;
;  pc2[5]     ; clock                                                                                                         ; 4.600 ; 4.600 ; Fall       ; clock                                                                                                         ;
;  pc2[6]     ; clock                                                                                                         ; 5.622 ; 5.622 ; Fall       ; clock                                                                                                         ;
;  pc2[7]     ; clock                                                                                                         ; 5.173 ; 5.173 ; Fall       ; clock                                                                                                         ;
;  pc2[8]     ; clock                                                                                                         ; 4.896 ; 4.896 ; Fall       ; clock                                                                                                         ;
;  pc2[9]     ; clock                                                                                                         ; 4.612 ; 4.612 ; Fall       ; clock                                                                                                         ;
;  pc2[10]    ; clock                                                                                                         ; 4.331 ; 4.331 ; Fall       ; clock                                                                                                         ;
;  pc2[11]    ; clock                                                                                                         ; 4.894 ; 4.894 ; Fall       ; clock                                                                                                         ;
;  pc2[12]    ; clock                                                                                                         ; 4.338 ; 4.338 ; Fall       ; clock                                                                                                         ;
;  pc2[13]    ; clock                                                                                                         ; 4.789 ; 4.789 ; Fall       ; clock                                                                                                         ;
;  pc2[14]    ; clock                                                                                                         ; 4.657 ; 4.657 ; Fall       ; clock                                                                                                         ;
;  pc2[15]    ; clock                                                                                                         ; 4.784 ; 4.784 ; Fall       ; clock                                                                                                         ;
;  pc2[16]    ; clock                                                                                                         ; 4.469 ; 4.469 ; Fall       ; clock                                                                                                         ;
;  pc2[17]    ; clock                                                                                                         ; 4.535 ; 4.535 ; Fall       ; clock                                                                                                         ;
;  pc2[18]    ; clock                                                                                                         ; 4.628 ; 4.628 ; Fall       ; clock                                                                                                         ;
;  pc2[19]    ; clock                                                                                                         ; 4.795 ; 4.795 ; Fall       ; clock                                                                                                         ;
;  pc2[20]    ; clock                                                                                                         ; 4.798 ; 4.798 ; Fall       ; clock                                                                                                         ;
;  pc2[21]    ; clock                                                                                                         ; 4.698 ; 4.698 ; Fall       ; clock                                                                                                         ;
;  pc2[22]    ; clock                                                                                                         ; 4.942 ; 4.942 ; Fall       ; clock                                                                                                         ;
;  pc2[23]    ; clock                                                                                                         ; 5.286 ; 5.286 ; Fall       ; clock                                                                                                         ;
;  pc2[24]    ; clock                                                                                                         ; 4.823 ; 4.823 ; Fall       ; clock                                                                                                         ;
;  pc2[25]    ; clock                                                                                                         ; 4.940 ; 4.940 ; Fall       ; clock                                                                                                         ;
;  pc2[26]    ; clock                                                                                                         ; 4.821 ; 4.821 ; Fall       ; clock                                                                                                         ;
;  pc2[27]    ; clock                                                                                                         ; 4.794 ; 4.794 ; Fall       ; clock                                                                                                         ;
;  pc2[28]    ; clock                                                                                                         ; 4.878 ; 4.878 ; Fall       ; clock                                                                                                         ;
;  pc2[29]    ; clock                                                                                                         ; 4.801 ; 4.801 ; Fall       ; clock                                                                                                         ;
;  pc2[30]    ; clock                                                                                                         ; 4.285 ; 4.285 ; Fall       ; clock                                                                                                         ;
;  pc2[31]    ; clock                                                                                                         ; 4.829 ; 4.829 ; Fall       ; clock                                                                                                         ;
+-------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                                                                                    ; To Clock                                                                                                      ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------+----------+----------+----------+
; clock                                                                                                         ; clock                                                                                                         ; 184179557 ; 23421    ; 14859847 ; 1057     ;
; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; clock                                                                                                         ; 9265311   ; 9265311  ; 725458   ; 725458   ;
; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 3200      ; 0        ; 3200     ; 0        ;
; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 400       ; 400      ; 400      ; 400      ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                                                                                    ; To Clock                                                                                                      ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------+----------+----------+----------+
; clock                                                                                                         ; clock                                                                                                         ; 184179557 ; 23421    ; 14859847 ; 1057     ;
; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; clock                                                                                                         ; 9265311   ; 9265311  ; 725458   ; 725458   ;
; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 3200      ; 0        ; 3200     ; 0        ;
; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 400       ; 400      ; 400      ; 400      ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 64    ; 64   ;
; Unconstrained Output Port Paths ; 288   ; 288  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Thu Jul 11 15:46:28 2019
Info: Command: quartus_sta RISC_UNI -c RISC_UNI
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'RISC_UNI.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0  to: mem_i|altsyncram_component|auto_generated|ram_block1a0|portadataout[16]
    Info (332098): Cell: contr|Mux9~0  from: datab  to: combout
    Info (332098): Cell: contr|Mux9~0  from: datac  to: combout
    Info (332098): Cell: contr|Mux9~0  from: datad  to: combout
    Info (332098): Cell: ula_cnt|Mux15~1  from: dataa  to: combout
    Info (332098): Cell: ula_cnt|Mux15~1  from: datad  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -17.547
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -17.547    -17865.775 clock 
    Info (332119):    -2.251       -25.209 MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -6.367
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.367       -76.859 MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.527         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1705.380 clock 
    Info (332119):    -1.578      -127.606 MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0  to: mem_i|altsyncram_component|auto_generated|ram_block1a0|portadataout[16]
    Info (332098): Cell: contr|Mux9~0  from: datab  to: combout
    Info (332098): Cell: contr|Mux9~0  from: datac  to: combout
    Info (332098): Cell: contr|Mux9~0  from: datad  to: combout
    Info (332098): Cell: ula_cnt|Mux15~1  from: dataa  to: combout
    Info (332098): Cell: ula_cnt|Mux15~1  from: datad  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.202
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.202     -8203.089 clock 
    Info (332119):    -0.622        -6.446 MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -3.233
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.233       -39.386 MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.241         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1705.380 clock 
    Info (332119):    -0.403       -25.230 MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4604 megabytes
    Info: Processing ended: Thu Jul 11 15:46:30 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


