<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>display-training: include/regs/xmega_portcfg.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>include/regs/xmega_portcfg.h</h1><a href="xmega__portcfg_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00039"></a>00039 <span class="preprocessor">#ifndef REGS_XMEGA_PORTCFG_H_INCLUDED</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="preprocessor">#define REGS_XMEGA_PORTCFG_H_INCLUDED</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span>
<a name="l00042"></a>00042 <span class="preprocessor">#include &lt;<a class="code" href="memory-map_8h.html" title="Physical memory map for the ATxmega128A1.">chip/memory-map.h</a>&gt;</span>
<a name="l00043"></a>00043 <span class="preprocessor">#include &lt;<a class="code" href="cpu_2xmega_2include_2cpu_2io_8h.html" title="AVR XMEGA I/O read/write functions.">io.h</a>&gt;</span>
<a name="l00044"></a>00044 
<a name="l00051"></a>00051 
<a name="l00052"></a>00052 
<a name="l00053"></a><a class="code" href="group__portcfg__regs__group.html#ga671545fbd4b3a9bdf42c17a7939f0438">00053</a> <span class="preprocessor">#define PORTCFG_MPCMASK        0x0 //!&lt; Multi-Pin Configuration Mask Register</span>
<a name="l00054"></a><a class="code" href="group__portcfg__regs__group.html#ga3c5ac047abbea9cebf90f79a4b37a4c9">00054</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTCFG_VPCTRLA        0x2 //!&lt; Virtual Port-Map Control A Register</span>
<a name="l00055"></a><a class="code" href="group__portcfg__regs__group.html#ga887984c7bc43e2585811963809aa586e">00055</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTCFG_VPCTRLB        0x3 //!&lt; Virtual Port-Map Control B Register</span>
<a name="l00056"></a><a class="code" href="group__portcfg__regs__group.html#ga499028267f39a86d8772dbda7ed82b1f">00056</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTCFG_CLKEVOUT       0x4 //!&lt; Clock and Event Out Register</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span>
<a name="l00058"></a>00058 
<a name="l00060"></a>00060 
<a name="l00061"></a><a class="code" href="group__portcfg__regs__group.html#gae076c116cfb1494262feb4e91c88550c">00061</a> <span class="preprocessor">#define PORTCFG_VPCTRLA_VP0MAP_START   0 //!&lt; Virtual Port 0 Mapping</span>
<a name="l00062"></a><a class="code" href="group__portcfg__regs__group.html#gad5db70a1f6bb8c012d4ad5687e6d41de">00062</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTCFG_VPCTRLA_VP0MAP_SIZE    4 //!&lt; Virtual Port 0 Mapping</span>
<a name="l00063"></a><a class="code" href="group__portcfg__regs__group.html#gaf6a7ca9969abb0778760cf0049d424a5">00063</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTCFG_VPCTRLA_VP1MAP_START   4 //!&lt; Virtual Port 1 Mapping</span>
<a name="l00064"></a><a class="code" href="group__portcfg__regs__group.html#ga22761e2a592a4c9c1ab24f9568078e53">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTCFG_VPCTRLA_VP1MAP_SIZE    4 //!&lt; Virtual Port 1 Mapping</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span>
<a name="l00066"></a>00066 
<a name="l00068"></a>00068 
<a name="l00069"></a><a class="code" href="group__portcfg__regs__group.html#ga11a268061cbc8c6eae1e39477ca703e5">00069</a> <span class="preprocessor">#define PORTCFG_VPCTRLB_VP2MAP_START   0 //!&lt; Virtual Port 2 Mapping</span>
<a name="l00070"></a><a class="code" href="group__portcfg__regs__group.html#gac540ffba4ac53ebb533d9b6099aedf46">00070</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTCFG_VPCTRLB_VP2MAP_SIZE    4 //!&lt; Virtual Port 2 Mapping</span>
<a name="l00071"></a><a class="code" href="group__portcfg__regs__group.html#ga1086beee37daa3902c3378de88d5f0b1">00071</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTCFG_VPCTRLB_VP3MAP_START   4 //!&lt; Virtual Port 3 Mapping</span>
<a name="l00072"></a><a class="code" href="group__portcfg__regs__group.html#ga6feae82e04ba14319b4580d16b0de954">00072</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTCFG_VPCTRLB_VP3MAP_SIZE    4 //!&lt; Virtual Port 3 Mapping</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span>
<a name="l00074"></a>00074 
<a name="l00076"></a>00076 
<a name="l00077"></a><a class="code" href="group__portcfg__regs__group.html#gafd1ca7110729e5c6efa4b06677616268">00077</a> <span class="preprocessor">#define PORTCFG_CLKEVOUT_CLKOUT_START  0 //!&lt; Clock Output Port</span>
<a name="l00078"></a><a class="code" href="group__portcfg__regs__group.html#ga019a31bd16e4824df3068c6bf852f8b9">00078</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTCFG_CLKEVOUT_CLKOUT_SIZE   2 //!&lt; Clock Output Port</span>
<a name="l00079"></a><a class="code" href="group__portcfg__regs__group.html#gab7bf1cf74000faa37bfe8b7481fde141">00079</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTCFG_CLKEVOUT_EVOUT_START   4 //!&lt; Event Output Port</span>
<a name="l00080"></a><a class="code" href="group__portcfg__regs__group.html#gac99521c44f6e03b1781e6cc7a4f370e4">00080</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTCFG_CLKEVOUT_EVOUT_SIZE    2 //!&lt; Event Output Port</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span>
<a name="l00082"></a>00082 
<a name="l00084"></a>00084 
<a name="l00085"></a><a class="code" href="group__portcfg__regs__group.html#ga70d941e424b1d88030c0e068deba8d37">00085</a> <span class="preprocessor">#define PORTCFG_PORTA    0x0 //!&lt; Map Port A to Virtual Port</span>
<a name="l00086"></a><a class="code" href="group__portcfg__regs__group.html#ga84960a3c6994e3ddc13777c893d3958b">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTCFG_PORTB    0x1 //!&lt; Map Port B to Virtual Port</span>
<a name="l00087"></a><a class="code" href="group__portcfg__regs__group.html#gae90a3b7df3a8037f055c680538af88b6">00087</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTCFG_PORTC    0x2 //!&lt; Map Port C to Virtual Port</span>
<a name="l00088"></a><a class="code" href="group__portcfg__regs__group.html#ga22b1d9ce4fc95699df8c3b092dc43e9d">00088</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTCFG_PORTD    0x3 //!&lt; Map Port D to Virtual Port</span>
<a name="l00089"></a><a class="code" href="group__portcfg__regs__group.html#gaa0cdd15c6ce8432ead5be452f26bf20f">00089</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTCFG_PORTE    0x4 //!&lt; Map Port E to Virtual Port</span>
<a name="l00090"></a><a class="code" href="group__portcfg__regs__group.html#ga354a26a51aeb234aa5c266c55fac21dc">00090</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTCFG_PORTF    0x5 //!&lt; Map Port F to Virtual Port</span>
<a name="l00091"></a><a class="code" href="group__portcfg__regs__group.html#ga66250097925cbd3a6d24acbeb5de36be">00091</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTCFG_PORTG    0x6 //!&lt; Map Port G to Virtual Port</span>
<a name="l00092"></a><a class="code" href="group__portcfg__regs__group.html#ga17f641ed4eb4d5167542d68fddae5c44">00092</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTCFG_PORTH    0x7 //!&lt; Map Port H to Virtual Port</span>
<a name="l00093"></a><a class="code" href="group__portcfg__regs__group.html#ga097762927183b9d4de1c14c70a88917f">00093</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTCFG_PORTJ    0x8 //!&lt; Map Port J to Virtual Port</span>
<a name="l00094"></a><a class="code" href="group__portcfg__regs__group.html#gab5e37b3af2d41228d6fa19a59a5db231">00094</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTCFG_PORTK    0x9 //!&lt; Map Port K to Virtual Port</span>
<a name="l00095"></a><a class="code" href="group__portcfg__regs__group.html#ga21fc9460bf56a56f16fb07306d937c8e">00095</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTCFG_PORTL    0xa //!&lt; Map Port L to Virtual Port</span>
<a name="l00096"></a><a class="code" href="group__portcfg__regs__group.html#ga939fa2c18cbe21669690c589ce66181e">00096</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTCFG_PORTM    0xb //!&lt; Map Port M to Virtual Port</span>
<a name="l00097"></a><a class="code" href="group__portcfg__regs__group.html#ga89e8b359e96d0820d58045b5f059a357">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTCFG_PORTN    0xc //!&lt; Map Port N to Virtual Port</span>
<a name="l00098"></a><a class="code" href="group__portcfg__regs__group.html#gaa865556a59f08ddd990a2ff9d6483fcf">00098</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTCFG_PORTP    0xd //!&lt; Map Port P to Virtual Port</span>
<a name="l00099"></a><a class="code" href="group__portcfg__regs__group.html#gaccffbc9e84692d2e3efc35e19d16382e">00099</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTCFG_PORTQ    0xe //!&lt; Map Port Q to Virtual Port</span>
<a name="l00100"></a><a class="code" href="group__portcfg__regs__group.html#gabcb7e0ff67753445da501ca304948996">00100</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTCFG_PORTR    0xf //!&lt; Map Port R to Virtual Port</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span>
<a name="l00102"></a>00102 
<a name="l00104"></a>00104 
<a name="l00105"></a><a class="code" href="group__portcfg__regs__group.html#ga7fb186e02293c6deeb79a1545f2a5742">00105</a> <span class="preprocessor">#define PORTCFG_CLKOUT_OFF     0x0 //!&lt; Clock Out Disabled</span>
<a name="l00106"></a><a class="code" href="group__portcfg__regs__group.html#gafb7d4ed764b027fb5b4c93ef4c1ec15d">00106</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTCFG_CLKOUT_PC7     0x1 //!&lt; Clock Output on Port C Pin 7</span>
<a name="l00107"></a><a class="code" href="group__portcfg__regs__group.html#ga1fd43bca44c8ea514b9c42a151d13d24">00107</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTCFG_CLKOUT_PD7     0x2 //!&lt; Clock Output on Port D Pin 7</span>
<a name="l00108"></a><a class="code" href="group__portcfg__regs__group.html#ga552761ab0add77c193b1729755c1169b">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTCFG_CLKOUT_PE7     0x3 //!&lt; Clock Output on Port E Pin 7</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span>
<a name="l00110"></a>00110 
<a name="l00112"></a>00112 
<a name="l00113"></a><a class="code" href="group__portcfg__regs__group.html#ga3f041509172c8a46b0a181415c571cc2">00113</a> <span class="preprocessor">#define PORTCFG_EVOUT_OFF      0x0 //!&lt; Event Out Disabled</span>
<a name="l00114"></a><a class="code" href="group__portcfg__regs__group.html#ga8a20dab8b61a9ef08779ecf968eacacd">00114</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTCFG_EVOUT_PC7      0x1 //!&lt; Event Channel 0 on Port C Pin 7</span>
<a name="l00115"></a><a class="code" href="group__portcfg__regs__group.html#ga5ea3efc21671ede4b305483be4c1fb1b">00115</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTCFG_EVOUT_PD7      0x2 //!&lt; Event Channel 0 on Port D Pin 7</span>
<a name="l00116"></a><a class="code" href="group__portcfg__regs__group.html#gaf76508e258895bd8e18f8f8928ed8b87">00116</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTCFG_EVOUT_PE7      0x3 //!&lt; Event Channel 0 on Port E Pin 7</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span>
<a name="l00118"></a>00118 
<a name="l00120"></a>00120 
<a name="l00121"></a>00121 
<a name="l00122"></a><a class="code" href="group__portcfg__regs__group.html#ga8516192e0bc9954877a3fcdf7192df30">00122</a> <span class="preprocessor">#define PORTCFG_BIT(name)                                               \</span>
<a name="l00123"></a>00123 <span class="preprocessor">        (1U &lt;&lt; PORTCFG_##name##_BIT)</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span>
<a name="l00125"></a><a class="code" href="group__portcfg__regs__group.html#gac948227b1eb5059c64e7fdf307118f73">00125</a> <span class="preprocessor">#define PORTCFG_BF(name, value)                                         \</span>
<a name="l00126"></a>00126 <span class="preprocessor">        ((value) &lt;&lt; PORTCFG_##name##_START)</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span>
<a name="l00128"></a><a class="code" href="group__portcfg__regs__group.html#gacfd08062026868a9339070d8168cf9fd">00128</a> <span class="preprocessor">#define PORTCFG_BFMASK(name)                                            \</span>
<a name="l00129"></a>00129 <span class="preprocessor">        (((1U &lt;&lt; %s_##name##_SIZE) - 1) &lt;&lt; %s_##name##_START)</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span>
<a name="l00131"></a><a class="code" href="group__portcfg__regs__group.html#ga4d00d16c7255336513d1f2a82eb4d4d6">00131</a> <span class="preprocessor">#define PORTCFG_BFEXT(name, regval)                                     \</span>
<a name="l00132"></a>00132 <span class="preprocessor">        (((regval) &gt;&gt; PORTCFG_##name##_START)                           \</span>
<a name="l00133"></a>00133 <span class="preprocessor">                &amp; ((1U &lt;&lt; PORTCFG_##name##_SIZE) - 1))</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span>
<a name="l00135"></a><a class="code" href="group__portcfg__regs__group.html#ga228fe185b0cf297ed448890128fc548f">00135</a> <span class="preprocessor">#define PORTCFG_BFINS(name, value, regval)                              \</span>
<a name="l00136"></a>00136 <span class="preprocessor">        (((regval) &amp; ~(((1U &lt;&lt; PORTCFG_##name##_SIZE) - 1)              \</span>
<a name="l00137"></a>00137 <span class="preprocessor">                        &lt;&lt; PORTCFG_##name##_START))                     \</span>
<a name="l00138"></a>00138 <span class="preprocessor">                | PORTCFG_BF(name, value))</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span>
<a name="l00140"></a>00140 
<a name="l00142"></a>00142 
<a name="l00143"></a>00143 
<a name="l00144"></a><a class="code" href="group__portcfg__regs__group.html#gac52ae76d62db58f19fb828dcef464d6f">00144</a> <span class="preprocessor">#define portcfg_read_reg(base, reg)                                     \</span>
<a name="l00145"></a>00145 <span class="preprocessor">        mmio_read8((void *)((uintptr_t)(base) + PORTCFG_##reg))</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span>
<a name="l00147"></a><a class="code" href="group__portcfg__regs__group.html#ga1c30e69a3d452bb5263b5db6cefccc97">00147</a> <span class="preprocessor">#define portcfg_write_reg(base, reg, value)                             \</span>
<a name="l00148"></a>00148 <span class="preprocessor">        mmio_write8((void *)((uintptr_t)(base) + PORTCFG_##reg), (value))</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span>
<a name="l00150"></a>00150 
<a name="l00152"></a>00152 <span class="preprocessor">#endif </span><span class="comment">/* REGS_XMEGA_PORTCFG_H_INCLUDED */</span>
</pre></div></div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Thu Apr 29 15:18:21 2010 for display-training by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
