
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003629                       # Number of seconds simulated
sim_ticks                                  3628688130                       # Number of ticks simulated
final_tick                               533200032384                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 140299                       # Simulator instruction rate (inst/s)
host_op_rate                                   181699                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 128548                       # Simulator tick rate (ticks/s)
host_mem_usage                               16917024                       # Number of bytes of host memory used
host_seconds                                 28228.37                       # Real time elapsed on the host
sim_insts                                  3960425106                       # Number of instructions simulated
sim_ops                                    5129058771                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       497280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       381440                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       552192                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       289664                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1742592                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           22016                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       282240                       # Number of bytes written to this memory
system.physmem.bytes_written::total            282240                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3885                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2980                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4314                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2263                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 13614                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2205                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2205                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1552076                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    137041262                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1516802                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    105117879                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1516802                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data    152174003                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1481527                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     79826094                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               480226445                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1552076                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1516802                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1516802                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1481527                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6067206                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          77780176                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               77780176                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          77780176                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1552076                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    137041262                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1516802                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    105117879                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1516802                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data    152174003                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1481527                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     79826094                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              558006620                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8701891                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3081094                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2528900                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206970                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1308305                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1197783                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300643                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8898                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3327244                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16787593                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3081094                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1498426                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3598138                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1039952                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        751519                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1636911                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92654                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8506573                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.421057                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.314842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4908435     57.70%     57.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354036      4.16%     61.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          337633      3.97%     65.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          318659      3.75%     69.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260903      3.07%     72.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188200      2.21%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          136859      1.61%     76.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          210934      2.48%     78.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1790914     21.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8506573                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354072                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.929189                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3481039                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       719110                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3441269                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        39345                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825807                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496574                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3890                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19955232                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10515                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825807                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3662775                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         344710                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       100628                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3292257                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       280393                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19362007                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           73                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        148772                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81566                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26840902                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90207398                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90207398                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10045730                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3800                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2090                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           691078                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1901109                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1018582                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23689                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       411351                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18051528                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3705                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14618143                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        22823                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5714236                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17449933                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          452                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8506573                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.718453                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841747                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3026659     35.58%     35.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1710241     20.10%     55.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1352525     15.90%     71.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       818739      9.62%     81.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835342      9.82%     91.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380496      4.47%     95.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       245230      2.88%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67321      0.79%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70020      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8506573                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63493     57.73%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21647     19.68%     77.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24836     22.58%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12015678     82.20%     82.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200490      1.37%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1549445     10.60%     94.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       850936      5.82%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14618143                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.679881                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109976                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007523                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37875657                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23769685                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14245556                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14728119                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45298                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       668747                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          394                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          223                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       236612                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           88                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825807                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         258369                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14932                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18055234                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        82269                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1901109                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1018582                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2082                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10265                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1438                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          223                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       123269                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115204                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238473                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14375897                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1470314                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       242245                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2307201                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2020339                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            836887                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.652043                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14256030                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14245556                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9203027                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24889933                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.637064                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369749                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5816855                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3253                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206268                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7680766                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.593486                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.113263                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3089854     40.23%     40.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049616     26.69%     66.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       851197     11.08%     78.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430728      5.61%     83.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450351      5.86%     89.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226551      2.95%     92.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154855      2.02%     94.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89204      1.16%     95.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338410      4.41%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7680766                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014329                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232359                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338410                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25398246                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36938497                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5066                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 195318                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.870189                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.870189                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.149176                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.149176                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64992307                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19484986                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18731186                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3246                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus1.numCycles                 8701891                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3081405                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2683390                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       202528                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1549255                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1487647                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          217890                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6158                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3755931                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17097919                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3081405                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1705537                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3624293                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         941053                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        398180                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1846801                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96787                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8515677                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.317234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.292154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4891384     57.44%     57.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          646045      7.59%     65.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          319983      3.76%     68.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          237284      2.79%     71.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          197376      2.32%     73.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          170451      2.00%     75.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           59358      0.70%     76.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          213322      2.51%     79.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1780474     20.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8515677                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.354108                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.964851                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3889921                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       372303                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3501580                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17657                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        734212                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       341414                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3078                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19138430                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4663                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        734212                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4052641                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         171143                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        43844                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3354926                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       158907                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18536213                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           35                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77605                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        67450                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24583021                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84431367                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84431367                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16159535                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8423458                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2351                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1262                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           404083                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2819008                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       646535                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8034                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       198891                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17444025                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2359                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14875527                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19477                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5008196                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13674320                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          138                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8515677                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.746840                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.858851                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3044942     35.76%     35.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1820172     21.37%     57.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       917680     10.78%     67.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1071939     12.59%     80.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       807412      9.48%     89.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       514934      6.05%     96.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       221462      2.60%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66000      0.78%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        51136      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8515677                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63336     73.08%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13440     15.51%     88.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         9896     11.42%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11687638     78.57%     78.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       119289      0.80%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1088      0.01%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2529955     17.01%     96.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       537557      3.61%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14875527                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.709459                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              86672                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005826                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38372877                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22454692                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14365499                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14962199                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24381                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       785895                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          103                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          117                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       167955                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        734212                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          98934                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8321                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17446384                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        68604                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2819008                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       646535                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1250                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4310                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           53                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          117                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       102510                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119372                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       221882                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14556262                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2421136                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       319262                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2944418                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2180172                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            523282                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.672770                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14392223                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14365499                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8656061                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21390089                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.650848                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404676                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10821080                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12316696                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5129824                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2221                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200627                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7781465                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.582825                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.293799                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3627167     46.61%     46.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1664071     21.39%     68.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       901992     11.59%     79.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       330185      4.24%     83.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       283868      3.65%     87.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       125936      1.62%     89.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       305615      3.93%     93.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        81804      1.05%     94.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       460827      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7781465                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10821080                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12316696                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2511686                       # Number of memory references committed
system.switch_cpus1.commit.loads              2033106                       # Number of loads committed
system.switch_cpus1.commit.membars               1104                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1925457                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10759077                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       168299                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       460827                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24767054                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35628245                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4756                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 186214                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10821080                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12316696                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10821080                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.804161                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.804161                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.243532                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.243532                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67368166                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18875137                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19708804                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2218                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8701891                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3139210                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2545416                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       213574                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1288630                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1229924                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          333517                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9199                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3280124                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17283053                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3139210                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1563441                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3646988                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1125287                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        607650                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1614521                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        98412                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8441625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.525328                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.325605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4794637     56.80%     56.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          228203      2.70%     59.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          257663      3.05%     62.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          471851      5.59%     68.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          215076      2.55%     70.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          328169      3.89%     74.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          178925      2.12%     76.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          152714      1.81%     78.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1814387     21.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8441625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.360750                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.986126                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3461751                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       559801                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3479770                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        35530                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        904770                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       534286                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         3307                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20578035                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4822                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        904770                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3651254                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         157416                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       141453                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3321335                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       265390                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19770396                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         5172                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        141381                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        77161                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1673                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     27678365                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     92095652                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     92095652                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16999013                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10679275                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4110                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2462                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           680763                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1847448                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       941716                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        13744                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       288529                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18566076                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4112                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14940453                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29232                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6286405                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18822206                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          751                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8441625                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.769855                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.923395                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2973707     35.23%     35.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1787032     21.17%     56.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1210735     14.34%     70.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       842728      9.98%     80.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       708029      8.39%     89.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       381352      4.52%     93.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       375999      4.45%     98.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        87447      1.04%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        74596      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8441625                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         108339     76.27%     76.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             1      0.00%     76.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     76.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     76.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     76.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     76.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     76.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     76.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     76.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     76.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     76.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     76.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     76.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     76.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     76.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     76.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     76.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     76.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     76.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     76.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     76.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     76.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     76.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     76.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     76.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     76.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     76.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     76.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15650     11.02%     87.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        18062     12.72%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12455428     83.37%     83.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       211174      1.41%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1644      0.01%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1488955      9.97%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       783252      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14940453                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.716920                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             142052                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009508                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38493810                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24856744                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14505086                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15082505                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        29299                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       726117                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          232                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          160                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       239020                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        904770                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          64123                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         9980                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18570191                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        64529                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1847448                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       941716                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2435                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7261                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          160                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       125241                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       123589                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       248830                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14656044                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1388909                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       284404                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2140607                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2074847                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            751698                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.684237                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14516713                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14505086                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9493958                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26651346                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.666889                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356228                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9963645                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12237349                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6332847                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3361                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       216277                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7536855                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.623668                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.161778                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2996053     39.75%     39.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2043931     27.12%     66.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       838346     11.12%     77.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       416654      5.53%     83.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       426941      5.66%     89.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       166177      2.20%     91.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       183513      2.43%     93.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        94883      1.26%     95.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       370357      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7536855                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9963645                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12237349                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1824021                       # Number of memory references committed
system.switch_cpus2.commit.loads              1121325                       # Number of loads committed
system.switch_cpus2.commit.membars               1670                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1759356                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11024894                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       249002                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       370357                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25736525                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38046018                       # The number of ROB writes
system.switch_cpus2.timesIdled                   5845                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 260266                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9963645                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12237349                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9963645                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.873364                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.873364                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.144998                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.144998                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        65884333                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20050596                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19033056                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3356                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8701891                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3237998                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2639140                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       214609                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1356469                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1260592                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          346796                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9580                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3339685                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17705199                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3237998                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1607388                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3709512                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1156759                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        529546                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1638806                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        92730                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8517858                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.575231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.370212                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4808346     56.45%     56.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          257029      3.02%     59.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          269831      3.17%     62.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          426848      5.01%     67.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          201006      2.36%     70.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          285543      3.35%     73.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          192937      2.27%     75.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          141684      1.66%     77.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1934634     22.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8517858                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.372103                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.034638                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3516047                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       483765                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3550128                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        29770                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        938147                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       548604                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          966                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      21160090                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         3719                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        938147                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3692801                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         111882                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       143166                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3401343                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       230511                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20400255                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        133268                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        67895                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28557976                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     95132221                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     95132221                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17428012                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        11129933                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3512                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1797                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           602741                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1899411                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       981762                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        10687                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       419941                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          19119820                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3525                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15179597                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27337                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6585972                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     20370013                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           32                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8517858                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.782091                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.924159                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2959794     34.75%     34.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1819955     21.37%     56.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1247768     14.65%     70.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       815145      9.57%     80.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       727629      8.54%     88.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       416440      4.89%     93.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       370607      4.35%     98.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        81847      0.96%     99.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        78673      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8517858                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         114198     78.19%     78.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         16163     11.07%     89.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        15699     10.75%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12673523     83.49%     83.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       201975      1.33%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1715      0.01%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1508445      9.94%     94.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       793939      5.23%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15179597                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.744402                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             146060                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.009622                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39050443                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25709437                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14749845                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15325657                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        21547                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       758562                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          126                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       259492                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        938147                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          69947                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        13452                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     19123348                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        49761                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1899411                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       981762                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1785                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         10903                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          126                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       129660                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       120341                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       250001                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14908924                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1406945                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       270667                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2176203                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2118048                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            769258                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.713297                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14760850                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14749845                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9685245                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27545405                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.695016                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351610                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10156265                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12505172                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6618204                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3493                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       216620                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7579711                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.649822                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.169966                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2913414     38.44%     38.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2137873     28.21%     66.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       849489     11.21%     77.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       426397      5.63%     83.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       396996      5.24%     88.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       182715      2.41%     91.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       196915      2.60%     93.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       101215      1.34%     95.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       374697      4.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7579711                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10156265                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12505172                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1863115                       # Number of memory references committed
system.switch_cpus3.commit.loads              1140845                       # Number of loads committed
system.switch_cpus3.commit.membars               1740                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1805636                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11265430                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       257868                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       374697                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26328221                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           39185957                       # The number of ROB writes
system.switch_cpus3.timesIdled                   4604                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 184033                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10156265                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12505172                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10156265                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.856800                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.856800                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.167133                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.167133                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66947041                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20456435                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19471244                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3480                       # number of misc regfile writes
system.l2.replacements                          13633                       # number of replacements
system.l2.tagsinuse                       4093.009060                       # Cycle average of tags in use
system.l2.total_refs                            81848                       # Total number of references to valid blocks.
system.l2.sampled_refs                          17726                       # Sample count of references to valid blocks.
system.l2.avg_refs                           4.617398                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            30.548039                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.809676                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    856.339586                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.023281                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    685.941961                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.727744                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    845.372128                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      8.409284                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    534.742558                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            414.907541                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            231.595776                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            246.872349                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            209.719137                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007458                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002395                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.209067                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002203                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.167466                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.002375                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.206390                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.002053                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.130552                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.101296                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.056542                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.060272                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.051201                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999270                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         6397                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2675                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3202                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2264                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   14548                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3354                       # number of Writeback hits
system.l2.Writeback_hits::total                  3354                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           23                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           63                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   186                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         6445                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2698                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3265                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2316                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14734                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         6445                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2698                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3265                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2316                       # number of overall hits
system.l2.overall_hits::total                   14734                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         3885                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2980                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4314                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         2263                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 13614                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3885                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2980                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4314                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2263                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13614                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3885                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2980                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4314                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2263                       # number of overall misses
system.l2.overall_misses::total                 13614                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2172035                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    192235050                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1864234                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    138173309                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2193850                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    198843425                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2056333                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    104215132                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       641753368                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2172035                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    192235050                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1864234                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    138173309                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2193850                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    198843425                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2056333                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    104215132                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        641753368                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2172035                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    192235050                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1864234                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    138173309                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2193850                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    198843425                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2056333                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    104215132                       # number of overall miss cycles
system.l2.overall_miss_latency::total       641753368                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10282                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5655                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           47                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         7516                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         4527                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               28162                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3354                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3354                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           23                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           63                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               186                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10330                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5678                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         7579                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4579                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28348                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10330                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5678                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         7579                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4579                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28348                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.377845                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.934783                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.526967                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.914894                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.573976                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.499890                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.483417                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.376089                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.934783                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.524833                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.914894                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.569204                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.494213                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.480246                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.376089                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.934783                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.524833                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.914894                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.569204                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.494213                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.480246                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 49364.431818                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 49481.351351                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 43354.279070                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46366.882215                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 51019.767442                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 46092.588085                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 48960.309524                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 46051.759611                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 47139.221977                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 49364.431818                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 49481.351351                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 43354.279070                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46366.882215                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 51019.767442                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 46092.588085                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 48960.309524                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 46051.759611                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 47139.221977                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 49364.431818                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 49481.351351                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 43354.279070                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46366.882215                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 51019.767442                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 46092.588085                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 48960.309524                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 46051.759611                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 47139.221977                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2205                       # number of writebacks
system.l2.writebacks::total                      2205                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         3885                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2980                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4314                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         2263                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            13614                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3885                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2980                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4314                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         2263                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13614                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3885                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2980                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         2263                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13614                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1921881                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    170121722                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1618349                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    120972357                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1946516                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    174097317                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1817992                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     91149524                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    563645658                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1921881                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    170121722                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1618349                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    120972357                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1946516                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    174097317                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1817992                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     91149524                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    563645658                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1921881                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    170121722                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1618349                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    120972357                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1946516                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    174097317                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1817992                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     91149524                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    563645658                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.377845                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.934783                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.526967                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.914894                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.573976                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.499890                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.483417                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.376089                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.934783                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.524833                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.914894                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.569204                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.494213                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.480246                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.376089                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.934783                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.524833                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.914894                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.569204                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.494213                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.480246                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 43679.113636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 43789.375032                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 37636.023256                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40594.750671                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 45267.813953                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40356.355355                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 43285.523810                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 40278.181175                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41401.914059                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 43679.113636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 43789.375032                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 37636.023256                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40594.750671                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 45267.813953                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 40356.355355                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 43285.523810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 40278.181175                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41401.914059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 43679.113636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 43789.375032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 37636.023256                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40594.750671                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 45267.813953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 40356.355355                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 43285.523810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 40278.181175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41401.914059                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               579.320735                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001645546                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1709292.740614                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.741187                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.579548                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.065290                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.863108                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.928399                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1636852                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1636852                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1636852                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1636852                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1636852                       # number of overall hits
system.cpu0.icache.overall_hits::total        1636852                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3295239                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3295239                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3295239                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3295239                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3295239                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3295239                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1636911                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1636911                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1636911                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1636911                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1636911                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1636911                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 55851.508475                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55851.508475                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 55851.508475                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55851.508475                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 55851.508475                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55851.508475                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2542052                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2542052                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2542052                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2542052                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2542052                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2542052                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 56490.044444                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 56490.044444                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 56490.044444                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 56490.044444                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 56490.044444                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 56490.044444                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10330                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174378856                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10586                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16472.591725                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.138208                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.861792                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898977                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101023                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1134053                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1134053                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778481                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778481                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1793                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1793                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1623                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1623                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1912534                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1912534                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1912534                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1912534                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37302                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37302                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          164                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          164                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37466                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37466                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37466                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37466                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1343913873                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1343913873                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5049220                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5049220                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1348963093                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1348963093                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1348963093                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1348963093                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1171355                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1171355                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1950000                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1950000                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1950000                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1950000                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031845                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031845                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000211                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000211                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019213                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019213                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019213                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019213                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 36027.930754                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 36027.930754                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 30787.926829                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30787.926829                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 36004.993674                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 36004.993674                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 36004.993674                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 36004.993674                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          935                       # number of writebacks
system.cpu0.dcache.writebacks::total              935                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27020                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27020                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          116                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27136                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27136                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27136                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27136                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10282                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10282                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10330                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10330                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10330                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10330                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    259518024                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    259518024                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1071983                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1071983                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    260590007                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    260590007                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    260590007                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    260590007                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008778                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008778                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005297                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005297                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005297                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005297                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 25240.033457                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25240.033457                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22332.979167                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22332.979167                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25226.525363                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25226.525363                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25226.525363                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25226.525363                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     3                       # number of replacements
system.cpu1.icache.tagsinuse               558.142699                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913288055                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   564                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1619305.062057                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.925562                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   515.217137                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.068791                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.825668                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.894459                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1846746                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1846746                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1846746                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1846746                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1846746                       # number of overall hits
system.cpu1.icache.overall_hits::total        1846746                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           55                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           55                       # number of overall misses
system.cpu1.icache.overall_misses::total           55                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2650940                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2650940                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2650940                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2650940                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2650940                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2650940                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1846801                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1846801                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1846801                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1846801                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1846801                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1846801                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 48198.909091                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48198.909091                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 48198.909091                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48198.909091                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 48198.909091                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48198.909091                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2221856                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2221856                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2221856                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2221856                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2221856                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2221856                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 48301.217391                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 48301.217391                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 48301.217391                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 48301.217391                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 48301.217391                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 48301.217391                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5678                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206887580                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5934                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34864.775868                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   204.402968                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    51.597032                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.798449                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.201551                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2200545                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2200545                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       476227                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        476227                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1233                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1233                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1109                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1109                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2676772                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2676772                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2676772                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2676772                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        19964                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        19964                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           68                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        20032                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         20032                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        20032                       # number of overall misses
system.cpu1.dcache.overall_misses::total        20032                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    897946563                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    897946563                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2298448                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2298448                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    900245011                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    900245011                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    900245011                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    900245011                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2220509                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2220509                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       476295                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       476295                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1233                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1233                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1109                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1109                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2696804                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2696804                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2696804                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2696804                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008991                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008991                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000143                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000143                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007428                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007428                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007428                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007428                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 44978.289070                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 44978.289070                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 33800.705882                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 33800.705882                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 44940.345996                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44940.345996                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 44940.345996                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 44940.345996                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          638                       # number of writebacks
system.cpu1.dcache.writebacks::total              638                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        14309                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        14309                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           45                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        14354                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        14354                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        14354                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        14354                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5655                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5655                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           23                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5678                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5678                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5678                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5678                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    169970251                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    169970251                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       525334                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       525334                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    170495585                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    170495585                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    170495585                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    170495585                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000048                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002105                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002105                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002105                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002105                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 30056.631477                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 30056.631477                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22840.608696                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22840.608696                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 30027.401374                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 30027.401374                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 30027.401374                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 30027.401374                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               514.560107                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006658711                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1939612.159923                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    42.560107                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          472                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.068205                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.756410                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.824616                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1614465                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1614465                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1614465                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1614465                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1614465                       # number of overall hits
system.cpu2.icache.overall_hits::total        1614465                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           56                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           56                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           56                       # number of overall misses
system.cpu2.icache.overall_misses::total           56                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3459131                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3459131                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3459131                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3459131                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3459131                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3459131                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1614521                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1614521                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1614521                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1614521                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1614521                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1614521                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 61770.196429                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 61770.196429                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 61770.196429                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 61770.196429                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 61770.196429                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 61770.196429                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           47                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           47                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           47                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2778582                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2778582                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2778582                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2778582                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2778582                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2778582                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 59118.765957                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 59118.765957                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 59118.765957                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 59118.765957                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 59118.765957                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 59118.765957                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7579                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165340954                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7835                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              21102.865858                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   227.074047                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    28.925953                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.887008                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.112992                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1082363                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1082363                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       699028                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        699028                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2367                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2367                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1678                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1678                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1781391                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1781391                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1781391                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1781391                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        15290                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        15290                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          242                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          242                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        15532                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         15532                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        15532                       # number of overall misses
system.cpu2.dcache.overall_misses::total        15532                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    641092195                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    641092195                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     10092495                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     10092495                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    651184690                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    651184690                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    651184690                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    651184690                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1097653                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1097653                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       699270                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       699270                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1678                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1678                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1796923                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1796923                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1796923                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1796923                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.013930                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.013930                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000346                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000346                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008644                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008644                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008644                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008644                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 41928.855134                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 41928.855134                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 41704.524793                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 41704.524793                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 41925.359902                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 41925.359902                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 41925.359902                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 41925.359902                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          831                       # number of writebacks
system.cpu2.dcache.writebacks::total              831                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         7774                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         7774                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          179                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          179                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         7953                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         7953                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         7953                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         7953                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7516                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7516                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           63                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           63                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7579                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7579                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7579                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7579                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    243064594                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    243064594                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1771596                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1771596                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    244836190                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    244836190                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    244836190                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    244836190                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006847                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006847                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004218                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004218                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004218                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004218                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 32339.621341                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 32339.621341                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 28120.571429                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 28120.571429                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 32304.550732                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 32304.550732                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 32304.550732                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 32304.550732                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               500.219685                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004687317                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1985548.057312                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.219685                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          462                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.061249                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.740385                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.801634                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1638754                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1638754                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1638754                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1638754                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1638754                       # number of overall hits
system.cpu3.icache.overall_hits::total        1638754                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           52                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           52                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           52                       # number of overall misses
system.cpu3.icache.overall_misses::total           52                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3117220                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3117220                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3117220                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3117220                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3117220                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3117220                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1638806                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1638806                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1638806                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1638806                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1638806                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1638806                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000032                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000032                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 59946.538462                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59946.538462                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 59946.538462                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59946.538462                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 59946.538462                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59946.538462                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           44                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           44                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2624804                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2624804                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2624804                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2624804                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2624804                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2624804                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 59654.636364                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 59654.636364                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 59654.636364                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 59654.636364                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 59654.636364                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 59654.636364                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4579                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               153829587                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4835                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              31815.840124                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.720008                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.279992                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.885625                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.114375                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1101102                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1101102                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       718609                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        718609                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1742                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1742                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1740                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1740                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1819711                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1819711                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1819711                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1819711                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        11849                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        11849                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          164                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          164                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12013                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12013                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12013                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12013                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    506743768                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    506743768                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      5739037                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      5739037                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    512482805                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    512482805                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    512482805                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    512482805                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1112951                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1112951                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       718773                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       718773                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1740                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1740                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1831724                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1831724                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1831724                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1831724                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010646                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010646                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000228                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000228                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.006558                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.006558                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.006558                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.006558                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 42766.796185                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 42766.796185                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 34994.128049                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 34994.128049                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 42660.684675                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 42660.684675                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 42660.684675                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 42660.684675                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          950                       # number of writebacks
system.cpu3.dcache.writebacks::total              950                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7322                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7322                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          112                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          112                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         7434                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         7434                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         7434                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         7434                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4527                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4527                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           52                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4579                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4579                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4579                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4579                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    131970005                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    131970005                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1289013                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1289013                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    133259018                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    133259018                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    133259018                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    133259018                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004068                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004068                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002500                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002500                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002500                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002500                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 29151.757234                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 29151.757234                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 24788.711538                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 24788.711538                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 29102.209653                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 29102.209653                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 29102.209653                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 29102.209653                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
