#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14d705570 .scope module, "uart_tb" "uart_tb" 2 3;
 .timescale -9 -12;
P_0x14d705a60 .param/l "BAUD_RATE" 1 2 21, +C4<00000000000000011100001000000000>;
P_0x14d705aa0 .param/l "CLK_FREQ" 1 2 20, +C4<00000010111110101111000010000000>;
v0x14d7395e0_0 .var "clk", 0 0;
v0x14d7396c0_0 .var "reset", 0 0;
v0x14d739790_0 .net "rx_data", 7 0, v0x14d738410_0;  1 drivers
v0x14d739820_0 .net "rx_error", 0 0, v0x14d7384a0_0;  1 drivers
v0x14d7398b0_0 .net "rx_ready", 0 0, v0x14d738540_0;  1 drivers
v0x14d739980_0 .var "rx_serial", 0 0;
v0x14d739a30_0 .net "tx_busy", 0 0, v0x14d739080_0;  1 drivers
v0x14d739ae0_0 .var "tx_data", 7 0;
v0x14d739b90_0 .net "tx_serial", 0 0, v0x14d7391d0_0;  1 drivers
v0x14d739cc0_0 .var "tx_start", 0 0;
E_0x14d716a60 .event anyedge, v0x14d7391d0_0;
S_0x14d7056e0 .scope task, "send_byte" "send_byte" 2 82, 2 82 0, S_0x14d705570;
 .timescale -9 -12;
v0x14d706910_0 .var "data", 7 0;
E_0x14d706430 .event posedge, v0x14d738220_0;
E_0x14d706110 .event anyedge, v0x14d739080_0;
TD_uart_tb.send_byte ;
T_0.0 ;
    %load/vec4 v0x14d739a30_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_0x14d706110;
    %jmp T_0.0;
T_0.1 ;
    %wait E_0x14d706430;
    %load/vec4 v0x14d706910_0;
    %store/vec4 v0x14d739ae0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14d739cc0_0, 0, 1;
    %wait E_0x14d706430;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d739cc0_0, 0, 1;
    %end;
S_0x14d737b00 .scope module, "uut_rx" "uart_rx" 2 40, 3 1 0, S_0x14d705570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rx_serial";
    .port_info 3 /OUTPUT 8 "rx_data";
    .port_info 4 /OUTPUT 1 "rx_ready";
    .port_info 5 /OUTPUT 1 "rx_error";
P_0x14d737cd0 .param/l "BAUD_DIV" 1 3 15, +C4<00000000000000000000000110110010>;
P_0x14d737d10 .param/l "BAUD_RATE" 0 3 4, +C4<00000000000000011100001000000000>;
P_0x14d737d50 .param/l "CLK_FREQ" 0 3 3, +C4<00000010111110101111000010000000>;
P_0x14d737d90 .param/l "HALF_BAUD" 1 3 16, +C4<00000000000000000000000011011001>;
v0x14d7380c0_0 .var "baud_counter", 15 0;
v0x14d738180_0 .var "bit_index", 3 0;
v0x14d738220_0 .net "clk", 0 0, v0x14d7395e0_0;  1 drivers
v0x14d7382b0_0 .var "data_shift", 7 0;
v0x14d738340_0 .net "reset", 0 0, v0x14d7396c0_0;  1 drivers
v0x14d738410_0 .var "rx_data", 7 0;
v0x14d7384a0_0 .var "rx_error", 0 0;
v0x14d738540_0 .var "rx_ready", 0 0;
v0x14d7385e0_0 .net "rx_serial", 0 0, v0x14d739980_0;  1 drivers
v0x14d7386f0_0 .var "state", 1 0;
E_0x14d738070 .event posedge, v0x14d738340_0, v0x14d738220_0;
S_0x14d738820 .scope module, "uut_tx" "uart_tx" 2 27, 4 1 0, S_0x14d705570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "tx_start";
    .port_info 3 /INPUT 8 "tx_data";
    .port_info 4 /OUTPUT 1 "tx_busy";
    .port_info 5 /OUTPUT 1 "tx_serial";
P_0x14d7389e0 .param/l "BAUD_DIV" 1 4 15, +C4<00000000000000000000000110110010>;
P_0x14d738a20 .param/l "BAUD_RATE" 0 4 4, +C4<00000000000000011100001000000000>;
P_0x14d738a60 .param/l "CLK_FREQ" 0 4 3, +C4<00000010111110101111000010000000>;
v0x14d738cc0_0 .var "baud_counter", 15 0;
v0x14d738d60_0 .var "bit_index", 3 0;
v0x14d738e00_0 .net "clk", 0 0, v0x14d7395e0_0;  alias, 1 drivers
v0x14d738e90_0 .net "reset", 0 0, v0x14d7396c0_0;  alias, 1 drivers
v0x14d738f20_0 .var "shift_reg", 9 0;
v0x14d738ff0_0 .var "state", 1 0;
v0x14d739080_0 .var "tx_busy", 0 0;
v0x14d739120_0 .net "tx_data", 7 0, v0x14d739ae0_0;  1 drivers
v0x14d7391d0_0 .var "tx_serial", 0 0;
v0x14d7392e0_0 .net "tx_start", 0 0, v0x14d739cc0_0;  1 drivers
S_0x14d739400 .scope task, "wait_rx_ready" "wait_rx_ready" 2 94, 2 94 0, S_0x14d705570;
 .timescale -9 -12;
E_0x14d738fb0 .event anyedge, v0x14d738540_0;
TD_uart_tb.wait_rx_ready ;
T_1.2 ;
    %load/vec4 v0x14d7398b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.3, 6;
    %wait E_0x14d738fb0;
    %jmp T_1.2;
T_1.3 ;
    %wait E_0x14d706430;
    %load/vec4 v0x14d739820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %vpi_call 2 99 "$display", "RX Error detected for data %h", v0x14d739790_0 {0 0 0};
    %jmp T_1.5;
T_1.4 ;
    %vpi_call 2 101 "$display", "Received byte: %h", v0x14d739790_0 {0 0 0};
T_1.5 ;
    %end;
    .scope S_0x14d738820;
T_2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x14d738cc0_0, 0, 16;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14d738d60_0, 0, 4;
    %pushi/vec4 1023, 0, 10;
    %store/vec4 v0x14d738f20_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14d738ff0_0, 0, 2;
    %end;
    .thread T_2;
    .scope S_0x14d738820;
T_3 ;
    %wait E_0x14d738070;
    %load/vec4 v0x14d738e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14d7391d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14d739080_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14d738cc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14d738d60_0, 0;
    %pushi/vec4 1023, 0, 10;
    %assign/vec4 v0x14d738f20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14d738ff0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x14d738ff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14d7391d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14d739080_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14d738cc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14d738d60_0, 0;
    %load/vec4 v0x14d7392e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x14d739120_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x14d738f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14d739080_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x14d738ff0_0, 0;
T_3.7 ;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x14d738cc0_0;
    %pad/u 32;
    %cmpi/e 433, 0, 32;
    %jmp/0xz  T_3.9, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14d738cc0_0, 0;
    %load/vec4 v0x14d738f20_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x14d7391d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x14d738f20_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x14d738f20_0, 0;
    %load/vec4 v0x14d738d60_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x14d738d60_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x14d738ff0_0, 0;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v0x14d738cc0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x14d738cc0_0, 0;
T_3.10 ;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x14d738cc0_0;
    %pad/u 32;
    %cmpi/e 433, 0, 32;
    %jmp/0xz  T_3.11, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14d738cc0_0, 0;
    %load/vec4 v0x14d738f20_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x14d7391d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x14d738f20_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x14d738f20_0, 0;
    %load/vec4 v0x14d738d60_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x14d738d60_0, 0;
    %load/vec4 v0x14d738d60_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_3.13, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x14d738ff0_0, 0;
T_3.13 ;
    %jmp T_3.12;
T_3.11 ;
    %load/vec4 v0x14d738cc0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x14d738cc0_0, 0;
T_3.12 ;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x14d738cc0_0;
    %pad/u 32;
    %cmpi/e 433, 0, 32;
    %jmp/0xz  T_3.15, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14d738cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14d7391d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14d739080_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14d738ff0_0, 0;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v0x14d738cc0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x14d738cc0_0, 0;
T_3.16 ;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14d737b00;
T_4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14d7386f0_0, 0, 2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x14d7380c0_0, 0, 16;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14d738180_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x14d7382b0_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_0x14d737b00;
T_5 ;
    %wait E_0x14d738070;
    %load/vec4 v0x14d738340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14d7386f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14d7380c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14d738180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14d738540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14d7384a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14d738410_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14d7382b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14d738540_0, 0;
    %load/vec4 v0x14d7386f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14d7384a0_0, 0;
    %load/vec4 v0x14d7385e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.7, 4;
    %pushi/vec4 217, 0, 16;
    %assign/vec4 v0x14d7380c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x14d7386f0_0, 0;
T_5.7 ;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x14d7380c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.9, 4;
    %load/vec4 v0x14d7385e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.11, 4;
    %pushi/vec4 433, 0, 16;
    %assign/vec4 v0x14d7380c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14d738180_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x14d7386f0_0, 0;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14d7386f0_0, 0;
T_5.12 ;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x14d7380c0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x14d7380c0_0, 0;
T_5.10 ;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x14d7380c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.13, 4;
    %load/vec4 v0x14d7385e0_0;
    %load/vec4 v0x14d7382b0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x14d7382b0_0, 0;
    %pushi/vec4 433, 0, 16;
    %assign/vec4 v0x14d7380c0_0, 0;
    %load/vec4 v0x14d738180_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_5.15, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x14d7386f0_0, 0;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v0x14d738180_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x14d738180_0, 0;
T_5.16 ;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0x14d7380c0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x14d7380c0_0, 0;
T_5.14 ;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x14d7380c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.17, 4;
    %load/vec4 v0x14d7385e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.19, 4;
    %load/vec4 v0x14d7382b0_0;
    %assign/vec4 v0x14d738410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14d738540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14d7384a0_0, 0;
    %jmp T_5.20;
T_5.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14d7384a0_0, 0;
T_5.20 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14d7386f0_0, 0;
    %jmp T_5.18;
T_5.17 ;
    %load/vec4 v0x14d7380c0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x14d7380c0_0, 0;
T_5.18 ;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14d705570;
T_6 ;
    %wait E_0x14d716a60;
    %load/vec4 v0x14d739b90_0;
    %store/vec4 v0x14d739980_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x14d705570;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d7395e0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x14d705570;
T_8 ;
    %delay 10000, 0;
    %load/vec4 v0x14d7395e0_0;
    %inv;
    %store/vec4 v0x14d7395e0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x14d705570;
T_9 ;
    %vpi_call 2 58 "$dumpfile", "uart.vcd" {0 0 0};
    %vpi_call 2 59 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14d705570 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14d7396c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d739cc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x14d739ae0_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d7396c0_0, 0, 1;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x14d706910_0, 0, 8;
    %fork TD_uart_tb.send_byte, S_0x14d7056e0;
    %join;
    %fork TD_uart_tb.wait_rx_ready, S_0x14d739400;
    %join;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0x14d706910_0, 0, 8;
    %fork TD_uart_tb.send_byte, S_0x14d7056e0;
    %join;
    %fork TD_uart_tb.wait_rx_ready, S_0x14d739400;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x14d706910_0, 0, 8;
    %fork TD_uart_tb.send_byte, S_0x14d7056e0;
    %join;
    %fork TD_uart_tb.wait_rx_ready, S_0x14d739400;
    %join;
    %delay 1000000, 0;
    %vpi_call 2 78 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "uart_tb.v";
    "uart_rx.v";
    "uart_tx.v";
