                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ANSI-C Compiler
                                      3 ; Version 3.4.0 #8981 (Apr  5 2014) (MINGW32)
                                      4 ; This file was generated Sun Jul 20 08:44:54 2014
                                      5 ;--------------------------------------------------------
                                      6 	.module w2_master_write_to
                                      7 	.optsdcc -mmcs51 --model-large
                                      8 	
                                      9 ;--------------------------------------------------------
                                     10 ; Public variables in this module
                                     11 ;--------------------------------------------------------
                                     12 	.globl _w2_master_write_control_bytes
                                     13 	.globl _w2_master_tx_byte
                                     14 	.globl _FSR_SB_ENDBG
                                     15 	.globl _FSR_SB_STP
                                     16 	.globl _FSR_SB_WEN
                                     17 	.globl _FSR_SB_RDYN
                                     18 	.globl _FSR_SB_INFEN
                                     19 	.globl _FSR_SB_RDISMB
                                     20 	.globl _RFCON_SB_RFCKEN
                                     21 	.globl _RFCON_SB_RFCSN
                                     22 	.globl _RFCON_SB_RFCE
                                     23 	.globl _ADCON_SB_BD
                                     24 	.globl _PSW_SB_P
                                     25 	.globl _PSW_SB_F1
                                     26 	.globl _PSW_SB_OV
                                     27 	.globl _PSW_SB_RS0
                                     28 	.globl _PSW_SB_RS1
                                     29 	.globl _PSW_SB_F0
                                     30 	.globl _PSW_SB_AC
                                     31 	.globl _PSW_SB_CY
                                     32 	.globl _T2CON_SB_T2PS
                                     33 	.globl _T2CON_SB_I3FR
                                     34 	.globl _T2CON_SB_I2FR
                                     35 	.globl _T2CON_SB_T2R1
                                     36 	.globl _T2CON_SB_T2R0
                                     37 	.globl _T2CON_SB_T2CM
                                     38 	.globl _T2CON_SB_T2I1
                                     39 	.globl _T2CON_SB_T2I0
                                     40 	.globl _IRCON_SB_EXF2
                                     41 	.globl _IRCON_SB_TF2
                                     42 	.globl _IRCON_SB_TICK
                                     43 	.globl _IRCON_SB_MISCIRQ
                                     44 	.globl _IRCON_SB_WUOPIRQ
                                     45 	.globl _IRCON_SB_SPI_2WIRE
                                     46 	.globl _IRCON_SB_RFIRQ
                                     47 	.globl _IRCON_SB_RFRDY
                                     48 	.globl _IEN1_SB_T2EXTRLD
                                     49 	.globl _IEN1_SB_TICK
                                     50 	.globl _IEN1_SB_MISCIRQ
                                     51 	.globl _IEN1_SB_WUOPIRQ
                                     52 	.globl _IEN1_SB_SPI_2WIRE
                                     53 	.globl _IEN1_SB_RFIRQ
                                     54 	.globl _IEN1_SB_RFRDY
                                     55 	.globl _P3_SB_D7
                                     56 	.globl _P3_SB_D6
                                     57 	.globl _P3_SB_D5
                                     58 	.globl _P3_SB_D4
                                     59 	.globl _P3_SB_D3
                                     60 	.globl _P3_SB_D2
                                     61 	.globl _P3_SB_D1
                                     62 	.globl _P3_SB_D0
                                     63 	.globl _IEN0_SB_GLOBAL
                                     64 	.globl _IEN0_SB_T2
                                     65 	.globl _IEN0_SB_UART
                                     66 	.globl _IEN0_SB_T1
                                     67 	.globl _IEN0_SB_POFIRQ
                                     68 	.globl _IEN0_SB_T0
                                     69 	.globl _IEN0_SB_IFP
                                     70 	.globl _P2_SB_D7
                                     71 	.globl _P2_SB_D6
                                     72 	.globl _P2_SB_D5
                                     73 	.globl _P2_SB_D4
                                     74 	.globl _P2_SB_D3
                                     75 	.globl _P2_SB_D2
                                     76 	.globl _P2_SB_D1
                                     77 	.globl _P2_SB_D0
                                     78 	.globl _S0CON_SB_SM0
                                     79 	.globl _S0CON_SB_SM1
                                     80 	.globl _S0CON_SB_SM20
                                     81 	.globl _S0CON_SB_REN0
                                     82 	.globl _S0CON_SB_TB80
                                     83 	.globl _S0CON_SB_RB80
                                     84 	.globl _S0CON_SB_TI0
                                     85 	.globl _S0CON_SB_RI0
                                     86 	.globl _P1_SB_D7
                                     87 	.globl _P1_SB_D6
                                     88 	.globl _P1_SB_D5
                                     89 	.globl _P1_SB_D4
                                     90 	.globl _P1_SB_D3
                                     91 	.globl _P1_SB_D2
                                     92 	.globl _P1_SB_D1
                                     93 	.globl _P1_SB_D0
                                     94 	.globl _TCON_SB_TF1
                                     95 	.globl _TCON_SB_TR1
                                     96 	.globl _TCON_SB_TF0
                                     97 	.globl _TCON_SB_TR0
                                     98 	.globl _TCON_SB_IE1
                                     99 	.globl _TCON_SB_IT1
                                    100 	.globl _TCON_SB_IE0
                                    101 	.globl _TCON_SB_IT0
                                    102 	.globl _P0_SB_D7
                                    103 	.globl _P0_SB_D6
                                    104 	.globl _P0_SB_D5
                                    105 	.globl _P0_SB_D4
                                    106 	.globl _P0_SB_D3
                                    107 	.globl _P0_SB_D2
                                    108 	.globl _P0_SB_D1
                                    109 	.globl _P0_SB_D0
                                    110 	.globl _ADCDAT
                                    111 	.globl _S0REL
                                    112 	.globl _T2
                                    113 	.globl _T1
                                    114 	.globl _T0
                                    115 	.globl _CRC
                                    116 	.globl _CC3
                                    117 	.globl _CC2
                                    118 	.globl _CC1
                                    119 	.globl _SPIMDAT
                                    120 	.globl _SPIMSTAT
                                    121 	.globl _SPIMCON1
                                    122 	.globl _SPIMCON0
                                    123 	.globl _FCR
                                    124 	.globl _FPCR
                                    125 	.globl _FSR
                                    126 	.globl _B
                                    127 	.globl _ARCON
                                    128 	.globl _MD5
                                    129 	.globl _MD4
                                    130 	.globl _MD3
                                    131 	.globl _MD2
                                    132 	.globl _MD1
                                    133 	.globl _MD0
                                    134 	.globl _RFCON
                                    135 	.globl _SPIRDAT
                                    136 	.globl _SPIRSTAT
                                    137 	.globl _SPIRCON1
                                    138 	.globl _SPIRCON0
                                    139 	.globl _W2CON0
                                    140 	.globl _W2CON1
                                    141 	.globl _ACC
                                    142 	.globl _CCPDATO
                                    143 	.globl _CCPDATIB
                                    144 	.globl _CCPDATIA
                                    145 	.globl _POFCON
                                    146 	.globl _COMPCON
                                    147 	.globl _W2DAT
                                    148 	.globl _W2SADR
                                    149 	.globl _ADCON
                                    150 	.globl _RNGDAT
                                    151 	.globl _RNGCTL
                                    152 	.globl _ADCDATL
                                    153 	.globl _ADCDATH
                                    154 	.globl _ADCCON1
                                    155 	.globl _ADCCON2
                                    156 	.globl _ADCCON3
                                    157 	.globl _PSW
                                    158 	.globl _WUOPC0
                                    159 	.globl _WUOPC1
                                    160 	.globl _TH2
                                    161 	.globl _TL2
                                    162 	.globl _CRCH
                                    163 	.globl _CRCL
                                    164 	.globl __XPAGE
                                    165 	.globl _MPAGE
                                    166 	.globl _T2CON
                                    167 	.globl _CCH3
                                    168 	.globl _CCL3
                                    169 	.globl _CCH2
                                    170 	.globl _CCL2
                                    171 	.globl _CCH1
                                    172 	.globl _CCL1
                                    173 	.globl _CCEN
                                    174 	.globl _IRCON
                                    175 	.globl _SPISDAT
                                    176 	.globl _SPISSTAT
                                    177 	.globl _SPISCON1
                                    178 	.globl _SPISCON0
                                    179 	.globl _S0RELH
                                    180 	.globl _IP1
                                    181 	.globl _IEN1
                                    182 	.globl _SPISRDSZ
                                    183 	.globl _RTC2CPT00
                                    184 	.globl _RTC2CMP1
                                    185 	.globl _RTC2CMP0
                                    186 	.globl _RTC2CON
                                    187 	.globl _PWMCON
                                    188 	.globl _RSTREAS
                                    189 	.globl _P3
                                    190 	.globl _WDSV
                                    191 	.globl _OPMCON
                                    192 	.globl _CLKLFCTRL
                                    193 	.globl _RTC2CPT10
                                    194 	.globl _RTC2CPT01
                                    195 	.globl _S0RELL
                                    196 	.globl _IP0
                                    197 	.globl _IEN0
                                    198 	.globl _MEMCON
                                    199 	.globl _INTEXP
                                    200 	.globl _WUCON
                                    201 	.globl _PWRDWN
                                    202 	.globl _CLKCTRL
                                    203 	.globl _PWMDC1
                                    204 	.globl _PWMDC0
                                    205 	.globl _P2
                                    206 	.globl _P1CON
                                    207 	.globl _P0CON
                                    208 	.globl _S0BUF
                                    209 	.globl _S0CON
                                    210 	.globl _P2CON
                                    211 	.globl _P3DIR
                                    212 	.globl _P2DIR
                                    213 	.globl _P1DIR
                                    214 	.globl _P0DIR
                                    215 	.globl _DPS
                                    216 	.globl _P1
                                    217 	.globl _P3CON
                                    218 	.globl _TH1
                                    219 	.globl _TH0
                                    220 	.globl _TL1
                                    221 	.globl _TL0
                                    222 	.globl _TMOD
                                    223 	.globl _TCON
                                    224 	.globl _PCON
                                    225 	.globl _DPH1
                                    226 	.globl _DPL1
                                    227 	.globl _DPH
                                    228 	.globl _DPL
                                    229 	.globl _SP
                                    230 	.globl _P0
                                    231 	.globl _w2_master_write_to_PARM_5
                                    232 	.globl _w2_master_write_to_PARM_4
                                    233 	.globl _w2_master_write_to_PARM_3
                                    234 	.globl _w2_master_write_to_PARM_2
                                    235 	.globl _w2_master_write_to
                                    236 ;--------------------------------------------------------
                                    237 ; special function registers
                                    238 ;--------------------------------------------------------
                                    239 	.area RSEG    (ABS,DATA)
      000000                        240 	.org 0x0000
                           000080   241 _P0	=	0x0080
                           000081   242 _SP	=	0x0081
                           000082   243 _DPL	=	0x0082
                           000083   244 _DPH	=	0x0083
                           000084   245 _DPL1	=	0x0084
                           000085   246 _DPH1	=	0x0085
                           000087   247 _PCON	=	0x0087
                           000088   248 _TCON	=	0x0088
                           000089   249 _TMOD	=	0x0089
                           00008A   250 _TL0	=	0x008a
                           00008B   251 _TL1	=	0x008b
                           00008C   252 _TH0	=	0x008c
                           00008D   253 _TH1	=	0x008d
                           00008F   254 _P3CON	=	0x008f
                           000090   255 _P1	=	0x0090
                           000092   256 _DPS	=	0x0092
                           000093   257 _P0DIR	=	0x0093
                           000094   258 _P1DIR	=	0x0094
                           000095   259 _P2DIR	=	0x0095
                           000096   260 _P3DIR	=	0x0096
                           000097   261 _P2CON	=	0x0097
                           000098   262 _S0CON	=	0x0098
                           000099   263 _S0BUF	=	0x0099
                           00009E   264 _P0CON	=	0x009e
                           00009F   265 _P1CON	=	0x009f
                           0000A0   266 _P2	=	0x00a0
                           0000A1   267 _PWMDC0	=	0x00a1
                           0000A2   268 _PWMDC1	=	0x00a2
                           0000A3   269 _CLKCTRL	=	0x00a3
                           0000A4   270 _PWRDWN	=	0x00a4
                           0000A5   271 _WUCON	=	0x00a5
                           0000A6   272 _INTEXP	=	0x00a6
                           0000A7   273 _MEMCON	=	0x00a7
                           0000A8   274 _IEN0	=	0x00a8
                           0000A9   275 _IP0	=	0x00a9
                           0000AA   276 _S0RELL	=	0x00aa
                           0000AB   277 _RTC2CPT01	=	0x00ab
                           0000AC   278 _RTC2CPT10	=	0x00ac
                           0000AD   279 _CLKLFCTRL	=	0x00ad
                           0000AE   280 _OPMCON	=	0x00ae
                           0000AF   281 _WDSV	=	0x00af
                           0000B0   282 _P3	=	0x00b0
                           0000B1   283 _RSTREAS	=	0x00b1
                           0000B2   284 _PWMCON	=	0x00b2
                           0000B3   285 _RTC2CON	=	0x00b3
                           0000B4   286 _RTC2CMP0	=	0x00b4
                           0000B5   287 _RTC2CMP1	=	0x00b5
                           0000B6   288 _RTC2CPT00	=	0x00b6
                           0000B7   289 _SPISRDSZ	=	0x00b7
                           0000B8   290 _IEN1	=	0x00b8
                           0000B9   291 _IP1	=	0x00b9
                           0000BA   292 _S0RELH	=	0x00ba
                           0000BC   293 _SPISCON0	=	0x00bc
                           0000BD   294 _SPISCON1	=	0x00bd
                           0000BE   295 _SPISSTAT	=	0x00be
                           0000BF   296 _SPISDAT	=	0x00bf
                           0000C0   297 _IRCON	=	0x00c0
                           0000C1   298 _CCEN	=	0x00c1
                           0000C2   299 _CCL1	=	0x00c2
                           0000C3   300 _CCH1	=	0x00c3
                           0000C4   301 _CCL2	=	0x00c4
                           0000C5   302 _CCH2	=	0x00c5
                           0000C6   303 _CCL3	=	0x00c6
                           0000C7   304 _CCH3	=	0x00c7
                           0000C8   305 _T2CON	=	0x00c8
                           0000C9   306 _MPAGE	=	0x00c9
                           0000C9   307 __XPAGE	=	0x00c9
                           0000CA   308 _CRCL	=	0x00ca
                           0000CB   309 _CRCH	=	0x00cb
                           0000CC   310 _TL2	=	0x00cc
                           0000CD   311 _TH2	=	0x00cd
                           0000CE   312 _WUOPC1	=	0x00ce
                           0000CF   313 _WUOPC0	=	0x00cf
                           0000D0   314 _PSW	=	0x00d0
                           0000D1   315 _ADCCON3	=	0x00d1
                           0000D2   316 _ADCCON2	=	0x00d2
                           0000D3   317 _ADCCON1	=	0x00d3
                           0000D4   318 _ADCDATH	=	0x00d4
                           0000D5   319 _ADCDATL	=	0x00d5
                           0000D6   320 _RNGCTL	=	0x00d6
                           0000D7   321 _RNGDAT	=	0x00d7
                           0000D8   322 _ADCON	=	0x00d8
                           0000D9   323 _W2SADR	=	0x00d9
                           0000DA   324 _W2DAT	=	0x00da
                           0000DB   325 _COMPCON	=	0x00db
                           0000DC   326 _POFCON	=	0x00dc
                           0000DD   327 _CCPDATIA	=	0x00dd
                           0000DE   328 _CCPDATIB	=	0x00de
                           0000DF   329 _CCPDATO	=	0x00df
                           0000E0   330 _ACC	=	0x00e0
                           0000E1   331 _W2CON1	=	0x00e1
                           0000E2   332 _W2CON0	=	0x00e2
                           0000E4   333 _SPIRCON0	=	0x00e4
                           0000E5   334 _SPIRCON1	=	0x00e5
                           0000E6   335 _SPIRSTAT	=	0x00e6
                           0000E7   336 _SPIRDAT	=	0x00e7
                           0000E8   337 _RFCON	=	0x00e8
                           0000E9   338 _MD0	=	0x00e9
                           0000EA   339 _MD1	=	0x00ea
                           0000EB   340 _MD2	=	0x00eb
                           0000EC   341 _MD3	=	0x00ec
                           0000ED   342 _MD4	=	0x00ed
                           0000EE   343 _MD5	=	0x00ee
                           0000EF   344 _ARCON	=	0x00ef
                           0000F0   345 _B	=	0x00f0
                           0000F8   346 _FSR	=	0x00f8
                           0000F9   347 _FPCR	=	0x00f9
                           0000FA   348 _FCR	=	0x00fa
                           0000FC   349 _SPIMCON0	=	0x00fc
                           0000FD   350 _SPIMCON1	=	0x00fd
                           0000FE   351 _SPIMSTAT	=	0x00fe
                           0000FF   352 _SPIMDAT	=	0x00ff
                           00C3C2   353 _CC1	=	0xc3c2
                           00C5C4   354 _CC2	=	0xc5c4
                           00C7C6   355 _CC3	=	0xc7c6
                           00CBCA   356 _CRC	=	0xcbca
                           008C8A   357 _T0	=	0x8c8a
                           008D8B   358 _T1	=	0x8d8b
                           00CDCC   359 _T2	=	0xcdcc
                           00BAAA   360 _S0REL	=	0xbaaa
                           00D4D5   361 _ADCDAT	=	0xd4d5
                                    362 ;--------------------------------------------------------
                                    363 ; special function bits
                                    364 ;--------------------------------------------------------
                                    365 	.area RSEG    (ABS,DATA)
      000000                        366 	.org 0x0000
                           000080   367 _P0_SB_D0	=	0x0080
                           000081   368 _P0_SB_D1	=	0x0081
                           000082   369 _P0_SB_D2	=	0x0082
                           000083   370 _P0_SB_D3	=	0x0083
                           000084   371 _P0_SB_D4	=	0x0084
                           000085   372 _P0_SB_D5	=	0x0085
                           000086   373 _P0_SB_D6	=	0x0086
                           000087   374 _P0_SB_D7	=	0x0087
                           000088   375 _TCON_SB_IT0	=	0x0088
                           000089   376 _TCON_SB_IE0	=	0x0089
                           00008A   377 _TCON_SB_IT1	=	0x008a
                           00008B   378 _TCON_SB_IE1	=	0x008b
                           00008C   379 _TCON_SB_TR0	=	0x008c
                           00008D   380 _TCON_SB_TF0	=	0x008d
                           00008E   381 _TCON_SB_TR1	=	0x008e
                           00008F   382 _TCON_SB_TF1	=	0x008f
                           000090   383 _P1_SB_D0	=	0x0090
                           000091   384 _P1_SB_D1	=	0x0091
                           000092   385 _P1_SB_D2	=	0x0092
                           000093   386 _P1_SB_D3	=	0x0093
                           000094   387 _P1_SB_D4	=	0x0094
                           000095   388 _P1_SB_D5	=	0x0095
                           000096   389 _P1_SB_D6	=	0x0096
                           000097   390 _P1_SB_D7	=	0x0097
                           000098   391 _S0CON_SB_RI0	=	0x0098
                           000099   392 _S0CON_SB_TI0	=	0x0099
                           00009A   393 _S0CON_SB_RB80	=	0x009a
                           00009B   394 _S0CON_SB_TB80	=	0x009b
                           00009C   395 _S0CON_SB_REN0	=	0x009c
                           00009D   396 _S0CON_SB_SM20	=	0x009d
                           00009E   397 _S0CON_SB_SM1	=	0x009e
                           00009F   398 _S0CON_SB_SM0	=	0x009f
                           0000A0   399 _P2_SB_D0	=	0x00a0
                           0000A1   400 _P2_SB_D1	=	0x00a1
                           0000A2   401 _P2_SB_D2	=	0x00a2
                           0000A3   402 _P2_SB_D3	=	0x00a3
                           0000A4   403 _P2_SB_D4	=	0x00a4
                           0000A5   404 _P2_SB_D5	=	0x00a5
                           0000A6   405 _P2_SB_D6	=	0x00a6
                           0000A7   406 _P2_SB_D7	=	0x00a7
                           0000A8   407 _IEN0_SB_IFP	=	0x00a8
                           0000A9   408 _IEN0_SB_T0	=	0x00a9
                           0000AA   409 _IEN0_SB_POFIRQ	=	0x00aa
                           0000AB   410 _IEN0_SB_T1	=	0x00ab
                           0000AC   411 _IEN0_SB_UART	=	0x00ac
                           0000AD   412 _IEN0_SB_T2	=	0x00ad
                           0000AF   413 _IEN0_SB_GLOBAL	=	0x00af
                           0000B0   414 _P3_SB_D0	=	0x00b0
                           0000B1   415 _P3_SB_D1	=	0x00b1
                           0000B2   416 _P3_SB_D2	=	0x00b2
                           0000B3   417 _P3_SB_D3	=	0x00b3
                           0000B4   418 _P3_SB_D4	=	0x00b4
                           0000B5   419 _P3_SB_D5	=	0x00b5
                           0000B6   420 _P3_SB_D6	=	0x00b6
                           0000B7   421 _P3_SB_D7	=	0x00b7
                           0000B8   422 _IEN1_SB_RFRDY	=	0x00b8
                           0000B9   423 _IEN1_SB_RFIRQ	=	0x00b9
                           0000BA   424 _IEN1_SB_SPI_2WIRE	=	0x00ba
                           0000BB   425 _IEN1_SB_WUOPIRQ	=	0x00bb
                           0000BC   426 _IEN1_SB_MISCIRQ	=	0x00bc
                           0000BD   427 _IEN1_SB_TICK	=	0x00bd
                           0000BF   428 _IEN1_SB_T2EXTRLD	=	0x00bf
                           0000C0   429 _IRCON_SB_RFRDY	=	0x00c0
                           0000C1   430 _IRCON_SB_RFIRQ	=	0x00c1
                           0000C2   431 _IRCON_SB_SPI_2WIRE	=	0x00c2
                           0000C3   432 _IRCON_SB_WUOPIRQ	=	0x00c3
                           0000C4   433 _IRCON_SB_MISCIRQ	=	0x00c4
                           0000C5   434 _IRCON_SB_TICK	=	0x00c5
                           0000C6   435 _IRCON_SB_TF2	=	0x00c6
                           0000C7   436 _IRCON_SB_EXF2	=	0x00c7
                           0000C8   437 _T2CON_SB_T2I0	=	0x00c8
                           0000C9   438 _T2CON_SB_T2I1	=	0x00c9
                           0000CA   439 _T2CON_SB_T2CM	=	0x00ca
                           0000CB   440 _T2CON_SB_T2R0	=	0x00cb
                           0000CC   441 _T2CON_SB_T2R1	=	0x00cc
                           0000CD   442 _T2CON_SB_I2FR	=	0x00cd
                           0000CE   443 _T2CON_SB_I3FR	=	0x00ce
                           0000CF   444 _T2CON_SB_T2PS	=	0x00cf
                           0000D7   445 _PSW_SB_CY	=	0x00d7
                           0000D6   446 _PSW_SB_AC	=	0x00d6
                           0000D5   447 _PSW_SB_F0	=	0x00d5
                           0000D4   448 _PSW_SB_RS1	=	0x00d4
                           0000D3   449 _PSW_SB_RS0	=	0x00d3
                           0000D2   450 _PSW_SB_OV	=	0x00d2
                           0000D1   451 _PSW_SB_F1	=	0x00d1
                           0000D0   452 _PSW_SB_P	=	0x00d0
                           0000DF   453 _ADCON_SB_BD	=	0x00df
                           0000E8   454 _RFCON_SB_RFCE	=	0x00e8
                           0000E9   455 _RFCON_SB_RFCSN	=	0x00e9
                           0000EA   456 _RFCON_SB_RFCKEN	=	0x00ea
                           0000FA   457 _FSR_SB_RDISMB	=	0x00fa
                           0000FB   458 _FSR_SB_INFEN	=	0x00fb
                           0000FC   459 _FSR_SB_RDYN	=	0x00fc
                           0000FD   460 _FSR_SB_WEN	=	0x00fd
                           0000FE   461 _FSR_SB_STP	=	0x00fe
                           0000FF   462 _FSR_SB_ENDBG	=	0x00ff
                                    463 ;--------------------------------------------------------
                                    464 ; overlayable register banks
                                    465 ;--------------------------------------------------------
                                    466 	.area REG_BANK_0	(REL,OVR,DATA)
      000000                        467 	.ds 8
                                    468 ;--------------------------------------------------------
                                    469 ; internal ram data
                                    470 ;--------------------------------------------------------
                                    471 	.area DSEG    (DATA)
      000000                        472 _w2_master_write_to_sloc0_1_0:
      000000                        473 	.ds 4
      000004                        474 _w2_master_write_to_sloc1_1_0:
      000004                        475 	.ds 3
                                    476 ;--------------------------------------------------------
                                    477 ; overlayable items in internal ram 
                                    478 ;--------------------------------------------------------
                                    479 ;--------------------------------------------------------
                                    480 ; indirectly addressable internal ram data
                                    481 ;--------------------------------------------------------
                                    482 	.area ISEG    (DATA)
                                    483 ;--------------------------------------------------------
                                    484 ; absolute internal ram data
                                    485 ;--------------------------------------------------------
                                    486 	.area IABS    (ABS,DATA)
                                    487 	.area IABS    (ABS,DATA)
                                    488 ;--------------------------------------------------------
                                    489 ; bit data
                                    490 ;--------------------------------------------------------
                                    491 	.area BSEG    (BIT)
                                    492 ;--------------------------------------------------------
                                    493 ; paged external ram data
                                    494 ;--------------------------------------------------------
                                    495 	.area PSEG    (PAG,XDATA)
                                    496 ;--------------------------------------------------------
                                    497 ; external ram data
                                    498 ;--------------------------------------------------------
                                    499 	.area XSEG    (XDATA)
      000000                        500 _w2_master_write_to_PARM_2:
      000000                        501 	.ds 3
      000003                        502 _w2_master_write_to_PARM_3:
      000003                        503 	.ds 1
      000004                        504 _w2_master_write_to_PARM_4:
      000004                        505 	.ds 3
      000007                        506 _w2_master_write_to_PARM_5:
      000007                        507 	.ds 4
      00000B                        508 _w2_master_write_to_slave_address_1_23:
      00000B                        509 	.ds 1
      00000C                        510 _w2_master_write_to_send_start_stop_conditions_1_24:
      00000C                        511 	.ds 1
                                    512 ;--------------------------------------------------------
                                    513 ; absolute external ram data
                                    514 ;--------------------------------------------------------
                                    515 	.area XABS    (ABS,XDATA)
                                    516 ;--------------------------------------------------------
                                    517 ; external initialized ram data
                                    518 ;--------------------------------------------------------
                                    519 	.area XISEG   (XDATA)
                                    520 	.area HOME    (CODE)
                                    521 	.area GSINIT0 (CODE)
                                    522 	.area GSINIT1 (CODE)
                                    523 	.area GSINIT2 (CODE)
                                    524 	.area GSINIT3 (CODE)
                                    525 	.area GSINIT4 (CODE)
                                    526 	.area GSINIT5 (CODE)
                                    527 	.area GSINIT  (CODE)
                                    528 	.area GSFINAL (CODE)
                                    529 	.area CSEG    (CODE)
                                    530 ;--------------------------------------------------------
                                    531 ; global & static initialisations
                                    532 ;--------------------------------------------------------
                                    533 	.area HOME    (CODE)
                                    534 	.area GSINIT  (CODE)
                                    535 	.area GSFINAL (CODE)
                                    536 	.area GSINIT  (CODE)
                                    537 ;--------------------------------------------------------
                                    538 ; Home
                                    539 ;--------------------------------------------------------
                                    540 	.area HOME    (CODE)
                                    541 	.area HOME    (CODE)
                                    542 ;--------------------------------------------------------
                                    543 ; code
                                    544 ;--------------------------------------------------------
                                    545 	.area CSEG    (CODE)
                                    546 ;------------------------------------------------------------
                                    547 ;Allocation info for local variables in function 'w2_master_write_to'
                                    548 ;------------------------------------------------------------
                                    549 ;sloc0                     Allocated with name '_w2_master_write_to_sloc0_1_0'
                                    550 ;sloc1                     Allocated with name '_w2_master_write_to_sloc1_1_0'
                                    551 ;data_address              Allocated with name '_w2_master_write_to_PARM_2'
                                    552 ;data_address_len          Allocated with name '_w2_master_write_to_PARM_3'
                                    553 ;data_buf                  Allocated with name '_w2_master_write_to_PARM_4'
                                    554 ;data_len                  Allocated with name '_w2_master_write_to_PARM_5'
                                    555 ;slave_address             Allocated with name '_w2_master_write_to_slave_address_1_23'
                                    556 ;x                         Allocated with name '_w2_master_write_to_x_1_24'
                                    557 ;ack_nack_val              Allocated with name '_w2_master_write_to_ack_nack_val_1_24'
                                    558 ;send_start_stop_conditions Allocated with name '_w2_master_write_to_send_start_stop_conditions_1_24'
                                    559 ;------------------------------------------------------------
                                    560 ;	src/w2_master_write_to.c:52: w2_ack_nack_val_t w2_master_write_to(uint8_t slave_address, uint8_t * data_address, uint8_t data_address_len, uint8_t * data_buf, uint32_t data_len)
                                    561 ;	-----------------------------------------
                                    562 ;	 function w2_master_write_to
                                    563 ;	-----------------------------------------
      000000                        564 _w2_master_write_to:
                           000007   565 	ar7 = 0x07
                           000006   566 	ar6 = 0x06
                           000005   567 	ar5 = 0x05
                           000004   568 	ar4 = 0x04
                           000003   569 	ar3 = 0x03
                           000002   570 	ar2 = 0x02
                           000001   571 	ar1 = 0x01
                           000000   572 	ar0 = 0x00
      000000 E5 82            [12]  573 	mov	a,dpl
      000002 90r00r0B         [24]  574 	mov	dptr,#_w2_master_write_to_slave_address_1_23
      000005 F0               [24]  575 	movx	@dptr,a
                                    576 ;	src/w2_master_write_to.c:59: ack_nack_val = w2_master_write_control_bytes(slave_address, data_address, data_address_len);
      000006 E0               [24]  577 	movx	a,@dptr
      000007 FF               [12]  578 	mov	r7,a
      000008 90r00r00         [24]  579 	mov	dptr,#_w2_master_write_to_PARM_2
      00000B E0               [24]  580 	movx	a,@dptr
      00000C FC               [12]  581 	mov	r4,a
      00000D A3               [24]  582 	inc	dptr
      00000E E0               [24]  583 	movx	a,@dptr
      00000F FD               [12]  584 	mov	r5,a
      000010 A3               [24]  585 	inc	dptr
      000011 E0               [24]  586 	movx	a,@dptr
      000012 FE               [12]  587 	mov	r6,a
      000013 90r00r03         [24]  588 	mov	dptr,#_w2_master_write_to_PARM_3
      000016 E0               [24]  589 	movx	a,@dptr
      000017 FB               [12]  590 	mov	r3,a
      000018 90r00r00         [24]  591 	mov	dptr,#_w2_master_write_control_bytes_PARM_2
      00001B EC               [12]  592 	mov	a,r4
      00001C F0               [24]  593 	movx	@dptr,a
      00001D ED               [12]  594 	mov	a,r5
      00001E A3               [24]  595 	inc	dptr
      00001F F0               [24]  596 	movx	@dptr,a
      000020 EE               [12]  597 	mov	a,r6
      000021 A3               [24]  598 	inc	dptr
      000022 F0               [24]  599 	movx	@dptr,a
      000023 90r00r00         [24]  600 	mov	dptr,#_w2_master_write_control_bytes_PARM_3
      000026 EB               [12]  601 	mov	a,r3
      000027 F0               [24]  602 	movx	@dptr,a
      000028 8F 82            [24]  603 	mov	dpl,r7
      00002A C0 07            [24]  604 	push	ar7
      00002C 12r00r00         [24]  605 	lcall	_w2_master_write_control_bytes
      00002F AE 82            [24]  606 	mov	r6,dpl
      000031 D0 07            [24]  607 	pop	ar7
                                    608 ;	src/w2_master_write_to.c:61: if(ack_nack_val == W2_NACK_VAL)
      000033 BE 01 07         [24]  609 	cjne	r6,#0x01,00121$
                                    610 ;	src/w2_master_write_to.c:63: w2_send_stop_condition();
      000036 43 E2 20         [24]  611 	orl	_W2CON0,#0x20
                                    612 ;	src/w2_master_write_to.c:64: return W2_NACK_VAL;
      000039 75 82 01         [24]  613 	mov	dpl,#0x01
      00003C 22               [24]  614 	ret
                                    615 ;	src/w2_master_write_to.c:68: for(x = 0; x < data_len; x++)
      00003D                        616 00121$:
      00003D 90r00r04         [24]  617 	mov	dptr,#_w2_master_write_to_PARM_4
      000040 E0               [24]  618 	movx	a,@dptr
      000041 F5*04            [12]  619 	mov	_w2_master_write_to_sloc1_1_0,a
      000043 A3               [24]  620 	inc	dptr
      000044 E0               [24]  621 	movx	a,@dptr
      000045 F5*05            [12]  622 	mov	(_w2_master_write_to_sloc1_1_0 + 1),a
      000047 A3               [24]  623 	inc	dptr
      000048 E0               [24]  624 	movx	a,@dptr
      000049 F5*06            [12]  625 	mov	(_w2_master_write_to_sloc1_1_0 + 2),a
      00004B 90r00r07         [24]  626 	mov	dptr,#_w2_master_write_to_PARM_5
      00004E E0               [24]  627 	movx	a,@dptr
      00004F F8               [12]  628 	mov	r0,a
      000050 A3               [24]  629 	inc	dptr
      000051 E0               [24]  630 	movx	a,@dptr
      000052 F9               [12]  631 	mov	r1,a
      000053 A3               [24]  632 	inc	dptr
      000054 E0               [24]  633 	movx	a,@dptr
      000055 FA               [12]  634 	mov	r2,a
      000056 A3               [24]  635 	inc	dptr
      000057 E0               [24]  636 	movx	a,@dptr
      000058 FB               [12]  637 	mov	r3,a
      000059 E4               [12]  638 	clr	a
      00005A F5*00            [12]  639 	mov	_w2_master_write_to_sloc0_1_0,a
      00005C F5*01            [12]  640 	mov	(_w2_master_write_to_sloc0_1_0 + 1),a
      00005E F5*02            [12]  641 	mov	(_w2_master_write_to_sloc0_1_0 + 2),a
      000060 F5*03            [12]  642 	mov	(_w2_master_write_to_sloc0_1_0 + 3),a
      000062                        643 00113$:
      000062 C3               [12]  644 	clr	c
      000063 E5*00            [12]  645 	mov	a,_w2_master_write_to_sloc0_1_0
      000065 98               [12]  646 	subb	a,r0
      000066 E5*01            [12]  647 	mov	a,(_w2_master_write_to_sloc0_1_0 + 1)
      000068 99               [12]  648 	subb	a,r1
      000069 E5*02            [12]  649 	mov	a,(_w2_master_write_to_sloc0_1_0 + 2)
      00006B 9A               [12]  650 	subb	a,r2
      00006C E5*03            [12]  651 	mov	a,(_w2_master_write_to_sloc0_1_0 + 3)
      00006E 9B               [12]  652 	subb	a,r3
      00006F 40 03            [24]  653 	jc	00140$
      000071 02r01r04         [24]  654 	ljmp	00122$
      000074                        655 00140$:
                                    656 ;	src/w2_master_write_to.c:71: if(x == (data_len - 1))
      000074 C0 07            [24]  657 	push	ar7
      000076 E8               [12]  658 	mov	a,r0
      000077 24 FF            [12]  659 	add	a,#0xFF
      000079 FC               [12]  660 	mov	r4,a
      00007A E9               [12]  661 	mov	a,r1
      00007B 34 FF            [12]  662 	addc	a,#0xFF
      00007D FD               [12]  663 	mov	r5,a
      00007E EA               [12]  664 	mov	a,r2
      00007F 34 FF            [12]  665 	addc	a,#0xFF
      000081 FE               [12]  666 	mov	r6,a
      000082 EB               [12]  667 	mov	a,r3
      000083 34 FF            [12]  668 	addc	a,#0xFF
      000085 FF               [12]  669 	mov	r7,a
      000086 EC               [12]  670 	mov	a,r4
      000087 B5*00 0E         [24]  671 	cjne	a,_w2_master_write_to_sloc0_1_0,00141$
      00008A ED               [12]  672 	mov	a,r5
      00008B B5*01 0A         [24]  673 	cjne	a,(_w2_master_write_to_sloc0_1_0 + 1),00141$
      00008E EE               [12]  674 	mov	a,r6
      00008F B5*02 06         [24]  675 	cjne	a,(_w2_master_write_to_sloc0_1_0 + 2),00141$
      000092 EF               [12]  676 	mov	a,r7
      000093 B5*03 02         [24]  677 	cjne	a,(_w2_master_write_to_sloc0_1_0 + 3),00141$
      000096 80 04            [24]  678 	sjmp	00142$
      000098                        679 00141$:
      000098 D0 07            [24]  680 	pop	ar7
      00009A 80 0A            [24]  681 	sjmp	00104$
      00009C                        682 00142$:
      00009C D0 07            [24]  683 	pop	ar7
                                    684 ;	src/w2_master_write_to.c:73: send_start_stop_conditions = W2_SEND_ONLY_STOP_CONDITION;
      00009E 90r00r0C         [24]  685 	mov	dptr,#_w2_master_write_to_send_start_stop_conditions_1_24
      0000A1 74 01            [12]  686 	mov	a,#0x01
      0000A3 F0               [24]  687 	movx	@dptr,a
      0000A4 80 06            [24]  688 	sjmp	00105$
      0000A6                        689 00104$:
                                    690 ;	src/w2_master_write_to.c:77: send_start_stop_conditions = W2_DONT_SEND_START_OR_STOP_CONDITIONS;
      0000A6 90r00r0C         [24]  691 	mov	dptr,#_w2_master_write_to_send_start_stop_conditions_1_24
      0000A9 74 03            [12]  692 	mov	a,#0x03
      0000AB F0               [24]  693 	movx	@dptr,a
      0000AC                        694 00105$:
                                    695 ;	src/w2_master_write_to.c:80: ack_nack_val = w2_master_tx_byte(data_buf[x], send_start_stop_conditions);
      0000AC E5*00            [12]  696 	mov	a,_w2_master_write_to_sloc0_1_0
      0000AE 25*04            [12]  697 	add	a,_w2_master_write_to_sloc1_1_0
      0000B0 FC               [12]  698 	mov	r4,a
      0000B1 E5*01            [12]  699 	mov	a,(_w2_master_write_to_sloc0_1_0 + 1)
      0000B3 35*05            [12]  700 	addc	a,(_w2_master_write_to_sloc1_1_0 + 1)
      0000B5 FD               [12]  701 	mov	r5,a
      0000B6 AE*06            [24]  702 	mov	r6,(_w2_master_write_to_sloc1_1_0 + 2)
      0000B8 8C 82            [24]  703 	mov	dpl,r4
      0000BA 8D 83            [24]  704 	mov	dph,r5
      0000BC 8E F0            [24]  705 	mov	b,r6
      0000BE 12r00r00         [24]  706 	lcall	__gptrget
      0000C1 FC               [12]  707 	mov	r4,a
      0000C2 90r00r0C         [24]  708 	mov	dptr,#_w2_master_write_to_send_start_stop_conditions_1_24
      0000C5 E0               [24]  709 	movx	a,@dptr
      0000C6 90r00r00         [24]  710 	mov	dptr,#_w2_master_tx_byte_PARM_2
      0000C9 F0               [24]  711 	movx	@dptr,a
      0000CA 8C 82            [24]  712 	mov	dpl,r4
      0000CC C0 07            [24]  713 	push	ar7
      0000CE C0 03            [24]  714 	push	ar3
      0000D0 C0 02            [24]  715 	push	ar2
      0000D2 C0 01            [24]  716 	push	ar1
      0000D4 C0 00            [24]  717 	push	ar0
      0000D6 12r00r00         [24]  718 	lcall	_w2_master_tx_byte
      0000D9 AE 82            [24]  719 	mov	r6,dpl
      0000DB D0 00            [24]  720 	pop	ar0
      0000DD D0 01            [24]  721 	pop	ar1
      0000DF D0 02            [24]  722 	pop	ar2
      0000E1 D0 03            [24]  723 	pop	ar3
      0000E3 D0 07            [24]  724 	pop	ar7
                                    725 ;	src/w2_master_write_to.c:82: if(ack_nack_val == W2_NACK_VAL)
      0000E5 BE 01 07         [24]  726 	cjne	r6,#0x01,00114$
                                    727 ;	src/w2_master_write_to.c:84: w2_send_stop_condition();
      0000E8 43 E2 20         [24]  728 	orl	_W2CON0,#0x20
                                    729 ;	src/w2_master_write_to.c:85: return W2_NACK_VAL;
      0000EB 75 82 01         [24]  730 	mov	dpl,#0x01
      0000EE 22               [24]  731 	ret
      0000EF                        732 00114$:
                                    733 ;	src/w2_master_write_to.c:68: for(x = 0; x < data_len; x++)
      0000EF 05*00            [12]  734 	inc	_w2_master_write_to_sloc0_1_0
      0000F1 E4               [12]  735 	clr	a
      0000F2 B5*00 0C         [24]  736 	cjne	a,_w2_master_write_to_sloc0_1_0,00145$
      0000F5 05*01            [12]  737 	inc	(_w2_master_write_to_sloc0_1_0 + 1)
      0000F7 B5*01 07         [24]  738 	cjne	a,(_w2_master_write_to_sloc0_1_0 + 1),00145$
      0000FA 05*02            [12]  739 	inc	(_w2_master_write_to_sloc0_1_0 + 2)
      0000FC B5*02 02         [24]  740 	cjne	a,(_w2_master_write_to_sloc0_1_0 + 2),00145$
      0000FF 05*03            [12]  741 	inc	(_w2_master_write_to_sloc0_1_0 + 3)
      000101                        742 00145$:
      000101 02r00r62         [24]  743 	ljmp	00113$
                                    744 ;	src/w2_master_write_to.c:90: do
      000104                        745 00122$:
      000104 EF               [12]  746 	mov	a,r7
      000105 2F               [12]  747 	add	a,r7
      000106 FF               [12]  748 	mov	r7,a
      000107 53 07 FE         [24]  749 	anl	ar7,#0xFE
      00010A                        750 00109$:
                                    751 ;	src/w2_master_write_to.c:92: ack_nack_val = w2_master_tx_byte(((uint8_t)(slave_address << W2DAT_ADDRESS_SHIFT) & W2DAT_ADDRESS_MASK) | W2_MASTER_WRITE, W2_SEND_BOTH_START_AND_STOP_CONDITIONS);
      00010A 90r00r00         [24]  752 	mov	dptr,#_w2_master_tx_byte_PARM_2
      00010D 74 02            [12]  753 	mov	a,#0x02
      00010F F0               [24]  754 	movx	@dptr,a
      000110 8F 82            [24]  755 	mov	dpl,r7
      000112 C0 07            [24]  756 	push	ar7
      000114 12r00r00         [24]  757 	lcall	_w2_master_tx_byte
      000117 AE 82            [24]  758 	mov	r6,dpl
      000119 D0 07            [24]  759 	pop	ar7
                                    760 ;	src/w2_master_write_to.c:93: } while(ack_nack_val == W2_NACK_VAL);
      00011B BE 01 02         [24]  761 	cjne	r6,#0x01,00146$
      00011E 80 EA            [24]  762 	sjmp	00109$
      000120                        763 00146$:
                                    764 ;	src/w2_master_write_to.c:95: return W2_ACK_VAL;
      000120 75 82 00         [24]  765 	mov	dpl,#0x00
      000123 22               [24]  766 	ret
                                    767 	.area CSEG    (CODE)
                                    768 	.area CONST   (CODE)
                                    769 	.area XINIT   (CODE)
                                    770 	.area CABS    (ABS,CODE)
