
Tolsma-GrisnichCurrent.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c84  080000c0  080000c0  000010c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000164  08008d44  08008d44  00009d44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ea8  08008ea8  0000a010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008ea8  08008ea8  00009ea8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008eb0  08008eb0  0000a010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008eb0  08008eb0  00009eb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008eb4  08008eb4  00009eb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08008eb8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000f9c  20000010  08008ec8  0000a010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000fac  08008ec8  0000afac  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000a010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bb4d  00000000  00000000  0000a038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003e09  00000000  00000000  00025b85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a38  00000000  00000000  00029990  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001489  00000000  00000000  0002b3c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004a1c  00000000  00000000  0002c851  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f372  00000000  00000000  0003126d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a921f  00000000  00000000  000505df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f97fe  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000061c4  00000000  00000000  000f9844  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  000ffa08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08008d2c 	.word	0x08008d2c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	08008d2c 	.word	0x08008d2c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	@ 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	@ 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			@ (mov r8, r8)

080003f4 <__aeabi_cfrcmple>:
 80003f4:	4684      	mov	ip, r0
 80003f6:	0008      	movs	r0, r1
 80003f8:	4661      	mov	r1, ip
 80003fa:	e7ff      	b.n	80003fc <__aeabi_cfcmpeq>

080003fc <__aeabi_cfcmpeq>:
 80003fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80003fe:	f000 fcaf 	bl	8000d60 <__lesf2>
 8000402:	2800      	cmp	r0, #0
 8000404:	d401      	bmi.n	800040a <__aeabi_cfcmpeq+0xe>
 8000406:	2100      	movs	r1, #0
 8000408:	42c8      	cmn	r0, r1
 800040a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800040c <__aeabi_fcmpeq>:
 800040c:	b510      	push	{r4, lr}
 800040e:	f000 fc37 	bl	8000c80 <__eqsf2>
 8000412:	4240      	negs	r0, r0
 8000414:	3001      	adds	r0, #1
 8000416:	bd10      	pop	{r4, pc}

08000418 <__aeabi_fcmplt>:
 8000418:	b510      	push	{r4, lr}
 800041a:	f000 fca1 	bl	8000d60 <__lesf2>
 800041e:	2800      	cmp	r0, #0
 8000420:	db01      	blt.n	8000426 <__aeabi_fcmplt+0xe>
 8000422:	2000      	movs	r0, #0
 8000424:	bd10      	pop	{r4, pc}
 8000426:	2001      	movs	r0, #1
 8000428:	bd10      	pop	{r4, pc}
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_fcmple>:
 800042c:	b510      	push	{r4, lr}
 800042e:	f000 fc97 	bl	8000d60 <__lesf2>
 8000432:	2800      	cmp	r0, #0
 8000434:	dd01      	ble.n	800043a <__aeabi_fcmple+0xe>
 8000436:	2000      	movs	r0, #0
 8000438:	bd10      	pop	{r4, pc}
 800043a:	2001      	movs	r0, #1
 800043c:	bd10      	pop	{r4, pc}
 800043e:	46c0      	nop			@ (mov r8, r8)

08000440 <__aeabi_fcmpgt>:
 8000440:	b510      	push	{r4, lr}
 8000442:	f000 fc45 	bl	8000cd0 <__gesf2>
 8000446:	2800      	cmp	r0, #0
 8000448:	dc01      	bgt.n	800044e <__aeabi_fcmpgt+0xe>
 800044a:	2000      	movs	r0, #0
 800044c:	bd10      	pop	{r4, pc}
 800044e:	2001      	movs	r0, #1
 8000450:	bd10      	pop	{r4, pc}
 8000452:	46c0      	nop			@ (mov r8, r8)

08000454 <__aeabi_fcmpge>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f000 fc3b 	bl	8000cd0 <__gesf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	da01      	bge.n	8000462 <__aeabi_fcmpge+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			@ (mov r8, r8)

08000468 <__aeabi_uldivmod>:
 8000468:	2b00      	cmp	r3, #0
 800046a:	d111      	bne.n	8000490 <__aeabi_uldivmod+0x28>
 800046c:	2a00      	cmp	r2, #0
 800046e:	d10f      	bne.n	8000490 <__aeabi_uldivmod+0x28>
 8000470:	2900      	cmp	r1, #0
 8000472:	d100      	bne.n	8000476 <__aeabi_uldivmod+0xe>
 8000474:	2800      	cmp	r0, #0
 8000476:	d002      	beq.n	800047e <__aeabi_uldivmod+0x16>
 8000478:	2100      	movs	r1, #0
 800047a:	43c9      	mvns	r1, r1
 800047c:	0008      	movs	r0, r1
 800047e:	b407      	push	{r0, r1, r2}
 8000480:	4802      	ldr	r0, [pc, #8]	@ (800048c <__aeabi_uldivmod+0x24>)
 8000482:	a102      	add	r1, pc, #8	@ (adr r1, 800048c <__aeabi_uldivmod+0x24>)
 8000484:	1840      	adds	r0, r0, r1
 8000486:	9002      	str	r0, [sp, #8]
 8000488:	bd03      	pop	{r0, r1, pc}
 800048a:	46c0      	nop			@ (mov r8, r8)
 800048c:	ffffff65 	.word	0xffffff65
 8000490:	b403      	push	{r0, r1}
 8000492:	4668      	mov	r0, sp
 8000494:	b501      	push	{r0, lr}
 8000496:	9802      	ldr	r0, [sp, #8]
 8000498:	f000 f81e 	bl	80004d8 <__udivmoddi4>
 800049c:	9b01      	ldr	r3, [sp, #4]
 800049e:	469e      	mov	lr, r3
 80004a0:	b002      	add	sp, #8
 80004a2:	bc0c      	pop	{r2, r3}
 80004a4:	4770      	bx	lr
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_f2uiz>:
 80004a8:	219e      	movs	r1, #158	@ 0x9e
 80004aa:	b510      	push	{r4, lr}
 80004ac:	05c9      	lsls	r1, r1, #23
 80004ae:	1c04      	adds	r4, r0, #0
 80004b0:	f7ff ffd0 	bl	8000454 <__aeabi_fcmpge>
 80004b4:	2800      	cmp	r0, #0
 80004b6:	d103      	bne.n	80004c0 <__aeabi_f2uiz+0x18>
 80004b8:	1c20      	adds	r0, r4, #0
 80004ba:	f001 f857 	bl	800156c <__aeabi_f2iz>
 80004be:	bd10      	pop	{r4, pc}
 80004c0:	219e      	movs	r1, #158	@ 0x9e
 80004c2:	1c20      	adds	r0, r4, #0
 80004c4:	05c9      	lsls	r1, r1, #23
 80004c6:	f000 fded 	bl	80010a4 <__aeabi_fsub>
 80004ca:	f001 f84f 	bl	800156c <__aeabi_f2iz>
 80004ce:	2380      	movs	r3, #128	@ 0x80
 80004d0:	061b      	lsls	r3, r3, #24
 80004d2:	469c      	mov	ip, r3
 80004d4:	4460      	add	r0, ip
 80004d6:	e7f2      	b.n	80004be <__aeabi_f2uiz+0x16>

080004d8 <__udivmoddi4>:
 80004d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004da:	4657      	mov	r7, sl
 80004dc:	464e      	mov	r6, r9
 80004de:	4645      	mov	r5, r8
 80004e0:	46de      	mov	lr, fp
 80004e2:	b5e0      	push	{r5, r6, r7, lr}
 80004e4:	0004      	movs	r4, r0
 80004e6:	000d      	movs	r5, r1
 80004e8:	4692      	mov	sl, r2
 80004ea:	4699      	mov	r9, r3
 80004ec:	b083      	sub	sp, #12
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d830      	bhi.n	8000554 <__udivmoddi4+0x7c>
 80004f2:	d02d      	beq.n	8000550 <__udivmoddi4+0x78>
 80004f4:	4649      	mov	r1, r9
 80004f6:	4650      	mov	r0, sl
 80004f8:	f001 f90c 	bl	8001714 <__clzdi2>
 80004fc:	0029      	movs	r1, r5
 80004fe:	0006      	movs	r6, r0
 8000500:	0020      	movs	r0, r4
 8000502:	f001 f907 	bl	8001714 <__clzdi2>
 8000506:	1a33      	subs	r3, r6, r0
 8000508:	4698      	mov	r8, r3
 800050a:	3b20      	subs	r3, #32
 800050c:	d434      	bmi.n	8000578 <__udivmoddi4+0xa0>
 800050e:	469b      	mov	fp, r3
 8000510:	4653      	mov	r3, sl
 8000512:	465a      	mov	r2, fp
 8000514:	4093      	lsls	r3, r2
 8000516:	4642      	mov	r2, r8
 8000518:	001f      	movs	r7, r3
 800051a:	4653      	mov	r3, sl
 800051c:	4093      	lsls	r3, r2
 800051e:	001e      	movs	r6, r3
 8000520:	42af      	cmp	r7, r5
 8000522:	d83b      	bhi.n	800059c <__udivmoddi4+0xc4>
 8000524:	42af      	cmp	r7, r5
 8000526:	d100      	bne.n	800052a <__udivmoddi4+0x52>
 8000528:	e079      	b.n	800061e <__udivmoddi4+0x146>
 800052a:	465b      	mov	r3, fp
 800052c:	1ba4      	subs	r4, r4, r6
 800052e:	41bd      	sbcs	r5, r7
 8000530:	2b00      	cmp	r3, #0
 8000532:	da00      	bge.n	8000536 <__udivmoddi4+0x5e>
 8000534:	e076      	b.n	8000624 <__udivmoddi4+0x14c>
 8000536:	2200      	movs	r2, #0
 8000538:	2300      	movs	r3, #0
 800053a:	9200      	str	r2, [sp, #0]
 800053c:	9301      	str	r3, [sp, #4]
 800053e:	2301      	movs	r3, #1
 8000540:	465a      	mov	r2, fp
 8000542:	4093      	lsls	r3, r2
 8000544:	9301      	str	r3, [sp, #4]
 8000546:	2301      	movs	r3, #1
 8000548:	4642      	mov	r2, r8
 800054a:	4093      	lsls	r3, r2
 800054c:	9300      	str	r3, [sp, #0]
 800054e:	e029      	b.n	80005a4 <__udivmoddi4+0xcc>
 8000550:	4282      	cmp	r2, r0
 8000552:	d9cf      	bls.n	80004f4 <__udivmoddi4+0x1c>
 8000554:	2200      	movs	r2, #0
 8000556:	2300      	movs	r3, #0
 8000558:	9200      	str	r2, [sp, #0]
 800055a:	9301      	str	r3, [sp, #4]
 800055c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800055e:	2b00      	cmp	r3, #0
 8000560:	d001      	beq.n	8000566 <__udivmoddi4+0x8e>
 8000562:	601c      	str	r4, [r3, #0]
 8000564:	605d      	str	r5, [r3, #4]
 8000566:	9800      	ldr	r0, [sp, #0]
 8000568:	9901      	ldr	r1, [sp, #4]
 800056a:	b003      	add	sp, #12
 800056c:	bcf0      	pop	{r4, r5, r6, r7}
 800056e:	46bb      	mov	fp, r7
 8000570:	46b2      	mov	sl, r6
 8000572:	46a9      	mov	r9, r5
 8000574:	46a0      	mov	r8, r4
 8000576:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000578:	4642      	mov	r2, r8
 800057a:	469b      	mov	fp, r3
 800057c:	2320      	movs	r3, #32
 800057e:	1a9b      	subs	r3, r3, r2
 8000580:	4652      	mov	r2, sl
 8000582:	40da      	lsrs	r2, r3
 8000584:	4641      	mov	r1, r8
 8000586:	0013      	movs	r3, r2
 8000588:	464a      	mov	r2, r9
 800058a:	408a      	lsls	r2, r1
 800058c:	0017      	movs	r7, r2
 800058e:	4642      	mov	r2, r8
 8000590:	431f      	orrs	r7, r3
 8000592:	4653      	mov	r3, sl
 8000594:	4093      	lsls	r3, r2
 8000596:	001e      	movs	r6, r3
 8000598:	42af      	cmp	r7, r5
 800059a:	d9c3      	bls.n	8000524 <__udivmoddi4+0x4c>
 800059c:	2200      	movs	r2, #0
 800059e:	2300      	movs	r3, #0
 80005a0:	9200      	str	r2, [sp, #0]
 80005a2:	9301      	str	r3, [sp, #4]
 80005a4:	4643      	mov	r3, r8
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d0d8      	beq.n	800055c <__udivmoddi4+0x84>
 80005aa:	07fb      	lsls	r3, r7, #31
 80005ac:	0872      	lsrs	r2, r6, #1
 80005ae:	431a      	orrs	r2, r3
 80005b0:	4646      	mov	r6, r8
 80005b2:	087b      	lsrs	r3, r7, #1
 80005b4:	e00e      	b.n	80005d4 <__udivmoddi4+0xfc>
 80005b6:	42ab      	cmp	r3, r5
 80005b8:	d101      	bne.n	80005be <__udivmoddi4+0xe6>
 80005ba:	42a2      	cmp	r2, r4
 80005bc:	d80c      	bhi.n	80005d8 <__udivmoddi4+0x100>
 80005be:	1aa4      	subs	r4, r4, r2
 80005c0:	419d      	sbcs	r5, r3
 80005c2:	2001      	movs	r0, #1
 80005c4:	1924      	adds	r4, r4, r4
 80005c6:	416d      	adcs	r5, r5
 80005c8:	2100      	movs	r1, #0
 80005ca:	3e01      	subs	r6, #1
 80005cc:	1824      	adds	r4, r4, r0
 80005ce:	414d      	adcs	r5, r1
 80005d0:	2e00      	cmp	r6, #0
 80005d2:	d006      	beq.n	80005e2 <__udivmoddi4+0x10a>
 80005d4:	42ab      	cmp	r3, r5
 80005d6:	d9ee      	bls.n	80005b6 <__udivmoddi4+0xde>
 80005d8:	3e01      	subs	r6, #1
 80005da:	1924      	adds	r4, r4, r4
 80005dc:	416d      	adcs	r5, r5
 80005de:	2e00      	cmp	r6, #0
 80005e0:	d1f8      	bne.n	80005d4 <__udivmoddi4+0xfc>
 80005e2:	9800      	ldr	r0, [sp, #0]
 80005e4:	9901      	ldr	r1, [sp, #4]
 80005e6:	465b      	mov	r3, fp
 80005e8:	1900      	adds	r0, r0, r4
 80005ea:	4169      	adcs	r1, r5
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	db24      	blt.n	800063a <__udivmoddi4+0x162>
 80005f0:	002b      	movs	r3, r5
 80005f2:	465a      	mov	r2, fp
 80005f4:	4644      	mov	r4, r8
 80005f6:	40d3      	lsrs	r3, r2
 80005f8:	002a      	movs	r2, r5
 80005fa:	40e2      	lsrs	r2, r4
 80005fc:	001c      	movs	r4, r3
 80005fe:	465b      	mov	r3, fp
 8000600:	0015      	movs	r5, r2
 8000602:	2b00      	cmp	r3, #0
 8000604:	db2a      	blt.n	800065c <__udivmoddi4+0x184>
 8000606:	0026      	movs	r6, r4
 8000608:	409e      	lsls	r6, r3
 800060a:	0033      	movs	r3, r6
 800060c:	0026      	movs	r6, r4
 800060e:	4647      	mov	r7, r8
 8000610:	40be      	lsls	r6, r7
 8000612:	0032      	movs	r2, r6
 8000614:	1a80      	subs	r0, r0, r2
 8000616:	4199      	sbcs	r1, r3
 8000618:	9000      	str	r0, [sp, #0]
 800061a:	9101      	str	r1, [sp, #4]
 800061c:	e79e      	b.n	800055c <__udivmoddi4+0x84>
 800061e:	42a3      	cmp	r3, r4
 8000620:	d8bc      	bhi.n	800059c <__udivmoddi4+0xc4>
 8000622:	e782      	b.n	800052a <__udivmoddi4+0x52>
 8000624:	4642      	mov	r2, r8
 8000626:	2320      	movs	r3, #32
 8000628:	2100      	movs	r1, #0
 800062a:	1a9b      	subs	r3, r3, r2
 800062c:	2200      	movs	r2, #0
 800062e:	9100      	str	r1, [sp, #0]
 8000630:	9201      	str	r2, [sp, #4]
 8000632:	2201      	movs	r2, #1
 8000634:	40da      	lsrs	r2, r3
 8000636:	9201      	str	r2, [sp, #4]
 8000638:	e785      	b.n	8000546 <__udivmoddi4+0x6e>
 800063a:	4642      	mov	r2, r8
 800063c:	2320      	movs	r3, #32
 800063e:	1a9b      	subs	r3, r3, r2
 8000640:	002a      	movs	r2, r5
 8000642:	4646      	mov	r6, r8
 8000644:	409a      	lsls	r2, r3
 8000646:	0023      	movs	r3, r4
 8000648:	40f3      	lsrs	r3, r6
 800064a:	4644      	mov	r4, r8
 800064c:	4313      	orrs	r3, r2
 800064e:	002a      	movs	r2, r5
 8000650:	40e2      	lsrs	r2, r4
 8000652:	001c      	movs	r4, r3
 8000654:	465b      	mov	r3, fp
 8000656:	0015      	movs	r5, r2
 8000658:	2b00      	cmp	r3, #0
 800065a:	dad4      	bge.n	8000606 <__udivmoddi4+0x12e>
 800065c:	4642      	mov	r2, r8
 800065e:	002f      	movs	r7, r5
 8000660:	2320      	movs	r3, #32
 8000662:	0026      	movs	r6, r4
 8000664:	4097      	lsls	r7, r2
 8000666:	1a9b      	subs	r3, r3, r2
 8000668:	40de      	lsrs	r6, r3
 800066a:	003b      	movs	r3, r7
 800066c:	4333      	orrs	r3, r6
 800066e:	e7cd      	b.n	800060c <__udivmoddi4+0x134>

08000670 <__aeabi_fadd>:
 8000670:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000672:	024b      	lsls	r3, r1, #9
 8000674:	0a5a      	lsrs	r2, r3, #9
 8000676:	4694      	mov	ip, r2
 8000678:	004a      	lsls	r2, r1, #1
 800067a:	0fc9      	lsrs	r1, r1, #31
 800067c:	46ce      	mov	lr, r9
 800067e:	4647      	mov	r7, r8
 8000680:	4689      	mov	r9, r1
 8000682:	0045      	lsls	r5, r0, #1
 8000684:	0246      	lsls	r6, r0, #9
 8000686:	0e2d      	lsrs	r5, r5, #24
 8000688:	0e12      	lsrs	r2, r2, #24
 800068a:	b580      	push	{r7, lr}
 800068c:	0999      	lsrs	r1, r3, #6
 800068e:	0a77      	lsrs	r7, r6, #9
 8000690:	0fc4      	lsrs	r4, r0, #31
 8000692:	09b6      	lsrs	r6, r6, #6
 8000694:	1aab      	subs	r3, r5, r2
 8000696:	454c      	cmp	r4, r9
 8000698:	d020      	beq.n	80006dc <__aeabi_fadd+0x6c>
 800069a:	2b00      	cmp	r3, #0
 800069c:	dd0c      	ble.n	80006b8 <__aeabi_fadd+0x48>
 800069e:	2a00      	cmp	r2, #0
 80006a0:	d134      	bne.n	800070c <__aeabi_fadd+0x9c>
 80006a2:	2900      	cmp	r1, #0
 80006a4:	d02a      	beq.n	80006fc <__aeabi_fadd+0x8c>
 80006a6:	1e5a      	subs	r2, r3, #1
 80006a8:	2b01      	cmp	r3, #1
 80006aa:	d100      	bne.n	80006ae <__aeabi_fadd+0x3e>
 80006ac:	e08f      	b.n	80007ce <__aeabi_fadd+0x15e>
 80006ae:	2bff      	cmp	r3, #255	@ 0xff
 80006b0:	d100      	bne.n	80006b4 <__aeabi_fadd+0x44>
 80006b2:	e0cd      	b.n	8000850 <__aeabi_fadd+0x1e0>
 80006b4:	0013      	movs	r3, r2
 80006b6:	e02f      	b.n	8000718 <__aeabi_fadd+0xa8>
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d060      	beq.n	800077e <__aeabi_fadd+0x10e>
 80006bc:	1b53      	subs	r3, r2, r5
 80006be:	2d00      	cmp	r5, #0
 80006c0:	d000      	beq.n	80006c4 <__aeabi_fadd+0x54>
 80006c2:	e0ee      	b.n	80008a2 <__aeabi_fadd+0x232>
 80006c4:	2e00      	cmp	r6, #0
 80006c6:	d100      	bne.n	80006ca <__aeabi_fadd+0x5a>
 80006c8:	e13e      	b.n	8000948 <__aeabi_fadd+0x2d8>
 80006ca:	1e5c      	subs	r4, r3, #1
 80006cc:	2b01      	cmp	r3, #1
 80006ce:	d100      	bne.n	80006d2 <__aeabi_fadd+0x62>
 80006d0:	e16b      	b.n	80009aa <__aeabi_fadd+0x33a>
 80006d2:	2bff      	cmp	r3, #255	@ 0xff
 80006d4:	d100      	bne.n	80006d8 <__aeabi_fadd+0x68>
 80006d6:	e0b9      	b.n	800084c <__aeabi_fadd+0x1dc>
 80006d8:	0023      	movs	r3, r4
 80006da:	e0e7      	b.n	80008ac <__aeabi_fadd+0x23c>
 80006dc:	2b00      	cmp	r3, #0
 80006de:	dc00      	bgt.n	80006e2 <__aeabi_fadd+0x72>
 80006e0:	e0a4      	b.n	800082c <__aeabi_fadd+0x1bc>
 80006e2:	2a00      	cmp	r2, #0
 80006e4:	d069      	beq.n	80007ba <__aeabi_fadd+0x14a>
 80006e6:	2dff      	cmp	r5, #255	@ 0xff
 80006e8:	d100      	bne.n	80006ec <__aeabi_fadd+0x7c>
 80006ea:	e0b1      	b.n	8000850 <__aeabi_fadd+0x1e0>
 80006ec:	2280      	movs	r2, #128	@ 0x80
 80006ee:	04d2      	lsls	r2, r2, #19
 80006f0:	4311      	orrs	r1, r2
 80006f2:	2b1b      	cmp	r3, #27
 80006f4:	dc00      	bgt.n	80006f8 <__aeabi_fadd+0x88>
 80006f6:	e0e9      	b.n	80008cc <__aeabi_fadd+0x25c>
 80006f8:	002b      	movs	r3, r5
 80006fa:	3605      	adds	r6, #5
 80006fc:	08f7      	lsrs	r7, r6, #3
 80006fe:	2bff      	cmp	r3, #255	@ 0xff
 8000700:	d100      	bne.n	8000704 <__aeabi_fadd+0x94>
 8000702:	e0a5      	b.n	8000850 <__aeabi_fadd+0x1e0>
 8000704:	027a      	lsls	r2, r7, #9
 8000706:	0a52      	lsrs	r2, r2, #9
 8000708:	b2d8      	uxtb	r0, r3
 800070a:	e030      	b.n	800076e <__aeabi_fadd+0xfe>
 800070c:	2dff      	cmp	r5, #255	@ 0xff
 800070e:	d100      	bne.n	8000712 <__aeabi_fadd+0xa2>
 8000710:	e09e      	b.n	8000850 <__aeabi_fadd+0x1e0>
 8000712:	2280      	movs	r2, #128	@ 0x80
 8000714:	04d2      	lsls	r2, r2, #19
 8000716:	4311      	orrs	r1, r2
 8000718:	2001      	movs	r0, #1
 800071a:	2b1b      	cmp	r3, #27
 800071c:	dc08      	bgt.n	8000730 <__aeabi_fadd+0xc0>
 800071e:	0008      	movs	r0, r1
 8000720:	2220      	movs	r2, #32
 8000722:	40d8      	lsrs	r0, r3
 8000724:	1ad3      	subs	r3, r2, r3
 8000726:	4099      	lsls	r1, r3
 8000728:	000b      	movs	r3, r1
 800072a:	1e5a      	subs	r2, r3, #1
 800072c:	4193      	sbcs	r3, r2
 800072e:	4318      	orrs	r0, r3
 8000730:	1a36      	subs	r6, r6, r0
 8000732:	0173      	lsls	r3, r6, #5
 8000734:	d400      	bmi.n	8000738 <__aeabi_fadd+0xc8>
 8000736:	e071      	b.n	800081c <__aeabi_fadd+0x1ac>
 8000738:	01b6      	lsls	r6, r6, #6
 800073a:	09b7      	lsrs	r7, r6, #6
 800073c:	0038      	movs	r0, r7
 800073e:	f000 ffcb 	bl	80016d8 <__clzsi2>
 8000742:	003b      	movs	r3, r7
 8000744:	3805      	subs	r0, #5
 8000746:	4083      	lsls	r3, r0
 8000748:	4285      	cmp	r5, r0
 800074a:	dd4d      	ble.n	80007e8 <__aeabi_fadd+0x178>
 800074c:	4eb4      	ldr	r6, [pc, #720]	@ (8000a20 <__aeabi_fadd+0x3b0>)
 800074e:	1a2d      	subs	r5, r5, r0
 8000750:	401e      	ands	r6, r3
 8000752:	075a      	lsls	r2, r3, #29
 8000754:	d068      	beq.n	8000828 <__aeabi_fadd+0x1b8>
 8000756:	220f      	movs	r2, #15
 8000758:	4013      	ands	r3, r2
 800075a:	2b04      	cmp	r3, #4
 800075c:	d064      	beq.n	8000828 <__aeabi_fadd+0x1b8>
 800075e:	3604      	adds	r6, #4
 8000760:	0173      	lsls	r3, r6, #5
 8000762:	d561      	bpl.n	8000828 <__aeabi_fadd+0x1b8>
 8000764:	1c68      	adds	r0, r5, #1
 8000766:	2dfe      	cmp	r5, #254	@ 0xfe
 8000768:	d154      	bne.n	8000814 <__aeabi_fadd+0x1a4>
 800076a:	20ff      	movs	r0, #255	@ 0xff
 800076c:	2200      	movs	r2, #0
 800076e:	05c0      	lsls	r0, r0, #23
 8000770:	4310      	orrs	r0, r2
 8000772:	07e4      	lsls	r4, r4, #31
 8000774:	4320      	orrs	r0, r4
 8000776:	bcc0      	pop	{r6, r7}
 8000778:	46b9      	mov	r9, r7
 800077a:	46b0      	mov	r8, r6
 800077c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800077e:	22fe      	movs	r2, #254	@ 0xfe
 8000780:	4690      	mov	r8, r2
 8000782:	1c68      	adds	r0, r5, #1
 8000784:	0002      	movs	r2, r0
 8000786:	4640      	mov	r0, r8
 8000788:	4210      	tst	r0, r2
 800078a:	d16b      	bne.n	8000864 <__aeabi_fadd+0x1f4>
 800078c:	2d00      	cmp	r5, #0
 800078e:	d000      	beq.n	8000792 <__aeabi_fadd+0x122>
 8000790:	e0dd      	b.n	800094e <__aeabi_fadd+0x2de>
 8000792:	2e00      	cmp	r6, #0
 8000794:	d100      	bne.n	8000798 <__aeabi_fadd+0x128>
 8000796:	e102      	b.n	800099e <__aeabi_fadd+0x32e>
 8000798:	2900      	cmp	r1, #0
 800079a:	d0b3      	beq.n	8000704 <__aeabi_fadd+0x94>
 800079c:	2280      	movs	r2, #128	@ 0x80
 800079e:	1a77      	subs	r7, r6, r1
 80007a0:	04d2      	lsls	r2, r2, #19
 80007a2:	4217      	tst	r7, r2
 80007a4:	d100      	bne.n	80007a8 <__aeabi_fadd+0x138>
 80007a6:	e136      	b.n	8000a16 <__aeabi_fadd+0x3a6>
 80007a8:	464c      	mov	r4, r9
 80007aa:	1b8e      	subs	r6, r1, r6
 80007ac:	d061      	beq.n	8000872 <__aeabi_fadd+0x202>
 80007ae:	2001      	movs	r0, #1
 80007b0:	4216      	tst	r6, r2
 80007b2:	d130      	bne.n	8000816 <__aeabi_fadd+0x1a6>
 80007b4:	2300      	movs	r3, #0
 80007b6:	08f7      	lsrs	r7, r6, #3
 80007b8:	e7a4      	b.n	8000704 <__aeabi_fadd+0x94>
 80007ba:	2900      	cmp	r1, #0
 80007bc:	d09e      	beq.n	80006fc <__aeabi_fadd+0x8c>
 80007be:	1e5a      	subs	r2, r3, #1
 80007c0:	2b01      	cmp	r3, #1
 80007c2:	d100      	bne.n	80007c6 <__aeabi_fadd+0x156>
 80007c4:	e0ca      	b.n	800095c <__aeabi_fadd+0x2ec>
 80007c6:	2bff      	cmp	r3, #255	@ 0xff
 80007c8:	d042      	beq.n	8000850 <__aeabi_fadd+0x1e0>
 80007ca:	0013      	movs	r3, r2
 80007cc:	e791      	b.n	80006f2 <__aeabi_fadd+0x82>
 80007ce:	1a71      	subs	r1, r6, r1
 80007d0:	014b      	lsls	r3, r1, #5
 80007d2:	d400      	bmi.n	80007d6 <__aeabi_fadd+0x166>
 80007d4:	e0d1      	b.n	800097a <__aeabi_fadd+0x30a>
 80007d6:	018f      	lsls	r7, r1, #6
 80007d8:	09bf      	lsrs	r7, r7, #6
 80007da:	0038      	movs	r0, r7
 80007dc:	f000 ff7c 	bl	80016d8 <__clzsi2>
 80007e0:	003b      	movs	r3, r7
 80007e2:	3805      	subs	r0, #5
 80007e4:	4083      	lsls	r3, r0
 80007e6:	2501      	movs	r5, #1
 80007e8:	2220      	movs	r2, #32
 80007ea:	1b40      	subs	r0, r0, r5
 80007ec:	3001      	adds	r0, #1
 80007ee:	1a12      	subs	r2, r2, r0
 80007f0:	001e      	movs	r6, r3
 80007f2:	4093      	lsls	r3, r2
 80007f4:	40c6      	lsrs	r6, r0
 80007f6:	1e5a      	subs	r2, r3, #1
 80007f8:	4193      	sbcs	r3, r2
 80007fa:	431e      	orrs	r6, r3
 80007fc:	d039      	beq.n	8000872 <__aeabi_fadd+0x202>
 80007fe:	0773      	lsls	r3, r6, #29
 8000800:	d100      	bne.n	8000804 <__aeabi_fadd+0x194>
 8000802:	e11b      	b.n	8000a3c <__aeabi_fadd+0x3cc>
 8000804:	230f      	movs	r3, #15
 8000806:	2500      	movs	r5, #0
 8000808:	4033      	ands	r3, r6
 800080a:	2b04      	cmp	r3, #4
 800080c:	d1a7      	bne.n	800075e <__aeabi_fadd+0xee>
 800080e:	2001      	movs	r0, #1
 8000810:	0172      	lsls	r2, r6, #5
 8000812:	d57c      	bpl.n	800090e <__aeabi_fadd+0x29e>
 8000814:	b2c0      	uxtb	r0, r0
 8000816:	01b2      	lsls	r2, r6, #6
 8000818:	0a52      	lsrs	r2, r2, #9
 800081a:	e7a8      	b.n	800076e <__aeabi_fadd+0xfe>
 800081c:	0773      	lsls	r3, r6, #29
 800081e:	d003      	beq.n	8000828 <__aeabi_fadd+0x1b8>
 8000820:	230f      	movs	r3, #15
 8000822:	4033      	ands	r3, r6
 8000824:	2b04      	cmp	r3, #4
 8000826:	d19a      	bne.n	800075e <__aeabi_fadd+0xee>
 8000828:	002b      	movs	r3, r5
 800082a:	e767      	b.n	80006fc <__aeabi_fadd+0x8c>
 800082c:	2b00      	cmp	r3, #0
 800082e:	d023      	beq.n	8000878 <__aeabi_fadd+0x208>
 8000830:	1b53      	subs	r3, r2, r5
 8000832:	2d00      	cmp	r5, #0
 8000834:	d17b      	bne.n	800092e <__aeabi_fadd+0x2be>
 8000836:	2e00      	cmp	r6, #0
 8000838:	d100      	bne.n	800083c <__aeabi_fadd+0x1cc>
 800083a:	e086      	b.n	800094a <__aeabi_fadd+0x2da>
 800083c:	1e5d      	subs	r5, r3, #1
 800083e:	2b01      	cmp	r3, #1
 8000840:	d100      	bne.n	8000844 <__aeabi_fadd+0x1d4>
 8000842:	e08b      	b.n	800095c <__aeabi_fadd+0x2ec>
 8000844:	2bff      	cmp	r3, #255	@ 0xff
 8000846:	d002      	beq.n	800084e <__aeabi_fadd+0x1de>
 8000848:	002b      	movs	r3, r5
 800084a:	e075      	b.n	8000938 <__aeabi_fadd+0x2c8>
 800084c:	464c      	mov	r4, r9
 800084e:	4667      	mov	r7, ip
 8000850:	2f00      	cmp	r7, #0
 8000852:	d100      	bne.n	8000856 <__aeabi_fadd+0x1e6>
 8000854:	e789      	b.n	800076a <__aeabi_fadd+0xfa>
 8000856:	2280      	movs	r2, #128	@ 0x80
 8000858:	03d2      	lsls	r2, r2, #15
 800085a:	433a      	orrs	r2, r7
 800085c:	0252      	lsls	r2, r2, #9
 800085e:	20ff      	movs	r0, #255	@ 0xff
 8000860:	0a52      	lsrs	r2, r2, #9
 8000862:	e784      	b.n	800076e <__aeabi_fadd+0xfe>
 8000864:	1a77      	subs	r7, r6, r1
 8000866:	017b      	lsls	r3, r7, #5
 8000868:	d46b      	bmi.n	8000942 <__aeabi_fadd+0x2d2>
 800086a:	2f00      	cmp	r7, #0
 800086c:	d000      	beq.n	8000870 <__aeabi_fadd+0x200>
 800086e:	e765      	b.n	800073c <__aeabi_fadd+0xcc>
 8000870:	2400      	movs	r4, #0
 8000872:	2000      	movs	r0, #0
 8000874:	2200      	movs	r2, #0
 8000876:	e77a      	b.n	800076e <__aeabi_fadd+0xfe>
 8000878:	22fe      	movs	r2, #254	@ 0xfe
 800087a:	1c6b      	adds	r3, r5, #1
 800087c:	421a      	tst	r2, r3
 800087e:	d149      	bne.n	8000914 <__aeabi_fadd+0x2a4>
 8000880:	2d00      	cmp	r5, #0
 8000882:	d000      	beq.n	8000886 <__aeabi_fadd+0x216>
 8000884:	e09f      	b.n	80009c6 <__aeabi_fadd+0x356>
 8000886:	2e00      	cmp	r6, #0
 8000888:	d100      	bne.n	800088c <__aeabi_fadd+0x21c>
 800088a:	e0ba      	b.n	8000a02 <__aeabi_fadd+0x392>
 800088c:	2900      	cmp	r1, #0
 800088e:	d100      	bne.n	8000892 <__aeabi_fadd+0x222>
 8000890:	e0cf      	b.n	8000a32 <__aeabi_fadd+0x3c2>
 8000892:	1872      	adds	r2, r6, r1
 8000894:	0153      	lsls	r3, r2, #5
 8000896:	d400      	bmi.n	800089a <__aeabi_fadd+0x22a>
 8000898:	e0cd      	b.n	8000a36 <__aeabi_fadd+0x3c6>
 800089a:	0192      	lsls	r2, r2, #6
 800089c:	2001      	movs	r0, #1
 800089e:	0a52      	lsrs	r2, r2, #9
 80008a0:	e765      	b.n	800076e <__aeabi_fadd+0xfe>
 80008a2:	2aff      	cmp	r2, #255	@ 0xff
 80008a4:	d0d2      	beq.n	800084c <__aeabi_fadd+0x1dc>
 80008a6:	2080      	movs	r0, #128	@ 0x80
 80008a8:	04c0      	lsls	r0, r0, #19
 80008aa:	4306      	orrs	r6, r0
 80008ac:	2001      	movs	r0, #1
 80008ae:	2b1b      	cmp	r3, #27
 80008b0:	dc08      	bgt.n	80008c4 <__aeabi_fadd+0x254>
 80008b2:	0030      	movs	r0, r6
 80008b4:	2420      	movs	r4, #32
 80008b6:	40d8      	lsrs	r0, r3
 80008b8:	1ae3      	subs	r3, r4, r3
 80008ba:	409e      	lsls	r6, r3
 80008bc:	0033      	movs	r3, r6
 80008be:	1e5c      	subs	r4, r3, #1
 80008c0:	41a3      	sbcs	r3, r4
 80008c2:	4318      	orrs	r0, r3
 80008c4:	464c      	mov	r4, r9
 80008c6:	0015      	movs	r5, r2
 80008c8:	1a0e      	subs	r6, r1, r0
 80008ca:	e732      	b.n	8000732 <__aeabi_fadd+0xc2>
 80008cc:	0008      	movs	r0, r1
 80008ce:	2220      	movs	r2, #32
 80008d0:	40d8      	lsrs	r0, r3
 80008d2:	1ad3      	subs	r3, r2, r3
 80008d4:	4099      	lsls	r1, r3
 80008d6:	000b      	movs	r3, r1
 80008d8:	1e5a      	subs	r2, r3, #1
 80008da:	4193      	sbcs	r3, r2
 80008dc:	4303      	orrs	r3, r0
 80008de:	18f6      	adds	r6, r6, r3
 80008e0:	0173      	lsls	r3, r6, #5
 80008e2:	d59b      	bpl.n	800081c <__aeabi_fadd+0x1ac>
 80008e4:	3501      	adds	r5, #1
 80008e6:	2dff      	cmp	r5, #255	@ 0xff
 80008e8:	d100      	bne.n	80008ec <__aeabi_fadd+0x27c>
 80008ea:	e73e      	b.n	800076a <__aeabi_fadd+0xfa>
 80008ec:	2301      	movs	r3, #1
 80008ee:	494d      	ldr	r1, [pc, #308]	@ (8000a24 <__aeabi_fadd+0x3b4>)
 80008f0:	0872      	lsrs	r2, r6, #1
 80008f2:	4033      	ands	r3, r6
 80008f4:	400a      	ands	r2, r1
 80008f6:	431a      	orrs	r2, r3
 80008f8:	0016      	movs	r6, r2
 80008fa:	0753      	lsls	r3, r2, #29
 80008fc:	d004      	beq.n	8000908 <__aeabi_fadd+0x298>
 80008fe:	230f      	movs	r3, #15
 8000900:	4013      	ands	r3, r2
 8000902:	2b04      	cmp	r3, #4
 8000904:	d000      	beq.n	8000908 <__aeabi_fadd+0x298>
 8000906:	e72a      	b.n	800075e <__aeabi_fadd+0xee>
 8000908:	0173      	lsls	r3, r6, #5
 800090a:	d500      	bpl.n	800090e <__aeabi_fadd+0x29e>
 800090c:	e72a      	b.n	8000764 <__aeabi_fadd+0xf4>
 800090e:	002b      	movs	r3, r5
 8000910:	08f7      	lsrs	r7, r6, #3
 8000912:	e6f7      	b.n	8000704 <__aeabi_fadd+0x94>
 8000914:	2bff      	cmp	r3, #255	@ 0xff
 8000916:	d100      	bne.n	800091a <__aeabi_fadd+0x2aa>
 8000918:	e727      	b.n	800076a <__aeabi_fadd+0xfa>
 800091a:	1871      	adds	r1, r6, r1
 800091c:	0849      	lsrs	r1, r1, #1
 800091e:	074a      	lsls	r2, r1, #29
 8000920:	d02f      	beq.n	8000982 <__aeabi_fadd+0x312>
 8000922:	220f      	movs	r2, #15
 8000924:	400a      	ands	r2, r1
 8000926:	2a04      	cmp	r2, #4
 8000928:	d02b      	beq.n	8000982 <__aeabi_fadd+0x312>
 800092a:	1d0e      	adds	r6, r1, #4
 800092c:	e6e6      	b.n	80006fc <__aeabi_fadd+0x8c>
 800092e:	2aff      	cmp	r2, #255	@ 0xff
 8000930:	d08d      	beq.n	800084e <__aeabi_fadd+0x1de>
 8000932:	2080      	movs	r0, #128	@ 0x80
 8000934:	04c0      	lsls	r0, r0, #19
 8000936:	4306      	orrs	r6, r0
 8000938:	2b1b      	cmp	r3, #27
 800093a:	dd24      	ble.n	8000986 <__aeabi_fadd+0x316>
 800093c:	0013      	movs	r3, r2
 800093e:	1d4e      	adds	r6, r1, #5
 8000940:	e6dc      	b.n	80006fc <__aeabi_fadd+0x8c>
 8000942:	464c      	mov	r4, r9
 8000944:	1b8f      	subs	r7, r1, r6
 8000946:	e6f9      	b.n	800073c <__aeabi_fadd+0xcc>
 8000948:	464c      	mov	r4, r9
 800094a:	000e      	movs	r6, r1
 800094c:	e6d6      	b.n	80006fc <__aeabi_fadd+0x8c>
 800094e:	2e00      	cmp	r6, #0
 8000950:	d149      	bne.n	80009e6 <__aeabi_fadd+0x376>
 8000952:	2900      	cmp	r1, #0
 8000954:	d068      	beq.n	8000a28 <__aeabi_fadd+0x3b8>
 8000956:	4667      	mov	r7, ip
 8000958:	464c      	mov	r4, r9
 800095a:	e77c      	b.n	8000856 <__aeabi_fadd+0x1e6>
 800095c:	1870      	adds	r0, r6, r1
 800095e:	0143      	lsls	r3, r0, #5
 8000960:	d574      	bpl.n	8000a4c <__aeabi_fadd+0x3dc>
 8000962:	4930      	ldr	r1, [pc, #192]	@ (8000a24 <__aeabi_fadd+0x3b4>)
 8000964:	0840      	lsrs	r0, r0, #1
 8000966:	4001      	ands	r1, r0
 8000968:	0743      	lsls	r3, r0, #29
 800096a:	d009      	beq.n	8000980 <__aeabi_fadd+0x310>
 800096c:	230f      	movs	r3, #15
 800096e:	4003      	ands	r3, r0
 8000970:	2b04      	cmp	r3, #4
 8000972:	d005      	beq.n	8000980 <__aeabi_fadd+0x310>
 8000974:	2302      	movs	r3, #2
 8000976:	1d0e      	adds	r6, r1, #4
 8000978:	e6c0      	b.n	80006fc <__aeabi_fadd+0x8c>
 800097a:	2301      	movs	r3, #1
 800097c:	08cf      	lsrs	r7, r1, #3
 800097e:	e6c1      	b.n	8000704 <__aeabi_fadd+0x94>
 8000980:	2302      	movs	r3, #2
 8000982:	08cf      	lsrs	r7, r1, #3
 8000984:	e6be      	b.n	8000704 <__aeabi_fadd+0x94>
 8000986:	2520      	movs	r5, #32
 8000988:	0030      	movs	r0, r6
 800098a:	40d8      	lsrs	r0, r3
 800098c:	1aeb      	subs	r3, r5, r3
 800098e:	409e      	lsls	r6, r3
 8000990:	0033      	movs	r3, r6
 8000992:	1e5d      	subs	r5, r3, #1
 8000994:	41ab      	sbcs	r3, r5
 8000996:	4303      	orrs	r3, r0
 8000998:	0015      	movs	r5, r2
 800099a:	185e      	adds	r6, r3, r1
 800099c:	e7a0      	b.n	80008e0 <__aeabi_fadd+0x270>
 800099e:	2900      	cmp	r1, #0
 80009a0:	d100      	bne.n	80009a4 <__aeabi_fadd+0x334>
 80009a2:	e765      	b.n	8000870 <__aeabi_fadd+0x200>
 80009a4:	464c      	mov	r4, r9
 80009a6:	4667      	mov	r7, ip
 80009a8:	e6ac      	b.n	8000704 <__aeabi_fadd+0x94>
 80009aa:	1b8f      	subs	r7, r1, r6
 80009ac:	017b      	lsls	r3, r7, #5
 80009ae:	d52e      	bpl.n	8000a0e <__aeabi_fadd+0x39e>
 80009b0:	01bf      	lsls	r7, r7, #6
 80009b2:	09bf      	lsrs	r7, r7, #6
 80009b4:	0038      	movs	r0, r7
 80009b6:	f000 fe8f 	bl	80016d8 <__clzsi2>
 80009ba:	003b      	movs	r3, r7
 80009bc:	3805      	subs	r0, #5
 80009be:	4083      	lsls	r3, r0
 80009c0:	464c      	mov	r4, r9
 80009c2:	3501      	adds	r5, #1
 80009c4:	e710      	b.n	80007e8 <__aeabi_fadd+0x178>
 80009c6:	2e00      	cmp	r6, #0
 80009c8:	d100      	bne.n	80009cc <__aeabi_fadd+0x35c>
 80009ca:	e740      	b.n	800084e <__aeabi_fadd+0x1de>
 80009cc:	2900      	cmp	r1, #0
 80009ce:	d100      	bne.n	80009d2 <__aeabi_fadd+0x362>
 80009d0:	e741      	b.n	8000856 <__aeabi_fadd+0x1e6>
 80009d2:	2380      	movs	r3, #128	@ 0x80
 80009d4:	03db      	lsls	r3, r3, #15
 80009d6:	429f      	cmp	r7, r3
 80009d8:	d200      	bcs.n	80009dc <__aeabi_fadd+0x36c>
 80009da:	e73c      	b.n	8000856 <__aeabi_fadd+0x1e6>
 80009dc:	459c      	cmp	ip, r3
 80009de:	d300      	bcc.n	80009e2 <__aeabi_fadd+0x372>
 80009e0:	e739      	b.n	8000856 <__aeabi_fadd+0x1e6>
 80009e2:	4667      	mov	r7, ip
 80009e4:	e737      	b.n	8000856 <__aeabi_fadd+0x1e6>
 80009e6:	2900      	cmp	r1, #0
 80009e8:	d100      	bne.n	80009ec <__aeabi_fadd+0x37c>
 80009ea:	e734      	b.n	8000856 <__aeabi_fadd+0x1e6>
 80009ec:	2380      	movs	r3, #128	@ 0x80
 80009ee:	03db      	lsls	r3, r3, #15
 80009f0:	429f      	cmp	r7, r3
 80009f2:	d200      	bcs.n	80009f6 <__aeabi_fadd+0x386>
 80009f4:	e72f      	b.n	8000856 <__aeabi_fadd+0x1e6>
 80009f6:	459c      	cmp	ip, r3
 80009f8:	d300      	bcc.n	80009fc <__aeabi_fadd+0x38c>
 80009fa:	e72c      	b.n	8000856 <__aeabi_fadd+0x1e6>
 80009fc:	464c      	mov	r4, r9
 80009fe:	4667      	mov	r7, ip
 8000a00:	e729      	b.n	8000856 <__aeabi_fadd+0x1e6>
 8000a02:	2900      	cmp	r1, #0
 8000a04:	d100      	bne.n	8000a08 <__aeabi_fadd+0x398>
 8000a06:	e734      	b.n	8000872 <__aeabi_fadd+0x202>
 8000a08:	2300      	movs	r3, #0
 8000a0a:	08cf      	lsrs	r7, r1, #3
 8000a0c:	e67a      	b.n	8000704 <__aeabi_fadd+0x94>
 8000a0e:	464c      	mov	r4, r9
 8000a10:	2301      	movs	r3, #1
 8000a12:	08ff      	lsrs	r7, r7, #3
 8000a14:	e676      	b.n	8000704 <__aeabi_fadd+0x94>
 8000a16:	2f00      	cmp	r7, #0
 8000a18:	d100      	bne.n	8000a1c <__aeabi_fadd+0x3ac>
 8000a1a:	e729      	b.n	8000870 <__aeabi_fadd+0x200>
 8000a1c:	08ff      	lsrs	r7, r7, #3
 8000a1e:	e671      	b.n	8000704 <__aeabi_fadd+0x94>
 8000a20:	fbffffff 	.word	0xfbffffff
 8000a24:	7dffffff 	.word	0x7dffffff
 8000a28:	2280      	movs	r2, #128	@ 0x80
 8000a2a:	2400      	movs	r4, #0
 8000a2c:	20ff      	movs	r0, #255	@ 0xff
 8000a2e:	03d2      	lsls	r2, r2, #15
 8000a30:	e69d      	b.n	800076e <__aeabi_fadd+0xfe>
 8000a32:	2300      	movs	r3, #0
 8000a34:	e666      	b.n	8000704 <__aeabi_fadd+0x94>
 8000a36:	2300      	movs	r3, #0
 8000a38:	08d7      	lsrs	r7, r2, #3
 8000a3a:	e663      	b.n	8000704 <__aeabi_fadd+0x94>
 8000a3c:	2001      	movs	r0, #1
 8000a3e:	0172      	lsls	r2, r6, #5
 8000a40:	d500      	bpl.n	8000a44 <__aeabi_fadd+0x3d4>
 8000a42:	e6e7      	b.n	8000814 <__aeabi_fadd+0x1a4>
 8000a44:	0031      	movs	r1, r6
 8000a46:	2300      	movs	r3, #0
 8000a48:	08cf      	lsrs	r7, r1, #3
 8000a4a:	e65b      	b.n	8000704 <__aeabi_fadd+0x94>
 8000a4c:	2301      	movs	r3, #1
 8000a4e:	08c7      	lsrs	r7, r0, #3
 8000a50:	e658      	b.n	8000704 <__aeabi_fadd+0x94>
 8000a52:	46c0      	nop			@ (mov r8, r8)

08000a54 <__aeabi_fdiv>:
 8000a54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a56:	4646      	mov	r6, r8
 8000a58:	464f      	mov	r7, r9
 8000a5a:	46d6      	mov	lr, sl
 8000a5c:	0245      	lsls	r5, r0, #9
 8000a5e:	b5c0      	push	{r6, r7, lr}
 8000a60:	0fc3      	lsrs	r3, r0, #31
 8000a62:	0047      	lsls	r7, r0, #1
 8000a64:	4698      	mov	r8, r3
 8000a66:	1c0e      	adds	r6, r1, #0
 8000a68:	0a6d      	lsrs	r5, r5, #9
 8000a6a:	0e3f      	lsrs	r7, r7, #24
 8000a6c:	d05b      	beq.n	8000b26 <__aeabi_fdiv+0xd2>
 8000a6e:	2fff      	cmp	r7, #255	@ 0xff
 8000a70:	d021      	beq.n	8000ab6 <__aeabi_fdiv+0x62>
 8000a72:	2380      	movs	r3, #128	@ 0x80
 8000a74:	00ed      	lsls	r5, r5, #3
 8000a76:	04db      	lsls	r3, r3, #19
 8000a78:	431d      	orrs	r5, r3
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	4699      	mov	r9, r3
 8000a7e:	469a      	mov	sl, r3
 8000a80:	3f7f      	subs	r7, #127	@ 0x7f
 8000a82:	0274      	lsls	r4, r6, #9
 8000a84:	0073      	lsls	r3, r6, #1
 8000a86:	0a64      	lsrs	r4, r4, #9
 8000a88:	0e1b      	lsrs	r3, r3, #24
 8000a8a:	0ff6      	lsrs	r6, r6, #31
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d020      	beq.n	8000ad2 <__aeabi_fdiv+0x7e>
 8000a90:	2bff      	cmp	r3, #255	@ 0xff
 8000a92:	d043      	beq.n	8000b1c <__aeabi_fdiv+0xc8>
 8000a94:	2280      	movs	r2, #128	@ 0x80
 8000a96:	2000      	movs	r0, #0
 8000a98:	00e4      	lsls	r4, r4, #3
 8000a9a:	04d2      	lsls	r2, r2, #19
 8000a9c:	4314      	orrs	r4, r2
 8000a9e:	3b7f      	subs	r3, #127	@ 0x7f
 8000aa0:	4642      	mov	r2, r8
 8000aa2:	1aff      	subs	r7, r7, r3
 8000aa4:	464b      	mov	r3, r9
 8000aa6:	4072      	eors	r2, r6
 8000aa8:	2b0f      	cmp	r3, #15
 8000aaa:	d900      	bls.n	8000aae <__aeabi_fdiv+0x5a>
 8000aac:	e09d      	b.n	8000bea <__aeabi_fdiv+0x196>
 8000aae:	4971      	ldr	r1, [pc, #452]	@ (8000c74 <__aeabi_fdiv+0x220>)
 8000ab0:	009b      	lsls	r3, r3, #2
 8000ab2:	58cb      	ldr	r3, [r1, r3]
 8000ab4:	469f      	mov	pc, r3
 8000ab6:	2d00      	cmp	r5, #0
 8000ab8:	d15a      	bne.n	8000b70 <__aeabi_fdiv+0x11c>
 8000aba:	2308      	movs	r3, #8
 8000abc:	4699      	mov	r9, r3
 8000abe:	3b06      	subs	r3, #6
 8000ac0:	0274      	lsls	r4, r6, #9
 8000ac2:	469a      	mov	sl, r3
 8000ac4:	0073      	lsls	r3, r6, #1
 8000ac6:	27ff      	movs	r7, #255	@ 0xff
 8000ac8:	0a64      	lsrs	r4, r4, #9
 8000aca:	0e1b      	lsrs	r3, r3, #24
 8000acc:	0ff6      	lsrs	r6, r6, #31
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d1de      	bne.n	8000a90 <__aeabi_fdiv+0x3c>
 8000ad2:	2c00      	cmp	r4, #0
 8000ad4:	d13b      	bne.n	8000b4e <__aeabi_fdiv+0xfa>
 8000ad6:	2301      	movs	r3, #1
 8000ad8:	4642      	mov	r2, r8
 8000ada:	4649      	mov	r1, r9
 8000adc:	4072      	eors	r2, r6
 8000ade:	4319      	orrs	r1, r3
 8000ae0:	290e      	cmp	r1, #14
 8000ae2:	d818      	bhi.n	8000b16 <__aeabi_fdiv+0xc2>
 8000ae4:	4864      	ldr	r0, [pc, #400]	@ (8000c78 <__aeabi_fdiv+0x224>)
 8000ae6:	0089      	lsls	r1, r1, #2
 8000ae8:	5841      	ldr	r1, [r0, r1]
 8000aea:	468f      	mov	pc, r1
 8000aec:	4653      	mov	r3, sl
 8000aee:	2b02      	cmp	r3, #2
 8000af0:	d100      	bne.n	8000af4 <__aeabi_fdiv+0xa0>
 8000af2:	e0b8      	b.n	8000c66 <__aeabi_fdiv+0x212>
 8000af4:	2b03      	cmp	r3, #3
 8000af6:	d06e      	beq.n	8000bd6 <__aeabi_fdiv+0x182>
 8000af8:	4642      	mov	r2, r8
 8000afa:	002c      	movs	r4, r5
 8000afc:	2b01      	cmp	r3, #1
 8000afe:	d140      	bne.n	8000b82 <__aeabi_fdiv+0x12e>
 8000b00:	2000      	movs	r0, #0
 8000b02:	2400      	movs	r4, #0
 8000b04:	05c0      	lsls	r0, r0, #23
 8000b06:	4320      	orrs	r0, r4
 8000b08:	07d2      	lsls	r2, r2, #31
 8000b0a:	4310      	orrs	r0, r2
 8000b0c:	bce0      	pop	{r5, r6, r7}
 8000b0e:	46ba      	mov	sl, r7
 8000b10:	46b1      	mov	r9, r6
 8000b12:	46a8      	mov	r8, r5
 8000b14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b16:	20ff      	movs	r0, #255	@ 0xff
 8000b18:	2400      	movs	r4, #0
 8000b1a:	e7f3      	b.n	8000b04 <__aeabi_fdiv+0xb0>
 8000b1c:	2c00      	cmp	r4, #0
 8000b1e:	d120      	bne.n	8000b62 <__aeabi_fdiv+0x10e>
 8000b20:	2302      	movs	r3, #2
 8000b22:	3fff      	subs	r7, #255	@ 0xff
 8000b24:	e7d8      	b.n	8000ad8 <__aeabi_fdiv+0x84>
 8000b26:	2d00      	cmp	r5, #0
 8000b28:	d105      	bne.n	8000b36 <__aeabi_fdiv+0xe2>
 8000b2a:	2304      	movs	r3, #4
 8000b2c:	4699      	mov	r9, r3
 8000b2e:	3b03      	subs	r3, #3
 8000b30:	2700      	movs	r7, #0
 8000b32:	469a      	mov	sl, r3
 8000b34:	e7a5      	b.n	8000a82 <__aeabi_fdiv+0x2e>
 8000b36:	0028      	movs	r0, r5
 8000b38:	f000 fdce 	bl	80016d8 <__clzsi2>
 8000b3c:	2776      	movs	r7, #118	@ 0x76
 8000b3e:	1f43      	subs	r3, r0, #5
 8000b40:	409d      	lsls	r5, r3
 8000b42:	2300      	movs	r3, #0
 8000b44:	427f      	negs	r7, r7
 8000b46:	4699      	mov	r9, r3
 8000b48:	469a      	mov	sl, r3
 8000b4a:	1a3f      	subs	r7, r7, r0
 8000b4c:	e799      	b.n	8000a82 <__aeabi_fdiv+0x2e>
 8000b4e:	0020      	movs	r0, r4
 8000b50:	f000 fdc2 	bl	80016d8 <__clzsi2>
 8000b54:	1f43      	subs	r3, r0, #5
 8000b56:	409c      	lsls	r4, r3
 8000b58:	2376      	movs	r3, #118	@ 0x76
 8000b5a:	425b      	negs	r3, r3
 8000b5c:	1a1b      	subs	r3, r3, r0
 8000b5e:	2000      	movs	r0, #0
 8000b60:	e79e      	b.n	8000aa0 <__aeabi_fdiv+0x4c>
 8000b62:	2303      	movs	r3, #3
 8000b64:	464a      	mov	r2, r9
 8000b66:	431a      	orrs	r2, r3
 8000b68:	4691      	mov	r9, r2
 8000b6a:	2003      	movs	r0, #3
 8000b6c:	33fc      	adds	r3, #252	@ 0xfc
 8000b6e:	e797      	b.n	8000aa0 <__aeabi_fdiv+0x4c>
 8000b70:	230c      	movs	r3, #12
 8000b72:	4699      	mov	r9, r3
 8000b74:	3b09      	subs	r3, #9
 8000b76:	27ff      	movs	r7, #255	@ 0xff
 8000b78:	469a      	mov	sl, r3
 8000b7a:	e782      	b.n	8000a82 <__aeabi_fdiv+0x2e>
 8000b7c:	2803      	cmp	r0, #3
 8000b7e:	d02c      	beq.n	8000bda <__aeabi_fdiv+0x186>
 8000b80:	0032      	movs	r2, r6
 8000b82:	0038      	movs	r0, r7
 8000b84:	307f      	adds	r0, #127	@ 0x7f
 8000b86:	2800      	cmp	r0, #0
 8000b88:	dd47      	ble.n	8000c1a <__aeabi_fdiv+0x1c6>
 8000b8a:	0763      	lsls	r3, r4, #29
 8000b8c:	d004      	beq.n	8000b98 <__aeabi_fdiv+0x144>
 8000b8e:	230f      	movs	r3, #15
 8000b90:	4023      	ands	r3, r4
 8000b92:	2b04      	cmp	r3, #4
 8000b94:	d000      	beq.n	8000b98 <__aeabi_fdiv+0x144>
 8000b96:	3404      	adds	r4, #4
 8000b98:	0123      	lsls	r3, r4, #4
 8000b9a:	d503      	bpl.n	8000ba4 <__aeabi_fdiv+0x150>
 8000b9c:	0038      	movs	r0, r7
 8000b9e:	4b37      	ldr	r3, [pc, #220]	@ (8000c7c <__aeabi_fdiv+0x228>)
 8000ba0:	3080      	adds	r0, #128	@ 0x80
 8000ba2:	401c      	ands	r4, r3
 8000ba4:	28fe      	cmp	r0, #254	@ 0xfe
 8000ba6:	dcb6      	bgt.n	8000b16 <__aeabi_fdiv+0xc2>
 8000ba8:	01a4      	lsls	r4, r4, #6
 8000baa:	0a64      	lsrs	r4, r4, #9
 8000bac:	b2c0      	uxtb	r0, r0
 8000bae:	e7a9      	b.n	8000b04 <__aeabi_fdiv+0xb0>
 8000bb0:	2480      	movs	r4, #128	@ 0x80
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	20ff      	movs	r0, #255	@ 0xff
 8000bb6:	03e4      	lsls	r4, r4, #15
 8000bb8:	e7a4      	b.n	8000b04 <__aeabi_fdiv+0xb0>
 8000bba:	2380      	movs	r3, #128	@ 0x80
 8000bbc:	03db      	lsls	r3, r3, #15
 8000bbe:	421d      	tst	r5, r3
 8000bc0:	d001      	beq.n	8000bc6 <__aeabi_fdiv+0x172>
 8000bc2:	421c      	tst	r4, r3
 8000bc4:	d00b      	beq.n	8000bde <__aeabi_fdiv+0x18a>
 8000bc6:	2480      	movs	r4, #128	@ 0x80
 8000bc8:	03e4      	lsls	r4, r4, #15
 8000bca:	432c      	orrs	r4, r5
 8000bcc:	0264      	lsls	r4, r4, #9
 8000bce:	4642      	mov	r2, r8
 8000bd0:	20ff      	movs	r0, #255	@ 0xff
 8000bd2:	0a64      	lsrs	r4, r4, #9
 8000bd4:	e796      	b.n	8000b04 <__aeabi_fdiv+0xb0>
 8000bd6:	4646      	mov	r6, r8
 8000bd8:	002c      	movs	r4, r5
 8000bda:	2380      	movs	r3, #128	@ 0x80
 8000bdc:	03db      	lsls	r3, r3, #15
 8000bde:	431c      	orrs	r4, r3
 8000be0:	0264      	lsls	r4, r4, #9
 8000be2:	0032      	movs	r2, r6
 8000be4:	20ff      	movs	r0, #255	@ 0xff
 8000be6:	0a64      	lsrs	r4, r4, #9
 8000be8:	e78c      	b.n	8000b04 <__aeabi_fdiv+0xb0>
 8000bea:	016d      	lsls	r5, r5, #5
 8000bec:	0160      	lsls	r0, r4, #5
 8000bee:	4285      	cmp	r5, r0
 8000bf0:	d22d      	bcs.n	8000c4e <__aeabi_fdiv+0x1fa>
 8000bf2:	231b      	movs	r3, #27
 8000bf4:	2400      	movs	r4, #0
 8000bf6:	3f01      	subs	r7, #1
 8000bf8:	2601      	movs	r6, #1
 8000bfa:	0029      	movs	r1, r5
 8000bfc:	0064      	lsls	r4, r4, #1
 8000bfe:	006d      	lsls	r5, r5, #1
 8000c00:	2900      	cmp	r1, #0
 8000c02:	db01      	blt.n	8000c08 <__aeabi_fdiv+0x1b4>
 8000c04:	4285      	cmp	r5, r0
 8000c06:	d301      	bcc.n	8000c0c <__aeabi_fdiv+0x1b8>
 8000c08:	1a2d      	subs	r5, r5, r0
 8000c0a:	4334      	orrs	r4, r6
 8000c0c:	3b01      	subs	r3, #1
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d1f3      	bne.n	8000bfa <__aeabi_fdiv+0x1a6>
 8000c12:	1e6b      	subs	r3, r5, #1
 8000c14:	419d      	sbcs	r5, r3
 8000c16:	432c      	orrs	r4, r5
 8000c18:	e7b3      	b.n	8000b82 <__aeabi_fdiv+0x12e>
 8000c1a:	2301      	movs	r3, #1
 8000c1c:	1a1b      	subs	r3, r3, r0
 8000c1e:	2b1b      	cmp	r3, #27
 8000c20:	dd00      	ble.n	8000c24 <__aeabi_fdiv+0x1d0>
 8000c22:	e76d      	b.n	8000b00 <__aeabi_fdiv+0xac>
 8000c24:	0021      	movs	r1, r4
 8000c26:	379e      	adds	r7, #158	@ 0x9e
 8000c28:	40d9      	lsrs	r1, r3
 8000c2a:	40bc      	lsls	r4, r7
 8000c2c:	000b      	movs	r3, r1
 8000c2e:	1e61      	subs	r1, r4, #1
 8000c30:	418c      	sbcs	r4, r1
 8000c32:	4323      	orrs	r3, r4
 8000c34:	0759      	lsls	r1, r3, #29
 8000c36:	d004      	beq.n	8000c42 <__aeabi_fdiv+0x1ee>
 8000c38:	210f      	movs	r1, #15
 8000c3a:	4019      	ands	r1, r3
 8000c3c:	2904      	cmp	r1, #4
 8000c3e:	d000      	beq.n	8000c42 <__aeabi_fdiv+0x1ee>
 8000c40:	3304      	adds	r3, #4
 8000c42:	0159      	lsls	r1, r3, #5
 8000c44:	d413      	bmi.n	8000c6e <__aeabi_fdiv+0x21a>
 8000c46:	019b      	lsls	r3, r3, #6
 8000c48:	2000      	movs	r0, #0
 8000c4a:	0a5c      	lsrs	r4, r3, #9
 8000c4c:	e75a      	b.n	8000b04 <__aeabi_fdiv+0xb0>
 8000c4e:	231a      	movs	r3, #26
 8000c50:	2401      	movs	r4, #1
 8000c52:	1a2d      	subs	r5, r5, r0
 8000c54:	e7d0      	b.n	8000bf8 <__aeabi_fdiv+0x1a4>
 8000c56:	1e98      	subs	r0, r3, #2
 8000c58:	4243      	negs	r3, r0
 8000c5a:	4158      	adcs	r0, r3
 8000c5c:	4240      	negs	r0, r0
 8000c5e:	0032      	movs	r2, r6
 8000c60:	2400      	movs	r4, #0
 8000c62:	b2c0      	uxtb	r0, r0
 8000c64:	e74e      	b.n	8000b04 <__aeabi_fdiv+0xb0>
 8000c66:	4642      	mov	r2, r8
 8000c68:	20ff      	movs	r0, #255	@ 0xff
 8000c6a:	2400      	movs	r4, #0
 8000c6c:	e74a      	b.n	8000b04 <__aeabi_fdiv+0xb0>
 8000c6e:	2001      	movs	r0, #1
 8000c70:	2400      	movs	r4, #0
 8000c72:	e747      	b.n	8000b04 <__aeabi_fdiv+0xb0>
 8000c74:	08008da4 	.word	0x08008da4
 8000c78:	08008de4 	.word	0x08008de4
 8000c7c:	f7ffffff 	.word	0xf7ffffff

08000c80 <__eqsf2>:
 8000c80:	b570      	push	{r4, r5, r6, lr}
 8000c82:	0042      	lsls	r2, r0, #1
 8000c84:	024e      	lsls	r6, r1, #9
 8000c86:	004c      	lsls	r4, r1, #1
 8000c88:	0245      	lsls	r5, r0, #9
 8000c8a:	0a6d      	lsrs	r5, r5, #9
 8000c8c:	0e12      	lsrs	r2, r2, #24
 8000c8e:	0fc3      	lsrs	r3, r0, #31
 8000c90:	0a76      	lsrs	r6, r6, #9
 8000c92:	0e24      	lsrs	r4, r4, #24
 8000c94:	0fc9      	lsrs	r1, r1, #31
 8000c96:	2aff      	cmp	r2, #255	@ 0xff
 8000c98:	d010      	beq.n	8000cbc <__eqsf2+0x3c>
 8000c9a:	2cff      	cmp	r4, #255	@ 0xff
 8000c9c:	d00c      	beq.n	8000cb8 <__eqsf2+0x38>
 8000c9e:	2001      	movs	r0, #1
 8000ca0:	42a2      	cmp	r2, r4
 8000ca2:	d10a      	bne.n	8000cba <__eqsf2+0x3a>
 8000ca4:	42b5      	cmp	r5, r6
 8000ca6:	d108      	bne.n	8000cba <__eqsf2+0x3a>
 8000ca8:	428b      	cmp	r3, r1
 8000caa:	d00f      	beq.n	8000ccc <__eqsf2+0x4c>
 8000cac:	2a00      	cmp	r2, #0
 8000cae:	d104      	bne.n	8000cba <__eqsf2+0x3a>
 8000cb0:	0028      	movs	r0, r5
 8000cb2:	1e43      	subs	r3, r0, #1
 8000cb4:	4198      	sbcs	r0, r3
 8000cb6:	e000      	b.n	8000cba <__eqsf2+0x3a>
 8000cb8:	2001      	movs	r0, #1
 8000cba:	bd70      	pop	{r4, r5, r6, pc}
 8000cbc:	2001      	movs	r0, #1
 8000cbe:	2cff      	cmp	r4, #255	@ 0xff
 8000cc0:	d1fb      	bne.n	8000cba <__eqsf2+0x3a>
 8000cc2:	4335      	orrs	r5, r6
 8000cc4:	d1f9      	bne.n	8000cba <__eqsf2+0x3a>
 8000cc6:	404b      	eors	r3, r1
 8000cc8:	0018      	movs	r0, r3
 8000cca:	e7f6      	b.n	8000cba <__eqsf2+0x3a>
 8000ccc:	2000      	movs	r0, #0
 8000cce:	e7f4      	b.n	8000cba <__eqsf2+0x3a>

08000cd0 <__gesf2>:
 8000cd0:	b530      	push	{r4, r5, lr}
 8000cd2:	0042      	lsls	r2, r0, #1
 8000cd4:	0244      	lsls	r4, r0, #9
 8000cd6:	024d      	lsls	r5, r1, #9
 8000cd8:	0fc3      	lsrs	r3, r0, #31
 8000cda:	0048      	lsls	r0, r1, #1
 8000cdc:	0a64      	lsrs	r4, r4, #9
 8000cde:	0e12      	lsrs	r2, r2, #24
 8000ce0:	0a6d      	lsrs	r5, r5, #9
 8000ce2:	0e00      	lsrs	r0, r0, #24
 8000ce4:	0fc9      	lsrs	r1, r1, #31
 8000ce6:	2aff      	cmp	r2, #255	@ 0xff
 8000ce8:	d018      	beq.n	8000d1c <__gesf2+0x4c>
 8000cea:	28ff      	cmp	r0, #255	@ 0xff
 8000cec:	d00a      	beq.n	8000d04 <__gesf2+0x34>
 8000cee:	2a00      	cmp	r2, #0
 8000cf0:	d11e      	bne.n	8000d30 <__gesf2+0x60>
 8000cf2:	2800      	cmp	r0, #0
 8000cf4:	d10a      	bne.n	8000d0c <__gesf2+0x3c>
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	d029      	beq.n	8000d4e <__gesf2+0x7e>
 8000cfa:	2c00      	cmp	r4, #0
 8000cfc:	d12d      	bne.n	8000d5a <__gesf2+0x8a>
 8000cfe:	0048      	lsls	r0, r1, #1
 8000d00:	3801      	subs	r0, #1
 8000d02:	bd30      	pop	{r4, r5, pc}
 8000d04:	2d00      	cmp	r5, #0
 8000d06:	d125      	bne.n	8000d54 <__gesf2+0x84>
 8000d08:	2a00      	cmp	r2, #0
 8000d0a:	d101      	bne.n	8000d10 <__gesf2+0x40>
 8000d0c:	2c00      	cmp	r4, #0
 8000d0e:	d0f6      	beq.n	8000cfe <__gesf2+0x2e>
 8000d10:	428b      	cmp	r3, r1
 8000d12:	d019      	beq.n	8000d48 <__gesf2+0x78>
 8000d14:	2001      	movs	r0, #1
 8000d16:	425b      	negs	r3, r3
 8000d18:	4318      	orrs	r0, r3
 8000d1a:	e7f2      	b.n	8000d02 <__gesf2+0x32>
 8000d1c:	2c00      	cmp	r4, #0
 8000d1e:	d119      	bne.n	8000d54 <__gesf2+0x84>
 8000d20:	28ff      	cmp	r0, #255	@ 0xff
 8000d22:	d1f7      	bne.n	8000d14 <__gesf2+0x44>
 8000d24:	2d00      	cmp	r5, #0
 8000d26:	d115      	bne.n	8000d54 <__gesf2+0x84>
 8000d28:	2000      	movs	r0, #0
 8000d2a:	428b      	cmp	r3, r1
 8000d2c:	d1f2      	bne.n	8000d14 <__gesf2+0x44>
 8000d2e:	e7e8      	b.n	8000d02 <__gesf2+0x32>
 8000d30:	2800      	cmp	r0, #0
 8000d32:	d0ef      	beq.n	8000d14 <__gesf2+0x44>
 8000d34:	428b      	cmp	r3, r1
 8000d36:	d1ed      	bne.n	8000d14 <__gesf2+0x44>
 8000d38:	4282      	cmp	r2, r0
 8000d3a:	dceb      	bgt.n	8000d14 <__gesf2+0x44>
 8000d3c:	db04      	blt.n	8000d48 <__gesf2+0x78>
 8000d3e:	42ac      	cmp	r4, r5
 8000d40:	d8e8      	bhi.n	8000d14 <__gesf2+0x44>
 8000d42:	2000      	movs	r0, #0
 8000d44:	42ac      	cmp	r4, r5
 8000d46:	d2dc      	bcs.n	8000d02 <__gesf2+0x32>
 8000d48:	0058      	lsls	r0, r3, #1
 8000d4a:	3801      	subs	r0, #1
 8000d4c:	e7d9      	b.n	8000d02 <__gesf2+0x32>
 8000d4e:	2c00      	cmp	r4, #0
 8000d50:	d0d7      	beq.n	8000d02 <__gesf2+0x32>
 8000d52:	e7df      	b.n	8000d14 <__gesf2+0x44>
 8000d54:	2002      	movs	r0, #2
 8000d56:	4240      	negs	r0, r0
 8000d58:	e7d3      	b.n	8000d02 <__gesf2+0x32>
 8000d5a:	428b      	cmp	r3, r1
 8000d5c:	d1da      	bne.n	8000d14 <__gesf2+0x44>
 8000d5e:	e7ee      	b.n	8000d3e <__gesf2+0x6e>

08000d60 <__lesf2>:
 8000d60:	b530      	push	{r4, r5, lr}
 8000d62:	0042      	lsls	r2, r0, #1
 8000d64:	0244      	lsls	r4, r0, #9
 8000d66:	024d      	lsls	r5, r1, #9
 8000d68:	0fc3      	lsrs	r3, r0, #31
 8000d6a:	0048      	lsls	r0, r1, #1
 8000d6c:	0a64      	lsrs	r4, r4, #9
 8000d6e:	0e12      	lsrs	r2, r2, #24
 8000d70:	0a6d      	lsrs	r5, r5, #9
 8000d72:	0e00      	lsrs	r0, r0, #24
 8000d74:	0fc9      	lsrs	r1, r1, #31
 8000d76:	2aff      	cmp	r2, #255	@ 0xff
 8000d78:	d017      	beq.n	8000daa <__lesf2+0x4a>
 8000d7a:	28ff      	cmp	r0, #255	@ 0xff
 8000d7c:	d00a      	beq.n	8000d94 <__lesf2+0x34>
 8000d7e:	2a00      	cmp	r2, #0
 8000d80:	d11b      	bne.n	8000dba <__lesf2+0x5a>
 8000d82:	2800      	cmp	r0, #0
 8000d84:	d10a      	bne.n	8000d9c <__lesf2+0x3c>
 8000d86:	2d00      	cmp	r5, #0
 8000d88:	d01d      	beq.n	8000dc6 <__lesf2+0x66>
 8000d8a:	2c00      	cmp	r4, #0
 8000d8c:	d12d      	bne.n	8000dea <__lesf2+0x8a>
 8000d8e:	0048      	lsls	r0, r1, #1
 8000d90:	3801      	subs	r0, #1
 8000d92:	e011      	b.n	8000db8 <__lesf2+0x58>
 8000d94:	2d00      	cmp	r5, #0
 8000d96:	d10e      	bne.n	8000db6 <__lesf2+0x56>
 8000d98:	2a00      	cmp	r2, #0
 8000d9a:	d101      	bne.n	8000da0 <__lesf2+0x40>
 8000d9c:	2c00      	cmp	r4, #0
 8000d9e:	d0f6      	beq.n	8000d8e <__lesf2+0x2e>
 8000da0:	428b      	cmp	r3, r1
 8000da2:	d10c      	bne.n	8000dbe <__lesf2+0x5e>
 8000da4:	0058      	lsls	r0, r3, #1
 8000da6:	3801      	subs	r0, #1
 8000da8:	e006      	b.n	8000db8 <__lesf2+0x58>
 8000daa:	2c00      	cmp	r4, #0
 8000dac:	d103      	bne.n	8000db6 <__lesf2+0x56>
 8000dae:	28ff      	cmp	r0, #255	@ 0xff
 8000db0:	d105      	bne.n	8000dbe <__lesf2+0x5e>
 8000db2:	2d00      	cmp	r5, #0
 8000db4:	d015      	beq.n	8000de2 <__lesf2+0x82>
 8000db6:	2002      	movs	r0, #2
 8000db8:	bd30      	pop	{r4, r5, pc}
 8000dba:	2800      	cmp	r0, #0
 8000dbc:	d106      	bne.n	8000dcc <__lesf2+0x6c>
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	425b      	negs	r3, r3
 8000dc2:	4318      	orrs	r0, r3
 8000dc4:	e7f8      	b.n	8000db8 <__lesf2+0x58>
 8000dc6:	2c00      	cmp	r4, #0
 8000dc8:	d0f6      	beq.n	8000db8 <__lesf2+0x58>
 8000dca:	e7f8      	b.n	8000dbe <__lesf2+0x5e>
 8000dcc:	428b      	cmp	r3, r1
 8000dce:	d1f6      	bne.n	8000dbe <__lesf2+0x5e>
 8000dd0:	4282      	cmp	r2, r0
 8000dd2:	dcf4      	bgt.n	8000dbe <__lesf2+0x5e>
 8000dd4:	dbe6      	blt.n	8000da4 <__lesf2+0x44>
 8000dd6:	42ac      	cmp	r4, r5
 8000dd8:	d8f1      	bhi.n	8000dbe <__lesf2+0x5e>
 8000dda:	2000      	movs	r0, #0
 8000ddc:	42ac      	cmp	r4, r5
 8000dde:	d2eb      	bcs.n	8000db8 <__lesf2+0x58>
 8000de0:	e7e0      	b.n	8000da4 <__lesf2+0x44>
 8000de2:	2000      	movs	r0, #0
 8000de4:	428b      	cmp	r3, r1
 8000de6:	d1ea      	bne.n	8000dbe <__lesf2+0x5e>
 8000de8:	e7e6      	b.n	8000db8 <__lesf2+0x58>
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d1e7      	bne.n	8000dbe <__lesf2+0x5e>
 8000dee:	e7f2      	b.n	8000dd6 <__lesf2+0x76>

08000df0 <__aeabi_fmul>:
 8000df0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000df2:	464f      	mov	r7, r9
 8000df4:	4646      	mov	r6, r8
 8000df6:	46d6      	mov	lr, sl
 8000df8:	0044      	lsls	r4, r0, #1
 8000dfa:	b5c0      	push	{r6, r7, lr}
 8000dfc:	0246      	lsls	r6, r0, #9
 8000dfe:	1c0f      	adds	r7, r1, #0
 8000e00:	0a76      	lsrs	r6, r6, #9
 8000e02:	0e24      	lsrs	r4, r4, #24
 8000e04:	0fc5      	lsrs	r5, r0, #31
 8000e06:	2c00      	cmp	r4, #0
 8000e08:	d100      	bne.n	8000e0c <__aeabi_fmul+0x1c>
 8000e0a:	e0da      	b.n	8000fc2 <__aeabi_fmul+0x1d2>
 8000e0c:	2cff      	cmp	r4, #255	@ 0xff
 8000e0e:	d074      	beq.n	8000efa <__aeabi_fmul+0x10a>
 8000e10:	2380      	movs	r3, #128	@ 0x80
 8000e12:	00f6      	lsls	r6, r6, #3
 8000e14:	04db      	lsls	r3, r3, #19
 8000e16:	431e      	orrs	r6, r3
 8000e18:	2300      	movs	r3, #0
 8000e1a:	4699      	mov	r9, r3
 8000e1c:	469a      	mov	sl, r3
 8000e1e:	3c7f      	subs	r4, #127	@ 0x7f
 8000e20:	027b      	lsls	r3, r7, #9
 8000e22:	0a5b      	lsrs	r3, r3, #9
 8000e24:	4698      	mov	r8, r3
 8000e26:	007b      	lsls	r3, r7, #1
 8000e28:	0e1b      	lsrs	r3, r3, #24
 8000e2a:	0fff      	lsrs	r7, r7, #31
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d074      	beq.n	8000f1a <__aeabi_fmul+0x12a>
 8000e30:	2bff      	cmp	r3, #255	@ 0xff
 8000e32:	d100      	bne.n	8000e36 <__aeabi_fmul+0x46>
 8000e34:	e08e      	b.n	8000f54 <__aeabi_fmul+0x164>
 8000e36:	4642      	mov	r2, r8
 8000e38:	2180      	movs	r1, #128	@ 0x80
 8000e3a:	00d2      	lsls	r2, r2, #3
 8000e3c:	04c9      	lsls	r1, r1, #19
 8000e3e:	4311      	orrs	r1, r2
 8000e40:	3b7f      	subs	r3, #127	@ 0x7f
 8000e42:	002a      	movs	r2, r5
 8000e44:	18e4      	adds	r4, r4, r3
 8000e46:	464b      	mov	r3, r9
 8000e48:	407a      	eors	r2, r7
 8000e4a:	4688      	mov	r8, r1
 8000e4c:	b2d2      	uxtb	r2, r2
 8000e4e:	2b0a      	cmp	r3, #10
 8000e50:	dc75      	bgt.n	8000f3e <__aeabi_fmul+0x14e>
 8000e52:	464b      	mov	r3, r9
 8000e54:	2000      	movs	r0, #0
 8000e56:	2b02      	cmp	r3, #2
 8000e58:	dd0f      	ble.n	8000e7a <__aeabi_fmul+0x8a>
 8000e5a:	4649      	mov	r1, r9
 8000e5c:	2301      	movs	r3, #1
 8000e5e:	408b      	lsls	r3, r1
 8000e60:	21a6      	movs	r1, #166	@ 0xa6
 8000e62:	00c9      	lsls	r1, r1, #3
 8000e64:	420b      	tst	r3, r1
 8000e66:	d169      	bne.n	8000f3c <__aeabi_fmul+0x14c>
 8000e68:	2190      	movs	r1, #144	@ 0x90
 8000e6a:	0089      	lsls	r1, r1, #2
 8000e6c:	420b      	tst	r3, r1
 8000e6e:	d000      	beq.n	8000e72 <__aeabi_fmul+0x82>
 8000e70:	e100      	b.n	8001074 <__aeabi_fmul+0x284>
 8000e72:	2188      	movs	r1, #136	@ 0x88
 8000e74:	4219      	tst	r1, r3
 8000e76:	d000      	beq.n	8000e7a <__aeabi_fmul+0x8a>
 8000e78:	e0f5      	b.n	8001066 <__aeabi_fmul+0x276>
 8000e7a:	4641      	mov	r1, r8
 8000e7c:	0409      	lsls	r1, r1, #16
 8000e7e:	0c09      	lsrs	r1, r1, #16
 8000e80:	4643      	mov	r3, r8
 8000e82:	0008      	movs	r0, r1
 8000e84:	0c35      	lsrs	r5, r6, #16
 8000e86:	0436      	lsls	r6, r6, #16
 8000e88:	0c1b      	lsrs	r3, r3, #16
 8000e8a:	0c36      	lsrs	r6, r6, #16
 8000e8c:	4370      	muls	r0, r6
 8000e8e:	4369      	muls	r1, r5
 8000e90:	435e      	muls	r6, r3
 8000e92:	435d      	muls	r5, r3
 8000e94:	1876      	adds	r6, r6, r1
 8000e96:	0c03      	lsrs	r3, r0, #16
 8000e98:	199b      	adds	r3, r3, r6
 8000e9a:	4299      	cmp	r1, r3
 8000e9c:	d903      	bls.n	8000ea6 <__aeabi_fmul+0xb6>
 8000e9e:	2180      	movs	r1, #128	@ 0x80
 8000ea0:	0249      	lsls	r1, r1, #9
 8000ea2:	468c      	mov	ip, r1
 8000ea4:	4465      	add	r5, ip
 8000ea6:	0400      	lsls	r0, r0, #16
 8000ea8:	0419      	lsls	r1, r3, #16
 8000eaa:	0c00      	lsrs	r0, r0, #16
 8000eac:	1809      	adds	r1, r1, r0
 8000eae:	018e      	lsls	r6, r1, #6
 8000eb0:	1e70      	subs	r0, r6, #1
 8000eb2:	4186      	sbcs	r6, r0
 8000eb4:	0c1b      	lsrs	r3, r3, #16
 8000eb6:	0e89      	lsrs	r1, r1, #26
 8000eb8:	195b      	adds	r3, r3, r5
 8000eba:	430e      	orrs	r6, r1
 8000ebc:	019b      	lsls	r3, r3, #6
 8000ebe:	431e      	orrs	r6, r3
 8000ec0:	011b      	lsls	r3, r3, #4
 8000ec2:	d46c      	bmi.n	8000f9e <__aeabi_fmul+0x1ae>
 8000ec4:	0023      	movs	r3, r4
 8000ec6:	337f      	adds	r3, #127	@ 0x7f
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	dc00      	bgt.n	8000ece <__aeabi_fmul+0xde>
 8000ecc:	e0b1      	b.n	8001032 <__aeabi_fmul+0x242>
 8000ece:	0015      	movs	r5, r2
 8000ed0:	0771      	lsls	r1, r6, #29
 8000ed2:	d00b      	beq.n	8000eec <__aeabi_fmul+0xfc>
 8000ed4:	200f      	movs	r0, #15
 8000ed6:	0021      	movs	r1, r4
 8000ed8:	4030      	ands	r0, r6
 8000eda:	2804      	cmp	r0, #4
 8000edc:	d006      	beq.n	8000eec <__aeabi_fmul+0xfc>
 8000ede:	3604      	adds	r6, #4
 8000ee0:	0132      	lsls	r2, r6, #4
 8000ee2:	d503      	bpl.n	8000eec <__aeabi_fmul+0xfc>
 8000ee4:	4b6e      	ldr	r3, [pc, #440]	@ (80010a0 <__aeabi_fmul+0x2b0>)
 8000ee6:	401e      	ands	r6, r3
 8000ee8:	000b      	movs	r3, r1
 8000eea:	3380      	adds	r3, #128	@ 0x80
 8000eec:	2bfe      	cmp	r3, #254	@ 0xfe
 8000eee:	dd00      	ble.n	8000ef2 <__aeabi_fmul+0x102>
 8000ef0:	e0bd      	b.n	800106e <__aeabi_fmul+0x27e>
 8000ef2:	01b2      	lsls	r2, r6, #6
 8000ef4:	0a52      	lsrs	r2, r2, #9
 8000ef6:	b2db      	uxtb	r3, r3
 8000ef8:	e048      	b.n	8000f8c <__aeabi_fmul+0x19c>
 8000efa:	2e00      	cmp	r6, #0
 8000efc:	d000      	beq.n	8000f00 <__aeabi_fmul+0x110>
 8000efe:	e092      	b.n	8001026 <__aeabi_fmul+0x236>
 8000f00:	2308      	movs	r3, #8
 8000f02:	4699      	mov	r9, r3
 8000f04:	3b06      	subs	r3, #6
 8000f06:	469a      	mov	sl, r3
 8000f08:	027b      	lsls	r3, r7, #9
 8000f0a:	0a5b      	lsrs	r3, r3, #9
 8000f0c:	4698      	mov	r8, r3
 8000f0e:	007b      	lsls	r3, r7, #1
 8000f10:	24ff      	movs	r4, #255	@ 0xff
 8000f12:	0e1b      	lsrs	r3, r3, #24
 8000f14:	0fff      	lsrs	r7, r7, #31
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d18a      	bne.n	8000e30 <__aeabi_fmul+0x40>
 8000f1a:	4642      	mov	r2, r8
 8000f1c:	2a00      	cmp	r2, #0
 8000f1e:	d164      	bne.n	8000fea <__aeabi_fmul+0x1fa>
 8000f20:	4649      	mov	r1, r9
 8000f22:	3201      	adds	r2, #1
 8000f24:	4311      	orrs	r1, r2
 8000f26:	4689      	mov	r9, r1
 8000f28:	290a      	cmp	r1, #10
 8000f2a:	dc08      	bgt.n	8000f3e <__aeabi_fmul+0x14e>
 8000f2c:	407d      	eors	r5, r7
 8000f2e:	2001      	movs	r0, #1
 8000f30:	b2ea      	uxtb	r2, r5
 8000f32:	2902      	cmp	r1, #2
 8000f34:	dc91      	bgt.n	8000e5a <__aeabi_fmul+0x6a>
 8000f36:	0015      	movs	r5, r2
 8000f38:	2200      	movs	r2, #0
 8000f3a:	e027      	b.n	8000f8c <__aeabi_fmul+0x19c>
 8000f3c:	0015      	movs	r5, r2
 8000f3e:	4653      	mov	r3, sl
 8000f40:	2b02      	cmp	r3, #2
 8000f42:	d100      	bne.n	8000f46 <__aeabi_fmul+0x156>
 8000f44:	e093      	b.n	800106e <__aeabi_fmul+0x27e>
 8000f46:	2b03      	cmp	r3, #3
 8000f48:	d01a      	beq.n	8000f80 <__aeabi_fmul+0x190>
 8000f4a:	2b01      	cmp	r3, #1
 8000f4c:	d12c      	bne.n	8000fa8 <__aeabi_fmul+0x1b8>
 8000f4e:	2300      	movs	r3, #0
 8000f50:	2200      	movs	r2, #0
 8000f52:	e01b      	b.n	8000f8c <__aeabi_fmul+0x19c>
 8000f54:	4643      	mov	r3, r8
 8000f56:	34ff      	adds	r4, #255	@ 0xff
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d055      	beq.n	8001008 <__aeabi_fmul+0x218>
 8000f5c:	2103      	movs	r1, #3
 8000f5e:	464b      	mov	r3, r9
 8000f60:	430b      	orrs	r3, r1
 8000f62:	0019      	movs	r1, r3
 8000f64:	2b0a      	cmp	r3, #10
 8000f66:	dc00      	bgt.n	8000f6a <__aeabi_fmul+0x17a>
 8000f68:	e092      	b.n	8001090 <__aeabi_fmul+0x2a0>
 8000f6a:	2b0f      	cmp	r3, #15
 8000f6c:	d000      	beq.n	8000f70 <__aeabi_fmul+0x180>
 8000f6e:	e08c      	b.n	800108a <__aeabi_fmul+0x29a>
 8000f70:	2280      	movs	r2, #128	@ 0x80
 8000f72:	03d2      	lsls	r2, r2, #15
 8000f74:	4216      	tst	r6, r2
 8000f76:	d003      	beq.n	8000f80 <__aeabi_fmul+0x190>
 8000f78:	4643      	mov	r3, r8
 8000f7a:	4213      	tst	r3, r2
 8000f7c:	d100      	bne.n	8000f80 <__aeabi_fmul+0x190>
 8000f7e:	e07d      	b.n	800107c <__aeabi_fmul+0x28c>
 8000f80:	2280      	movs	r2, #128	@ 0x80
 8000f82:	03d2      	lsls	r2, r2, #15
 8000f84:	4332      	orrs	r2, r6
 8000f86:	0252      	lsls	r2, r2, #9
 8000f88:	0a52      	lsrs	r2, r2, #9
 8000f8a:	23ff      	movs	r3, #255	@ 0xff
 8000f8c:	05d8      	lsls	r0, r3, #23
 8000f8e:	07ed      	lsls	r5, r5, #31
 8000f90:	4310      	orrs	r0, r2
 8000f92:	4328      	orrs	r0, r5
 8000f94:	bce0      	pop	{r5, r6, r7}
 8000f96:	46ba      	mov	sl, r7
 8000f98:	46b1      	mov	r9, r6
 8000f9a:	46a8      	mov	r8, r5
 8000f9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	0015      	movs	r5, r2
 8000fa2:	0871      	lsrs	r1, r6, #1
 8000fa4:	401e      	ands	r6, r3
 8000fa6:	430e      	orrs	r6, r1
 8000fa8:	0023      	movs	r3, r4
 8000faa:	3380      	adds	r3, #128	@ 0x80
 8000fac:	1c61      	adds	r1, r4, #1
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	dd41      	ble.n	8001036 <__aeabi_fmul+0x246>
 8000fb2:	0772      	lsls	r2, r6, #29
 8000fb4:	d094      	beq.n	8000ee0 <__aeabi_fmul+0xf0>
 8000fb6:	220f      	movs	r2, #15
 8000fb8:	4032      	ands	r2, r6
 8000fba:	2a04      	cmp	r2, #4
 8000fbc:	d000      	beq.n	8000fc0 <__aeabi_fmul+0x1d0>
 8000fbe:	e78e      	b.n	8000ede <__aeabi_fmul+0xee>
 8000fc0:	e78e      	b.n	8000ee0 <__aeabi_fmul+0xf0>
 8000fc2:	2e00      	cmp	r6, #0
 8000fc4:	d105      	bne.n	8000fd2 <__aeabi_fmul+0x1e2>
 8000fc6:	2304      	movs	r3, #4
 8000fc8:	4699      	mov	r9, r3
 8000fca:	3b03      	subs	r3, #3
 8000fcc:	2400      	movs	r4, #0
 8000fce:	469a      	mov	sl, r3
 8000fd0:	e726      	b.n	8000e20 <__aeabi_fmul+0x30>
 8000fd2:	0030      	movs	r0, r6
 8000fd4:	f000 fb80 	bl	80016d8 <__clzsi2>
 8000fd8:	2476      	movs	r4, #118	@ 0x76
 8000fda:	1f43      	subs	r3, r0, #5
 8000fdc:	409e      	lsls	r6, r3
 8000fde:	2300      	movs	r3, #0
 8000fe0:	4264      	negs	r4, r4
 8000fe2:	4699      	mov	r9, r3
 8000fe4:	469a      	mov	sl, r3
 8000fe6:	1a24      	subs	r4, r4, r0
 8000fe8:	e71a      	b.n	8000e20 <__aeabi_fmul+0x30>
 8000fea:	4640      	mov	r0, r8
 8000fec:	f000 fb74 	bl	80016d8 <__clzsi2>
 8000ff0:	464b      	mov	r3, r9
 8000ff2:	1a24      	subs	r4, r4, r0
 8000ff4:	3c76      	subs	r4, #118	@ 0x76
 8000ff6:	2b0a      	cmp	r3, #10
 8000ff8:	dca1      	bgt.n	8000f3e <__aeabi_fmul+0x14e>
 8000ffa:	4643      	mov	r3, r8
 8000ffc:	3805      	subs	r0, #5
 8000ffe:	4083      	lsls	r3, r0
 8001000:	407d      	eors	r5, r7
 8001002:	4698      	mov	r8, r3
 8001004:	b2ea      	uxtb	r2, r5
 8001006:	e724      	b.n	8000e52 <__aeabi_fmul+0x62>
 8001008:	464a      	mov	r2, r9
 800100a:	3302      	adds	r3, #2
 800100c:	4313      	orrs	r3, r2
 800100e:	002a      	movs	r2, r5
 8001010:	407a      	eors	r2, r7
 8001012:	b2d2      	uxtb	r2, r2
 8001014:	2b0a      	cmp	r3, #10
 8001016:	dc92      	bgt.n	8000f3e <__aeabi_fmul+0x14e>
 8001018:	4649      	mov	r1, r9
 800101a:	0015      	movs	r5, r2
 800101c:	2900      	cmp	r1, #0
 800101e:	d026      	beq.n	800106e <__aeabi_fmul+0x27e>
 8001020:	4699      	mov	r9, r3
 8001022:	2002      	movs	r0, #2
 8001024:	e719      	b.n	8000e5a <__aeabi_fmul+0x6a>
 8001026:	230c      	movs	r3, #12
 8001028:	4699      	mov	r9, r3
 800102a:	3b09      	subs	r3, #9
 800102c:	24ff      	movs	r4, #255	@ 0xff
 800102e:	469a      	mov	sl, r3
 8001030:	e6f6      	b.n	8000e20 <__aeabi_fmul+0x30>
 8001032:	0015      	movs	r5, r2
 8001034:	0021      	movs	r1, r4
 8001036:	2201      	movs	r2, #1
 8001038:	1ad3      	subs	r3, r2, r3
 800103a:	2b1b      	cmp	r3, #27
 800103c:	dd00      	ble.n	8001040 <__aeabi_fmul+0x250>
 800103e:	e786      	b.n	8000f4e <__aeabi_fmul+0x15e>
 8001040:	319e      	adds	r1, #158	@ 0x9e
 8001042:	0032      	movs	r2, r6
 8001044:	408e      	lsls	r6, r1
 8001046:	40da      	lsrs	r2, r3
 8001048:	1e73      	subs	r3, r6, #1
 800104a:	419e      	sbcs	r6, r3
 800104c:	4332      	orrs	r2, r6
 800104e:	0753      	lsls	r3, r2, #29
 8001050:	d004      	beq.n	800105c <__aeabi_fmul+0x26c>
 8001052:	230f      	movs	r3, #15
 8001054:	4013      	ands	r3, r2
 8001056:	2b04      	cmp	r3, #4
 8001058:	d000      	beq.n	800105c <__aeabi_fmul+0x26c>
 800105a:	3204      	adds	r2, #4
 800105c:	0153      	lsls	r3, r2, #5
 800105e:	d510      	bpl.n	8001082 <__aeabi_fmul+0x292>
 8001060:	2301      	movs	r3, #1
 8001062:	2200      	movs	r2, #0
 8001064:	e792      	b.n	8000f8c <__aeabi_fmul+0x19c>
 8001066:	003d      	movs	r5, r7
 8001068:	4646      	mov	r6, r8
 800106a:	4682      	mov	sl, r0
 800106c:	e767      	b.n	8000f3e <__aeabi_fmul+0x14e>
 800106e:	23ff      	movs	r3, #255	@ 0xff
 8001070:	2200      	movs	r2, #0
 8001072:	e78b      	b.n	8000f8c <__aeabi_fmul+0x19c>
 8001074:	2280      	movs	r2, #128	@ 0x80
 8001076:	2500      	movs	r5, #0
 8001078:	03d2      	lsls	r2, r2, #15
 800107a:	e786      	b.n	8000f8a <__aeabi_fmul+0x19a>
 800107c:	003d      	movs	r5, r7
 800107e:	431a      	orrs	r2, r3
 8001080:	e783      	b.n	8000f8a <__aeabi_fmul+0x19a>
 8001082:	0192      	lsls	r2, r2, #6
 8001084:	2300      	movs	r3, #0
 8001086:	0a52      	lsrs	r2, r2, #9
 8001088:	e780      	b.n	8000f8c <__aeabi_fmul+0x19c>
 800108a:	003d      	movs	r5, r7
 800108c:	4646      	mov	r6, r8
 800108e:	e777      	b.n	8000f80 <__aeabi_fmul+0x190>
 8001090:	002a      	movs	r2, r5
 8001092:	2301      	movs	r3, #1
 8001094:	407a      	eors	r2, r7
 8001096:	408b      	lsls	r3, r1
 8001098:	2003      	movs	r0, #3
 800109a:	b2d2      	uxtb	r2, r2
 800109c:	e6e9      	b.n	8000e72 <__aeabi_fmul+0x82>
 800109e:	46c0      	nop			@ (mov r8, r8)
 80010a0:	f7ffffff 	.word	0xf7ffffff

080010a4 <__aeabi_fsub>:
 80010a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80010a6:	4647      	mov	r7, r8
 80010a8:	46ce      	mov	lr, r9
 80010aa:	0243      	lsls	r3, r0, #9
 80010ac:	b580      	push	{r7, lr}
 80010ae:	0a5f      	lsrs	r7, r3, #9
 80010b0:	099b      	lsrs	r3, r3, #6
 80010b2:	0045      	lsls	r5, r0, #1
 80010b4:	004a      	lsls	r2, r1, #1
 80010b6:	469c      	mov	ip, r3
 80010b8:	024b      	lsls	r3, r1, #9
 80010ba:	0fc4      	lsrs	r4, r0, #31
 80010bc:	0fce      	lsrs	r6, r1, #31
 80010be:	0e2d      	lsrs	r5, r5, #24
 80010c0:	0a58      	lsrs	r0, r3, #9
 80010c2:	0e12      	lsrs	r2, r2, #24
 80010c4:	0999      	lsrs	r1, r3, #6
 80010c6:	2aff      	cmp	r2, #255	@ 0xff
 80010c8:	d06b      	beq.n	80011a2 <__aeabi_fsub+0xfe>
 80010ca:	2301      	movs	r3, #1
 80010cc:	405e      	eors	r6, r3
 80010ce:	1aab      	subs	r3, r5, r2
 80010d0:	42b4      	cmp	r4, r6
 80010d2:	d04b      	beq.n	800116c <__aeabi_fsub+0xc8>
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	dc00      	bgt.n	80010da <__aeabi_fsub+0x36>
 80010d8:	e0ff      	b.n	80012da <__aeabi_fsub+0x236>
 80010da:	2a00      	cmp	r2, #0
 80010dc:	d100      	bne.n	80010e0 <__aeabi_fsub+0x3c>
 80010de:	e088      	b.n	80011f2 <__aeabi_fsub+0x14e>
 80010e0:	2dff      	cmp	r5, #255	@ 0xff
 80010e2:	d100      	bne.n	80010e6 <__aeabi_fsub+0x42>
 80010e4:	e0ef      	b.n	80012c6 <__aeabi_fsub+0x222>
 80010e6:	2280      	movs	r2, #128	@ 0x80
 80010e8:	04d2      	lsls	r2, r2, #19
 80010ea:	4311      	orrs	r1, r2
 80010ec:	2001      	movs	r0, #1
 80010ee:	2b1b      	cmp	r3, #27
 80010f0:	dc08      	bgt.n	8001104 <__aeabi_fsub+0x60>
 80010f2:	0008      	movs	r0, r1
 80010f4:	2220      	movs	r2, #32
 80010f6:	40d8      	lsrs	r0, r3
 80010f8:	1ad3      	subs	r3, r2, r3
 80010fa:	4099      	lsls	r1, r3
 80010fc:	000b      	movs	r3, r1
 80010fe:	1e5a      	subs	r2, r3, #1
 8001100:	4193      	sbcs	r3, r2
 8001102:	4318      	orrs	r0, r3
 8001104:	4663      	mov	r3, ip
 8001106:	1a1b      	subs	r3, r3, r0
 8001108:	469c      	mov	ip, r3
 800110a:	4663      	mov	r3, ip
 800110c:	015b      	lsls	r3, r3, #5
 800110e:	d400      	bmi.n	8001112 <__aeabi_fsub+0x6e>
 8001110:	e0cd      	b.n	80012ae <__aeabi_fsub+0x20a>
 8001112:	4663      	mov	r3, ip
 8001114:	019f      	lsls	r7, r3, #6
 8001116:	09bf      	lsrs	r7, r7, #6
 8001118:	0038      	movs	r0, r7
 800111a:	f000 fadd 	bl	80016d8 <__clzsi2>
 800111e:	003b      	movs	r3, r7
 8001120:	3805      	subs	r0, #5
 8001122:	4083      	lsls	r3, r0
 8001124:	4285      	cmp	r5, r0
 8001126:	dc00      	bgt.n	800112a <__aeabi_fsub+0x86>
 8001128:	e0a2      	b.n	8001270 <__aeabi_fsub+0x1cc>
 800112a:	4ab7      	ldr	r2, [pc, #732]	@ (8001408 <__aeabi_fsub+0x364>)
 800112c:	1a2d      	subs	r5, r5, r0
 800112e:	401a      	ands	r2, r3
 8001130:	4694      	mov	ip, r2
 8001132:	075a      	lsls	r2, r3, #29
 8001134:	d100      	bne.n	8001138 <__aeabi_fsub+0x94>
 8001136:	e0c3      	b.n	80012c0 <__aeabi_fsub+0x21c>
 8001138:	220f      	movs	r2, #15
 800113a:	4013      	ands	r3, r2
 800113c:	2b04      	cmp	r3, #4
 800113e:	d100      	bne.n	8001142 <__aeabi_fsub+0x9e>
 8001140:	e0be      	b.n	80012c0 <__aeabi_fsub+0x21c>
 8001142:	2304      	movs	r3, #4
 8001144:	4698      	mov	r8, r3
 8001146:	44c4      	add	ip, r8
 8001148:	4663      	mov	r3, ip
 800114a:	015b      	lsls	r3, r3, #5
 800114c:	d400      	bmi.n	8001150 <__aeabi_fsub+0xac>
 800114e:	e0b7      	b.n	80012c0 <__aeabi_fsub+0x21c>
 8001150:	1c68      	adds	r0, r5, #1
 8001152:	2dfe      	cmp	r5, #254	@ 0xfe
 8001154:	d000      	beq.n	8001158 <__aeabi_fsub+0xb4>
 8001156:	e0a5      	b.n	80012a4 <__aeabi_fsub+0x200>
 8001158:	20ff      	movs	r0, #255	@ 0xff
 800115a:	2200      	movs	r2, #0
 800115c:	05c0      	lsls	r0, r0, #23
 800115e:	4310      	orrs	r0, r2
 8001160:	07e4      	lsls	r4, r4, #31
 8001162:	4320      	orrs	r0, r4
 8001164:	bcc0      	pop	{r6, r7}
 8001166:	46b9      	mov	r9, r7
 8001168:	46b0      	mov	r8, r6
 800116a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800116c:	2b00      	cmp	r3, #0
 800116e:	dc00      	bgt.n	8001172 <__aeabi_fsub+0xce>
 8001170:	e1eb      	b.n	800154a <__aeabi_fsub+0x4a6>
 8001172:	2a00      	cmp	r2, #0
 8001174:	d046      	beq.n	8001204 <__aeabi_fsub+0x160>
 8001176:	2dff      	cmp	r5, #255	@ 0xff
 8001178:	d100      	bne.n	800117c <__aeabi_fsub+0xd8>
 800117a:	e0a4      	b.n	80012c6 <__aeabi_fsub+0x222>
 800117c:	2280      	movs	r2, #128	@ 0x80
 800117e:	04d2      	lsls	r2, r2, #19
 8001180:	4311      	orrs	r1, r2
 8001182:	2b1b      	cmp	r3, #27
 8001184:	dc00      	bgt.n	8001188 <__aeabi_fsub+0xe4>
 8001186:	e0fb      	b.n	8001380 <__aeabi_fsub+0x2dc>
 8001188:	2305      	movs	r3, #5
 800118a:	4698      	mov	r8, r3
 800118c:	002b      	movs	r3, r5
 800118e:	44c4      	add	ip, r8
 8001190:	4662      	mov	r2, ip
 8001192:	08d7      	lsrs	r7, r2, #3
 8001194:	2bff      	cmp	r3, #255	@ 0xff
 8001196:	d100      	bne.n	800119a <__aeabi_fsub+0xf6>
 8001198:	e095      	b.n	80012c6 <__aeabi_fsub+0x222>
 800119a:	027a      	lsls	r2, r7, #9
 800119c:	0a52      	lsrs	r2, r2, #9
 800119e:	b2d8      	uxtb	r0, r3
 80011a0:	e7dc      	b.n	800115c <__aeabi_fsub+0xb8>
 80011a2:	002b      	movs	r3, r5
 80011a4:	3bff      	subs	r3, #255	@ 0xff
 80011a6:	4699      	mov	r9, r3
 80011a8:	2900      	cmp	r1, #0
 80011aa:	d118      	bne.n	80011de <__aeabi_fsub+0x13a>
 80011ac:	2301      	movs	r3, #1
 80011ae:	405e      	eors	r6, r3
 80011b0:	42b4      	cmp	r4, r6
 80011b2:	d100      	bne.n	80011b6 <__aeabi_fsub+0x112>
 80011b4:	e0ca      	b.n	800134c <__aeabi_fsub+0x2a8>
 80011b6:	464b      	mov	r3, r9
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d02d      	beq.n	8001218 <__aeabi_fsub+0x174>
 80011bc:	2d00      	cmp	r5, #0
 80011be:	d000      	beq.n	80011c2 <__aeabi_fsub+0x11e>
 80011c0:	e13c      	b.n	800143c <__aeabi_fsub+0x398>
 80011c2:	23ff      	movs	r3, #255	@ 0xff
 80011c4:	4664      	mov	r4, ip
 80011c6:	2c00      	cmp	r4, #0
 80011c8:	d100      	bne.n	80011cc <__aeabi_fsub+0x128>
 80011ca:	e15f      	b.n	800148c <__aeabi_fsub+0x3e8>
 80011cc:	1e5d      	subs	r5, r3, #1
 80011ce:	2b01      	cmp	r3, #1
 80011d0:	d100      	bne.n	80011d4 <__aeabi_fsub+0x130>
 80011d2:	e174      	b.n	80014be <__aeabi_fsub+0x41a>
 80011d4:	0034      	movs	r4, r6
 80011d6:	2bff      	cmp	r3, #255	@ 0xff
 80011d8:	d074      	beq.n	80012c4 <__aeabi_fsub+0x220>
 80011da:	002b      	movs	r3, r5
 80011dc:	e103      	b.n	80013e6 <__aeabi_fsub+0x342>
 80011de:	42b4      	cmp	r4, r6
 80011e0:	d100      	bne.n	80011e4 <__aeabi_fsub+0x140>
 80011e2:	e09c      	b.n	800131e <__aeabi_fsub+0x27a>
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d017      	beq.n	8001218 <__aeabi_fsub+0x174>
 80011e8:	2d00      	cmp	r5, #0
 80011ea:	d0ea      	beq.n	80011c2 <__aeabi_fsub+0x11e>
 80011ec:	0007      	movs	r7, r0
 80011ee:	0034      	movs	r4, r6
 80011f0:	e06c      	b.n	80012cc <__aeabi_fsub+0x228>
 80011f2:	2900      	cmp	r1, #0
 80011f4:	d0cc      	beq.n	8001190 <__aeabi_fsub+0xec>
 80011f6:	1e5a      	subs	r2, r3, #1
 80011f8:	2b01      	cmp	r3, #1
 80011fa:	d02b      	beq.n	8001254 <__aeabi_fsub+0x1b0>
 80011fc:	2bff      	cmp	r3, #255	@ 0xff
 80011fe:	d062      	beq.n	80012c6 <__aeabi_fsub+0x222>
 8001200:	0013      	movs	r3, r2
 8001202:	e773      	b.n	80010ec <__aeabi_fsub+0x48>
 8001204:	2900      	cmp	r1, #0
 8001206:	d0c3      	beq.n	8001190 <__aeabi_fsub+0xec>
 8001208:	1e5a      	subs	r2, r3, #1
 800120a:	2b01      	cmp	r3, #1
 800120c:	d100      	bne.n	8001210 <__aeabi_fsub+0x16c>
 800120e:	e11e      	b.n	800144e <__aeabi_fsub+0x3aa>
 8001210:	2bff      	cmp	r3, #255	@ 0xff
 8001212:	d058      	beq.n	80012c6 <__aeabi_fsub+0x222>
 8001214:	0013      	movs	r3, r2
 8001216:	e7b4      	b.n	8001182 <__aeabi_fsub+0xde>
 8001218:	22fe      	movs	r2, #254	@ 0xfe
 800121a:	1c6b      	adds	r3, r5, #1
 800121c:	421a      	tst	r2, r3
 800121e:	d10d      	bne.n	800123c <__aeabi_fsub+0x198>
 8001220:	2d00      	cmp	r5, #0
 8001222:	d060      	beq.n	80012e6 <__aeabi_fsub+0x242>
 8001224:	4663      	mov	r3, ip
 8001226:	2b00      	cmp	r3, #0
 8001228:	d000      	beq.n	800122c <__aeabi_fsub+0x188>
 800122a:	e120      	b.n	800146e <__aeabi_fsub+0x3ca>
 800122c:	2900      	cmp	r1, #0
 800122e:	d000      	beq.n	8001232 <__aeabi_fsub+0x18e>
 8001230:	e128      	b.n	8001484 <__aeabi_fsub+0x3e0>
 8001232:	2280      	movs	r2, #128	@ 0x80
 8001234:	2400      	movs	r4, #0
 8001236:	20ff      	movs	r0, #255	@ 0xff
 8001238:	03d2      	lsls	r2, r2, #15
 800123a:	e78f      	b.n	800115c <__aeabi_fsub+0xb8>
 800123c:	4663      	mov	r3, ip
 800123e:	1a5f      	subs	r7, r3, r1
 8001240:	017b      	lsls	r3, r7, #5
 8001242:	d500      	bpl.n	8001246 <__aeabi_fsub+0x1a2>
 8001244:	e0fe      	b.n	8001444 <__aeabi_fsub+0x3a0>
 8001246:	2f00      	cmp	r7, #0
 8001248:	d000      	beq.n	800124c <__aeabi_fsub+0x1a8>
 800124a:	e765      	b.n	8001118 <__aeabi_fsub+0x74>
 800124c:	2400      	movs	r4, #0
 800124e:	2000      	movs	r0, #0
 8001250:	2200      	movs	r2, #0
 8001252:	e783      	b.n	800115c <__aeabi_fsub+0xb8>
 8001254:	4663      	mov	r3, ip
 8001256:	1a59      	subs	r1, r3, r1
 8001258:	014b      	lsls	r3, r1, #5
 800125a:	d400      	bmi.n	800125e <__aeabi_fsub+0x1ba>
 800125c:	e119      	b.n	8001492 <__aeabi_fsub+0x3ee>
 800125e:	018f      	lsls	r7, r1, #6
 8001260:	09bf      	lsrs	r7, r7, #6
 8001262:	0038      	movs	r0, r7
 8001264:	f000 fa38 	bl	80016d8 <__clzsi2>
 8001268:	003b      	movs	r3, r7
 800126a:	3805      	subs	r0, #5
 800126c:	4083      	lsls	r3, r0
 800126e:	2501      	movs	r5, #1
 8001270:	2220      	movs	r2, #32
 8001272:	1b40      	subs	r0, r0, r5
 8001274:	3001      	adds	r0, #1
 8001276:	1a12      	subs	r2, r2, r0
 8001278:	0019      	movs	r1, r3
 800127a:	4093      	lsls	r3, r2
 800127c:	40c1      	lsrs	r1, r0
 800127e:	1e5a      	subs	r2, r3, #1
 8001280:	4193      	sbcs	r3, r2
 8001282:	4319      	orrs	r1, r3
 8001284:	468c      	mov	ip, r1
 8001286:	1e0b      	subs	r3, r1, #0
 8001288:	d0e1      	beq.n	800124e <__aeabi_fsub+0x1aa>
 800128a:	075b      	lsls	r3, r3, #29
 800128c:	d100      	bne.n	8001290 <__aeabi_fsub+0x1ec>
 800128e:	e152      	b.n	8001536 <__aeabi_fsub+0x492>
 8001290:	230f      	movs	r3, #15
 8001292:	2500      	movs	r5, #0
 8001294:	400b      	ands	r3, r1
 8001296:	2b04      	cmp	r3, #4
 8001298:	d000      	beq.n	800129c <__aeabi_fsub+0x1f8>
 800129a:	e752      	b.n	8001142 <__aeabi_fsub+0x9e>
 800129c:	2001      	movs	r0, #1
 800129e:	014a      	lsls	r2, r1, #5
 80012a0:	d400      	bmi.n	80012a4 <__aeabi_fsub+0x200>
 80012a2:	e092      	b.n	80013ca <__aeabi_fsub+0x326>
 80012a4:	b2c0      	uxtb	r0, r0
 80012a6:	4663      	mov	r3, ip
 80012a8:	019a      	lsls	r2, r3, #6
 80012aa:	0a52      	lsrs	r2, r2, #9
 80012ac:	e756      	b.n	800115c <__aeabi_fsub+0xb8>
 80012ae:	4663      	mov	r3, ip
 80012b0:	075b      	lsls	r3, r3, #29
 80012b2:	d005      	beq.n	80012c0 <__aeabi_fsub+0x21c>
 80012b4:	230f      	movs	r3, #15
 80012b6:	4662      	mov	r2, ip
 80012b8:	4013      	ands	r3, r2
 80012ba:	2b04      	cmp	r3, #4
 80012bc:	d000      	beq.n	80012c0 <__aeabi_fsub+0x21c>
 80012be:	e740      	b.n	8001142 <__aeabi_fsub+0x9e>
 80012c0:	002b      	movs	r3, r5
 80012c2:	e765      	b.n	8001190 <__aeabi_fsub+0xec>
 80012c4:	0007      	movs	r7, r0
 80012c6:	2f00      	cmp	r7, #0
 80012c8:	d100      	bne.n	80012cc <__aeabi_fsub+0x228>
 80012ca:	e745      	b.n	8001158 <__aeabi_fsub+0xb4>
 80012cc:	2280      	movs	r2, #128	@ 0x80
 80012ce:	03d2      	lsls	r2, r2, #15
 80012d0:	433a      	orrs	r2, r7
 80012d2:	0252      	lsls	r2, r2, #9
 80012d4:	20ff      	movs	r0, #255	@ 0xff
 80012d6:	0a52      	lsrs	r2, r2, #9
 80012d8:	e740      	b.n	800115c <__aeabi_fsub+0xb8>
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d179      	bne.n	80013d2 <__aeabi_fsub+0x32e>
 80012de:	22fe      	movs	r2, #254	@ 0xfe
 80012e0:	1c6b      	adds	r3, r5, #1
 80012e2:	421a      	tst	r2, r3
 80012e4:	d1aa      	bne.n	800123c <__aeabi_fsub+0x198>
 80012e6:	4663      	mov	r3, ip
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d100      	bne.n	80012ee <__aeabi_fsub+0x24a>
 80012ec:	e0f5      	b.n	80014da <__aeabi_fsub+0x436>
 80012ee:	2900      	cmp	r1, #0
 80012f0:	d100      	bne.n	80012f4 <__aeabi_fsub+0x250>
 80012f2:	e0d1      	b.n	8001498 <__aeabi_fsub+0x3f4>
 80012f4:	1a5f      	subs	r7, r3, r1
 80012f6:	2380      	movs	r3, #128	@ 0x80
 80012f8:	04db      	lsls	r3, r3, #19
 80012fa:	421f      	tst	r7, r3
 80012fc:	d100      	bne.n	8001300 <__aeabi_fsub+0x25c>
 80012fe:	e10e      	b.n	800151e <__aeabi_fsub+0x47a>
 8001300:	4662      	mov	r2, ip
 8001302:	2401      	movs	r4, #1
 8001304:	1a8a      	subs	r2, r1, r2
 8001306:	4694      	mov	ip, r2
 8001308:	2000      	movs	r0, #0
 800130a:	4034      	ands	r4, r6
 800130c:	2a00      	cmp	r2, #0
 800130e:	d100      	bne.n	8001312 <__aeabi_fsub+0x26e>
 8001310:	e724      	b.n	800115c <__aeabi_fsub+0xb8>
 8001312:	2001      	movs	r0, #1
 8001314:	421a      	tst	r2, r3
 8001316:	d1c6      	bne.n	80012a6 <__aeabi_fsub+0x202>
 8001318:	2300      	movs	r3, #0
 800131a:	08d7      	lsrs	r7, r2, #3
 800131c:	e73d      	b.n	800119a <__aeabi_fsub+0xf6>
 800131e:	2b00      	cmp	r3, #0
 8001320:	d017      	beq.n	8001352 <__aeabi_fsub+0x2ae>
 8001322:	2d00      	cmp	r5, #0
 8001324:	d000      	beq.n	8001328 <__aeabi_fsub+0x284>
 8001326:	e0af      	b.n	8001488 <__aeabi_fsub+0x3e4>
 8001328:	23ff      	movs	r3, #255	@ 0xff
 800132a:	4665      	mov	r5, ip
 800132c:	2d00      	cmp	r5, #0
 800132e:	d100      	bne.n	8001332 <__aeabi_fsub+0x28e>
 8001330:	e0ad      	b.n	800148e <__aeabi_fsub+0x3ea>
 8001332:	1e5e      	subs	r6, r3, #1
 8001334:	2b01      	cmp	r3, #1
 8001336:	d100      	bne.n	800133a <__aeabi_fsub+0x296>
 8001338:	e089      	b.n	800144e <__aeabi_fsub+0x3aa>
 800133a:	2bff      	cmp	r3, #255	@ 0xff
 800133c:	d0c2      	beq.n	80012c4 <__aeabi_fsub+0x220>
 800133e:	2e1b      	cmp	r6, #27
 8001340:	dc00      	bgt.n	8001344 <__aeabi_fsub+0x2a0>
 8001342:	e0ab      	b.n	800149c <__aeabi_fsub+0x3f8>
 8001344:	1d4b      	adds	r3, r1, #5
 8001346:	469c      	mov	ip, r3
 8001348:	0013      	movs	r3, r2
 800134a:	e721      	b.n	8001190 <__aeabi_fsub+0xec>
 800134c:	464b      	mov	r3, r9
 800134e:	2b00      	cmp	r3, #0
 8001350:	d170      	bne.n	8001434 <__aeabi_fsub+0x390>
 8001352:	22fe      	movs	r2, #254	@ 0xfe
 8001354:	1c6b      	adds	r3, r5, #1
 8001356:	421a      	tst	r2, r3
 8001358:	d15e      	bne.n	8001418 <__aeabi_fsub+0x374>
 800135a:	2d00      	cmp	r5, #0
 800135c:	d000      	beq.n	8001360 <__aeabi_fsub+0x2bc>
 800135e:	e0c3      	b.n	80014e8 <__aeabi_fsub+0x444>
 8001360:	4663      	mov	r3, ip
 8001362:	2b00      	cmp	r3, #0
 8001364:	d100      	bne.n	8001368 <__aeabi_fsub+0x2c4>
 8001366:	e0d0      	b.n	800150a <__aeabi_fsub+0x466>
 8001368:	2900      	cmp	r1, #0
 800136a:	d100      	bne.n	800136e <__aeabi_fsub+0x2ca>
 800136c:	e094      	b.n	8001498 <__aeabi_fsub+0x3f4>
 800136e:	000a      	movs	r2, r1
 8001370:	4462      	add	r2, ip
 8001372:	0153      	lsls	r3, r2, #5
 8001374:	d400      	bmi.n	8001378 <__aeabi_fsub+0x2d4>
 8001376:	e0d8      	b.n	800152a <__aeabi_fsub+0x486>
 8001378:	0192      	lsls	r2, r2, #6
 800137a:	2001      	movs	r0, #1
 800137c:	0a52      	lsrs	r2, r2, #9
 800137e:	e6ed      	b.n	800115c <__aeabi_fsub+0xb8>
 8001380:	0008      	movs	r0, r1
 8001382:	2220      	movs	r2, #32
 8001384:	40d8      	lsrs	r0, r3
 8001386:	1ad3      	subs	r3, r2, r3
 8001388:	4099      	lsls	r1, r3
 800138a:	000b      	movs	r3, r1
 800138c:	1e5a      	subs	r2, r3, #1
 800138e:	4193      	sbcs	r3, r2
 8001390:	4303      	orrs	r3, r0
 8001392:	449c      	add	ip, r3
 8001394:	4663      	mov	r3, ip
 8001396:	015b      	lsls	r3, r3, #5
 8001398:	d589      	bpl.n	80012ae <__aeabi_fsub+0x20a>
 800139a:	3501      	adds	r5, #1
 800139c:	2dff      	cmp	r5, #255	@ 0xff
 800139e:	d100      	bne.n	80013a2 <__aeabi_fsub+0x2fe>
 80013a0:	e6da      	b.n	8001158 <__aeabi_fsub+0xb4>
 80013a2:	4662      	mov	r2, ip
 80013a4:	2301      	movs	r3, #1
 80013a6:	4919      	ldr	r1, [pc, #100]	@ (800140c <__aeabi_fsub+0x368>)
 80013a8:	4013      	ands	r3, r2
 80013aa:	0852      	lsrs	r2, r2, #1
 80013ac:	400a      	ands	r2, r1
 80013ae:	431a      	orrs	r2, r3
 80013b0:	0013      	movs	r3, r2
 80013b2:	4694      	mov	ip, r2
 80013b4:	075b      	lsls	r3, r3, #29
 80013b6:	d004      	beq.n	80013c2 <__aeabi_fsub+0x31e>
 80013b8:	230f      	movs	r3, #15
 80013ba:	4013      	ands	r3, r2
 80013bc:	2b04      	cmp	r3, #4
 80013be:	d000      	beq.n	80013c2 <__aeabi_fsub+0x31e>
 80013c0:	e6bf      	b.n	8001142 <__aeabi_fsub+0x9e>
 80013c2:	4663      	mov	r3, ip
 80013c4:	015b      	lsls	r3, r3, #5
 80013c6:	d500      	bpl.n	80013ca <__aeabi_fsub+0x326>
 80013c8:	e6c2      	b.n	8001150 <__aeabi_fsub+0xac>
 80013ca:	4663      	mov	r3, ip
 80013cc:	08df      	lsrs	r7, r3, #3
 80013ce:	002b      	movs	r3, r5
 80013d0:	e6e3      	b.n	800119a <__aeabi_fsub+0xf6>
 80013d2:	1b53      	subs	r3, r2, r5
 80013d4:	2d00      	cmp	r5, #0
 80013d6:	d100      	bne.n	80013da <__aeabi_fsub+0x336>
 80013d8:	e6f4      	b.n	80011c4 <__aeabi_fsub+0x120>
 80013da:	2080      	movs	r0, #128	@ 0x80
 80013dc:	4664      	mov	r4, ip
 80013de:	04c0      	lsls	r0, r0, #19
 80013e0:	4304      	orrs	r4, r0
 80013e2:	46a4      	mov	ip, r4
 80013e4:	0034      	movs	r4, r6
 80013e6:	2001      	movs	r0, #1
 80013e8:	2b1b      	cmp	r3, #27
 80013ea:	dc09      	bgt.n	8001400 <__aeabi_fsub+0x35c>
 80013ec:	2520      	movs	r5, #32
 80013ee:	4660      	mov	r0, ip
 80013f0:	40d8      	lsrs	r0, r3
 80013f2:	1aeb      	subs	r3, r5, r3
 80013f4:	4665      	mov	r5, ip
 80013f6:	409d      	lsls	r5, r3
 80013f8:	002b      	movs	r3, r5
 80013fa:	1e5d      	subs	r5, r3, #1
 80013fc:	41ab      	sbcs	r3, r5
 80013fe:	4318      	orrs	r0, r3
 8001400:	1a0b      	subs	r3, r1, r0
 8001402:	469c      	mov	ip, r3
 8001404:	0015      	movs	r5, r2
 8001406:	e680      	b.n	800110a <__aeabi_fsub+0x66>
 8001408:	fbffffff 	.word	0xfbffffff
 800140c:	7dffffff 	.word	0x7dffffff
 8001410:	22fe      	movs	r2, #254	@ 0xfe
 8001412:	1c6b      	adds	r3, r5, #1
 8001414:	4213      	tst	r3, r2
 8001416:	d0a3      	beq.n	8001360 <__aeabi_fsub+0x2bc>
 8001418:	2bff      	cmp	r3, #255	@ 0xff
 800141a:	d100      	bne.n	800141e <__aeabi_fsub+0x37a>
 800141c:	e69c      	b.n	8001158 <__aeabi_fsub+0xb4>
 800141e:	4461      	add	r1, ip
 8001420:	0849      	lsrs	r1, r1, #1
 8001422:	074a      	lsls	r2, r1, #29
 8001424:	d049      	beq.n	80014ba <__aeabi_fsub+0x416>
 8001426:	220f      	movs	r2, #15
 8001428:	400a      	ands	r2, r1
 800142a:	2a04      	cmp	r2, #4
 800142c:	d045      	beq.n	80014ba <__aeabi_fsub+0x416>
 800142e:	1d0a      	adds	r2, r1, #4
 8001430:	4694      	mov	ip, r2
 8001432:	e6ad      	b.n	8001190 <__aeabi_fsub+0xec>
 8001434:	2d00      	cmp	r5, #0
 8001436:	d100      	bne.n	800143a <__aeabi_fsub+0x396>
 8001438:	e776      	b.n	8001328 <__aeabi_fsub+0x284>
 800143a:	e68d      	b.n	8001158 <__aeabi_fsub+0xb4>
 800143c:	0034      	movs	r4, r6
 800143e:	20ff      	movs	r0, #255	@ 0xff
 8001440:	2200      	movs	r2, #0
 8001442:	e68b      	b.n	800115c <__aeabi_fsub+0xb8>
 8001444:	4663      	mov	r3, ip
 8001446:	2401      	movs	r4, #1
 8001448:	1acf      	subs	r7, r1, r3
 800144a:	4034      	ands	r4, r6
 800144c:	e664      	b.n	8001118 <__aeabi_fsub+0x74>
 800144e:	4461      	add	r1, ip
 8001450:	014b      	lsls	r3, r1, #5
 8001452:	d56d      	bpl.n	8001530 <__aeabi_fsub+0x48c>
 8001454:	0848      	lsrs	r0, r1, #1
 8001456:	4944      	ldr	r1, [pc, #272]	@ (8001568 <__aeabi_fsub+0x4c4>)
 8001458:	4001      	ands	r1, r0
 800145a:	0743      	lsls	r3, r0, #29
 800145c:	d02c      	beq.n	80014b8 <__aeabi_fsub+0x414>
 800145e:	230f      	movs	r3, #15
 8001460:	4003      	ands	r3, r0
 8001462:	2b04      	cmp	r3, #4
 8001464:	d028      	beq.n	80014b8 <__aeabi_fsub+0x414>
 8001466:	1d0b      	adds	r3, r1, #4
 8001468:	469c      	mov	ip, r3
 800146a:	2302      	movs	r3, #2
 800146c:	e690      	b.n	8001190 <__aeabi_fsub+0xec>
 800146e:	2900      	cmp	r1, #0
 8001470:	d100      	bne.n	8001474 <__aeabi_fsub+0x3d0>
 8001472:	e72b      	b.n	80012cc <__aeabi_fsub+0x228>
 8001474:	2380      	movs	r3, #128	@ 0x80
 8001476:	03db      	lsls	r3, r3, #15
 8001478:	429f      	cmp	r7, r3
 800147a:	d200      	bcs.n	800147e <__aeabi_fsub+0x3da>
 800147c:	e726      	b.n	80012cc <__aeabi_fsub+0x228>
 800147e:	4298      	cmp	r0, r3
 8001480:	d300      	bcc.n	8001484 <__aeabi_fsub+0x3e0>
 8001482:	e723      	b.n	80012cc <__aeabi_fsub+0x228>
 8001484:	2401      	movs	r4, #1
 8001486:	4034      	ands	r4, r6
 8001488:	0007      	movs	r7, r0
 800148a:	e71f      	b.n	80012cc <__aeabi_fsub+0x228>
 800148c:	0034      	movs	r4, r6
 800148e:	468c      	mov	ip, r1
 8001490:	e67e      	b.n	8001190 <__aeabi_fsub+0xec>
 8001492:	2301      	movs	r3, #1
 8001494:	08cf      	lsrs	r7, r1, #3
 8001496:	e680      	b.n	800119a <__aeabi_fsub+0xf6>
 8001498:	2300      	movs	r3, #0
 800149a:	e67e      	b.n	800119a <__aeabi_fsub+0xf6>
 800149c:	2020      	movs	r0, #32
 800149e:	4665      	mov	r5, ip
 80014a0:	1b80      	subs	r0, r0, r6
 80014a2:	4085      	lsls	r5, r0
 80014a4:	4663      	mov	r3, ip
 80014a6:	0028      	movs	r0, r5
 80014a8:	40f3      	lsrs	r3, r6
 80014aa:	1e45      	subs	r5, r0, #1
 80014ac:	41a8      	sbcs	r0, r5
 80014ae:	4303      	orrs	r3, r0
 80014b0:	469c      	mov	ip, r3
 80014b2:	0015      	movs	r5, r2
 80014b4:	448c      	add	ip, r1
 80014b6:	e76d      	b.n	8001394 <__aeabi_fsub+0x2f0>
 80014b8:	2302      	movs	r3, #2
 80014ba:	08cf      	lsrs	r7, r1, #3
 80014bc:	e66d      	b.n	800119a <__aeabi_fsub+0xf6>
 80014be:	1b0f      	subs	r7, r1, r4
 80014c0:	017b      	lsls	r3, r7, #5
 80014c2:	d528      	bpl.n	8001516 <__aeabi_fsub+0x472>
 80014c4:	01bf      	lsls	r7, r7, #6
 80014c6:	09bf      	lsrs	r7, r7, #6
 80014c8:	0038      	movs	r0, r7
 80014ca:	f000 f905 	bl	80016d8 <__clzsi2>
 80014ce:	003b      	movs	r3, r7
 80014d0:	3805      	subs	r0, #5
 80014d2:	4083      	lsls	r3, r0
 80014d4:	0034      	movs	r4, r6
 80014d6:	2501      	movs	r5, #1
 80014d8:	e6ca      	b.n	8001270 <__aeabi_fsub+0x1cc>
 80014da:	2900      	cmp	r1, #0
 80014dc:	d100      	bne.n	80014e0 <__aeabi_fsub+0x43c>
 80014de:	e6b5      	b.n	800124c <__aeabi_fsub+0x1a8>
 80014e0:	2401      	movs	r4, #1
 80014e2:	0007      	movs	r7, r0
 80014e4:	4034      	ands	r4, r6
 80014e6:	e658      	b.n	800119a <__aeabi_fsub+0xf6>
 80014e8:	4663      	mov	r3, ip
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d100      	bne.n	80014f0 <__aeabi_fsub+0x44c>
 80014ee:	e6e9      	b.n	80012c4 <__aeabi_fsub+0x220>
 80014f0:	2900      	cmp	r1, #0
 80014f2:	d100      	bne.n	80014f6 <__aeabi_fsub+0x452>
 80014f4:	e6ea      	b.n	80012cc <__aeabi_fsub+0x228>
 80014f6:	2380      	movs	r3, #128	@ 0x80
 80014f8:	03db      	lsls	r3, r3, #15
 80014fa:	429f      	cmp	r7, r3
 80014fc:	d200      	bcs.n	8001500 <__aeabi_fsub+0x45c>
 80014fe:	e6e5      	b.n	80012cc <__aeabi_fsub+0x228>
 8001500:	4298      	cmp	r0, r3
 8001502:	d300      	bcc.n	8001506 <__aeabi_fsub+0x462>
 8001504:	e6e2      	b.n	80012cc <__aeabi_fsub+0x228>
 8001506:	0007      	movs	r7, r0
 8001508:	e6e0      	b.n	80012cc <__aeabi_fsub+0x228>
 800150a:	2900      	cmp	r1, #0
 800150c:	d100      	bne.n	8001510 <__aeabi_fsub+0x46c>
 800150e:	e69e      	b.n	800124e <__aeabi_fsub+0x1aa>
 8001510:	2300      	movs	r3, #0
 8001512:	08cf      	lsrs	r7, r1, #3
 8001514:	e641      	b.n	800119a <__aeabi_fsub+0xf6>
 8001516:	0034      	movs	r4, r6
 8001518:	2301      	movs	r3, #1
 800151a:	08ff      	lsrs	r7, r7, #3
 800151c:	e63d      	b.n	800119a <__aeabi_fsub+0xf6>
 800151e:	2f00      	cmp	r7, #0
 8001520:	d100      	bne.n	8001524 <__aeabi_fsub+0x480>
 8001522:	e693      	b.n	800124c <__aeabi_fsub+0x1a8>
 8001524:	2300      	movs	r3, #0
 8001526:	08ff      	lsrs	r7, r7, #3
 8001528:	e637      	b.n	800119a <__aeabi_fsub+0xf6>
 800152a:	2300      	movs	r3, #0
 800152c:	08d7      	lsrs	r7, r2, #3
 800152e:	e634      	b.n	800119a <__aeabi_fsub+0xf6>
 8001530:	2301      	movs	r3, #1
 8001532:	08cf      	lsrs	r7, r1, #3
 8001534:	e631      	b.n	800119a <__aeabi_fsub+0xf6>
 8001536:	2280      	movs	r2, #128	@ 0x80
 8001538:	000b      	movs	r3, r1
 800153a:	04d2      	lsls	r2, r2, #19
 800153c:	2001      	movs	r0, #1
 800153e:	4013      	ands	r3, r2
 8001540:	4211      	tst	r1, r2
 8001542:	d000      	beq.n	8001546 <__aeabi_fsub+0x4a2>
 8001544:	e6ae      	b.n	80012a4 <__aeabi_fsub+0x200>
 8001546:	08cf      	lsrs	r7, r1, #3
 8001548:	e627      	b.n	800119a <__aeabi_fsub+0xf6>
 800154a:	2b00      	cmp	r3, #0
 800154c:	d100      	bne.n	8001550 <__aeabi_fsub+0x4ac>
 800154e:	e75f      	b.n	8001410 <__aeabi_fsub+0x36c>
 8001550:	1b56      	subs	r6, r2, r5
 8001552:	2d00      	cmp	r5, #0
 8001554:	d101      	bne.n	800155a <__aeabi_fsub+0x4b6>
 8001556:	0033      	movs	r3, r6
 8001558:	e6e7      	b.n	800132a <__aeabi_fsub+0x286>
 800155a:	2380      	movs	r3, #128	@ 0x80
 800155c:	4660      	mov	r0, ip
 800155e:	04db      	lsls	r3, r3, #19
 8001560:	4318      	orrs	r0, r3
 8001562:	4684      	mov	ip, r0
 8001564:	e6eb      	b.n	800133e <__aeabi_fsub+0x29a>
 8001566:	46c0      	nop			@ (mov r8, r8)
 8001568:	7dffffff 	.word	0x7dffffff

0800156c <__aeabi_f2iz>:
 800156c:	0241      	lsls	r1, r0, #9
 800156e:	0042      	lsls	r2, r0, #1
 8001570:	0fc3      	lsrs	r3, r0, #31
 8001572:	0a49      	lsrs	r1, r1, #9
 8001574:	2000      	movs	r0, #0
 8001576:	0e12      	lsrs	r2, r2, #24
 8001578:	2a7e      	cmp	r2, #126	@ 0x7e
 800157a:	dd03      	ble.n	8001584 <__aeabi_f2iz+0x18>
 800157c:	2a9d      	cmp	r2, #157	@ 0x9d
 800157e:	dd02      	ble.n	8001586 <__aeabi_f2iz+0x1a>
 8001580:	4a09      	ldr	r2, [pc, #36]	@ (80015a8 <__aeabi_f2iz+0x3c>)
 8001582:	1898      	adds	r0, r3, r2
 8001584:	4770      	bx	lr
 8001586:	2080      	movs	r0, #128	@ 0x80
 8001588:	0400      	lsls	r0, r0, #16
 800158a:	4301      	orrs	r1, r0
 800158c:	2a95      	cmp	r2, #149	@ 0x95
 800158e:	dc07      	bgt.n	80015a0 <__aeabi_f2iz+0x34>
 8001590:	2096      	movs	r0, #150	@ 0x96
 8001592:	1a82      	subs	r2, r0, r2
 8001594:	40d1      	lsrs	r1, r2
 8001596:	4248      	negs	r0, r1
 8001598:	2b00      	cmp	r3, #0
 800159a:	d1f3      	bne.n	8001584 <__aeabi_f2iz+0x18>
 800159c:	0008      	movs	r0, r1
 800159e:	e7f1      	b.n	8001584 <__aeabi_f2iz+0x18>
 80015a0:	3a96      	subs	r2, #150	@ 0x96
 80015a2:	4091      	lsls	r1, r2
 80015a4:	e7f7      	b.n	8001596 <__aeabi_f2iz+0x2a>
 80015a6:	46c0      	nop			@ (mov r8, r8)
 80015a8:	7fffffff 	.word	0x7fffffff

080015ac <__aeabi_i2f>:
 80015ac:	b570      	push	{r4, r5, r6, lr}
 80015ae:	2800      	cmp	r0, #0
 80015b0:	d012      	beq.n	80015d8 <__aeabi_i2f+0x2c>
 80015b2:	17c3      	asrs	r3, r0, #31
 80015b4:	18c5      	adds	r5, r0, r3
 80015b6:	405d      	eors	r5, r3
 80015b8:	0fc4      	lsrs	r4, r0, #31
 80015ba:	0028      	movs	r0, r5
 80015bc:	f000 f88c 	bl	80016d8 <__clzsi2>
 80015c0:	239e      	movs	r3, #158	@ 0x9e
 80015c2:	1a1b      	subs	r3, r3, r0
 80015c4:	2b96      	cmp	r3, #150	@ 0x96
 80015c6:	dc0f      	bgt.n	80015e8 <__aeabi_i2f+0x3c>
 80015c8:	2808      	cmp	r0, #8
 80015ca:	d038      	beq.n	800163e <__aeabi_i2f+0x92>
 80015cc:	3808      	subs	r0, #8
 80015ce:	4085      	lsls	r5, r0
 80015d0:	026d      	lsls	r5, r5, #9
 80015d2:	0a6d      	lsrs	r5, r5, #9
 80015d4:	b2d8      	uxtb	r0, r3
 80015d6:	e002      	b.n	80015de <__aeabi_i2f+0x32>
 80015d8:	2400      	movs	r4, #0
 80015da:	2000      	movs	r0, #0
 80015dc:	2500      	movs	r5, #0
 80015de:	05c0      	lsls	r0, r0, #23
 80015e0:	4328      	orrs	r0, r5
 80015e2:	07e4      	lsls	r4, r4, #31
 80015e4:	4320      	orrs	r0, r4
 80015e6:	bd70      	pop	{r4, r5, r6, pc}
 80015e8:	2b99      	cmp	r3, #153	@ 0x99
 80015ea:	dc14      	bgt.n	8001616 <__aeabi_i2f+0x6a>
 80015ec:	1f42      	subs	r2, r0, #5
 80015ee:	4095      	lsls	r5, r2
 80015f0:	002a      	movs	r2, r5
 80015f2:	4915      	ldr	r1, [pc, #84]	@ (8001648 <__aeabi_i2f+0x9c>)
 80015f4:	4011      	ands	r1, r2
 80015f6:	0755      	lsls	r5, r2, #29
 80015f8:	d01c      	beq.n	8001634 <__aeabi_i2f+0x88>
 80015fa:	250f      	movs	r5, #15
 80015fc:	402a      	ands	r2, r5
 80015fe:	2a04      	cmp	r2, #4
 8001600:	d018      	beq.n	8001634 <__aeabi_i2f+0x88>
 8001602:	3104      	adds	r1, #4
 8001604:	08ca      	lsrs	r2, r1, #3
 8001606:	0149      	lsls	r1, r1, #5
 8001608:	d515      	bpl.n	8001636 <__aeabi_i2f+0x8a>
 800160a:	239f      	movs	r3, #159	@ 0x9f
 800160c:	0252      	lsls	r2, r2, #9
 800160e:	1a18      	subs	r0, r3, r0
 8001610:	0a55      	lsrs	r5, r2, #9
 8001612:	b2c0      	uxtb	r0, r0
 8001614:	e7e3      	b.n	80015de <__aeabi_i2f+0x32>
 8001616:	2205      	movs	r2, #5
 8001618:	0029      	movs	r1, r5
 800161a:	1a12      	subs	r2, r2, r0
 800161c:	40d1      	lsrs	r1, r2
 800161e:	0002      	movs	r2, r0
 8001620:	321b      	adds	r2, #27
 8001622:	4095      	lsls	r5, r2
 8001624:	002a      	movs	r2, r5
 8001626:	1e55      	subs	r5, r2, #1
 8001628:	41aa      	sbcs	r2, r5
 800162a:	430a      	orrs	r2, r1
 800162c:	4906      	ldr	r1, [pc, #24]	@ (8001648 <__aeabi_i2f+0x9c>)
 800162e:	4011      	ands	r1, r2
 8001630:	0755      	lsls	r5, r2, #29
 8001632:	d1e2      	bne.n	80015fa <__aeabi_i2f+0x4e>
 8001634:	08ca      	lsrs	r2, r1, #3
 8001636:	0252      	lsls	r2, r2, #9
 8001638:	0a55      	lsrs	r5, r2, #9
 800163a:	b2d8      	uxtb	r0, r3
 800163c:	e7cf      	b.n	80015de <__aeabi_i2f+0x32>
 800163e:	026d      	lsls	r5, r5, #9
 8001640:	0a6d      	lsrs	r5, r5, #9
 8001642:	308e      	adds	r0, #142	@ 0x8e
 8001644:	e7cb      	b.n	80015de <__aeabi_i2f+0x32>
 8001646:	46c0      	nop			@ (mov r8, r8)
 8001648:	fbffffff 	.word	0xfbffffff

0800164c <__aeabi_ui2f>:
 800164c:	b510      	push	{r4, lr}
 800164e:	1e04      	subs	r4, r0, #0
 8001650:	d00d      	beq.n	800166e <__aeabi_ui2f+0x22>
 8001652:	f000 f841 	bl	80016d8 <__clzsi2>
 8001656:	239e      	movs	r3, #158	@ 0x9e
 8001658:	1a1b      	subs	r3, r3, r0
 800165a:	2b96      	cmp	r3, #150	@ 0x96
 800165c:	dc0c      	bgt.n	8001678 <__aeabi_ui2f+0x2c>
 800165e:	2808      	cmp	r0, #8
 8001660:	d034      	beq.n	80016cc <__aeabi_ui2f+0x80>
 8001662:	3808      	subs	r0, #8
 8001664:	4084      	lsls	r4, r0
 8001666:	0264      	lsls	r4, r4, #9
 8001668:	0a64      	lsrs	r4, r4, #9
 800166a:	b2d8      	uxtb	r0, r3
 800166c:	e001      	b.n	8001672 <__aeabi_ui2f+0x26>
 800166e:	2000      	movs	r0, #0
 8001670:	2400      	movs	r4, #0
 8001672:	05c0      	lsls	r0, r0, #23
 8001674:	4320      	orrs	r0, r4
 8001676:	bd10      	pop	{r4, pc}
 8001678:	2b99      	cmp	r3, #153	@ 0x99
 800167a:	dc13      	bgt.n	80016a4 <__aeabi_ui2f+0x58>
 800167c:	1f42      	subs	r2, r0, #5
 800167e:	4094      	lsls	r4, r2
 8001680:	4a14      	ldr	r2, [pc, #80]	@ (80016d4 <__aeabi_ui2f+0x88>)
 8001682:	4022      	ands	r2, r4
 8001684:	0761      	lsls	r1, r4, #29
 8001686:	d01c      	beq.n	80016c2 <__aeabi_ui2f+0x76>
 8001688:	210f      	movs	r1, #15
 800168a:	4021      	ands	r1, r4
 800168c:	2904      	cmp	r1, #4
 800168e:	d018      	beq.n	80016c2 <__aeabi_ui2f+0x76>
 8001690:	3204      	adds	r2, #4
 8001692:	08d4      	lsrs	r4, r2, #3
 8001694:	0152      	lsls	r2, r2, #5
 8001696:	d515      	bpl.n	80016c4 <__aeabi_ui2f+0x78>
 8001698:	239f      	movs	r3, #159	@ 0x9f
 800169a:	0264      	lsls	r4, r4, #9
 800169c:	1a18      	subs	r0, r3, r0
 800169e:	0a64      	lsrs	r4, r4, #9
 80016a0:	b2c0      	uxtb	r0, r0
 80016a2:	e7e6      	b.n	8001672 <__aeabi_ui2f+0x26>
 80016a4:	0002      	movs	r2, r0
 80016a6:	0021      	movs	r1, r4
 80016a8:	321b      	adds	r2, #27
 80016aa:	4091      	lsls	r1, r2
 80016ac:	000a      	movs	r2, r1
 80016ae:	1e51      	subs	r1, r2, #1
 80016b0:	418a      	sbcs	r2, r1
 80016b2:	2105      	movs	r1, #5
 80016b4:	1a09      	subs	r1, r1, r0
 80016b6:	40cc      	lsrs	r4, r1
 80016b8:	4314      	orrs	r4, r2
 80016ba:	4a06      	ldr	r2, [pc, #24]	@ (80016d4 <__aeabi_ui2f+0x88>)
 80016bc:	4022      	ands	r2, r4
 80016be:	0761      	lsls	r1, r4, #29
 80016c0:	d1e2      	bne.n	8001688 <__aeabi_ui2f+0x3c>
 80016c2:	08d4      	lsrs	r4, r2, #3
 80016c4:	0264      	lsls	r4, r4, #9
 80016c6:	0a64      	lsrs	r4, r4, #9
 80016c8:	b2d8      	uxtb	r0, r3
 80016ca:	e7d2      	b.n	8001672 <__aeabi_ui2f+0x26>
 80016cc:	0264      	lsls	r4, r4, #9
 80016ce:	0a64      	lsrs	r4, r4, #9
 80016d0:	308e      	adds	r0, #142	@ 0x8e
 80016d2:	e7ce      	b.n	8001672 <__aeabi_ui2f+0x26>
 80016d4:	fbffffff 	.word	0xfbffffff

080016d8 <__clzsi2>:
 80016d8:	211c      	movs	r1, #28
 80016da:	2301      	movs	r3, #1
 80016dc:	041b      	lsls	r3, r3, #16
 80016de:	4298      	cmp	r0, r3
 80016e0:	d301      	bcc.n	80016e6 <__clzsi2+0xe>
 80016e2:	0c00      	lsrs	r0, r0, #16
 80016e4:	3910      	subs	r1, #16
 80016e6:	0a1b      	lsrs	r3, r3, #8
 80016e8:	4298      	cmp	r0, r3
 80016ea:	d301      	bcc.n	80016f0 <__clzsi2+0x18>
 80016ec:	0a00      	lsrs	r0, r0, #8
 80016ee:	3908      	subs	r1, #8
 80016f0:	091b      	lsrs	r3, r3, #4
 80016f2:	4298      	cmp	r0, r3
 80016f4:	d301      	bcc.n	80016fa <__clzsi2+0x22>
 80016f6:	0900      	lsrs	r0, r0, #4
 80016f8:	3904      	subs	r1, #4
 80016fa:	a202      	add	r2, pc, #8	@ (adr r2, 8001704 <__clzsi2+0x2c>)
 80016fc:	5c10      	ldrb	r0, [r2, r0]
 80016fe:	1840      	adds	r0, r0, r1
 8001700:	4770      	bx	lr
 8001702:	46c0      	nop			@ (mov r8, r8)
 8001704:	02020304 	.word	0x02020304
 8001708:	01010101 	.word	0x01010101
	...

08001714 <__clzdi2>:
 8001714:	b510      	push	{r4, lr}
 8001716:	2900      	cmp	r1, #0
 8001718:	d103      	bne.n	8001722 <__clzdi2+0xe>
 800171a:	f7ff ffdd 	bl	80016d8 <__clzsi2>
 800171e:	3020      	adds	r0, #32
 8001720:	e002      	b.n	8001728 <__clzdi2+0x14>
 8001722:	0008      	movs	r0, r1
 8001724:	f7ff ffd8 	bl	80016d8 <__clzsi2>
 8001728:	bd10      	pop	{r4, pc}
 800172a:	46c0      	nop			@ (mov r8, r8)

0800172c <ADCtoStroom>:
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET); //Receive mode
    HAL_UART_Receive_DMA(huart, RXData, 4);
}

int32_t ADCtoStroom(uint16_t adc_value)
{
 800172c:	b590      	push	{r4, r7, lr}
 800172e:	b085      	sub	sp, #20
 8001730:	af00      	add	r7, sp, #0
 8001732:	0002      	movs	r2, r0
 8001734:	1dbb      	adds	r3, r7, #6
 8001736:	801a      	strh	r2, [r3, #0]
    const uint16_t ADC4m  = 884;
 8001738:	210e      	movs	r1, #14
 800173a:	187b      	adds	r3, r7, r1
 800173c:	22dd      	movs	r2, #221	@ 0xdd
 800173e:	0092      	lsls	r2, r2, #2
 8001740:	801a      	strh	r2, [r3, #0]
    const uint16_t ADC20m = 3940;
 8001742:	240c      	movs	r4, #12
 8001744:	193b      	adds	r3, r7, r4
 8001746:	4a0a      	ldr	r2, [pc, #40]	@ (8001770 <ADCtoStroom+0x44>)
 8001748:	801a      	strh	r2, [r3, #0]

    // lineair, ook onder 4m en boven 20m
    return ((int32_t)(adc_value - ADC4m) * 4096) / (ADC20m - ADC4m);
 800174a:	1dbb      	adds	r3, r7, #6
 800174c:	881a      	ldrh	r2, [r3, #0]
 800174e:	187b      	adds	r3, r7, r1
 8001750:	881b      	ldrh	r3, [r3, #0]
 8001752:	1ad3      	subs	r3, r2, r3
 8001754:	0318      	lsls	r0, r3, #12
 8001756:	193b      	adds	r3, r7, r4
 8001758:	881a      	ldrh	r2, [r3, #0]
 800175a:	187b      	adds	r3, r7, r1
 800175c:	881b      	ldrh	r3, [r3, #0]
 800175e:	1ad3      	subs	r3, r2, r3
 8001760:	0019      	movs	r1, r3
 8001762:	f7fe fd5b 	bl	800021c <__divsi3>
 8001766:	0003      	movs	r3, r0
}
 8001768:	0018      	movs	r0, r3
 800176a:	46bd      	mov	sp, r7
 800176c:	b005      	add	sp, #20
 800176e:	bd90      	pop	{r4, r7, pc}
 8001770:	00000f64 	.word	0x00000f64

08001774 <sendDAC>:


void sendDAC(uint16_t DACData){
 8001774:	b580      	push	{r7, lr}
 8001776:	b086      	sub	sp, #24
 8001778:	af02      	add	r7, sp, #8
 800177a:	0002      	movs	r2, r0
 800177c:	1dbb      	adds	r3, r7, #6
 800177e:	801a      	strh	r2, [r3, #0]
	//Stuur DAC aan op basis van 12 bit waarde
	//Zonder MUTEX, want maar 1 plek gebruikt het
	if(DACData > 0x0FFF){
 8001780:	1dbb      	adds	r3, r7, #6
 8001782:	881a      	ldrh	r2, [r3, #0]
 8001784:	2380      	movs	r3, #128	@ 0x80
 8001786:	015b      	lsls	r3, r3, #5
 8001788:	429a      	cmp	r2, r3
 800178a:	d302      	bcc.n	8001792 <sendDAC+0x1e>
		DACData = 0x0FFF;
 800178c:	1dbb      	adds	r3, r7, #6
 800178e:	4a10      	ldr	r2, [pc, #64]	@ (80017d0 <sendDAC+0x5c>)
 8001790:	801a      	strh	r2, [r3, #0]
	}

    uint8_t buffer[3];
    buffer[0] = 0x40;            		// Command byte
 8001792:	210c      	movs	r1, #12
 8001794:	187b      	adds	r3, r7, r1
 8001796:	2240      	movs	r2, #64	@ 0x40
 8001798:	701a      	strb	r2, [r3, #0]
    buffer[1] = (DACData >> 4) & 0xFF; 	// Upper 8 bits
 800179a:	1dbb      	adds	r3, r7, #6
 800179c:	881b      	ldrh	r3, [r3, #0]
 800179e:	091b      	lsrs	r3, r3, #4
 80017a0:	b29b      	uxth	r3, r3
 80017a2:	b2da      	uxtb	r2, r3
 80017a4:	187b      	adds	r3, r7, r1
 80017a6:	705a      	strb	r2, [r3, #1]
    buffer[2] = (DACData & 0x0F) << 4; 	// Lower 4 bits
 80017a8:	1dbb      	adds	r3, r7, #6
 80017aa:	881b      	ldrh	r3, [r3, #0]
 80017ac:	b2db      	uxtb	r3, r3
 80017ae:	011b      	lsls	r3, r3, #4
 80017b0:	b2da      	uxtb	r2, r3
 80017b2:	187b      	adds	r3, r7, r1
 80017b4:	709a      	strb	r2, [r3, #2]

    //I2C DAC aansturing
    HAL_I2C_Master_Transmit(&hi2c1, (0x61 << 1), buffer, 3, HAL_MAX_DELAY);
 80017b6:	187a      	adds	r2, r7, r1
 80017b8:	4806      	ldr	r0, [pc, #24]	@ (80017d4 <sendDAC+0x60>)
 80017ba:	2301      	movs	r3, #1
 80017bc:	425b      	negs	r3, r3
 80017be:	9300      	str	r3, [sp, #0]
 80017c0:	2303      	movs	r3, #3
 80017c2:	21c2      	movs	r1, #194	@ 0xc2
 80017c4:	f002 fc00 	bl	8003fc8 <HAL_I2C_Master_Transmit>
}
 80017c8:	46c0      	nop			@ (mov r8, r8)
 80017ca:	46bd      	mov	sp, r7
 80017cc:	b004      	add	sp, #16
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	00000fff 	.word	0x00000fff
 80017d4:	200000b4 	.word	0x200000b4

080017d8 <ADCChannelSamples>:

uint16_t ADCChannelSamples(uint32_t channel, uint8_t ADCSamples)
{
 80017d8:	b590      	push	{r4, r7, lr}
 80017da:	b089      	sub	sp, #36	@ 0x24
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
 80017e0:	000a      	movs	r2, r1
 80017e2:	1cfb      	adds	r3, r7, #3
 80017e4:	701a      	strb	r2, [r3, #0]
    uint32_t sum = 0;
 80017e6:	2300      	movs	r3, #0
 80017e8:	61fb      	str	r3, [r7, #28]
    ADC_ChannelConfTypeDef sConfig = {0};
 80017ea:	240c      	movs	r4, #12
 80017ec:	193b      	adds	r3, r7, r4
 80017ee:	0018      	movs	r0, r3
 80017f0:	230c      	movs	r3, #12
 80017f2:	001a      	movs	r2, r3
 80017f4:	2100      	movs	r1, #0
 80017f6:	f007 fa63 	bl	8008cc0 <memset>

    // Mutex claimen
    osMutexWait(ADCMutexHandle, osWaitForever);
 80017fa:	4b28      	ldr	r3, [pc, #160]	@ (800189c <ADCChannelSamples+0xc4>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	2201      	movs	r2, #1
 8001800:	4252      	negs	r2, r2
 8001802:	0011      	movs	r1, r2
 8001804:	0018      	movs	r0, r3
 8001806:	f005 fb35 	bl	8006e74 <osMutexWait>

    // Channel instellen
    sConfig.Channel = channel;
 800180a:	193b      	adds	r3, r7, r4
 800180c:	687a      	ldr	r2, [r7, #4]
 800180e:	601a      	str	r2, [r3, #0]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 8001810:	193b      	adds	r3, r7, r4
 8001812:	2200      	movs	r2, #0
 8001814:	605a      	str	r2, [r3, #4]
    sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8001816:	193b      	adds	r3, r7, r4
 8001818:	2200      	movs	r2, #0
 800181a:	609a      	str	r2, [r3, #8]
    HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800181c:	193a      	adds	r2, r7, r4
 800181e:	4b20      	ldr	r3, [pc, #128]	@ (80018a0 <ADCChannelSamples+0xc8>)
 8001820:	0011      	movs	r1, r2
 8001822:	0018      	movs	r0, r3
 8001824:	f001 fac8 	bl	8002db8 <HAL_ADC_ConfigChannel>

    // Averaging
    for (uint8_t i = 0; i < ADCSamples; i++) {
 8001828:	231b      	movs	r3, #27
 800182a:	18fb      	adds	r3, r7, r3
 800182c:	2200      	movs	r2, #0
 800182e:	701a      	strb	r2, [r3, #0]
 8001830:	e01c      	b.n	800186c <ADCChannelSamples+0x94>
        HAL_ADC_Start(&hadc1);
 8001832:	4b1b      	ldr	r3, [pc, #108]	@ (80018a0 <ADCChannelSamples+0xc8>)
 8001834:	0018      	movs	r0, r3
 8001836:	f001 f995 	bl	8002b64 <HAL_ADC_Start>
        HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 800183a:	2301      	movs	r3, #1
 800183c:	425a      	negs	r2, r3
 800183e:	4b18      	ldr	r3, [pc, #96]	@ (80018a0 <ADCChannelSamples+0xc8>)
 8001840:	0011      	movs	r1, r2
 8001842:	0018      	movs	r0, r3
 8001844:	f001 fa18 	bl	8002c78 <HAL_ADC_PollForConversion>
        sum += HAL_ADC_GetValue(&hadc1);
 8001848:	4b15      	ldr	r3, [pc, #84]	@ (80018a0 <ADCChannelSamples+0xc8>)
 800184a:	0018      	movs	r0, r3
 800184c:	f001 faa8 	bl	8002da0 <HAL_ADC_GetValue>
 8001850:	0002      	movs	r2, r0
 8001852:	69fb      	ldr	r3, [r7, #28]
 8001854:	189b      	adds	r3, r3, r2
 8001856:	61fb      	str	r3, [r7, #28]
        HAL_ADC_Stop(&hadc1);
 8001858:	4b11      	ldr	r3, [pc, #68]	@ (80018a0 <ADCChannelSamples+0xc8>)
 800185a:	0018      	movs	r0, r3
 800185c:	f001 f9d0 	bl	8002c00 <HAL_ADC_Stop>
    for (uint8_t i = 0; i < ADCSamples; i++) {
 8001860:	211b      	movs	r1, #27
 8001862:	187b      	adds	r3, r7, r1
 8001864:	781a      	ldrb	r2, [r3, #0]
 8001866:	187b      	adds	r3, r7, r1
 8001868:	3201      	adds	r2, #1
 800186a:	701a      	strb	r2, [r3, #0]
 800186c:	231b      	movs	r3, #27
 800186e:	18fa      	adds	r2, r7, r3
 8001870:	1cfb      	adds	r3, r7, #3
 8001872:	7812      	ldrb	r2, [r2, #0]
 8001874:	781b      	ldrb	r3, [r3, #0]
 8001876:	429a      	cmp	r2, r3
 8001878:	d3db      	bcc.n	8001832 <ADCChannelSamples+0x5a>
    }

    // Mutex loslaten
    osMutexRelease(ADCMutexHandle);
 800187a:	4b08      	ldr	r3, [pc, #32]	@ (800189c <ADCChannelSamples+0xc4>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	0018      	movs	r0, r3
 8001880:	f005 fb42 	bl	8006f08 <osMutexRelease>

    return (uint16_t)(sum / ADCSamples);
 8001884:	1cfb      	adds	r3, r7, #3
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	0019      	movs	r1, r3
 800188a:	69f8      	ldr	r0, [r7, #28]
 800188c:	f7fe fc3c 	bl	8000108 <__udivsi3>
 8001890:	0003      	movs	r3, r0
 8001892:	b29b      	uxth	r3, r3
}
 8001894:	0018      	movs	r0, r3
 8001896:	46bd      	mov	sp, r7
 8001898:	b009      	add	sp, #36	@ 0x24
 800189a:	bd90      	pop	{r4, r7, pc}
 800189c:	2000020c 	.word	0x2000020c
 80018a0:	2000002c 	.word	0x2000002c

080018a4 <clampf>:
{
    return (x >= 0) ? x : -x;
}

static inline float clampf(float x, float min, float max)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b084      	sub	sp, #16
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	60f8      	str	r0, [r7, #12]
 80018ac:	60b9      	str	r1, [r7, #8]
 80018ae:	607a      	str	r2, [r7, #4]
    if (x < min) return min;
 80018b0:	68b9      	ldr	r1, [r7, #8]
 80018b2:	68f8      	ldr	r0, [r7, #12]
 80018b4:	f7fe fdb0 	bl	8000418 <__aeabi_fcmplt>
 80018b8:	1e03      	subs	r3, r0, #0
 80018ba:	d001      	beq.n	80018c0 <clampf+0x1c>
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	e008      	b.n	80018d2 <clampf+0x2e>
    if (x > max) return max;
 80018c0:	6879      	ldr	r1, [r7, #4]
 80018c2:	68f8      	ldr	r0, [r7, #12]
 80018c4:	f7fe fdbc 	bl	8000440 <__aeabi_fcmpgt>
 80018c8:	1e03      	subs	r3, r0, #0
 80018ca:	d001      	beq.n	80018d0 <clampf+0x2c>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	e000      	b.n	80018d2 <clampf+0x2e>
    return x;
 80018d0:	68fb      	ldr	r3, [r7, #12]
}
 80018d2:	1c18      	adds	r0, r3, #0
 80018d4:	46bd      	mov	sp, r7
 80018d6:	b004      	add	sp, #16
 80018d8:	bd80      	pop	{r7, pc}
	...

080018dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018dc:	b5b0      	push	{r4, r5, r7, lr}
 80018de:	b090      	sub	sp, #64	@ 0x40
 80018e0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018e2:	f000 fdcd 	bl	8002480 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018e6:	f000 f871 	bl	80019cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018ea:	f000 f9f9 	bl	8001ce0 <MX_GPIO_Init>
  MX_DMA_Init();
 80018ee:	f000 f9d9 	bl	8001ca4 <MX_DMA_Init>
  MX_ADC1_Init();
 80018f2:	f000 f8b3 	bl	8001a5c <MX_ADC1_Init>
  MX_I2C1_Init();
 80018f6:	f000 f947 	bl	8001b88 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80018fa:	f000 f985 	bl	8001c08 <MX_USART1_UART_Init>
  MX_CRC_Init();
 80018fe:	f000 f919 	bl	8001b34 <MX_CRC_Init>

  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of CRCMutex */
  osMutexDef(CRCMutex);
 8001902:	2300      	movs	r3, #0
 8001904:	63fb      	str	r3, [r7, #60]	@ 0x3c
  CRCMutexHandle = osMutexCreate(osMutex(CRCMutex));
 8001906:	233c      	movs	r3, #60	@ 0x3c
 8001908:	18fb      	adds	r3, r7, r3
 800190a:	0018      	movs	r0, r3
 800190c:	f005 faa5 	bl	8006e5a <osMutexCreate>
 8001910:	0002      	movs	r2, r0
 8001912:	4b24      	ldr	r3, [pc, #144]	@ (80019a4 <main+0xc8>)
 8001914:	601a      	str	r2, [r3, #0]

  /* definition and creation of ADCMutex */
  osMutexDef(ADCMutex);
 8001916:	2300      	movs	r3, #0
 8001918:	63bb      	str	r3, [r7, #56]	@ 0x38
  ADCMutexHandle = osMutexCreate(osMutex(ADCMutex));
 800191a:	2338      	movs	r3, #56	@ 0x38
 800191c:	18fb      	adds	r3, r7, r3
 800191e:	0018      	movs	r0, r3
 8001920:	f005 fa9b 	bl	8006e5a <osMutexCreate>
 8001924:	0002      	movs	r2, r0
 8001926:	4b20      	ldr	r3, [pc, #128]	@ (80019a8 <main+0xcc>)
 8001928:	601a      	str	r2, [r3, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of uartDataQueue */
  osMessageQDef(uartDataQueue, 4, uint32_t);
 800192a:	2430      	movs	r4, #48	@ 0x30
 800192c:	193b      	adds	r3, r7, r4
 800192e:	4a1f      	ldr	r2, [pc, #124]	@ (80019ac <main+0xd0>)
 8001930:	ca03      	ldmia	r2!, {r0, r1}
 8001932:	c303      	stmia	r3!, {r0, r1}
  uartDataQueueHandle = osMessageCreate(osMessageQ(uartDataQueue), NULL);
 8001934:	193b      	adds	r3, r7, r4
 8001936:	2100      	movs	r1, #0
 8001938:	0018      	movs	r0, r3
 800193a:	f005 fb17 	bl	8006f6c <osMessageCreate>
 800193e:	0002      	movs	r2, r0
 8001940:	4b1b      	ldr	r3, [pc, #108]	@ (80019b0 <main+0xd4>)
 8001942:	601a      	str	r2, [r3, #0]

  /* definition and creation of stroomDataQueue */
  osMessageQDef(stroomDataQueue, 4, uint16_t);
 8001944:	2428      	movs	r4, #40	@ 0x28
 8001946:	193b      	adds	r3, r7, r4
 8001948:	4a1a      	ldr	r2, [pc, #104]	@ (80019b4 <main+0xd8>)
 800194a:	ca03      	ldmia	r2!, {r0, r1}
 800194c:	c303      	stmia	r3!, {r0, r1}
  stroomDataQueueHandle = osMessageCreate(osMessageQ(stroomDataQueue), NULL);
 800194e:	193b      	adds	r3, r7, r4
 8001950:	2100      	movs	r1, #0
 8001952:	0018      	movs	r0, r3
 8001954:	f005 fb0a 	bl	8006f6c <osMessageCreate>
 8001958:	0002      	movs	r2, r0
 800195a:	4b17      	ldr	r3, [pc, #92]	@ (80019b8 <main+0xdc>)
 800195c:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of UartRegeling */
  osThreadDef(UartRegeling, StartUartRegeling, osPriorityNormal, 0, 128);
 800195e:	2514      	movs	r5, #20
 8001960:	197b      	adds	r3, r7, r5
 8001962:	4a16      	ldr	r2, [pc, #88]	@ (80019bc <main+0xe0>)
 8001964:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001966:	c313      	stmia	r3!, {r0, r1, r4}
 8001968:	ca03      	ldmia	r2!, {r0, r1}
 800196a:	c303      	stmia	r3!, {r0, r1}
  UartRegelingHandle = osThreadCreate(osThread(UartRegeling), NULL);
 800196c:	197b      	adds	r3, r7, r5
 800196e:	2100      	movs	r1, #0
 8001970:	0018      	movs	r0, r3
 8001972:	f005 fa36 	bl	8006de2 <osThreadCreate>
 8001976:	0002      	movs	r2, r0
 8001978:	4b11      	ldr	r3, [pc, #68]	@ (80019c0 <main+0xe4>)
 800197a:	601a      	str	r2, [r3, #0]

  /* definition and creation of Stroomregeling */
  osThreadDef(Stroomregeling, StartStroomregeling, osPriorityLow, 0, 128);
 800197c:	003b      	movs	r3, r7
 800197e:	4a11      	ldr	r2, [pc, #68]	@ (80019c4 <main+0xe8>)
 8001980:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001982:	c313      	stmia	r3!, {r0, r1, r4}
 8001984:	ca03      	ldmia	r2!, {r0, r1}
 8001986:	c303      	stmia	r3!, {r0, r1}
  StroomregelingHandle = osThreadCreate(osThread(Stroomregeling), NULL);
 8001988:	003b      	movs	r3, r7
 800198a:	2100      	movs	r1, #0
 800198c:	0018      	movs	r0, r3
 800198e:	f005 fa28 	bl	8006de2 <osThreadCreate>
 8001992:	0002      	movs	r2, r0
 8001994:	4b0c      	ldr	r3, [pc, #48]	@ (80019c8 <main+0xec>)
 8001996:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001998:	f005 fa1b 	bl	8006dd2 <osKernelStart>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	    HAL_Delay(10);
 800199c:	200a      	movs	r0, #10
 800199e:	f000 fdab 	bl	80024f8 <HAL_Delay>
 80019a2:	e7fb      	b.n	800199c <main+0xc0>
 80019a4:	20000208 	.word	0x20000208
 80019a8:	2000020c 	.word	0x2000020c
 80019ac:	08008d44 	.word	0x08008d44
 80019b0:	20000200 	.word	0x20000200
 80019b4:	08008d4c 	.word	0x08008d4c
 80019b8:	20000204 	.word	0x20000204
 80019bc:	08008d64 	.word	0x08008d64
 80019c0:	200001f8 	.word	0x200001f8
 80019c4:	08008d88 	.word	0x08008d88
 80019c8:	200001fc 	.word	0x200001fc

080019cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019cc:	b590      	push	{r4, r7, lr}
 80019ce:	b093      	sub	sp, #76	@ 0x4c
 80019d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019d2:	2410      	movs	r4, #16
 80019d4:	193b      	adds	r3, r7, r4
 80019d6:	0018      	movs	r0, r3
 80019d8:	2338      	movs	r3, #56	@ 0x38
 80019da:	001a      	movs	r2, r3
 80019dc:	2100      	movs	r1, #0
 80019de:	f007 f96f 	bl	8008cc0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019e2:	003b      	movs	r3, r7
 80019e4:	0018      	movs	r0, r3
 80019e6:	2310      	movs	r3, #16
 80019e8:	001a      	movs	r2, r3
 80019ea:	2100      	movs	r1, #0
 80019ec:	f007 f968 	bl	8008cc0 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019f0:	2380      	movs	r3, #128	@ 0x80
 80019f2:	009b      	lsls	r3, r3, #2
 80019f4:	0018      	movs	r0, r3
 80019f6:	f002 fedf 	bl	80047b8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019fa:	193b      	adds	r3, r7, r4
 80019fc:	2202      	movs	r2, #2
 80019fe:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a00:	193b      	adds	r3, r7, r4
 8001a02:	2280      	movs	r2, #128	@ 0x80
 8001a04:	0052      	lsls	r2, r2, #1
 8001a06:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8001a08:	193b      	adds	r3, r7, r4
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a0e:	193b      	adds	r3, r7, r4
 8001a10:	2240      	movs	r2, #64	@ 0x40
 8001a12:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001a14:	193b      	adds	r3, r7, r4
 8001a16:	2200      	movs	r2, #0
 8001a18:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a1a:	193b      	adds	r3, r7, r4
 8001a1c:	0018      	movs	r0, r3
 8001a1e:	f002 ff17 	bl	8004850 <HAL_RCC_OscConfig>
 8001a22:	1e03      	subs	r3, r0, #0
 8001a24:	d001      	beq.n	8001a2a <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8001a26:	f000 fa9f 	bl	8001f68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a2a:	003b      	movs	r3, r7
 8001a2c:	2207      	movs	r2, #7
 8001a2e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001a30:	003b      	movs	r3, r7
 8001a32:	2200      	movs	r2, #0
 8001a34:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a36:	003b      	movs	r3, r7
 8001a38:	2200      	movs	r2, #0
 8001a3a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a3c:	003b      	movs	r3, r7
 8001a3e:	2200      	movs	r2, #0
 8001a40:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001a42:	003b      	movs	r3, r7
 8001a44:	2100      	movs	r1, #0
 8001a46:	0018      	movs	r0, r3
 8001a48:	f003 fa1c 	bl	8004e84 <HAL_RCC_ClockConfig>
 8001a4c:	1e03      	subs	r3, r0, #0
 8001a4e:	d001      	beq.n	8001a54 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8001a50:	f000 fa8a 	bl	8001f68 <Error_Handler>
  }
}
 8001a54:	46c0      	nop			@ (mov r8, r8)
 8001a56:	46bd      	mov	sp, r7
 8001a58:	b013      	add	sp, #76	@ 0x4c
 8001a5a:	bd90      	pop	{r4, r7, pc}

08001a5c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b084      	sub	sp, #16
 8001a60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001a62:	1d3b      	adds	r3, r7, #4
 8001a64:	0018      	movs	r0, r3
 8001a66:	230c      	movs	r3, #12
 8001a68:	001a      	movs	r2, r3
 8001a6a:	2100      	movs	r1, #0
 8001a6c:	f007 f928 	bl	8008cc0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001a70:	4b2d      	ldr	r3, [pc, #180]	@ (8001b28 <MX_ADC1_Init+0xcc>)
 8001a72:	4a2e      	ldr	r2, [pc, #184]	@ (8001b2c <MX_ADC1_Init+0xd0>)
 8001a74:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001a76:	4b2c      	ldr	r3, [pc, #176]	@ (8001b28 <MX_ADC1_Init+0xcc>)
 8001a78:	2280      	movs	r2, #128	@ 0x80
 8001a7a:	05d2      	lsls	r2, r2, #23
 8001a7c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001a7e:	4b2a      	ldr	r3, [pc, #168]	@ (8001b28 <MX_ADC1_Init+0xcc>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a84:	4b28      	ldr	r3, [pc, #160]	@ (8001b28 <MX_ADC1_Init+0xcc>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001a8a:	4b27      	ldr	r3, [pc, #156]	@ (8001b28 <MX_ADC1_Init+0xcc>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001a90:	4b25      	ldr	r3, [pc, #148]	@ (8001b28 <MX_ADC1_Init+0xcc>)
 8001a92:	2204      	movs	r2, #4
 8001a94:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001a96:	4b24      	ldr	r3, [pc, #144]	@ (8001b28 <MX_ADC1_Init+0xcc>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8001a9c:	4b22      	ldr	r3, [pc, #136]	@ (8001b28 <MX_ADC1_Init+0xcc>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001aa2:	4b21      	ldr	r3, [pc, #132]	@ (8001b28 <MX_ADC1_Init+0xcc>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8001aa8:	4b1f      	ldr	r3, [pc, #124]	@ (8001b28 <MX_ADC1_Init+0xcc>)
 8001aaa:	2201      	movs	r2, #1
 8001aac:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001aae:	4b1e      	ldr	r3, [pc, #120]	@ (8001b28 <MX_ADC1_Init+0xcc>)
 8001ab0:	2220      	movs	r2, #32
 8001ab2:	2100      	movs	r1, #0
 8001ab4:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ab6:	4b1c      	ldr	r3, [pc, #112]	@ (8001b28 <MX_ADC1_Init+0xcc>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001abc:	4b1a      	ldr	r3, [pc, #104]	@ (8001b28 <MX_ADC1_Init+0xcc>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001ac2:	4b19      	ldr	r3, [pc, #100]	@ (8001b28 <MX_ADC1_Init+0xcc>)
 8001ac4:	222c      	movs	r2, #44	@ 0x2c
 8001ac6:	2100      	movs	r1, #0
 8001ac8:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001aca:	4b17      	ldr	r3, [pc, #92]	@ (8001b28 <MX_ADC1_Init+0xcc>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8001ad0:	4b15      	ldr	r3, [pc, #84]	@ (8001b28 <MX_ADC1_Init+0xcc>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8001ad6:	4b14      	ldr	r3, [pc, #80]	@ (8001b28 <MX_ADC1_Init+0xcc>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8001adc:	4b12      	ldr	r3, [pc, #72]	@ (8001b28 <MX_ADC1_Init+0xcc>)
 8001ade:	223c      	movs	r2, #60	@ 0x3c
 8001ae0:	2100      	movs	r1, #0
 8001ae2:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8001ae4:	4b10      	ldr	r3, [pc, #64]	@ (8001b28 <MX_ADC1_Init+0xcc>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001aea:	4b0f      	ldr	r3, [pc, #60]	@ (8001b28 <MX_ADC1_Init+0xcc>)
 8001aec:	0018      	movs	r0, r3
 8001aee:	f000 fe91 	bl	8002814 <HAL_ADC_Init>
 8001af2:	1e03      	subs	r3, r0, #0
 8001af4:	d001      	beq.n	8001afa <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 8001af6:	f000 fa37 	bl	8001f68 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001afa:	1d3b      	adds	r3, r7, #4
 8001afc:	4a0c      	ldr	r2, [pc, #48]	@ (8001b30 <MX_ADC1_Init+0xd4>)
 8001afe:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001b00:	1d3b      	adds	r3, r7, #4
 8001b02:	2200      	movs	r2, #0
 8001b04:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8001b06:	1d3b      	adds	r3, r7, #4
 8001b08:	2200      	movs	r2, #0
 8001b0a:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b0c:	1d3a      	adds	r2, r7, #4
 8001b0e:	4b06      	ldr	r3, [pc, #24]	@ (8001b28 <MX_ADC1_Init+0xcc>)
 8001b10:	0011      	movs	r1, r2
 8001b12:	0018      	movs	r0, r3
 8001b14:	f001 f950 	bl	8002db8 <HAL_ADC_ConfigChannel>
 8001b18:	1e03      	subs	r3, r0, #0
 8001b1a:	d001      	beq.n	8001b20 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 8001b1c:	f000 fa24 	bl	8001f68 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001b20:	46c0      	nop			@ (mov r8, r8)
 8001b22:	46bd      	mov	sp, r7
 8001b24:	b004      	add	sp, #16
 8001b26:	bd80      	pop	{r7, pc}
 8001b28:	2000002c 	.word	0x2000002c
 8001b2c:	40012400 	.word	0x40012400
 8001b30:	18000040 	.word	0x18000040

08001b34 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001b38:	4b11      	ldr	r3, [pc, #68]	@ (8001b80 <MX_CRC_Init+0x4c>)
 8001b3a:	4a12      	ldr	r2, [pc, #72]	@ (8001b84 <MX_CRC_Init+0x50>)
 8001b3c:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_DISABLE;
 8001b3e:	4b10      	ldr	r3, [pc, #64]	@ (8001b80 <MX_CRC_Init+0x4c>)
 8001b40:	2201      	movs	r2, #1
 8001b42:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8001b44:	4b0e      	ldr	r3, [pc, #56]	@ (8001b80 <MX_CRC_Init+0x4c>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	715a      	strb	r2, [r3, #5]
  hcrc.Init.GeneratingPolynomial = 7;
 8001b4a:	4b0d      	ldr	r3, [pc, #52]	@ (8001b80 <MX_CRC_Init+0x4c>)
 8001b4c:	2207      	movs	r2, #7
 8001b4e:	609a      	str	r2, [r3, #8]
  hcrc.Init.CRCLength = CRC_POLYLENGTH_8B;
 8001b50:	4b0b      	ldr	r3, [pc, #44]	@ (8001b80 <MX_CRC_Init+0x4c>)
 8001b52:	2210      	movs	r2, #16
 8001b54:	60da      	str	r2, [r3, #12]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8001b56:	4b0a      	ldr	r3, [pc, #40]	@ (8001b80 <MX_CRC_Init+0x4c>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8001b5c:	4b08      	ldr	r3, [pc, #32]	@ (8001b80 <MX_CRC_Init+0x4c>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8001b62:	4b07      	ldr	r3, [pc, #28]	@ (8001b80 <MX_CRC_Init+0x4c>)
 8001b64:	2201      	movs	r2, #1
 8001b66:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001b68:	4b05      	ldr	r3, [pc, #20]	@ (8001b80 <MX_CRC_Init+0x4c>)
 8001b6a:	0018      	movs	r0, r3
 8001b6c:	f001 fcd0 	bl	8003510 <HAL_CRC_Init>
 8001b70:	1e03      	subs	r3, r0, #0
 8001b72:	d001      	beq.n	8001b78 <MX_CRC_Init+0x44>
  {
    Error_Handler();
 8001b74:	f000 f9f8 	bl	8001f68 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001b78:	46c0      	nop			@ (mov r8, r8)
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	46c0      	nop			@ (mov r8, r8)
 8001b80:	20000090 	.word	0x20000090
 8001b84:	40023000 	.word	0x40023000

08001b88 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001b8c:	4b1b      	ldr	r3, [pc, #108]	@ (8001bfc <MX_I2C1_Init+0x74>)
 8001b8e:	4a1c      	ldr	r2, [pc, #112]	@ (8001c00 <MX_I2C1_Init+0x78>)
 8001b90:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00503D58;
 8001b92:	4b1a      	ldr	r3, [pc, #104]	@ (8001bfc <MX_I2C1_Init+0x74>)
 8001b94:	4a1b      	ldr	r2, [pc, #108]	@ (8001c04 <MX_I2C1_Init+0x7c>)
 8001b96:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001b98:	4b18      	ldr	r3, [pc, #96]	@ (8001bfc <MX_I2C1_Init+0x74>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b9e:	4b17      	ldr	r3, [pc, #92]	@ (8001bfc <MX_I2C1_Init+0x74>)
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ba4:	4b15      	ldr	r3, [pc, #84]	@ (8001bfc <MX_I2C1_Init+0x74>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001baa:	4b14      	ldr	r3, [pc, #80]	@ (8001bfc <MX_I2C1_Init+0x74>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001bb0:	4b12      	ldr	r3, [pc, #72]	@ (8001bfc <MX_I2C1_Init+0x74>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bb6:	4b11      	ldr	r3, [pc, #68]	@ (8001bfc <MX_I2C1_Init+0x74>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001bbc:	4b0f      	ldr	r3, [pc, #60]	@ (8001bfc <MX_I2C1_Init+0x74>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001bc2:	4b0e      	ldr	r3, [pc, #56]	@ (8001bfc <MX_I2C1_Init+0x74>)
 8001bc4:	0018      	movs	r0, r3
 8001bc6:	f002 f959 	bl	8003e7c <HAL_I2C_Init>
 8001bca:	1e03      	subs	r3, r0, #0
 8001bcc:	d001      	beq.n	8001bd2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001bce:	f000 f9cb 	bl	8001f68 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001bd2:	4b0a      	ldr	r3, [pc, #40]	@ (8001bfc <MX_I2C1_Init+0x74>)
 8001bd4:	2100      	movs	r1, #0
 8001bd6:	0018      	movs	r0, r3
 8001bd8:	f002 fd56 	bl	8004688 <HAL_I2CEx_ConfigAnalogFilter>
 8001bdc:	1e03      	subs	r3, r0, #0
 8001bde:	d001      	beq.n	8001be4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001be0:	f000 f9c2 	bl	8001f68 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001be4:	4b05      	ldr	r3, [pc, #20]	@ (8001bfc <MX_I2C1_Init+0x74>)
 8001be6:	2100      	movs	r1, #0
 8001be8:	0018      	movs	r0, r3
 8001bea:	f002 fd99 	bl	8004720 <HAL_I2CEx_ConfigDigitalFilter>
 8001bee:	1e03      	subs	r3, r0, #0
 8001bf0:	d001      	beq.n	8001bf6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001bf2:	f000 f9b9 	bl	8001f68 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001bf6:	46c0      	nop			@ (mov r8, r8)
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	200000b4 	.word	0x200000b4
 8001c00:	40005400 	.word	0x40005400
 8001c04:	00503d58 	.word	0x00503d58

08001c08 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001c0c:	4b23      	ldr	r3, [pc, #140]	@ (8001c9c <MX_USART1_UART_Init+0x94>)
 8001c0e:	4a24      	ldr	r2, [pc, #144]	@ (8001ca0 <MX_USART1_UART_Init+0x98>)
 8001c10:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001c12:	4b22      	ldr	r3, [pc, #136]	@ (8001c9c <MX_USART1_UART_Init+0x94>)
 8001c14:	22e1      	movs	r2, #225	@ 0xe1
 8001c16:	0252      	lsls	r2, r2, #9
 8001c18:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c1a:	4b20      	ldr	r3, [pc, #128]	@ (8001c9c <MX_USART1_UART_Init+0x94>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001c20:	4b1e      	ldr	r3, [pc, #120]	@ (8001c9c <MX_USART1_UART_Init+0x94>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001c26:	4b1d      	ldr	r3, [pc, #116]	@ (8001c9c <MX_USART1_UART_Init+0x94>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001c2c:	4b1b      	ldr	r3, [pc, #108]	@ (8001c9c <MX_USART1_UART_Init+0x94>)
 8001c2e:	220c      	movs	r2, #12
 8001c30:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c32:	4b1a      	ldr	r3, [pc, #104]	@ (8001c9c <MX_USART1_UART_Init+0x94>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c38:	4b18      	ldr	r3, [pc, #96]	@ (8001c9c <MX_USART1_UART_Init+0x94>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c3e:	4b17      	ldr	r3, [pc, #92]	@ (8001c9c <MX_USART1_UART_Init+0x94>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001c44:	4b15      	ldr	r3, [pc, #84]	@ (8001c9c <MX_USART1_UART_Init+0x94>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c4a:	4b14      	ldr	r3, [pc, #80]	@ (8001c9c <MX_USART1_UART_Init+0x94>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001c50:	4b12      	ldr	r3, [pc, #72]	@ (8001c9c <MX_USART1_UART_Init+0x94>)
 8001c52:	0018      	movs	r0, r3
 8001c54:	f003 fedc 	bl	8005a10 <HAL_UART_Init>
 8001c58:	1e03      	subs	r3, r0, #0
 8001c5a:	d001      	beq.n	8001c60 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001c5c:	f000 f984 	bl	8001f68 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c60:	4b0e      	ldr	r3, [pc, #56]	@ (8001c9c <MX_USART1_UART_Init+0x94>)
 8001c62:	2100      	movs	r1, #0
 8001c64:	0018      	movs	r0, r3
 8001c66:	f004 ffad 	bl	8006bc4 <HAL_UARTEx_SetTxFifoThreshold>
 8001c6a:	1e03      	subs	r3, r0, #0
 8001c6c:	d001      	beq.n	8001c72 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001c6e:	f000 f97b 	bl	8001f68 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c72:	4b0a      	ldr	r3, [pc, #40]	@ (8001c9c <MX_USART1_UART_Init+0x94>)
 8001c74:	2100      	movs	r1, #0
 8001c76:	0018      	movs	r0, r3
 8001c78:	f004 ffe4 	bl	8006c44 <HAL_UARTEx_SetRxFifoThreshold>
 8001c7c:	1e03      	subs	r3, r0, #0
 8001c7e:	d001      	beq.n	8001c84 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001c80:	f000 f972 	bl	8001f68 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001c84:	4b05      	ldr	r3, [pc, #20]	@ (8001c9c <MX_USART1_UART_Init+0x94>)
 8001c86:	0018      	movs	r0, r3
 8001c88:	f004 ff62 	bl	8006b50 <HAL_UARTEx_DisableFifoMode>
 8001c8c:	1e03      	subs	r3, r0, #0
 8001c8e:	d001      	beq.n	8001c94 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001c90:	f000 f96a 	bl	8001f68 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001c94:	46c0      	nop			@ (mov r8, r8)
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	46c0      	nop			@ (mov r8, r8)
 8001c9c:	20000108 	.word	0x20000108
 8001ca0:	40013800 	.word	0x40013800

08001ca4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001caa:	4b0c      	ldr	r3, [pc, #48]	@ (8001cdc <MX_DMA_Init+0x38>)
 8001cac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001cae:	4b0b      	ldr	r3, [pc, #44]	@ (8001cdc <MX_DMA_Init+0x38>)
 8001cb0:	2101      	movs	r1, #1
 8001cb2:	430a      	orrs	r2, r1
 8001cb4:	639a      	str	r2, [r3, #56]	@ 0x38
 8001cb6:	4b09      	ldr	r3, [pc, #36]	@ (8001cdc <MX_DMA_Init+0x38>)
 8001cb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001cba:	2201      	movs	r2, #1
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	607b      	str	r3, [r7, #4]
 8001cc0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	2103      	movs	r1, #3
 8001cc6:	2009      	movs	r0, #9
 8001cc8:	f001 fbfc 	bl	80034c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001ccc:	2009      	movs	r0, #9
 8001cce:	f001 fc0e 	bl	80034ee <HAL_NVIC_EnableIRQ>

}
 8001cd2:	46c0      	nop			@ (mov r8, r8)
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	b002      	add	sp, #8
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	46c0      	nop			@ (mov r8, r8)
 8001cdc:	40021000 	.word	0x40021000

08001ce0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ce0:	b590      	push	{r4, r7, lr}
 8001ce2:	b089      	sub	sp, #36	@ 0x24
 8001ce4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce6:	240c      	movs	r4, #12
 8001ce8:	193b      	adds	r3, r7, r4
 8001cea:	0018      	movs	r0, r3
 8001cec:	2314      	movs	r3, #20
 8001cee:	001a      	movs	r2, r3
 8001cf0:	2100      	movs	r1, #0
 8001cf2:	f006 ffe5 	bl	8008cc0 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cf6:	4b37      	ldr	r3, [pc, #220]	@ (8001dd4 <MX_GPIO_Init+0xf4>)
 8001cf8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001cfa:	4b36      	ldr	r3, [pc, #216]	@ (8001dd4 <MX_GPIO_Init+0xf4>)
 8001cfc:	2102      	movs	r1, #2
 8001cfe:	430a      	orrs	r2, r1
 8001d00:	635a      	str	r2, [r3, #52]	@ 0x34
 8001d02:	4b34      	ldr	r3, [pc, #208]	@ (8001dd4 <MX_GPIO_Init+0xf4>)
 8001d04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d06:	2202      	movs	r2, #2
 8001d08:	4013      	ands	r3, r2
 8001d0a:	60bb      	str	r3, [r7, #8]
 8001d0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d0e:	4b31      	ldr	r3, [pc, #196]	@ (8001dd4 <MX_GPIO_Init+0xf4>)
 8001d10:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001d12:	4b30      	ldr	r3, [pc, #192]	@ (8001dd4 <MX_GPIO_Init+0xf4>)
 8001d14:	2104      	movs	r1, #4
 8001d16:	430a      	orrs	r2, r1
 8001d18:	635a      	str	r2, [r3, #52]	@ 0x34
 8001d1a:	4b2e      	ldr	r3, [pc, #184]	@ (8001dd4 <MX_GPIO_Init+0xf4>)
 8001d1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d1e:	2204      	movs	r2, #4
 8001d20:	4013      	ands	r3, r2
 8001d22:	607b      	str	r3, [r7, #4]
 8001d24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d26:	4b2b      	ldr	r3, [pc, #172]	@ (8001dd4 <MX_GPIO_Init+0xf4>)
 8001d28:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001d2a:	4b2a      	ldr	r3, [pc, #168]	@ (8001dd4 <MX_GPIO_Init+0xf4>)
 8001d2c:	2101      	movs	r1, #1
 8001d2e:	430a      	orrs	r2, r1
 8001d30:	635a      	str	r2, [r3, #52]	@ 0x34
 8001d32:	4b28      	ldr	r3, [pc, #160]	@ (8001dd4 <MX_GPIO_Init+0xf4>)
 8001d34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d36:	2201      	movs	r2, #1
 8001d38:	4013      	ands	r3, r2
 8001d3a:	603b      	str	r3, [r7, #0]
 8001d3c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9|DE__RE_Pin, GPIO_PIN_RESET);
 8001d3e:	2388      	movs	r3, #136	@ 0x88
 8001d40:	009b      	lsls	r3, r3, #2
 8001d42:	4825      	ldr	r0, [pc, #148]	@ (8001dd8 <MX_GPIO_Init+0xf8>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	0019      	movs	r1, r3
 8001d48:	f002 f87a 	bl	8003e40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 8001d4c:	2380      	movs	r3, #128	@ 0x80
 8001d4e:	01db      	lsls	r3, r3, #7
 8001d50:	4822      	ldr	r0, [pc, #136]	@ (8001ddc <MX_GPIO_Init+0xfc>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	0019      	movs	r1, r3
 8001d56:	f002 f873 	bl	8003e40 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB9 DE__RE_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_9|DE__RE_Pin;
 8001d5a:	193b      	adds	r3, r7, r4
 8001d5c:	2288      	movs	r2, #136	@ 0x88
 8001d5e:	0092      	lsls	r2, r2, #2
 8001d60:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d62:	193b      	adds	r3, r7, r4
 8001d64:	2201      	movs	r2, #1
 8001d66:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d68:	193b      	adds	r3, r7, r4
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d6e:	193b      	adds	r3, r7, r4
 8001d70:	2200      	movs	r2, #0
 8001d72:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d74:	193b      	adds	r3, r7, r4
 8001d76:	4a18      	ldr	r2, [pc, #96]	@ (8001dd8 <MX_GPIO_Init+0xf8>)
 8001d78:	0019      	movs	r1, r3
 8001d7a:	0010      	movs	r0, r2
 8001d7c:	f001 fefc 	bl	8003b78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001d80:	0021      	movs	r1, r4
 8001d82:	187b      	adds	r3, r7, r1
 8001d84:	2280      	movs	r2, #128	@ 0x80
 8001d86:	01d2      	lsls	r2, r2, #7
 8001d88:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d8a:	000c      	movs	r4, r1
 8001d8c:	193b      	adds	r3, r7, r4
 8001d8e:	2201      	movs	r2, #1
 8001d90:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d92:	193b      	adds	r3, r7, r4
 8001d94:	2200      	movs	r2, #0
 8001d96:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d98:	193b      	adds	r3, r7, r4
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d9e:	193b      	adds	r3, r7, r4
 8001da0:	4a0e      	ldr	r2, [pc, #56]	@ (8001ddc <MX_GPIO_Init+0xfc>)
 8001da2:	0019      	movs	r1, r3
 8001da4:	0010      	movs	r0, r2
 8001da6:	f001 fee7 	bl	8003b78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001daa:	0021      	movs	r1, r4
 8001dac:	187b      	adds	r3, r7, r1
 8001dae:	2201      	movs	r2, #1
 8001db0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001db2:	187b      	adds	r3, r7, r1
 8001db4:	2200      	movs	r2, #0
 8001db6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db8:	187b      	adds	r3, r7, r1
 8001dba:	2200      	movs	r2, #0
 8001dbc:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dbe:	187a      	adds	r2, r7, r1
 8001dc0:	23a0      	movs	r3, #160	@ 0xa0
 8001dc2:	05db      	lsls	r3, r3, #23
 8001dc4:	0011      	movs	r1, r2
 8001dc6:	0018      	movs	r0, r3
 8001dc8:	f001 fed6 	bl	8003b78 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001dcc:	46c0      	nop			@ (mov r8, r8)
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	b009      	add	sp, #36	@ 0x24
 8001dd2:	bd90      	pop	{r4, r7, pc}
 8001dd4:	40021000 	.word	0x40021000
 8001dd8:	50000400 	.word	0x50000400
 8001ddc:	50000800 	.word	0x50000800

08001de0 <StartUartRegeling>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUartRegeling */
void StartUartRegeling(void const * argument)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b082      	sub	sp, #8
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
			  //CRC of adres niet juist
			  //Iets doen?
		  }
	  }
	  */
	  osDelay(100);
 8001de8:	2064      	movs	r0, #100	@ 0x64
 8001dea:	f005 f822 	bl	8006e32 <osDelay>
 8001dee:	e7fb      	b.n	8001de8 <StartUartRegeling+0x8>

08001df0 <StartStroomregeling>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartStroomregeling */
void StartStroomregeling(void const * argument)
{
 8001df0:	b5b0      	push	{r4, r5, r7, lr}
 8001df2:	b08e      	sub	sp, #56	@ 0x38
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartStroomregeling */
  /* Infinite loop */

	uint16_t stroomData = 691;	//startwaarde stroom
 8001df8:	232a      	movs	r3, #42	@ 0x2a
 8001dfa:	18fb      	adds	r3, r7, r3
 8001dfc:	4a48      	ldr	r2, [pc, #288]	@ (8001f20 <StartStroomregeling+0x130>)
 8001dfe:	801a      	strh	r2, [r3, #0]
	float kp = 0.3f; 			//P regeling factor
 8001e00:	4b48      	ldr	r3, [pc, #288]	@ (8001f24 <StartStroomregeling+0x134>)
 8001e02:	627b      	str	r3, [r7, #36]	@ 0x24
	float ki = 0.002f; 			//I regeling factor
 8001e04:	4b48      	ldr	r3, [pc, #288]	@ (8001f28 <StartStroomregeling+0x138>)
 8001e06:	623b      	str	r3, [r7, #32]
	float integral = 0.0f;		//integraal waarde
 8001e08:	2300      	movs	r3, #0
 8001e0a:	637b      	str	r3, [r7, #52]	@ 0x34
	float minintegraal = 2000.0f;
 8001e0c:	4b47      	ldr	r3, [pc, #284]	@ (8001f2c <StartStroomregeling+0x13c>)
 8001e0e:	61fb      	str	r3, [r7, #28]
	float maxintegraal = -2000.0f;
 8001e10:	4b47      	ldr	r3, [pc, #284]	@ (8001f30 <StartStroomregeling+0x140>)
 8001e12:	61bb      	str	r3, [r7, #24]
	float DACData = 800; 		//DAC begin waarde
 8001e14:	4b47      	ldr	r3, [pc, #284]	@ (8001f34 <StartStroomregeling+0x144>)
 8001e16:	633b      	str	r3, [r7, #48]	@ 0x30
	  //if (xQueueReceive(stroomDataQueueHandle, &stroomData, 0) != pdTRUE){
	  //}

	  //ADC uitlezen
	  uint16_t adc_value;
	  adc_value = ADCChannelSamples(ADC_CHANNEL_6, 16); //6 is de stroomsense channel
 8001e18:	2516      	movs	r5, #22
 8001e1a:	197c      	adds	r4, r7, r5
 8001e1c:	4b46      	ldr	r3, [pc, #280]	@ (8001f38 <StartStroomregeling+0x148>)
 8001e1e:	2110      	movs	r1, #16
 8001e20:	0018      	movs	r0, r3
 8001e22:	f7ff fcd9 	bl	80017d8 <ADCChannelSamples>
 8001e26:	0003      	movs	r3, r0
 8001e28:	8023      	strh	r3, [r4, #0]

	  //converteren naar stroomwaarde 4-20mA is de range
	  int32_t huidigeStroomData = ADCtoStroom(adc_value);
 8001e2a:	197b      	adds	r3, r7, r5
 8001e2c:	881b      	ldrh	r3, [r3, #0]
 8001e2e:	0018      	movs	r0, r3
 8001e30:	f7ff fc7c 	bl	800172c <ADCtoStroom>
 8001e34:	0003      	movs	r3, r0
 8001e36:	613b      	str	r3, [r7, #16]

	  //PI regeling
	  float error = (float)stroomData - (float)huidigeStroomData; // verschil
 8001e38:	232a      	movs	r3, #42	@ 0x2a
 8001e3a:	18fb      	adds	r3, r7, r3
 8001e3c:	881b      	ldrh	r3, [r3, #0]
 8001e3e:	0018      	movs	r0, r3
 8001e40:	f7ff fc04 	bl	800164c <__aeabi_ui2f>
 8001e44:	1c04      	adds	r4, r0, #0
 8001e46:	6938      	ldr	r0, [r7, #16]
 8001e48:	f7ff fbb0 	bl	80015ac <__aeabi_i2f>
 8001e4c:	1c03      	adds	r3, r0, #0
 8001e4e:	1c19      	adds	r1, r3, #0
 8001e50:	1c20      	adds	r0, r4, #0
 8001e52:	f7ff f927 	bl	80010a4 <__aeabi_fsub>
 8001e56:	1c03      	adds	r3, r0, #0
 8001e58:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  float abs_error = fabsf(error); //1x berekenen ipv 2x
 8001e5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e5c:	005b      	lsls	r3, r3, #1
 8001e5e:	085b      	lsrs	r3, r3, #1
 8001e60:	60fb      	str	r3, [r7, #12]

	  if (abs_error < dodeband){
 8001e62:	4936      	ldr	r1, [pc, #216]	@ (8001f3c <StartStroomregeling+0x14c>)
 8001e64:	68f8      	ldr	r0, [r7, #12]
 8001e66:	f7fe fad7 	bl	8000418 <__aeabi_fcmplt>
 8001e6a:	1e03      	subs	r3, r0, #0
 8001e6c:	d00b      	beq.n	8001e86 <StartStroomregeling+0x96>
		  error *= abs_error / dodeband; // lineair afschalen bij kleine errors
 8001e6e:	4933      	ldr	r1, [pc, #204]	@ (8001f3c <StartStroomregeling+0x14c>)
 8001e70:	68f8      	ldr	r0, [r7, #12]
 8001e72:	f7fe fdef 	bl	8000a54 <__aeabi_fdiv>
 8001e76:	1c03      	adds	r3, r0, #0
 8001e78:	1c19      	adds	r1, r3, #0
 8001e7a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001e7c:	f7fe ffb8 	bl	8000df0 <__aeabi_fmul>
 8001e80:	1c03      	adds	r3, r0, #0
 8001e82:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001e84:	e005      	b.n	8001e92 <StartStroomregeling+0xa2>
	  } else{
		  integral += error; //grote error, dus update integraal
 8001e86:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001e88:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001e8a:	f7fe fbf1 	bl	8000670 <__aeabi_fadd>
 8001e8e:	1c03      	adds	r3, r0, #0
 8001e90:	637b      	str	r3, [r7, #52]	@ 0x34
	  }
	  integral = clampf(integral, minintegraal, maxintegraal);
 8001e92:	69ba      	ldr	r2, [r7, #24]
 8001e94:	69f9      	ldr	r1, [r7, #28]
 8001e96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e98:	1c18      	adds	r0, r3, #0
 8001e9a:	f7ff fd03 	bl	80018a4 <clampf>
 8001e9e:	1c03      	adds	r3, r0, #0
 8001ea0:	637b      	str	r3, [r7, #52]	@ 0x34
	  DACData += kp * error + ki * integral; // pas DAC waarde aan (PI)
 8001ea2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001ea4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001ea6:	f7fe ffa3 	bl	8000df0 <__aeabi_fmul>
 8001eaa:	1c03      	adds	r3, r0, #0
 8001eac:	1c1c      	adds	r4, r3, #0
 8001eae:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8001eb0:	6a38      	ldr	r0, [r7, #32]
 8001eb2:	f7fe ff9d 	bl	8000df0 <__aeabi_fmul>
 8001eb6:	1c03      	adds	r3, r0, #0
 8001eb8:	1c19      	adds	r1, r3, #0
 8001eba:	1c20      	adds	r0, r4, #0
 8001ebc:	f7fe fbd8 	bl	8000670 <__aeabi_fadd>
 8001ec0:	1c03      	adds	r3, r0, #0
 8001ec2:	1c19      	adds	r1, r3, #0
 8001ec4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001ec6:	f7fe fbd3 	bl	8000670 <__aeabi_fadd>
 8001eca:	1c03      	adds	r3, r0, #0
 8001ecc:	633b      	str	r3, [r7, #48]	@ 0x30

	  // Limiet
	  if (DACData > 4095.0f) {
 8001ece:	491c      	ldr	r1, [pc, #112]	@ (8001f40 <StartStroomregeling+0x150>)
 8001ed0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001ed2:	f7fe fab5 	bl	8000440 <__aeabi_fcmpgt>
 8001ed6:	1e03      	subs	r3, r0, #0
 8001ed8:	d007      	beq.n	8001eea <StartStroomregeling+0xfa>
	      DACData = 4095.0f;
 8001eda:	4b19      	ldr	r3, [pc, #100]	@ (8001f40 <StartStroomregeling+0x150>)
 8001edc:	633b      	str	r3, [r7, #48]	@ 0x30
	      integral -= error;
 8001ede:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001ee0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001ee2:	f7ff f8df 	bl	80010a4 <__aeabi_fsub>
 8001ee6:	1c03      	adds	r3, r0, #0
 8001ee8:	637b      	str	r3, [r7, #52]	@ 0x34
	  }
	  if (DACData < 0.0f) {
 8001eea:	2100      	movs	r1, #0
 8001eec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001eee:	f7fe fa93 	bl	8000418 <__aeabi_fcmplt>
 8001ef2:	1e03      	subs	r3, r0, #0
 8001ef4:	d007      	beq.n	8001f06 <StartStroomregeling+0x116>
	      DACData = 0.0f;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	633b      	str	r3, [r7, #48]	@ 0x30
	      integral -= error;
 8001efa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001efc:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001efe:	f7ff f8d1 	bl	80010a4 <__aeabi_fsub>
 8001f02:	1c03      	adds	r3, r0, #0
 8001f04:	637b      	str	r3, [r7, #52]	@ 0x34
	  }

	  // DAC aansturen op basis van de regeling
	  sendDAC((uint16_t)DACData);
 8001f06:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001f08:	f7fe face 	bl	80004a8 <__aeabi_f2uiz>
 8001f0c:	0003      	movs	r3, r0
 8001f0e:	b29b      	uxth	r3, r3
 8001f10:	0018      	movs	r0, r3
 8001f12:	f7ff fc2f 	bl	8001774 <sendDAC>

    osDelay(50);
 8001f16:	2032      	movs	r0, #50	@ 0x32
 8001f18:	f004 ff8b 	bl	8006e32 <osDelay>
  {
 8001f1c:	e77c      	b.n	8001e18 <StartStroomregeling+0x28>
 8001f1e:	46c0      	nop			@ (mov r8, r8)
 8001f20:	000002b3 	.word	0x000002b3
 8001f24:	3e99999a 	.word	0x3e99999a
 8001f28:	3b03126f 	.word	0x3b03126f
 8001f2c:	44fa0000 	.word	0x44fa0000
 8001f30:	c4fa0000 	.word	0xc4fa0000
 8001f34:	44480000 	.word	0x44480000
 8001f38:	18000040 	.word	0x18000040
 8001f3c:	4123d70a 	.word	0x4123d70a
 8001f40:	457ff000 	.word	0x457ff000

08001f44 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b082      	sub	sp, #8
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a04      	ldr	r2, [pc, #16]	@ (8001f64 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d101      	bne.n	8001f5a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001f56:	f000 fab3 	bl	80024c0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001f5a:	46c0      	nop			@ (mov r8, r8)
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	b002      	add	sp, #8
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	46c0      	nop			@ (mov r8, r8)
 8001f64:	40012c00 	.word	0x40012c00

08001f68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f6c:	b672      	cpsid	i
}
 8001f6e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f70:	46c0      	nop			@ (mov r8, r8)
 8001f72:	e7fd      	b.n	8001f70 <Error_Handler+0x8>

08001f74 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f7a:	4b12      	ldr	r3, [pc, #72]	@ (8001fc4 <HAL_MspInit+0x50>)
 8001f7c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f7e:	4b11      	ldr	r3, [pc, #68]	@ (8001fc4 <HAL_MspInit+0x50>)
 8001f80:	2101      	movs	r1, #1
 8001f82:	430a      	orrs	r2, r1
 8001f84:	641a      	str	r2, [r3, #64]	@ 0x40
 8001f86:	4b0f      	ldr	r3, [pc, #60]	@ (8001fc4 <HAL_MspInit+0x50>)
 8001f88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	607b      	str	r3, [r7, #4]
 8001f90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f92:	4b0c      	ldr	r3, [pc, #48]	@ (8001fc4 <HAL_MspInit+0x50>)
 8001f94:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001f96:	4b0b      	ldr	r3, [pc, #44]	@ (8001fc4 <HAL_MspInit+0x50>)
 8001f98:	2180      	movs	r1, #128	@ 0x80
 8001f9a:	0549      	lsls	r1, r1, #21
 8001f9c:	430a      	orrs	r2, r1
 8001f9e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001fa0:	4b08      	ldr	r3, [pc, #32]	@ (8001fc4 <HAL_MspInit+0x50>)
 8001fa2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001fa4:	2380      	movs	r3, #128	@ 0x80
 8001fa6:	055b      	lsls	r3, r3, #21
 8001fa8:	4013      	ands	r3, r2
 8001faa:	603b      	str	r3, [r7, #0]
 8001fac:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8001fae:	2302      	movs	r3, #2
 8001fb0:	425b      	negs	r3, r3
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	2103      	movs	r1, #3
 8001fb6:	0018      	movs	r0, r3
 8001fb8:	f001 fa84 	bl	80034c4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fbc:	46c0      	nop			@ (mov r8, r8)
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	b002      	add	sp, #8
 8001fc2:	bd80      	pop	{r7, pc}
 8001fc4:	40021000 	.word	0x40021000

08001fc8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001fc8:	b590      	push	{r4, r7, lr}
 8001fca:	b08b      	sub	sp, #44	@ 0x2c
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fd0:	2414      	movs	r4, #20
 8001fd2:	193b      	adds	r3, r7, r4
 8001fd4:	0018      	movs	r0, r3
 8001fd6:	2314      	movs	r3, #20
 8001fd8:	001a      	movs	r2, r3
 8001fda:	2100      	movs	r1, #0
 8001fdc:	f006 fe70 	bl	8008cc0 <memset>
  if(hadc->Instance==ADC1)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4a25      	ldr	r2, [pc, #148]	@ (800207c <HAL_ADC_MspInit+0xb4>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d144      	bne.n	8002074 <HAL_ADC_MspInit+0xac>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001fea:	4b25      	ldr	r3, [pc, #148]	@ (8002080 <HAL_ADC_MspInit+0xb8>)
 8001fec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001fee:	4b24      	ldr	r3, [pc, #144]	@ (8002080 <HAL_ADC_MspInit+0xb8>)
 8001ff0:	2180      	movs	r1, #128	@ 0x80
 8001ff2:	0349      	lsls	r1, r1, #13
 8001ff4:	430a      	orrs	r2, r1
 8001ff6:	641a      	str	r2, [r3, #64]	@ 0x40
 8001ff8:	4b21      	ldr	r3, [pc, #132]	@ (8002080 <HAL_ADC_MspInit+0xb8>)
 8001ffa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001ffc:	2380      	movs	r3, #128	@ 0x80
 8001ffe:	035b      	lsls	r3, r3, #13
 8002000:	4013      	ands	r3, r2
 8002002:	613b      	str	r3, [r7, #16]
 8002004:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002006:	4b1e      	ldr	r3, [pc, #120]	@ (8002080 <HAL_ADC_MspInit+0xb8>)
 8002008:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800200a:	4b1d      	ldr	r3, [pc, #116]	@ (8002080 <HAL_ADC_MspInit+0xb8>)
 800200c:	2101      	movs	r1, #1
 800200e:	430a      	orrs	r2, r1
 8002010:	635a      	str	r2, [r3, #52]	@ 0x34
 8002012:	4b1b      	ldr	r3, [pc, #108]	@ (8002080 <HAL_ADC_MspInit+0xb8>)
 8002014:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002016:	2201      	movs	r2, #1
 8002018:	4013      	ands	r3, r2
 800201a:	60fb      	str	r3, [r7, #12]
 800201c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800201e:	4b18      	ldr	r3, [pc, #96]	@ (8002080 <HAL_ADC_MspInit+0xb8>)
 8002020:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002022:	4b17      	ldr	r3, [pc, #92]	@ (8002080 <HAL_ADC_MspInit+0xb8>)
 8002024:	2102      	movs	r1, #2
 8002026:	430a      	orrs	r2, r1
 8002028:	635a      	str	r2, [r3, #52]	@ 0x34
 800202a:	4b15      	ldr	r3, [pc, #84]	@ (8002080 <HAL_ADC_MspInit+0xb8>)
 800202c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800202e:	2202      	movs	r2, #2
 8002030:	4013      	ands	r3, r2
 8002032:	60bb      	str	r3, [r7, #8]
 8002034:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002036:	193b      	adds	r3, r7, r4
 8002038:	2240      	movs	r2, #64	@ 0x40
 800203a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800203c:	193b      	adds	r3, r7, r4
 800203e:	2203      	movs	r2, #3
 8002040:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002042:	193b      	adds	r3, r7, r4
 8002044:	2200      	movs	r2, #0
 8002046:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002048:	193a      	adds	r2, r7, r4
 800204a:	23a0      	movs	r3, #160	@ 0xa0
 800204c:	05db      	lsls	r3, r3, #23
 800204e:	0011      	movs	r1, r2
 8002050:	0018      	movs	r0, r3
 8002052:	f001 fd91 	bl	8003b78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002056:	193b      	adds	r3, r7, r4
 8002058:	2202      	movs	r2, #2
 800205a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800205c:	193b      	adds	r3, r7, r4
 800205e:	2203      	movs	r2, #3
 8002060:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002062:	193b      	adds	r3, r7, r4
 8002064:	2200      	movs	r2, #0
 8002066:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002068:	193b      	adds	r3, r7, r4
 800206a:	4a06      	ldr	r2, [pc, #24]	@ (8002084 <HAL_ADC_MspInit+0xbc>)
 800206c:	0019      	movs	r1, r3
 800206e:	0010      	movs	r0, r2
 8002070:	f001 fd82 	bl	8003b78 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002074:	46c0      	nop			@ (mov r8, r8)
 8002076:	46bd      	mov	sp, r7
 8002078:	b00b      	add	sp, #44	@ 0x2c
 800207a:	bd90      	pop	{r4, r7, pc}
 800207c:	40012400 	.word	0x40012400
 8002080:	40021000 	.word	0x40021000
 8002084:	50000400 	.word	0x50000400

08002088 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b084      	sub	sp, #16
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a0a      	ldr	r2, [pc, #40]	@ (80020c0 <HAL_CRC_MspInit+0x38>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d10d      	bne.n	80020b6 <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800209a:	4b0a      	ldr	r3, [pc, #40]	@ (80020c4 <HAL_CRC_MspInit+0x3c>)
 800209c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800209e:	4b09      	ldr	r3, [pc, #36]	@ (80020c4 <HAL_CRC_MspInit+0x3c>)
 80020a0:	2180      	movs	r1, #128	@ 0x80
 80020a2:	0149      	lsls	r1, r1, #5
 80020a4:	430a      	orrs	r2, r1
 80020a6:	639a      	str	r2, [r3, #56]	@ 0x38
 80020a8:	4b06      	ldr	r3, [pc, #24]	@ (80020c4 <HAL_CRC_MspInit+0x3c>)
 80020aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80020ac:	2380      	movs	r3, #128	@ 0x80
 80020ae:	015b      	lsls	r3, r3, #5
 80020b0:	4013      	ands	r3, r2
 80020b2:	60fb      	str	r3, [r7, #12]
 80020b4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 80020b6:	46c0      	nop			@ (mov r8, r8)
 80020b8:	46bd      	mov	sp, r7
 80020ba:	b004      	add	sp, #16
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	46c0      	nop			@ (mov r8, r8)
 80020c0:	40023000 	.word	0x40023000
 80020c4:	40021000 	.word	0x40021000

080020c8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80020c8:	b590      	push	{r4, r7, lr}
 80020ca:	b095      	sub	sp, #84	@ 0x54
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020d0:	233c      	movs	r3, #60	@ 0x3c
 80020d2:	18fb      	adds	r3, r7, r3
 80020d4:	0018      	movs	r0, r3
 80020d6:	2314      	movs	r3, #20
 80020d8:	001a      	movs	r2, r3
 80020da:	2100      	movs	r1, #0
 80020dc:	f006 fdf0 	bl	8008cc0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020e0:	2414      	movs	r4, #20
 80020e2:	193b      	adds	r3, r7, r4
 80020e4:	0018      	movs	r0, r3
 80020e6:	2328      	movs	r3, #40	@ 0x28
 80020e8:	001a      	movs	r2, r3
 80020ea:	2100      	movs	r1, #0
 80020ec:	f006 fde8 	bl	8008cc0 <memset>
  if(hi2c->Instance==I2C1)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a23      	ldr	r2, [pc, #140]	@ (8002184 <HAL_I2C_MspInit+0xbc>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d13f      	bne.n	800217a <HAL_I2C_MspInit+0xb2>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80020fa:	193b      	adds	r3, r7, r4
 80020fc:	2220      	movs	r2, #32
 80020fe:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002100:	193b      	adds	r3, r7, r4
 8002102:	2200      	movs	r2, #0
 8002104:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002106:	193b      	adds	r3, r7, r4
 8002108:	0018      	movs	r0, r3
 800210a:	f003 f88f 	bl	800522c <HAL_RCCEx_PeriphCLKConfig>
 800210e:	1e03      	subs	r3, r0, #0
 8002110:	d001      	beq.n	8002116 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002112:	f7ff ff29 	bl	8001f68 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002116:	4b1c      	ldr	r3, [pc, #112]	@ (8002188 <HAL_I2C_MspInit+0xc0>)
 8002118:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800211a:	4b1b      	ldr	r3, [pc, #108]	@ (8002188 <HAL_I2C_MspInit+0xc0>)
 800211c:	2101      	movs	r1, #1
 800211e:	430a      	orrs	r2, r1
 8002120:	635a      	str	r2, [r3, #52]	@ 0x34
 8002122:	4b19      	ldr	r3, [pc, #100]	@ (8002188 <HAL_I2C_MspInit+0xc0>)
 8002124:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002126:	2201      	movs	r2, #1
 8002128:	4013      	ands	r3, r2
 800212a:	613b      	str	r3, [r7, #16]
 800212c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800212e:	213c      	movs	r1, #60	@ 0x3c
 8002130:	187b      	adds	r3, r7, r1
 8002132:	22c0      	movs	r2, #192	@ 0xc0
 8002134:	00d2      	lsls	r2, r2, #3
 8002136:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002138:	187b      	adds	r3, r7, r1
 800213a:	2212      	movs	r2, #18
 800213c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213e:	187b      	adds	r3, r7, r1
 8002140:	2200      	movs	r2, #0
 8002142:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002144:	187b      	adds	r3, r7, r1
 8002146:	2200      	movs	r2, #0
 8002148:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 800214a:	187b      	adds	r3, r7, r1
 800214c:	2206      	movs	r2, #6
 800214e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002150:	187a      	adds	r2, r7, r1
 8002152:	23a0      	movs	r3, #160	@ 0xa0
 8002154:	05db      	lsls	r3, r3, #23
 8002156:	0011      	movs	r1, r2
 8002158:	0018      	movs	r0, r3
 800215a:	f001 fd0d 	bl	8003b78 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800215e:	4b0a      	ldr	r3, [pc, #40]	@ (8002188 <HAL_I2C_MspInit+0xc0>)
 8002160:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002162:	4b09      	ldr	r3, [pc, #36]	@ (8002188 <HAL_I2C_MspInit+0xc0>)
 8002164:	2180      	movs	r1, #128	@ 0x80
 8002166:	0389      	lsls	r1, r1, #14
 8002168:	430a      	orrs	r2, r1
 800216a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800216c:	4b06      	ldr	r3, [pc, #24]	@ (8002188 <HAL_I2C_MspInit+0xc0>)
 800216e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002170:	2380      	movs	r3, #128	@ 0x80
 8002172:	039b      	lsls	r3, r3, #14
 8002174:	4013      	ands	r3, r2
 8002176:	60fb      	str	r3, [r7, #12]
 8002178:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800217a:	46c0      	nop			@ (mov r8, r8)
 800217c:	46bd      	mov	sp, r7
 800217e:	b015      	add	sp, #84	@ 0x54
 8002180:	bd90      	pop	{r4, r7, pc}
 8002182:	46c0      	nop			@ (mov r8, r8)
 8002184:	40005400 	.word	0x40005400
 8002188:	40021000 	.word	0x40021000

0800218c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800218c:	b590      	push	{r4, r7, lr}
 800218e:	b095      	sub	sp, #84	@ 0x54
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002194:	233c      	movs	r3, #60	@ 0x3c
 8002196:	18fb      	adds	r3, r7, r3
 8002198:	0018      	movs	r0, r3
 800219a:	2314      	movs	r3, #20
 800219c:	001a      	movs	r2, r3
 800219e:	2100      	movs	r1, #0
 80021a0:	f006 fd8e 	bl	8008cc0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021a4:	2414      	movs	r4, #20
 80021a6:	193b      	adds	r3, r7, r4
 80021a8:	0018      	movs	r0, r3
 80021aa:	2328      	movs	r3, #40	@ 0x28
 80021ac:	001a      	movs	r2, r3
 80021ae:	2100      	movs	r1, #0
 80021b0:	f006 fd86 	bl	8008cc0 <memset>
  if(huart->Instance==USART1)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a3b      	ldr	r2, [pc, #236]	@ (80022a8 <HAL_UART_MspInit+0x11c>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d170      	bne.n	80022a0 <HAL_UART_MspInit+0x114>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80021be:	193b      	adds	r3, r7, r4
 80021c0:	2201      	movs	r2, #1
 80021c2:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80021c4:	193b      	adds	r3, r7, r4
 80021c6:	2200      	movs	r2, #0
 80021c8:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021ca:	193b      	adds	r3, r7, r4
 80021cc:	0018      	movs	r0, r3
 80021ce:	f003 f82d 	bl	800522c <HAL_RCCEx_PeriphCLKConfig>
 80021d2:	1e03      	subs	r3, r0, #0
 80021d4:	d001      	beq.n	80021da <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80021d6:	f7ff fec7 	bl	8001f68 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80021da:	4b34      	ldr	r3, [pc, #208]	@ (80022ac <HAL_UART_MspInit+0x120>)
 80021dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80021de:	4b33      	ldr	r3, [pc, #204]	@ (80022ac <HAL_UART_MspInit+0x120>)
 80021e0:	2180      	movs	r1, #128	@ 0x80
 80021e2:	01c9      	lsls	r1, r1, #7
 80021e4:	430a      	orrs	r2, r1
 80021e6:	641a      	str	r2, [r3, #64]	@ 0x40
 80021e8:	4b30      	ldr	r3, [pc, #192]	@ (80022ac <HAL_UART_MspInit+0x120>)
 80021ea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80021ec:	2380      	movs	r3, #128	@ 0x80
 80021ee:	01db      	lsls	r3, r3, #7
 80021f0:	4013      	ands	r3, r2
 80021f2:	613b      	str	r3, [r7, #16]
 80021f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021f6:	4b2d      	ldr	r3, [pc, #180]	@ (80022ac <HAL_UART_MspInit+0x120>)
 80021f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80021fa:	4b2c      	ldr	r3, [pc, #176]	@ (80022ac <HAL_UART_MspInit+0x120>)
 80021fc:	2102      	movs	r1, #2
 80021fe:	430a      	orrs	r2, r1
 8002200:	635a      	str	r2, [r3, #52]	@ 0x34
 8002202:	4b2a      	ldr	r3, [pc, #168]	@ (80022ac <HAL_UART_MspInit+0x120>)
 8002204:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002206:	2202      	movs	r2, #2
 8002208:	4013      	ands	r3, r2
 800220a:	60fb      	str	r3, [r7, #12]
 800220c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800220e:	213c      	movs	r1, #60	@ 0x3c
 8002210:	187b      	adds	r3, r7, r1
 8002212:	22c0      	movs	r2, #192	@ 0xc0
 8002214:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002216:	187b      	adds	r3, r7, r1
 8002218:	2202      	movs	r2, #2
 800221a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800221c:	187b      	adds	r3, r7, r1
 800221e:	2200      	movs	r2, #0
 8002220:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002222:	187b      	adds	r3, r7, r1
 8002224:	2200      	movs	r2, #0
 8002226:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8002228:	187b      	adds	r3, r7, r1
 800222a:	2200      	movs	r2, #0
 800222c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800222e:	187b      	adds	r3, r7, r1
 8002230:	4a1f      	ldr	r2, [pc, #124]	@ (80022b0 <HAL_UART_MspInit+0x124>)
 8002232:	0019      	movs	r1, r3
 8002234:	0010      	movs	r0, r2
 8002236:	f001 fc9f 	bl	8003b78 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 800223a:	4b1e      	ldr	r3, [pc, #120]	@ (80022b4 <HAL_UART_MspInit+0x128>)
 800223c:	4a1e      	ldr	r2, [pc, #120]	@ (80022b8 <HAL_UART_MspInit+0x12c>)
 800223e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8002240:	4b1c      	ldr	r3, [pc, #112]	@ (80022b4 <HAL_UART_MspInit+0x128>)
 8002242:	2232      	movs	r2, #50	@ 0x32
 8002244:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002246:	4b1b      	ldr	r3, [pc, #108]	@ (80022b4 <HAL_UART_MspInit+0x128>)
 8002248:	2200      	movs	r2, #0
 800224a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800224c:	4b19      	ldr	r3, [pc, #100]	@ (80022b4 <HAL_UART_MspInit+0x128>)
 800224e:	2200      	movs	r2, #0
 8002250:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002252:	4b18      	ldr	r3, [pc, #96]	@ (80022b4 <HAL_UART_MspInit+0x128>)
 8002254:	2280      	movs	r2, #128	@ 0x80
 8002256:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002258:	4b16      	ldr	r3, [pc, #88]	@ (80022b4 <HAL_UART_MspInit+0x128>)
 800225a:	2200      	movs	r2, #0
 800225c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800225e:	4b15      	ldr	r3, [pc, #84]	@ (80022b4 <HAL_UART_MspInit+0x128>)
 8002260:	2200      	movs	r2, #0
 8002262:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002264:	4b13      	ldr	r3, [pc, #76]	@ (80022b4 <HAL_UART_MspInit+0x128>)
 8002266:	2200      	movs	r2, #0
 8002268:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800226a:	4b12      	ldr	r3, [pc, #72]	@ (80022b4 <HAL_UART_MspInit+0x128>)
 800226c:	2280      	movs	r2, #128	@ 0x80
 800226e:	0192      	lsls	r2, r2, #6
 8002270:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002272:	4b10      	ldr	r3, [pc, #64]	@ (80022b4 <HAL_UART_MspInit+0x128>)
 8002274:	0018      	movs	r0, r3
 8002276:	f001 fa27 	bl	80036c8 <HAL_DMA_Init>
 800227a:	1e03      	subs	r3, r0, #0
 800227c:	d001      	beq.n	8002282 <HAL_UART_MspInit+0xf6>
    {
      Error_Handler();
 800227e:	f7ff fe73 	bl	8001f68 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2180      	movs	r1, #128	@ 0x80
 8002286:	4a0b      	ldr	r2, [pc, #44]	@ (80022b4 <HAL_UART_MspInit+0x128>)
 8002288:	505a      	str	r2, [r3, r1]
 800228a:	4b0a      	ldr	r3, [pc, #40]	@ (80022b4 <HAL_UART_MspInit+0x128>)
 800228c:	687a      	ldr	r2, [r7, #4]
 800228e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 8002290:	2200      	movs	r2, #0
 8002292:	2103      	movs	r1, #3
 8002294:	201b      	movs	r0, #27
 8002296:	f001 f915 	bl	80034c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800229a:	201b      	movs	r0, #27
 800229c:	f001 f927 	bl	80034ee <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80022a0:	46c0      	nop			@ (mov r8, r8)
 80022a2:	46bd      	mov	sp, r7
 80022a4:	b015      	add	sp, #84	@ 0x54
 80022a6:	bd90      	pop	{r4, r7, pc}
 80022a8:	40013800 	.word	0x40013800
 80022ac:	40021000 	.word	0x40021000
 80022b0:	50000400 	.word	0x50000400
 80022b4:	2000019c 	.word	0x2000019c
 80022b8:	40020008 	.word	0x40020008

080022bc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022bc:	b5b0      	push	{r4, r5, r7, lr}
 80022be:	b08c      	sub	sp, #48	@ 0x30
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80022c4:	232b      	movs	r3, #43	@ 0x2b
 80022c6:	18fb      	adds	r3, r7, r3
 80022c8:	2200      	movs	r2, #0
 80022ca:	701a      	strb	r2, [r3, #0]

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80022cc:	4b38      	ldr	r3, [pc, #224]	@ (80023b0 <HAL_InitTick+0xf4>)
 80022ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80022d0:	4b37      	ldr	r3, [pc, #220]	@ (80023b0 <HAL_InitTick+0xf4>)
 80022d2:	2180      	movs	r1, #128	@ 0x80
 80022d4:	0109      	lsls	r1, r1, #4
 80022d6:	430a      	orrs	r2, r1
 80022d8:	641a      	str	r2, [r3, #64]	@ 0x40
 80022da:	4b35      	ldr	r3, [pc, #212]	@ (80023b0 <HAL_InitTick+0xf4>)
 80022dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80022de:	2380      	movs	r3, #128	@ 0x80
 80022e0:	011b      	lsls	r3, r3, #4
 80022e2:	4013      	ands	r3, r2
 80022e4:	60bb      	str	r3, [r7, #8]
 80022e6:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80022e8:	230c      	movs	r3, #12
 80022ea:	18fa      	adds	r2, r7, r3
 80022ec:	2410      	movs	r4, #16
 80022ee:	193b      	adds	r3, r7, r4
 80022f0:	0011      	movs	r1, r2
 80022f2:	0018      	movs	r0, r3
 80022f4:	f002 ff70 	bl	80051d8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80022f8:	193b      	adds	r3, r7, r4
 80022fa:	68db      	ldr	r3, [r3, #12]
 80022fc:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Compute TIM1 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80022fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002300:	2b00      	cmp	r3, #0
 8002302:	d104      	bne.n	800230e <HAL_InitTick+0x52>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002304:	f002 ff52 	bl	80051ac <HAL_RCC_GetPCLK1Freq>
 8002308:	0003      	movs	r3, r0
 800230a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800230c:	e004      	b.n	8002318 <HAL_InitTick+0x5c>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800230e:	f002 ff4d 	bl	80051ac <HAL_RCC_GetPCLK1Freq>
 8002312:	0003      	movs	r3, r0
 8002314:	005b      	lsls	r3, r3, #1
 8002316:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002318:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800231a:	4926      	ldr	r1, [pc, #152]	@ (80023b4 <HAL_InitTick+0xf8>)
 800231c:	0018      	movs	r0, r3
 800231e:	f7fd fef3 	bl	8000108 <__udivsi3>
 8002322:	0003      	movs	r3, r0
 8002324:	3b01      	subs	r3, #1
 8002326:	623b      	str	r3, [r7, #32]

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002328:	4b23      	ldr	r3, [pc, #140]	@ (80023b8 <HAL_InitTick+0xfc>)
 800232a:	4a24      	ldr	r2, [pc, #144]	@ (80023bc <HAL_InitTick+0x100>)
 800232c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800232e:	4b22      	ldr	r3, [pc, #136]	@ (80023b8 <HAL_InitTick+0xfc>)
 8002330:	4a23      	ldr	r2, [pc, #140]	@ (80023c0 <HAL_InitTick+0x104>)
 8002332:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002334:	4b20      	ldr	r3, [pc, #128]	@ (80023b8 <HAL_InitTick+0xfc>)
 8002336:	6a3a      	ldr	r2, [r7, #32]
 8002338:	605a      	str	r2, [r3, #4]
  htim1.Init.ClockDivision = 0;
 800233a:	4b1f      	ldr	r3, [pc, #124]	@ (80023b8 <HAL_InitTick+0xfc>)
 800233c:	2200      	movs	r2, #0
 800233e:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002340:	4b1d      	ldr	r3, [pc, #116]	@ (80023b8 <HAL_InitTick+0xfc>)
 8002342:	2200      	movs	r2, #0
 8002344:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002346:	4b1c      	ldr	r3, [pc, #112]	@ (80023b8 <HAL_InitTick+0xfc>)
 8002348:	2200      	movs	r2, #0
 800234a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800234c:	252b      	movs	r5, #43	@ 0x2b
 800234e:	197c      	adds	r4, r7, r5
 8002350:	4b19      	ldr	r3, [pc, #100]	@ (80023b8 <HAL_InitTick+0xfc>)
 8002352:	0018      	movs	r0, r3
 8002354:	f003 f8e4 	bl	8005520 <HAL_TIM_Base_Init>
 8002358:	0003      	movs	r3, r0
 800235a:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 800235c:	197b      	adds	r3, r7, r5
 800235e:	781b      	ldrb	r3, [r3, #0]
 8002360:	2b00      	cmp	r3, #0
 8002362:	d11e      	bne.n	80023a2 <HAL_InitTick+0xe6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8002364:	197c      	adds	r4, r7, r5
 8002366:	4b14      	ldr	r3, [pc, #80]	@ (80023b8 <HAL_InitTick+0xfc>)
 8002368:	0018      	movs	r0, r3
 800236a:	f003 f939 	bl	80055e0 <HAL_TIM_Base_Start_IT>
 800236e:	0003      	movs	r3, r0
 8002370:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 8002372:	197b      	adds	r3, r7, r5
 8002374:	781b      	ldrb	r3, [r3, #0]
 8002376:	2b00      	cmp	r3, #0
 8002378:	d113      	bne.n	80023a2 <HAL_InitTick+0xe6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 800237a:	200d      	movs	r0, #13
 800237c:	f001 f8b7 	bl	80034ee <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2b03      	cmp	r3, #3
 8002384:	d809      	bhi.n	800239a <HAL_InitTick+0xde>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, TickPriority, 0U);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2200      	movs	r2, #0
 800238a:	0019      	movs	r1, r3
 800238c:	200d      	movs	r0, #13
 800238e:	f001 f899 	bl	80034c4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002392:	4b0c      	ldr	r3, [pc, #48]	@ (80023c4 <HAL_InitTick+0x108>)
 8002394:	687a      	ldr	r2, [r7, #4]
 8002396:	601a      	str	r2, [r3, #0]
 8002398:	e003      	b.n	80023a2 <HAL_InitTick+0xe6>
      }
      else
      {
        status = HAL_ERROR;
 800239a:	232b      	movs	r3, #43	@ 0x2b
 800239c:	18fb      	adds	r3, r7, r3
 800239e:	2201      	movs	r2, #1
 80023a0:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 80023a2:	232b      	movs	r3, #43	@ 0x2b
 80023a4:	18fb      	adds	r3, r7, r3
 80023a6:	781b      	ldrb	r3, [r3, #0]
}
 80023a8:	0018      	movs	r0, r3
 80023aa:	46bd      	mov	sp, r7
 80023ac:	b00c      	add	sp, #48	@ 0x30
 80023ae:	bdb0      	pop	{r4, r5, r7, pc}
 80023b0:	40021000 	.word	0x40021000
 80023b4:	000f4240 	.word	0x000f4240
 80023b8:	20000210 	.word	0x20000210
 80023bc:	40012c00 	.word	0x40012c00
 80023c0:	000003e7 	.word	0x000003e7
 80023c4:	20000004 	.word	0x20000004

080023c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80023cc:	46c0      	nop			@ (mov r8, r8)
 80023ce:	e7fd      	b.n	80023cc <NMI_Handler+0x4>

080023d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023d4:	46c0      	nop			@ (mov r8, r8)
 80023d6:	e7fd      	b.n	80023d4 <HardFault_Handler+0x4>

080023d8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80023dc:	4b03      	ldr	r3, [pc, #12]	@ (80023ec <DMA1_Channel1_IRQHandler+0x14>)
 80023de:	0018      	movs	r0, r3
 80023e0:	f001 fac8 	bl	8003974 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80023e4:	46c0      	nop			@ (mov r8, r8)
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	46c0      	nop			@ (mov r8, r8)
 80023ec:	2000019c 	.word	0x2000019c

080023f0 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80023f4:	4b03      	ldr	r3, [pc, #12]	@ (8002404 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 80023f6:	0018      	movs	r0, r3
 80023f8:	f003 f946 	bl	8005688 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 80023fc:	46c0      	nop			@ (mov r8, r8)
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
 8002402:	46c0      	nop			@ (mov r8, r8)
 8002404:	20000210 	.word	0x20000210

08002408 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800240c:	4b03      	ldr	r3, [pc, #12]	@ (800241c <USART1_IRQHandler+0x14>)
 800240e:	0018      	movs	r0, r3
 8002410:	f003 fb54 	bl	8005abc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002414:	46c0      	nop			@ (mov r8, r8)
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
 800241a:	46c0      	nop			@ (mov r8, r8)
 800241c:	20000108 	.word	0x20000108

08002420 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002424:	46c0      	nop			@ (mov r8, r8)
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
	...

0800242c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800242c:	480d      	ldr	r0, [pc, #52]	@ (8002464 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800242e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002430:	f7ff fff6 	bl	8002420 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002434:	480c      	ldr	r0, [pc, #48]	@ (8002468 <LoopForever+0x6>)
  ldr r1, =_edata
 8002436:	490d      	ldr	r1, [pc, #52]	@ (800246c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002438:	4a0d      	ldr	r2, [pc, #52]	@ (8002470 <LoopForever+0xe>)
  movs r3, #0
 800243a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800243c:	e002      	b.n	8002444 <LoopCopyDataInit>

0800243e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800243e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002440:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002442:	3304      	adds	r3, #4

08002444 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002444:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002446:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002448:	d3f9      	bcc.n	800243e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800244a:	4a0a      	ldr	r2, [pc, #40]	@ (8002474 <LoopForever+0x12>)
  ldr r4, =_ebss
 800244c:	4c0a      	ldr	r4, [pc, #40]	@ (8002478 <LoopForever+0x16>)
  movs r3, #0
 800244e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002450:	e001      	b.n	8002456 <LoopFillZerobss>

08002452 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002452:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002454:	3204      	adds	r2, #4

08002456 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002456:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002458:	d3fb      	bcc.n	8002452 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800245a:	f006 fc39 	bl	8008cd0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800245e:	f7ff fa3d 	bl	80018dc <main>

08002462 <LoopForever>:

LoopForever:
  b LoopForever
 8002462:	e7fe      	b.n	8002462 <LoopForever>
  ldr   r0, =_estack
 8002464:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002468:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800246c:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8002470:	08008eb8 	.word	0x08008eb8
  ldr r2, =_sbss
 8002474:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8002478:	20000fac 	.word	0x20000fac

0800247c <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800247c:	e7fe      	b.n	800247c <ADC1_IRQHandler>
	...

08002480 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b082      	sub	sp, #8
 8002484:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002486:	1dfb      	adds	r3, r7, #7
 8002488:	2200      	movs	r2, #0
 800248a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800248c:	4b0b      	ldr	r3, [pc, #44]	@ (80024bc <HAL_Init+0x3c>)
 800248e:	681a      	ldr	r2, [r3, #0]
 8002490:	4b0a      	ldr	r3, [pc, #40]	@ (80024bc <HAL_Init+0x3c>)
 8002492:	2180      	movs	r1, #128	@ 0x80
 8002494:	0049      	lsls	r1, r1, #1
 8002496:	430a      	orrs	r2, r1
 8002498:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800249a:	2003      	movs	r0, #3
 800249c:	f7ff ff0e 	bl	80022bc <HAL_InitTick>
 80024a0:	1e03      	subs	r3, r0, #0
 80024a2:	d003      	beq.n	80024ac <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80024a4:	1dfb      	adds	r3, r7, #7
 80024a6:	2201      	movs	r2, #1
 80024a8:	701a      	strb	r2, [r3, #0]
 80024aa:	e001      	b.n	80024b0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80024ac:	f7ff fd62 	bl	8001f74 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80024b0:	1dfb      	adds	r3, r7, #7
 80024b2:	781b      	ldrb	r3, [r3, #0]
}
 80024b4:	0018      	movs	r0, r3
 80024b6:	46bd      	mov	sp, r7
 80024b8:	b002      	add	sp, #8
 80024ba:	bd80      	pop	{r7, pc}
 80024bc:	40022000 	.word	0x40022000

080024c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80024c4:	4b05      	ldr	r3, [pc, #20]	@ (80024dc <HAL_IncTick+0x1c>)
 80024c6:	781b      	ldrb	r3, [r3, #0]
 80024c8:	001a      	movs	r2, r3
 80024ca:	4b05      	ldr	r3, [pc, #20]	@ (80024e0 <HAL_IncTick+0x20>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	18d2      	adds	r2, r2, r3
 80024d0:	4b03      	ldr	r3, [pc, #12]	@ (80024e0 <HAL_IncTick+0x20>)
 80024d2:	601a      	str	r2, [r3, #0]
}
 80024d4:	46c0      	nop			@ (mov r8, r8)
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	46c0      	nop			@ (mov r8, r8)
 80024dc:	20000008 	.word	0x20000008
 80024e0:	2000025c 	.word	0x2000025c

080024e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	af00      	add	r7, sp, #0
  return uwTick;
 80024e8:	4b02      	ldr	r3, [pc, #8]	@ (80024f4 <HAL_GetTick+0x10>)
 80024ea:	681b      	ldr	r3, [r3, #0]
}
 80024ec:	0018      	movs	r0, r3
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}
 80024f2:	46c0      	nop			@ (mov r8, r8)
 80024f4:	2000025c 	.word	0x2000025c

080024f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b084      	sub	sp, #16
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002500:	f7ff fff0 	bl	80024e4 <HAL_GetTick>
 8002504:	0003      	movs	r3, r0
 8002506:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	3301      	adds	r3, #1
 8002510:	d005      	beq.n	800251e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002512:	4b0a      	ldr	r3, [pc, #40]	@ (800253c <HAL_Delay+0x44>)
 8002514:	781b      	ldrb	r3, [r3, #0]
 8002516:	001a      	movs	r2, r3
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	189b      	adds	r3, r3, r2
 800251c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800251e:	46c0      	nop			@ (mov r8, r8)
 8002520:	f7ff ffe0 	bl	80024e4 <HAL_GetTick>
 8002524:	0002      	movs	r2, r0
 8002526:	68bb      	ldr	r3, [r7, #8]
 8002528:	1ad3      	subs	r3, r2, r3
 800252a:	68fa      	ldr	r2, [r7, #12]
 800252c:	429a      	cmp	r2, r3
 800252e:	d8f7      	bhi.n	8002520 <HAL_Delay+0x28>
  {
  }
}
 8002530:	46c0      	nop			@ (mov r8, r8)
 8002532:	46c0      	nop			@ (mov r8, r8)
 8002534:	46bd      	mov	sp, r7
 8002536:	b004      	add	sp, #16
 8002538:	bd80      	pop	{r7, pc}
 800253a:	46c0      	nop			@ (mov r8, r8)
 800253c:	20000008 	.word	0x20000008

08002540 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b082      	sub	sp, #8
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
 8002548:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a05      	ldr	r2, [pc, #20]	@ (8002564 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8002550:	401a      	ands	r2, r3
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	431a      	orrs	r2, r3
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	601a      	str	r2, [r3, #0]
}
 800255a:	46c0      	nop			@ (mov r8, r8)
 800255c:	46bd      	mov	sp, r7
 800255e:	b002      	add	sp, #8
 8002560:	bd80      	pop	{r7, pc}
 8002562:	46c0      	nop			@ (mov r8, r8)
 8002564:	fe3fffff 	.word	0xfe3fffff

08002568 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b082      	sub	sp, #8
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681a      	ldr	r2, [r3, #0]
 8002574:	23e0      	movs	r3, #224	@ 0xe0
 8002576:	045b      	lsls	r3, r3, #17
 8002578:	4013      	ands	r3, r2
}
 800257a:	0018      	movs	r0, r3
 800257c:	46bd      	mov	sp, r7
 800257e:	b002      	add	sp, #8
 8002580:	bd80      	pop	{r7, pc}

08002582 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8002582:	b580      	push	{r7, lr}
 8002584:	b084      	sub	sp, #16
 8002586:	af00      	add	r7, sp, #0
 8002588:	60f8      	str	r0, [r7, #12]
 800258a:	60b9      	str	r1, [r7, #8]
 800258c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	695b      	ldr	r3, [r3, #20]
 8002592:	68ba      	ldr	r2, [r7, #8]
 8002594:	2104      	movs	r1, #4
 8002596:	400a      	ands	r2, r1
 8002598:	2107      	movs	r1, #7
 800259a:	4091      	lsls	r1, r2
 800259c:	000a      	movs	r2, r1
 800259e:	43d2      	mvns	r2, r2
 80025a0:	401a      	ands	r2, r3
 80025a2:	68bb      	ldr	r3, [r7, #8]
 80025a4:	2104      	movs	r1, #4
 80025a6:	400b      	ands	r3, r1
 80025a8:	6879      	ldr	r1, [r7, #4]
 80025aa:	4099      	lsls	r1, r3
 80025ac:	000b      	movs	r3, r1
 80025ae:	431a      	orrs	r2, r3
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80025b4:	46c0      	nop			@ (mov r8, r8)
 80025b6:	46bd      	mov	sp, r7
 80025b8:	b004      	add	sp, #16
 80025ba:	bd80      	pop	{r7, pc}

080025bc <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b082      	sub	sp, #8
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
 80025c4:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	695b      	ldr	r3, [r3, #20]
 80025ca:	683a      	ldr	r2, [r7, #0]
 80025cc:	2104      	movs	r1, #4
 80025ce:	400a      	ands	r2, r1
 80025d0:	2107      	movs	r1, #7
 80025d2:	4091      	lsls	r1, r2
 80025d4:	000a      	movs	r2, r1
 80025d6:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	2104      	movs	r1, #4
 80025dc:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80025de:	40da      	lsrs	r2, r3
 80025e0:	0013      	movs	r3, r2
}
 80025e2:	0018      	movs	r0, r3
 80025e4:	46bd      	mov	sp, r7
 80025e6:	b002      	add	sp, #8
 80025e8:	bd80      	pop	{r7, pc}

080025ea <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80025ea:	b580      	push	{r7, lr}
 80025ec:	b082      	sub	sp, #8
 80025ee:	af00      	add	r7, sp, #0
 80025f0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	68da      	ldr	r2, [r3, #12]
 80025f6:	23c0      	movs	r3, #192	@ 0xc0
 80025f8:	011b      	lsls	r3, r3, #4
 80025fa:	4013      	ands	r3, r2
 80025fc:	d101      	bne.n	8002602 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80025fe:	2301      	movs	r3, #1
 8002600:	e000      	b.n	8002604 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002602:	2300      	movs	r3, #0
}
 8002604:	0018      	movs	r0, r3
 8002606:	46bd      	mov	sp, r7
 8002608:	b002      	add	sp, #8
 800260a:	bd80      	pop	{r7, pc}

0800260c <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b084      	sub	sp, #16
 8002610:	af00      	add	r7, sp, #0
 8002612:	60f8      	str	r0, [r7, #12]
 8002614:	60b9      	str	r1, [r7, #8]
 8002616:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800261c:	68ba      	ldr	r2, [r7, #8]
 800261e:	211f      	movs	r1, #31
 8002620:	400a      	ands	r2, r1
 8002622:	210f      	movs	r1, #15
 8002624:	4091      	lsls	r1, r2
 8002626:	000a      	movs	r2, r1
 8002628:	43d2      	mvns	r2, r2
 800262a:	401a      	ands	r2, r3
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	0e9b      	lsrs	r3, r3, #26
 8002630:	210f      	movs	r1, #15
 8002632:	4019      	ands	r1, r3
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	201f      	movs	r0, #31
 8002638:	4003      	ands	r3, r0
 800263a:	4099      	lsls	r1, r3
 800263c:	000b      	movs	r3, r1
 800263e:	431a      	orrs	r2, r3
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002644:	46c0      	nop			@ (mov r8, r8)
 8002646:	46bd      	mov	sp, r7
 8002648:	b004      	add	sp, #16
 800264a:	bd80      	pop	{r7, pc}

0800264c <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b082      	sub	sp, #8
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
 8002654:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	035b      	lsls	r3, r3, #13
 800265e:	0b5b      	lsrs	r3, r3, #13
 8002660:	431a      	orrs	r2, r3
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002666:	46c0      	nop			@ (mov r8, r8)
 8002668:	46bd      	mov	sp, r7
 800266a:	b002      	add	sp, #8
 800266c:	bd80      	pop	{r7, pc}

0800266e <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800266e:	b580      	push	{r7, lr}
 8002670:	b082      	sub	sp, #8
 8002672:	af00      	add	r7, sp, #0
 8002674:	6078      	str	r0, [r7, #4]
 8002676:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800267c:	683a      	ldr	r2, [r7, #0]
 800267e:	0352      	lsls	r2, r2, #13
 8002680:	0b52      	lsrs	r2, r2, #13
 8002682:	43d2      	mvns	r2, r2
 8002684:	401a      	ands	r2, r3
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800268a:	46c0      	nop			@ (mov r8, r8)
 800268c:	46bd      	mov	sp, r7
 800268e:	b002      	add	sp, #8
 8002690:	bd80      	pop	{r7, pc}
	...

08002694 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b084      	sub	sp, #16
 8002698:	af00      	add	r7, sp, #0
 800269a:	60f8      	str	r0, [r7, #12]
 800269c:	60b9      	str	r1, [r7, #8]
 800269e:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	695b      	ldr	r3, [r3, #20]
 80026a4:	68ba      	ldr	r2, [r7, #8]
 80026a6:	0212      	lsls	r2, r2, #8
 80026a8:	43d2      	mvns	r2, r2
 80026aa:	401a      	ands	r2, r3
 80026ac:	68bb      	ldr	r3, [r7, #8]
 80026ae:	021b      	lsls	r3, r3, #8
 80026b0:	6879      	ldr	r1, [r7, #4]
 80026b2:	400b      	ands	r3, r1
 80026b4:	4904      	ldr	r1, [pc, #16]	@ (80026c8 <LL_ADC_SetChannelSamplingTime+0x34>)
 80026b6:	400b      	ands	r3, r1
 80026b8:	431a      	orrs	r2, r3
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80026be:	46c0      	nop			@ (mov r8, r8)
 80026c0:	46bd      	mov	sp, r7
 80026c2:	b004      	add	sp, #16
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	46c0      	nop			@ (mov r8, r8)
 80026c8:	07ffff00 	.word	0x07ffff00

080026cc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b082      	sub	sp, #8
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	689b      	ldr	r3, [r3, #8]
 80026d8:	4a05      	ldr	r2, [pc, #20]	@ (80026f0 <LL_ADC_EnableInternalRegulator+0x24>)
 80026da:	4013      	ands	r3, r2
 80026dc:	2280      	movs	r2, #128	@ 0x80
 80026de:	0552      	lsls	r2, r2, #21
 80026e0:	431a      	orrs	r2, r3
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80026e6:	46c0      	nop			@ (mov r8, r8)
 80026e8:	46bd      	mov	sp, r7
 80026ea:	b002      	add	sp, #8
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	46c0      	nop			@ (mov r8, r8)
 80026f0:	6fffffe8 	.word	0x6fffffe8

080026f4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b082      	sub	sp, #8
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	689a      	ldr	r2, [r3, #8]
 8002700:	2380      	movs	r3, #128	@ 0x80
 8002702:	055b      	lsls	r3, r3, #21
 8002704:	401a      	ands	r2, r3
 8002706:	2380      	movs	r3, #128	@ 0x80
 8002708:	055b      	lsls	r3, r3, #21
 800270a:	429a      	cmp	r2, r3
 800270c:	d101      	bne.n	8002712 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800270e:	2301      	movs	r3, #1
 8002710:	e000      	b.n	8002714 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8002712:	2300      	movs	r3, #0
}
 8002714:	0018      	movs	r0, r3
 8002716:	46bd      	mov	sp, r7
 8002718:	b002      	add	sp, #8
 800271a:	bd80      	pop	{r7, pc}

0800271c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b082      	sub	sp, #8
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	689b      	ldr	r3, [r3, #8]
 8002728:	4a04      	ldr	r2, [pc, #16]	@ (800273c <LL_ADC_Enable+0x20>)
 800272a:	4013      	ands	r3, r2
 800272c:	2201      	movs	r2, #1
 800272e:	431a      	orrs	r2, r3
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002734:	46c0      	nop			@ (mov r8, r8)
 8002736:	46bd      	mov	sp, r7
 8002738:	b002      	add	sp, #8
 800273a:	bd80      	pop	{r7, pc}
 800273c:	7fffffe8 	.word	0x7fffffe8

08002740 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b082      	sub	sp, #8
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	4a04      	ldr	r2, [pc, #16]	@ (8002760 <LL_ADC_Disable+0x20>)
 800274e:	4013      	ands	r3, r2
 8002750:	2202      	movs	r2, #2
 8002752:	431a      	orrs	r2, r3
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002758:	46c0      	nop			@ (mov r8, r8)
 800275a:	46bd      	mov	sp, r7
 800275c:	b002      	add	sp, #8
 800275e:	bd80      	pop	{r7, pc}
 8002760:	7fffffe8 	.word	0x7fffffe8

08002764 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	2201      	movs	r2, #1
 8002772:	4013      	ands	r3, r2
 8002774:	2b01      	cmp	r3, #1
 8002776:	d101      	bne.n	800277c <LL_ADC_IsEnabled+0x18>
 8002778:	2301      	movs	r3, #1
 800277a:	e000      	b.n	800277e <LL_ADC_IsEnabled+0x1a>
 800277c:	2300      	movs	r3, #0
}
 800277e:	0018      	movs	r0, r3
 8002780:	46bd      	mov	sp, r7
 8002782:	b002      	add	sp, #8
 8002784:	bd80      	pop	{r7, pc}

08002786 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002786:	b580      	push	{r7, lr}
 8002788:	b082      	sub	sp, #8
 800278a:	af00      	add	r7, sp, #0
 800278c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	689b      	ldr	r3, [r3, #8]
 8002792:	2202      	movs	r2, #2
 8002794:	4013      	ands	r3, r2
 8002796:	2b02      	cmp	r3, #2
 8002798:	d101      	bne.n	800279e <LL_ADC_IsDisableOngoing+0x18>
 800279a:	2301      	movs	r3, #1
 800279c:	e000      	b.n	80027a0 <LL_ADC_IsDisableOngoing+0x1a>
 800279e:	2300      	movs	r3, #0
}
 80027a0:	0018      	movs	r0, r3
 80027a2:	46bd      	mov	sp, r7
 80027a4:	b002      	add	sp, #8
 80027a6:	bd80      	pop	{r7, pc}

080027a8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b082      	sub	sp, #8
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	4a04      	ldr	r2, [pc, #16]	@ (80027c8 <LL_ADC_REG_StartConversion+0x20>)
 80027b6:	4013      	ands	r3, r2
 80027b8:	2204      	movs	r2, #4
 80027ba:	431a      	orrs	r2, r3
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80027c0:	46c0      	nop			@ (mov r8, r8)
 80027c2:	46bd      	mov	sp, r7
 80027c4:	b002      	add	sp, #8
 80027c6:	bd80      	pop	{r7, pc}
 80027c8:	7fffffe8 	.word	0x7fffffe8

080027cc <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b082      	sub	sp, #8
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	689b      	ldr	r3, [r3, #8]
 80027d8:	4a04      	ldr	r2, [pc, #16]	@ (80027ec <LL_ADC_REG_StopConversion+0x20>)
 80027da:	4013      	ands	r3, r2
 80027dc:	2210      	movs	r2, #16
 80027de:	431a      	orrs	r2, r3
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80027e4:	46c0      	nop			@ (mov r8, r8)
 80027e6:	46bd      	mov	sp, r7
 80027e8:	b002      	add	sp, #8
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	7fffffe8 	.word	0x7fffffe8

080027f0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b082      	sub	sp, #8
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	2204      	movs	r2, #4
 80027fe:	4013      	ands	r3, r2
 8002800:	2b04      	cmp	r3, #4
 8002802:	d101      	bne.n	8002808 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002804:	2301      	movs	r3, #1
 8002806:	e000      	b.n	800280a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002808:	2300      	movs	r3, #0
}
 800280a:	0018      	movs	r0, r3
 800280c:	46bd      	mov	sp, r7
 800280e:	b002      	add	sp, #8
 8002810:	bd80      	pop	{r7, pc}
	...

08002814 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b088      	sub	sp, #32
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800281c:	231f      	movs	r3, #31
 800281e:	18fb      	adds	r3, r7, r3
 8002820:	2200      	movs	r2, #0
 8002822:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8002824:	2300      	movs	r3, #0
 8002826:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8002828:	2300      	movs	r3, #0
 800282a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800282c:	2300      	movs	r3, #0
 800282e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d101      	bne.n	800283a <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e17f      	b.n	8002b3a <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800283e:	2b00      	cmp	r3, #0
 8002840:	d10a      	bne.n	8002858 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	0018      	movs	r0, r3
 8002846:	f7ff fbbf 	bl	8001fc8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2200      	movs	r2, #0
 800284e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2254      	movs	r2, #84	@ 0x54
 8002854:	2100      	movs	r1, #0
 8002856:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	0018      	movs	r0, r3
 800285e:	f7ff ff49 	bl	80026f4 <LL_ADC_IsInternalRegulatorEnabled>
 8002862:	1e03      	subs	r3, r0, #0
 8002864:	d115      	bne.n	8002892 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	0018      	movs	r0, r3
 800286c:	f7ff ff2e 	bl	80026cc <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002870:	4bb4      	ldr	r3, [pc, #720]	@ (8002b44 <HAL_ADC_Init+0x330>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	49b4      	ldr	r1, [pc, #720]	@ (8002b48 <HAL_ADC_Init+0x334>)
 8002876:	0018      	movs	r0, r3
 8002878:	f7fd fc46 	bl	8000108 <__udivsi3>
 800287c:	0003      	movs	r3, r0
 800287e:	3301      	adds	r3, #1
 8002880:	005b      	lsls	r3, r3, #1
 8002882:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002884:	e002      	b.n	800288c <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	3b01      	subs	r3, #1
 800288a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d1f9      	bne.n	8002886 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	0018      	movs	r0, r3
 8002898:	f7ff ff2c 	bl	80026f4 <LL_ADC_IsInternalRegulatorEnabled>
 800289c:	1e03      	subs	r3, r0, #0
 800289e:	d10f      	bne.n	80028c0 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028a4:	2210      	movs	r2, #16
 80028a6:	431a      	orrs	r2, r3
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028b0:	2201      	movs	r2, #1
 80028b2:	431a      	orrs	r2, r3
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80028b8:	231f      	movs	r3, #31
 80028ba:	18fb      	adds	r3, r7, r3
 80028bc:	2201      	movs	r2, #1
 80028be:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	0018      	movs	r0, r3
 80028c6:	f7ff ff93 	bl	80027f0 <LL_ADC_REG_IsConversionOngoing>
 80028ca:	0003      	movs	r3, r0
 80028cc:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028d2:	2210      	movs	r2, #16
 80028d4:	4013      	ands	r3, r2
 80028d6:	d000      	beq.n	80028da <HAL_ADC_Init+0xc6>
 80028d8:	e122      	b.n	8002b20 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d000      	beq.n	80028e2 <HAL_ADC_Init+0xce>
 80028e0:	e11e      	b.n	8002b20 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028e6:	4a99      	ldr	r2, [pc, #612]	@ (8002b4c <HAL_ADC_Init+0x338>)
 80028e8:	4013      	ands	r3, r2
 80028ea:	2202      	movs	r2, #2
 80028ec:	431a      	orrs	r2, r3
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	0018      	movs	r0, r3
 80028f8:	f7ff ff34 	bl	8002764 <LL_ADC_IsEnabled>
 80028fc:	1e03      	subs	r3, r0, #0
 80028fe:	d000      	beq.n	8002902 <HAL_ADC_Init+0xee>
 8002900:	e0ad      	b.n	8002a5e <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	7e1b      	ldrb	r3, [r3, #24]
 800290a:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800290c:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	7e5b      	ldrb	r3, [r3, #25]
 8002912:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002914:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	7e9b      	ldrb	r3, [r3, #26]
 800291a:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800291c:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002922:	2b00      	cmp	r3, #0
 8002924:	d002      	beq.n	800292c <HAL_ADC_Init+0x118>
 8002926:	2380      	movs	r3, #128	@ 0x80
 8002928:	015b      	lsls	r3, r3, #5
 800292a:	e000      	b.n	800292e <HAL_ADC_Init+0x11a>
 800292c:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800292e:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8002934:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	691b      	ldr	r3, [r3, #16]
 800293a:	2b00      	cmp	r3, #0
 800293c:	da04      	bge.n	8002948 <HAL_ADC_Init+0x134>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	691b      	ldr	r3, [r3, #16]
 8002942:	005b      	lsls	r3, r3, #1
 8002944:	085b      	lsrs	r3, r3, #1
 8002946:	e001      	b.n	800294c <HAL_ADC_Init+0x138>
 8002948:	2380      	movs	r3, #128	@ 0x80
 800294a:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 800294c:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	212c      	movs	r1, #44	@ 0x2c
 8002952:	5c5b      	ldrb	r3, [r3, r1]
 8002954:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002956:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8002958:	69ba      	ldr	r2, [r7, #24]
 800295a:	4313      	orrs	r3, r2
 800295c:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2220      	movs	r2, #32
 8002962:	5c9b      	ldrb	r3, [r3, r2]
 8002964:	2b01      	cmp	r3, #1
 8002966:	d115      	bne.n	8002994 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	7e9b      	ldrb	r3, [r3, #26]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d105      	bne.n	800297c <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8002970:	69bb      	ldr	r3, [r7, #24]
 8002972:	2280      	movs	r2, #128	@ 0x80
 8002974:	0252      	lsls	r2, r2, #9
 8002976:	4313      	orrs	r3, r2
 8002978:	61bb      	str	r3, [r7, #24]
 800297a:	e00b      	b.n	8002994 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002980:	2220      	movs	r2, #32
 8002982:	431a      	orrs	r2, r3
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800298c:	2201      	movs	r2, #1
 800298e:	431a      	orrs	r2, r3
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002998:	2b00      	cmp	r3, #0
 800299a:	d00a      	beq.n	80029b2 <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80029a0:	23e0      	movs	r3, #224	@ 0xe0
 80029a2:	005b      	lsls	r3, r3, #1
 80029a4:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80029aa:	4313      	orrs	r3, r2
 80029ac:	69ba      	ldr	r2, [r7, #24]
 80029ae:	4313      	orrs	r3, r2
 80029b0:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	68db      	ldr	r3, [r3, #12]
 80029b8:	4a65      	ldr	r2, [pc, #404]	@ (8002b50 <HAL_ADC_Init+0x33c>)
 80029ba:	4013      	ands	r3, r2
 80029bc:	0019      	movs	r1, r3
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	69ba      	ldr	r2, [r7, #24]
 80029c4:	430a      	orrs	r2, r1
 80029c6:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	0f9b      	lsrs	r3, r3, #30
 80029ce:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80029d4:	4313      	orrs	r3, r2
 80029d6:	697a      	ldr	r2, [r7, #20]
 80029d8:	4313      	orrs	r3, r2
 80029da:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	223c      	movs	r2, #60	@ 0x3c
 80029e0:	5c9b      	ldrb	r3, [r3, r2]
 80029e2:	2b01      	cmp	r3, #1
 80029e4:	d111      	bne.n	8002a0a <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	0f9b      	lsrs	r3, r3, #30
 80029ec:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80029f2:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 80029f8:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 80029fe:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8002a00:	697b      	ldr	r3, [r7, #20]
 8002a02:	4313      	orrs	r3, r2
 8002a04:	2201      	movs	r2, #1
 8002a06:	4313      	orrs	r3, r2
 8002a08:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	691b      	ldr	r3, [r3, #16]
 8002a10:	4a50      	ldr	r2, [pc, #320]	@ (8002b54 <HAL_ADC_Init+0x340>)
 8002a12:	4013      	ands	r3, r2
 8002a14:	0019      	movs	r1, r3
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	697a      	ldr	r2, [r7, #20]
 8002a1c:	430a      	orrs	r2, r1
 8002a1e:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	685a      	ldr	r2, [r3, #4]
 8002a24:	23c0      	movs	r3, #192	@ 0xc0
 8002a26:	061b      	lsls	r3, r3, #24
 8002a28:	429a      	cmp	r2, r3
 8002a2a:	d018      	beq.n	8002a5e <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002a30:	2380      	movs	r3, #128	@ 0x80
 8002a32:	05db      	lsls	r3, r3, #23
 8002a34:	429a      	cmp	r2, r3
 8002a36:	d012      	beq.n	8002a5e <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002a3c:	2380      	movs	r3, #128	@ 0x80
 8002a3e:	061b      	lsls	r3, r3, #24
 8002a40:	429a      	cmp	r2, r3
 8002a42:	d00c      	beq.n	8002a5e <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8002a44:	4b44      	ldr	r3, [pc, #272]	@ (8002b58 <HAL_ADC_Init+0x344>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4a44      	ldr	r2, [pc, #272]	@ (8002b5c <HAL_ADC_Init+0x348>)
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	0019      	movs	r1, r3
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	685a      	ldr	r2, [r3, #4]
 8002a52:	23f0      	movs	r3, #240	@ 0xf0
 8002a54:	039b      	lsls	r3, r3, #14
 8002a56:	401a      	ands	r2, r3
 8002a58:	4b3f      	ldr	r3, [pc, #252]	@ (8002b58 <HAL_ADC_Init+0x344>)
 8002a5a:	430a      	orrs	r2, r1
 8002a5c:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6818      	ldr	r0, [r3, #0]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a66:	001a      	movs	r2, r3
 8002a68:	2100      	movs	r1, #0
 8002a6a:	f7ff fd8a 	bl	8002582 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6818      	ldr	r0, [r3, #0]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a76:	493a      	ldr	r1, [pc, #232]	@ (8002b60 <HAL_ADC_Init+0x34c>)
 8002a78:	001a      	movs	r2, r3
 8002a7a:	f7ff fd82 	bl	8002582 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	691b      	ldr	r3, [r3, #16]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d109      	bne.n	8002a9a <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	2110      	movs	r1, #16
 8002a92:	4249      	negs	r1, r1
 8002a94:	430a      	orrs	r2, r1
 8002a96:	629a      	str	r2, [r3, #40]	@ 0x28
 8002a98:	e018      	b.n	8002acc <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	691a      	ldr	r2, [r3, #16]
 8002a9e:	2380      	movs	r3, #128	@ 0x80
 8002aa0:	039b      	lsls	r3, r3, #14
 8002aa2:	429a      	cmp	r2, r3
 8002aa4:	d112      	bne.n	8002acc <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	69db      	ldr	r3, [r3, #28]
 8002ab0:	3b01      	subs	r3, #1
 8002ab2:	009b      	lsls	r3, r3, #2
 8002ab4:	221c      	movs	r2, #28
 8002ab6:	4013      	ands	r3, r2
 8002ab8:	2210      	movs	r2, #16
 8002aba:	4252      	negs	r2, r2
 8002abc:	409a      	lsls	r2, r3
 8002abe:	0011      	movs	r1, r2
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	430a      	orrs	r2, r1
 8002aca:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	2100      	movs	r1, #0
 8002ad2:	0018      	movs	r0, r3
 8002ad4:	f7ff fd72 	bl	80025bc <LL_ADC_GetSamplingTimeCommonChannels>
 8002ad8:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002ade:	429a      	cmp	r2, r3
 8002ae0:	d10b      	bne.n	8002afa <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002aec:	2203      	movs	r2, #3
 8002aee:	4393      	bics	r3, r2
 8002af0:	2201      	movs	r2, #1
 8002af2:	431a      	orrs	r2, r3
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002af8:	e01c      	b.n	8002b34 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002afe:	2212      	movs	r2, #18
 8002b00:	4393      	bics	r3, r2
 8002b02:	2210      	movs	r2, #16
 8002b04:	431a      	orrs	r2, r3
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b0e:	2201      	movs	r2, #1
 8002b10:	431a      	orrs	r2, r3
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8002b16:	231f      	movs	r3, #31
 8002b18:	18fb      	adds	r3, r7, r3
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002b1e:	e009      	b.n	8002b34 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b24:	2210      	movs	r2, #16
 8002b26:	431a      	orrs	r2, r3
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002b2c:	231f      	movs	r3, #31
 8002b2e:	18fb      	adds	r3, r7, r3
 8002b30:	2201      	movs	r2, #1
 8002b32:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8002b34:	231f      	movs	r3, #31
 8002b36:	18fb      	adds	r3, r7, r3
 8002b38:	781b      	ldrb	r3, [r3, #0]
}
 8002b3a:	0018      	movs	r0, r3
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	b008      	add	sp, #32
 8002b40:	bd80      	pop	{r7, pc}
 8002b42:	46c0      	nop			@ (mov r8, r8)
 8002b44:	20000000 	.word	0x20000000
 8002b48:	00030d40 	.word	0x00030d40
 8002b4c:	fffffefd 	.word	0xfffffefd
 8002b50:	ffde0201 	.word	0xffde0201
 8002b54:	1ffffc02 	.word	0x1ffffc02
 8002b58:	40012708 	.word	0x40012708
 8002b5c:	ffc3ffff 	.word	0xffc3ffff
 8002b60:	07ffff04 	.word	0x07ffff04

08002b64 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002b64:	b5b0      	push	{r4, r5, r7, lr}
 8002b66:	b084      	sub	sp, #16
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	0018      	movs	r0, r3
 8002b72:	f7ff fe3d 	bl	80027f0 <LL_ADC_REG_IsConversionOngoing>
 8002b76:	1e03      	subs	r3, r0, #0
 8002b78:	d135      	bne.n	8002be6 <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2254      	movs	r2, #84	@ 0x54
 8002b7e:	5c9b      	ldrb	r3, [r3, r2]
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	d101      	bne.n	8002b88 <HAL_ADC_Start+0x24>
 8002b84:	2302      	movs	r3, #2
 8002b86:	e035      	b.n	8002bf4 <HAL_ADC_Start+0x90>
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2254      	movs	r2, #84	@ 0x54
 8002b8c:	2101      	movs	r1, #1
 8002b8e:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002b90:	250f      	movs	r5, #15
 8002b92:	197c      	adds	r4, r7, r5
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	0018      	movs	r0, r3
 8002b98:	f000 fb28 	bl	80031ec <ADC_Enable>
 8002b9c:	0003      	movs	r3, r0
 8002b9e:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002ba0:	197b      	adds	r3, r7, r5
 8002ba2:	781b      	ldrb	r3, [r3, #0]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d119      	bne.n	8002bdc <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bac:	4a13      	ldr	r2, [pc, #76]	@ (8002bfc <HAL_ADC_Start+0x98>)
 8002bae:	4013      	ands	r3, r2
 8002bb0:	2280      	movs	r2, #128	@ 0x80
 8002bb2:	0052      	lsls	r2, r2, #1
 8002bb4:	431a      	orrs	r2, r3
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	221c      	movs	r2, #28
 8002bc6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2254      	movs	r2, #84	@ 0x54
 8002bcc:	2100      	movs	r1, #0
 8002bce:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	0018      	movs	r0, r3
 8002bd6:	f7ff fde7 	bl	80027a8 <LL_ADC_REG_StartConversion>
 8002bda:	e008      	b.n	8002bee <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2254      	movs	r2, #84	@ 0x54
 8002be0:	2100      	movs	r1, #0
 8002be2:	5499      	strb	r1, [r3, r2]
 8002be4:	e003      	b.n	8002bee <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002be6:	230f      	movs	r3, #15
 8002be8:	18fb      	adds	r3, r7, r3
 8002bea:	2202      	movs	r2, #2
 8002bec:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8002bee:	230f      	movs	r3, #15
 8002bf0:	18fb      	adds	r3, r7, r3
 8002bf2:	781b      	ldrb	r3, [r3, #0]
}
 8002bf4:	0018      	movs	r0, r3
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	b004      	add	sp, #16
 8002bfa:	bdb0      	pop	{r4, r5, r7, pc}
 8002bfc:	fffff0fe 	.word	0xfffff0fe

08002c00 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002c00:	b5b0      	push	{r4, r5, r7, lr}
 8002c02:	b084      	sub	sp, #16
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2254      	movs	r2, #84	@ 0x54
 8002c0c:	5c9b      	ldrb	r3, [r3, r2]
 8002c0e:	2b01      	cmp	r3, #1
 8002c10:	d101      	bne.n	8002c16 <HAL_ADC_Stop+0x16>
 8002c12:	2302      	movs	r3, #2
 8002c14:	e029      	b.n	8002c6a <HAL_ADC_Stop+0x6a>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2254      	movs	r2, #84	@ 0x54
 8002c1a:	2101      	movs	r1, #1
 8002c1c:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8002c1e:	250f      	movs	r5, #15
 8002c20:	197c      	adds	r4, r7, r5
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	0018      	movs	r0, r3
 8002c26:	f000 fa9f 	bl	8003168 <ADC_ConversionStop>
 8002c2a:	0003      	movs	r3, r0
 8002c2c:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002c2e:	197b      	adds	r3, r7, r5
 8002c30:	781b      	ldrb	r3, [r3, #0]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d112      	bne.n	8002c5c <HAL_ADC_Stop+0x5c>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002c36:	197c      	adds	r4, r7, r5
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	0018      	movs	r0, r3
 8002c3c:	f000 fb5c 	bl	80032f8 <ADC_Disable>
 8002c40:	0003      	movs	r3, r0
 8002c42:	7023      	strb	r3, [r4, #0]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002c44:	197b      	adds	r3, r7, r5
 8002c46:	781b      	ldrb	r3, [r3, #0]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d107      	bne.n	8002c5c <HAL_ADC_Stop+0x5c>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c50:	4a08      	ldr	r2, [pc, #32]	@ (8002c74 <HAL_ADC_Stop+0x74>)
 8002c52:	4013      	ands	r3, r2
 8002c54:	2201      	movs	r2, #1
 8002c56:	431a      	orrs	r2, r3
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2254      	movs	r2, #84	@ 0x54
 8002c60:	2100      	movs	r1, #0
 8002c62:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8002c64:	230f      	movs	r3, #15
 8002c66:	18fb      	adds	r3, r7, r3
 8002c68:	781b      	ldrb	r3, [r3, #0]
}
 8002c6a:	0018      	movs	r0, r3
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	b004      	add	sp, #16
 8002c70:	bdb0      	pop	{r4, r5, r7, pc}
 8002c72:	46c0      	nop			@ (mov r8, r8)
 8002c74:	fffffefe 	.word	0xfffffefe

08002c78 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b084      	sub	sp, #16
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
 8002c80:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	695b      	ldr	r3, [r3, #20]
 8002c86:	2b08      	cmp	r3, #8
 8002c88:	d102      	bne.n	8002c90 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 8002c8a:	2308      	movs	r3, #8
 8002c8c:	60fb      	str	r3, [r7, #12]
 8002c8e:	e00f      	b.n	8002cb0 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	68db      	ldr	r3, [r3, #12]
 8002c96:	2201      	movs	r2, #1
 8002c98:	4013      	ands	r3, r2
 8002c9a:	d007      	beq.n	8002cac <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ca0:	2220      	movs	r2, #32
 8002ca2:	431a      	orrs	r2, r3
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	e072      	b.n	8002d92 <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8002cac:	2304      	movs	r3, #4
 8002cae:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002cb0:	f7ff fc18 	bl	80024e4 <HAL_GetTick>
 8002cb4:	0003      	movs	r3, r0
 8002cb6:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8002cb8:	e01f      	b.n	8002cfa <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	3301      	adds	r3, #1
 8002cbe:	d01c      	beq.n	8002cfa <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002cc0:	f7ff fc10 	bl	80024e4 <HAL_GetTick>
 8002cc4:	0002      	movs	r2, r0
 8002cc6:	68bb      	ldr	r3, [r7, #8]
 8002cc8:	1ad3      	subs	r3, r2, r3
 8002cca:	683a      	ldr	r2, [r7, #0]
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d302      	bcc.n	8002cd6 <HAL_ADC_PollForConversion+0x5e>
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d111      	bne.n	8002cfa <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	68fa      	ldr	r2, [r7, #12]
 8002cde:	4013      	ands	r3, r2
 8002ce0:	d10b      	bne.n	8002cfa <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ce6:	2204      	movs	r2, #4
 8002ce8:	431a      	orrs	r2, r3
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2254      	movs	r2, #84	@ 0x54
 8002cf2:	2100      	movs	r1, #0
 8002cf4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002cf6:	2303      	movs	r3, #3
 8002cf8:	e04b      	b.n	8002d92 <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	68fa      	ldr	r2, [r7, #12]
 8002d02:	4013      	ands	r3, r2
 8002d04:	d0d9      	beq.n	8002cba <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d0a:	2280      	movs	r2, #128	@ 0x80
 8002d0c:	0092      	lsls	r2, r2, #2
 8002d0e:	431a      	orrs	r2, r3
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	0018      	movs	r0, r3
 8002d1a:	f7ff fc66 	bl	80025ea <LL_ADC_REG_IsTriggerSourceSWStart>
 8002d1e:	1e03      	subs	r3, r0, #0
 8002d20:	d02e      	beq.n	8002d80 <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	7e9b      	ldrb	r3, [r3, #26]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d12a      	bne.n	8002d80 <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	2208      	movs	r2, #8
 8002d32:	4013      	ands	r3, r2
 8002d34:	2b08      	cmp	r3, #8
 8002d36:	d123      	bne.n	8002d80 <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	0018      	movs	r0, r3
 8002d3e:	f7ff fd57 	bl	80027f0 <LL_ADC_REG_IsConversionOngoing>
 8002d42:	1e03      	subs	r3, r0, #0
 8002d44:	d110      	bne.n	8002d68 <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	685a      	ldr	r2, [r3, #4]
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	210c      	movs	r1, #12
 8002d52:	438a      	bics	r2, r1
 8002d54:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d5a:	4a10      	ldr	r2, [pc, #64]	@ (8002d9c <HAL_ADC_PollForConversion+0x124>)
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	2201      	movs	r2, #1
 8002d60:	431a      	orrs	r2, r3
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	659a      	str	r2, [r3, #88]	@ 0x58
 8002d66:	e00b      	b.n	8002d80 <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d6c:	2220      	movs	r2, #32
 8002d6e:	431a      	orrs	r2, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d78:	2201      	movs	r2, #1
 8002d7a:	431a      	orrs	r2, r3
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	7e1b      	ldrb	r3, [r3, #24]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d103      	bne.n	8002d90 <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	220c      	movs	r2, #12
 8002d8e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002d90:	2300      	movs	r3, #0
}
 8002d92:	0018      	movs	r0, r3
 8002d94:	46bd      	mov	sp, r7
 8002d96:	b004      	add	sp, #16
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	46c0      	nop			@ (mov r8, r8)
 8002d9c:	fffffefe 	.word	0xfffffefe

08002da0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b082      	sub	sp, #8
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002dae:	0018      	movs	r0, r3
 8002db0:	46bd      	mov	sp, r7
 8002db2:	b002      	add	sp, #8
 8002db4:	bd80      	pop	{r7, pc}
	...

08002db8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b086      	sub	sp, #24
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
 8002dc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002dc2:	2317      	movs	r3, #23
 8002dc4:	18fb      	adds	r3, r7, r3
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2254      	movs	r2, #84	@ 0x54
 8002dd2:	5c9b      	ldrb	r3, [r3, r2]
 8002dd4:	2b01      	cmp	r3, #1
 8002dd6:	d101      	bne.n	8002ddc <HAL_ADC_ConfigChannel+0x24>
 8002dd8:	2302      	movs	r3, #2
 8002dda:	e1c0      	b.n	800315e <HAL_ADC_ConfigChannel+0x3a6>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2254      	movs	r2, #84	@ 0x54
 8002de0:	2101      	movs	r1, #1
 8002de2:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	0018      	movs	r0, r3
 8002dea:	f7ff fd01 	bl	80027f0 <LL_ADC_REG_IsConversionOngoing>
 8002dee:	1e03      	subs	r3, r0, #0
 8002df0:	d000      	beq.n	8002df4 <HAL_ADC_ConfigChannel+0x3c>
 8002df2:	e1a3      	b.n	800313c <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	2b02      	cmp	r3, #2
 8002dfa:	d100      	bne.n	8002dfe <HAL_ADC_ConfigChannel+0x46>
 8002dfc:	e143      	b.n	8003086 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	691a      	ldr	r2, [r3, #16]
 8002e02:	2380      	movs	r3, #128	@ 0x80
 8002e04:	061b      	lsls	r3, r3, #24
 8002e06:	429a      	cmp	r2, r3
 8002e08:	d004      	beq.n	8002e14 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002e0e:	4ac1      	ldr	r2, [pc, #772]	@ (8003114 <HAL_ADC_ConfigChannel+0x35c>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d108      	bne.n	8002e26 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	0019      	movs	r1, r3
 8002e1e:	0010      	movs	r0, r2
 8002e20:	f7ff fc14 	bl	800264c <LL_ADC_REG_SetSequencerChAdd>
 8002e24:	e0c9      	b.n	8002fba <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	211f      	movs	r1, #31
 8002e30:	400b      	ands	r3, r1
 8002e32:	210f      	movs	r1, #15
 8002e34:	4099      	lsls	r1, r3
 8002e36:	000b      	movs	r3, r1
 8002e38:	43db      	mvns	r3, r3
 8002e3a:	4013      	ands	r3, r2
 8002e3c:	0019      	movs	r1, r3
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	035b      	lsls	r3, r3, #13
 8002e44:	0b5b      	lsrs	r3, r3, #13
 8002e46:	d105      	bne.n	8002e54 <HAL_ADC_ConfigChannel+0x9c>
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	0e9b      	lsrs	r3, r3, #26
 8002e4e:	221f      	movs	r2, #31
 8002e50:	4013      	ands	r3, r2
 8002e52:	e098      	b.n	8002f86 <HAL_ADC_ConfigChannel+0x1ce>
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	2201      	movs	r2, #1
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	d000      	beq.n	8002e60 <HAL_ADC_ConfigChannel+0xa8>
 8002e5e:	e091      	b.n	8002f84 <HAL_ADC_ConfigChannel+0x1cc>
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	2202      	movs	r2, #2
 8002e66:	4013      	ands	r3, r2
 8002e68:	d000      	beq.n	8002e6c <HAL_ADC_ConfigChannel+0xb4>
 8002e6a:	e089      	b.n	8002f80 <HAL_ADC_ConfigChannel+0x1c8>
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	2204      	movs	r2, #4
 8002e72:	4013      	ands	r3, r2
 8002e74:	d000      	beq.n	8002e78 <HAL_ADC_ConfigChannel+0xc0>
 8002e76:	e081      	b.n	8002f7c <HAL_ADC_ConfigChannel+0x1c4>
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	2208      	movs	r2, #8
 8002e7e:	4013      	ands	r3, r2
 8002e80:	d000      	beq.n	8002e84 <HAL_ADC_ConfigChannel+0xcc>
 8002e82:	e079      	b.n	8002f78 <HAL_ADC_ConfigChannel+0x1c0>
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	2210      	movs	r2, #16
 8002e8a:	4013      	ands	r3, r2
 8002e8c:	d000      	beq.n	8002e90 <HAL_ADC_ConfigChannel+0xd8>
 8002e8e:	e071      	b.n	8002f74 <HAL_ADC_ConfigChannel+0x1bc>
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	2220      	movs	r2, #32
 8002e96:	4013      	ands	r3, r2
 8002e98:	d000      	beq.n	8002e9c <HAL_ADC_ConfigChannel+0xe4>
 8002e9a:	e069      	b.n	8002f70 <HAL_ADC_ConfigChannel+0x1b8>
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	2240      	movs	r2, #64	@ 0x40
 8002ea2:	4013      	ands	r3, r2
 8002ea4:	d000      	beq.n	8002ea8 <HAL_ADC_ConfigChannel+0xf0>
 8002ea6:	e061      	b.n	8002f6c <HAL_ADC_ConfigChannel+0x1b4>
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	2280      	movs	r2, #128	@ 0x80
 8002eae:	4013      	ands	r3, r2
 8002eb0:	d000      	beq.n	8002eb4 <HAL_ADC_ConfigChannel+0xfc>
 8002eb2:	e059      	b.n	8002f68 <HAL_ADC_ConfigChannel+0x1b0>
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	681a      	ldr	r2, [r3, #0]
 8002eb8:	2380      	movs	r3, #128	@ 0x80
 8002eba:	005b      	lsls	r3, r3, #1
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	d151      	bne.n	8002f64 <HAL_ADC_ConfigChannel+0x1ac>
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	681a      	ldr	r2, [r3, #0]
 8002ec4:	2380      	movs	r3, #128	@ 0x80
 8002ec6:	009b      	lsls	r3, r3, #2
 8002ec8:	4013      	ands	r3, r2
 8002eca:	d149      	bne.n	8002f60 <HAL_ADC_ConfigChannel+0x1a8>
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	2380      	movs	r3, #128	@ 0x80
 8002ed2:	00db      	lsls	r3, r3, #3
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	d141      	bne.n	8002f5c <HAL_ADC_ConfigChannel+0x1a4>
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	681a      	ldr	r2, [r3, #0]
 8002edc:	2380      	movs	r3, #128	@ 0x80
 8002ede:	011b      	lsls	r3, r3, #4
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	d139      	bne.n	8002f58 <HAL_ADC_ConfigChannel+0x1a0>
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	2380      	movs	r3, #128	@ 0x80
 8002eea:	015b      	lsls	r3, r3, #5
 8002eec:	4013      	ands	r3, r2
 8002eee:	d131      	bne.n	8002f54 <HAL_ADC_ConfigChannel+0x19c>
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	681a      	ldr	r2, [r3, #0]
 8002ef4:	2380      	movs	r3, #128	@ 0x80
 8002ef6:	019b      	lsls	r3, r3, #6
 8002ef8:	4013      	ands	r3, r2
 8002efa:	d129      	bne.n	8002f50 <HAL_ADC_ConfigChannel+0x198>
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	681a      	ldr	r2, [r3, #0]
 8002f00:	2380      	movs	r3, #128	@ 0x80
 8002f02:	01db      	lsls	r3, r3, #7
 8002f04:	4013      	ands	r3, r2
 8002f06:	d121      	bne.n	8002f4c <HAL_ADC_ConfigChannel+0x194>
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	681a      	ldr	r2, [r3, #0]
 8002f0c:	2380      	movs	r3, #128	@ 0x80
 8002f0e:	021b      	lsls	r3, r3, #8
 8002f10:	4013      	ands	r3, r2
 8002f12:	d119      	bne.n	8002f48 <HAL_ADC_ConfigChannel+0x190>
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	681a      	ldr	r2, [r3, #0]
 8002f18:	2380      	movs	r3, #128	@ 0x80
 8002f1a:	025b      	lsls	r3, r3, #9
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	d111      	bne.n	8002f44 <HAL_ADC_ConfigChannel+0x18c>
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	2380      	movs	r3, #128	@ 0x80
 8002f26:	029b      	lsls	r3, r3, #10
 8002f28:	4013      	ands	r3, r2
 8002f2a:	d109      	bne.n	8002f40 <HAL_ADC_ConfigChannel+0x188>
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	681a      	ldr	r2, [r3, #0]
 8002f30:	2380      	movs	r3, #128	@ 0x80
 8002f32:	02db      	lsls	r3, r3, #11
 8002f34:	4013      	ands	r3, r2
 8002f36:	d001      	beq.n	8002f3c <HAL_ADC_ConfigChannel+0x184>
 8002f38:	2312      	movs	r3, #18
 8002f3a:	e024      	b.n	8002f86 <HAL_ADC_ConfigChannel+0x1ce>
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	e022      	b.n	8002f86 <HAL_ADC_ConfigChannel+0x1ce>
 8002f40:	2311      	movs	r3, #17
 8002f42:	e020      	b.n	8002f86 <HAL_ADC_ConfigChannel+0x1ce>
 8002f44:	2310      	movs	r3, #16
 8002f46:	e01e      	b.n	8002f86 <HAL_ADC_ConfigChannel+0x1ce>
 8002f48:	230f      	movs	r3, #15
 8002f4a:	e01c      	b.n	8002f86 <HAL_ADC_ConfigChannel+0x1ce>
 8002f4c:	230e      	movs	r3, #14
 8002f4e:	e01a      	b.n	8002f86 <HAL_ADC_ConfigChannel+0x1ce>
 8002f50:	230d      	movs	r3, #13
 8002f52:	e018      	b.n	8002f86 <HAL_ADC_ConfigChannel+0x1ce>
 8002f54:	230c      	movs	r3, #12
 8002f56:	e016      	b.n	8002f86 <HAL_ADC_ConfigChannel+0x1ce>
 8002f58:	230b      	movs	r3, #11
 8002f5a:	e014      	b.n	8002f86 <HAL_ADC_ConfigChannel+0x1ce>
 8002f5c:	230a      	movs	r3, #10
 8002f5e:	e012      	b.n	8002f86 <HAL_ADC_ConfigChannel+0x1ce>
 8002f60:	2309      	movs	r3, #9
 8002f62:	e010      	b.n	8002f86 <HAL_ADC_ConfigChannel+0x1ce>
 8002f64:	2308      	movs	r3, #8
 8002f66:	e00e      	b.n	8002f86 <HAL_ADC_ConfigChannel+0x1ce>
 8002f68:	2307      	movs	r3, #7
 8002f6a:	e00c      	b.n	8002f86 <HAL_ADC_ConfigChannel+0x1ce>
 8002f6c:	2306      	movs	r3, #6
 8002f6e:	e00a      	b.n	8002f86 <HAL_ADC_ConfigChannel+0x1ce>
 8002f70:	2305      	movs	r3, #5
 8002f72:	e008      	b.n	8002f86 <HAL_ADC_ConfigChannel+0x1ce>
 8002f74:	2304      	movs	r3, #4
 8002f76:	e006      	b.n	8002f86 <HAL_ADC_ConfigChannel+0x1ce>
 8002f78:	2303      	movs	r3, #3
 8002f7a:	e004      	b.n	8002f86 <HAL_ADC_ConfigChannel+0x1ce>
 8002f7c:	2302      	movs	r3, #2
 8002f7e:	e002      	b.n	8002f86 <HAL_ADC_ConfigChannel+0x1ce>
 8002f80:	2301      	movs	r3, #1
 8002f82:	e000      	b.n	8002f86 <HAL_ADC_ConfigChannel+0x1ce>
 8002f84:	2300      	movs	r3, #0
 8002f86:	683a      	ldr	r2, [r7, #0]
 8002f88:	6852      	ldr	r2, [r2, #4]
 8002f8a:	201f      	movs	r0, #31
 8002f8c:	4002      	ands	r2, r0
 8002f8e:	4093      	lsls	r3, r2
 8002f90:	000a      	movs	r2, r1
 8002f92:	431a      	orrs	r2, r3
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	089b      	lsrs	r3, r3, #2
 8002f9e:	1c5a      	adds	r2, r3, #1
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	69db      	ldr	r3, [r3, #28]
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	d808      	bhi.n	8002fba <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6818      	ldr	r0, [r3, #0]
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	6859      	ldr	r1, [r3, #4]
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	001a      	movs	r2, r3
 8002fb6:	f7ff fb29 	bl	800260c <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6818      	ldr	r0, [r3, #0]
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	6819      	ldr	r1, [r3, #0]
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	689b      	ldr	r3, [r3, #8]
 8002fc6:	001a      	movs	r2, r3
 8002fc8:	f7ff fb64 	bl	8002694 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	db00      	blt.n	8002fd6 <HAL_ADC_ConfigChannel+0x21e>
 8002fd4:	e0bc      	b.n	8003150 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002fd6:	4b50      	ldr	r3, [pc, #320]	@ (8003118 <HAL_ADC_ConfigChannel+0x360>)
 8002fd8:	0018      	movs	r0, r3
 8002fda:	f7ff fac5 	bl	8002568 <LL_ADC_GetCommonPathInternalCh>
 8002fde:	0003      	movs	r3, r0
 8002fe0:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4a4d      	ldr	r2, [pc, #308]	@ (800311c <HAL_ADC_ConfigChannel+0x364>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d122      	bne.n	8003032 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002fec:	693a      	ldr	r2, [r7, #16]
 8002fee:	2380      	movs	r3, #128	@ 0x80
 8002ff0:	041b      	lsls	r3, r3, #16
 8002ff2:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002ff4:	d11d      	bne.n	8003032 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	2280      	movs	r2, #128	@ 0x80
 8002ffa:	0412      	lsls	r2, r2, #16
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	4a46      	ldr	r2, [pc, #280]	@ (8003118 <HAL_ADC_ConfigChannel+0x360>)
 8003000:	0019      	movs	r1, r3
 8003002:	0010      	movs	r0, r2
 8003004:	f7ff fa9c 	bl	8002540 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003008:	4b45      	ldr	r3, [pc, #276]	@ (8003120 <HAL_ADC_ConfigChannel+0x368>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4945      	ldr	r1, [pc, #276]	@ (8003124 <HAL_ADC_ConfigChannel+0x36c>)
 800300e:	0018      	movs	r0, r3
 8003010:	f7fd f87a 	bl	8000108 <__udivsi3>
 8003014:	0003      	movs	r3, r0
 8003016:	1c5a      	adds	r2, r3, #1
 8003018:	0013      	movs	r3, r2
 800301a:	005b      	lsls	r3, r3, #1
 800301c:	189b      	adds	r3, r3, r2
 800301e:	009b      	lsls	r3, r3, #2
 8003020:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003022:	e002      	b.n	800302a <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	3b01      	subs	r3, #1
 8003028:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d1f9      	bne.n	8003024 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003030:	e08e      	b.n	8003150 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a3c      	ldr	r2, [pc, #240]	@ (8003128 <HAL_ADC_ConfigChannel+0x370>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d10e      	bne.n	800305a <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800303c:	693a      	ldr	r2, [r7, #16]
 800303e:	2380      	movs	r3, #128	@ 0x80
 8003040:	045b      	lsls	r3, r3, #17
 8003042:	4013      	ands	r3, r2
 8003044:	d109      	bne.n	800305a <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	2280      	movs	r2, #128	@ 0x80
 800304a:	0452      	lsls	r2, r2, #17
 800304c:	4313      	orrs	r3, r2
 800304e:	4a32      	ldr	r2, [pc, #200]	@ (8003118 <HAL_ADC_ConfigChannel+0x360>)
 8003050:	0019      	movs	r1, r3
 8003052:	0010      	movs	r0, r2
 8003054:	f7ff fa74 	bl	8002540 <LL_ADC_SetCommonPathInternalCh>
 8003058:	e07a      	b.n	8003150 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a33      	ldr	r2, [pc, #204]	@ (800312c <HAL_ADC_ConfigChannel+0x374>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d000      	beq.n	8003066 <HAL_ADC_ConfigChannel+0x2ae>
 8003064:	e074      	b.n	8003150 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003066:	693a      	ldr	r2, [r7, #16]
 8003068:	2380      	movs	r3, #128	@ 0x80
 800306a:	03db      	lsls	r3, r3, #15
 800306c:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800306e:	d000      	beq.n	8003072 <HAL_ADC_ConfigChannel+0x2ba>
 8003070:	e06e      	b.n	8003150 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003072:	693b      	ldr	r3, [r7, #16]
 8003074:	2280      	movs	r2, #128	@ 0x80
 8003076:	03d2      	lsls	r2, r2, #15
 8003078:	4313      	orrs	r3, r2
 800307a:	4a27      	ldr	r2, [pc, #156]	@ (8003118 <HAL_ADC_ConfigChannel+0x360>)
 800307c:	0019      	movs	r1, r3
 800307e:	0010      	movs	r0, r2
 8003080:	f7ff fa5e 	bl	8002540 <LL_ADC_SetCommonPathInternalCh>
 8003084:	e064      	b.n	8003150 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	691a      	ldr	r2, [r3, #16]
 800308a:	2380      	movs	r3, #128	@ 0x80
 800308c:	061b      	lsls	r3, r3, #24
 800308e:	429a      	cmp	r2, r3
 8003090:	d004      	beq.n	800309c <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003096:	4a1f      	ldr	r2, [pc, #124]	@ (8003114 <HAL_ADC_ConfigChannel+0x35c>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d107      	bne.n	80030ac <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681a      	ldr	r2, [r3, #0]
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	0019      	movs	r1, r3
 80030a6:	0010      	movs	r0, r2
 80030a8:	f7ff fae1 	bl	800266e <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	da4d      	bge.n	8003150 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80030b4:	4b18      	ldr	r3, [pc, #96]	@ (8003118 <HAL_ADC_ConfigChannel+0x360>)
 80030b6:	0018      	movs	r0, r3
 80030b8:	f7ff fa56 	bl	8002568 <LL_ADC_GetCommonPathInternalCh>
 80030bc:	0003      	movs	r3, r0
 80030be:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a15      	ldr	r2, [pc, #84]	@ (800311c <HAL_ADC_ConfigChannel+0x364>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d108      	bne.n	80030dc <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80030ca:	693b      	ldr	r3, [r7, #16]
 80030cc:	4a18      	ldr	r2, [pc, #96]	@ (8003130 <HAL_ADC_ConfigChannel+0x378>)
 80030ce:	4013      	ands	r3, r2
 80030d0:	4a11      	ldr	r2, [pc, #68]	@ (8003118 <HAL_ADC_ConfigChannel+0x360>)
 80030d2:	0019      	movs	r1, r3
 80030d4:	0010      	movs	r0, r2
 80030d6:	f7ff fa33 	bl	8002540 <LL_ADC_SetCommonPathInternalCh>
 80030da:	e039      	b.n	8003150 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a11      	ldr	r2, [pc, #68]	@ (8003128 <HAL_ADC_ConfigChannel+0x370>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d108      	bne.n	80030f8 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80030e6:	693b      	ldr	r3, [r7, #16]
 80030e8:	4a12      	ldr	r2, [pc, #72]	@ (8003134 <HAL_ADC_ConfigChannel+0x37c>)
 80030ea:	4013      	ands	r3, r2
 80030ec:	4a0a      	ldr	r2, [pc, #40]	@ (8003118 <HAL_ADC_ConfigChannel+0x360>)
 80030ee:	0019      	movs	r1, r3
 80030f0:	0010      	movs	r0, r2
 80030f2:	f7ff fa25 	bl	8002540 <LL_ADC_SetCommonPathInternalCh>
 80030f6:	e02b      	b.n	8003150 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a0b      	ldr	r2, [pc, #44]	@ (800312c <HAL_ADC_ConfigChannel+0x374>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d126      	bne.n	8003150 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003102:	693b      	ldr	r3, [r7, #16]
 8003104:	4a0c      	ldr	r2, [pc, #48]	@ (8003138 <HAL_ADC_ConfigChannel+0x380>)
 8003106:	4013      	ands	r3, r2
 8003108:	4a03      	ldr	r2, [pc, #12]	@ (8003118 <HAL_ADC_ConfigChannel+0x360>)
 800310a:	0019      	movs	r1, r3
 800310c:	0010      	movs	r0, r2
 800310e:	f7ff fa17 	bl	8002540 <LL_ADC_SetCommonPathInternalCh>
 8003112:	e01d      	b.n	8003150 <HAL_ADC_ConfigChannel+0x398>
 8003114:	80000004 	.word	0x80000004
 8003118:	40012708 	.word	0x40012708
 800311c:	b0001000 	.word	0xb0001000
 8003120:	20000000 	.word	0x20000000
 8003124:	00030d40 	.word	0x00030d40
 8003128:	b8004000 	.word	0xb8004000
 800312c:	b4002000 	.word	0xb4002000
 8003130:	ff7fffff 	.word	0xff7fffff
 8003134:	feffffff 	.word	0xfeffffff
 8003138:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003140:	2220      	movs	r2, #32
 8003142:	431a      	orrs	r2, r3
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003148:	2317      	movs	r3, #23
 800314a:	18fb      	adds	r3, r7, r3
 800314c:	2201      	movs	r2, #1
 800314e:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2254      	movs	r2, #84	@ 0x54
 8003154:	2100      	movs	r1, #0
 8003156:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8003158:	2317      	movs	r3, #23
 800315a:	18fb      	adds	r3, r7, r3
 800315c:	781b      	ldrb	r3, [r3, #0]
}
 800315e:	0018      	movs	r0, r3
 8003160:	46bd      	mov	sp, r7
 8003162:	b006      	add	sp, #24
 8003164:	bd80      	pop	{r7, pc}
 8003166:	46c0      	nop			@ (mov r8, r8)

08003168 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b084      	sub	sp, #16
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	0018      	movs	r0, r3
 8003176:	f7ff fb3b 	bl	80027f0 <LL_ADC_REG_IsConversionOngoing>
 800317a:	1e03      	subs	r3, r0, #0
 800317c:	d031      	beq.n	80031e2 <ADC_ConversionStop+0x7a>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	0018      	movs	r0, r3
 8003184:	f7ff faff 	bl	8002786 <LL_ADC_IsDisableOngoing>
 8003188:	1e03      	subs	r3, r0, #0
 800318a:	d104      	bne.n	8003196 <ADC_ConversionStop+0x2e>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	0018      	movs	r0, r3
 8003192:	f7ff fb1b 	bl	80027cc <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003196:	f7ff f9a5 	bl	80024e4 <HAL_GetTick>
 800319a:	0003      	movs	r3, r0
 800319c:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 800319e:	e01a      	b.n	80031d6 <ADC_ConversionStop+0x6e>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80031a0:	f7ff f9a0 	bl	80024e4 <HAL_GetTick>
 80031a4:	0002      	movs	r2, r0
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	1ad3      	subs	r3, r2, r3
 80031aa:	2b02      	cmp	r3, #2
 80031ac:	d913      	bls.n	80031d6 <ADC_ConversionStop+0x6e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	2204      	movs	r2, #4
 80031b6:	4013      	ands	r3, r2
 80031b8:	d00d      	beq.n	80031d6 <ADC_ConversionStop+0x6e>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031be:	2210      	movs	r2, #16
 80031c0:	431a      	orrs	r2, r3
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031ca:	2201      	movs	r2, #1
 80031cc:	431a      	orrs	r2, r3
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	e006      	b.n	80031e4 <ADC_ConversionStop+0x7c>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	689b      	ldr	r3, [r3, #8]
 80031dc:	2204      	movs	r2, #4
 80031de:	4013      	ands	r3, r2
 80031e0:	d1de      	bne.n	80031a0 <ADC_ConversionStop+0x38>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80031e2:	2300      	movs	r3, #0
}
 80031e4:	0018      	movs	r0, r3
 80031e6:	46bd      	mov	sp, r7
 80031e8:	b004      	add	sp, #16
 80031ea:	bd80      	pop	{r7, pc}

080031ec <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b084      	sub	sp, #16
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80031f4:	2300      	movs	r3, #0
 80031f6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	0018      	movs	r0, r3
 80031fe:	f7ff fab1 	bl	8002764 <LL_ADC_IsEnabled>
 8003202:	1e03      	subs	r3, r0, #0
 8003204:	d000      	beq.n	8003208 <ADC_Enable+0x1c>
 8003206:	e069      	b.n	80032dc <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	4a36      	ldr	r2, [pc, #216]	@ (80032e8 <ADC_Enable+0xfc>)
 8003210:	4013      	ands	r3, r2
 8003212:	d00d      	beq.n	8003230 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003218:	2210      	movs	r2, #16
 800321a:	431a      	orrs	r2, r3
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003224:	2201      	movs	r2, #1
 8003226:	431a      	orrs	r2, r3
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800322c:	2301      	movs	r3, #1
 800322e:	e056      	b.n	80032de <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	0018      	movs	r0, r3
 8003236:	f7ff fa71 	bl	800271c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 800323a:	4b2c      	ldr	r3, [pc, #176]	@ (80032ec <ADC_Enable+0x100>)
 800323c:	0018      	movs	r0, r3
 800323e:	f7ff f993 	bl	8002568 <LL_ADC_GetCommonPathInternalCh>
 8003242:	0002      	movs	r2, r0
 8003244:	2380      	movs	r3, #128	@ 0x80
 8003246:	041b      	lsls	r3, r3, #16
 8003248:	4013      	ands	r3, r2
 800324a:	d00f      	beq.n	800326c <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800324c:	4b28      	ldr	r3, [pc, #160]	@ (80032f0 <ADC_Enable+0x104>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4928      	ldr	r1, [pc, #160]	@ (80032f4 <ADC_Enable+0x108>)
 8003252:	0018      	movs	r0, r3
 8003254:	f7fc ff58 	bl	8000108 <__udivsi3>
 8003258:	0003      	movs	r3, r0
 800325a:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 800325c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800325e:	e002      	b.n	8003266 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8003260:	68bb      	ldr	r3, [r7, #8]
 8003262:	3b01      	subs	r3, #1
 8003264:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d1f9      	bne.n	8003260 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	7e5b      	ldrb	r3, [r3, #25]
 8003270:	2b01      	cmp	r3, #1
 8003272:	d033      	beq.n	80032dc <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8003274:	f7ff f936 	bl	80024e4 <HAL_GetTick>
 8003278:	0003      	movs	r3, r0
 800327a:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800327c:	e027      	b.n	80032ce <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	0018      	movs	r0, r3
 8003284:	f7ff fa6e 	bl	8002764 <LL_ADC_IsEnabled>
 8003288:	1e03      	subs	r3, r0, #0
 800328a:	d104      	bne.n	8003296 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	0018      	movs	r0, r3
 8003292:	f7ff fa43 	bl	800271c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003296:	f7ff f925 	bl	80024e4 <HAL_GetTick>
 800329a:	0002      	movs	r2, r0
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	1ad3      	subs	r3, r2, r3
 80032a0:	2b02      	cmp	r3, #2
 80032a2:	d914      	bls.n	80032ce <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	2201      	movs	r2, #1
 80032ac:	4013      	ands	r3, r2
 80032ae:	2b01      	cmp	r3, #1
 80032b0:	d00d      	beq.n	80032ce <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032b6:	2210      	movs	r2, #16
 80032b8:	431a      	orrs	r2, r3
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032c2:	2201      	movs	r2, #1
 80032c4:	431a      	orrs	r2, r3
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e007      	b.n	80032de <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	2201      	movs	r2, #1
 80032d6:	4013      	ands	r3, r2
 80032d8:	2b01      	cmp	r3, #1
 80032da:	d1d0      	bne.n	800327e <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80032dc:	2300      	movs	r3, #0
}
 80032de:	0018      	movs	r0, r3
 80032e0:	46bd      	mov	sp, r7
 80032e2:	b004      	add	sp, #16
 80032e4:	bd80      	pop	{r7, pc}
 80032e6:	46c0      	nop			@ (mov r8, r8)
 80032e8:	80000017 	.word	0x80000017
 80032ec:	40012708 	.word	0x40012708
 80032f0:	20000000 	.word	0x20000000
 80032f4:	00030d40 	.word	0x00030d40

080032f8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b084      	sub	sp, #16
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	0018      	movs	r0, r3
 8003306:	f7ff fa3e 	bl	8002786 <LL_ADC_IsDisableOngoing>
 800330a:	0003      	movs	r3, r0
 800330c:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	0018      	movs	r0, r3
 8003314:	f7ff fa26 	bl	8002764 <LL_ADC_IsEnabled>
 8003318:	1e03      	subs	r3, r0, #0
 800331a:	d046      	beq.n	80033aa <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d143      	bne.n	80033aa <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	689b      	ldr	r3, [r3, #8]
 8003328:	2205      	movs	r2, #5
 800332a:	4013      	ands	r3, r2
 800332c:	2b01      	cmp	r3, #1
 800332e:	d10d      	bne.n	800334c <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	0018      	movs	r0, r3
 8003336:	f7ff fa03 	bl	8002740 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	2203      	movs	r2, #3
 8003340:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003342:	f7ff f8cf 	bl	80024e4 <HAL_GetTick>
 8003346:	0003      	movs	r3, r0
 8003348:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800334a:	e028      	b.n	800339e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003350:	2210      	movs	r2, #16
 8003352:	431a      	orrs	r2, r3
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800335c:	2201      	movs	r2, #1
 800335e:	431a      	orrs	r2, r3
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	e021      	b.n	80033ac <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003368:	f7ff f8bc 	bl	80024e4 <HAL_GetTick>
 800336c:	0002      	movs	r2, r0
 800336e:	68bb      	ldr	r3, [r7, #8]
 8003370:	1ad3      	subs	r3, r2, r3
 8003372:	2b02      	cmp	r3, #2
 8003374:	d913      	bls.n	800339e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	689b      	ldr	r3, [r3, #8]
 800337c:	2201      	movs	r2, #1
 800337e:	4013      	ands	r3, r2
 8003380:	d00d      	beq.n	800339e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003386:	2210      	movs	r2, #16
 8003388:	431a      	orrs	r2, r3
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003392:	2201      	movs	r2, #1
 8003394:	431a      	orrs	r2, r3
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800339a:	2301      	movs	r3, #1
 800339c:	e006      	b.n	80033ac <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	2201      	movs	r2, #1
 80033a6:	4013      	ands	r3, r2
 80033a8:	d1de      	bne.n	8003368 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80033aa:	2300      	movs	r3, #0
}
 80033ac:	0018      	movs	r0, r3
 80033ae:	46bd      	mov	sp, r7
 80033b0:	b004      	add	sp, #16
 80033b2:	bd80      	pop	{r7, pc}

080033b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b082      	sub	sp, #8
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	0002      	movs	r2, r0
 80033bc:	1dfb      	adds	r3, r7, #7
 80033be:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80033c0:	1dfb      	adds	r3, r7, #7
 80033c2:	781b      	ldrb	r3, [r3, #0]
 80033c4:	2b7f      	cmp	r3, #127	@ 0x7f
 80033c6:	d809      	bhi.n	80033dc <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033c8:	1dfb      	adds	r3, r7, #7
 80033ca:	781b      	ldrb	r3, [r3, #0]
 80033cc:	001a      	movs	r2, r3
 80033ce:	231f      	movs	r3, #31
 80033d0:	401a      	ands	r2, r3
 80033d2:	4b04      	ldr	r3, [pc, #16]	@ (80033e4 <__NVIC_EnableIRQ+0x30>)
 80033d4:	2101      	movs	r1, #1
 80033d6:	4091      	lsls	r1, r2
 80033d8:	000a      	movs	r2, r1
 80033da:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80033dc:	46c0      	nop			@ (mov r8, r8)
 80033de:	46bd      	mov	sp, r7
 80033e0:	b002      	add	sp, #8
 80033e2:	bd80      	pop	{r7, pc}
 80033e4:	e000e100 	.word	0xe000e100

080033e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80033e8:	b590      	push	{r4, r7, lr}
 80033ea:	b083      	sub	sp, #12
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	0002      	movs	r2, r0
 80033f0:	6039      	str	r1, [r7, #0]
 80033f2:	1dfb      	adds	r3, r7, #7
 80033f4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80033f6:	1dfb      	adds	r3, r7, #7
 80033f8:	781b      	ldrb	r3, [r3, #0]
 80033fa:	2b7f      	cmp	r3, #127	@ 0x7f
 80033fc:	d828      	bhi.n	8003450 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80033fe:	4a2f      	ldr	r2, [pc, #188]	@ (80034bc <__NVIC_SetPriority+0xd4>)
 8003400:	1dfb      	adds	r3, r7, #7
 8003402:	781b      	ldrb	r3, [r3, #0]
 8003404:	b25b      	sxtb	r3, r3
 8003406:	089b      	lsrs	r3, r3, #2
 8003408:	33c0      	adds	r3, #192	@ 0xc0
 800340a:	009b      	lsls	r3, r3, #2
 800340c:	589b      	ldr	r3, [r3, r2]
 800340e:	1dfa      	adds	r2, r7, #7
 8003410:	7812      	ldrb	r2, [r2, #0]
 8003412:	0011      	movs	r1, r2
 8003414:	2203      	movs	r2, #3
 8003416:	400a      	ands	r2, r1
 8003418:	00d2      	lsls	r2, r2, #3
 800341a:	21ff      	movs	r1, #255	@ 0xff
 800341c:	4091      	lsls	r1, r2
 800341e:	000a      	movs	r2, r1
 8003420:	43d2      	mvns	r2, r2
 8003422:	401a      	ands	r2, r3
 8003424:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	019b      	lsls	r3, r3, #6
 800342a:	22ff      	movs	r2, #255	@ 0xff
 800342c:	401a      	ands	r2, r3
 800342e:	1dfb      	adds	r3, r7, #7
 8003430:	781b      	ldrb	r3, [r3, #0]
 8003432:	0018      	movs	r0, r3
 8003434:	2303      	movs	r3, #3
 8003436:	4003      	ands	r3, r0
 8003438:	00db      	lsls	r3, r3, #3
 800343a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800343c:	481f      	ldr	r0, [pc, #124]	@ (80034bc <__NVIC_SetPriority+0xd4>)
 800343e:	1dfb      	adds	r3, r7, #7
 8003440:	781b      	ldrb	r3, [r3, #0]
 8003442:	b25b      	sxtb	r3, r3
 8003444:	089b      	lsrs	r3, r3, #2
 8003446:	430a      	orrs	r2, r1
 8003448:	33c0      	adds	r3, #192	@ 0xc0
 800344a:	009b      	lsls	r3, r3, #2
 800344c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800344e:	e031      	b.n	80034b4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003450:	4a1b      	ldr	r2, [pc, #108]	@ (80034c0 <__NVIC_SetPriority+0xd8>)
 8003452:	1dfb      	adds	r3, r7, #7
 8003454:	781b      	ldrb	r3, [r3, #0]
 8003456:	0019      	movs	r1, r3
 8003458:	230f      	movs	r3, #15
 800345a:	400b      	ands	r3, r1
 800345c:	3b08      	subs	r3, #8
 800345e:	089b      	lsrs	r3, r3, #2
 8003460:	3306      	adds	r3, #6
 8003462:	009b      	lsls	r3, r3, #2
 8003464:	18d3      	adds	r3, r2, r3
 8003466:	3304      	adds	r3, #4
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	1dfa      	adds	r2, r7, #7
 800346c:	7812      	ldrb	r2, [r2, #0]
 800346e:	0011      	movs	r1, r2
 8003470:	2203      	movs	r2, #3
 8003472:	400a      	ands	r2, r1
 8003474:	00d2      	lsls	r2, r2, #3
 8003476:	21ff      	movs	r1, #255	@ 0xff
 8003478:	4091      	lsls	r1, r2
 800347a:	000a      	movs	r2, r1
 800347c:	43d2      	mvns	r2, r2
 800347e:	401a      	ands	r2, r3
 8003480:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	019b      	lsls	r3, r3, #6
 8003486:	22ff      	movs	r2, #255	@ 0xff
 8003488:	401a      	ands	r2, r3
 800348a:	1dfb      	adds	r3, r7, #7
 800348c:	781b      	ldrb	r3, [r3, #0]
 800348e:	0018      	movs	r0, r3
 8003490:	2303      	movs	r3, #3
 8003492:	4003      	ands	r3, r0
 8003494:	00db      	lsls	r3, r3, #3
 8003496:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003498:	4809      	ldr	r0, [pc, #36]	@ (80034c0 <__NVIC_SetPriority+0xd8>)
 800349a:	1dfb      	adds	r3, r7, #7
 800349c:	781b      	ldrb	r3, [r3, #0]
 800349e:	001c      	movs	r4, r3
 80034a0:	230f      	movs	r3, #15
 80034a2:	4023      	ands	r3, r4
 80034a4:	3b08      	subs	r3, #8
 80034a6:	089b      	lsrs	r3, r3, #2
 80034a8:	430a      	orrs	r2, r1
 80034aa:	3306      	adds	r3, #6
 80034ac:	009b      	lsls	r3, r3, #2
 80034ae:	18c3      	adds	r3, r0, r3
 80034b0:	3304      	adds	r3, #4
 80034b2:	601a      	str	r2, [r3, #0]
}
 80034b4:	46c0      	nop			@ (mov r8, r8)
 80034b6:	46bd      	mov	sp, r7
 80034b8:	b003      	add	sp, #12
 80034ba:	bd90      	pop	{r4, r7, pc}
 80034bc:	e000e100 	.word	0xe000e100
 80034c0:	e000ed00 	.word	0xe000ed00

080034c4 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b084      	sub	sp, #16
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	60b9      	str	r1, [r7, #8]
 80034cc:	607a      	str	r2, [r7, #4]
 80034ce:	210f      	movs	r1, #15
 80034d0:	187b      	adds	r3, r7, r1
 80034d2:	1c02      	adds	r2, r0, #0
 80034d4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80034d6:	68ba      	ldr	r2, [r7, #8]
 80034d8:	187b      	adds	r3, r7, r1
 80034da:	781b      	ldrb	r3, [r3, #0]
 80034dc:	b25b      	sxtb	r3, r3
 80034de:	0011      	movs	r1, r2
 80034e0:	0018      	movs	r0, r3
 80034e2:	f7ff ff81 	bl	80033e8 <__NVIC_SetPriority>
}
 80034e6:	46c0      	nop			@ (mov r8, r8)
 80034e8:	46bd      	mov	sp, r7
 80034ea:	b004      	add	sp, #16
 80034ec:	bd80      	pop	{r7, pc}

080034ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034ee:	b580      	push	{r7, lr}
 80034f0:	b082      	sub	sp, #8
 80034f2:	af00      	add	r7, sp, #0
 80034f4:	0002      	movs	r2, r0
 80034f6:	1dfb      	adds	r3, r7, #7
 80034f8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80034fa:	1dfb      	adds	r3, r7, #7
 80034fc:	781b      	ldrb	r3, [r3, #0]
 80034fe:	b25b      	sxtb	r3, r3
 8003500:	0018      	movs	r0, r3
 8003502:	f7ff ff57 	bl	80033b4 <__NVIC_EnableIRQ>
}
 8003506:	46c0      	nop			@ (mov r8, r8)
 8003508:	46bd      	mov	sp, r7
 800350a:	b002      	add	sp, #8
 800350c:	bd80      	pop	{r7, pc}
	...

08003510 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b082      	sub	sp, #8
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d101      	bne.n	8003522 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800351e:	2301      	movs	r3, #1
 8003520:	e056      	b.n	80035d0 <HAL_CRC_Init+0xc0>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	7f5b      	ldrb	r3, [r3, #29]
 8003526:	b2db      	uxtb	r3, r3
 8003528:	2b00      	cmp	r3, #0
 800352a:	d106      	bne.n	800353a <HAL_CRC_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2200      	movs	r2, #0
 8003530:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	0018      	movs	r0, r3
 8003536:	f7fe fda7 	bl	8002088 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2202      	movs	r2, #2
 800353e:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	791b      	ldrb	r3, [r3, #4]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d10c      	bne.n	8003562 <HAL_CRC_Init+0x52>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a22      	ldr	r2, [pc, #136]	@ (80035d8 <HAL_CRC_Init+0xc8>)
 800354e:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	689a      	ldr	r2, [r3, #8]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	2118      	movs	r1, #24
 800355c:	438a      	bics	r2, r1
 800355e:	609a      	str	r2, [r3, #8]
 8003560:	e00b      	b.n	800357a <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6899      	ldr	r1, [r3, #8]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	68da      	ldr	r2, [r3, #12]
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	0018      	movs	r0, r3
 800356e:	f000 f835 	bl	80035dc <HAL_CRCEx_Polynomial_Set>
 8003572:	1e03      	subs	r3, r0, #0
 8003574:	d001      	beq.n	800357a <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e02a      	b.n	80035d0 <HAL_CRC_Init+0xc0>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	795b      	ldrb	r3, [r3, #5]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d105      	bne.n	800358e <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	2201      	movs	r2, #1
 8003588:	4252      	negs	r2, r2
 800358a:	611a      	str	r2, [r3, #16]
 800358c:	e004      	b.n	8003598 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	687a      	ldr	r2, [r7, #4]
 8003594:	6912      	ldr	r2, [r2, #16]
 8003596:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	689b      	ldr	r3, [r3, #8]
 800359e:	2260      	movs	r2, #96	@ 0x60
 80035a0:	4393      	bics	r3, r2
 80035a2:	0019      	movs	r1, r3
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	695a      	ldr	r2, [r3, #20]
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	430a      	orrs	r2, r1
 80035ae:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	689b      	ldr	r3, [r3, #8]
 80035b6:	2280      	movs	r2, #128	@ 0x80
 80035b8:	4393      	bics	r3, r2
 80035ba:	0019      	movs	r1, r3
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	699a      	ldr	r2, [r3, #24]
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	430a      	orrs	r2, r1
 80035c6:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2201      	movs	r2, #1
 80035cc:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 80035ce:	2300      	movs	r3, #0
}
 80035d0:	0018      	movs	r0, r3
 80035d2:	46bd      	mov	sp, r7
 80035d4:	b002      	add	sp, #8
 80035d6:	bd80      	pop	{r7, pc}
 80035d8:	04c11db7 	.word	0x04c11db7

080035dc <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b086      	sub	sp, #24
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	60f8      	str	r0, [r7, #12]
 80035e4:	60b9      	str	r1, [r7, #8]
 80035e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035e8:	2117      	movs	r1, #23
 80035ea:	187b      	adds	r3, r7, r1
 80035ec:	2200      	movs	r2, #0
 80035ee:	701a      	strb	r2, [r3, #0]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 80035f0:	231f      	movs	r3, #31
 80035f2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	2201      	movs	r2, #1
 80035f8:	4013      	ands	r3, r2
 80035fa:	d103      	bne.n	8003604 <HAL_CRCEx_Polynomial_Set+0x28>
  {
    status =  HAL_ERROR;
 80035fc:	187b      	adds	r3, r7, r1
 80035fe:	2201      	movs	r2, #1
 8003600:	701a      	strb	r2, [r3, #0]
 8003602:	e045      	b.n	8003690 <HAL_CRCEx_Polynomial_Set+0xb4>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8003604:	46c0      	nop			@ (mov r8, r8)
 8003606:	693b      	ldr	r3, [r7, #16]
 8003608:	1e5a      	subs	r2, r3, #1
 800360a:	613a      	str	r2, [r7, #16]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d008      	beq.n	8003622 <HAL_CRCEx_Polynomial_Set+0x46>
 8003610:	693b      	ldr	r3, [r7, #16]
 8003612:	221f      	movs	r2, #31
 8003614:	4013      	ands	r3, r2
 8003616:	68ba      	ldr	r2, [r7, #8]
 8003618:	40da      	lsrs	r2, r3
 800361a:	0013      	movs	r3, r2
 800361c:	2201      	movs	r2, #1
 800361e:	4013      	ands	r3, r2
 8003620:	d0f1      	beq.n	8003606 <HAL_CRCEx_Polynomial_Set+0x2a>
    {
    }

    switch (PolyLength)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2b18      	cmp	r3, #24
 8003626:	d00f      	beq.n	8003648 <HAL_CRCEx_Polynomial_Set+0x6c>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2b18      	cmp	r3, #24
 800362c:	d824      	bhi.n	8003678 <HAL_CRCEx_Polynomial_Set+0x9c>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2b10      	cmp	r3, #16
 8003632:	d011      	beq.n	8003658 <HAL_CRCEx_Polynomial_Set+0x7c>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2b10      	cmp	r3, #16
 8003638:	d81e      	bhi.n	8003678 <HAL_CRCEx_Polynomial_Set+0x9c>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d020      	beq.n	8003682 <HAL_CRCEx_Polynomial_Set+0xa6>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2b08      	cmp	r3, #8
 8003644:	d010      	beq.n	8003668 <HAL_CRCEx_Polynomial_Set+0x8c>
 8003646:	e017      	b.n	8003678 <HAL_CRCEx_Polynomial_Set+0x9c>
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	2b06      	cmp	r3, #6
 800364c:	d91b      	bls.n	8003686 <HAL_CRCEx_Polynomial_Set+0xaa>
        {
          status =   HAL_ERROR;
 800364e:	2317      	movs	r3, #23
 8003650:	18fb      	adds	r3, r7, r3
 8003652:	2201      	movs	r2, #1
 8003654:	701a      	strb	r2, [r3, #0]
        }
        break;
 8003656:	e016      	b.n	8003686 <HAL_CRCEx_Polynomial_Set+0xaa>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8003658:	693b      	ldr	r3, [r7, #16]
 800365a:	2b07      	cmp	r3, #7
 800365c:	d915      	bls.n	800368a <HAL_CRCEx_Polynomial_Set+0xae>
        {
          status =   HAL_ERROR;
 800365e:	2317      	movs	r3, #23
 8003660:	18fb      	adds	r3, r7, r3
 8003662:	2201      	movs	r2, #1
 8003664:	701a      	strb	r2, [r3, #0]
        }
        break;
 8003666:	e010      	b.n	800368a <HAL_CRCEx_Polynomial_Set+0xae>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8003668:	693b      	ldr	r3, [r7, #16]
 800366a:	2b0f      	cmp	r3, #15
 800366c:	d90f      	bls.n	800368e <HAL_CRCEx_Polynomial_Set+0xb2>
        {
          status =   HAL_ERROR;
 800366e:	2317      	movs	r3, #23
 8003670:	18fb      	adds	r3, r7, r3
 8003672:	2201      	movs	r2, #1
 8003674:	701a      	strb	r2, [r3, #0]
        }
        break;
 8003676:	e00a      	b.n	800368e <HAL_CRCEx_Polynomial_Set+0xb2>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8003678:	2317      	movs	r3, #23
 800367a:	18fb      	adds	r3, r7, r3
 800367c:	2201      	movs	r2, #1
 800367e:	701a      	strb	r2, [r3, #0]
        break;
 8003680:	e006      	b.n	8003690 <HAL_CRCEx_Polynomial_Set+0xb4>
        break;
 8003682:	46c0      	nop			@ (mov r8, r8)
 8003684:	e004      	b.n	8003690 <HAL_CRCEx_Polynomial_Set+0xb4>
        break;
 8003686:	46c0      	nop			@ (mov r8, r8)
 8003688:	e002      	b.n	8003690 <HAL_CRCEx_Polynomial_Set+0xb4>
        break;
 800368a:	46c0      	nop			@ (mov r8, r8)
 800368c:	e000      	b.n	8003690 <HAL_CRCEx_Polynomial_Set+0xb4>
        break;
 800368e:	46c0      	nop			@ (mov r8, r8)
    }
  }
  if (status == HAL_OK)
 8003690:	2317      	movs	r3, #23
 8003692:	18fb      	adds	r3, r7, r3
 8003694:	781b      	ldrb	r3, [r3, #0]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d10e      	bne.n	80036b8 <HAL_CRCEx_Polynomial_Set+0xdc>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	68ba      	ldr	r2, [r7, #8]
 80036a0:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	689b      	ldr	r3, [r3, #8]
 80036a8:	2218      	movs	r2, #24
 80036aa:	4393      	bics	r3, r2
 80036ac:	0019      	movs	r1, r3
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	687a      	ldr	r2, [r7, #4]
 80036b4:	430a      	orrs	r2, r1
 80036b6:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 80036b8:	2317      	movs	r3, #23
 80036ba:	18fb      	adds	r3, r7, r3
 80036bc:	781b      	ldrb	r3, [r3, #0]
}
 80036be:	0018      	movs	r0, r3
 80036c0:	46bd      	mov	sp, r7
 80036c2:	b006      	add	sp, #24
 80036c4:	bd80      	pop	{r7, pc}
	...

080036c8 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b082      	sub	sp, #8
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d101      	bne.n	80036da <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80036d6:	2301      	movs	r3, #1
 80036d8:	e077      	b.n	80037ca <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a3d      	ldr	r2, [pc, #244]	@ (80037d4 <HAL_DMA_Init+0x10c>)
 80036e0:	4694      	mov	ip, r2
 80036e2:	4463      	add	r3, ip
 80036e4:	2114      	movs	r1, #20
 80036e6:	0018      	movs	r0, r3
 80036e8:	f7fc fd0e 	bl	8000108 <__udivsi3>
 80036ec:	0003      	movs	r3, r0
 80036ee:	009a      	lsls	r2, r3, #2
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2225      	movs	r2, #37	@ 0x25
 80036f8:	2102      	movs	r1, #2
 80036fa:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	681a      	ldr	r2, [r3, #0]
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4934      	ldr	r1, [pc, #208]	@ (80037d8 <HAL_DMA_Init+0x110>)
 8003708:	400a      	ands	r2, r1
 800370a:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	6819      	ldr	r1, [r3, #0]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	689a      	ldr	r2, [r3, #8]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	68db      	ldr	r3, [r3, #12]
 800371a:	431a      	orrs	r2, r3
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	691b      	ldr	r3, [r3, #16]
 8003720:	431a      	orrs	r2, r3
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	695b      	ldr	r3, [r3, #20]
 8003726:	431a      	orrs	r2, r3
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	699b      	ldr	r3, [r3, #24]
 800372c:	431a      	orrs	r2, r3
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	69db      	ldr	r3, [r3, #28]
 8003732:	431a      	orrs	r2, r3
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6a1b      	ldr	r3, [r3, #32]
 8003738:	431a      	orrs	r2, r3
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	430a      	orrs	r2, r1
 8003740:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	0018      	movs	r0, r3
 8003746:	f000 f9c7 	bl	8003ad8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	689a      	ldr	r2, [r3, #8]
 800374e:	2380      	movs	r3, #128	@ 0x80
 8003750:	01db      	lsls	r3, r3, #7
 8003752:	429a      	cmp	r2, r3
 8003754:	d102      	bne.n	800375c <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2200      	movs	r2, #0
 800375a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	685a      	ldr	r2, [r3, #4]
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003764:	213f      	movs	r1, #63	@ 0x3f
 8003766:	400a      	ands	r2, r1
 8003768:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800376e:	687a      	ldr	r2, [r7, #4]
 8003770:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003772:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d011      	beq.n	80037a0 <HAL_DMA_Init+0xd8>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	2b04      	cmp	r3, #4
 8003782:	d80d      	bhi.n	80037a0 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	0018      	movs	r0, r3
 8003788:	f000 f9d2 	bl	8003b30 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003790:	2200      	movs	r2, #0
 8003792:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003798:	687a      	ldr	r2, [r7, #4]
 800379a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800379c:	605a      	str	r2, [r3, #4]
 800379e:	e008      	b.n	80037b2 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2200      	movs	r2, #0
 80037a4:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2200      	movs	r2, #0
 80037aa:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2200      	movs	r2, #0
 80037b0:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2200      	movs	r2, #0
 80037b6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2225      	movs	r2, #37	@ 0x25
 80037bc:	2101      	movs	r1, #1
 80037be:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2224      	movs	r2, #36	@ 0x24
 80037c4:	2100      	movs	r1, #0
 80037c6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80037c8:	2300      	movs	r3, #0
}
 80037ca:	0018      	movs	r0, r3
 80037cc:	46bd      	mov	sp, r7
 80037ce:	b002      	add	sp, #8
 80037d0:	bd80      	pop	{r7, pc}
 80037d2:	46c0      	nop			@ (mov r8, r8)
 80037d4:	bffdfff8 	.word	0xbffdfff8
 80037d8:	ffff800f 	.word	0xffff800f

080037dc <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b082      	sub	sp, #8
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d101      	bne.n	80037ee <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	e050      	b.n	8003890 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2225      	movs	r2, #37	@ 0x25
 80037f2:	5c9b      	ldrb	r3, [r3, r2]
 80037f4:	b2db      	uxtb	r3, r3
 80037f6:	2b02      	cmp	r3, #2
 80037f8:	d008      	beq.n	800380c <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2204      	movs	r2, #4
 80037fe:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2224      	movs	r2, #36	@ 0x24
 8003804:	2100      	movs	r1, #0
 8003806:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003808:	2301      	movs	r3, #1
 800380a:	e041      	b.n	8003890 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	681a      	ldr	r2, [r3, #0]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	210e      	movs	r1, #14
 8003818:	438a      	bics	r2, r1
 800381a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003826:	491c      	ldr	r1, [pc, #112]	@ (8003898 <HAL_DMA_Abort+0xbc>)
 8003828:	400a      	ands	r2, r1
 800382a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	681a      	ldr	r2, [r3, #0]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	2101      	movs	r1, #1
 8003838:	438a      	bics	r2, r1
 800383a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 800383c:	4b17      	ldr	r3, [pc, #92]	@ (800389c <HAL_DMA_Abort+0xc0>)
 800383e:	6859      	ldr	r1, [r3, #4]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003844:	221c      	movs	r2, #28
 8003846:	4013      	ands	r3, r2
 8003848:	2201      	movs	r2, #1
 800384a:	409a      	lsls	r2, r3
 800384c:	4b13      	ldr	r3, [pc, #76]	@ (800389c <HAL_DMA_Abort+0xc0>)
 800384e:	430a      	orrs	r2, r1
 8003850:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003856:	687a      	ldr	r2, [r7, #4]
 8003858:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800385a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003860:	2b00      	cmp	r3, #0
 8003862:	d00c      	beq.n	800387e <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800386e:	490a      	ldr	r1, [pc, #40]	@ (8003898 <HAL_DMA_Abort+0xbc>)
 8003870:	400a      	ands	r2, r1
 8003872:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003878:	687a      	ldr	r2, [r7, #4]
 800387a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800387c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2225      	movs	r2, #37	@ 0x25
 8003882:	2101      	movs	r1, #1
 8003884:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2224      	movs	r2, #36	@ 0x24
 800388a:	2100      	movs	r1, #0
 800388c:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 800388e:	2300      	movs	r3, #0
}
 8003890:	0018      	movs	r0, r3
 8003892:	46bd      	mov	sp, r7
 8003894:	b002      	add	sp, #8
 8003896:	bd80      	pop	{r7, pc}
 8003898:	fffffeff 	.word	0xfffffeff
 800389c:	40020000 	.word	0x40020000

080038a0 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b084      	sub	sp, #16
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038a8:	210f      	movs	r1, #15
 80038aa:	187b      	adds	r3, r7, r1
 80038ac:	2200      	movs	r2, #0
 80038ae:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2225      	movs	r2, #37	@ 0x25
 80038b4:	5c9b      	ldrb	r3, [r3, r2]
 80038b6:	b2db      	uxtb	r3, r3
 80038b8:	2b02      	cmp	r3, #2
 80038ba:	d006      	beq.n	80038ca <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2204      	movs	r2, #4
 80038c0:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80038c2:	187b      	adds	r3, r7, r1
 80038c4:	2201      	movs	r2, #1
 80038c6:	701a      	strb	r2, [r3, #0]
 80038c8:	e049      	b.n	800395e <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	210e      	movs	r1, #14
 80038d6:	438a      	bics	r2, r1
 80038d8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	681a      	ldr	r2, [r3, #0]
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	2101      	movs	r1, #1
 80038e6:	438a      	bics	r2, r1
 80038e8:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038ee:	681a      	ldr	r2, [r3, #0]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038f4:	491d      	ldr	r1, [pc, #116]	@ (800396c <HAL_DMA_Abort_IT+0xcc>)
 80038f6:	400a      	ands	r2, r1
 80038f8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 80038fa:	4b1d      	ldr	r3, [pc, #116]	@ (8003970 <HAL_DMA_Abort_IT+0xd0>)
 80038fc:	6859      	ldr	r1, [r3, #4]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003902:	221c      	movs	r2, #28
 8003904:	4013      	ands	r3, r2
 8003906:	2201      	movs	r2, #1
 8003908:	409a      	lsls	r2, r3
 800390a:	4b19      	ldr	r3, [pc, #100]	@ (8003970 <HAL_DMA_Abort_IT+0xd0>)
 800390c:	430a      	orrs	r2, r1
 800390e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003914:	687a      	ldr	r2, [r7, #4]
 8003916:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003918:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800391e:	2b00      	cmp	r3, #0
 8003920:	d00c      	beq.n	800393c <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003926:	681a      	ldr	r2, [r3, #0]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800392c:	490f      	ldr	r1, [pc, #60]	@ (800396c <HAL_DMA_Abort_IT+0xcc>)
 800392e:	400a      	ands	r2, r1
 8003930:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003936:	687a      	ldr	r2, [r7, #4]
 8003938:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800393a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2225      	movs	r2, #37	@ 0x25
 8003940:	2101      	movs	r1, #1
 8003942:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2224      	movs	r2, #36	@ 0x24
 8003948:	2100      	movs	r1, #0
 800394a:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003950:	2b00      	cmp	r3, #0
 8003952:	d004      	beq.n	800395e <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003958:	687a      	ldr	r2, [r7, #4]
 800395a:	0010      	movs	r0, r2
 800395c:	4798      	blx	r3
    }
  }
  return status;
 800395e:	230f      	movs	r3, #15
 8003960:	18fb      	adds	r3, r7, r3
 8003962:	781b      	ldrb	r3, [r3, #0]
}
 8003964:	0018      	movs	r0, r3
 8003966:	46bd      	mov	sp, r7
 8003968:	b004      	add	sp, #16
 800396a:	bd80      	pop	{r7, pc}
 800396c:	fffffeff 	.word	0xfffffeff
 8003970:	40020000 	.word	0x40020000

08003974 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b084      	sub	sp, #16
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 800397c:	4b55      	ldr	r3, [pc, #340]	@ (8003ad4 <HAL_DMA_IRQHandler+0x160>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800398e:	221c      	movs	r2, #28
 8003990:	4013      	ands	r3, r2
 8003992:	2204      	movs	r2, #4
 8003994:	409a      	lsls	r2, r3
 8003996:	0013      	movs	r3, r2
 8003998:	68fa      	ldr	r2, [r7, #12]
 800399a:	4013      	ands	r3, r2
 800399c:	d027      	beq.n	80039ee <HAL_DMA_IRQHandler+0x7a>
 800399e:	68bb      	ldr	r3, [r7, #8]
 80039a0:	2204      	movs	r2, #4
 80039a2:	4013      	ands	r3, r2
 80039a4:	d023      	beq.n	80039ee <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	2220      	movs	r2, #32
 80039ae:	4013      	ands	r3, r2
 80039b0:	d107      	bne.n	80039c2 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	2104      	movs	r1, #4
 80039be:	438a      	bics	r2, r1
 80039c0:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 80039c2:	4b44      	ldr	r3, [pc, #272]	@ (8003ad4 <HAL_DMA_IRQHandler+0x160>)
 80039c4:	6859      	ldr	r1, [r3, #4]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ca:	221c      	movs	r2, #28
 80039cc:	4013      	ands	r3, r2
 80039ce:	2204      	movs	r2, #4
 80039d0:	409a      	lsls	r2, r3
 80039d2:	4b40      	ldr	r3, [pc, #256]	@ (8003ad4 <HAL_DMA_IRQHandler+0x160>)
 80039d4:	430a      	orrs	r2, r1
 80039d6:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d100      	bne.n	80039e2 <HAL_DMA_IRQHandler+0x6e>
 80039e0:	e073      	b.n	8003aca <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039e6:	687a      	ldr	r2, [r7, #4]
 80039e8:	0010      	movs	r0, r2
 80039ea:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 80039ec:	e06d      	b.n	8003aca <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039f2:	221c      	movs	r2, #28
 80039f4:	4013      	ands	r3, r2
 80039f6:	2202      	movs	r2, #2
 80039f8:	409a      	lsls	r2, r3
 80039fa:	0013      	movs	r3, r2
 80039fc:	68fa      	ldr	r2, [r7, #12]
 80039fe:	4013      	ands	r3, r2
 8003a00:	d02e      	beq.n	8003a60 <HAL_DMA_IRQHandler+0xec>
 8003a02:	68bb      	ldr	r3, [r7, #8]
 8003a04:	2202      	movs	r2, #2
 8003a06:	4013      	ands	r3, r2
 8003a08:	d02a      	beq.n	8003a60 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	2220      	movs	r2, #32
 8003a12:	4013      	ands	r3, r2
 8003a14:	d10b      	bne.n	8003a2e <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	210a      	movs	r1, #10
 8003a22:	438a      	bics	r2, r1
 8003a24:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2225      	movs	r2, #37	@ 0x25
 8003a2a:	2101      	movs	r1, #1
 8003a2c:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8003a2e:	4b29      	ldr	r3, [pc, #164]	@ (8003ad4 <HAL_DMA_IRQHandler+0x160>)
 8003a30:	6859      	ldr	r1, [r3, #4]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a36:	221c      	movs	r2, #28
 8003a38:	4013      	ands	r3, r2
 8003a3a:	2202      	movs	r2, #2
 8003a3c:	409a      	lsls	r2, r3
 8003a3e:	4b25      	ldr	r3, [pc, #148]	@ (8003ad4 <HAL_DMA_IRQHandler+0x160>)
 8003a40:	430a      	orrs	r2, r1
 8003a42:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2224      	movs	r2, #36	@ 0x24
 8003a48:	2100      	movs	r1, #0
 8003a4a:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d03a      	beq.n	8003aca <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a58:	687a      	ldr	r2, [r7, #4]
 8003a5a:	0010      	movs	r0, r2
 8003a5c:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8003a5e:	e034      	b.n	8003aca <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a64:	221c      	movs	r2, #28
 8003a66:	4013      	ands	r3, r2
 8003a68:	2208      	movs	r2, #8
 8003a6a:	409a      	lsls	r2, r3
 8003a6c:	0013      	movs	r3, r2
 8003a6e:	68fa      	ldr	r2, [r7, #12]
 8003a70:	4013      	ands	r3, r2
 8003a72:	d02b      	beq.n	8003acc <HAL_DMA_IRQHandler+0x158>
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	2208      	movs	r2, #8
 8003a78:	4013      	ands	r3, r2
 8003a7a:	d027      	beq.n	8003acc <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	210e      	movs	r1, #14
 8003a88:	438a      	bics	r2, r1
 8003a8a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8003a8c:	4b11      	ldr	r3, [pc, #68]	@ (8003ad4 <HAL_DMA_IRQHandler+0x160>)
 8003a8e:	6859      	ldr	r1, [r3, #4]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a94:	221c      	movs	r2, #28
 8003a96:	4013      	ands	r3, r2
 8003a98:	2201      	movs	r2, #1
 8003a9a:	409a      	lsls	r2, r3
 8003a9c:	4b0d      	ldr	r3, [pc, #52]	@ (8003ad4 <HAL_DMA_IRQHandler+0x160>)
 8003a9e:	430a      	orrs	r2, r1
 8003aa0:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2201      	movs	r2, #1
 8003aa6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2225      	movs	r2, #37	@ 0x25
 8003aac:	2101      	movs	r1, #1
 8003aae:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2224      	movs	r2, #36	@ 0x24
 8003ab4:	2100      	movs	r1, #0
 8003ab6:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d005      	beq.n	8003acc <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ac4:	687a      	ldr	r2, [r7, #4]
 8003ac6:	0010      	movs	r0, r2
 8003ac8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003aca:	46c0      	nop			@ (mov r8, r8)
 8003acc:	46c0      	nop			@ (mov r8, r8)
}
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	b004      	add	sp, #16
 8003ad2:	bd80      	pop	{r7, pc}
 8003ad4:	40020000 	.word	0x40020000

08003ad8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b084      	sub	sp, #16
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ae4:	089b      	lsrs	r3, r3, #2
 8003ae6:	4a10      	ldr	r2, [pc, #64]	@ (8003b28 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8003ae8:	4694      	mov	ip, r2
 8003aea:	4463      	add	r3, ip
 8003aec:	009b      	lsls	r3, r3, #2
 8003aee:	001a      	movs	r2, r3
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	001a      	movs	r2, r3
 8003afa:	23ff      	movs	r3, #255	@ 0xff
 8003afc:	4013      	ands	r3, r2
 8003afe:	3b08      	subs	r3, #8
 8003b00:	2114      	movs	r1, #20
 8003b02:	0018      	movs	r0, r3
 8003b04:	f7fc fb00 	bl	8000108 <__udivsi3>
 8003b08:	0003      	movs	r3, r0
 8003b0a:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	4a07      	ldr	r2, [pc, #28]	@ (8003b2c <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8003b10:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	221f      	movs	r2, #31
 8003b16:	4013      	ands	r3, r2
 8003b18:	2201      	movs	r2, #1
 8003b1a:	409a      	lsls	r2, r3
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8003b20:	46c0      	nop			@ (mov r8, r8)
 8003b22:	46bd      	mov	sp, r7
 8003b24:	b004      	add	sp, #16
 8003b26:	bd80      	pop	{r7, pc}
 8003b28:	10008200 	.word	0x10008200
 8003b2c:	40020880 	.word	0x40020880

08003b30 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b084      	sub	sp, #16
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	223f      	movs	r2, #63	@ 0x3f
 8003b3e:	4013      	ands	r3, r2
 8003b40:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	4a0a      	ldr	r2, [pc, #40]	@ (8003b70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003b46:	4694      	mov	ip, r2
 8003b48:	4463      	add	r3, ip
 8003b4a:	009b      	lsls	r3, r3, #2
 8003b4c:	001a      	movs	r2, r3
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	651a      	str	r2, [r3, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	4a07      	ldr	r2, [pc, #28]	@ (8003b74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003b56:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	3b01      	subs	r3, #1
 8003b5c:	2203      	movs	r2, #3
 8003b5e:	4013      	ands	r3, r2
 8003b60:	2201      	movs	r2, #1
 8003b62:	409a      	lsls	r2, r3
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8003b68:	46c0      	nop			@ (mov r8, r8)
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	b004      	add	sp, #16
 8003b6e:	bd80      	pop	{r7, pc}
 8003b70:	1000823f 	.word	0x1000823f
 8003b74:	40020940 	.word	0x40020940

08003b78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b086      	sub	sp, #24
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
 8003b80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003b82:	2300      	movs	r3, #0
 8003b84:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b86:	e147      	b.n	8003e18 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	2101      	movs	r1, #1
 8003b8e:	697a      	ldr	r2, [r7, #20]
 8003b90:	4091      	lsls	r1, r2
 8003b92:	000a      	movs	r2, r1
 8003b94:	4013      	ands	r3, r2
 8003b96:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d100      	bne.n	8003ba0 <HAL_GPIO_Init+0x28>
 8003b9e:	e138      	b.n	8003e12 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	2203      	movs	r2, #3
 8003ba6:	4013      	ands	r3, r2
 8003ba8:	2b01      	cmp	r3, #1
 8003baa:	d005      	beq.n	8003bb8 <HAL_GPIO_Init+0x40>
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	2203      	movs	r2, #3
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	2b02      	cmp	r3, #2
 8003bb6:	d130      	bne.n	8003c1a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003bbe:	697b      	ldr	r3, [r7, #20]
 8003bc0:	005b      	lsls	r3, r3, #1
 8003bc2:	2203      	movs	r2, #3
 8003bc4:	409a      	lsls	r2, r3
 8003bc6:	0013      	movs	r3, r2
 8003bc8:	43da      	mvns	r2, r3
 8003bca:	693b      	ldr	r3, [r7, #16]
 8003bcc:	4013      	ands	r3, r2
 8003bce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	68da      	ldr	r2, [r3, #12]
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	005b      	lsls	r3, r3, #1
 8003bd8:	409a      	lsls	r2, r3
 8003bda:	0013      	movs	r3, r2
 8003bdc:	693a      	ldr	r2, [r7, #16]
 8003bde:	4313      	orrs	r3, r2
 8003be0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	693a      	ldr	r2, [r7, #16]
 8003be6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003bee:	2201      	movs	r2, #1
 8003bf0:	697b      	ldr	r3, [r7, #20]
 8003bf2:	409a      	lsls	r2, r3
 8003bf4:	0013      	movs	r3, r2
 8003bf6:	43da      	mvns	r2, r3
 8003bf8:	693b      	ldr	r3, [r7, #16]
 8003bfa:	4013      	ands	r3, r2
 8003bfc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	091b      	lsrs	r3, r3, #4
 8003c04:	2201      	movs	r2, #1
 8003c06:	401a      	ands	r2, r3
 8003c08:	697b      	ldr	r3, [r7, #20]
 8003c0a:	409a      	lsls	r2, r3
 8003c0c:	0013      	movs	r3, r2
 8003c0e:	693a      	ldr	r2, [r7, #16]
 8003c10:	4313      	orrs	r3, r2
 8003c12:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	693a      	ldr	r2, [r7, #16]
 8003c18:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	2203      	movs	r2, #3
 8003c20:	4013      	ands	r3, r2
 8003c22:	2b03      	cmp	r3, #3
 8003c24:	d017      	beq.n	8003c56 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	68db      	ldr	r3, [r3, #12]
 8003c2a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003c2c:	697b      	ldr	r3, [r7, #20]
 8003c2e:	005b      	lsls	r3, r3, #1
 8003c30:	2203      	movs	r2, #3
 8003c32:	409a      	lsls	r2, r3
 8003c34:	0013      	movs	r3, r2
 8003c36:	43da      	mvns	r2, r3
 8003c38:	693b      	ldr	r3, [r7, #16]
 8003c3a:	4013      	ands	r3, r2
 8003c3c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	689a      	ldr	r2, [r3, #8]
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	005b      	lsls	r3, r3, #1
 8003c46:	409a      	lsls	r2, r3
 8003c48:	0013      	movs	r3, r2
 8003c4a:	693a      	ldr	r2, [r7, #16]
 8003c4c:	4313      	orrs	r3, r2
 8003c4e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	693a      	ldr	r2, [r7, #16]
 8003c54:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	2203      	movs	r2, #3
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	2b02      	cmp	r3, #2
 8003c60:	d123      	bne.n	8003caa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003c62:	697b      	ldr	r3, [r7, #20]
 8003c64:	08da      	lsrs	r2, r3, #3
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	3208      	adds	r2, #8
 8003c6a:	0092      	lsls	r2, r2, #2
 8003c6c:	58d3      	ldr	r3, [r2, r3]
 8003c6e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	2207      	movs	r2, #7
 8003c74:	4013      	ands	r3, r2
 8003c76:	009b      	lsls	r3, r3, #2
 8003c78:	220f      	movs	r2, #15
 8003c7a:	409a      	lsls	r2, r3
 8003c7c:	0013      	movs	r3, r2
 8003c7e:	43da      	mvns	r2, r3
 8003c80:	693b      	ldr	r3, [r7, #16]
 8003c82:	4013      	ands	r3, r2
 8003c84:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	691a      	ldr	r2, [r3, #16]
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	2107      	movs	r1, #7
 8003c8e:	400b      	ands	r3, r1
 8003c90:	009b      	lsls	r3, r3, #2
 8003c92:	409a      	lsls	r2, r3
 8003c94:	0013      	movs	r3, r2
 8003c96:	693a      	ldr	r2, [r7, #16]
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003c9c:	697b      	ldr	r3, [r7, #20]
 8003c9e:	08da      	lsrs	r2, r3, #3
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	3208      	adds	r2, #8
 8003ca4:	0092      	lsls	r2, r2, #2
 8003ca6:	6939      	ldr	r1, [r7, #16]
 8003ca8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003cb0:	697b      	ldr	r3, [r7, #20]
 8003cb2:	005b      	lsls	r3, r3, #1
 8003cb4:	2203      	movs	r2, #3
 8003cb6:	409a      	lsls	r2, r3
 8003cb8:	0013      	movs	r3, r2
 8003cba:	43da      	mvns	r2, r3
 8003cbc:	693b      	ldr	r3, [r7, #16]
 8003cbe:	4013      	ands	r3, r2
 8003cc0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	2203      	movs	r2, #3
 8003cc8:	401a      	ands	r2, r3
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	005b      	lsls	r3, r3, #1
 8003cce:	409a      	lsls	r2, r3
 8003cd0:	0013      	movs	r3, r2
 8003cd2:	693a      	ldr	r2, [r7, #16]
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	693a      	ldr	r2, [r7, #16]
 8003cdc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	685a      	ldr	r2, [r3, #4]
 8003ce2:	23c0      	movs	r3, #192	@ 0xc0
 8003ce4:	029b      	lsls	r3, r3, #10
 8003ce6:	4013      	ands	r3, r2
 8003ce8:	d100      	bne.n	8003cec <HAL_GPIO_Init+0x174>
 8003cea:	e092      	b.n	8003e12 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8003cec:	4a50      	ldr	r2, [pc, #320]	@ (8003e30 <HAL_GPIO_Init+0x2b8>)
 8003cee:	697b      	ldr	r3, [r7, #20]
 8003cf0:	089b      	lsrs	r3, r3, #2
 8003cf2:	3318      	adds	r3, #24
 8003cf4:	009b      	lsls	r3, r3, #2
 8003cf6:	589b      	ldr	r3, [r3, r2]
 8003cf8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8003cfa:	697b      	ldr	r3, [r7, #20]
 8003cfc:	2203      	movs	r2, #3
 8003cfe:	4013      	ands	r3, r2
 8003d00:	00db      	lsls	r3, r3, #3
 8003d02:	220f      	movs	r2, #15
 8003d04:	409a      	lsls	r2, r3
 8003d06:	0013      	movs	r3, r2
 8003d08:	43da      	mvns	r2, r3
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	4013      	ands	r3, r2
 8003d0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003d10:	687a      	ldr	r2, [r7, #4]
 8003d12:	23a0      	movs	r3, #160	@ 0xa0
 8003d14:	05db      	lsls	r3, r3, #23
 8003d16:	429a      	cmp	r2, r3
 8003d18:	d013      	beq.n	8003d42 <HAL_GPIO_Init+0x1ca>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	4a45      	ldr	r2, [pc, #276]	@ (8003e34 <HAL_GPIO_Init+0x2bc>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d00d      	beq.n	8003d3e <HAL_GPIO_Init+0x1c6>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	4a44      	ldr	r2, [pc, #272]	@ (8003e38 <HAL_GPIO_Init+0x2c0>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d007      	beq.n	8003d3a <HAL_GPIO_Init+0x1c2>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	4a43      	ldr	r2, [pc, #268]	@ (8003e3c <HAL_GPIO_Init+0x2c4>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d101      	bne.n	8003d36 <HAL_GPIO_Init+0x1be>
 8003d32:	2303      	movs	r3, #3
 8003d34:	e006      	b.n	8003d44 <HAL_GPIO_Init+0x1cc>
 8003d36:	2305      	movs	r3, #5
 8003d38:	e004      	b.n	8003d44 <HAL_GPIO_Init+0x1cc>
 8003d3a:	2302      	movs	r3, #2
 8003d3c:	e002      	b.n	8003d44 <HAL_GPIO_Init+0x1cc>
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e000      	b.n	8003d44 <HAL_GPIO_Init+0x1cc>
 8003d42:	2300      	movs	r3, #0
 8003d44:	697a      	ldr	r2, [r7, #20]
 8003d46:	2103      	movs	r1, #3
 8003d48:	400a      	ands	r2, r1
 8003d4a:	00d2      	lsls	r2, r2, #3
 8003d4c:	4093      	lsls	r3, r2
 8003d4e:	693a      	ldr	r2, [r7, #16]
 8003d50:	4313      	orrs	r3, r2
 8003d52:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003d54:	4936      	ldr	r1, [pc, #216]	@ (8003e30 <HAL_GPIO_Init+0x2b8>)
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	089b      	lsrs	r3, r3, #2
 8003d5a:	3318      	adds	r3, #24
 8003d5c:	009b      	lsls	r3, r3, #2
 8003d5e:	693a      	ldr	r2, [r7, #16]
 8003d60:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003d62:	4b33      	ldr	r3, [pc, #204]	@ (8003e30 <HAL_GPIO_Init+0x2b8>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	43da      	mvns	r2, r3
 8003d6c:	693b      	ldr	r3, [r7, #16]
 8003d6e:	4013      	ands	r3, r2
 8003d70:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	685a      	ldr	r2, [r3, #4]
 8003d76:	2380      	movs	r3, #128	@ 0x80
 8003d78:	035b      	lsls	r3, r3, #13
 8003d7a:	4013      	ands	r3, r2
 8003d7c:	d003      	beq.n	8003d86 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8003d7e:	693a      	ldr	r2, [r7, #16]
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	4313      	orrs	r3, r2
 8003d84:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003d86:	4b2a      	ldr	r3, [pc, #168]	@ (8003e30 <HAL_GPIO_Init+0x2b8>)
 8003d88:	693a      	ldr	r2, [r7, #16]
 8003d8a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8003d8c:	4b28      	ldr	r3, [pc, #160]	@ (8003e30 <HAL_GPIO_Init+0x2b8>)
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	43da      	mvns	r2, r3
 8003d96:	693b      	ldr	r3, [r7, #16]
 8003d98:	4013      	ands	r3, r2
 8003d9a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	685a      	ldr	r2, [r3, #4]
 8003da0:	2380      	movs	r3, #128	@ 0x80
 8003da2:	039b      	lsls	r3, r3, #14
 8003da4:	4013      	ands	r3, r2
 8003da6:	d003      	beq.n	8003db0 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8003da8:	693a      	ldr	r2, [r7, #16]
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	4313      	orrs	r3, r2
 8003dae:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003db0:	4b1f      	ldr	r3, [pc, #124]	@ (8003e30 <HAL_GPIO_Init+0x2b8>)
 8003db2:	693a      	ldr	r2, [r7, #16]
 8003db4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003db6:	4a1e      	ldr	r2, [pc, #120]	@ (8003e30 <HAL_GPIO_Init+0x2b8>)
 8003db8:	2384      	movs	r3, #132	@ 0x84
 8003dba:	58d3      	ldr	r3, [r2, r3]
 8003dbc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	43da      	mvns	r2, r3
 8003dc2:	693b      	ldr	r3, [r7, #16]
 8003dc4:	4013      	ands	r3, r2
 8003dc6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	685a      	ldr	r2, [r3, #4]
 8003dcc:	2380      	movs	r3, #128	@ 0x80
 8003dce:	029b      	lsls	r3, r3, #10
 8003dd0:	4013      	ands	r3, r2
 8003dd2:	d003      	beq.n	8003ddc <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8003dd4:	693a      	ldr	r2, [r7, #16]
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	4313      	orrs	r3, r2
 8003dda:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003ddc:	4914      	ldr	r1, [pc, #80]	@ (8003e30 <HAL_GPIO_Init+0x2b8>)
 8003dde:	2284      	movs	r2, #132	@ 0x84
 8003de0:	693b      	ldr	r3, [r7, #16]
 8003de2:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8003de4:	4a12      	ldr	r2, [pc, #72]	@ (8003e30 <HAL_GPIO_Init+0x2b8>)
 8003de6:	2380      	movs	r3, #128	@ 0x80
 8003de8:	58d3      	ldr	r3, [r2, r3]
 8003dea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	43da      	mvns	r2, r3
 8003df0:	693b      	ldr	r3, [r7, #16]
 8003df2:	4013      	ands	r3, r2
 8003df4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	685a      	ldr	r2, [r3, #4]
 8003dfa:	2380      	movs	r3, #128	@ 0x80
 8003dfc:	025b      	lsls	r3, r3, #9
 8003dfe:	4013      	ands	r3, r2
 8003e00:	d003      	beq.n	8003e0a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8003e02:	693a      	ldr	r2, [r7, #16]
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	4313      	orrs	r3, r2
 8003e08:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003e0a:	4909      	ldr	r1, [pc, #36]	@ (8003e30 <HAL_GPIO_Init+0x2b8>)
 8003e0c:	2280      	movs	r2, #128	@ 0x80
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	3301      	adds	r3, #1
 8003e16:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	681a      	ldr	r2, [r3, #0]
 8003e1c:	697b      	ldr	r3, [r7, #20]
 8003e1e:	40da      	lsrs	r2, r3
 8003e20:	1e13      	subs	r3, r2, #0
 8003e22:	d000      	beq.n	8003e26 <HAL_GPIO_Init+0x2ae>
 8003e24:	e6b0      	b.n	8003b88 <HAL_GPIO_Init+0x10>
  }
}
 8003e26:	46c0      	nop			@ (mov r8, r8)
 8003e28:	46c0      	nop			@ (mov r8, r8)
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	b006      	add	sp, #24
 8003e2e:	bd80      	pop	{r7, pc}
 8003e30:	40021800 	.word	0x40021800
 8003e34:	50000400 	.word	0x50000400
 8003e38:	50000800 	.word	0x50000800
 8003e3c:	50000c00 	.word	0x50000c00

08003e40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b082      	sub	sp, #8
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
 8003e48:	0008      	movs	r0, r1
 8003e4a:	0011      	movs	r1, r2
 8003e4c:	1cbb      	adds	r3, r7, #2
 8003e4e:	1c02      	adds	r2, r0, #0
 8003e50:	801a      	strh	r2, [r3, #0]
 8003e52:	1c7b      	adds	r3, r7, #1
 8003e54:	1c0a      	adds	r2, r1, #0
 8003e56:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003e58:	1c7b      	adds	r3, r7, #1
 8003e5a:	781b      	ldrb	r3, [r3, #0]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d004      	beq.n	8003e6a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003e60:	1cbb      	adds	r3, r7, #2
 8003e62:	881a      	ldrh	r2, [r3, #0]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003e68:	e003      	b.n	8003e72 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003e6a:	1cbb      	adds	r3, r7, #2
 8003e6c:	881a      	ldrh	r2, [r3, #0]
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003e72:	46c0      	nop			@ (mov r8, r8)
 8003e74:	46bd      	mov	sp, r7
 8003e76:	b002      	add	sp, #8
 8003e78:	bd80      	pop	{r7, pc}
	...

08003e7c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b082      	sub	sp, #8
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d101      	bne.n	8003e8e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e08f      	b.n	8003fae <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2241      	movs	r2, #65	@ 0x41
 8003e92:	5c9b      	ldrb	r3, [r3, r2]
 8003e94:	b2db      	uxtb	r3, r3
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d107      	bne.n	8003eaa <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2240      	movs	r2, #64	@ 0x40
 8003e9e:	2100      	movs	r1, #0
 8003ea0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	0018      	movs	r0, r3
 8003ea6:	f7fe f90f 	bl	80020c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2241      	movs	r2, #65	@ 0x41
 8003eae:	2124      	movs	r1, #36	@ 0x24
 8003eb0:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	681a      	ldr	r2, [r3, #0]
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	2101      	movs	r1, #1
 8003ebe:	438a      	bics	r2, r1
 8003ec0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	685a      	ldr	r2, [r3, #4]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	493b      	ldr	r1, [pc, #236]	@ (8003fb8 <HAL_I2C_Init+0x13c>)
 8003ecc:	400a      	ands	r2, r1
 8003ece:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	689a      	ldr	r2, [r3, #8]
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4938      	ldr	r1, [pc, #224]	@ (8003fbc <HAL_I2C_Init+0x140>)
 8003edc:	400a      	ands	r2, r1
 8003ede:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	68db      	ldr	r3, [r3, #12]
 8003ee4:	2b01      	cmp	r3, #1
 8003ee6:	d108      	bne.n	8003efa <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	689a      	ldr	r2, [r3, #8]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	2180      	movs	r1, #128	@ 0x80
 8003ef2:	0209      	lsls	r1, r1, #8
 8003ef4:	430a      	orrs	r2, r1
 8003ef6:	609a      	str	r2, [r3, #8]
 8003ef8:	e007      	b.n	8003f0a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	689a      	ldr	r2, [r3, #8]
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	2184      	movs	r1, #132	@ 0x84
 8003f04:	0209      	lsls	r1, r1, #8
 8003f06:	430a      	orrs	r2, r1
 8003f08:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	68db      	ldr	r3, [r3, #12]
 8003f0e:	2b02      	cmp	r3, #2
 8003f10:	d109      	bne.n	8003f26 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	685a      	ldr	r2, [r3, #4]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	2180      	movs	r1, #128	@ 0x80
 8003f1e:	0109      	lsls	r1, r1, #4
 8003f20:	430a      	orrs	r2, r1
 8003f22:	605a      	str	r2, [r3, #4]
 8003f24:	e007      	b.n	8003f36 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	685a      	ldr	r2, [r3, #4]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4923      	ldr	r1, [pc, #140]	@ (8003fc0 <HAL_I2C_Init+0x144>)
 8003f32:	400a      	ands	r2, r1
 8003f34:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	685a      	ldr	r2, [r3, #4]
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4920      	ldr	r1, [pc, #128]	@ (8003fc4 <HAL_I2C_Init+0x148>)
 8003f42:	430a      	orrs	r2, r1
 8003f44:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	68da      	ldr	r2, [r3, #12]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	491a      	ldr	r1, [pc, #104]	@ (8003fbc <HAL_I2C_Init+0x140>)
 8003f52:	400a      	ands	r2, r1
 8003f54:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	691a      	ldr	r2, [r3, #16]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	695b      	ldr	r3, [r3, #20]
 8003f5e:	431a      	orrs	r2, r3
 8003f60:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	699b      	ldr	r3, [r3, #24]
 8003f66:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	430a      	orrs	r2, r1
 8003f6e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	69d9      	ldr	r1, [r3, #28]
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6a1a      	ldr	r2, [r3, #32]
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	430a      	orrs	r2, r1
 8003f7e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	2101      	movs	r1, #1
 8003f8c:	430a      	orrs	r2, r1
 8003f8e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2200      	movs	r2, #0
 8003f94:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2241      	movs	r2, #65	@ 0x41
 8003f9a:	2120      	movs	r1, #32
 8003f9c:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2242      	movs	r2, #66	@ 0x42
 8003fa8:	2100      	movs	r1, #0
 8003faa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003fac:	2300      	movs	r3, #0
}
 8003fae:	0018      	movs	r0, r3
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	b002      	add	sp, #8
 8003fb4:	bd80      	pop	{r7, pc}
 8003fb6:	46c0      	nop			@ (mov r8, r8)
 8003fb8:	f0ffffff 	.word	0xf0ffffff
 8003fbc:	ffff7fff 	.word	0xffff7fff
 8003fc0:	fffff7ff 	.word	0xfffff7ff
 8003fc4:	02008000 	.word	0x02008000

08003fc8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003fc8:	b590      	push	{r4, r7, lr}
 8003fca:	b089      	sub	sp, #36	@ 0x24
 8003fcc:	af02      	add	r7, sp, #8
 8003fce:	60f8      	str	r0, [r7, #12]
 8003fd0:	0008      	movs	r0, r1
 8003fd2:	607a      	str	r2, [r7, #4]
 8003fd4:	0019      	movs	r1, r3
 8003fd6:	230a      	movs	r3, #10
 8003fd8:	18fb      	adds	r3, r7, r3
 8003fda:	1c02      	adds	r2, r0, #0
 8003fdc:	801a      	strh	r2, [r3, #0]
 8003fde:	2308      	movs	r3, #8
 8003fe0:	18fb      	adds	r3, r7, r3
 8003fe2:	1c0a      	adds	r2, r1, #0
 8003fe4:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	2241      	movs	r2, #65	@ 0x41
 8003fea:	5c9b      	ldrb	r3, [r3, r2]
 8003fec:	b2db      	uxtb	r3, r3
 8003fee:	2b20      	cmp	r3, #32
 8003ff0:	d000      	beq.n	8003ff4 <HAL_I2C_Master_Transmit+0x2c>
 8003ff2:	e10a      	b.n	800420a <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2240      	movs	r2, #64	@ 0x40
 8003ff8:	5c9b      	ldrb	r3, [r3, r2]
 8003ffa:	2b01      	cmp	r3, #1
 8003ffc:	d101      	bne.n	8004002 <HAL_I2C_Master_Transmit+0x3a>
 8003ffe:	2302      	movs	r3, #2
 8004000:	e104      	b.n	800420c <HAL_I2C_Master_Transmit+0x244>
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	2240      	movs	r2, #64	@ 0x40
 8004006:	2101      	movs	r1, #1
 8004008:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800400a:	f7fe fa6b 	bl	80024e4 <HAL_GetTick>
 800400e:	0003      	movs	r3, r0
 8004010:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004012:	2380      	movs	r3, #128	@ 0x80
 8004014:	0219      	lsls	r1, r3, #8
 8004016:	68f8      	ldr	r0, [r7, #12]
 8004018:	693b      	ldr	r3, [r7, #16]
 800401a:	9300      	str	r3, [sp, #0]
 800401c:	2319      	movs	r3, #25
 800401e:	2201      	movs	r2, #1
 8004020:	f000 f91e 	bl	8004260 <I2C_WaitOnFlagUntilTimeout>
 8004024:	1e03      	subs	r3, r0, #0
 8004026:	d001      	beq.n	800402c <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8004028:	2301      	movs	r3, #1
 800402a:	e0ef      	b.n	800420c <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	2241      	movs	r2, #65	@ 0x41
 8004030:	2121      	movs	r1, #33	@ 0x21
 8004032:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	2242      	movs	r2, #66	@ 0x42
 8004038:	2110      	movs	r1, #16
 800403a:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2200      	movs	r2, #0
 8004040:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	687a      	ldr	r2, [r7, #4]
 8004046:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	2208      	movs	r2, #8
 800404c:	18ba      	adds	r2, r7, r2
 800404e:	8812      	ldrh	r2, [r2, #0]
 8004050:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	2200      	movs	r2, #0
 8004056:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800405c:	b29b      	uxth	r3, r3
 800405e:	2bff      	cmp	r3, #255	@ 0xff
 8004060:	d906      	bls.n	8004070 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	22ff      	movs	r2, #255	@ 0xff
 8004066:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8004068:	2380      	movs	r3, #128	@ 0x80
 800406a:	045b      	lsls	r3, r3, #17
 800406c:	617b      	str	r3, [r7, #20]
 800406e:	e007      	b.n	8004080 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004074:	b29a      	uxth	r2, r3
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800407a:	2380      	movs	r3, #128	@ 0x80
 800407c:	049b      	lsls	r3, r3, #18
 800407e:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004084:	2b00      	cmp	r3, #0
 8004086:	d027      	beq.n	80040d8 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800408c:	781a      	ldrb	r2, [r3, #0]
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004098:	1c5a      	adds	r2, r3, #1
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040a2:	b29b      	uxth	r3, r3
 80040a4:	3b01      	subs	r3, #1
 80040a6:	b29a      	uxth	r2, r3
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040b0:	3b01      	subs	r3, #1
 80040b2:	b29a      	uxth	r2, r3
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040bc:	b2db      	uxtb	r3, r3
 80040be:	3301      	adds	r3, #1
 80040c0:	b2da      	uxtb	r2, r3
 80040c2:	697c      	ldr	r4, [r7, #20]
 80040c4:	230a      	movs	r3, #10
 80040c6:	18fb      	adds	r3, r7, r3
 80040c8:	8819      	ldrh	r1, [r3, #0]
 80040ca:	68f8      	ldr	r0, [r7, #12]
 80040cc:	4b51      	ldr	r3, [pc, #324]	@ (8004214 <HAL_I2C_Master_Transmit+0x24c>)
 80040ce:	9300      	str	r3, [sp, #0]
 80040d0:	0023      	movs	r3, r4
 80040d2:	f000 fa9f 	bl	8004614 <I2C_TransferConfig>
 80040d6:	e06f      	b.n	80041b8 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040dc:	b2da      	uxtb	r2, r3
 80040de:	697c      	ldr	r4, [r7, #20]
 80040e0:	230a      	movs	r3, #10
 80040e2:	18fb      	adds	r3, r7, r3
 80040e4:	8819      	ldrh	r1, [r3, #0]
 80040e6:	68f8      	ldr	r0, [r7, #12]
 80040e8:	4b4a      	ldr	r3, [pc, #296]	@ (8004214 <HAL_I2C_Master_Transmit+0x24c>)
 80040ea:	9300      	str	r3, [sp, #0]
 80040ec:	0023      	movs	r3, r4
 80040ee:	f000 fa91 	bl	8004614 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80040f2:	e061      	b.n	80041b8 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040f4:	693a      	ldr	r2, [r7, #16]
 80040f6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	0018      	movs	r0, r3
 80040fc:	f000 f908 	bl	8004310 <I2C_WaitOnTXISFlagUntilTimeout>
 8004100:	1e03      	subs	r3, r0, #0
 8004102:	d001      	beq.n	8004108 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	e081      	b.n	800420c <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800410c:	781a      	ldrb	r2, [r3, #0]
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004118:	1c5a      	adds	r2, r3, #1
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004122:	b29b      	uxth	r3, r3
 8004124:	3b01      	subs	r3, #1
 8004126:	b29a      	uxth	r2, r3
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004130:	3b01      	subs	r3, #1
 8004132:	b29a      	uxth	r2, r3
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800413c:	b29b      	uxth	r3, r3
 800413e:	2b00      	cmp	r3, #0
 8004140:	d03a      	beq.n	80041b8 <HAL_I2C_Master_Transmit+0x1f0>
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004146:	2b00      	cmp	r3, #0
 8004148:	d136      	bne.n	80041b8 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800414a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800414c:	68f8      	ldr	r0, [r7, #12]
 800414e:	693b      	ldr	r3, [r7, #16]
 8004150:	9300      	str	r3, [sp, #0]
 8004152:	0013      	movs	r3, r2
 8004154:	2200      	movs	r2, #0
 8004156:	2180      	movs	r1, #128	@ 0x80
 8004158:	f000 f882 	bl	8004260 <I2C_WaitOnFlagUntilTimeout>
 800415c:	1e03      	subs	r3, r0, #0
 800415e:	d001      	beq.n	8004164 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8004160:	2301      	movs	r3, #1
 8004162:	e053      	b.n	800420c <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004168:	b29b      	uxth	r3, r3
 800416a:	2bff      	cmp	r3, #255	@ 0xff
 800416c:	d911      	bls.n	8004192 <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	22ff      	movs	r2, #255	@ 0xff
 8004172:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004178:	b2da      	uxtb	r2, r3
 800417a:	2380      	movs	r3, #128	@ 0x80
 800417c:	045c      	lsls	r4, r3, #17
 800417e:	230a      	movs	r3, #10
 8004180:	18fb      	adds	r3, r7, r3
 8004182:	8819      	ldrh	r1, [r3, #0]
 8004184:	68f8      	ldr	r0, [r7, #12]
 8004186:	2300      	movs	r3, #0
 8004188:	9300      	str	r3, [sp, #0]
 800418a:	0023      	movs	r3, r4
 800418c:	f000 fa42 	bl	8004614 <I2C_TransferConfig>
 8004190:	e012      	b.n	80041b8 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004196:	b29a      	uxth	r2, r3
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041a0:	b2da      	uxtb	r2, r3
 80041a2:	2380      	movs	r3, #128	@ 0x80
 80041a4:	049c      	lsls	r4, r3, #18
 80041a6:	230a      	movs	r3, #10
 80041a8:	18fb      	adds	r3, r7, r3
 80041aa:	8819      	ldrh	r1, [r3, #0]
 80041ac:	68f8      	ldr	r0, [r7, #12]
 80041ae:	2300      	movs	r3, #0
 80041b0:	9300      	str	r3, [sp, #0]
 80041b2:	0023      	movs	r3, r4
 80041b4:	f000 fa2e 	bl	8004614 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041bc:	b29b      	uxth	r3, r3
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d198      	bne.n	80040f4 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80041c2:	693a      	ldr	r2, [r7, #16]
 80041c4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	0018      	movs	r0, r3
 80041ca:	f000 f8e7 	bl	800439c <I2C_WaitOnSTOPFlagUntilTimeout>
 80041ce:	1e03      	subs	r3, r0, #0
 80041d0:	d001      	beq.n	80041d6 <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 80041d2:	2301      	movs	r3, #1
 80041d4:	e01a      	b.n	800420c <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	2220      	movs	r2, #32
 80041dc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	685a      	ldr	r2, [r3, #4]
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	490b      	ldr	r1, [pc, #44]	@ (8004218 <HAL_I2C_Master_Transmit+0x250>)
 80041ea:	400a      	ands	r2, r1
 80041ec:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	2241      	movs	r2, #65	@ 0x41
 80041f2:	2120      	movs	r1, #32
 80041f4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	2242      	movs	r2, #66	@ 0x42
 80041fa:	2100      	movs	r1, #0
 80041fc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	2240      	movs	r2, #64	@ 0x40
 8004202:	2100      	movs	r1, #0
 8004204:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004206:	2300      	movs	r3, #0
 8004208:	e000      	b.n	800420c <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 800420a:	2302      	movs	r3, #2
  }
}
 800420c:	0018      	movs	r0, r3
 800420e:	46bd      	mov	sp, r7
 8004210:	b007      	add	sp, #28
 8004212:	bd90      	pop	{r4, r7, pc}
 8004214:	80002000 	.word	0x80002000
 8004218:	fe00e800 	.word	0xfe00e800

0800421c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b082      	sub	sp, #8
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	699b      	ldr	r3, [r3, #24]
 800422a:	2202      	movs	r2, #2
 800422c:	4013      	ands	r3, r2
 800422e:	2b02      	cmp	r3, #2
 8004230:	d103      	bne.n	800423a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	2200      	movs	r2, #0
 8004238:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	699b      	ldr	r3, [r3, #24]
 8004240:	2201      	movs	r2, #1
 8004242:	4013      	ands	r3, r2
 8004244:	2b01      	cmp	r3, #1
 8004246:	d007      	beq.n	8004258 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	699a      	ldr	r2, [r3, #24]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	2101      	movs	r1, #1
 8004254:	430a      	orrs	r2, r1
 8004256:	619a      	str	r2, [r3, #24]
  }
}
 8004258:	46c0      	nop			@ (mov r8, r8)
 800425a:	46bd      	mov	sp, r7
 800425c:	b002      	add	sp, #8
 800425e:	bd80      	pop	{r7, pc}

08004260 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b084      	sub	sp, #16
 8004264:	af00      	add	r7, sp, #0
 8004266:	60f8      	str	r0, [r7, #12]
 8004268:	60b9      	str	r1, [r7, #8]
 800426a:	603b      	str	r3, [r7, #0]
 800426c:	1dfb      	adds	r3, r7, #7
 800426e:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004270:	e03a      	b.n	80042e8 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004272:	69ba      	ldr	r2, [r7, #24]
 8004274:	6839      	ldr	r1, [r7, #0]
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	0018      	movs	r0, r3
 800427a:	f000 f8d3 	bl	8004424 <I2C_IsErrorOccurred>
 800427e:	1e03      	subs	r3, r0, #0
 8004280:	d001      	beq.n	8004286 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004282:	2301      	movs	r3, #1
 8004284:	e040      	b.n	8004308 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	3301      	adds	r3, #1
 800428a:	d02d      	beq.n	80042e8 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800428c:	f7fe f92a 	bl	80024e4 <HAL_GetTick>
 8004290:	0002      	movs	r2, r0
 8004292:	69bb      	ldr	r3, [r7, #24]
 8004294:	1ad3      	subs	r3, r2, r3
 8004296:	683a      	ldr	r2, [r7, #0]
 8004298:	429a      	cmp	r2, r3
 800429a:	d302      	bcc.n	80042a2 <I2C_WaitOnFlagUntilTimeout+0x42>
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d122      	bne.n	80042e8 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	699b      	ldr	r3, [r3, #24]
 80042a8:	68ba      	ldr	r2, [r7, #8]
 80042aa:	4013      	ands	r3, r2
 80042ac:	68ba      	ldr	r2, [r7, #8]
 80042ae:	1ad3      	subs	r3, r2, r3
 80042b0:	425a      	negs	r2, r3
 80042b2:	4153      	adcs	r3, r2
 80042b4:	b2db      	uxtb	r3, r3
 80042b6:	001a      	movs	r2, r3
 80042b8:	1dfb      	adds	r3, r7, #7
 80042ba:	781b      	ldrb	r3, [r3, #0]
 80042bc:	429a      	cmp	r2, r3
 80042be:	d113      	bne.n	80042e8 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042c4:	2220      	movs	r2, #32
 80042c6:	431a      	orrs	r2, r3
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2241      	movs	r2, #65	@ 0x41
 80042d0:	2120      	movs	r1, #32
 80042d2:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2242      	movs	r2, #66	@ 0x42
 80042d8:	2100      	movs	r1, #0
 80042da:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	2240      	movs	r2, #64	@ 0x40
 80042e0:	2100      	movs	r1, #0
 80042e2:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 80042e4:	2301      	movs	r3, #1
 80042e6:	e00f      	b.n	8004308 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	699b      	ldr	r3, [r3, #24]
 80042ee:	68ba      	ldr	r2, [r7, #8]
 80042f0:	4013      	ands	r3, r2
 80042f2:	68ba      	ldr	r2, [r7, #8]
 80042f4:	1ad3      	subs	r3, r2, r3
 80042f6:	425a      	negs	r2, r3
 80042f8:	4153      	adcs	r3, r2
 80042fa:	b2db      	uxtb	r3, r3
 80042fc:	001a      	movs	r2, r3
 80042fe:	1dfb      	adds	r3, r7, #7
 8004300:	781b      	ldrb	r3, [r3, #0]
 8004302:	429a      	cmp	r2, r3
 8004304:	d0b5      	beq.n	8004272 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004306:	2300      	movs	r3, #0
}
 8004308:	0018      	movs	r0, r3
 800430a:	46bd      	mov	sp, r7
 800430c:	b004      	add	sp, #16
 800430e:	bd80      	pop	{r7, pc}

08004310 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b084      	sub	sp, #16
 8004314:	af00      	add	r7, sp, #0
 8004316:	60f8      	str	r0, [r7, #12]
 8004318:	60b9      	str	r1, [r7, #8]
 800431a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800431c:	e032      	b.n	8004384 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800431e:	687a      	ldr	r2, [r7, #4]
 8004320:	68b9      	ldr	r1, [r7, #8]
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	0018      	movs	r0, r3
 8004326:	f000 f87d 	bl	8004424 <I2C_IsErrorOccurred>
 800432a:	1e03      	subs	r3, r0, #0
 800432c:	d001      	beq.n	8004332 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800432e:	2301      	movs	r3, #1
 8004330:	e030      	b.n	8004394 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004332:	68bb      	ldr	r3, [r7, #8]
 8004334:	3301      	adds	r3, #1
 8004336:	d025      	beq.n	8004384 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004338:	f7fe f8d4 	bl	80024e4 <HAL_GetTick>
 800433c:	0002      	movs	r2, r0
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	1ad3      	subs	r3, r2, r3
 8004342:	68ba      	ldr	r2, [r7, #8]
 8004344:	429a      	cmp	r2, r3
 8004346:	d302      	bcc.n	800434e <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d11a      	bne.n	8004384 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	699b      	ldr	r3, [r3, #24]
 8004354:	2202      	movs	r2, #2
 8004356:	4013      	ands	r3, r2
 8004358:	2b02      	cmp	r3, #2
 800435a:	d013      	beq.n	8004384 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004360:	2220      	movs	r2, #32
 8004362:	431a      	orrs	r2, r3
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2241      	movs	r2, #65	@ 0x41
 800436c:	2120      	movs	r1, #32
 800436e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	2242      	movs	r2, #66	@ 0x42
 8004374:	2100      	movs	r1, #0
 8004376:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	2240      	movs	r2, #64	@ 0x40
 800437c:	2100      	movs	r1, #0
 800437e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004380:	2301      	movs	r3, #1
 8004382:	e007      	b.n	8004394 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	699b      	ldr	r3, [r3, #24]
 800438a:	2202      	movs	r2, #2
 800438c:	4013      	ands	r3, r2
 800438e:	2b02      	cmp	r3, #2
 8004390:	d1c5      	bne.n	800431e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004392:	2300      	movs	r3, #0
}
 8004394:	0018      	movs	r0, r3
 8004396:	46bd      	mov	sp, r7
 8004398:	b004      	add	sp, #16
 800439a:	bd80      	pop	{r7, pc}

0800439c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b084      	sub	sp, #16
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	60f8      	str	r0, [r7, #12]
 80043a4:	60b9      	str	r1, [r7, #8]
 80043a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80043a8:	e02f      	b.n	800440a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80043aa:	687a      	ldr	r2, [r7, #4]
 80043ac:	68b9      	ldr	r1, [r7, #8]
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	0018      	movs	r0, r3
 80043b2:	f000 f837 	bl	8004424 <I2C_IsErrorOccurred>
 80043b6:	1e03      	subs	r3, r0, #0
 80043b8:	d001      	beq.n	80043be <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e02d      	b.n	800441a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043be:	f7fe f891 	bl	80024e4 <HAL_GetTick>
 80043c2:	0002      	movs	r2, r0
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	1ad3      	subs	r3, r2, r3
 80043c8:	68ba      	ldr	r2, [r7, #8]
 80043ca:	429a      	cmp	r2, r3
 80043cc:	d302      	bcc.n	80043d4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d11a      	bne.n	800440a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	699b      	ldr	r3, [r3, #24]
 80043da:	2220      	movs	r2, #32
 80043dc:	4013      	ands	r3, r2
 80043de:	2b20      	cmp	r3, #32
 80043e0:	d013      	beq.n	800440a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043e6:	2220      	movs	r2, #32
 80043e8:	431a      	orrs	r2, r3
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2241      	movs	r2, #65	@ 0x41
 80043f2:	2120      	movs	r1, #32
 80043f4:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	2242      	movs	r2, #66	@ 0x42
 80043fa:	2100      	movs	r1, #0
 80043fc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	2240      	movs	r2, #64	@ 0x40
 8004402:	2100      	movs	r1, #0
 8004404:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	e007      	b.n	800441a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	699b      	ldr	r3, [r3, #24]
 8004410:	2220      	movs	r2, #32
 8004412:	4013      	ands	r3, r2
 8004414:	2b20      	cmp	r3, #32
 8004416:	d1c8      	bne.n	80043aa <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004418:	2300      	movs	r3, #0
}
 800441a:	0018      	movs	r0, r3
 800441c:	46bd      	mov	sp, r7
 800441e:	b004      	add	sp, #16
 8004420:	bd80      	pop	{r7, pc}
	...

08004424 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b08a      	sub	sp, #40	@ 0x28
 8004428:	af00      	add	r7, sp, #0
 800442a:	60f8      	str	r0, [r7, #12]
 800442c:	60b9      	str	r1, [r7, #8]
 800442e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004430:	2327      	movs	r3, #39	@ 0x27
 8004432:	18fb      	adds	r3, r7, r3
 8004434:	2200      	movs	r2, #0
 8004436:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	699b      	ldr	r3, [r3, #24]
 800443e:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004440:	2300      	movs	r3, #0
 8004442:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004448:	69bb      	ldr	r3, [r7, #24]
 800444a:	2210      	movs	r2, #16
 800444c:	4013      	ands	r3, r2
 800444e:	d100      	bne.n	8004452 <I2C_IsErrorOccurred+0x2e>
 8004450:	e079      	b.n	8004546 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	2210      	movs	r2, #16
 8004458:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800445a:	e057      	b.n	800450c <I2C_IsErrorOccurred+0xe8>
 800445c:	2227      	movs	r2, #39	@ 0x27
 800445e:	18bb      	adds	r3, r7, r2
 8004460:	18ba      	adds	r2, r7, r2
 8004462:	7812      	ldrb	r2, [r2, #0]
 8004464:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004466:	68bb      	ldr	r3, [r7, #8]
 8004468:	3301      	adds	r3, #1
 800446a:	d04f      	beq.n	800450c <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800446c:	f7fe f83a 	bl	80024e4 <HAL_GetTick>
 8004470:	0002      	movs	r2, r0
 8004472:	69fb      	ldr	r3, [r7, #28]
 8004474:	1ad3      	subs	r3, r2, r3
 8004476:	68ba      	ldr	r2, [r7, #8]
 8004478:	429a      	cmp	r2, r3
 800447a:	d302      	bcc.n	8004482 <I2C_IsErrorOccurred+0x5e>
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d144      	bne.n	800450c <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	685a      	ldr	r2, [r3, #4]
 8004488:	2380      	movs	r3, #128	@ 0x80
 800448a:	01db      	lsls	r3, r3, #7
 800448c:	4013      	ands	r3, r2
 800448e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004490:	2013      	movs	r0, #19
 8004492:	183b      	adds	r3, r7, r0
 8004494:	68fa      	ldr	r2, [r7, #12]
 8004496:	2142      	movs	r1, #66	@ 0x42
 8004498:	5c52      	ldrb	r2, [r2, r1]
 800449a:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	699a      	ldr	r2, [r3, #24]
 80044a2:	2380      	movs	r3, #128	@ 0x80
 80044a4:	021b      	lsls	r3, r3, #8
 80044a6:	401a      	ands	r2, r3
 80044a8:	2380      	movs	r3, #128	@ 0x80
 80044aa:	021b      	lsls	r3, r3, #8
 80044ac:	429a      	cmp	r2, r3
 80044ae:	d126      	bne.n	80044fe <I2C_IsErrorOccurred+0xda>
 80044b0:	697a      	ldr	r2, [r7, #20]
 80044b2:	2380      	movs	r3, #128	@ 0x80
 80044b4:	01db      	lsls	r3, r3, #7
 80044b6:	429a      	cmp	r2, r3
 80044b8:	d021      	beq.n	80044fe <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 80044ba:	183b      	adds	r3, r7, r0
 80044bc:	781b      	ldrb	r3, [r3, #0]
 80044be:	2b20      	cmp	r3, #32
 80044c0:	d01d      	beq.n	80044fe <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	685a      	ldr	r2, [r3, #4]
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	2180      	movs	r1, #128	@ 0x80
 80044ce:	01c9      	lsls	r1, r1, #7
 80044d0:	430a      	orrs	r2, r1
 80044d2:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80044d4:	f7fe f806 	bl	80024e4 <HAL_GetTick>
 80044d8:	0003      	movs	r3, r0
 80044da:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80044dc:	e00f      	b.n	80044fe <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80044de:	f7fe f801 	bl	80024e4 <HAL_GetTick>
 80044e2:	0002      	movs	r2, r0
 80044e4:	69fb      	ldr	r3, [r7, #28]
 80044e6:	1ad3      	subs	r3, r2, r3
 80044e8:	2b19      	cmp	r3, #25
 80044ea:	d908      	bls.n	80044fe <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80044ec:	6a3b      	ldr	r3, [r7, #32]
 80044ee:	2220      	movs	r2, #32
 80044f0:	4313      	orrs	r3, r2
 80044f2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80044f4:	2327      	movs	r3, #39	@ 0x27
 80044f6:	18fb      	adds	r3, r7, r3
 80044f8:	2201      	movs	r2, #1
 80044fa:	701a      	strb	r2, [r3, #0]

              break;
 80044fc:	e006      	b.n	800450c <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	699b      	ldr	r3, [r3, #24]
 8004504:	2220      	movs	r2, #32
 8004506:	4013      	ands	r3, r2
 8004508:	2b20      	cmp	r3, #32
 800450a:	d1e8      	bne.n	80044de <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	699b      	ldr	r3, [r3, #24]
 8004512:	2220      	movs	r2, #32
 8004514:	4013      	ands	r3, r2
 8004516:	2b20      	cmp	r3, #32
 8004518:	d004      	beq.n	8004524 <I2C_IsErrorOccurred+0x100>
 800451a:	2327      	movs	r3, #39	@ 0x27
 800451c:	18fb      	adds	r3, r7, r3
 800451e:	781b      	ldrb	r3, [r3, #0]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d09b      	beq.n	800445c <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004524:	2327      	movs	r3, #39	@ 0x27
 8004526:	18fb      	adds	r3, r7, r3
 8004528:	781b      	ldrb	r3, [r3, #0]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d103      	bne.n	8004536 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	2220      	movs	r2, #32
 8004534:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004536:	6a3b      	ldr	r3, [r7, #32]
 8004538:	2204      	movs	r2, #4
 800453a:	4313      	orrs	r3, r2
 800453c:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800453e:	2327      	movs	r3, #39	@ 0x27
 8004540:	18fb      	adds	r3, r7, r3
 8004542:	2201      	movs	r2, #1
 8004544:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	699b      	ldr	r3, [r3, #24]
 800454c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800454e:	69ba      	ldr	r2, [r7, #24]
 8004550:	2380      	movs	r3, #128	@ 0x80
 8004552:	005b      	lsls	r3, r3, #1
 8004554:	4013      	ands	r3, r2
 8004556:	d00c      	beq.n	8004572 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004558:	6a3b      	ldr	r3, [r7, #32]
 800455a:	2201      	movs	r2, #1
 800455c:	4313      	orrs	r3, r2
 800455e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	2280      	movs	r2, #128	@ 0x80
 8004566:	0052      	lsls	r2, r2, #1
 8004568:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800456a:	2327      	movs	r3, #39	@ 0x27
 800456c:	18fb      	adds	r3, r7, r3
 800456e:	2201      	movs	r2, #1
 8004570:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004572:	69ba      	ldr	r2, [r7, #24]
 8004574:	2380      	movs	r3, #128	@ 0x80
 8004576:	00db      	lsls	r3, r3, #3
 8004578:	4013      	ands	r3, r2
 800457a:	d00c      	beq.n	8004596 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800457c:	6a3b      	ldr	r3, [r7, #32]
 800457e:	2208      	movs	r2, #8
 8004580:	4313      	orrs	r3, r2
 8004582:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	2280      	movs	r2, #128	@ 0x80
 800458a:	00d2      	lsls	r2, r2, #3
 800458c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800458e:	2327      	movs	r3, #39	@ 0x27
 8004590:	18fb      	adds	r3, r7, r3
 8004592:	2201      	movs	r2, #1
 8004594:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004596:	69ba      	ldr	r2, [r7, #24]
 8004598:	2380      	movs	r3, #128	@ 0x80
 800459a:	009b      	lsls	r3, r3, #2
 800459c:	4013      	ands	r3, r2
 800459e:	d00c      	beq.n	80045ba <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80045a0:	6a3b      	ldr	r3, [r7, #32]
 80045a2:	2202      	movs	r2, #2
 80045a4:	4313      	orrs	r3, r2
 80045a6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	2280      	movs	r2, #128	@ 0x80
 80045ae:	0092      	lsls	r2, r2, #2
 80045b0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80045b2:	2327      	movs	r3, #39	@ 0x27
 80045b4:	18fb      	adds	r3, r7, r3
 80045b6:	2201      	movs	r2, #1
 80045b8:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 80045ba:	2327      	movs	r3, #39	@ 0x27
 80045bc:	18fb      	adds	r3, r7, r3
 80045be:	781b      	ldrb	r3, [r3, #0]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d01d      	beq.n	8004600 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	0018      	movs	r0, r3
 80045c8:	f7ff fe28 	bl	800421c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	685a      	ldr	r2, [r3, #4]
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	490e      	ldr	r1, [pc, #56]	@ (8004610 <I2C_IsErrorOccurred+0x1ec>)
 80045d8:	400a      	ands	r2, r1
 80045da:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80045e0:	6a3b      	ldr	r3, [r7, #32]
 80045e2:	431a      	orrs	r2, r3
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	2241      	movs	r2, #65	@ 0x41
 80045ec:	2120      	movs	r1, #32
 80045ee:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2242      	movs	r2, #66	@ 0x42
 80045f4:	2100      	movs	r1, #0
 80045f6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	2240      	movs	r2, #64	@ 0x40
 80045fc:	2100      	movs	r1, #0
 80045fe:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8004600:	2327      	movs	r3, #39	@ 0x27
 8004602:	18fb      	adds	r3, r7, r3
 8004604:	781b      	ldrb	r3, [r3, #0]
}
 8004606:	0018      	movs	r0, r3
 8004608:	46bd      	mov	sp, r7
 800460a:	b00a      	add	sp, #40	@ 0x28
 800460c:	bd80      	pop	{r7, pc}
 800460e:	46c0      	nop			@ (mov r8, r8)
 8004610:	fe00e800 	.word	0xfe00e800

08004614 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004614:	b590      	push	{r4, r7, lr}
 8004616:	b087      	sub	sp, #28
 8004618:	af00      	add	r7, sp, #0
 800461a:	60f8      	str	r0, [r7, #12]
 800461c:	0008      	movs	r0, r1
 800461e:	0011      	movs	r1, r2
 8004620:	607b      	str	r3, [r7, #4]
 8004622:	240a      	movs	r4, #10
 8004624:	193b      	adds	r3, r7, r4
 8004626:	1c02      	adds	r2, r0, #0
 8004628:	801a      	strh	r2, [r3, #0]
 800462a:	2009      	movs	r0, #9
 800462c:	183b      	adds	r3, r7, r0
 800462e:	1c0a      	adds	r2, r1, #0
 8004630:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004632:	193b      	adds	r3, r7, r4
 8004634:	881b      	ldrh	r3, [r3, #0]
 8004636:	059b      	lsls	r3, r3, #22
 8004638:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800463a:	183b      	adds	r3, r7, r0
 800463c:	781b      	ldrb	r3, [r3, #0]
 800463e:	0419      	lsls	r1, r3, #16
 8004640:	23ff      	movs	r3, #255	@ 0xff
 8004642:	041b      	lsls	r3, r3, #16
 8004644:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004646:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800464c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800464e:	4313      	orrs	r3, r2
 8004650:	005b      	lsls	r3, r3, #1
 8004652:	085b      	lsrs	r3, r3, #1
 8004654:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800465e:	0d51      	lsrs	r1, r2, #21
 8004660:	2280      	movs	r2, #128	@ 0x80
 8004662:	00d2      	lsls	r2, r2, #3
 8004664:	400a      	ands	r2, r1
 8004666:	4907      	ldr	r1, [pc, #28]	@ (8004684 <I2C_TransferConfig+0x70>)
 8004668:	430a      	orrs	r2, r1
 800466a:	43d2      	mvns	r2, r2
 800466c:	401a      	ands	r2, r3
 800466e:	0011      	movs	r1, r2
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	697a      	ldr	r2, [r7, #20]
 8004676:	430a      	orrs	r2, r1
 8004678:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800467a:	46c0      	nop			@ (mov r8, r8)
 800467c:	46bd      	mov	sp, r7
 800467e:	b007      	add	sp, #28
 8004680:	bd90      	pop	{r4, r7, pc}
 8004682:	46c0      	nop			@ (mov r8, r8)
 8004684:	03ff63ff 	.word	0x03ff63ff

08004688 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b082      	sub	sp, #8
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
 8004690:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2241      	movs	r2, #65	@ 0x41
 8004696:	5c9b      	ldrb	r3, [r3, r2]
 8004698:	b2db      	uxtb	r3, r3
 800469a:	2b20      	cmp	r3, #32
 800469c:	d138      	bne.n	8004710 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2240      	movs	r2, #64	@ 0x40
 80046a2:	5c9b      	ldrb	r3, [r3, r2]
 80046a4:	2b01      	cmp	r3, #1
 80046a6:	d101      	bne.n	80046ac <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80046a8:	2302      	movs	r3, #2
 80046aa:	e032      	b.n	8004712 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2240      	movs	r2, #64	@ 0x40
 80046b0:	2101      	movs	r1, #1
 80046b2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2241      	movs	r2, #65	@ 0x41
 80046b8:	2124      	movs	r1, #36	@ 0x24
 80046ba:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	681a      	ldr	r2, [r3, #0]
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	2101      	movs	r1, #1
 80046c8:	438a      	bics	r2, r1
 80046ca:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	681a      	ldr	r2, [r3, #0]
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4911      	ldr	r1, [pc, #68]	@ (800471c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80046d8:	400a      	ands	r2, r1
 80046da:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	6819      	ldr	r1, [r3, #0]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	683a      	ldr	r2, [r7, #0]
 80046e8:	430a      	orrs	r2, r1
 80046ea:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	681a      	ldr	r2, [r3, #0]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	2101      	movs	r1, #1
 80046f8:	430a      	orrs	r2, r1
 80046fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2241      	movs	r2, #65	@ 0x41
 8004700:	2120      	movs	r1, #32
 8004702:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2240      	movs	r2, #64	@ 0x40
 8004708:	2100      	movs	r1, #0
 800470a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800470c:	2300      	movs	r3, #0
 800470e:	e000      	b.n	8004712 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004710:	2302      	movs	r3, #2
  }
}
 8004712:	0018      	movs	r0, r3
 8004714:	46bd      	mov	sp, r7
 8004716:	b002      	add	sp, #8
 8004718:	bd80      	pop	{r7, pc}
 800471a:	46c0      	nop			@ (mov r8, r8)
 800471c:	ffffefff 	.word	0xffffefff

08004720 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b084      	sub	sp, #16
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
 8004728:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2241      	movs	r2, #65	@ 0x41
 800472e:	5c9b      	ldrb	r3, [r3, r2]
 8004730:	b2db      	uxtb	r3, r3
 8004732:	2b20      	cmp	r3, #32
 8004734:	d139      	bne.n	80047aa <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2240      	movs	r2, #64	@ 0x40
 800473a:	5c9b      	ldrb	r3, [r3, r2]
 800473c:	2b01      	cmp	r3, #1
 800473e:	d101      	bne.n	8004744 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004740:	2302      	movs	r3, #2
 8004742:	e033      	b.n	80047ac <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2240      	movs	r2, #64	@ 0x40
 8004748:	2101      	movs	r1, #1
 800474a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2241      	movs	r2, #65	@ 0x41
 8004750:	2124      	movs	r1, #36	@ 0x24
 8004752:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	681a      	ldr	r2, [r3, #0]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	2101      	movs	r1, #1
 8004760:	438a      	bics	r2, r1
 8004762:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	4a11      	ldr	r2, [pc, #68]	@ (80047b4 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8004770:	4013      	ands	r3, r2
 8004772:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	021b      	lsls	r3, r3, #8
 8004778:	68fa      	ldr	r2, [r7, #12]
 800477a:	4313      	orrs	r3, r2
 800477c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	68fa      	ldr	r2, [r7, #12]
 8004784:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	2101      	movs	r1, #1
 8004792:	430a      	orrs	r2, r1
 8004794:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2241      	movs	r2, #65	@ 0x41
 800479a:	2120      	movs	r1, #32
 800479c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2240      	movs	r2, #64	@ 0x40
 80047a2:	2100      	movs	r1, #0
 80047a4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80047a6:	2300      	movs	r3, #0
 80047a8:	e000      	b.n	80047ac <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80047aa:	2302      	movs	r3, #2
  }
}
 80047ac:	0018      	movs	r0, r3
 80047ae:	46bd      	mov	sp, r7
 80047b0:	b004      	add	sp, #16
 80047b2:	bd80      	pop	{r7, pc}
 80047b4:	fffff0ff 	.word	0xfffff0ff

080047b8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b084      	sub	sp, #16
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80047c0:	4b19      	ldr	r3, [pc, #100]	@ (8004828 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a19      	ldr	r2, [pc, #100]	@ (800482c <HAL_PWREx_ControlVoltageScaling+0x74>)
 80047c6:	4013      	ands	r3, r2
 80047c8:	0019      	movs	r1, r3
 80047ca:	4b17      	ldr	r3, [pc, #92]	@ (8004828 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80047cc:	687a      	ldr	r2, [r7, #4]
 80047ce:	430a      	orrs	r2, r1
 80047d0:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80047d2:	687a      	ldr	r2, [r7, #4]
 80047d4:	2380      	movs	r3, #128	@ 0x80
 80047d6:	009b      	lsls	r3, r3, #2
 80047d8:	429a      	cmp	r2, r3
 80047da:	d11f      	bne.n	800481c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80047dc:	4b14      	ldr	r3, [pc, #80]	@ (8004830 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80047de:	681a      	ldr	r2, [r3, #0]
 80047e0:	0013      	movs	r3, r2
 80047e2:	005b      	lsls	r3, r3, #1
 80047e4:	189b      	adds	r3, r3, r2
 80047e6:	005b      	lsls	r3, r3, #1
 80047e8:	4912      	ldr	r1, [pc, #72]	@ (8004834 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80047ea:	0018      	movs	r0, r3
 80047ec:	f7fb fc8c 	bl	8000108 <__udivsi3>
 80047f0:	0003      	movs	r3, r0
 80047f2:	3301      	adds	r3, #1
 80047f4:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80047f6:	e008      	b.n	800480a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d003      	beq.n	8004806 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	3b01      	subs	r3, #1
 8004802:	60fb      	str	r3, [r7, #12]
 8004804:	e001      	b.n	800480a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8004806:	2303      	movs	r3, #3
 8004808:	e009      	b.n	800481e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800480a:	4b07      	ldr	r3, [pc, #28]	@ (8004828 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800480c:	695a      	ldr	r2, [r3, #20]
 800480e:	2380      	movs	r3, #128	@ 0x80
 8004810:	00db      	lsls	r3, r3, #3
 8004812:	401a      	ands	r2, r3
 8004814:	2380      	movs	r3, #128	@ 0x80
 8004816:	00db      	lsls	r3, r3, #3
 8004818:	429a      	cmp	r2, r3
 800481a:	d0ed      	beq.n	80047f8 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800481c:	2300      	movs	r3, #0
}
 800481e:	0018      	movs	r0, r3
 8004820:	46bd      	mov	sp, r7
 8004822:	b004      	add	sp, #16
 8004824:	bd80      	pop	{r7, pc}
 8004826:	46c0      	nop			@ (mov r8, r8)
 8004828:	40007000 	.word	0x40007000
 800482c:	fffff9ff 	.word	0xfffff9ff
 8004830:	20000000 	.word	0x20000000
 8004834:	000f4240 	.word	0x000f4240

08004838 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800483c:	4b03      	ldr	r3, [pc, #12]	@ (800484c <LL_RCC_GetAPB1Prescaler+0x14>)
 800483e:	689a      	ldr	r2, [r3, #8]
 8004840:	23e0      	movs	r3, #224	@ 0xe0
 8004842:	01db      	lsls	r3, r3, #7
 8004844:	4013      	ands	r3, r2
}
 8004846:	0018      	movs	r0, r3
 8004848:	46bd      	mov	sp, r7
 800484a:	bd80      	pop	{r7, pc}
 800484c:	40021000 	.word	0x40021000

08004850 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b088      	sub	sp, #32
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d101      	bne.n	8004862 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	e2fe      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	2201      	movs	r2, #1
 8004868:	4013      	ands	r3, r2
 800486a:	d100      	bne.n	800486e <HAL_RCC_OscConfig+0x1e>
 800486c:	e07c      	b.n	8004968 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800486e:	4bc3      	ldr	r3, [pc, #780]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 8004870:	689b      	ldr	r3, [r3, #8]
 8004872:	2238      	movs	r2, #56	@ 0x38
 8004874:	4013      	ands	r3, r2
 8004876:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004878:	4bc0      	ldr	r3, [pc, #768]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 800487a:	68db      	ldr	r3, [r3, #12]
 800487c:	2203      	movs	r2, #3
 800487e:	4013      	ands	r3, r2
 8004880:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8004882:	69bb      	ldr	r3, [r7, #24]
 8004884:	2b10      	cmp	r3, #16
 8004886:	d102      	bne.n	800488e <HAL_RCC_OscConfig+0x3e>
 8004888:	697b      	ldr	r3, [r7, #20]
 800488a:	2b03      	cmp	r3, #3
 800488c:	d002      	beq.n	8004894 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800488e:	69bb      	ldr	r3, [r7, #24]
 8004890:	2b08      	cmp	r3, #8
 8004892:	d10b      	bne.n	80048ac <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004894:	4bb9      	ldr	r3, [pc, #740]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	2380      	movs	r3, #128	@ 0x80
 800489a:	029b      	lsls	r3, r3, #10
 800489c:	4013      	ands	r3, r2
 800489e:	d062      	beq.n	8004966 <HAL_RCC_OscConfig+0x116>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d15e      	bne.n	8004966 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80048a8:	2301      	movs	r3, #1
 80048aa:	e2d9      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	685a      	ldr	r2, [r3, #4]
 80048b0:	2380      	movs	r3, #128	@ 0x80
 80048b2:	025b      	lsls	r3, r3, #9
 80048b4:	429a      	cmp	r2, r3
 80048b6:	d107      	bne.n	80048c8 <HAL_RCC_OscConfig+0x78>
 80048b8:	4bb0      	ldr	r3, [pc, #704]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 80048ba:	681a      	ldr	r2, [r3, #0]
 80048bc:	4baf      	ldr	r3, [pc, #700]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 80048be:	2180      	movs	r1, #128	@ 0x80
 80048c0:	0249      	lsls	r1, r1, #9
 80048c2:	430a      	orrs	r2, r1
 80048c4:	601a      	str	r2, [r3, #0]
 80048c6:	e020      	b.n	800490a <HAL_RCC_OscConfig+0xba>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	685a      	ldr	r2, [r3, #4]
 80048cc:	23a0      	movs	r3, #160	@ 0xa0
 80048ce:	02db      	lsls	r3, r3, #11
 80048d0:	429a      	cmp	r2, r3
 80048d2:	d10e      	bne.n	80048f2 <HAL_RCC_OscConfig+0xa2>
 80048d4:	4ba9      	ldr	r3, [pc, #676]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	4ba8      	ldr	r3, [pc, #672]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 80048da:	2180      	movs	r1, #128	@ 0x80
 80048dc:	02c9      	lsls	r1, r1, #11
 80048de:	430a      	orrs	r2, r1
 80048e0:	601a      	str	r2, [r3, #0]
 80048e2:	4ba6      	ldr	r3, [pc, #664]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 80048e4:	681a      	ldr	r2, [r3, #0]
 80048e6:	4ba5      	ldr	r3, [pc, #660]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 80048e8:	2180      	movs	r1, #128	@ 0x80
 80048ea:	0249      	lsls	r1, r1, #9
 80048ec:	430a      	orrs	r2, r1
 80048ee:	601a      	str	r2, [r3, #0]
 80048f0:	e00b      	b.n	800490a <HAL_RCC_OscConfig+0xba>
 80048f2:	4ba2      	ldr	r3, [pc, #648]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	4ba1      	ldr	r3, [pc, #644]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 80048f8:	49a1      	ldr	r1, [pc, #644]	@ (8004b80 <HAL_RCC_OscConfig+0x330>)
 80048fa:	400a      	ands	r2, r1
 80048fc:	601a      	str	r2, [r3, #0]
 80048fe:	4b9f      	ldr	r3, [pc, #636]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	4b9e      	ldr	r3, [pc, #632]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 8004904:	499f      	ldr	r1, [pc, #636]	@ (8004b84 <HAL_RCC_OscConfig+0x334>)
 8004906:	400a      	ands	r2, r1
 8004908:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d014      	beq.n	800493c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004912:	f7fd fde7 	bl	80024e4 <HAL_GetTick>
 8004916:	0003      	movs	r3, r0
 8004918:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800491a:	e008      	b.n	800492e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800491c:	f7fd fde2 	bl	80024e4 <HAL_GetTick>
 8004920:	0002      	movs	r2, r0
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	1ad3      	subs	r3, r2, r3
 8004926:	2b64      	cmp	r3, #100	@ 0x64
 8004928:	d901      	bls.n	800492e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800492a:	2303      	movs	r3, #3
 800492c:	e298      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800492e:	4b93      	ldr	r3, [pc, #588]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 8004930:	681a      	ldr	r2, [r3, #0]
 8004932:	2380      	movs	r3, #128	@ 0x80
 8004934:	029b      	lsls	r3, r3, #10
 8004936:	4013      	ands	r3, r2
 8004938:	d0f0      	beq.n	800491c <HAL_RCC_OscConfig+0xcc>
 800493a:	e015      	b.n	8004968 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800493c:	f7fd fdd2 	bl	80024e4 <HAL_GetTick>
 8004940:	0003      	movs	r3, r0
 8004942:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004944:	e008      	b.n	8004958 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004946:	f7fd fdcd 	bl	80024e4 <HAL_GetTick>
 800494a:	0002      	movs	r2, r0
 800494c:	693b      	ldr	r3, [r7, #16]
 800494e:	1ad3      	subs	r3, r2, r3
 8004950:	2b64      	cmp	r3, #100	@ 0x64
 8004952:	d901      	bls.n	8004958 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8004954:	2303      	movs	r3, #3
 8004956:	e283      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004958:	4b88      	ldr	r3, [pc, #544]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 800495a:	681a      	ldr	r2, [r3, #0]
 800495c:	2380      	movs	r3, #128	@ 0x80
 800495e:	029b      	lsls	r3, r3, #10
 8004960:	4013      	ands	r3, r2
 8004962:	d1f0      	bne.n	8004946 <HAL_RCC_OscConfig+0xf6>
 8004964:	e000      	b.n	8004968 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004966:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	2202      	movs	r2, #2
 800496e:	4013      	ands	r3, r2
 8004970:	d100      	bne.n	8004974 <HAL_RCC_OscConfig+0x124>
 8004972:	e099      	b.n	8004aa8 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004974:	4b81      	ldr	r3, [pc, #516]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 8004976:	689b      	ldr	r3, [r3, #8]
 8004978:	2238      	movs	r2, #56	@ 0x38
 800497a:	4013      	ands	r3, r2
 800497c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800497e:	4b7f      	ldr	r3, [pc, #508]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 8004980:	68db      	ldr	r3, [r3, #12]
 8004982:	2203      	movs	r2, #3
 8004984:	4013      	ands	r3, r2
 8004986:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8004988:	69bb      	ldr	r3, [r7, #24]
 800498a:	2b10      	cmp	r3, #16
 800498c:	d102      	bne.n	8004994 <HAL_RCC_OscConfig+0x144>
 800498e:	697b      	ldr	r3, [r7, #20]
 8004990:	2b02      	cmp	r3, #2
 8004992:	d002      	beq.n	800499a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8004994:	69bb      	ldr	r3, [r7, #24]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d135      	bne.n	8004a06 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800499a:	4b78      	ldr	r3, [pc, #480]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 800499c:	681a      	ldr	r2, [r3, #0]
 800499e:	2380      	movs	r3, #128	@ 0x80
 80049a0:	00db      	lsls	r3, r3, #3
 80049a2:	4013      	ands	r3, r2
 80049a4:	d005      	beq.n	80049b2 <HAL_RCC_OscConfig+0x162>
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	68db      	ldr	r3, [r3, #12]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d101      	bne.n	80049b2 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80049ae:	2301      	movs	r3, #1
 80049b0:	e256      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049b2:	4b72      	ldr	r3, [pc, #456]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 80049b4:	685b      	ldr	r3, [r3, #4]
 80049b6:	4a74      	ldr	r2, [pc, #464]	@ (8004b88 <HAL_RCC_OscConfig+0x338>)
 80049b8:	4013      	ands	r3, r2
 80049ba:	0019      	movs	r1, r3
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	695b      	ldr	r3, [r3, #20]
 80049c0:	021a      	lsls	r2, r3, #8
 80049c2:	4b6e      	ldr	r3, [pc, #440]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 80049c4:	430a      	orrs	r2, r1
 80049c6:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80049c8:	69bb      	ldr	r3, [r7, #24]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d112      	bne.n	80049f4 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80049ce:	4b6b      	ldr	r3, [pc, #428]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4a6e      	ldr	r2, [pc, #440]	@ (8004b8c <HAL_RCC_OscConfig+0x33c>)
 80049d4:	4013      	ands	r3, r2
 80049d6:	0019      	movs	r1, r3
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	691a      	ldr	r2, [r3, #16]
 80049dc:	4b67      	ldr	r3, [pc, #412]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 80049de:	430a      	orrs	r2, r1
 80049e0:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80049e2:	4b66      	ldr	r3, [pc, #408]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	0adb      	lsrs	r3, r3, #11
 80049e8:	2207      	movs	r2, #7
 80049ea:	4013      	ands	r3, r2
 80049ec:	4a68      	ldr	r2, [pc, #416]	@ (8004b90 <HAL_RCC_OscConfig+0x340>)
 80049ee:	40da      	lsrs	r2, r3
 80049f0:	4b68      	ldr	r3, [pc, #416]	@ (8004b94 <HAL_RCC_OscConfig+0x344>)
 80049f2:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80049f4:	4b68      	ldr	r3, [pc, #416]	@ (8004b98 <HAL_RCC_OscConfig+0x348>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	0018      	movs	r0, r3
 80049fa:	f7fd fc5f 	bl	80022bc <HAL_InitTick>
 80049fe:	1e03      	subs	r3, r0, #0
 8004a00:	d051      	beq.n	8004aa6 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8004a02:	2301      	movs	r3, #1
 8004a04:	e22c      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	68db      	ldr	r3, [r3, #12]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d030      	beq.n	8004a70 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004a0e:	4b5b      	ldr	r3, [pc, #364]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4a5e      	ldr	r2, [pc, #376]	@ (8004b8c <HAL_RCC_OscConfig+0x33c>)
 8004a14:	4013      	ands	r3, r2
 8004a16:	0019      	movs	r1, r3
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	691a      	ldr	r2, [r3, #16]
 8004a1c:	4b57      	ldr	r3, [pc, #348]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 8004a1e:	430a      	orrs	r2, r1
 8004a20:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8004a22:	4b56      	ldr	r3, [pc, #344]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 8004a24:	681a      	ldr	r2, [r3, #0]
 8004a26:	4b55      	ldr	r3, [pc, #340]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 8004a28:	2180      	movs	r1, #128	@ 0x80
 8004a2a:	0049      	lsls	r1, r1, #1
 8004a2c:	430a      	orrs	r2, r1
 8004a2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a30:	f7fd fd58 	bl	80024e4 <HAL_GetTick>
 8004a34:	0003      	movs	r3, r0
 8004a36:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a38:	e008      	b.n	8004a4c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a3a:	f7fd fd53 	bl	80024e4 <HAL_GetTick>
 8004a3e:	0002      	movs	r2, r0
 8004a40:	693b      	ldr	r3, [r7, #16]
 8004a42:	1ad3      	subs	r3, r2, r3
 8004a44:	2b02      	cmp	r3, #2
 8004a46:	d901      	bls.n	8004a4c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8004a48:	2303      	movs	r3, #3
 8004a4a:	e209      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a4c:	4b4b      	ldr	r3, [pc, #300]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 8004a4e:	681a      	ldr	r2, [r3, #0]
 8004a50:	2380      	movs	r3, #128	@ 0x80
 8004a52:	00db      	lsls	r3, r3, #3
 8004a54:	4013      	ands	r3, r2
 8004a56:	d0f0      	beq.n	8004a3a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a58:	4b48      	ldr	r3, [pc, #288]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	4a4a      	ldr	r2, [pc, #296]	@ (8004b88 <HAL_RCC_OscConfig+0x338>)
 8004a5e:	4013      	ands	r3, r2
 8004a60:	0019      	movs	r1, r3
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	695b      	ldr	r3, [r3, #20]
 8004a66:	021a      	lsls	r2, r3, #8
 8004a68:	4b44      	ldr	r3, [pc, #272]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 8004a6a:	430a      	orrs	r2, r1
 8004a6c:	605a      	str	r2, [r3, #4]
 8004a6e:	e01b      	b.n	8004aa8 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8004a70:	4b42      	ldr	r3, [pc, #264]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 8004a72:	681a      	ldr	r2, [r3, #0]
 8004a74:	4b41      	ldr	r3, [pc, #260]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 8004a76:	4949      	ldr	r1, [pc, #292]	@ (8004b9c <HAL_RCC_OscConfig+0x34c>)
 8004a78:	400a      	ands	r2, r1
 8004a7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a7c:	f7fd fd32 	bl	80024e4 <HAL_GetTick>
 8004a80:	0003      	movs	r3, r0
 8004a82:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004a84:	e008      	b.n	8004a98 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a86:	f7fd fd2d 	bl	80024e4 <HAL_GetTick>
 8004a8a:	0002      	movs	r2, r0
 8004a8c:	693b      	ldr	r3, [r7, #16]
 8004a8e:	1ad3      	subs	r3, r2, r3
 8004a90:	2b02      	cmp	r3, #2
 8004a92:	d901      	bls.n	8004a98 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8004a94:	2303      	movs	r3, #3
 8004a96:	e1e3      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004a98:	4b38      	ldr	r3, [pc, #224]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 8004a9a:	681a      	ldr	r2, [r3, #0]
 8004a9c:	2380      	movs	r3, #128	@ 0x80
 8004a9e:	00db      	lsls	r3, r3, #3
 8004aa0:	4013      	ands	r3, r2
 8004aa2:	d1f0      	bne.n	8004a86 <HAL_RCC_OscConfig+0x236>
 8004aa4:	e000      	b.n	8004aa8 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004aa6:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	2208      	movs	r2, #8
 8004aae:	4013      	ands	r3, r2
 8004ab0:	d047      	beq.n	8004b42 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004ab2:	4b32      	ldr	r3, [pc, #200]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	2238      	movs	r2, #56	@ 0x38
 8004ab8:	4013      	ands	r3, r2
 8004aba:	2b18      	cmp	r3, #24
 8004abc:	d10a      	bne.n	8004ad4 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8004abe:	4b2f      	ldr	r3, [pc, #188]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 8004ac0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ac2:	2202      	movs	r2, #2
 8004ac4:	4013      	ands	r3, r2
 8004ac6:	d03c      	beq.n	8004b42 <HAL_RCC_OscConfig+0x2f2>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	699b      	ldr	r3, [r3, #24]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d138      	bne.n	8004b42 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	e1c5      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	699b      	ldr	r3, [r3, #24]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d019      	beq.n	8004b10 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8004adc:	4b27      	ldr	r3, [pc, #156]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 8004ade:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004ae0:	4b26      	ldr	r3, [pc, #152]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 8004ae2:	2101      	movs	r1, #1
 8004ae4:	430a      	orrs	r2, r1
 8004ae6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ae8:	f7fd fcfc 	bl	80024e4 <HAL_GetTick>
 8004aec:	0003      	movs	r3, r0
 8004aee:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004af0:	e008      	b.n	8004b04 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004af2:	f7fd fcf7 	bl	80024e4 <HAL_GetTick>
 8004af6:	0002      	movs	r2, r0
 8004af8:	693b      	ldr	r3, [r7, #16]
 8004afa:	1ad3      	subs	r3, r2, r3
 8004afc:	2b02      	cmp	r3, #2
 8004afe:	d901      	bls.n	8004b04 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8004b00:	2303      	movs	r3, #3
 8004b02:	e1ad      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004b04:	4b1d      	ldr	r3, [pc, #116]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 8004b06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b08:	2202      	movs	r2, #2
 8004b0a:	4013      	ands	r3, r2
 8004b0c:	d0f1      	beq.n	8004af2 <HAL_RCC_OscConfig+0x2a2>
 8004b0e:	e018      	b.n	8004b42 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8004b10:	4b1a      	ldr	r3, [pc, #104]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 8004b12:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004b14:	4b19      	ldr	r3, [pc, #100]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 8004b16:	2101      	movs	r1, #1
 8004b18:	438a      	bics	r2, r1
 8004b1a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b1c:	f7fd fce2 	bl	80024e4 <HAL_GetTick>
 8004b20:	0003      	movs	r3, r0
 8004b22:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004b24:	e008      	b.n	8004b38 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b26:	f7fd fcdd 	bl	80024e4 <HAL_GetTick>
 8004b2a:	0002      	movs	r2, r0
 8004b2c:	693b      	ldr	r3, [r7, #16]
 8004b2e:	1ad3      	subs	r3, r2, r3
 8004b30:	2b02      	cmp	r3, #2
 8004b32:	d901      	bls.n	8004b38 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8004b34:	2303      	movs	r3, #3
 8004b36:	e193      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004b38:	4b10      	ldr	r3, [pc, #64]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 8004b3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b3c:	2202      	movs	r2, #2
 8004b3e:	4013      	ands	r3, r2
 8004b40:	d1f1      	bne.n	8004b26 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	2204      	movs	r2, #4
 8004b48:	4013      	ands	r3, r2
 8004b4a:	d100      	bne.n	8004b4e <HAL_RCC_OscConfig+0x2fe>
 8004b4c:	e0c6      	b.n	8004cdc <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b4e:	231f      	movs	r3, #31
 8004b50:	18fb      	adds	r3, r7, r3
 8004b52:	2200      	movs	r2, #0
 8004b54:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004b56:	4b09      	ldr	r3, [pc, #36]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 8004b58:	689b      	ldr	r3, [r3, #8]
 8004b5a:	2238      	movs	r2, #56	@ 0x38
 8004b5c:	4013      	ands	r3, r2
 8004b5e:	2b20      	cmp	r3, #32
 8004b60:	d11e      	bne.n	8004ba0 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8004b62:	4b06      	ldr	r3, [pc, #24]	@ (8004b7c <HAL_RCC_OscConfig+0x32c>)
 8004b64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b66:	2202      	movs	r2, #2
 8004b68:	4013      	ands	r3, r2
 8004b6a:	d100      	bne.n	8004b6e <HAL_RCC_OscConfig+0x31e>
 8004b6c:	e0b6      	b.n	8004cdc <HAL_RCC_OscConfig+0x48c>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	689b      	ldr	r3, [r3, #8]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d000      	beq.n	8004b78 <HAL_RCC_OscConfig+0x328>
 8004b76:	e0b1      	b.n	8004cdc <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8004b78:	2301      	movs	r3, #1
 8004b7a:	e171      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>
 8004b7c:	40021000 	.word	0x40021000
 8004b80:	fffeffff 	.word	0xfffeffff
 8004b84:	fffbffff 	.word	0xfffbffff
 8004b88:	ffff80ff 	.word	0xffff80ff
 8004b8c:	ffffc7ff 	.word	0xffffc7ff
 8004b90:	00f42400 	.word	0x00f42400
 8004b94:	20000000 	.word	0x20000000
 8004b98:	20000004 	.word	0x20000004
 8004b9c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004ba0:	4bb1      	ldr	r3, [pc, #708]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004ba2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004ba4:	2380      	movs	r3, #128	@ 0x80
 8004ba6:	055b      	lsls	r3, r3, #21
 8004ba8:	4013      	ands	r3, r2
 8004baa:	d101      	bne.n	8004bb0 <HAL_RCC_OscConfig+0x360>
 8004bac:	2301      	movs	r3, #1
 8004bae:	e000      	b.n	8004bb2 <HAL_RCC_OscConfig+0x362>
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d011      	beq.n	8004bda <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004bb6:	4bac      	ldr	r3, [pc, #688]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004bb8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004bba:	4bab      	ldr	r3, [pc, #684]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004bbc:	2180      	movs	r1, #128	@ 0x80
 8004bbe:	0549      	lsls	r1, r1, #21
 8004bc0:	430a      	orrs	r2, r1
 8004bc2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004bc4:	4ba8      	ldr	r3, [pc, #672]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004bc6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004bc8:	2380      	movs	r3, #128	@ 0x80
 8004bca:	055b      	lsls	r3, r3, #21
 8004bcc:	4013      	ands	r3, r2
 8004bce:	60fb      	str	r3, [r7, #12]
 8004bd0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8004bd2:	231f      	movs	r3, #31
 8004bd4:	18fb      	adds	r3, r7, r3
 8004bd6:	2201      	movs	r2, #1
 8004bd8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004bda:	4ba4      	ldr	r3, [pc, #656]	@ (8004e6c <HAL_RCC_OscConfig+0x61c>)
 8004bdc:	681a      	ldr	r2, [r3, #0]
 8004bde:	2380      	movs	r3, #128	@ 0x80
 8004be0:	005b      	lsls	r3, r3, #1
 8004be2:	4013      	ands	r3, r2
 8004be4:	d11a      	bne.n	8004c1c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004be6:	4ba1      	ldr	r3, [pc, #644]	@ (8004e6c <HAL_RCC_OscConfig+0x61c>)
 8004be8:	681a      	ldr	r2, [r3, #0]
 8004bea:	4ba0      	ldr	r3, [pc, #640]	@ (8004e6c <HAL_RCC_OscConfig+0x61c>)
 8004bec:	2180      	movs	r1, #128	@ 0x80
 8004bee:	0049      	lsls	r1, r1, #1
 8004bf0:	430a      	orrs	r2, r1
 8004bf2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8004bf4:	f7fd fc76 	bl	80024e4 <HAL_GetTick>
 8004bf8:	0003      	movs	r3, r0
 8004bfa:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004bfc:	e008      	b.n	8004c10 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004bfe:	f7fd fc71 	bl	80024e4 <HAL_GetTick>
 8004c02:	0002      	movs	r2, r0
 8004c04:	693b      	ldr	r3, [r7, #16]
 8004c06:	1ad3      	subs	r3, r2, r3
 8004c08:	2b02      	cmp	r3, #2
 8004c0a:	d901      	bls.n	8004c10 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8004c0c:	2303      	movs	r3, #3
 8004c0e:	e127      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c10:	4b96      	ldr	r3, [pc, #600]	@ (8004e6c <HAL_RCC_OscConfig+0x61c>)
 8004c12:	681a      	ldr	r2, [r3, #0]
 8004c14:	2380      	movs	r3, #128	@ 0x80
 8004c16:	005b      	lsls	r3, r3, #1
 8004c18:	4013      	ands	r3, r2
 8004c1a:	d0f0      	beq.n	8004bfe <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	2b01      	cmp	r3, #1
 8004c22:	d106      	bne.n	8004c32 <HAL_RCC_OscConfig+0x3e2>
 8004c24:	4b90      	ldr	r3, [pc, #576]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004c26:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004c28:	4b8f      	ldr	r3, [pc, #572]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004c2a:	2101      	movs	r1, #1
 8004c2c:	430a      	orrs	r2, r1
 8004c2e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004c30:	e01c      	b.n	8004c6c <HAL_RCC_OscConfig+0x41c>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	689b      	ldr	r3, [r3, #8]
 8004c36:	2b05      	cmp	r3, #5
 8004c38:	d10c      	bne.n	8004c54 <HAL_RCC_OscConfig+0x404>
 8004c3a:	4b8b      	ldr	r3, [pc, #556]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004c3c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004c3e:	4b8a      	ldr	r3, [pc, #552]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004c40:	2104      	movs	r1, #4
 8004c42:	430a      	orrs	r2, r1
 8004c44:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004c46:	4b88      	ldr	r3, [pc, #544]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004c48:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004c4a:	4b87      	ldr	r3, [pc, #540]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004c4c:	2101      	movs	r1, #1
 8004c4e:	430a      	orrs	r2, r1
 8004c50:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004c52:	e00b      	b.n	8004c6c <HAL_RCC_OscConfig+0x41c>
 8004c54:	4b84      	ldr	r3, [pc, #528]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004c56:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004c58:	4b83      	ldr	r3, [pc, #524]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004c5a:	2101      	movs	r1, #1
 8004c5c:	438a      	bics	r2, r1
 8004c5e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004c60:	4b81      	ldr	r3, [pc, #516]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004c62:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004c64:	4b80      	ldr	r3, [pc, #512]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004c66:	2104      	movs	r1, #4
 8004c68:	438a      	bics	r2, r1
 8004c6a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	689b      	ldr	r3, [r3, #8]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d014      	beq.n	8004c9e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c74:	f7fd fc36 	bl	80024e4 <HAL_GetTick>
 8004c78:	0003      	movs	r3, r0
 8004c7a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c7c:	e009      	b.n	8004c92 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c7e:	f7fd fc31 	bl	80024e4 <HAL_GetTick>
 8004c82:	0002      	movs	r2, r0
 8004c84:	693b      	ldr	r3, [r7, #16]
 8004c86:	1ad3      	subs	r3, r2, r3
 8004c88:	4a79      	ldr	r2, [pc, #484]	@ (8004e70 <HAL_RCC_OscConfig+0x620>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d901      	bls.n	8004c92 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8004c8e:	2303      	movs	r3, #3
 8004c90:	e0e6      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c92:	4b75      	ldr	r3, [pc, #468]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004c94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c96:	2202      	movs	r2, #2
 8004c98:	4013      	ands	r3, r2
 8004c9a:	d0f0      	beq.n	8004c7e <HAL_RCC_OscConfig+0x42e>
 8004c9c:	e013      	b.n	8004cc6 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c9e:	f7fd fc21 	bl	80024e4 <HAL_GetTick>
 8004ca2:	0003      	movs	r3, r0
 8004ca4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004ca6:	e009      	b.n	8004cbc <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ca8:	f7fd fc1c 	bl	80024e4 <HAL_GetTick>
 8004cac:	0002      	movs	r2, r0
 8004cae:	693b      	ldr	r3, [r7, #16]
 8004cb0:	1ad3      	subs	r3, r2, r3
 8004cb2:	4a6f      	ldr	r2, [pc, #444]	@ (8004e70 <HAL_RCC_OscConfig+0x620>)
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	d901      	bls.n	8004cbc <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8004cb8:	2303      	movs	r3, #3
 8004cba:	e0d1      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004cbc:	4b6a      	ldr	r3, [pc, #424]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004cbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cc0:	2202      	movs	r2, #2
 8004cc2:	4013      	ands	r3, r2
 8004cc4:	d1f0      	bne.n	8004ca8 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004cc6:	231f      	movs	r3, #31
 8004cc8:	18fb      	adds	r3, r7, r3
 8004cca:	781b      	ldrb	r3, [r3, #0]
 8004ccc:	2b01      	cmp	r3, #1
 8004cce:	d105      	bne.n	8004cdc <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8004cd0:	4b65      	ldr	r3, [pc, #404]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004cd2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004cd4:	4b64      	ldr	r3, [pc, #400]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004cd6:	4967      	ldr	r1, [pc, #412]	@ (8004e74 <HAL_RCC_OscConfig+0x624>)
 8004cd8:	400a      	ands	r2, r1
 8004cda:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	69db      	ldr	r3, [r3, #28]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d100      	bne.n	8004ce6 <HAL_RCC_OscConfig+0x496>
 8004ce4:	e0bb      	b.n	8004e5e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004ce6:	4b60      	ldr	r3, [pc, #384]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	2238      	movs	r2, #56	@ 0x38
 8004cec:	4013      	ands	r3, r2
 8004cee:	2b10      	cmp	r3, #16
 8004cf0:	d100      	bne.n	8004cf4 <HAL_RCC_OscConfig+0x4a4>
 8004cf2:	e07b      	b.n	8004dec <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	69db      	ldr	r3, [r3, #28]
 8004cf8:	2b02      	cmp	r3, #2
 8004cfa:	d156      	bne.n	8004daa <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cfc:	4b5a      	ldr	r3, [pc, #360]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004cfe:	681a      	ldr	r2, [r3, #0]
 8004d00:	4b59      	ldr	r3, [pc, #356]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004d02:	495d      	ldr	r1, [pc, #372]	@ (8004e78 <HAL_RCC_OscConfig+0x628>)
 8004d04:	400a      	ands	r2, r1
 8004d06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d08:	f7fd fbec 	bl	80024e4 <HAL_GetTick>
 8004d0c:	0003      	movs	r3, r0
 8004d0e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d10:	e008      	b.n	8004d24 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d12:	f7fd fbe7 	bl	80024e4 <HAL_GetTick>
 8004d16:	0002      	movs	r2, r0
 8004d18:	693b      	ldr	r3, [r7, #16]
 8004d1a:	1ad3      	subs	r3, r2, r3
 8004d1c:	2b02      	cmp	r3, #2
 8004d1e:	d901      	bls.n	8004d24 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8004d20:	2303      	movs	r3, #3
 8004d22:	e09d      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d24:	4b50      	ldr	r3, [pc, #320]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004d26:	681a      	ldr	r2, [r3, #0]
 8004d28:	2380      	movs	r3, #128	@ 0x80
 8004d2a:	049b      	lsls	r3, r3, #18
 8004d2c:	4013      	ands	r3, r2
 8004d2e:	d1f0      	bne.n	8004d12 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004d30:	4b4d      	ldr	r3, [pc, #308]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004d32:	68db      	ldr	r3, [r3, #12]
 8004d34:	4a51      	ldr	r2, [pc, #324]	@ (8004e7c <HAL_RCC_OscConfig+0x62c>)
 8004d36:	4013      	ands	r3, r2
 8004d38:	0019      	movs	r1, r3
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6a1a      	ldr	r2, [r3, #32]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d42:	431a      	orrs	r2, r3
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d48:	021b      	lsls	r3, r3, #8
 8004d4a:	431a      	orrs	r2, r3
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d50:	431a      	orrs	r2, r3
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d56:	431a      	orrs	r2, r3
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d5c:	431a      	orrs	r2, r3
 8004d5e:	4b42      	ldr	r3, [pc, #264]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004d60:	430a      	orrs	r2, r1
 8004d62:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004d64:	4b40      	ldr	r3, [pc, #256]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004d66:	681a      	ldr	r2, [r3, #0]
 8004d68:	4b3f      	ldr	r3, [pc, #252]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004d6a:	2180      	movs	r1, #128	@ 0x80
 8004d6c:	0449      	lsls	r1, r1, #17
 8004d6e:	430a      	orrs	r2, r1
 8004d70:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8004d72:	4b3d      	ldr	r3, [pc, #244]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004d74:	68da      	ldr	r2, [r3, #12]
 8004d76:	4b3c      	ldr	r3, [pc, #240]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004d78:	2180      	movs	r1, #128	@ 0x80
 8004d7a:	0549      	lsls	r1, r1, #21
 8004d7c:	430a      	orrs	r2, r1
 8004d7e:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d80:	f7fd fbb0 	bl	80024e4 <HAL_GetTick>
 8004d84:	0003      	movs	r3, r0
 8004d86:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d88:	e008      	b.n	8004d9c <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d8a:	f7fd fbab 	bl	80024e4 <HAL_GetTick>
 8004d8e:	0002      	movs	r2, r0
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	1ad3      	subs	r3, r2, r3
 8004d94:	2b02      	cmp	r3, #2
 8004d96:	d901      	bls.n	8004d9c <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8004d98:	2303      	movs	r3, #3
 8004d9a:	e061      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d9c:	4b32      	ldr	r3, [pc, #200]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004d9e:	681a      	ldr	r2, [r3, #0]
 8004da0:	2380      	movs	r3, #128	@ 0x80
 8004da2:	049b      	lsls	r3, r3, #18
 8004da4:	4013      	ands	r3, r2
 8004da6:	d0f0      	beq.n	8004d8a <HAL_RCC_OscConfig+0x53a>
 8004da8:	e059      	b.n	8004e5e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004daa:	4b2f      	ldr	r3, [pc, #188]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004dac:	681a      	ldr	r2, [r3, #0]
 8004dae:	4b2e      	ldr	r3, [pc, #184]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004db0:	4931      	ldr	r1, [pc, #196]	@ (8004e78 <HAL_RCC_OscConfig+0x628>)
 8004db2:	400a      	ands	r2, r1
 8004db4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004db6:	f7fd fb95 	bl	80024e4 <HAL_GetTick>
 8004dba:	0003      	movs	r3, r0
 8004dbc:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004dbe:	e008      	b.n	8004dd2 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dc0:	f7fd fb90 	bl	80024e4 <HAL_GetTick>
 8004dc4:	0002      	movs	r2, r0
 8004dc6:	693b      	ldr	r3, [r7, #16]
 8004dc8:	1ad3      	subs	r3, r2, r3
 8004dca:	2b02      	cmp	r3, #2
 8004dcc:	d901      	bls.n	8004dd2 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8004dce:	2303      	movs	r3, #3
 8004dd0:	e046      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004dd2:	4b25      	ldr	r3, [pc, #148]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004dd4:	681a      	ldr	r2, [r3, #0]
 8004dd6:	2380      	movs	r3, #128	@ 0x80
 8004dd8:	049b      	lsls	r3, r3, #18
 8004dda:	4013      	ands	r3, r2
 8004ddc:	d1f0      	bne.n	8004dc0 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8004dde:	4b22      	ldr	r3, [pc, #136]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004de0:	68da      	ldr	r2, [r3, #12]
 8004de2:	4b21      	ldr	r3, [pc, #132]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004de4:	4926      	ldr	r1, [pc, #152]	@ (8004e80 <HAL_RCC_OscConfig+0x630>)
 8004de6:	400a      	ands	r2, r1
 8004de8:	60da      	str	r2, [r3, #12]
 8004dea:	e038      	b.n	8004e5e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	69db      	ldr	r3, [r3, #28]
 8004df0:	2b01      	cmp	r3, #1
 8004df2:	d101      	bne.n	8004df8 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8004df4:	2301      	movs	r3, #1
 8004df6:	e033      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8004df8:	4b1b      	ldr	r3, [pc, #108]	@ (8004e68 <HAL_RCC_OscConfig+0x618>)
 8004dfa:	68db      	ldr	r3, [r3, #12]
 8004dfc:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004dfe:	697b      	ldr	r3, [r7, #20]
 8004e00:	2203      	movs	r2, #3
 8004e02:	401a      	ands	r2, r3
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6a1b      	ldr	r3, [r3, #32]
 8004e08:	429a      	cmp	r2, r3
 8004e0a:	d126      	bne.n	8004e5a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004e0c:	697b      	ldr	r3, [r7, #20]
 8004e0e:	2270      	movs	r2, #112	@ 0x70
 8004e10:	401a      	ands	r2, r3
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e16:	429a      	cmp	r2, r3
 8004e18:	d11f      	bne.n	8004e5a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e1a:	697a      	ldr	r2, [r7, #20]
 8004e1c:	23fe      	movs	r3, #254	@ 0xfe
 8004e1e:	01db      	lsls	r3, r3, #7
 8004e20:	401a      	ands	r2, r3
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e26:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004e28:	429a      	cmp	r2, r3
 8004e2a:	d116      	bne.n	8004e5a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004e2c:	697a      	ldr	r2, [r7, #20]
 8004e2e:	23f8      	movs	r3, #248	@ 0xf8
 8004e30:	039b      	lsls	r3, r3, #14
 8004e32:	401a      	ands	r2, r3
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e38:	429a      	cmp	r2, r3
 8004e3a:	d10e      	bne.n	8004e5a <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004e3c:	697a      	ldr	r2, [r7, #20]
 8004e3e:	23e0      	movs	r3, #224	@ 0xe0
 8004e40:	051b      	lsls	r3, r3, #20
 8004e42:	401a      	ands	r2, r3
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004e48:	429a      	cmp	r2, r3
 8004e4a:	d106      	bne.n	8004e5a <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8004e4c:	697b      	ldr	r3, [r7, #20]
 8004e4e:	0f5b      	lsrs	r3, r3, #29
 8004e50:	075a      	lsls	r2, r3, #29
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004e56:	429a      	cmp	r2, r3
 8004e58:	d001      	beq.n	8004e5e <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	e000      	b.n	8004e60 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8004e5e:	2300      	movs	r3, #0
}
 8004e60:	0018      	movs	r0, r3
 8004e62:	46bd      	mov	sp, r7
 8004e64:	b008      	add	sp, #32
 8004e66:	bd80      	pop	{r7, pc}
 8004e68:	40021000 	.word	0x40021000
 8004e6c:	40007000 	.word	0x40007000
 8004e70:	00001388 	.word	0x00001388
 8004e74:	efffffff 	.word	0xefffffff
 8004e78:	feffffff 	.word	0xfeffffff
 8004e7c:	11c1808c 	.word	0x11c1808c
 8004e80:	eefefffc 	.word	0xeefefffc

08004e84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b084      	sub	sp, #16
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
 8004e8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d101      	bne.n	8004e98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e94:	2301      	movs	r3, #1
 8004e96:	e0e9      	b.n	800506c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004e98:	4b76      	ldr	r3, [pc, #472]	@ (8005074 <HAL_RCC_ClockConfig+0x1f0>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	2207      	movs	r2, #7
 8004e9e:	4013      	ands	r3, r2
 8004ea0:	683a      	ldr	r2, [r7, #0]
 8004ea2:	429a      	cmp	r2, r3
 8004ea4:	d91e      	bls.n	8004ee4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ea6:	4b73      	ldr	r3, [pc, #460]	@ (8005074 <HAL_RCC_ClockConfig+0x1f0>)
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	2207      	movs	r2, #7
 8004eac:	4393      	bics	r3, r2
 8004eae:	0019      	movs	r1, r3
 8004eb0:	4b70      	ldr	r3, [pc, #448]	@ (8005074 <HAL_RCC_ClockConfig+0x1f0>)
 8004eb2:	683a      	ldr	r2, [r7, #0]
 8004eb4:	430a      	orrs	r2, r1
 8004eb6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004eb8:	f7fd fb14 	bl	80024e4 <HAL_GetTick>
 8004ebc:	0003      	movs	r3, r0
 8004ebe:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004ec0:	e009      	b.n	8004ed6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ec2:	f7fd fb0f 	bl	80024e4 <HAL_GetTick>
 8004ec6:	0002      	movs	r2, r0
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	1ad3      	subs	r3, r2, r3
 8004ecc:	4a6a      	ldr	r2, [pc, #424]	@ (8005078 <HAL_RCC_ClockConfig+0x1f4>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d901      	bls.n	8004ed6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004ed2:	2303      	movs	r3, #3
 8004ed4:	e0ca      	b.n	800506c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004ed6:	4b67      	ldr	r3, [pc, #412]	@ (8005074 <HAL_RCC_ClockConfig+0x1f0>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	2207      	movs	r2, #7
 8004edc:	4013      	ands	r3, r2
 8004ede:	683a      	ldr	r2, [r7, #0]
 8004ee0:	429a      	cmp	r2, r3
 8004ee2:	d1ee      	bne.n	8004ec2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	2202      	movs	r2, #2
 8004eea:	4013      	ands	r3, r2
 8004eec:	d015      	beq.n	8004f1a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	2204      	movs	r2, #4
 8004ef4:	4013      	ands	r3, r2
 8004ef6:	d006      	beq.n	8004f06 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004ef8:	4b60      	ldr	r3, [pc, #384]	@ (800507c <HAL_RCC_ClockConfig+0x1f8>)
 8004efa:	689a      	ldr	r2, [r3, #8]
 8004efc:	4b5f      	ldr	r3, [pc, #380]	@ (800507c <HAL_RCC_ClockConfig+0x1f8>)
 8004efe:	21e0      	movs	r1, #224	@ 0xe0
 8004f00:	01c9      	lsls	r1, r1, #7
 8004f02:	430a      	orrs	r2, r1
 8004f04:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f06:	4b5d      	ldr	r3, [pc, #372]	@ (800507c <HAL_RCC_ClockConfig+0x1f8>)
 8004f08:	689b      	ldr	r3, [r3, #8]
 8004f0a:	4a5d      	ldr	r2, [pc, #372]	@ (8005080 <HAL_RCC_ClockConfig+0x1fc>)
 8004f0c:	4013      	ands	r3, r2
 8004f0e:	0019      	movs	r1, r3
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	689a      	ldr	r2, [r3, #8]
 8004f14:	4b59      	ldr	r3, [pc, #356]	@ (800507c <HAL_RCC_ClockConfig+0x1f8>)
 8004f16:	430a      	orrs	r2, r1
 8004f18:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	4013      	ands	r3, r2
 8004f22:	d057      	beq.n	8004fd4 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	2b01      	cmp	r3, #1
 8004f2a:	d107      	bne.n	8004f3c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f2c:	4b53      	ldr	r3, [pc, #332]	@ (800507c <HAL_RCC_ClockConfig+0x1f8>)
 8004f2e:	681a      	ldr	r2, [r3, #0]
 8004f30:	2380      	movs	r3, #128	@ 0x80
 8004f32:	029b      	lsls	r3, r3, #10
 8004f34:	4013      	ands	r3, r2
 8004f36:	d12b      	bne.n	8004f90 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004f38:	2301      	movs	r3, #1
 8004f3a:	e097      	b.n	800506c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	2b02      	cmp	r3, #2
 8004f42:	d107      	bne.n	8004f54 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f44:	4b4d      	ldr	r3, [pc, #308]	@ (800507c <HAL_RCC_ClockConfig+0x1f8>)
 8004f46:	681a      	ldr	r2, [r3, #0]
 8004f48:	2380      	movs	r3, #128	@ 0x80
 8004f4a:	049b      	lsls	r3, r3, #18
 8004f4c:	4013      	ands	r3, r2
 8004f4e:	d11f      	bne.n	8004f90 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004f50:	2301      	movs	r3, #1
 8004f52:	e08b      	b.n	800506c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	685b      	ldr	r3, [r3, #4]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d107      	bne.n	8004f6c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f5c:	4b47      	ldr	r3, [pc, #284]	@ (800507c <HAL_RCC_ClockConfig+0x1f8>)
 8004f5e:	681a      	ldr	r2, [r3, #0]
 8004f60:	2380      	movs	r3, #128	@ 0x80
 8004f62:	00db      	lsls	r3, r3, #3
 8004f64:	4013      	ands	r3, r2
 8004f66:	d113      	bne.n	8004f90 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	e07f      	b.n	800506c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	2b03      	cmp	r3, #3
 8004f72:	d106      	bne.n	8004f82 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004f74:	4b41      	ldr	r3, [pc, #260]	@ (800507c <HAL_RCC_ClockConfig+0x1f8>)
 8004f76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f78:	2202      	movs	r2, #2
 8004f7a:	4013      	ands	r3, r2
 8004f7c:	d108      	bne.n	8004f90 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004f7e:	2301      	movs	r3, #1
 8004f80:	e074      	b.n	800506c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f82:	4b3e      	ldr	r3, [pc, #248]	@ (800507c <HAL_RCC_ClockConfig+0x1f8>)
 8004f84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f86:	2202      	movs	r2, #2
 8004f88:	4013      	ands	r3, r2
 8004f8a:	d101      	bne.n	8004f90 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	e06d      	b.n	800506c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004f90:	4b3a      	ldr	r3, [pc, #232]	@ (800507c <HAL_RCC_ClockConfig+0x1f8>)
 8004f92:	689b      	ldr	r3, [r3, #8]
 8004f94:	2207      	movs	r2, #7
 8004f96:	4393      	bics	r3, r2
 8004f98:	0019      	movs	r1, r3
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	685a      	ldr	r2, [r3, #4]
 8004f9e:	4b37      	ldr	r3, [pc, #220]	@ (800507c <HAL_RCC_ClockConfig+0x1f8>)
 8004fa0:	430a      	orrs	r2, r1
 8004fa2:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fa4:	f7fd fa9e 	bl	80024e4 <HAL_GetTick>
 8004fa8:	0003      	movs	r3, r0
 8004faa:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fac:	e009      	b.n	8004fc2 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fae:	f7fd fa99 	bl	80024e4 <HAL_GetTick>
 8004fb2:	0002      	movs	r2, r0
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	1ad3      	subs	r3, r2, r3
 8004fb8:	4a2f      	ldr	r2, [pc, #188]	@ (8005078 <HAL_RCC_ClockConfig+0x1f4>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d901      	bls.n	8004fc2 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8004fbe:	2303      	movs	r3, #3
 8004fc0:	e054      	b.n	800506c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fc2:	4b2e      	ldr	r3, [pc, #184]	@ (800507c <HAL_RCC_ClockConfig+0x1f8>)
 8004fc4:	689b      	ldr	r3, [r3, #8]
 8004fc6:	2238      	movs	r2, #56	@ 0x38
 8004fc8:	401a      	ands	r2, r3
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	00db      	lsls	r3, r3, #3
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	d1ec      	bne.n	8004fae <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004fd4:	4b27      	ldr	r3, [pc, #156]	@ (8005074 <HAL_RCC_ClockConfig+0x1f0>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	2207      	movs	r2, #7
 8004fda:	4013      	ands	r3, r2
 8004fdc:	683a      	ldr	r2, [r7, #0]
 8004fde:	429a      	cmp	r2, r3
 8004fe0:	d21e      	bcs.n	8005020 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fe2:	4b24      	ldr	r3, [pc, #144]	@ (8005074 <HAL_RCC_ClockConfig+0x1f0>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	2207      	movs	r2, #7
 8004fe8:	4393      	bics	r3, r2
 8004fea:	0019      	movs	r1, r3
 8004fec:	4b21      	ldr	r3, [pc, #132]	@ (8005074 <HAL_RCC_ClockConfig+0x1f0>)
 8004fee:	683a      	ldr	r2, [r7, #0]
 8004ff0:	430a      	orrs	r2, r1
 8004ff2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004ff4:	f7fd fa76 	bl	80024e4 <HAL_GetTick>
 8004ff8:	0003      	movs	r3, r0
 8004ffa:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004ffc:	e009      	b.n	8005012 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ffe:	f7fd fa71 	bl	80024e4 <HAL_GetTick>
 8005002:	0002      	movs	r2, r0
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	1ad3      	subs	r3, r2, r3
 8005008:	4a1b      	ldr	r2, [pc, #108]	@ (8005078 <HAL_RCC_ClockConfig+0x1f4>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d901      	bls.n	8005012 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800500e:	2303      	movs	r3, #3
 8005010:	e02c      	b.n	800506c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005012:	4b18      	ldr	r3, [pc, #96]	@ (8005074 <HAL_RCC_ClockConfig+0x1f0>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	2207      	movs	r2, #7
 8005018:	4013      	ands	r3, r2
 800501a:	683a      	ldr	r2, [r7, #0]
 800501c:	429a      	cmp	r2, r3
 800501e:	d1ee      	bne.n	8004ffe <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	2204      	movs	r2, #4
 8005026:	4013      	ands	r3, r2
 8005028:	d009      	beq.n	800503e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800502a:	4b14      	ldr	r3, [pc, #80]	@ (800507c <HAL_RCC_ClockConfig+0x1f8>)
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	4a15      	ldr	r2, [pc, #84]	@ (8005084 <HAL_RCC_ClockConfig+0x200>)
 8005030:	4013      	ands	r3, r2
 8005032:	0019      	movs	r1, r3
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	68da      	ldr	r2, [r3, #12]
 8005038:	4b10      	ldr	r3, [pc, #64]	@ (800507c <HAL_RCC_ClockConfig+0x1f8>)
 800503a:	430a      	orrs	r2, r1
 800503c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800503e:	f000 f829 	bl	8005094 <HAL_RCC_GetSysClockFreq>
 8005042:	0001      	movs	r1, r0
 8005044:	4b0d      	ldr	r3, [pc, #52]	@ (800507c <HAL_RCC_ClockConfig+0x1f8>)
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	0a1b      	lsrs	r3, r3, #8
 800504a:	220f      	movs	r2, #15
 800504c:	401a      	ands	r2, r3
 800504e:	4b0e      	ldr	r3, [pc, #56]	@ (8005088 <HAL_RCC_ClockConfig+0x204>)
 8005050:	0092      	lsls	r2, r2, #2
 8005052:	58d3      	ldr	r3, [r2, r3]
 8005054:	221f      	movs	r2, #31
 8005056:	4013      	ands	r3, r2
 8005058:	000a      	movs	r2, r1
 800505a:	40da      	lsrs	r2, r3
 800505c:	4b0b      	ldr	r3, [pc, #44]	@ (800508c <HAL_RCC_ClockConfig+0x208>)
 800505e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005060:	4b0b      	ldr	r3, [pc, #44]	@ (8005090 <HAL_RCC_ClockConfig+0x20c>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	0018      	movs	r0, r3
 8005066:	f7fd f929 	bl	80022bc <HAL_InitTick>
 800506a:	0003      	movs	r3, r0
}
 800506c:	0018      	movs	r0, r3
 800506e:	46bd      	mov	sp, r7
 8005070:	b004      	add	sp, #16
 8005072:	bd80      	pop	{r7, pc}
 8005074:	40022000 	.word	0x40022000
 8005078:	00001388 	.word	0x00001388
 800507c:	40021000 	.word	0x40021000
 8005080:	fffff0ff 	.word	0xfffff0ff
 8005084:	ffff8fff 	.word	0xffff8fff
 8005088:	08008e20 	.word	0x08008e20
 800508c:	20000000 	.word	0x20000000
 8005090:	20000004 	.word	0x20000004

08005094 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b086      	sub	sp, #24
 8005098:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800509a:	4b3c      	ldr	r3, [pc, #240]	@ (800518c <HAL_RCC_GetSysClockFreq+0xf8>)
 800509c:	689b      	ldr	r3, [r3, #8]
 800509e:	2238      	movs	r2, #56	@ 0x38
 80050a0:	4013      	ands	r3, r2
 80050a2:	d10f      	bne.n	80050c4 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80050a4:	4b39      	ldr	r3, [pc, #228]	@ (800518c <HAL_RCC_GetSysClockFreq+0xf8>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	0adb      	lsrs	r3, r3, #11
 80050aa:	2207      	movs	r2, #7
 80050ac:	4013      	ands	r3, r2
 80050ae:	2201      	movs	r2, #1
 80050b0:	409a      	lsls	r2, r3
 80050b2:	0013      	movs	r3, r2
 80050b4:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80050b6:	6839      	ldr	r1, [r7, #0]
 80050b8:	4835      	ldr	r0, [pc, #212]	@ (8005190 <HAL_RCC_GetSysClockFreq+0xfc>)
 80050ba:	f7fb f825 	bl	8000108 <__udivsi3>
 80050be:	0003      	movs	r3, r0
 80050c0:	613b      	str	r3, [r7, #16]
 80050c2:	e05d      	b.n	8005180 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80050c4:	4b31      	ldr	r3, [pc, #196]	@ (800518c <HAL_RCC_GetSysClockFreq+0xf8>)
 80050c6:	689b      	ldr	r3, [r3, #8]
 80050c8:	2238      	movs	r2, #56	@ 0x38
 80050ca:	4013      	ands	r3, r2
 80050cc:	2b08      	cmp	r3, #8
 80050ce:	d102      	bne.n	80050d6 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80050d0:	4b30      	ldr	r3, [pc, #192]	@ (8005194 <HAL_RCC_GetSysClockFreq+0x100>)
 80050d2:	613b      	str	r3, [r7, #16]
 80050d4:	e054      	b.n	8005180 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80050d6:	4b2d      	ldr	r3, [pc, #180]	@ (800518c <HAL_RCC_GetSysClockFreq+0xf8>)
 80050d8:	689b      	ldr	r3, [r3, #8]
 80050da:	2238      	movs	r2, #56	@ 0x38
 80050dc:	4013      	ands	r3, r2
 80050de:	2b10      	cmp	r3, #16
 80050e0:	d138      	bne.n	8005154 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80050e2:	4b2a      	ldr	r3, [pc, #168]	@ (800518c <HAL_RCC_GetSysClockFreq+0xf8>)
 80050e4:	68db      	ldr	r3, [r3, #12]
 80050e6:	2203      	movs	r2, #3
 80050e8:	4013      	ands	r3, r2
 80050ea:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80050ec:	4b27      	ldr	r3, [pc, #156]	@ (800518c <HAL_RCC_GetSysClockFreq+0xf8>)
 80050ee:	68db      	ldr	r3, [r3, #12]
 80050f0:	091b      	lsrs	r3, r3, #4
 80050f2:	2207      	movs	r2, #7
 80050f4:	4013      	ands	r3, r2
 80050f6:	3301      	adds	r3, #1
 80050f8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	2b03      	cmp	r3, #3
 80050fe:	d10d      	bne.n	800511c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005100:	68b9      	ldr	r1, [r7, #8]
 8005102:	4824      	ldr	r0, [pc, #144]	@ (8005194 <HAL_RCC_GetSysClockFreq+0x100>)
 8005104:	f7fb f800 	bl	8000108 <__udivsi3>
 8005108:	0003      	movs	r3, r0
 800510a:	0019      	movs	r1, r3
 800510c:	4b1f      	ldr	r3, [pc, #124]	@ (800518c <HAL_RCC_GetSysClockFreq+0xf8>)
 800510e:	68db      	ldr	r3, [r3, #12]
 8005110:	0a1b      	lsrs	r3, r3, #8
 8005112:	227f      	movs	r2, #127	@ 0x7f
 8005114:	4013      	ands	r3, r2
 8005116:	434b      	muls	r3, r1
 8005118:	617b      	str	r3, [r7, #20]
        break;
 800511a:	e00d      	b.n	8005138 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800511c:	68b9      	ldr	r1, [r7, #8]
 800511e:	481c      	ldr	r0, [pc, #112]	@ (8005190 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005120:	f7fa fff2 	bl	8000108 <__udivsi3>
 8005124:	0003      	movs	r3, r0
 8005126:	0019      	movs	r1, r3
 8005128:	4b18      	ldr	r3, [pc, #96]	@ (800518c <HAL_RCC_GetSysClockFreq+0xf8>)
 800512a:	68db      	ldr	r3, [r3, #12]
 800512c:	0a1b      	lsrs	r3, r3, #8
 800512e:	227f      	movs	r2, #127	@ 0x7f
 8005130:	4013      	ands	r3, r2
 8005132:	434b      	muls	r3, r1
 8005134:	617b      	str	r3, [r7, #20]
        break;
 8005136:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8005138:	4b14      	ldr	r3, [pc, #80]	@ (800518c <HAL_RCC_GetSysClockFreq+0xf8>)
 800513a:	68db      	ldr	r3, [r3, #12]
 800513c:	0f5b      	lsrs	r3, r3, #29
 800513e:	2207      	movs	r2, #7
 8005140:	4013      	ands	r3, r2
 8005142:	3301      	adds	r3, #1
 8005144:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8005146:	6879      	ldr	r1, [r7, #4]
 8005148:	6978      	ldr	r0, [r7, #20]
 800514a:	f7fa ffdd 	bl	8000108 <__udivsi3>
 800514e:	0003      	movs	r3, r0
 8005150:	613b      	str	r3, [r7, #16]
 8005152:	e015      	b.n	8005180 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005154:	4b0d      	ldr	r3, [pc, #52]	@ (800518c <HAL_RCC_GetSysClockFreq+0xf8>)
 8005156:	689b      	ldr	r3, [r3, #8]
 8005158:	2238      	movs	r2, #56	@ 0x38
 800515a:	4013      	ands	r3, r2
 800515c:	2b20      	cmp	r3, #32
 800515e:	d103      	bne.n	8005168 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8005160:	2380      	movs	r3, #128	@ 0x80
 8005162:	021b      	lsls	r3, r3, #8
 8005164:	613b      	str	r3, [r7, #16]
 8005166:	e00b      	b.n	8005180 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005168:	4b08      	ldr	r3, [pc, #32]	@ (800518c <HAL_RCC_GetSysClockFreq+0xf8>)
 800516a:	689b      	ldr	r3, [r3, #8]
 800516c:	2238      	movs	r2, #56	@ 0x38
 800516e:	4013      	ands	r3, r2
 8005170:	2b18      	cmp	r3, #24
 8005172:	d103      	bne.n	800517c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8005174:	23fa      	movs	r3, #250	@ 0xfa
 8005176:	01db      	lsls	r3, r3, #7
 8005178:	613b      	str	r3, [r7, #16]
 800517a:	e001      	b.n	8005180 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800517c:	2300      	movs	r3, #0
 800517e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005180:	693b      	ldr	r3, [r7, #16]
}
 8005182:	0018      	movs	r0, r3
 8005184:	46bd      	mov	sp, r7
 8005186:	b006      	add	sp, #24
 8005188:	bd80      	pop	{r7, pc}
 800518a:	46c0      	nop			@ (mov r8, r8)
 800518c:	40021000 	.word	0x40021000
 8005190:	00f42400 	.word	0x00f42400
 8005194:	007a1200 	.word	0x007a1200

08005198 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800519c:	4b02      	ldr	r3, [pc, #8]	@ (80051a8 <HAL_RCC_GetHCLKFreq+0x10>)
 800519e:	681b      	ldr	r3, [r3, #0]
}
 80051a0:	0018      	movs	r0, r3
 80051a2:	46bd      	mov	sp, r7
 80051a4:	bd80      	pop	{r7, pc}
 80051a6:	46c0      	nop			@ (mov r8, r8)
 80051a8:	20000000 	.word	0x20000000

080051ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80051ac:	b5b0      	push	{r4, r5, r7, lr}
 80051ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80051b0:	f7ff fff2 	bl	8005198 <HAL_RCC_GetHCLKFreq>
 80051b4:	0004      	movs	r4, r0
 80051b6:	f7ff fb3f 	bl	8004838 <LL_RCC_GetAPB1Prescaler>
 80051ba:	0003      	movs	r3, r0
 80051bc:	0b1a      	lsrs	r2, r3, #12
 80051be:	4b05      	ldr	r3, [pc, #20]	@ (80051d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80051c0:	0092      	lsls	r2, r2, #2
 80051c2:	58d3      	ldr	r3, [r2, r3]
 80051c4:	221f      	movs	r2, #31
 80051c6:	4013      	ands	r3, r2
 80051c8:	40dc      	lsrs	r4, r3
 80051ca:	0023      	movs	r3, r4
}
 80051cc:	0018      	movs	r0, r3
 80051ce:	46bd      	mov	sp, r7
 80051d0:	bdb0      	pop	{r4, r5, r7, pc}
 80051d2:	46c0      	nop			@ (mov r8, r8)
 80051d4:	08008e60 	.word	0x08008e60

080051d8 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b082      	sub	sp, #8
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
 80051e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2207      	movs	r2, #7
 80051e6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80051e8:	4b0e      	ldr	r3, [pc, #56]	@ (8005224 <HAL_RCC_GetClockConfig+0x4c>)
 80051ea:	689b      	ldr	r3, [r3, #8]
 80051ec:	2207      	movs	r2, #7
 80051ee:	401a      	ands	r2, r3
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80051f4:	4b0b      	ldr	r3, [pc, #44]	@ (8005224 <HAL_RCC_GetClockConfig+0x4c>)
 80051f6:	689a      	ldr	r2, [r3, #8]
 80051f8:	23f0      	movs	r3, #240	@ 0xf0
 80051fa:	011b      	lsls	r3, r3, #4
 80051fc:	401a      	ands	r2, r3
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 8005202:	4b08      	ldr	r3, [pc, #32]	@ (8005224 <HAL_RCC_GetClockConfig+0x4c>)
 8005204:	689a      	ldr	r2, [r3, #8]
 8005206:	23e0      	movs	r3, #224	@ 0xe0
 8005208:	01db      	lsls	r3, r3, #7
 800520a:	401a      	ands	r2, r3
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	60da      	str	r2, [r3, #12]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005210:	4b05      	ldr	r3, [pc, #20]	@ (8005228 <HAL_RCC_GetClockConfig+0x50>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	2207      	movs	r2, #7
 8005216:	401a      	ands	r2, r3
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	601a      	str	r2, [r3, #0]
}
 800521c:	46c0      	nop			@ (mov r8, r8)
 800521e:	46bd      	mov	sp, r7
 8005220:	b002      	add	sp, #8
 8005222:	bd80      	pop	{r7, pc}
 8005224:	40021000 	.word	0x40021000
 8005228:	40022000 	.word	0x40022000

0800522c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	b086      	sub	sp, #24
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8005234:	2313      	movs	r3, #19
 8005236:	18fb      	adds	r3, r7, r3
 8005238:	2200      	movs	r2, #0
 800523a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800523c:	2312      	movs	r3, #18
 800523e:	18fb      	adds	r3, r7, r3
 8005240:	2200      	movs	r2, #0
 8005242:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681a      	ldr	r2, [r3, #0]
 8005248:	2380      	movs	r3, #128	@ 0x80
 800524a:	029b      	lsls	r3, r3, #10
 800524c:	4013      	ands	r3, r2
 800524e:	d100      	bne.n	8005252 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8005250:	e0a3      	b.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005252:	2011      	movs	r0, #17
 8005254:	183b      	adds	r3, r7, r0
 8005256:	2200      	movs	r2, #0
 8005258:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800525a:	4ba5      	ldr	r3, [pc, #660]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800525c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800525e:	2380      	movs	r3, #128	@ 0x80
 8005260:	055b      	lsls	r3, r3, #21
 8005262:	4013      	ands	r3, r2
 8005264:	d110      	bne.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005266:	4ba2      	ldr	r3, [pc, #648]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005268:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800526a:	4ba1      	ldr	r3, [pc, #644]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800526c:	2180      	movs	r1, #128	@ 0x80
 800526e:	0549      	lsls	r1, r1, #21
 8005270:	430a      	orrs	r2, r1
 8005272:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005274:	4b9e      	ldr	r3, [pc, #632]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005276:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005278:	2380      	movs	r3, #128	@ 0x80
 800527a:	055b      	lsls	r3, r3, #21
 800527c:	4013      	ands	r3, r2
 800527e:	60bb      	str	r3, [r7, #8]
 8005280:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005282:	183b      	adds	r3, r7, r0
 8005284:	2201      	movs	r2, #1
 8005286:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005288:	4b9a      	ldr	r3, [pc, #616]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800528a:	681a      	ldr	r2, [r3, #0]
 800528c:	4b99      	ldr	r3, [pc, #612]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800528e:	2180      	movs	r1, #128	@ 0x80
 8005290:	0049      	lsls	r1, r1, #1
 8005292:	430a      	orrs	r2, r1
 8005294:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005296:	f7fd f925 	bl	80024e4 <HAL_GetTick>
 800529a:	0003      	movs	r3, r0
 800529c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800529e:	e00b      	b.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052a0:	f7fd f920 	bl	80024e4 <HAL_GetTick>
 80052a4:	0002      	movs	r2, r0
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	1ad3      	subs	r3, r2, r3
 80052aa:	2b02      	cmp	r3, #2
 80052ac:	d904      	bls.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80052ae:	2313      	movs	r3, #19
 80052b0:	18fb      	adds	r3, r7, r3
 80052b2:	2203      	movs	r2, #3
 80052b4:	701a      	strb	r2, [r3, #0]
        break;
 80052b6:	e005      	b.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80052b8:	4b8e      	ldr	r3, [pc, #568]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	2380      	movs	r3, #128	@ 0x80
 80052be:	005b      	lsls	r3, r3, #1
 80052c0:	4013      	ands	r3, r2
 80052c2:	d0ed      	beq.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80052c4:	2313      	movs	r3, #19
 80052c6:	18fb      	adds	r3, r7, r3
 80052c8:	781b      	ldrb	r3, [r3, #0]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d154      	bne.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80052ce:	4b88      	ldr	r3, [pc, #544]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80052d0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80052d2:	23c0      	movs	r3, #192	@ 0xc0
 80052d4:	009b      	lsls	r3, r3, #2
 80052d6:	4013      	ands	r3, r2
 80052d8:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80052da:	697b      	ldr	r3, [r7, #20]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d019      	beq.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052e4:	697a      	ldr	r2, [r7, #20]
 80052e6:	429a      	cmp	r2, r3
 80052e8:	d014      	beq.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80052ea:	4b81      	ldr	r3, [pc, #516]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80052ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052ee:	4a82      	ldr	r2, [pc, #520]	@ (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80052f0:	4013      	ands	r3, r2
 80052f2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80052f4:	4b7e      	ldr	r3, [pc, #504]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80052f6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80052f8:	4b7d      	ldr	r3, [pc, #500]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80052fa:	2180      	movs	r1, #128	@ 0x80
 80052fc:	0249      	lsls	r1, r1, #9
 80052fe:	430a      	orrs	r2, r1
 8005300:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005302:	4b7b      	ldr	r3, [pc, #492]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005304:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005306:	4b7a      	ldr	r3, [pc, #488]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005308:	497c      	ldr	r1, [pc, #496]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 800530a:	400a      	ands	r2, r1
 800530c:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800530e:	4b78      	ldr	r3, [pc, #480]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005310:	697a      	ldr	r2, [r7, #20]
 8005312:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	2201      	movs	r2, #1
 8005318:	4013      	ands	r3, r2
 800531a:	d016      	beq.n	800534a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800531c:	f7fd f8e2 	bl	80024e4 <HAL_GetTick>
 8005320:	0003      	movs	r3, r0
 8005322:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005324:	e00c      	b.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005326:	f7fd f8dd 	bl	80024e4 <HAL_GetTick>
 800532a:	0002      	movs	r2, r0
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	1ad3      	subs	r3, r2, r3
 8005330:	4a73      	ldr	r2, [pc, #460]	@ (8005500 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d904      	bls.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8005336:	2313      	movs	r3, #19
 8005338:	18fb      	adds	r3, r7, r3
 800533a:	2203      	movs	r2, #3
 800533c:	701a      	strb	r2, [r3, #0]
            break;
 800533e:	e004      	b.n	800534a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005340:	4b6b      	ldr	r3, [pc, #428]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005342:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005344:	2202      	movs	r2, #2
 8005346:	4013      	ands	r3, r2
 8005348:	d0ed      	beq.n	8005326 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800534a:	2313      	movs	r3, #19
 800534c:	18fb      	adds	r3, r7, r3
 800534e:	781b      	ldrb	r3, [r3, #0]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d10a      	bne.n	800536a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005354:	4b66      	ldr	r3, [pc, #408]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005356:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005358:	4a67      	ldr	r2, [pc, #412]	@ (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800535a:	4013      	ands	r3, r2
 800535c:	0019      	movs	r1, r3
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005362:	4b63      	ldr	r3, [pc, #396]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005364:	430a      	orrs	r2, r1
 8005366:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005368:	e00c      	b.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800536a:	2312      	movs	r3, #18
 800536c:	18fb      	adds	r3, r7, r3
 800536e:	2213      	movs	r2, #19
 8005370:	18ba      	adds	r2, r7, r2
 8005372:	7812      	ldrb	r2, [r2, #0]
 8005374:	701a      	strb	r2, [r3, #0]
 8005376:	e005      	b.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005378:	2312      	movs	r3, #18
 800537a:	18fb      	adds	r3, r7, r3
 800537c:	2213      	movs	r2, #19
 800537e:	18ba      	adds	r2, r7, r2
 8005380:	7812      	ldrb	r2, [r2, #0]
 8005382:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005384:	2311      	movs	r3, #17
 8005386:	18fb      	adds	r3, r7, r3
 8005388:	781b      	ldrb	r3, [r3, #0]
 800538a:	2b01      	cmp	r3, #1
 800538c:	d105      	bne.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800538e:	4b58      	ldr	r3, [pc, #352]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005390:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005392:	4b57      	ldr	r3, [pc, #348]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005394:	495b      	ldr	r1, [pc, #364]	@ (8005504 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8005396:	400a      	ands	r2, r1
 8005398:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	2201      	movs	r2, #1
 80053a0:	4013      	ands	r3, r2
 80053a2:	d009      	beq.n	80053b8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80053a4:	4b52      	ldr	r3, [pc, #328]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80053a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053a8:	2203      	movs	r2, #3
 80053aa:	4393      	bics	r3, r2
 80053ac:	0019      	movs	r1, r3
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	685a      	ldr	r2, [r3, #4]
 80053b2:	4b4f      	ldr	r3, [pc, #316]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80053b4:	430a      	orrs	r2, r1
 80053b6:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	2210      	movs	r2, #16
 80053be:	4013      	ands	r3, r2
 80053c0:	d009      	beq.n	80053d6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80053c2:	4b4b      	ldr	r3, [pc, #300]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80053c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053c6:	4a50      	ldr	r2, [pc, #320]	@ (8005508 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80053c8:	4013      	ands	r3, r2
 80053ca:	0019      	movs	r1, r3
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	689a      	ldr	r2, [r3, #8]
 80053d0:	4b47      	ldr	r3, [pc, #284]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80053d2:	430a      	orrs	r2, r1
 80053d4:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681a      	ldr	r2, [r3, #0]
 80053da:	2380      	movs	r3, #128	@ 0x80
 80053dc:	009b      	lsls	r3, r3, #2
 80053de:	4013      	ands	r3, r2
 80053e0:	d009      	beq.n	80053f6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80053e2:	4b43      	ldr	r3, [pc, #268]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80053e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053e6:	4a49      	ldr	r2, [pc, #292]	@ (800550c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80053e8:	4013      	ands	r3, r2
 80053ea:	0019      	movs	r1, r3
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	695a      	ldr	r2, [r3, #20]
 80053f0:	4b3f      	ldr	r3, [pc, #252]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80053f2:	430a      	orrs	r2, r1
 80053f4:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681a      	ldr	r2, [r3, #0]
 80053fa:	2380      	movs	r3, #128	@ 0x80
 80053fc:	00db      	lsls	r3, r3, #3
 80053fe:	4013      	ands	r3, r2
 8005400:	d009      	beq.n	8005416 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005402:	4b3b      	ldr	r3, [pc, #236]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005404:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005406:	4a42      	ldr	r2, [pc, #264]	@ (8005510 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005408:	4013      	ands	r3, r2
 800540a:	0019      	movs	r1, r3
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	699a      	ldr	r2, [r3, #24]
 8005410:	4b37      	ldr	r3, [pc, #220]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005412:	430a      	orrs	r2, r1
 8005414:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	2220      	movs	r2, #32
 800541c:	4013      	ands	r3, r2
 800541e:	d009      	beq.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005420:	4b33      	ldr	r3, [pc, #204]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005422:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005424:	4a3b      	ldr	r2, [pc, #236]	@ (8005514 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8005426:	4013      	ands	r3, r2
 8005428:	0019      	movs	r1, r3
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	68da      	ldr	r2, [r3, #12]
 800542e:	4b30      	ldr	r3, [pc, #192]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005430:	430a      	orrs	r2, r1
 8005432:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681a      	ldr	r2, [r3, #0]
 8005438:	2380      	movs	r3, #128	@ 0x80
 800543a:	01db      	lsls	r3, r3, #7
 800543c:	4013      	ands	r3, r2
 800543e:	d015      	beq.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005440:	4b2b      	ldr	r3, [pc, #172]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005442:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005444:	009b      	lsls	r3, r3, #2
 8005446:	0899      	lsrs	r1, r3, #2
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	69da      	ldr	r2, [r3, #28]
 800544c:	4b28      	ldr	r3, [pc, #160]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800544e:	430a      	orrs	r2, r1
 8005450:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	69da      	ldr	r2, [r3, #28]
 8005456:	2380      	movs	r3, #128	@ 0x80
 8005458:	05db      	lsls	r3, r3, #23
 800545a:	429a      	cmp	r2, r3
 800545c:	d106      	bne.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800545e:	4b24      	ldr	r3, [pc, #144]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005460:	68da      	ldr	r2, [r3, #12]
 8005462:	4b23      	ldr	r3, [pc, #140]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005464:	2180      	movs	r1, #128	@ 0x80
 8005466:	0249      	lsls	r1, r1, #9
 8005468:	430a      	orrs	r2, r1
 800546a:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681a      	ldr	r2, [r3, #0]
 8005470:	2380      	movs	r3, #128	@ 0x80
 8005472:	039b      	lsls	r3, r3, #14
 8005474:	4013      	ands	r3, r2
 8005476:	d016      	beq.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005478:	4b1d      	ldr	r3, [pc, #116]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800547a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800547c:	4a26      	ldr	r2, [pc, #152]	@ (8005518 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800547e:	4013      	ands	r3, r2
 8005480:	0019      	movs	r1, r3
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6a1a      	ldr	r2, [r3, #32]
 8005486:	4b1a      	ldr	r3, [pc, #104]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005488:	430a      	orrs	r2, r1
 800548a:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6a1a      	ldr	r2, [r3, #32]
 8005490:	2380      	movs	r3, #128	@ 0x80
 8005492:	03db      	lsls	r3, r3, #15
 8005494:	429a      	cmp	r2, r3
 8005496:	d106      	bne.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005498:	4b15      	ldr	r3, [pc, #84]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800549a:	68da      	ldr	r2, [r3, #12]
 800549c:	4b14      	ldr	r3, [pc, #80]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800549e:	2180      	movs	r1, #128	@ 0x80
 80054a0:	0449      	lsls	r1, r1, #17
 80054a2:	430a      	orrs	r2, r1
 80054a4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681a      	ldr	r2, [r3, #0]
 80054aa:	2380      	movs	r3, #128	@ 0x80
 80054ac:	011b      	lsls	r3, r3, #4
 80054ae:	4013      	ands	r3, r2
 80054b0:	d016      	beq.n	80054e0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80054b2:	4b0f      	ldr	r3, [pc, #60]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80054b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054b6:	4a19      	ldr	r2, [pc, #100]	@ (800551c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80054b8:	4013      	ands	r3, r2
 80054ba:	0019      	movs	r1, r3
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	691a      	ldr	r2, [r3, #16]
 80054c0:	4b0b      	ldr	r3, [pc, #44]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80054c2:	430a      	orrs	r2, r1
 80054c4:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	691a      	ldr	r2, [r3, #16]
 80054ca:	2380      	movs	r3, #128	@ 0x80
 80054cc:	01db      	lsls	r3, r3, #7
 80054ce:	429a      	cmp	r2, r3
 80054d0:	d106      	bne.n	80054e0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80054d2:	4b07      	ldr	r3, [pc, #28]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80054d4:	68da      	ldr	r2, [r3, #12]
 80054d6:	4b06      	ldr	r3, [pc, #24]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80054d8:	2180      	movs	r1, #128	@ 0x80
 80054da:	0249      	lsls	r1, r1, #9
 80054dc:	430a      	orrs	r2, r1
 80054de:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80054e0:	2312      	movs	r3, #18
 80054e2:	18fb      	adds	r3, r7, r3
 80054e4:	781b      	ldrb	r3, [r3, #0]
}
 80054e6:	0018      	movs	r0, r3
 80054e8:	46bd      	mov	sp, r7
 80054ea:	b006      	add	sp, #24
 80054ec:	bd80      	pop	{r7, pc}
 80054ee:	46c0      	nop			@ (mov r8, r8)
 80054f0:	40021000 	.word	0x40021000
 80054f4:	40007000 	.word	0x40007000
 80054f8:	fffffcff 	.word	0xfffffcff
 80054fc:	fffeffff 	.word	0xfffeffff
 8005500:	00001388 	.word	0x00001388
 8005504:	efffffff 	.word	0xefffffff
 8005508:	fffff3ff 	.word	0xfffff3ff
 800550c:	fff3ffff 	.word	0xfff3ffff
 8005510:	ffcfffff 	.word	0xffcfffff
 8005514:	ffffcfff 	.word	0xffffcfff
 8005518:	ffbfffff 	.word	0xffbfffff
 800551c:	ffff3fff 	.word	0xffff3fff

08005520 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b082      	sub	sp, #8
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d101      	bne.n	8005532 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800552e:	2301      	movs	r3, #1
 8005530:	e04a      	b.n	80055c8 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	223d      	movs	r2, #61	@ 0x3d
 8005536:	5c9b      	ldrb	r3, [r3, r2]
 8005538:	b2db      	uxtb	r3, r3
 800553a:	2b00      	cmp	r3, #0
 800553c:	d107      	bne.n	800554e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	223c      	movs	r2, #60	@ 0x3c
 8005542:	2100      	movs	r1, #0
 8005544:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	0018      	movs	r0, r3
 800554a:	f000 f841 	bl	80055d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	223d      	movs	r2, #61	@ 0x3d
 8005552:	2102      	movs	r1, #2
 8005554:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681a      	ldr	r2, [r3, #0]
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	3304      	adds	r3, #4
 800555e:	0019      	movs	r1, r3
 8005560:	0010      	movs	r0, r2
 8005562:	f000 f9b9 	bl	80058d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2248      	movs	r2, #72	@ 0x48
 800556a:	2101      	movs	r1, #1
 800556c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	223e      	movs	r2, #62	@ 0x3e
 8005572:	2101      	movs	r1, #1
 8005574:	5499      	strb	r1, [r3, r2]
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	223f      	movs	r2, #63	@ 0x3f
 800557a:	2101      	movs	r1, #1
 800557c:	5499      	strb	r1, [r3, r2]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2240      	movs	r2, #64	@ 0x40
 8005582:	2101      	movs	r1, #1
 8005584:	5499      	strb	r1, [r3, r2]
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2241      	movs	r2, #65	@ 0x41
 800558a:	2101      	movs	r1, #1
 800558c:	5499      	strb	r1, [r3, r2]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2242      	movs	r2, #66	@ 0x42
 8005592:	2101      	movs	r1, #1
 8005594:	5499      	strb	r1, [r3, r2]
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2243      	movs	r2, #67	@ 0x43
 800559a:	2101      	movs	r1, #1
 800559c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2244      	movs	r2, #68	@ 0x44
 80055a2:	2101      	movs	r1, #1
 80055a4:	5499      	strb	r1, [r3, r2]
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2245      	movs	r2, #69	@ 0x45
 80055aa:	2101      	movs	r1, #1
 80055ac:	5499      	strb	r1, [r3, r2]
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2246      	movs	r2, #70	@ 0x46
 80055b2:	2101      	movs	r1, #1
 80055b4:	5499      	strb	r1, [r3, r2]
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2247      	movs	r2, #71	@ 0x47
 80055ba:	2101      	movs	r1, #1
 80055bc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	223d      	movs	r2, #61	@ 0x3d
 80055c2:	2101      	movs	r1, #1
 80055c4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80055c6:	2300      	movs	r3, #0
}
 80055c8:	0018      	movs	r0, r3
 80055ca:	46bd      	mov	sp, r7
 80055cc:	b002      	add	sp, #8
 80055ce:	bd80      	pop	{r7, pc}

080055d0 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b082      	sub	sp, #8
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80055d8:	46c0      	nop			@ (mov r8, r8)
 80055da:	46bd      	mov	sp, r7
 80055dc:	b002      	add	sp, #8
 80055de:	bd80      	pop	{r7, pc}

080055e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b084      	sub	sp, #16
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	223d      	movs	r2, #61	@ 0x3d
 80055ec:	5c9b      	ldrb	r3, [r3, r2]
 80055ee:	b2db      	uxtb	r3, r3
 80055f0:	2b01      	cmp	r3, #1
 80055f2:	d001      	beq.n	80055f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80055f4:	2301      	movs	r3, #1
 80055f6:	e03d      	b.n	8005674 <HAL_TIM_Base_Start_IT+0x94>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	223d      	movs	r2, #61	@ 0x3d
 80055fc:	2102      	movs	r1, #2
 80055fe:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	68da      	ldr	r2, [r3, #12]
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	2101      	movs	r1, #1
 800560c:	430a      	orrs	r2, r1
 800560e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	4a19      	ldr	r2, [pc, #100]	@ (800567c <HAL_TIM_Base_Start_IT+0x9c>)
 8005616:	4293      	cmp	r3, r2
 8005618:	d00a      	beq.n	8005630 <HAL_TIM_Base_Start_IT+0x50>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681a      	ldr	r2, [r3, #0]
 800561e:	2380      	movs	r3, #128	@ 0x80
 8005620:	05db      	lsls	r3, r3, #23
 8005622:	429a      	cmp	r2, r3
 8005624:	d004      	beq.n	8005630 <HAL_TIM_Base_Start_IT+0x50>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4a15      	ldr	r2, [pc, #84]	@ (8005680 <HAL_TIM_Base_Start_IT+0xa0>)
 800562c:	4293      	cmp	r3, r2
 800562e:	d116      	bne.n	800565e <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	689b      	ldr	r3, [r3, #8]
 8005636:	4a13      	ldr	r2, [pc, #76]	@ (8005684 <HAL_TIM_Base_Start_IT+0xa4>)
 8005638:	4013      	ands	r3, r2
 800563a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	2b06      	cmp	r3, #6
 8005640:	d016      	beq.n	8005670 <HAL_TIM_Base_Start_IT+0x90>
 8005642:	68fa      	ldr	r2, [r7, #12]
 8005644:	2380      	movs	r3, #128	@ 0x80
 8005646:	025b      	lsls	r3, r3, #9
 8005648:	429a      	cmp	r2, r3
 800564a:	d011      	beq.n	8005670 <HAL_TIM_Base_Start_IT+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	681a      	ldr	r2, [r3, #0]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	2101      	movs	r1, #1
 8005658:	430a      	orrs	r2, r1
 800565a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800565c:	e008      	b.n	8005670 <HAL_TIM_Base_Start_IT+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	681a      	ldr	r2, [r3, #0]
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	2101      	movs	r1, #1
 800566a:	430a      	orrs	r2, r1
 800566c:	601a      	str	r2, [r3, #0]
 800566e:	e000      	b.n	8005672 <HAL_TIM_Base_Start_IT+0x92>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005670:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8005672:	2300      	movs	r3, #0
}
 8005674:	0018      	movs	r0, r3
 8005676:	46bd      	mov	sp, r7
 8005678:	b004      	add	sp, #16
 800567a:	bd80      	pop	{r7, pc}
 800567c:	40012c00 	.word	0x40012c00
 8005680:	40000400 	.word	0x40000400
 8005684:	00010007 	.word	0x00010007

08005688 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b084      	sub	sp, #16
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	68db      	ldr	r3, [r3, #12]
 8005696:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	691b      	ldr	r3, [r3, #16]
 800569e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80056a0:	68bb      	ldr	r3, [r7, #8]
 80056a2:	2202      	movs	r2, #2
 80056a4:	4013      	ands	r3, r2
 80056a6:	d021      	beq.n	80056ec <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	2202      	movs	r2, #2
 80056ac:	4013      	ands	r3, r2
 80056ae:	d01d      	beq.n	80056ec <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	2203      	movs	r2, #3
 80056b6:	4252      	negs	r2, r2
 80056b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2201      	movs	r2, #1
 80056be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	699b      	ldr	r3, [r3, #24]
 80056c6:	2203      	movs	r2, #3
 80056c8:	4013      	ands	r3, r2
 80056ca:	d004      	beq.n	80056d6 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	0018      	movs	r0, r3
 80056d0:	f000 f8ea 	bl	80058a8 <HAL_TIM_IC_CaptureCallback>
 80056d4:	e007      	b.n	80056e6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	0018      	movs	r0, r3
 80056da:	f000 f8dd 	bl	8005898 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	0018      	movs	r0, r3
 80056e2:	f000 f8e9 	bl	80058b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2200      	movs	r2, #0
 80056ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	2204      	movs	r2, #4
 80056f0:	4013      	ands	r3, r2
 80056f2:	d022      	beq.n	800573a <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	2204      	movs	r2, #4
 80056f8:	4013      	ands	r3, r2
 80056fa:	d01e      	beq.n	800573a <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	2205      	movs	r2, #5
 8005702:	4252      	negs	r2, r2
 8005704:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2202      	movs	r2, #2
 800570a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	699a      	ldr	r2, [r3, #24]
 8005712:	23c0      	movs	r3, #192	@ 0xc0
 8005714:	009b      	lsls	r3, r3, #2
 8005716:	4013      	ands	r3, r2
 8005718:	d004      	beq.n	8005724 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	0018      	movs	r0, r3
 800571e:	f000 f8c3 	bl	80058a8 <HAL_TIM_IC_CaptureCallback>
 8005722:	e007      	b.n	8005734 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	0018      	movs	r0, r3
 8005728:	f000 f8b6 	bl	8005898 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	0018      	movs	r0, r3
 8005730:	f000 f8c2 	bl	80058b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2200      	movs	r2, #0
 8005738:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	2208      	movs	r2, #8
 800573e:	4013      	ands	r3, r2
 8005740:	d021      	beq.n	8005786 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2208      	movs	r2, #8
 8005746:	4013      	ands	r3, r2
 8005748:	d01d      	beq.n	8005786 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	2209      	movs	r2, #9
 8005750:	4252      	negs	r2, r2
 8005752:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2204      	movs	r2, #4
 8005758:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	69db      	ldr	r3, [r3, #28]
 8005760:	2203      	movs	r2, #3
 8005762:	4013      	ands	r3, r2
 8005764:	d004      	beq.n	8005770 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	0018      	movs	r0, r3
 800576a:	f000 f89d 	bl	80058a8 <HAL_TIM_IC_CaptureCallback>
 800576e:	e007      	b.n	8005780 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	0018      	movs	r0, r3
 8005774:	f000 f890 	bl	8005898 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	0018      	movs	r0, r3
 800577c:	f000 f89c 	bl	80058b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2200      	movs	r2, #0
 8005784:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005786:	68bb      	ldr	r3, [r7, #8]
 8005788:	2210      	movs	r2, #16
 800578a:	4013      	ands	r3, r2
 800578c:	d022      	beq.n	80057d4 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	2210      	movs	r2, #16
 8005792:	4013      	ands	r3, r2
 8005794:	d01e      	beq.n	80057d4 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	2211      	movs	r2, #17
 800579c:	4252      	negs	r2, r2
 800579e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2208      	movs	r2, #8
 80057a4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	69da      	ldr	r2, [r3, #28]
 80057ac:	23c0      	movs	r3, #192	@ 0xc0
 80057ae:	009b      	lsls	r3, r3, #2
 80057b0:	4013      	ands	r3, r2
 80057b2:	d004      	beq.n	80057be <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	0018      	movs	r0, r3
 80057b8:	f000 f876 	bl	80058a8 <HAL_TIM_IC_CaptureCallback>
 80057bc:	e007      	b.n	80057ce <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	0018      	movs	r0, r3
 80057c2:	f000 f869 	bl	8005898 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	0018      	movs	r0, r3
 80057ca:	f000 f875 	bl	80058b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2200      	movs	r2, #0
 80057d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	2201      	movs	r2, #1
 80057d8:	4013      	ands	r3, r2
 80057da:	d00c      	beq.n	80057f6 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2201      	movs	r2, #1
 80057e0:	4013      	ands	r3, r2
 80057e2:	d008      	beq.n	80057f6 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	2202      	movs	r2, #2
 80057ea:	4252      	negs	r2, r2
 80057ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	0018      	movs	r0, r3
 80057f2:	f7fc fba7 	bl	8001f44 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80057f6:	68bb      	ldr	r3, [r7, #8]
 80057f8:	2280      	movs	r2, #128	@ 0x80
 80057fa:	4013      	ands	r3, r2
 80057fc:	d104      	bne.n	8005808 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80057fe:	68ba      	ldr	r2, [r7, #8]
 8005800:	2380      	movs	r3, #128	@ 0x80
 8005802:	019b      	lsls	r3, r3, #6
 8005804:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005806:	d00b      	beq.n	8005820 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	2280      	movs	r2, #128	@ 0x80
 800580c:	4013      	ands	r3, r2
 800580e:	d007      	beq.n	8005820 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a1e      	ldr	r2, [pc, #120]	@ (8005890 <HAL_TIM_IRQHandler+0x208>)
 8005816:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	0018      	movs	r0, r3
 800581c:	f000 f8e8 	bl	80059f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005820:	68ba      	ldr	r2, [r7, #8]
 8005822:	2380      	movs	r3, #128	@ 0x80
 8005824:	005b      	lsls	r3, r3, #1
 8005826:	4013      	ands	r3, r2
 8005828:	d00b      	beq.n	8005842 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	2280      	movs	r2, #128	@ 0x80
 800582e:	4013      	ands	r3, r2
 8005830:	d007      	beq.n	8005842 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4a17      	ldr	r2, [pc, #92]	@ (8005894 <HAL_TIM_IRQHandler+0x20c>)
 8005838:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	0018      	movs	r0, r3
 800583e:	f000 f8df 	bl	8005a00 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	2240      	movs	r2, #64	@ 0x40
 8005846:	4013      	ands	r3, r2
 8005848:	d00c      	beq.n	8005864 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	2240      	movs	r2, #64	@ 0x40
 800584e:	4013      	ands	r3, r2
 8005850:	d008      	beq.n	8005864 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	2241      	movs	r2, #65	@ 0x41
 8005858:	4252      	negs	r2, r2
 800585a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	0018      	movs	r0, r3
 8005860:	f000 f832 	bl	80058c8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	2220      	movs	r2, #32
 8005868:	4013      	ands	r3, r2
 800586a:	d00c      	beq.n	8005886 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	2220      	movs	r2, #32
 8005870:	4013      	ands	r3, r2
 8005872:	d008      	beq.n	8005886 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	2221      	movs	r2, #33	@ 0x21
 800587a:	4252      	negs	r2, r2
 800587c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	0018      	movs	r0, r3
 8005882:	f000 f8ad 	bl	80059e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005886:	46c0      	nop			@ (mov r8, r8)
 8005888:	46bd      	mov	sp, r7
 800588a:	b004      	add	sp, #16
 800588c:	bd80      	pop	{r7, pc}
 800588e:	46c0      	nop			@ (mov r8, r8)
 8005890:	ffffdf7f 	.word	0xffffdf7f
 8005894:	fffffeff 	.word	0xfffffeff

08005898 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b082      	sub	sp, #8
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80058a0:	46c0      	nop			@ (mov r8, r8)
 80058a2:	46bd      	mov	sp, r7
 80058a4:	b002      	add	sp, #8
 80058a6:	bd80      	pop	{r7, pc}

080058a8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b082      	sub	sp, #8
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80058b0:	46c0      	nop			@ (mov r8, r8)
 80058b2:	46bd      	mov	sp, r7
 80058b4:	b002      	add	sp, #8
 80058b6:	bd80      	pop	{r7, pc}

080058b8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b082      	sub	sp, #8
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80058c0:	46c0      	nop			@ (mov r8, r8)
 80058c2:	46bd      	mov	sp, r7
 80058c4:	b002      	add	sp, #8
 80058c6:	bd80      	pop	{r7, pc}

080058c8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b082      	sub	sp, #8
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80058d0:	46c0      	nop			@ (mov r8, r8)
 80058d2:	46bd      	mov	sp, r7
 80058d4:	b002      	add	sp, #8
 80058d6:	bd80      	pop	{r7, pc}

080058d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	b084      	sub	sp, #16
 80058dc:	af00      	add	r7, sp, #0
 80058de:	6078      	str	r0, [r7, #4]
 80058e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	4a37      	ldr	r2, [pc, #220]	@ (80059c8 <TIM_Base_SetConfig+0xf0>)
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d008      	beq.n	8005902 <TIM_Base_SetConfig+0x2a>
 80058f0:	687a      	ldr	r2, [r7, #4]
 80058f2:	2380      	movs	r3, #128	@ 0x80
 80058f4:	05db      	lsls	r3, r3, #23
 80058f6:	429a      	cmp	r2, r3
 80058f8:	d003      	beq.n	8005902 <TIM_Base_SetConfig+0x2a>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	4a33      	ldr	r2, [pc, #204]	@ (80059cc <TIM_Base_SetConfig+0xf4>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d108      	bne.n	8005914 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	2270      	movs	r2, #112	@ 0x70
 8005906:	4393      	bics	r3, r2
 8005908:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	685b      	ldr	r3, [r3, #4]
 800590e:	68fa      	ldr	r2, [r7, #12]
 8005910:	4313      	orrs	r3, r2
 8005912:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	4a2c      	ldr	r2, [pc, #176]	@ (80059c8 <TIM_Base_SetConfig+0xf0>)
 8005918:	4293      	cmp	r3, r2
 800591a:	d014      	beq.n	8005946 <TIM_Base_SetConfig+0x6e>
 800591c:	687a      	ldr	r2, [r7, #4]
 800591e:	2380      	movs	r3, #128	@ 0x80
 8005920:	05db      	lsls	r3, r3, #23
 8005922:	429a      	cmp	r2, r3
 8005924:	d00f      	beq.n	8005946 <TIM_Base_SetConfig+0x6e>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	4a28      	ldr	r2, [pc, #160]	@ (80059cc <TIM_Base_SetConfig+0xf4>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d00b      	beq.n	8005946 <TIM_Base_SetConfig+0x6e>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	4a27      	ldr	r2, [pc, #156]	@ (80059d0 <TIM_Base_SetConfig+0xf8>)
 8005932:	4293      	cmp	r3, r2
 8005934:	d007      	beq.n	8005946 <TIM_Base_SetConfig+0x6e>
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	4a26      	ldr	r2, [pc, #152]	@ (80059d4 <TIM_Base_SetConfig+0xfc>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d003      	beq.n	8005946 <TIM_Base_SetConfig+0x6e>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	4a25      	ldr	r2, [pc, #148]	@ (80059d8 <TIM_Base_SetConfig+0x100>)
 8005942:	4293      	cmp	r3, r2
 8005944:	d108      	bne.n	8005958 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	4a24      	ldr	r2, [pc, #144]	@ (80059dc <TIM_Base_SetConfig+0x104>)
 800594a:	4013      	ands	r3, r2
 800594c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	68db      	ldr	r3, [r3, #12]
 8005952:	68fa      	ldr	r2, [r7, #12]
 8005954:	4313      	orrs	r3, r2
 8005956:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	2280      	movs	r2, #128	@ 0x80
 800595c:	4393      	bics	r3, r2
 800595e:	001a      	movs	r2, r3
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	695b      	ldr	r3, [r3, #20]
 8005964:	4313      	orrs	r3, r2
 8005966:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	68fa      	ldr	r2, [r7, #12]
 800596c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	689a      	ldr	r2, [r3, #8]
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	681a      	ldr	r2, [r3, #0]
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	4a11      	ldr	r2, [pc, #68]	@ (80059c8 <TIM_Base_SetConfig+0xf0>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d007      	beq.n	8005996 <TIM_Base_SetConfig+0xbe>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	4a12      	ldr	r2, [pc, #72]	@ (80059d4 <TIM_Base_SetConfig+0xfc>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d003      	beq.n	8005996 <TIM_Base_SetConfig+0xbe>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	4a11      	ldr	r2, [pc, #68]	@ (80059d8 <TIM_Base_SetConfig+0x100>)
 8005992:	4293      	cmp	r3, r2
 8005994:	d103      	bne.n	800599e <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	691a      	ldr	r2, [r3, #16]
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2201      	movs	r2, #1
 80059a2:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	691b      	ldr	r3, [r3, #16]
 80059a8:	2201      	movs	r2, #1
 80059aa:	4013      	ands	r3, r2
 80059ac:	2b01      	cmp	r3, #1
 80059ae:	d106      	bne.n	80059be <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	691b      	ldr	r3, [r3, #16]
 80059b4:	2201      	movs	r2, #1
 80059b6:	4393      	bics	r3, r2
 80059b8:	001a      	movs	r2, r3
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	611a      	str	r2, [r3, #16]
  }
}
 80059be:	46c0      	nop			@ (mov r8, r8)
 80059c0:	46bd      	mov	sp, r7
 80059c2:	b004      	add	sp, #16
 80059c4:	bd80      	pop	{r7, pc}
 80059c6:	46c0      	nop			@ (mov r8, r8)
 80059c8:	40012c00 	.word	0x40012c00
 80059cc:	40000400 	.word	0x40000400
 80059d0:	40002000 	.word	0x40002000
 80059d4:	40014400 	.word	0x40014400
 80059d8:	40014800 	.word	0x40014800
 80059dc:	fffffcff 	.word	0xfffffcff

080059e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b082      	sub	sp, #8
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80059e8:	46c0      	nop			@ (mov r8, r8)
 80059ea:	46bd      	mov	sp, r7
 80059ec:	b002      	add	sp, #8
 80059ee:	bd80      	pop	{r7, pc}

080059f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b082      	sub	sp, #8
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80059f8:	46c0      	nop			@ (mov r8, r8)
 80059fa:	46bd      	mov	sp, r7
 80059fc:	b002      	add	sp, #8
 80059fe:	bd80      	pop	{r7, pc}

08005a00 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b082      	sub	sp, #8
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005a08:	46c0      	nop			@ (mov r8, r8)
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	b002      	add	sp, #8
 8005a0e:	bd80      	pop	{r7, pc}

08005a10 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b082      	sub	sp, #8
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d101      	bne.n	8005a22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005a1e:	2301      	movs	r3, #1
 8005a20:	e046      	b.n	8005ab0 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2288      	movs	r2, #136	@ 0x88
 8005a26:	589b      	ldr	r3, [r3, r2]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d107      	bne.n	8005a3c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2284      	movs	r2, #132	@ 0x84
 8005a30:	2100      	movs	r1, #0
 8005a32:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	0018      	movs	r0, r3
 8005a38:	f7fc fba8 	bl	800218c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2288      	movs	r2, #136	@ 0x88
 8005a40:	2124      	movs	r1, #36	@ 0x24
 8005a42:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	681a      	ldr	r2, [r3, #0]
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	2101      	movs	r1, #1
 8005a50:	438a      	bics	r2, r1
 8005a52:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d003      	beq.n	8005a64 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	0018      	movs	r0, r3
 8005a60:	f000 fde6 	bl	8006630 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	0018      	movs	r0, r3
 8005a68:	f000 fb6a 	bl	8006140 <UART_SetConfig>
 8005a6c:	0003      	movs	r3, r0
 8005a6e:	2b01      	cmp	r3, #1
 8005a70:	d101      	bne.n	8005a76 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8005a72:	2301      	movs	r3, #1
 8005a74:	e01c      	b.n	8005ab0 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	685a      	ldr	r2, [r3, #4]
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	490d      	ldr	r1, [pc, #52]	@ (8005ab8 <HAL_UART_Init+0xa8>)
 8005a82:	400a      	ands	r2, r1
 8005a84:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	689a      	ldr	r2, [r3, #8]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	212a      	movs	r1, #42	@ 0x2a
 8005a92:	438a      	bics	r2, r1
 8005a94:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	681a      	ldr	r2, [r3, #0]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	2101      	movs	r1, #1
 8005aa2:	430a      	orrs	r2, r1
 8005aa4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	0018      	movs	r0, r3
 8005aaa:	f000 fe75 	bl	8006798 <UART_CheckIdleState>
 8005aae:	0003      	movs	r3, r0
}
 8005ab0:	0018      	movs	r0, r3
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	b002      	add	sp, #8
 8005ab6:	bd80      	pop	{r7, pc}
 8005ab8:	ffffb7ff 	.word	0xffffb7ff

08005abc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005abc:	b5b0      	push	{r4, r5, r7, lr}
 8005abe:	b0aa      	sub	sp, #168	@ 0xa8
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	69db      	ldr	r3, [r3, #28]
 8005aca:	22a4      	movs	r2, #164	@ 0xa4
 8005acc:	18b9      	adds	r1, r7, r2
 8005ace:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	20a0      	movs	r0, #160	@ 0xa0
 8005ad8:	1839      	adds	r1, r7, r0
 8005ada:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	689b      	ldr	r3, [r3, #8]
 8005ae2:	249c      	movs	r4, #156	@ 0x9c
 8005ae4:	1939      	adds	r1, r7, r4
 8005ae6:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005ae8:	0011      	movs	r1, r2
 8005aea:	18bb      	adds	r3, r7, r2
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4aa2      	ldr	r2, [pc, #648]	@ (8005d78 <HAL_UART_IRQHandler+0x2bc>)
 8005af0:	4013      	ands	r3, r2
 8005af2:	2298      	movs	r2, #152	@ 0x98
 8005af4:	18bd      	adds	r5, r7, r2
 8005af6:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 8005af8:	18bb      	adds	r3, r7, r2
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d11a      	bne.n	8005b36 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005b00:	187b      	adds	r3, r7, r1
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	2220      	movs	r2, #32
 8005b06:	4013      	ands	r3, r2
 8005b08:	d015      	beq.n	8005b36 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005b0a:	183b      	adds	r3, r7, r0
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	2220      	movs	r2, #32
 8005b10:	4013      	ands	r3, r2
 8005b12:	d105      	bne.n	8005b20 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005b14:	193b      	adds	r3, r7, r4
 8005b16:	681a      	ldr	r2, [r3, #0]
 8005b18:	2380      	movs	r3, #128	@ 0x80
 8005b1a:	055b      	lsls	r3, r3, #21
 8005b1c:	4013      	ands	r3, r2
 8005b1e:	d00a      	beq.n	8005b36 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d100      	bne.n	8005b2a <HAL_UART_IRQHandler+0x6e>
 8005b28:	e2dc      	b.n	80060e4 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b2e:	687a      	ldr	r2, [r7, #4]
 8005b30:	0010      	movs	r0, r2
 8005b32:	4798      	blx	r3
      }
      return;
 8005b34:	e2d6      	b.n	80060e4 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005b36:	2398      	movs	r3, #152	@ 0x98
 8005b38:	18fb      	adds	r3, r7, r3
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d100      	bne.n	8005b42 <HAL_UART_IRQHandler+0x86>
 8005b40:	e122      	b.n	8005d88 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8005b42:	239c      	movs	r3, #156	@ 0x9c
 8005b44:	18fb      	adds	r3, r7, r3
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4a8c      	ldr	r2, [pc, #560]	@ (8005d7c <HAL_UART_IRQHandler+0x2c0>)
 8005b4a:	4013      	ands	r3, r2
 8005b4c:	d106      	bne.n	8005b5c <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8005b4e:	23a0      	movs	r3, #160	@ 0xa0
 8005b50:	18fb      	adds	r3, r7, r3
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	4a8a      	ldr	r2, [pc, #552]	@ (8005d80 <HAL_UART_IRQHandler+0x2c4>)
 8005b56:	4013      	ands	r3, r2
 8005b58:	d100      	bne.n	8005b5c <HAL_UART_IRQHandler+0xa0>
 8005b5a:	e115      	b.n	8005d88 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005b5c:	23a4      	movs	r3, #164	@ 0xa4
 8005b5e:	18fb      	adds	r3, r7, r3
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	2201      	movs	r2, #1
 8005b64:	4013      	ands	r3, r2
 8005b66:	d012      	beq.n	8005b8e <HAL_UART_IRQHandler+0xd2>
 8005b68:	23a0      	movs	r3, #160	@ 0xa0
 8005b6a:	18fb      	adds	r3, r7, r3
 8005b6c:	681a      	ldr	r2, [r3, #0]
 8005b6e:	2380      	movs	r3, #128	@ 0x80
 8005b70:	005b      	lsls	r3, r3, #1
 8005b72:	4013      	ands	r3, r2
 8005b74:	d00b      	beq.n	8005b8e <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	2201      	movs	r2, #1
 8005b7c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2290      	movs	r2, #144	@ 0x90
 8005b82:	589b      	ldr	r3, [r3, r2]
 8005b84:	2201      	movs	r2, #1
 8005b86:	431a      	orrs	r2, r3
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2190      	movs	r1, #144	@ 0x90
 8005b8c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005b8e:	23a4      	movs	r3, #164	@ 0xa4
 8005b90:	18fb      	adds	r3, r7, r3
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	2202      	movs	r2, #2
 8005b96:	4013      	ands	r3, r2
 8005b98:	d011      	beq.n	8005bbe <HAL_UART_IRQHandler+0x102>
 8005b9a:	239c      	movs	r3, #156	@ 0x9c
 8005b9c:	18fb      	adds	r3, r7, r3
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	2201      	movs	r2, #1
 8005ba2:	4013      	ands	r3, r2
 8005ba4:	d00b      	beq.n	8005bbe <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	2202      	movs	r2, #2
 8005bac:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2290      	movs	r2, #144	@ 0x90
 8005bb2:	589b      	ldr	r3, [r3, r2]
 8005bb4:	2204      	movs	r2, #4
 8005bb6:	431a      	orrs	r2, r3
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2190      	movs	r1, #144	@ 0x90
 8005bbc:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005bbe:	23a4      	movs	r3, #164	@ 0xa4
 8005bc0:	18fb      	adds	r3, r7, r3
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	2204      	movs	r2, #4
 8005bc6:	4013      	ands	r3, r2
 8005bc8:	d011      	beq.n	8005bee <HAL_UART_IRQHandler+0x132>
 8005bca:	239c      	movs	r3, #156	@ 0x9c
 8005bcc:	18fb      	adds	r3, r7, r3
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	2201      	movs	r2, #1
 8005bd2:	4013      	ands	r3, r2
 8005bd4:	d00b      	beq.n	8005bee <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	2204      	movs	r2, #4
 8005bdc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2290      	movs	r2, #144	@ 0x90
 8005be2:	589b      	ldr	r3, [r3, r2]
 8005be4:	2202      	movs	r2, #2
 8005be6:	431a      	orrs	r2, r3
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2190      	movs	r1, #144	@ 0x90
 8005bec:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005bee:	23a4      	movs	r3, #164	@ 0xa4
 8005bf0:	18fb      	adds	r3, r7, r3
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	2208      	movs	r2, #8
 8005bf6:	4013      	ands	r3, r2
 8005bf8:	d017      	beq.n	8005c2a <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005bfa:	23a0      	movs	r3, #160	@ 0xa0
 8005bfc:	18fb      	adds	r3, r7, r3
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	2220      	movs	r2, #32
 8005c02:	4013      	ands	r3, r2
 8005c04:	d105      	bne.n	8005c12 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005c06:	239c      	movs	r3, #156	@ 0x9c
 8005c08:	18fb      	adds	r3, r7, r3
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	4a5b      	ldr	r2, [pc, #364]	@ (8005d7c <HAL_UART_IRQHandler+0x2c0>)
 8005c0e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005c10:	d00b      	beq.n	8005c2a <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	2208      	movs	r2, #8
 8005c18:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2290      	movs	r2, #144	@ 0x90
 8005c1e:	589b      	ldr	r3, [r3, r2]
 8005c20:	2208      	movs	r2, #8
 8005c22:	431a      	orrs	r2, r3
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2190      	movs	r1, #144	@ 0x90
 8005c28:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005c2a:	23a4      	movs	r3, #164	@ 0xa4
 8005c2c:	18fb      	adds	r3, r7, r3
 8005c2e:	681a      	ldr	r2, [r3, #0]
 8005c30:	2380      	movs	r3, #128	@ 0x80
 8005c32:	011b      	lsls	r3, r3, #4
 8005c34:	4013      	ands	r3, r2
 8005c36:	d013      	beq.n	8005c60 <HAL_UART_IRQHandler+0x1a4>
 8005c38:	23a0      	movs	r3, #160	@ 0xa0
 8005c3a:	18fb      	adds	r3, r7, r3
 8005c3c:	681a      	ldr	r2, [r3, #0]
 8005c3e:	2380      	movs	r3, #128	@ 0x80
 8005c40:	04db      	lsls	r3, r3, #19
 8005c42:	4013      	ands	r3, r2
 8005c44:	d00c      	beq.n	8005c60 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	2280      	movs	r2, #128	@ 0x80
 8005c4c:	0112      	lsls	r2, r2, #4
 8005c4e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2290      	movs	r2, #144	@ 0x90
 8005c54:	589b      	ldr	r3, [r3, r2]
 8005c56:	2220      	movs	r2, #32
 8005c58:	431a      	orrs	r2, r3
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2190      	movs	r1, #144	@ 0x90
 8005c5e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2290      	movs	r2, #144	@ 0x90
 8005c64:	589b      	ldr	r3, [r3, r2]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d100      	bne.n	8005c6c <HAL_UART_IRQHandler+0x1b0>
 8005c6a:	e23d      	b.n	80060e8 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005c6c:	23a4      	movs	r3, #164	@ 0xa4
 8005c6e:	18fb      	adds	r3, r7, r3
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	2220      	movs	r2, #32
 8005c74:	4013      	ands	r3, r2
 8005c76:	d015      	beq.n	8005ca4 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005c78:	23a0      	movs	r3, #160	@ 0xa0
 8005c7a:	18fb      	adds	r3, r7, r3
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	2220      	movs	r2, #32
 8005c80:	4013      	ands	r3, r2
 8005c82:	d106      	bne.n	8005c92 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005c84:	239c      	movs	r3, #156	@ 0x9c
 8005c86:	18fb      	adds	r3, r7, r3
 8005c88:	681a      	ldr	r2, [r3, #0]
 8005c8a:	2380      	movs	r3, #128	@ 0x80
 8005c8c:	055b      	lsls	r3, r3, #21
 8005c8e:	4013      	ands	r3, r2
 8005c90:	d008      	beq.n	8005ca4 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d004      	beq.n	8005ca4 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c9e:	687a      	ldr	r2, [r7, #4]
 8005ca0:	0010      	movs	r0, r2
 8005ca2:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2290      	movs	r2, #144	@ 0x90
 8005ca8:	589b      	ldr	r3, [r3, r2]
 8005caa:	2194      	movs	r1, #148	@ 0x94
 8005cac:	187a      	adds	r2, r7, r1
 8005cae:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	689b      	ldr	r3, [r3, #8]
 8005cb6:	2240      	movs	r2, #64	@ 0x40
 8005cb8:	4013      	ands	r3, r2
 8005cba:	2b40      	cmp	r3, #64	@ 0x40
 8005cbc:	d004      	beq.n	8005cc8 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005cbe:	187b      	adds	r3, r7, r1
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	2228      	movs	r2, #40	@ 0x28
 8005cc4:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005cc6:	d04c      	beq.n	8005d62 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	0018      	movs	r0, r3
 8005ccc:	f000 fe7e 	bl	80069cc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	689b      	ldr	r3, [r3, #8]
 8005cd6:	2240      	movs	r2, #64	@ 0x40
 8005cd8:	4013      	ands	r3, r2
 8005cda:	2b40      	cmp	r3, #64	@ 0x40
 8005cdc:	d13c      	bne.n	8005d58 <HAL_UART_IRQHandler+0x29c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005cde:	f3ef 8310 	mrs	r3, PRIMASK
 8005ce2:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8005ce4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ce6:	2090      	movs	r0, #144	@ 0x90
 8005ce8:	183a      	adds	r2, r7, r0
 8005cea:	6013      	str	r3, [r2, #0]
 8005cec:	2301      	movs	r3, #1
 8005cee:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cf0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005cf2:	f383 8810 	msr	PRIMASK, r3
}
 8005cf6:	46c0      	nop			@ (mov r8, r8)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	689a      	ldr	r2, [r3, #8]
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	2140      	movs	r1, #64	@ 0x40
 8005d04:	438a      	bics	r2, r1
 8005d06:	609a      	str	r2, [r3, #8]
 8005d08:	183b      	adds	r3, r7, r0
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d0e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005d10:	f383 8810 	msr	PRIMASK, r3
}
 8005d14:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2280      	movs	r2, #128	@ 0x80
 8005d1a:	589b      	ldr	r3, [r3, r2]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d016      	beq.n	8005d4e <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2280      	movs	r2, #128	@ 0x80
 8005d24:	589b      	ldr	r3, [r3, r2]
 8005d26:	4a17      	ldr	r2, [pc, #92]	@ (8005d84 <HAL_UART_IRQHandler+0x2c8>)
 8005d28:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2280      	movs	r2, #128	@ 0x80
 8005d2e:	589b      	ldr	r3, [r3, r2]
 8005d30:	0018      	movs	r0, r3
 8005d32:	f7fd fdb5 	bl	80038a0 <HAL_DMA_Abort_IT>
 8005d36:	1e03      	subs	r3, r0, #0
 8005d38:	d01c      	beq.n	8005d74 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2280      	movs	r2, #128	@ 0x80
 8005d3e:	589b      	ldr	r3, [r3, r2]
 8005d40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d42:	687a      	ldr	r2, [r7, #4]
 8005d44:	2180      	movs	r1, #128	@ 0x80
 8005d46:	5852      	ldr	r2, [r2, r1]
 8005d48:	0010      	movs	r0, r2
 8005d4a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d4c:	e012      	b.n	8005d74 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	0018      	movs	r0, r3
 8005d52:	f000 f9e1 	bl	8006118 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d56:	e00d      	b.n	8005d74 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	0018      	movs	r0, r3
 8005d5c:	f000 f9dc 	bl	8006118 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d60:	e008      	b.n	8005d74 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	0018      	movs	r0, r3
 8005d66:	f000 f9d7 	bl	8006118 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2290      	movs	r2, #144	@ 0x90
 8005d6e:	2100      	movs	r1, #0
 8005d70:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8005d72:	e1b9      	b.n	80060e8 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d74:	46c0      	nop			@ (mov r8, r8)
    return;
 8005d76:	e1b7      	b.n	80060e8 <HAL_UART_IRQHandler+0x62c>
 8005d78:	0000080f 	.word	0x0000080f
 8005d7c:	10000001 	.word	0x10000001
 8005d80:	04000120 	.word	0x04000120
 8005d84:	08006a99 	.word	0x08006a99

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d8c:	2b01      	cmp	r3, #1
 8005d8e:	d000      	beq.n	8005d92 <HAL_UART_IRQHandler+0x2d6>
 8005d90:	e13e      	b.n	8006010 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005d92:	23a4      	movs	r3, #164	@ 0xa4
 8005d94:	18fb      	adds	r3, r7, r3
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	2210      	movs	r2, #16
 8005d9a:	4013      	ands	r3, r2
 8005d9c:	d100      	bne.n	8005da0 <HAL_UART_IRQHandler+0x2e4>
 8005d9e:	e137      	b.n	8006010 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005da0:	23a0      	movs	r3, #160	@ 0xa0
 8005da2:	18fb      	adds	r3, r7, r3
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	2210      	movs	r2, #16
 8005da8:	4013      	ands	r3, r2
 8005daa:	d100      	bne.n	8005dae <HAL_UART_IRQHandler+0x2f2>
 8005dac:	e130      	b.n	8006010 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	2210      	movs	r2, #16
 8005db4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	689b      	ldr	r3, [r3, #8]
 8005dbc:	2240      	movs	r2, #64	@ 0x40
 8005dbe:	4013      	ands	r3, r2
 8005dc0:	2b40      	cmp	r3, #64	@ 0x40
 8005dc2:	d000      	beq.n	8005dc6 <HAL_UART_IRQHandler+0x30a>
 8005dc4:	e0a4      	b.n	8005f10 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2280      	movs	r2, #128	@ 0x80
 8005dca:	589b      	ldr	r3, [r3, r2]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	685a      	ldr	r2, [r3, #4]
 8005dd0:	217e      	movs	r1, #126	@ 0x7e
 8005dd2:	187b      	adds	r3, r7, r1
 8005dd4:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8005dd6:	187b      	adds	r3, r7, r1
 8005dd8:	881b      	ldrh	r3, [r3, #0]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d100      	bne.n	8005de0 <HAL_UART_IRQHandler+0x324>
 8005dde:	e185      	b.n	80060ec <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	225c      	movs	r2, #92	@ 0x5c
 8005de4:	5a9b      	ldrh	r3, [r3, r2]
 8005de6:	187a      	adds	r2, r7, r1
 8005de8:	8812      	ldrh	r2, [r2, #0]
 8005dea:	429a      	cmp	r2, r3
 8005dec:	d300      	bcc.n	8005df0 <HAL_UART_IRQHandler+0x334>
 8005dee:	e17d      	b.n	80060ec <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	187a      	adds	r2, r7, r1
 8005df4:	215e      	movs	r1, #94	@ 0x5e
 8005df6:	8812      	ldrh	r2, [r2, #0]
 8005df8:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2280      	movs	r2, #128	@ 0x80
 8005dfe:	589b      	ldr	r3, [r3, r2]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	2220      	movs	r2, #32
 8005e06:	4013      	ands	r3, r2
 8005e08:	d170      	bne.n	8005eec <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e0a:	f3ef 8310 	mrs	r3, PRIMASK
 8005e0e:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8005e10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005e12:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005e14:	2301      	movs	r3, #1
 8005e16:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e1a:	f383 8810 	msr	PRIMASK, r3
}
 8005e1e:	46c0      	nop			@ (mov r8, r8)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	681a      	ldr	r2, [r3, #0]
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	49b4      	ldr	r1, [pc, #720]	@ (80060fc <HAL_UART_IRQHandler+0x640>)
 8005e2c:	400a      	ands	r2, r1
 8005e2e:	601a      	str	r2, [r3, #0]
 8005e30:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005e32:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e36:	f383 8810 	msr	PRIMASK, r3
}
 8005e3a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e3c:	f3ef 8310 	mrs	r3, PRIMASK
 8005e40:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8005e42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e44:	677b      	str	r3, [r7, #116]	@ 0x74
 8005e46:	2301      	movs	r3, #1
 8005e48:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e4c:	f383 8810 	msr	PRIMASK, r3
}
 8005e50:	46c0      	nop			@ (mov r8, r8)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	689a      	ldr	r2, [r3, #8]
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	2101      	movs	r1, #1
 8005e5e:	438a      	bics	r2, r1
 8005e60:	609a      	str	r2, [r3, #8]
 8005e62:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005e64:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e66:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e68:	f383 8810 	msr	PRIMASK, r3
}
 8005e6c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e6e:	f3ef 8310 	mrs	r3, PRIMASK
 8005e72:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8005e74:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e76:	673b      	str	r3, [r7, #112]	@ 0x70
 8005e78:	2301      	movs	r3, #1
 8005e7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005e7e:	f383 8810 	msr	PRIMASK, r3
}
 8005e82:	46c0      	nop			@ (mov r8, r8)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	689a      	ldr	r2, [r3, #8]
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	2140      	movs	r1, #64	@ 0x40
 8005e90:	438a      	bics	r2, r1
 8005e92:	609a      	str	r2, [r3, #8]
 8005e94:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005e96:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e98:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005e9a:	f383 8810 	msr	PRIMASK, r3
}
 8005e9e:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	228c      	movs	r2, #140	@ 0x8c
 8005ea4:	2120      	movs	r1, #32
 8005ea6:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005eae:	f3ef 8310 	mrs	r3, PRIMASK
 8005eb2:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8005eb4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005eb6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005eb8:	2301      	movs	r3, #1
 8005eba:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ebc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005ebe:	f383 8810 	msr	PRIMASK, r3
}
 8005ec2:	46c0      	nop			@ (mov r8, r8)
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	681a      	ldr	r2, [r3, #0]
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	2110      	movs	r1, #16
 8005ed0:	438a      	bics	r2, r1
 8005ed2:	601a      	str	r2, [r3, #0]
 8005ed4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005ed6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ed8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005eda:	f383 8810 	msr	PRIMASK, r3
}
 8005ede:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2280      	movs	r2, #128	@ 0x80
 8005ee4:	589b      	ldr	r3, [r3, r2]
 8005ee6:	0018      	movs	r0, r3
 8005ee8:	f7fd fc78 	bl	80037dc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2202      	movs	r2, #2
 8005ef0:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	225c      	movs	r2, #92	@ 0x5c
 8005ef6:	5a9a      	ldrh	r2, [r3, r2]
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	215e      	movs	r1, #94	@ 0x5e
 8005efc:	5a5b      	ldrh	r3, [r3, r1]
 8005efe:	b29b      	uxth	r3, r3
 8005f00:	1ad3      	subs	r3, r2, r3
 8005f02:	b29a      	uxth	r2, r3
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	0011      	movs	r1, r2
 8005f08:	0018      	movs	r0, r3
 8005f0a:	f000 f90d 	bl	8006128 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005f0e:	e0ed      	b.n	80060ec <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	225c      	movs	r2, #92	@ 0x5c
 8005f14:	5a99      	ldrh	r1, [r3, r2]
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	225e      	movs	r2, #94	@ 0x5e
 8005f1a:	5a9b      	ldrh	r3, [r3, r2]
 8005f1c:	b29a      	uxth	r2, r3
 8005f1e:	208e      	movs	r0, #142	@ 0x8e
 8005f20:	183b      	adds	r3, r7, r0
 8005f22:	1a8a      	subs	r2, r1, r2
 8005f24:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	225e      	movs	r2, #94	@ 0x5e
 8005f2a:	5a9b      	ldrh	r3, [r3, r2]
 8005f2c:	b29b      	uxth	r3, r3
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d100      	bne.n	8005f34 <HAL_UART_IRQHandler+0x478>
 8005f32:	e0dd      	b.n	80060f0 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8005f34:	183b      	adds	r3, r7, r0
 8005f36:	881b      	ldrh	r3, [r3, #0]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d100      	bne.n	8005f3e <HAL_UART_IRQHandler+0x482>
 8005f3c:	e0d8      	b.n	80060f0 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f3e:	f3ef 8310 	mrs	r3, PRIMASK
 8005f42:	60fb      	str	r3, [r7, #12]
  return(result);
 8005f44:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005f46:	2488      	movs	r4, #136	@ 0x88
 8005f48:	193a      	adds	r2, r7, r4
 8005f4a:	6013      	str	r3, [r2, #0]
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f50:	693b      	ldr	r3, [r7, #16]
 8005f52:	f383 8810 	msr	PRIMASK, r3
}
 8005f56:	46c0      	nop			@ (mov r8, r8)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	681a      	ldr	r2, [r3, #0]
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	4967      	ldr	r1, [pc, #412]	@ (8006100 <HAL_UART_IRQHandler+0x644>)
 8005f64:	400a      	ands	r2, r1
 8005f66:	601a      	str	r2, [r3, #0]
 8005f68:	193b      	adds	r3, r7, r4
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f6e:	697b      	ldr	r3, [r7, #20]
 8005f70:	f383 8810 	msr	PRIMASK, r3
}
 8005f74:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f76:	f3ef 8310 	mrs	r3, PRIMASK
 8005f7a:	61bb      	str	r3, [r7, #24]
  return(result);
 8005f7c:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005f7e:	2484      	movs	r4, #132	@ 0x84
 8005f80:	193a      	adds	r2, r7, r4
 8005f82:	6013      	str	r3, [r2, #0]
 8005f84:	2301      	movs	r3, #1
 8005f86:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f88:	69fb      	ldr	r3, [r7, #28]
 8005f8a:	f383 8810 	msr	PRIMASK, r3
}
 8005f8e:	46c0      	nop			@ (mov r8, r8)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	689a      	ldr	r2, [r3, #8]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	495a      	ldr	r1, [pc, #360]	@ (8006104 <HAL_UART_IRQHandler+0x648>)
 8005f9c:	400a      	ands	r2, r1
 8005f9e:	609a      	str	r2, [r3, #8]
 8005fa0:	193b      	adds	r3, r7, r4
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fa6:	6a3b      	ldr	r3, [r7, #32]
 8005fa8:	f383 8810 	msr	PRIMASK, r3
}
 8005fac:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	228c      	movs	r2, #140	@ 0x8c
 8005fb2:	2120      	movs	r1, #32
 8005fb4:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005fc2:	f3ef 8310 	mrs	r3, PRIMASK
 8005fc6:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8005fc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fca:	2480      	movs	r4, #128	@ 0x80
 8005fcc:	193a      	adds	r2, r7, r4
 8005fce:	6013      	str	r3, [r2, #0]
 8005fd0:	2301      	movs	r3, #1
 8005fd2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fd6:	f383 8810 	msr	PRIMASK, r3
}
 8005fda:	46c0      	nop			@ (mov r8, r8)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	681a      	ldr	r2, [r3, #0]
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	2110      	movs	r1, #16
 8005fe8:	438a      	bics	r2, r1
 8005fea:	601a      	str	r2, [r3, #0]
 8005fec:	193b      	adds	r3, r7, r4
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ff2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ff4:	f383 8810 	msr	PRIMASK, r3
}
 8005ff8:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2202      	movs	r2, #2
 8005ffe:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006000:	183b      	adds	r3, r7, r0
 8006002:	881a      	ldrh	r2, [r3, #0]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	0011      	movs	r1, r2
 8006008:	0018      	movs	r0, r3
 800600a:	f000 f88d 	bl	8006128 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800600e:	e06f      	b.n	80060f0 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006010:	23a4      	movs	r3, #164	@ 0xa4
 8006012:	18fb      	adds	r3, r7, r3
 8006014:	681a      	ldr	r2, [r3, #0]
 8006016:	2380      	movs	r3, #128	@ 0x80
 8006018:	035b      	lsls	r3, r3, #13
 800601a:	4013      	ands	r3, r2
 800601c:	d010      	beq.n	8006040 <HAL_UART_IRQHandler+0x584>
 800601e:	239c      	movs	r3, #156	@ 0x9c
 8006020:	18fb      	adds	r3, r7, r3
 8006022:	681a      	ldr	r2, [r3, #0]
 8006024:	2380      	movs	r3, #128	@ 0x80
 8006026:	03db      	lsls	r3, r3, #15
 8006028:	4013      	ands	r3, r2
 800602a:	d009      	beq.n	8006040 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	2280      	movs	r2, #128	@ 0x80
 8006032:	0352      	lsls	r2, r2, #13
 8006034:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	0018      	movs	r0, r3
 800603a:	f000 fd70 	bl	8006b1e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800603e:	e05a      	b.n	80060f6 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006040:	23a4      	movs	r3, #164	@ 0xa4
 8006042:	18fb      	adds	r3, r7, r3
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	2280      	movs	r2, #128	@ 0x80
 8006048:	4013      	ands	r3, r2
 800604a:	d016      	beq.n	800607a <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800604c:	23a0      	movs	r3, #160	@ 0xa0
 800604e:	18fb      	adds	r3, r7, r3
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	2280      	movs	r2, #128	@ 0x80
 8006054:	4013      	ands	r3, r2
 8006056:	d106      	bne.n	8006066 <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006058:	239c      	movs	r3, #156	@ 0x9c
 800605a:	18fb      	adds	r3, r7, r3
 800605c:	681a      	ldr	r2, [r3, #0]
 800605e:	2380      	movs	r3, #128	@ 0x80
 8006060:	041b      	lsls	r3, r3, #16
 8006062:	4013      	ands	r3, r2
 8006064:	d009      	beq.n	800607a <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800606a:	2b00      	cmp	r3, #0
 800606c:	d042      	beq.n	80060f4 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006072:	687a      	ldr	r2, [r7, #4]
 8006074:	0010      	movs	r0, r2
 8006076:	4798      	blx	r3
    }
    return;
 8006078:	e03c      	b.n	80060f4 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800607a:	23a4      	movs	r3, #164	@ 0xa4
 800607c:	18fb      	adds	r3, r7, r3
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	2240      	movs	r2, #64	@ 0x40
 8006082:	4013      	ands	r3, r2
 8006084:	d00a      	beq.n	800609c <HAL_UART_IRQHandler+0x5e0>
 8006086:	23a0      	movs	r3, #160	@ 0xa0
 8006088:	18fb      	adds	r3, r7, r3
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	2240      	movs	r2, #64	@ 0x40
 800608e:	4013      	ands	r3, r2
 8006090:	d004      	beq.n	800609c <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	0018      	movs	r0, r3
 8006096:	f000 fd16 	bl	8006ac6 <UART_EndTransmit_IT>
    return;
 800609a:	e02c      	b.n	80060f6 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800609c:	23a4      	movs	r3, #164	@ 0xa4
 800609e:	18fb      	adds	r3, r7, r3
 80060a0:	681a      	ldr	r2, [r3, #0]
 80060a2:	2380      	movs	r3, #128	@ 0x80
 80060a4:	041b      	lsls	r3, r3, #16
 80060a6:	4013      	ands	r3, r2
 80060a8:	d00b      	beq.n	80060c2 <HAL_UART_IRQHandler+0x606>
 80060aa:	23a0      	movs	r3, #160	@ 0xa0
 80060ac:	18fb      	adds	r3, r7, r3
 80060ae:	681a      	ldr	r2, [r3, #0]
 80060b0:	2380      	movs	r3, #128	@ 0x80
 80060b2:	05db      	lsls	r3, r3, #23
 80060b4:	4013      	ands	r3, r2
 80060b6:	d004      	beq.n	80060c2 <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	0018      	movs	r0, r3
 80060bc:	f000 fd3f 	bl	8006b3e <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80060c0:	e019      	b.n	80060f6 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80060c2:	23a4      	movs	r3, #164	@ 0xa4
 80060c4:	18fb      	adds	r3, r7, r3
 80060c6:	681a      	ldr	r2, [r3, #0]
 80060c8:	2380      	movs	r3, #128	@ 0x80
 80060ca:	045b      	lsls	r3, r3, #17
 80060cc:	4013      	ands	r3, r2
 80060ce:	d012      	beq.n	80060f6 <HAL_UART_IRQHandler+0x63a>
 80060d0:	23a0      	movs	r3, #160	@ 0xa0
 80060d2:	18fb      	adds	r3, r7, r3
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	da0d      	bge.n	80060f6 <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	0018      	movs	r0, r3
 80060de:	f000 fd26 	bl	8006b2e <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80060e2:	e008      	b.n	80060f6 <HAL_UART_IRQHandler+0x63a>
      return;
 80060e4:	46c0      	nop			@ (mov r8, r8)
 80060e6:	e006      	b.n	80060f6 <HAL_UART_IRQHandler+0x63a>
    return;
 80060e8:	46c0      	nop			@ (mov r8, r8)
 80060ea:	e004      	b.n	80060f6 <HAL_UART_IRQHandler+0x63a>
      return;
 80060ec:	46c0      	nop			@ (mov r8, r8)
 80060ee:	e002      	b.n	80060f6 <HAL_UART_IRQHandler+0x63a>
      return;
 80060f0:	46c0      	nop			@ (mov r8, r8)
 80060f2:	e000      	b.n	80060f6 <HAL_UART_IRQHandler+0x63a>
    return;
 80060f4:	46c0      	nop			@ (mov r8, r8)
  }
}
 80060f6:	46bd      	mov	sp, r7
 80060f8:	b02a      	add	sp, #168	@ 0xa8
 80060fa:	bdb0      	pop	{r4, r5, r7, pc}
 80060fc:	fffffeff 	.word	0xfffffeff
 8006100:	fffffedf 	.word	0xfffffedf
 8006104:	effffffe 	.word	0xeffffffe

08006108 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006108:	b580      	push	{r7, lr}
 800610a:	b082      	sub	sp, #8
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006110:	46c0      	nop			@ (mov r8, r8)
 8006112:	46bd      	mov	sp, r7
 8006114:	b002      	add	sp, #8
 8006116:	bd80      	pop	{r7, pc}

08006118 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b082      	sub	sp, #8
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006120:	46c0      	nop			@ (mov r8, r8)
 8006122:	46bd      	mov	sp, r7
 8006124:	b002      	add	sp, #8
 8006126:	bd80      	pop	{r7, pc}

08006128 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006128:	b580      	push	{r7, lr}
 800612a:	b082      	sub	sp, #8
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
 8006130:	000a      	movs	r2, r1
 8006132:	1cbb      	adds	r3, r7, #2
 8006134:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006136:	46c0      	nop			@ (mov r8, r8)
 8006138:	46bd      	mov	sp, r7
 800613a:	b002      	add	sp, #8
 800613c:	bd80      	pop	{r7, pc}
	...

08006140 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006140:	b5b0      	push	{r4, r5, r7, lr}
 8006142:	b090      	sub	sp, #64	@ 0x40
 8006144:	af00      	add	r7, sp, #0
 8006146:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006148:	231a      	movs	r3, #26
 800614a:	2220      	movs	r2, #32
 800614c:	189b      	adds	r3, r3, r2
 800614e:	19db      	adds	r3, r3, r7
 8006150:	2200      	movs	r2, #0
 8006152:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006156:	689a      	ldr	r2, [r3, #8]
 8006158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800615a:	691b      	ldr	r3, [r3, #16]
 800615c:	431a      	orrs	r2, r3
 800615e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006160:	695b      	ldr	r3, [r3, #20]
 8006162:	431a      	orrs	r2, r3
 8006164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006166:	69db      	ldr	r3, [r3, #28]
 8006168:	4313      	orrs	r3, r2
 800616a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800616c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	4ac4      	ldr	r2, [pc, #784]	@ (8006484 <UART_SetConfig+0x344>)
 8006174:	4013      	ands	r3, r2
 8006176:	0019      	movs	r1, r3
 8006178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800617a:	681a      	ldr	r2, [r3, #0]
 800617c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800617e:	430b      	orrs	r3, r1
 8006180:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	685b      	ldr	r3, [r3, #4]
 8006188:	4abf      	ldr	r2, [pc, #764]	@ (8006488 <UART_SetConfig+0x348>)
 800618a:	4013      	ands	r3, r2
 800618c:	0018      	movs	r0, r3
 800618e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006190:	68d9      	ldr	r1, [r3, #12]
 8006192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006194:	681a      	ldr	r2, [r3, #0]
 8006196:	0003      	movs	r3, r0
 8006198:	430b      	orrs	r3, r1
 800619a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800619c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800619e:	699b      	ldr	r3, [r3, #24]
 80061a0:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80061a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	4ab9      	ldr	r2, [pc, #740]	@ (800648c <UART_SetConfig+0x34c>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d004      	beq.n	80061b6 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80061ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061ae:	6a1b      	ldr	r3, [r3, #32]
 80061b0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80061b2:	4313      	orrs	r3, r2
 80061b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80061b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	689b      	ldr	r3, [r3, #8]
 80061bc:	4ab4      	ldr	r2, [pc, #720]	@ (8006490 <UART_SetConfig+0x350>)
 80061be:	4013      	ands	r3, r2
 80061c0:	0019      	movs	r1, r3
 80061c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061c4:	681a      	ldr	r2, [r3, #0]
 80061c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061c8:	430b      	orrs	r3, r1
 80061ca:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80061cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061d2:	220f      	movs	r2, #15
 80061d4:	4393      	bics	r3, r2
 80061d6:	0018      	movs	r0, r3
 80061d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061da:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80061dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061de:	681a      	ldr	r2, [r3, #0]
 80061e0:	0003      	movs	r3, r0
 80061e2:	430b      	orrs	r3, r1
 80061e4:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80061e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	4aaa      	ldr	r2, [pc, #680]	@ (8006494 <UART_SetConfig+0x354>)
 80061ec:	4293      	cmp	r3, r2
 80061ee:	d131      	bne.n	8006254 <UART_SetConfig+0x114>
 80061f0:	4ba9      	ldr	r3, [pc, #676]	@ (8006498 <UART_SetConfig+0x358>)
 80061f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061f4:	2203      	movs	r2, #3
 80061f6:	4013      	ands	r3, r2
 80061f8:	2b03      	cmp	r3, #3
 80061fa:	d01d      	beq.n	8006238 <UART_SetConfig+0xf8>
 80061fc:	d823      	bhi.n	8006246 <UART_SetConfig+0x106>
 80061fe:	2b02      	cmp	r3, #2
 8006200:	d00c      	beq.n	800621c <UART_SetConfig+0xdc>
 8006202:	d820      	bhi.n	8006246 <UART_SetConfig+0x106>
 8006204:	2b00      	cmp	r3, #0
 8006206:	d002      	beq.n	800620e <UART_SetConfig+0xce>
 8006208:	2b01      	cmp	r3, #1
 800620a:	d00e      	beq.n	800622a <UART_SetConfig+0xea>
 800620c:	e01b      	b.n	8006246 <UART_SetConfig+0x106>
 800620e:	231b      	movs	r3, #27
 8006210:	2220      	movs	r2, #32
 8006212:	189b      	adds	r3, r3, r2
 8006214:	19db      	adds	r3, r3, r7
 8006216:	2200      	movs	r2, #0
 8006218:	701a      	strb	r2, [r3, #0]
 800621a:	e071      	b.n	8006300 <UART_SetConfig+0x1c0>
 800621c:	231b      	movs	r3, #27
 800621e:	2220      	movs	r2, #32
 8006220:	189b      	adds	r3, r3, r2
 8006222:	19db      	adds	r3, r3, r7
 8006224:	2202      	movs	r2, #2
 8006226:	701a      	strb	r2, [r3, #0]
 8006228:	e06a      	b.n	8006300 <UART_SetConfig+0x1c0>
 800622a:	231b      	movs	r3, #27
 800622c:	2220      	movs	r2, #32
 800622e:	189b      	adds	r3, r3, r2
 8006230:	19db      	adds	r3, r3, r7
 8006232:	2204      	movs	r2, #4
 8006234:	701a      	strb	r2, [r3, #0]
 8006236:	e063      	b.n	8006300 <UART_SetConfig+0x1c0>
 8006238:	231b      	movs	r3, #27
 800623a:	2220      	movs	r2, #32
 800623c:	189b      	adds	r3, r3, r2
 800623e:	19db      	adds	r3, r3, r7
 8006240:	2208      	movs	r2, #8
 8006242:	701a      	strb	r2, [r3, #0]
 8006244:	e05c      	b.n	8006300 <UART_SetConfig+0x1c0>
 8006246:	231b      	movs	r3, #27
 8006248:	2220      	movs	r2, #32
 800624a:	189b      	adds	r3, r3, r2
 800624c:	19db      	adds	r3, r3, r7
 800624e:	2210      	movs	r2, #16
 8006250:	701a      	strb	r2, [r3, #0]
 8006252:	e055      	b.n	8006300 <UART_SetConfig+0x1c0>
 8006254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	4a90      	ldr	r2, [pc, #576]	@ (800649c <UART_SetConfig+0x35c>)
 800625a:	4293      	cmp	r3, r2
 800625c:	d106      	bne.n	800626c <UART_SetConfig+0x12c>
 800625e:	231b      	movs	r3, #27
 8006260:	2220      	movs	r2, #32
 8006262:	189b      	adds	r3, r3, r2
 8006264:	19db      	adds	r3, r3, r7
 8006266:	2200      	movs	r2, #0
 8006268:	701a      	strb	r2, [r3, #0]
 800626a:	e049      	b.n	8006300 <UART_SetConfig+0x1c0>
 800626c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	4a86      	ldr	r2, [pc, #536]	@ (800648c <UART_SetConfig+0x34c>)
 8006272:	4293      	cmp	r3, r2
 8006274:	d13e      	bne.n	80062f4 <UART_SetConfig+0x1b4>
 8006276:	4b88      	ldr	r3, [pc, #544]	@ (8006498 <UART_SetConfig+0x358>)
 8006278:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800627a:	23c0      	movs	r3, #192	@ 0xc0
 800627c:	011b      	lsls	r3, r3, #4
 800627e:	4013      	ands	r3, r2
 8006280:	22c0      	movs	r2, #192	@ 0xc0
 8006282:	0112      	lsls	r2, r2, #4
 8006284:	4293      	cmp	r3, r2
 8006286:	d027      	beq.n	80062d8 <UART_SetConfig+0x198>
 8006288:	22c0      	movs	r2, #192	@ 0xc0
 800628a:	0112      	lsls	r2, r2, #4
 800628c:	4293      	cmp	r3, r2
 800628e:	d82a      	bhi.n	80062e6 <UART_SetConfig+0x1a6>
 8006290:	2280      	movs	r2, #128	@ 0x80
 8006292:	0112      	lsls	r2, r2, #4
 8006294:	4293      	cmp	r3, r2
 8006296:	d011      	beq.n	80062bc <UART_SetConfig+0x17c>
 8006298:	2280      	movs	r2, #128	@ 0x80
 800629a:	0112      	lsls	r2, r2, #4
 800629c:	4293      	cmp	r3, r2
 800629e:	d822      	bhi.n	80062e6 <UART_SetConfig+0x1a6>
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d004      	beq.n	80062ae <UART_SetConfig+0x16e>
 80062a4:	2280      	movs	r2, #128	@ 0x80
 80062a6:	00d2      	lsls	r2, r2, #3
 80062a8:	4293      	cmp	r3, r2
 80062aa:	d00e      	beq.n	80062ca <UART_SetConfig+0x18a>
 80062ac:	e01b      	b.n	80062e6 <UART_SetConfig+0x1a6>
 80062ae:	231b      	movs	r3, #27
 80062b0:	2220      	movs	r2, #32
 80062b2:	189b      	adds	r3, r3, r2
 80062b4:	19db      	adds	r3, r3, r7
 80062b6:	2200      	movs	r2, #0
 80062b8:	701a      	strb	r2, [r3, #0]
 80062ba:	e021      	b.n	8006300 <UART_SetConfig+0x1c0>
 80062bc:	231b      	movs	r3, #27
 80062be:	2220      	movs	r2, #32
 80062c0:	189b      	adds	r3, r3, r2
 80062c2:	19db      	adds	r3, r3, r7
 80062c4:	2202      	movs	r2, #2
 80062c6:	701a      	strb	r2, [r3, #0]
 80062c8:	e01a      	b.n	8006300 <UART_SetConfig+0x1c0>
 80062ca:	231b      	movs	r3, #27
 80062cc:	2220      	movs	r2, #32
 80062ce:	189b      	adds	r3, r3, r2
 80062d0:	19db      	adds	r3, r3, r7
 80062d2:	2204      	movs	r2, #4
 80062d4:	701a      	strb	r2, [r3, #0]
 80062d6:	e013      	b.n	8006300 <UART_SetConfig+0x1c0>
 80062d8:	231b      	movs	r3, #27
 80062da:	2220      	movs	r2, #32
 80062dc:	189b      	adds	r3, r3, r2
 80062de:	19db      	adds	r3, r3, r7
 80062e0:	2208      	movs	r2, #8
 80062e2:	701a      	strb	r2, [r3, #0]
 80062e4:	e00c      	b.n	8006300 <UART_SetConfig+0x1c0>
 80062e6:	231b      	movs	r3, #27
 80062e8:	2220      	movs	r2, #32
 80062ea:	189b      	adds	r3, r3, r2
 80062ec:	19db      	adds	r3, r3, r7
 80062ee:	2210      	movs	r2, #16
 80062f0:	701a      	strb	r2, [r3, #0]
 80062f2:	e005      	b.n	8006300 <UART_SetConfig+0x1c0>
 80062f4:	231b      	movs	r3, #27
 80062f6:	2220      	movs	r2, #32
 80062f8:	189b      	adds	r3, r3, r2
 80062fa:	19db      	adds	r3, r3, r7
 80062fc:	2210      	movs	r2, #16
 80062fe:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4a61      	ldr	r2, [pc, #388]	@ (800648c <UART_SetConfig+0x34c>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d000      	beq.n	800630c <UART_SetConfig+0x1cc>
 800630a:	e092      	b.n	8006432 <UART_SetConfig+0x2f2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800630c:	231b      	movs	r3, #27
 800630e:	2220      	movs	r2, #32
 8006310:	189b      	adds	r3, r3, r2
 8006312:	19db      	adds	r3, r3, r7
 8006314:	781b      	ldrb	r3, [r3, #0]
 8006316:	2b08      	cmp	r3, #8
 8006318:	d015      	beq.n	8006346 <UART_SetConfig+0x206>
 800631a:	dc18      	bgt.n	800634e <UART_SetConfig+0x20e>
 800631c:	2b04      	cmp	r3, #4
 800631e:	d00d      	beq.n	800633c <UART_SetConfig+0x1fc>
 8006320:	dc15      	bgt.n	800634e <UART_SetConfig+0x20e>
 8006322:	2b00      	cmp	r3, #0
 8006324:	d002      	beq.n	800632c <UART_SetConfig+0x1ec>
 8006326:	2b02      	cmp	r3, #2
 8006328:	d005      	beq.n	8006336 <UART_SetConfig+0x1f6>
 800632a:	e010      	b.n	800634e <UART_SetConfig+0x20e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800632c:	f7fe ff3e 	bl	80051ac <HAL_RCC_GetPCLK1Freq>
 8006330:	0003      	movs	r3, r0
 8006332:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006334:	e014      	b.n	8006360 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006336:	4b5a      	ldr	r3, [pc, #360]	@ (80064a0 <UART_SetConfig+0x360>)
 8006338:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800633a:	e011      	b.n	8006360 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800633c:	f7fe feaa 	bl	8005094 <HAL_RCC_GetSysClockFreq>
 8006340:	0003      	movs	r3, r0
 8006342:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006344:	e00c      	b.n	8006360 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006346:	2380      	movs	r3, #128	@ 0x80
 8006348:	021b      	lsls	r3, r3, #8
 800634a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800634c:	e008      	b.n	8006360 <UART_SetConfig+0x220>
      default:
        pclk = 0U;
 800634e:	2300      	movs	r3, #0
 8006350:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8006352:	231a      	movs	r3, #26
 8006354:	2220      	movs	r2, #32
 8006356:	189b      	adds	r3, r3, r2
 8006358:	19db      	adds	r3, r3, r7
 800635a:	2201      	movs	r2, #1
 800635c:	701a      	strb	r2, [r3, #0]
        break;
 800635e:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006360:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006362:	2b00      	cmp	r3, #0
 8006364:	d100      	bne.n	8006368 <UART_SetConfig+0x228>
 8006366:	e147      	b.n	80065f8 <UART_SetConfig+0x4b8>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800636a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800636c:	4b4d      	ldr	r3, [pc, #308]	@ (80064a4 <UART_SetConfig+0x364>)
 800636e:	0052      	lsls	r2, r2, #1
 8006370:	5ad3      	ldrh	r3, [r2, r3]
 8006372:	0019      	movs	r1, r3
 8006374:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8006376:	f7f9 fec7 	bl	8000108 <__udivsi3>
 800637a:	0003      	movs	r3, r0
 800637c:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800637e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006380:	685a      	ldr	r2, [r3, #4]
 8006382:	0013      	movs	r3, r2
 8006384:	005b      	lsls	r3, r3, #1
 8006386:	189b      	adds	r3, r3, r2
 8006388:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800638a:	429a      	cmp	r2, r3
 800638c:	d305      	bcc.n	800639a <UART_SetConfig+0x25a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800638e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006394:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006396:	429a      	cmp	r2, r3
 8006398:	d906      	bls.n	80063a8 <UART_SetConfig+0x268>
      {
        ret = HAL_ERROR;
 800639a:	231a      	movs	r3, #26
 800639c:	2220      	movs	r2, #32
 800639e:	189b      	adds	r3, r3, r2
 80063a0:	19db      	adds	r3, r3, r7
 80063a2:	2201      	movs	r2, #1
 80063a4:	701a      	strb	r2, [r3, #0]
 80063a6:	e127      	b.n	80065f8 <UART_SetConfig+0x4b8>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80063a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063aa:	61bb      	str	r3, [r7, #24]
 80063ac:	2300      	movs	r3, #0
 80063ae:	61fb      	str	r3, [r7, #28]
 80063b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063b2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80063b4:	4b3b      	ldr	r3, [pc, #236]	@ (80064a4 <UART_SetConfig+0x364>)
 80063b6:	0052      	lsls	r2, r2, #1
 80063b8:	5ad3      	ldrh	r3, [r2, r3]
 80063ba:	613b      	str	r3, [r7, #16]
 80063bc:	2300      	movs	r3, #0
 80063be:	617b      	str	r3, [r7, #20]
 80063c0:	693a      	ldr	r2, [r7, #16]
 80063c2:	697b      	ldr	r3, [r7, #20]
 80063c4:	69b8      	ldr	r0, [r7, #24]
 80063c6:	69f9      	ldr	r1, [r7, #28]
 80063c8:	f7fa f84e 	bl	8000468 <__aeabi_uldivmod>
 80063cc:	0002      	movs	r2, r0
 80063ce:	000b      	movs	r3, r1
 80063d0:	0e11      	lsrs	r1, r2, #24
 80063d2:	021d      	lsls	r5, r3, #8
 80063d4:	430d      	orrs	r5, r1
 80063d6:	0214      	lsls	r4, r2, #8
 80063d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063da:	685b      	ldr	r3, [r3, #4]
 80063dc:	085b      	lsrs	r3, r3, #1
 80063de:	60bb      	str	r3, [r7, #8]
 80063e0:	2300      	movs	r3, #0
 80063e2:	60fb      	str	r3, [r7, #12]
 80063e4:	68b8      	ldr	r0, [r7, #8]
 80063e6:	68f9      	ldr	r1, [r7, #12]
 80063e8:	1900      	adds	r0, r0, r4
 80063ea:	4169      	adcs	r1, r5
 80063ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ee:	685b      	ldr	r3, [r3, #4]
 80063f0:	603b      	str	r3, [r7, #0]
 80063f2:	2300      	movs	r3, #0
 80063f4:	607b      	str	r3, [r7, #4]
 80063f6:	683a      	ldr	r2, [r7, #0]
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	f7fa f835 	bl	8000468 <__aeabi_uldivmod>
 80063fe:	0002      	movs	r2, r0
 8006400:	000b      	movs	r3, r1
 8006402:	0013      	movs	r3, r2
 8006404:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006406:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006408:	23c0      	movs	r3, #192	@ 0xc0
 800640a:	009b      	lsls	r3, r3, #2
 800640c:	429a      	cmp	r2, r3
 800640e:	d309      	bcc.n	8006424 <UART_SetConfig+0x2e4>
 8006410:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006412:	2380      	movs	r3, #128	@ 0x80
 8006414:	035b      	lsls	r3, r3, #13
 8006416:	429a      	cmp	r2, r3
 8006418:	d204      	bcs.n	8006424 <UART_SetConfig+0x2e4>
        {
          huart->Instance->BRR = usartdiv;
 800641a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006420:	60da      	str	r2, [r3, #12]
 8006422:	e0e9      	b.n	80065f8 <UART_SetConfig+0x4b8>
        }
        else
        {
          ret = HAL_ERROR;
 8006424:	231a      	movs	r3, #26
 8006426:	2220      	movs	r2, #32
 8006428:	189b      	adds	r3, r3, r2
 800642a:	19db      	adds	r3, r3, r7
 800642c:	2201      	movs	r2, #1
 800642e:	701a      	strb	r2, [r3, #0]
 8006430:	e0e2      	b.n	80065f8 <UART_SetConfig+0x4b8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006434:	69da      	ldr	r2, [r3, #28]
 8006436:	2380      	movs	r3, #128	@ 0x80
 8006438:	021b      	lsls	r3, r3, #8
 800643a:	429a      	cmp	r2, r3
 800643c:	d000      	beq.n	8006440 <UART_SetConfig+0x300>
 800643e:	e083      	b.n	8006548 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8006440:	231b      	movs	r3, #27
 8006442:	2220      	movs	r2, #32
 8006444:	189b      	adds	r3, r3, r2
 8006446:	19db      	adds	r3, r3, r7
 8006448:	781b      	ldrb	r3, [r3, #0]
 800644a:	2b08      	cmp	r3, #8
 800644c:	d015      	beq.n	800647a <UART_SetConfig+0x33a>
 800644e:	dc2b      	bgt.n	80064a8 <UART_SetConfig+0x368>
 8006450:	2b04      	cmp	r3, #4
 8006452:	d00d      	beq.n	8006470 <UART_SetConfig+0x330>
 8006454:	dc28      	bgt.n	80064a8 <UART_SetConfig+0x368>
 8006456:	2b00      	cmp	r3, #0
 8006458:	d002      	beq.n	8006460 <UART_SetConfig+0x320>
 800645a:	2b02      	cmp	r3, #2
 800645c:	d005      	beq.n	800646a <UART_SetConfig+0x32a>
 800645e:	e023      	b.n	80064a8 <UART_SetConfig+0x368>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006460:	f7fe fea4 	bl	80051ac <HAL_RCC_GetPCLK1Freq>
 8006464:	0003      	movs	r3, r0
 8006466:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006468:	e027      	b.n	80064ba <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800646a:	4b0d      	ldr	r3, [pc, #52]	@ (80064a0 <UART_SetConfig+0x360>)
 800646c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800646e:	e024      	b.n	80064ba <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006470:	f7fe fe10 	bl	8005094 <HAL_RCC_GetSysClockFreq>
 8006474:	0003      	movs	r3, r0
 8006476:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006478:	e01f      	b.n	80064ba <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800647a:	2380      	movs	r3, #128	@ 0x80
 800647c:	021b      	lsls	r3, r3, #8
 800647e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006480:	e01b      	b.n	80064ba <UART_SetConfig+0x37a>
 8006482:	46c0      	nop			@ (mov r8, r8)
 8006484:	cfff69f3 	.word	0xcfff69f3
 8006488:	ffffcfff 	.word	0xffffcfff
 800648c:	40008000 	.word	0x40008000
 8006490:	11fff4ff 	.word	0x11fff4ff
 8006494:	40013800 	.word	0x40013800
 8006498:	40021000 	.word	0x40021000
 800649c:	40004400 	.word	0x40004400
 80064a0:	00f42400 	.word	0x00f42400
 80064a4:	08008e80 	.word	0x08008e80
      default:
        pclk = 0U;
 80064a8:	2300      	movs	r3, #0
 80064aa:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 80064ac:	231a      	movs	r3, #26
 80064ae:	2220      	movs	r2, #32
 80064b0:	189b      	adds	r3, r3, r2
 80064b2:	19db      	adds	r3, r3, r7
 80064b4:	2201      	movs	r2, #1
 80064b6:	701a      	strb	r2, [r3, #0]
        break;
 80064b8:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80064ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d100      	bne.n	80064c2 <UART_SetConfig+0x382>
 80064c0:	e09a      	b.n	80065f8 <UART_SetConfig+0x4b8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80064c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064c4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80064c6:	4b58      	ldr	r3, [pc, #352]	@ (8006628 <UART_SetConfig+0x4e8>)
 80064c8:	0052      	lsls	r2, r2, #1
 80064ca:	5ad3      	ldrh	r3, [r2, r3]
 80064cc:	0019      	movs	r1, r3
 80064ce:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80064d0:	f7f9 fe1a 	bl	8000108 <__udivsi3>
 80064d4:	0003      	movs	r3, r0
 80064d6:	005a      	lsls	r2, r3, #1
 80064d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064da:	685b      	ldr	r3, [r3, #4]
 80064dc:	085b      	lsrs	r3, r3, #1
 80064de:	18d2      	adds	r2, r2, r3
 80064e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064e2:	685b      	ldr	r3, [r3, #4]
 80064e4:	0019      	movs	r1, r3
 80064e6:	0010      	movs	r0, r2
 80064e8:	f7f9 fe0e 	bl	8000108 <__udivsi3>
 80064ec:	0003      	movs	r3, r0
 80064ee:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80064f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064f2:	2b0f      	cmp	r3, #15
 80064f4:	d921      	bls.n	800653a <UART_SetConfig+0x3fa>
 80064f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064f8:	2380      	movs	r3, #128	@ 0x80
 80064fa:	025b      	lsls	r3, r3, #9
 80064fc:	429a      	cmp	r2, r3
 80064fe:	d21c      	bcs.n	800653a <UART_SetConfig+0x3fa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006500:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006502:	b29a      	uxth	r2, r3
 8006504:	200e      	movs	r0, #14
 8006506:	2420      	movs	r4, #32
 8006508:	1903      	adds	r3, r0, r4
 800650a:	19db      	adds	r3, r3, r7
 800650c:	210f      	movs	r1, #15
 800650e:	438a      	bics	r2, r1
 8006510:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006514:	085b      	lsrs	r3, r3, #1
 8006516:	b29b      	uxth	r3, r3
 8006518:	2207      	movs	r2, #7
 800651a:	4013      	ands	r3, r2
 800651c:	b299      	uxth	r1, r3
 800651e:	1903      	adds	r3, r0, r4
 8006520:	19db      	adds	r3, r3, r7
 8006522:	1902      	adds	r2, r0, r4
 8006524:	19d2      	adds	r2, r2, r7
 8006526:	8812      	ldrh	r2, [r2, #0]
 8006528:	430a      	orrs	r2, r1
 800652a:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800652c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	1902      	adds	r2, r0, r4
 8006532:	19d2      	adds	r2, r2, r7
 8006534:	8812      	ldrh	r2, [r2, #0]
 8006536:	60da      	str	r2, [r3, #12]
 8006538:	e05e      	b.n	80065f8 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 800653a:	231a      	movs	r3, #26
 800653c:	2220      	movs	r2, #32
 800653e:	189b      	adds	r3, r3, r2
 8006540:	19db      	adds	r3, r3, r7
 8006542:	2201      	movs	r2, #1
 8006544:	701a      	strb	r2, [r3, #0]
 8006546:	e057      	b.n	80065f8 <UART_SetConfig+0x4b8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006548:	231b      	movs	r3, #27
 800654a:	2220      	movs	r2, #32
 800654c:	189b      	adds	r3, r3, r2
 800654e:	19db      	adds	r3, r3, r7
 8006550:	781b      	ldrb	r3, [r3, #0]
 8006552:	2b08      	cmp	r3, #8
 8006554:	d015      	beq.n	8006582 <UART_SetConfig+0x442>
 8006556:	dc18      	bgt.n	800658a <UART_SetConfig+0x44a>
 8006558:	2b04      	cmp	r3, #4
 800655a:	d00d      	beq.n	8006578 <UART_SetConfig+0x438>
 800655c:	dc15      	bgt.n	800658a <UART_SetConfig+0x44a>
 800655e:	2b00      	cmp	r3, #0
 8006560:	d002      	beq.n	8006568 <UART_SetConfig+0x428>
 8006562:	2b02      	cmp	r3, #2
 8006564:	d005      	beq.n	8006572 <UART_SetConfig+0x432>
 8006566:	e010      	b.n	800658a <UART_SetConfig+0x44a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006568:	f7fe fe20 	bl	80051ac <HAL_RCC_GetPCLK1Freq>
 800656c:	0003      	movs	r3, r0
 800656e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006570:	e014      	b.n	800659c <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006572:	4b2e      	ldr	r3, [pc, #184]	@ (800662c <UART_SetConfig+0x4ec>)
 8006574:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006576:	e011      	b.n	800659c <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006578:	f7fe fd8c 	bl	8005094 <HAL_RCC_GetSysClockFreq>
 800657c:	0003      	movs	r3, r0
 800657e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006580:	e00c      	b.n	800659c <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006582:	2380      	movs	r3, #128	@ 0x80
 8006584:	021b      	lsls	r3, r3, #8
 8006586:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006588:	e008      	b.n	800659c <UART_SetConfig+0x45c>
      default:
        pclk = 0U;
 800658a:	2300      	movs	r3, #0
 800658c:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800658e:	231a      	movs	r3, #26
 8006590:	2220      	movs	r2, #32
 8006592:	189b      	adds	r3, r3, r2
 8006594:	19db      	adds	r3, r3, r7
 8006596:	2201      	movs	r2, #1
 8006598:	701a      	strb	r2, [r3, #0]
        break;
 800659a:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800659c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d02a      	beq.n	80065f8 <UART_SetConfig+0x4b8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80065a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065a4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80065a6:	4b20      	ldr	r3, [pc, #128]	@ (8006628 <UART_SetConfig+0x4e8>)
 80065a8:	0052      	lsls	r2, r2, #1
 80065aa:	5ad3      	ldrh	r3, [r2, r3]
 80065ac:	0019      	movs	r1, r3
 80065ae:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80065b0:	f7f9 fdaa 	bl	8000108 <__udivsi3>
 80065b4:	0003      	movs	r3, r0
 80065b6:	001a      	movs	r2, r3
 80065b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065ba:	685b      	ldr	r3, [r3, #4]
 80065bc:	085b      	lsrs	r3, r3, #1
 80065be:	18d2      	adds	r2, r2, r3
 80065c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065c2:	685b      	ldr	r3, [r3, #4]
 80065c4:	0019      	movs	r1, r3
 80065c6:	0010      	movs	r0, r2
 80065c8:	f7f9 fd9e 	bl	8000108 <__udivsi3>
 80065cc:	0003      	movs	r3, r0
 80065ce:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80065d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065d2:	2b0f      	cmp	r3, #15
 80065d4:	d90a      	bls.n	80065ec <UART_SetConfig+0x4ac>
 80065d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80065d8:	2380      	movs	r3, #128	@ 0x80
 80065da:	025b      	lsls	r3, r3, #9
 80065dc:	429a      	cmp	r2, r3
 80065de:	d205      	bcs.n	80065ec <UART_SetConfig+0x4ac>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80065e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065e2:	b29a      	uxth	r2, r3
 80065e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	60da      	str	r2, [r3, #12]
 80065ea:	e005      	b.n	80065f8 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 80065ec:	231a      	movs	r3, #26
 80065ee:	2220      	movs	r2, #32
 80065f0:	189b      	adds	r3, r3, r2
 80065f2:	19db      	adds	r3, r3, r7
 80065f4:	2201      	movs	r2, #1
 80065f6:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80065f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065fa:	226a      	movs	r2, #106	@ 0x6a
 80065fc:	2101      	movs	r1, #1
 80065fe:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8006600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006602:	2268      	movs	r2, #104	@ 0x68
 8006604:	2101      	movs	r1, #1
 8006606:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800660a:	2200      	movs	r2, #0
 800660c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800660e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006610:	2200      	movs	r2, #0
 8006612:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006614:	231a      	movs	r3, #26
 8006616:	2220      	movs	r2, #32
 8006618:	189b      	adds	r3, r3, r2
 800661a:	19db      	adds	r3, r3, r7
 800661c:	781b      	ldrb	r3, [r3, #0]
}
 800661e:	0018      	movs	r0, r3
 8006620:	46bd      	mov	sp, r7
 8006622:	b010      	add	sp, #64	@ 0x40
 8006624:	bdb0      	pop	{r4, r5, r7, pc}
 8006626:	46c0      	nop			@ (mov r8, r8)
 8006628:	08008e80 	.word	0x08008e80
 800662c:	00f42400 	.word	0x00f42400

08006630 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006630:	b580      	push	{r7, lr}
 8006632:	b082      	sub	sp, #8
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800663c:	2208      	movs	r2, #8
 800663e:	4013      	ands	r3, r2
 8006640:	d00b      	beq.n	800665a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	685b      	ldr	r3, [r3, #4]
 8006648:	4a4a      	ldr	r2, [pc, #296]	@ (8006774 <UART_AdvFeatureConfig+0x144>)
 800664a:	4013      	ands	r3, r2
 800664c:	0019      	movs	r1, r3
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	430a      	orrs	r2, r1
 8006658:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800665e:	2201      	movs	r2, #1
 8006660:	4013      	ands	r3, r2
 8006662:	d00b      	beq.n	800667c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	685b      	ldr	r3, [r3, #4]
 800666a:	4a43      	ldr	r2, [pc, #268]	@ (8006778 <UART_AdvFeatureConfig+0x148>)
 800666c:	4013      	ands	r3, r2
 800666e:	0019      	movs	r1, r3
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	430a      	orrs	r2, r1
 800667a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006680:	2202      	movs	r2, #2
 8006682:	4013      	ands	r3, r2
 8006684:	d00b      	beq.n	800669e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	685b      	ldr	r3, [r3, #4]
 800668c:	4a3b      	ldr	r2, [pc, #236]	@ (800677c <UART_AdvFeatureConfig+0x14c>)
 800668e:	4013      	ands	r3, r2
 8006690:	0019      	movs	r1, r3
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	430a      	orrs	r2, r1
 800669c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066a2:	2204      	movs	r2, #4
 80066a4:	4013      	ands	r3, r2
 80066a6:	d00b      	beq.n	80066c0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	685b      	ldr	r3, [r3, #4]
 80066ae:	4a34      	ldr	r2, [pc, #208]	@ (8006780 <UART_AdvFeatureConfig+0x150>)
 80066b0:	4013      	ands	r3, r2
 80066b2:	0019      	movs	r1, r3
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	430a      	orrs	r2, r1
 80066be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066c4:	2210      	movs	r2, #16
 80066c6:	4013      	ands	r3, r2
 80066c8:	d00b      	beq.n	80066e2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	689b      	ldr	r3, [r3, #8]
 80066d0:	4a2c      	ldr	r2, [pc, #176]	@ (8006784 <UART_AdvFeatureConfig+0x154>)
 80066d2:	4013      	ands	r3, r2
 80066d4:	0019      	movs	r1, r3
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	430a      	orrs	r2, r1
 80066e0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066e6:	2220      	movs	r2, #32
 80066e8:	4013      	ands	r3, r2
 80066ea:	d00b      	beq.n	8006704 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	689b      	ldr	r3, [r3, #8]
 80066f2:	4a25      	ldr	r2, [pc, #148]	@ (8006788 <UART_AdvFeatureConfig+0x158>)
 80066f4:	4013      	ands	r3, r2
 80066f6:	0019      	movs	r1, r3
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	430a      	orrs	r2, r1
 8006702:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006708:	2240      	movs	r2, #64	@ 0x40
 800670a:	4013      	ands	r3, r2
 800670c:	d01d      	beq.n	800674a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	685b      	ldr	r3, [r3, #4]
 8006714:	4a1d      	ldr	r2, [pc, #116]	@ (800678c <UART_AdvFeatureConfig+0x15c>)
 8006716:	4013      	ands	r3, r2
 8006718:	0019      	movs	r1, r3
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	430a      	orrs	r2, r1
 8006724:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800672a:	2380      	movs	r3, #128	@ 0x80
 800672c:	035b      	lsls	r3, r3, #13
 800672e:	429a      	cmp	r2, r3
 8006730:	d10b      	bne.n	800674a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	685b      	ldr	r3, [r3, #4]
 8006738:	4a15      	ldr	r2, [pc, #84]	@ (8006790 <UART_AdvFeatureConfig+0x160>)
 800673a:	4013      	ands	r3, r2
 800673c:	0019      	movs	r1, r3
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	430a      	orrs	r2, r1
 8006748:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800674e:	2280      	movs	r2, #128	@ 0x80
 8006750:	4013      	ands	r3, r2
 8006752:	d00b      	beq.n	800676c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	685b      	ldr	r3, [r3, #4]
 800675a:	4a0e      	ldr	r2, [pc, #56]	@ (8006794 <UART_AdvFeatureConfig+0x164>)
 800675c:	4013      	ands	r3, r2
 800675e:	0019      	movs	r1, r3
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	430a      	orrs	r2, r1
 800676a:	605a      	str	r2, [r3, #4]
  }
}
 800676c:	46c0      	nop			@ (mov r8, r8)
 800676e:	46bd      	mov	sp, r7
 8006770:	b002      	add	sp, #8
 8006772:	bd80      	pop	{r7, pc}
 8006774:	ffff7fff 	.word	0xffff7fff
 8006778:	fffdffff 	.word	0xfffdffff
 800677c:	fffeffff 	.word	0xfffeffff
 8006780:	fffbffff 	.word	0xfffbffff
 8006784:	ffffefff 	.word	0xffffefff
 8006788:	ffffdfff 	.word	0xffffdfff
 800678c:	ffefffff 	.word	0xffefffff
 8006790:	ff9fffff 	.word	0xff9fffff
 8006794:	fff7ffff 	.word	0xfff7ffff

08006798 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b092      	sub	sp, #72	@ 0x48
 800679c:	af02      	add	r7, sp, #8
 800679e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2290      	movs	r2, #144	@ 0x90
 80067a4:	2100      	movs	r1, #0
 80067a6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80067a8:	f7fb fe9c 	bl	80024e4 <HAL_GetTick>
 80067ac:	0003      	movs	r3, r0
 80067ae:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	2208      	movs	r2, #8
 80067b8:	4013      	ands	r3, r2
 80067ba:	2b08      	cmp	r3, #8
 80067bc:	d12d      	bne.n	800681a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80067be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80067c0:	2280      	movs	r2, #128	@ 0x80
 80067c2:	0391      	lsls	r1, r2, #14
 80067c4:	6878      	ldr	r0, [r7, #4]
 80067c6:	4a47      	ldr	r2, [pc, #284]	@ (80068e4 <UART_CheckIdleState+0x14c>)
 80067c8:	9200      	str	r2, [sp, #0]
 80067ca:	2200      	movs	r2, #0
 80067cc:	f000 f88e 	bl	80068ec <UART_WaitOnFlagUntilTimeout>
 80067d0:	1e03      	subs	r3, r0, #0
 80067d2:	d022      	beq.n	800681a <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80067d4:	f3ef 8310 	mrs	r3, PRIMASK
 80067d8:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80067da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80067dc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80067de:	2301      	movs	r3, #1
 80067e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067e4:	f383 8810 	msr	PRIMASK, r3
}
 80067e8:	46c0      	nop			@ (mov r8, r8)
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	681a      	ldr	r2, [r3, #0]
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	2180      	movs	r1, #128	@ 0x80
 80067f6:	438a      	bics	r2, r1
 80067f8:	601a      	str	r2, [r3, #0]
 80067fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006800:	f383 8810 	msr	PRIMASK, r3
}
 8006804:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	2288      	movs	r2, #136	@ 0x88
 800680a:	2120      	movs	r1, #32
 800680c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	2284      	movs	r2, #132	@ 0x84
 8006812:	2100      	movs	r1, #0
 8006814:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006816:	2303      	movs	r3, #3
 8006818:	e060      	b.n	80068dc <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	2204      	movs	r2, #4
 8006822:	4013      	ands	r3, r2
 8006824:	2b04      	cmp	r3, #4
 8006826:	d146      	bne.n	80068b6 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006828:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800682a:	2280      	movs	r2, #128	@ 0x80
 800682c:	03d1      	lsls	r1, r2, #15
 800682e:	6878      	ldr	r0, [r7, #4]
 8006830:	4a2c      	ldr	r2, [pc, #176]	@ (80068e4 <UART_CheckIdleState+0x14c>)
 8006832:	9200      	str	r2, [sp, #0]
 8006834:	2200      	movs	r2, #0
 8006836:	f000 f859 	bl	80068ec <UART_WaitOnFlagUntilTimeout>
 800683a:	1e03      	subs	r3, r0, #0
 800683c:	d03b      	beq.n	80068b6 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800683e:	f3ef 8310 	mrs	r3, PRIMASK
 8006842:	60fb      	str	r3, [r7, #12]
  return(result);
 8006844:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006846:	637b      	str	r3, [r7, #52]	@ 0x34
 8006848:	2301      	movs	r3, #1
 800684a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800684c:	693b      	ldr	r3, [r7, #16]
 800684e:	f383 8810 	msr	PRIMASK, r3
}
 8006852:	46c0      	nop			@ (mov r8, r8)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	681a      	ldr	r2, [r3, #0]
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	4922      	ldr	r1, [pc, #136]	@ (80068e8 <UART_CheckIdleState+0x150>)
 8006860:	400a      	ands	r2, r1
 8006862:	601a      	str	r2, [r3, #0]
 8006864:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006866:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006868:	697b      	ldr	r3, [r7, #20]
 800686a:	f383 8810 	msr	PRIMASK, r3
}
 800686e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006870:	f3ef 8310 	mrs	r3, PRIMASK
 8006874:	61bb      	str	r3, [r7, #24]
  return(result);
 8006876:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006878:	633b      	str	r3, [r7, #48]	@ 0x30
 800687a:	2301      	movs	r3, #1
 800687c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800687e:	69fb      	ldr	r3, [r7, #28]
 8006880:	f383 8810 	msr	PRIMASK, r3
}
 8006884:	46c0      	nop			@ (mov r8, r8)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	689a      	ldr	r2, [r3, #8]
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	2101      	movs	r1, #1
 8006892:	438a      	bics	r2, r1
 8006894:	609a      	str	r2, [r3, #8]
 8006896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006898:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800689a:	6a3b      	ldr	r3, [r7, #32]
 800689c:	f383 8810 	msr	PRIMASK, r3
}
 80068a0:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	228c      	movs	r2, #140	@ 0x8c
 80068a6:	2120      	movs	r1, #32
 80068a8:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	2284      	movs	r2, #132	@ 0x84
 80068ae:	2100      	movs	r1, #0
 80068b0:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80068b2:	2303      	movs	r3, #3
 80068b4:	e012      	b.n	80068dc <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	2288      	movs	r2, #136	@ 0x88
 80068ba:	2120      	movs	r1, #32
 80068bc:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	228c      	movs	r2, #140	@ 0x8c
 80068c2:	2120      	movs	r1, #32
 80068c4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	2200      	movs	r2, #0
 80068ca:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2200      	movs	r2, #0
 80068d0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	2284      	movs	r2, #132	@ 0x84
 80068d6:	2100      	movs	r1, #0
 80068d8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80068da:	2300      	movs	r3, #0
}
 80068dc:	0018      	movs	r0, r3
 80068de:	46bd      	mov	sp, r7
 80068e0:	b010      	add	sp, #64	@ 0x40
 80068e2:	bd80      	pop	{r7, pc}
 80068e4:	01ffffff 	.word	0x01ffffff
 80068e8:	fffffedf 	.word	0xfffffedf

080068ec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b084      	sub	sp, #16
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	60f8      	str	r0, [r7, #12]
 80068f4:	60b9      	str	r1, [r7, #8]
 80068f6:	603b      	str	r3, [r7, #0]
 80068f8:	1dfb      	adds	r3, r7, #7
 80068fa:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068fc:	e051      	b.n	80069a2 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80068fe:	69bb      	ldr	r3, [r7, #24]
 8006900:	3301      	adds	r3, #1
 8006902:	d04e      	beq.n	80069a2 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006904:	f7fb fdee 	bl	80024e4 <HAL_GetTick>
 8006908:	0002      	movs	r2, r0
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	1ad3      	subs	r3, r2, r3
 800690e:	69ba      	ldr	r2, [r7, #24]
 8006910:	429a      	cmp	r2, r3
 8006912:	d302      	bcc.n	800691a <UART_WaitOnFlagUntilTimeout+0x2e>
 8006914:	69bb      	ldr	r3, [r7, #24]
 8006916:	2b00      	cmp	r3, #0
 8006918:	d101      	bne.n	800691e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800691a:	2303      	movs	r3, #3
 800691c:	e051      	b.n	80069c2 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	2204      	movs	r2, #4
 8006926:	4013      	ands	r3, r2
 8006928:	d03b      	beq.n	80069a2 <UART_WaitOnFlagUntilTimeout+0xb6>
 800692a:	68bb      	ldr	r3, [r7, #8]
 800692c:	2b80      	cmp	r3, #128	@ 0x80
 800692e:	d038      	beq.n	80069a2 <UART_WaitOnFlagUntilTimeout+0xb6>
 8006930:	68bb      	ldr	r3, [r7, #8]
 8006932:	2b40      	cmp	r3, #64	@ 0x40
 8006934:	d035      	beq.n	80069a2 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	69db      	ldr	r3, [r3, #28]
 800693c:	2208      	movs	r2, #8
 800693e:	4013      	ands	r3, r2
 8006940:	2b08      	cmp	r3, #8
 8006942:	d111      	bne.n	8006968 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	2208      	movs	r2, #8
 800694a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	0018      	movs	r0, r3
 8006950:	f000 f83c 	bl	80069cc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	2290      	movs	r2, #144	@ 0x90
 8006958:	2108      	movs	r1, #8
 800695a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	2284      	movs	r2, #132	@ 0x84
 8006960:	2100      	movs	r1, #0
 8006962:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8006964:	2301      	movs	r3, #1
 8006966:	e02c      	b.n	80069c2 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	69da      	ldr	r2, [r3, #28]
 800696e:	2380      	movs	r3, #128	@ 0x80
 8006970:	011b      	lsls	r3, r3, #4
 8006972:	401a      	ands	r2, r3
 8006974:	2380      	movs	r3, #128	@ 0x80
 8006976:	011b      	lsls	r3, r3, #4
 8006978:	429a      	cmp	r2, r3
 800697a:	d112      	bne.n	80069a2 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	2280      	movs	r2, #128	@ 0x80
 8006982:	0112      	lsls	r2, r2, #4
 8006984:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	0018      	movs	r0, r3
 800698a:	f000 f81f 	bl	80069cc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	2290      	movs	r2, #144	@ 0x90
 8006992:	2120      	movs	r1, #32
 8006994:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	2284      	movs	r2, #132	@ 0x84
 800699a:	2100      	movs	r1, #0
 800699c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800699e:	2303      	movs	r3, #3
 80069a0:	e00f      	b.n	80069c2 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	69db      	ldr	r3, [r3, #28]
 80069a8:	68ba      	ldr	r2, [r7, #8]
 80069aa:	4013      	ands	r3, r2
 80069ac:	68ba      	ldr	r2, [r7, #8]
 80069ae:	1ad3      	subs	r3, r2, r3
 80069b0:	425a      	negs	r2, r3
 80069b2:	4153      	adcs	r3, r2
 80069b4:	b2db      	uxtb	r3, r3
 80069b6:	001a      	movs	r2, r3
 80069b8:	1dfb      	adds	r3, r7, #7
 80069ba:	781b      	ldrb	r3, [r3, #0]
 80069bc:	429a      	cmp	r2, r3
 80069be:	d09e      	beq.n	80068fe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80069c0:	2300      	movs	r3, #0
}
 80069c2:	0018      	movs	r0, r3
 80069c4:	46bd      	mov	sp, r7
 80069c6:	b004      	add	sp, #16
 80069c8:	bd80      	pop	{r7, pc}
	...

080069cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b08e      	sub	sp, #56	@ 0x38
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80069d4:	f3ef 8310 	mrs	r3, PRIMASK
 80069d8:	617b      	str	r3, [r7, #20]
  return(result);
 80069da:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80069dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80069de:	2301      	movs	r3, #1
 80069e0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069e2:	69bb      	ldr	r3, [r7, #24]
 80069e4:	f383 8810 	msr	PRIMASK, r3
}
 80069e8:	46c0      	nop			@ (mov r8, r8)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	681a      	ldr	r2, [r3, #0]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	4926      	ldr	r1, [pc, #152]	@ (8006a90 <UART_EndRxTransfer+0xc4>)
 80069f6:	400a      	ands	r2, r1
 80069f8:	601a      	str	r2, [r3, #0]
 80069fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069fc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069fe:	69fb      	ldr	r3, [r7, #28]
 8006a00:	f383 8810 	msr	PRIMASK, r3
}
 8006a04:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a06:	f3ef 8310 	mrs	r3, PRIMASK
 8006a0a:	623b      	str	r3, [r7, #32]
  return(result);
 8006a0c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006a0e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006a10:	2301      	movs	r3, #1
 8006a12:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a16:	f383 8810 	msr	PRIMASK, r3
}
 8006a1a:	46c0      	nop			@ (mov r8, r8)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	689a      	ldr	r2, [r3, #8]
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	491b      	ldr	r1, [pc, #108]	@ (8006a94 <UART_EndRxTransfer+0xc8>)
 8006a28:	400a      	ands	r2, r1
 8006a2a:	609a      	str	r2, [r3, #8]
 8006a2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a32:	f383 8810 	msr	PRIMASK, r3
}
 8006a36:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a3c:	2b01      	cmp	r3, #1
 8006a3e:	d118      	bne.n	8006a72 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a40:	f3ef 8310 	mrs	r3, PRIMASK
 8006a44:	60bb      	str	r3, [r7, #8]
  return(result);
 8006a46:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a48:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	f383 8810 	msr	PRIMASK, r3
}
 8006a54:	46c0      	nop			@ (mov r8, r8)
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	681a      	ldr	r2, [r3, #0]
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	2110      	movs	r1, #16
 8006a62:	438a      	bics	r2, r1
 8006a64:	601a      	str	r2, [r3, #0]
 8006a66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a68:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a6a:	693b      	ldr	r3, [r7, #16]
 8006a6c:	f383 8810 	msr	PRIMASK, r3
}
 8006a70:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	228c      	movs	r2, #140	@ 0x8c
 8006a76:	2120      	movs	r1, #32
 8006a78:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2200      	movs	r2, #0
 8006a84:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006a86:	46c0      	nop			@ (mov r8, r8)
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	b00e      	add	sp, #56	@ 0x38
 8006a8c:	bd80      	pop	{r7, pc}
 8006a8e:	46c0      	nop			@ (mov r8, r8)
 8006a90:	fffffedf 	.word	0xfffffedf
 8006a94:	effffffe 	.word	0xeffffffe

08006a98 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	b084      	sub	sp, #16
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006aa4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	225e      	movs	r2, #94	@ 0x5e
 8006aaa:	2100      	movs	r1, #0
 8006aac:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	2256      	movs	r2, #86	@ 0x56
 8006ab2:	2100      	movs	r1, #0
 8006ab4:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	0018      	movs	r0, r3
 8006aba:	f7ff fb2d 	bl	8006118 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006abe:	46c0      	nop			@ (mov r8, r8)
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	b004      	add	sp, #16
 8006ac4:	bd80      	pop	{r7, pc}

08006ac6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006ac6:	b580      	push	{r7, lr}
 8006ac8:	b086      	sub	sp, #24
 8006aca:	af00      	add	r7, sp, #0
 8006acc:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ace:	f3ef 8310 	mrs	r3, PRIMASK
 8006ad2:	60bb      	str	r3, [r7, #8]
  return(result);
 8006ad4:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006ad6:	617b      	str	r3, [r7, #20]
 8006ad8:	2301      	movs	r3, #1
 8006ada:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	f383 8810 	msr	PRIMASK, r3
}
 8006ae2:	46c0      	nop			@ (mov r8, r8)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	681a      	ldr	r2, [r3, #0]
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	2140      	movs	r1, #64	@ 0x40
 8006af0:	438a      	bics	r2, r1
 8006af2:	601a      	str	r2, [r3, #0]
 8006af4:	697b      	ldr	r3, [r7, #20]
 8006af6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006af8:	693b      	ldr	r3, [r7, #16]
 8006afa:	f383 8810 	msr	PRIMASK, r3
}
 8006afe:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2288      	movs	r2, #136	@ 0x88
 8006b04:	2120      	movs	r1, #32
 8006b06:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	0018      	movs	r0, r3
 8006b12:	f7ff faf9 	bl	8006108 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006b16:	46c0      	nop			@ (mov r8, r8)
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	b006      	add	sp, #24
 8006b1c:	bd80      	pop	{r7, pc}

08006b1e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006b1e:	b580      	push	{r7, lr}
 8006b20:	b082      	sub	sp, #8
 8006b22:	af00      	add	r7, sp, #0
 8006b24:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006b26:	46c0      	nop			@ (mov r8, r8)
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	b002      	add	sp, #8
 8006b2c:	bd80      	pop	{r7, pc}

08006b2e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8006b2e:	b580      	push	{r7, lr}
 8006b30:	b082      	sub	sp, #8
 8006b32:	af00      	add	r7, sp, #0
 8006b34:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006b36:	46c0      	nop			@ (mov r8, r8)
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	b002      	add	sp, #8
 8006b3c:	bd80      	pop	{r7, pc}

08006b3e <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006b3e:	b580      	push	{r7, lr}
 8006b40:	b082      	sub	sp, #8
 8006b42:	af00      	add	r7, sp, #0
 8006b44:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006b46:	46c0      	nop			@ (mov r8, r8)
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	b002      	add	sp, #8
 8006b4c:	bd80      	pop	{r7, pc}
	...

08006b50 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006b50:	b580      	push	{r7, lr}
 8006b52:	b084      	sub	sp, #16
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2284      	movs	r2, #132	@ 0x84
 8006b5c:	5c9b      	ldrb	r3, [r3, r2]
 8006b5e:	2b01      	cmp	r3, #1
 8006b60:	d101      	bne.n	8006b66 <HAL_UARTEx_DisableFifoMode+0x16>
 8006b62:	2302      	movs	r3, #2
 8006b64:	e027      	b.n	8006bb6 <HAL_UARTEx_DisableFifoMode+0x66>
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2284      	movs	r2, #132	@ 0x84
 8006b6a:	2101      	movs	r1, #1
 8006b6c:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	2288      	movs	r2, #136	@ 0x88
 8006b72:	2124      	movs	r1, #36	@ 0x24
 8006b74:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	681a      	ldr	r2, [r3, #0]
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	2101      	movs	r1, #1
 8006b8a:	438a      	bics	r2, r1
 8006b8c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	4a0b      	ldr	r2, [pc, #44]	@ (8006bc0 <HAL_UARTEx_DisableFifoMode+0x70>)
 8006b92:	4013      	ands	r3, r2
 8006b94:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2200      	movs	r2, #0
 8006b9a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	68fa      	ldr	r2, [r7, #12]
 8006ba2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2288      	movs	r2, #136	@ 0x88
 8006ba8:	2120      	movs	r1, #32
 8006baa:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	2284      	movs	r2, #132	@ 0x84
 8006bb0:	2100      	movs	r1, #0
 8006bb2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006bb4:	2300      	movs	r3, #0
}
 8006bb6:	0018      	movs	r0, r3
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	b004      	add	sp, #16
 8006bbc:	bd80      	pop	{r7, pc}
 8006bbe:	46c0      	nop			@ (mov r8, r8)
 8006bc0:	dfffffff 	.word	0xdfffffff

08006bc4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b084      	sub	sp, #16
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
 8006bcc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	2284      	movs	r2, #132	@ 0x84
 8006bd2:	5c9b      	ldrb	r3, [r3, r2]
 8006bd4:	2b01      	cmp	r3, #1
 8006bd6:	d101      	bne.n	8006bdc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006bd8:	2302      	movs	r3, #2
 8006bda:	e02e      	b.n	8006c3a <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2284      	movs	r2, #132	@ 0x84
 8006be0:	2101      	movs	r1, #1
 8006be2:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2288      	movs	r2, #136	@ 0x88
 8006be8:	2124      	movs	r1, #36	@ 0x24
 8006bea:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	681a      	ldr	r2, [r3, #0]
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	2101      	movs	r1, #1
 8006c00:	438a      	bics	r2, r1
 8006c02:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	689b      	ldr	r3, [r3, #8]
 8006c0a:	00db      	lsls	r3, r3, #3
 8006c0c:	08d9      	lsrs	r1, r3, #3
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	683a      	ldr	r2, [r7, #0]
 8006c14:	430a      	orrs	r2, r1
 8006c16:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	0018      	movs	r0, r3
 8006c1c:	f000 f854 	bl	8006cc8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	68fa      	ldr	r2, [r7, #12]
 8006c26:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2288      	movs	r2, #136	@ 0x88
 8006c2c:	2120      	movs	r1, #32
 8006c2e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2284      	movs	r2, #132	@ 0x84
 8006c34:	2100      	movs	r1, #0
 8006c36:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006c38:	2300      	movs	r3, #0
}
 8006c3a:	0018      	movs	r0, r3
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	b004      	add	sp, #16
 8006c40:	bd80      	pop	{r7, pc}
	...

08006c44 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006c44:	b580      	push	{r7, lr}
 8006c46:	b084      	sub	sp, #16
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
 8006c4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2284      	movs	r2, #132	@ 0x84
 8006c52:	5c9b      	ldrb	r3, [r3, r2]
 8006c54:	2b01      	cmp	r3, #1
 8006c56:	d101      	bne.n	8006c5c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006c58:	2302      	movs	r3, #2
 8006c5a:	e02f      	b.n	8006cbc <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2284      	movs	r2, #132	@ 0x84
 8006c60:	2101      	movs	r1, #1
 8006c62:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2288      	movs	r2, #136	@ 0x88
 8006c68:	2124      	movs	r1, #36	@ 0x24
 8006c6a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	681a      	ldr	r2, [r3, #0]
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	2101      	movs	r1, #1
 8006c80:	438a      	bics	r2, r1
 8006c82:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	689b      	ldr	r3, [r3, #8]
 8006c8a:	4a0e      	ldr	r2, [pc, #56]	@ (8006cc4 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8006c8c:	4013      	ands	r3, r2
 8006c8e:	0019      	movs	r1, r3
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	683a      	ldr	r2, [r7, #0]
 8006c96:	430a      	orrs	r2, r1
 8006c98:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	0018      	movs	r0, r3
 8006c9e:	f000 f813 	bl	8006cc8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	68fa      	ldr	r2, [r7, #12]
 8006ca8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2288      	movs	r2, #136	@ 0x88
 8006cae:	2120      	movs	r1, #32
 8006cb0:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2284      	movs	r2, #132	@ 0x84
 8006cb6:	2100      	movs	r1, #0
 8006cb8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006cba:	2300      	movs	r3, #0
}
 8006cbc:	0018      	movs	r0, r3
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	b004      	add	sp, #16
 8006cc2:	bd80      	pop	{r7, pc}
 8006cc4:	f1ffffff 	.word	0xf1ffffff

08006cc8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006cc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006cca:	b085      	sub	sp, #20
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d108      	bne.n	8006cea <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	226a      	movs	r2, #106	@ 0x6a
 8006cdc:	2101      	movs	r1, #1
 8006cde:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2268      	movs	r2, #104	@ 0x68
 8006ce4:	2101      	movs	r1, #1
 8006ce6:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006ce8:	e043      	b.n	8006d72 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006cea:	260f      	movs	r6, #15
 8006cec:	19bb      	adds	r3, r7, r6
 8006cee:	2208      	movs	r2, #8
 8006cf0:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006cf2:	200e      	movs	r0, #14
 8006cf4:	183b      	adds	r3, r7, r0
 8006cf6:	2208      	movs	r2, #8
 8006cf8:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	689b      	ldr	r3, [r3, #8]
 8006d00:	0e5b      	lsrs	r3, r3, #25
 8006d02:	b2da      	uxtb	r2, r3
 8006d04:	240d      	movs	r4, #13
 8006d06:	193b      	adds	r3, r7, r4
 8006d08:	2107      	movs	r1, #7
 8006d0a:	400a      	ands	r2, r1
 8006d0c:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	689b      	ldr	r3, [r3, #8]
 8006d14:	0f5b      	lsrs	r3, r3, #29
 8006d16:	b2da      	uxtb	r2, r3
 8006d18:	250c      	movs	r5, #12
 8006d1a:	197b      	adds	r3, r7, r5
 8006d1c:	2107      	movs	r1, #7
 8006d1e:	400a      	ands	r2, r1
 8006d20:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006d22:	183b      	adds	r3, r7, r0
 8006d24:	781b      	ldrb	r3, [r3, #0]
 8006d26:	197a      	adds	r2, r7, r5
 8006d28:	7812      	ldrb	r2, [r2, #0]
 8006d2a:	4914      	ldr	r1, [pc, #80]	@ (8006d7c <UARTEx_SetNbDataToProcess+0xb4>)
 8006d2c:	5c8a      	ldrb	r2, [r1, r2]
 8006d2e:	435a      	muls	r2, r3
 8006d30:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8006d32:	197b      	adds	r3, r7, r5
 8006d34:	781b      	ldrb	r3, [r3, #0]
 8006d36:	4a12      	ldr	r2, [pc, #72]	@ (8006d80 <UARTEx_SetNbDataToProcess+0xb8>)
 8006d38:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006d3a:	0019      	movs	r1, r3
 8006d3c:	f7f9 fa6e 	bl	800021c <__divsi3>
 8006d40:	0003      	movs	r3, r0
 8006d42:	b299      	uxth	r1, r3
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	226a      	movs	r2, #106	@ 0x6a
 8006d48:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006d4a:	19bb      	adds	r3, r7, r6
 8006d4c:	781b      	ldrb	r3, [r3, #0]
 8006d4e:	193a      	adds	r2, r7, r4
 8006d50:	7812      	ldrb	r2, [r2, #0]
 8006d52:	490a      	ldr	r1, [pc, #40]	@ (8006d7c <UARTEx_SetNbDataToProcess+0xb4>)
 8006d54:	5c8a      	ldrb	r2, [r1, r2]
 8006d56:	435a      	muls	r2, r3
 8006d58:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8006d5a:	193b      	adds	r3, r7, r4
 8006d5c:	781b      	ldrb	r3, [r3, #0]
 8006d5e:	4a08      	ldr	r2, [pc, #32]	@ (8006d80 <UARTEx_SetNbDataToProcess+0xb8>)
 8006d60:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006d62:	0019      	movs	r1, r3
 8006d64:	f7f9 fa5a 	bl	800021c <__divsi3>
 8006d68:	0003      	movs	r3, r0
 8006d6a:	b299      	uxth	r1, r3
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2268      	movs	r2, #104	@ 0x68
 8006d70:	5299      	strh	r1, [r3, r2]
}
 8006d72:	46c0      	nop			@ (mov r8, r8)
 8006d74:	46bd      	mov	sp, r7
 8006d76:	b005      	add	sp, #20
 8006d78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d7a:	46c0      	nop			@ (mov r8, r8)
 8006d7c:	08008e98 	.word	0x08008e98
 8006d80:	08008ea0 	.word	0x08008ea0

08006d84 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b084      	sub	sp, #16
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	0002      	movs	r2, r0
 8006d8c:	1dbb      	adds	r3, r7, #6
 8006d8e:	801a      	strh	r2, [r3, #0]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006d90:	2300      	movs	r3, #0
 8006d92:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006d94:	1dbb      	adds	r3, r7, #6
 8006d96:	2200      	movs	r2, #0
 8006d98:	5e9b      	ldrsh	r3, [r3, r2]
 8006d9a:	2b84      	cmp	r3, #132	@ 0x84
 8006d9c:	d006      	beq.n	8006dac <makeFreeRtosPriority+0x28>
    fpriority += (priority - osPriorityIdle);
 8006d9e:	1dbb      	adds	r3, r7, #6
 8006da0:	2200      	movs	r2, #0
 8006da2:	5e9a      	ldrsh	r2, [r3, r2]
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	18d3      	adds	r3, r2, r3
 8006da8:	3303      	adds	r3, #3
 8006daa:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006dac:	68fb      	ldr	r3, [r7, #12]
}
 8006dae:	0018      	movs	r0, r3
 8006db0:	46bd      	mov	sp, r7
 8006db2:	b004      	add	sp, #16
 8006db4:	bd80      	pop	{r7, pc}

08006db6 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8006db6:	b580      	push	{r7, lr}
 8006db8:	b082      	sub	sp, #8
 8006dba:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006dbc:	f3ef 8305 	mrs	r3, IPSR
 8006dc0:	607b      	str	r3, [r7, #4]
  return(result);
 8006dc2:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8006dc4:	1e5a      	subs	r2, r3, #1
 8006dc6:	4193      	sbcs	r3, r2
 8006dc8:	b2db      	uxtb	r3, r3
}
 8006dca:	0018      	movs	r0, r3
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	b002      	add	sp, #8
 8006dd0:	bd80      	pop	{r7, pc}

08006dd2 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006dd2:	b580      	push	{r7, lr}
 8006dd4:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006dd6:	f000 ff5b 	bl	8007c90 <vTaskStartScheduler>
  
  return osOK;
 8006dda:	2300      	movs	r3, #0
}
 8006ddc:	0018      	movs	r0, r3
 8006dde:	46bd      	mov	sp, r7
 8006de0:	bd80      	pop	{r7, pc}

08006de2 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006de2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006de4:	b087      	sub	sp, #28
 8006de6:	af02      	add	r7, sp, #8
 8006de8:	6078      	str	r0, [r7, #4]
 8006dea:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	685c      	ldr	r4, [r3, #4]
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006df8:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2208      	movs	r2, #8
 8006dfe:	5e9b      	ldrsh	r3, [r3, r2]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006e00:	0018      	movs	r0, r3
 8006e02:	f7ff ffbf 	bl	8006d84 <makeFreeRtosPriority>
 8006e06:	0001      	movs	r1, r0
 8006e08:	683a      	ldr	r2, [r7, #0]
 8006e0a:	230c      	movs	r3, #12
 8006e0c:	18fb      	adds	r3, r7, r3
 8006e0e:	9301      	str	r3, [sp, #4]
 8006e10:	9100      	str	r1, [sp, #0]
 8006e12:	0013      	movs	r3, r2
 8006e14:	0032      	movs	r2, r6
 8006e16:	0029      	movs	r1, r5
 8006e18:	0020      	movs	r0, r4
 8006e1a:	f000 fde4 	bl	80079e6 <xTaskCreate>
 8006e1e:	0003      	movs	r3, r0
 8006e20:	2b01      	cmp	r3, #1
 8006e22:	d001      	beq.n	8006e28 <osThreadCreate+0x46>
                   &handle) != pdPASS)  {
    return NULL;
 8006e24:	2300      	movs	r3, #0
 8006e26:	e000      	b.n	8006e2a <osThreadCreate+0x48>
  }     
#endif
  
  return handle;
 8006e28:	68fb      	ldr	r3, [r7, #12]
}
 8006e2a:	0018      	movs	r0, r3
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	b005      	add	sp, #20
 8006e30:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006e32 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8006e32:	b580      	push	{r7, lr}
 8006e34:	b084      	sub	sp, #16
 8006e36:	af00      	add	r7, sp, #0
 8006e38:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d001      	beq.n	8006e48 <osDelay+0x16>
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	e000      	b.n	8006e4a <osDelay+0x18>
 8006e48:	2301      	movs	r3, #1
 8006e4a:	0018      	movs	r0, r3
 8006e4c:	f000 fefa 	bl	8007c44 <vTaskDelay>
  
  return osOK;
 8006e50:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006e52:	0018      	movs	r0, r3
 8006e54:	46bd      	mov	sp, r7
 8006e56:	b004      	add	sp, #16
 8006e58:	bd80      	pop	{r7, pc}

08006e5a <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8006e5a:	b580      	push	{r7, lr}
 8006e5c:	b082      	sub	sp, #8
 8006e5e:	af00      	add	r7, sp, #0
 8006e60:	6078      	str	r0, [r7, #4]
    return xSemaphoreCreateMutex(); 
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
#else  
    return xSemaphoreCreateMutex(); 
 8006e62:	2001      	movs	r0, #1
 8006e64:	f000 f9fd 	bl	8007262 <xQueueCreateMutex>
 8006e68:	0003      	movs	r3, r0
#endif
#else
  return NULL;
#endif
}
 8006e6a:	0018      	movs	r0, r3
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	b002      	add	sp, #8
 8006e70:	bd80      	pop	{r7, pc}
	...

08006e74 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8006e74:	b580      	push	{r7, lr}
 8006e76:	b084      	sub	sp, #16
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
 8006e7c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8006e7e:	2300      	movs	r3, #0
 8006e80:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d101      	bne.n	8006e8c <osMutexWait+0x18>
    return osErrorParameter;
 8006e88:	2380      	movs	r3, #128	@ 0x80
 8006e8a:	e036      	b.n	8006efa <osMutexWait+0x86>
  }
  
  ticks = 0;
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	3301      	adds	r3, #1
 8006e94:	d103      	bne.n	8006e9e <osMutexWait+0x2a>
    ticks = portMAX_DELAY;
 8006e96:	2301      	movs	r3, #1
 8006e98:	425b      	negs	r3, r3
 8006e9a:	60fb      	str	r3, [r7, #12]
 8006e9c:	e009      	b.n	8006eb2 <osMutexWait+0x3e>
  }
  else if (millisec != 0) {
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d006      	beq.n	8006eb2 <osMutexWait+0x3e>
    ticks = millisec / portTICK_PERIOD_MS;
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d101      	bne.n	8006eb2 <osMutexWait+0x3e>
      ticks = 1;
 8006eae:	2301      	movs	r3, #1
 8006eb0:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8006eb2:	f7ff ff80 	bl	8006db6 <inHandlerMode>
 8006eb6:	1e03      	subs	r3, r0, #0
 8006eb8:	d013      	beq.n	8006ee2 <osMutexWait+0x6e>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8006eba:	2308      	movs	r3, #8
 8006ebc:	18fa      	adds	r2, r7, r3
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	2100      	movs	r1, #0
 8006ec2:	0018      	movs	r0, r3
 8006ec4:	f000 fbf7 	bl	80076b6 <xQueueReceiveFromISR>
 8006ec8:	0003      	movs	r3, r0
 8006eca:	2b01      	cmp	r3, #1
 8006ecc:	d001      	beq.n	8006ed2 <osMutexWait+0x5e>
      return osErrorOS;
 8006ece:	23ff      	movs	r3, #255	@ 0xff
 8006ed0:	e013      	b.n	8006efa <osMutexWait+0x86>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8006ed2:	68bb      	ldr	r3, [r7, #8]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d00f      	beq.n	8006ef8 <osMutexWait+0x84>
 8006ed8:	4b0a      	ldr	r3, [pc, #40]	@ (8006f04 <osMutexWait+0x90>)
 8006eda:	2280      	movs	r2, #128	@ 0x80
 8006edc:	0552      	lsls	r2, r2, #21
 8006ede:	601a      	str	r2, [r3, #0]
 8006ee0:	e00a      	b.n	8006ef8 <osMutexWait+0x84>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8006ee2:	68fa      	ldr	r2, [r7, #12]
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	0011      	movs	r1, r2
 8006ee8:	0018      	movs	r0, r3
 8006eea:	f000 fb06 	bl	80074fa <xQueueSemaphoreTake>
 8006eee:	0003      	movs	r3, r0
 8006ef0:	2b01      	cmp	r3, #1
 8006ef2:	d001      	beq.n	8006ef8 <osMutexWait+0x84>
    return osErrorOS;
 8006ef4:	23ff      	movs	r3, #255	@ 0xff
 8006ef6:	e000      	b.n	8006efa <osMutexWait+0x86>
  }
  
  return osOK;
 8006ef8:	2300      	movs	r3, #0
}
 8006efa:	0018      	movs	r0, r3
 8006efc:	46bd      	mov	sp, r7
 8006efe:	b004      	add	sp, #16
 8006f00:	bd80      	pop	{r7, pc}
 8006f02:	46c0      	nop			@ (mov r8, r8)
 8006f04:	e000ed04 	.word	0xe000ed04

08006f08 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b084      	sub	sp, #16
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8006f10:	2300      	movs	r3, #0
 8006f12:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8006f14:	2300      	movs	r3, #0
 8006f16:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8006f18:	f7ff ff4d 	bl	8006db6 <inHandlerMode>
 8006f1c:	1e03      	subs	r3, r0, #0
 8006f1e:	d013      	beq.n	8006f48 <osMutexRelease+0x40>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8006f20:	2308      	movs	r3, #8
 8006f22:	18fa      	adds	r2, r7, r3
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	0011      	movs	r1, r2
 8006f28:	0018      	movs	r0, r3
 8006f2a:	f000 fa7e 	bl	800742a <xQueueGiveFromISR>
 8006f2e:	0003      	movs	r3, r0
 8006f30:	2b01      	cmp	r3, #1
 8006f32:	d001      	beq.n	8006f38 <osMutexRelease+0x30>
      return osErrorOS;
 8006f34:	23ff      	movs	r3, #255	@ 0xff
 8006f36:	e013      	b.n	8006f60 <osMutexRelease+0x58>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8006f38:	68bb      	ldr	r3, [r7, #8]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d00f      	beq.n	8006f5e <osMutexRelease+0x56>
 8006f3e:	4b0a      	ldr	r3, [pc, #40]	@ (8006f68 <osMutexRelease+0x60>)
 8006f40:	2280      	movs	r2, #128	@ 0x80
 8006f42:	0552      	lsls	r2, r2, #21
 8006f44:	601a      	str	r2, [r3, #0]
 8006f46:	e00a      	b.n	8006f5e <osMutexRelease+0x56>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8006f48:	6878      	ldr	r0, [r7, #4]
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	2100      	movs	r1, #0
 8006f50:	f000 f9a3 	bl	800729a <xQueueGenericSend>
 8006f54:	0003      	movs	r3, r0
 8006f56:	2b01      	cmp	r3, #1
 8006f58:	d001      	beq.n	8006f5e <osMutexRelease+0x56>
  {
    result = osErrorOS;
 8006f5a:	23ff      	movs	r3, #255	@ 0xff
 8006f5c:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
}
 8006f60:	0018      	movs	r0, r3
 8006f62:	46bd      	mov	sp, r7
 8006f64:	b004      	add	sp, #16
 8006f66:	bd80      	pop	{r7, pc}
 8006f68:	e000ed04 	.word	0xe000ed04

08006f6c <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b082      	sub	sp, #8
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
 8006f74:	6039      	str	r1, [r7, #0]
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	6818      	ldr	r0, [r3, #0]
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	685b      	ldr	r3, [r3, #4]
 8006f7e:	2200      	movs	r2, #0
 8006f80:	0019      	movs	r1, r3
 8006f82:	f000 f903 	bl	800718c <xQueueGenericCreate>
 8006f86:	0003      	movs	r3, r0
#endif
}
 8006f88:	0018      	movs	r0, r3
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	b002      	add	sp, #8
 8006f8e:	bd80      	pop	{r7, pc}

08006f90 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b082      	sub	sp, #8
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	3308      	adds	r3, #8
 8006f9c:	001a      	movs	r2, r3
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	2201      	movs	r2, #1
 8006fa6:	4252      	negs	r2, r2
 8006fa8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	3308      	adds	r3, #8
 8006fae:	001a      	movs	r2, r3
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	3308      	adds	r3, #8
 8006fb8:	001a      	movs	r2, r3
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006fc4:	46c0      	nop			@ (mov r8, r8)
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	b002      	add	sp, #8
 8006fca:	bd80      	pop	{r7, pc}

08006fcc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	b082      	sub	sp, #8
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006fda:	46c0      	nop			@ (mov r8, r8)
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	b002      	add	sp, #8
 8006fe0:	bd80      	pop	{r7, pc}

08006fe2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006fe2:	b580      	push	{r7, lr}
 8006fe4:	b084      	sub	sp, #16
 8006fe6:	af00      	add	r7, sp, #0
 8006fe8:	6078      	str	r0, [r7, #4]
 8006fea:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	685b      	ldr	r3, [r3, #4]
 8006ff0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006ff2:	683b      	ldr	r3, [r7, #0]
 8006ff4:	68fa      	ldr	r2, [r7, #12]
 8006ff6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	689a      	ldr	r2, [r3, #8]
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	689b      	ldr	r3, [r3, #8]
 8007004:	683a      	ldr	r2, [r7, #0]
 8007006:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	683a      	ldr	r2, [r7, #0]
 800700c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800700e:	683b      	ldr	r3, [r7, #0]
 8007010:	687a      	ldr	r2, [r7, #4]
 8007012:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	1c5a      	adds	r2, r3, #1
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	601a      	str	r2, [r3, #0]
}
 800701e:	46c0      	nop			@ (mov r8, r8)
 8007020:	46bd      	mov	sp, r7
 8007022:	b004      	add	sp, #16
 8007024:	bd80      	pop	{r7, pc}

08007026 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007026:	b580      	push	{r7, lr}
 8007028:	b084      	sub	sp, #16
 800702a:	af00      	add	r7, sp, #0
 800702c:	6078      	str	r0, [r7, #4]
 800702e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007036:	68bb      	ldr	r3, [r7, #8]
 8007038:	3301      	adds	r3, #1
 800703a:	d103      	bne.n	8007044 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	691b      	ldr	r3, [r3, #16]
 8007040:	60fb      	str	r3, [r7, #12]
 8007042:	e00c      	b.n	800705e <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	3308      	adds	r3, #8
 8007048:	60fb      	str	r3, [r7, #12]
 800704a:	e002      	b.n	8007052 <vListInsert+0x2c>
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	685b      	ldr	r3, [r3, #4]
 8007050:	60fb      	str	r3, [r7, #12]
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	685b      	ldr	r3, [r3, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	68ba      	ldr	r2, [r7, #8]
 800705a:	429a      	cmp	r2, r3
 800705c:	d2f6      	bcs.n	800704c <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	685a      	ldr	r2, [r3, #4]
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007066:	683b      	ldr	r3, [r7, #0]
 8007068:	685b      	ldr	r3, [r3, #4]
 800706a:	683a      	ldr	r2, [r7, #0]
 800706c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	68fa      	ldr	r2, [r7, #12]
 8007072:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	683a      	ldr	r2, [r7, #0]
 8007078:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800707a:	683b      	ldr	r3, [r7, #0]
 800707c:	687a      	ldr	r2, [r7, #4]
 800707e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	1c5a      	adds	r2, r3, #1
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	601a      	str	r2, [r3, #0]
}
 800708a:	46c0      	nop			@ (mov r8, r8)
 800708c:	46bd      	mov	sp, r7
 800708e:	b004      	add	sp, #16
 8007090:	bd80      	pop	{r7, pc}

08007092 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007092:	b580      	push	{r7, lr}
 8007094:	b084      	sub	sp, #16
 8007096:	af00      	add	r7, sp, #0
 8007098:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	691b      	ldr	r3, [r3, #16]
 800709e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	685b      	ldr	r3, [r3, #4]
 80070a4:	687a      	ldr	r2, [r7, #4]
 80070a6:	6892      	ldr	r2, [r2, #8]
 80070a8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	689b      	ldr	r3, [r3, #8]
 80070ae:	687a      	ldr	r2, [r7, #4]
 80070b0:	6852      	ldr	r2, [r2, #4]
 80070b2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	685b      	ldr	r3, [r3, #4]
 80070b8:	687a      	ldr	r2, [r7, #4]
 80070ba:	429a      	cmp	r2, r3
 80070bc:	d103      	bne.n	80070c6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	689a      	ldr	r2, [r3, #8]
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	2200      	movs	r2, #0
 80070ca:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	1e5a      	subs	r2, r3, #1
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
}
 80070da:	0018      	movs	r0, r3
 80070dc:	46bd      	mov	sp, r7
 80070de:	b004      	add	sp, #16
 80070e0:	bd80      	pop	{r7, pc}

080070e2 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80070e2:	b580      	push	{r7, lr}
 80070e4:	b084      	sub	sp, #16
 80070e6:	af00      	add	r7, sp, #0
 80070e8:	6078      	str	r0, [r7, #4]
 80070ea:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d102      	bne.n	80070fc <xQueueGenericReset+0x1a>
 80070f6:	b672      	cpsid	i
 80070f8:	46c0      	nop			@ (mov r8, r8)
 80070fa:	e7fd      	b.n	80070f8 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 80070fc:	f001 fb90 	bl	8008820 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681a      	ldr	r2, [r3, #0]
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800710c:	434b      	muls	r3, r1
 800710e:	18d2      	adds	r2, r2, r3
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	2200      	movs	r2, #0
 8007118:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681a      	ldr	r2, [r3, #0]
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681a      	ldr	r2, [r3, #0]
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800712a:	1e59      	subs	r1, r3, #1
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007130:	434b      	muls	r3, r1
 8007132:	18d2      	adds	r2, r2, r3
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	2244      	movs	r2, #68	@ 0x44
 800713c:	21ff      	movs	r1, #255	@ 0xff
 800713e:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	2245      	movs	r2, #69	@ 0x45
 8007144:	21ff      	movs	r1, #255	@ 0xff
 8007146:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 8007148:	683b      	ldr	r3, [r7, #0]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d10d      	bne.n	800716a <xQueueGenericReset+0x88>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	691b      	ldr	r3, [r3, #16]
 8007152:	2b00      	cmp	r3, #0
 8007154:	d013      	beq.n	800717e <xQueueGenericReset+0x9c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	3310      	adds	r3, #16
 800715a:	0018      	movs	r0, r3
 800715c:	f000 ff88 	bl	8008070 <xTaskRemoveFromEventList>
 8007160:	1e03      	subs	r3, r0, #0
 8007162:	d00c      	beq.n	800717e <xQueueGenericReset+0x9c>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007164:	f001 fb4c 	bl	8008800 <vPortYield>
 8007168:	e009      	b.n	800717e <xQueueGenericReset+0x9c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	3310      	adds	r3, #16
 800716e:	0018      	movs	r0, r3
 8007170:	f7ff ff0e 	bl	8006f90 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	3324      	adds	r3, #36	@ 0x24
 8007178:	0018      	movs	r0, r3
 800717a:	f7ff ff09 	bl	8006f90 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800717e:	f001 fb61 	bl	8008844 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007182:	2301      	movs	r3, #1
}
 8007184:	0018      	movs	r0, r3
 8007186:	46bd      	mov	sp, r7
 8007188:	b004      	add	sp, #16
 800718a:	bd80      	pop	{r7, pc}

0800718c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800718c:	b590      	push	{r4, r7, lr}
 800718e:	b08b      	sub	sp, #44	@ 0x2c
 8007190:	af02      	add	r7, sp, #8
 8007192:	60f8      	str	r0, [r7, #12]
 8007194:	60b9      	str	r1, [r7, #8]
 8007196:	1dfb      	adds	r3, r7, #7
 8007198:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	2b00      	cmp	r3, #0
 800719e:	d102      	bne.n	80071a6 <xQueueGenericCreate+0x1a>
 80071a0:	b672      	cpsid	i
 80071a2:	46c0      	nop			@ (mov r8, r8)
 80071a4:	e7fd      	b.n	80071a2 <xQueueGenericCreate+0x16>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	68ba      	ldr	r2, [r7, #8]
 80071aa:	4353      	muls	r3, r2
 80071ac:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80071ae:	69fb      	ldr	r3, [r7, #28]
 80071b0:	3348      	adds	r3, #72	@ 0x48
 80071b2:	0018      	movs	r0, r3
 80071b4:	f001 fbcc 	bl	8008950 <pvPortMalloc>
 80071b8:	0003      	movs	r3, r0
 80071ba:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
 80071bc:	69bb      	ldr	r3, [r7, #24]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d00e      	beq.n	80071e0 <xQueueGenericCreate+0x54>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80071c2:	69bb      	ldr	r3, [r7, #24]
 80071c4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80071c6:	697b      	ldr	r3, [r7, #20]
 80071c8:	3348      	adds	r3, #72	@ 0x48
 80071ca:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80071cc:	1dfb      	adds	r3, r7, #7
 80071ce:	781c      	ldrb	r4, [r3, #0]
 80071d0:	697a      	ldr	r2, [r7, #20]
 80071d2:	68b9      	ldr	r1, [r7, #8]
 80071d4:	68f8      	ldr	r0, [r7, #12]
 80071d6:	69bb      	ldr	r3, [r7, #24]
 80071d8:	9300      	str	r3, [sp, #0]
 80071da:	0023      	movs	r3, r4
 80071dc:	f000 f805 	bl	80071ea <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80071e0:	69bb      	ldr	r3, [r7, #24]
	}
 80071e2:	0018      	movs	r0, r3
 80071e4:	46bd      	mov	sp, r7
 80071e6:	b009      	add	sp, #36	@ 0x24
 80071e8:	bd90      	pop	{r4, r7, pc}

080071ea <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80071ea:	b580      	push	{r7, lr}
 80071ec:	b084      	sub	sp, #16
 80071ee:	af00      	add	r7, sp, #0
 80071f0:	60f8      	str	r0, [r7, #12]
 80071f2:	60b9      	str	r1, [r7, #8]
 80071f4:	607a      	str	r2, [r7, #4]
 80071f6:	001a      	movs	r2, r3
 80071f8:	1cfb      	adds	r3, r7, #3
 80071fa:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80071fc:	68bb      	ldr	r3, [r7, #8]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d103      	bne.n	800720a <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007202:	69bb      	ldr	r3, [r7, #24]
 8007204:	69ba      	ldr	r2, [r7, #24]
 8007206:	601a      	str	r2, [r3, #0]
 8007208:	e002      	b.n	8007210 <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800720a:	69bb      	ldr	r3, [r7, #24]
 800720c:	687a      	ldr	r2, [r7, #4]
 800720e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007210:	69bb      	ldr	r3, [r7, #24]
 8007212:	68fa      	ldr	r2, [r7, #12]
 8007214:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007216:	69bb      	ldr	r3, [r7, #24]
 8007218:	68ba      	ldr	r2, [r7, #8]
 800721a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800721c:	69bb      	ldr	r3, [r7, #24]
 800721e:	2101      	movs	r1, #1
 8007220:	0018      	movs	r0, r3
 8007222:	f7ff ff5e 	bl	80070e2 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007226:	46c0      	nop			@ (mov r8, r8)
 8007228:	46bd      	mov	sp, r7
 800722a:	b004      	add	sp, #16
 800722c:	bd80      	pop	{r7, pc}

0800722e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800722e:	b580      	push	{r7, lr}
 8007230:	b082      	sub	sp, #8
 8007232:	af00      	add	r7, sp, #0
 8007234:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2b00      	cmp	r3, #0
 800723a:	d00e      	beq.n	800725a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2200      	movs	r2, #0
 8007240:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2200      	movs	r2, #0
 8007246:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2200      	movs	r2, #0
 800724c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800724e:	6878      	ldr	r0, [r7, #4]
 8007250:	2300      	movs	r3, #0
 8007252:	2200      	movs	r2, #0
 8007254:	2100      	movs	r1, #0
 8007256:	f000 f820 	bl	800729a <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800725a:	46c0      	nop			@ (mov r8, r8)
 800725c:	46bd      	mov	sp, r7
 800725e:	b002      	add	sp, #8
 8007260:	bd80      	pop	{r7, pc}

08007262 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8007262:	b580      	push	{r7, lr}
 8007264:	b086      	sub	sp, #24
 8007266:	af00      	add	r7, sp, #0
 8007268:	0002      	movs	r2, r0
 800726a:	1dfb      	adds	r3, r7, #7
 800726c:	701a      	strb	r2, [r3, #0]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800726e:	2301      	movs	r3, #1
 8007270:	617b      	str	r3, [r7, #20]
 8007272:	2300      	movs	r3, #0
 8007274:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8007276:	1dfb      	adds	r3, r7, #7
 8007278:	781a      	ldrb	r2, [r3, #0]
 800727a:	6939      	ldr	r1, [r7, #16]
 800727c:	697b      	ldr	r3, [r7, #20]
 800727e:	0018      	movs	r0, r3
 8007280:	f7ff ff84 	bl	800718c <xQueueGenericCreate>
 8007284:	0003      	movs	r3, r0
 8007286:	60fb      	str	r3, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	0018      	movs	r0, r3
 800728c:	f7ff ffcf 	bl	800722e <prvInitialiseMutex>

		return xNewQueue;
 8007290:	68fb      	ldr	r3, [r7, #12]
	}
 8007292:	0018      	movs	r0, r3
 8007294:	46bd      	mov	sp, r7
 8007296:	b006      	add	sp, #24
 8007298:	bd80      	pop	{r7, pc}

0800729a <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800729a:	b580      	push	{r7, lr}
 800729c:	b08a      	sub	sp, #40	@ 0x28
 800729e:	af00      	add	r7, sp, #0
 80072a0:	60f8      	str	r0, [r7, #12]
 80072a2:	60b9      	str	r1, [r7, #8]
 80072a4:	607a      	str	r2, [r7, #4]
 80072a6:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80072a8:	2300      	movs	r3, #0
 80072aa:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 80072b0:	6a3b      	ldr	r3, [r7, #32]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d102      	bne.n	80072bc <xQueueGenericSend+0x22>
 80072b6:	b672      	cpsid	i
 80072b8:	46c0      	nop			@ (mov r8, r8)
 80072ba:	e7fd      	b.n	80072b8 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80072bc:	68bb      	ldr	r3, [r7, #8]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d103      	bne.n	80072ca <xQueueGenericSend+0x30>
 80072c2:	6a3b      	ldr	r3, [r7, #32]
 80072c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d101      	bne.n	80072ce <xQueueGenericSend+0x34>
 80072ca:	2301      	movs	r3, #1
 80072cc:	e000      	b.n	80072d0 <xQueueGenericSend+0x36>
 80072ce:	2300      	movs	r3, #0
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d102      	bne.n	80072da <xQueueGenericSend+0x40>
 80072d4:	b672      	cpsid	i
 80072d6:	46c0      	nop			@ (mov r8, r8)
 80072d8:	e7fd      	b.n	80072d6 <xQueueGenericSend+0x3c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80072da:	683b      	ldr	r3, [r7, #0]
 80072dc:	2b02      	cmp	r3, #2
 80072de:	d103      	bne.n	80072e8 <xQueueGenericSend+0x4e>
 80072e0:	6a3b      	ldr	r3, [r7, #32]
 80072e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072e4:	2b01      	cmp	r3, #1
 80072e6:	d101      	bne.n	80072ec <xQueueGenericSend+0x52>
 80072e8:	2301      	movs	r3, #1
 80072ea:	e000      	b.n	80072ee <xQueueGenericSend+0x54>
 80072ec:	2300      	movs	r3, #0
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d102      	bne.n	80072f8 <xQueueGenericSend+0x5e>
 80072f2:	b672      	cpsid	i
 80072f4:	46c0      	nop			@ (mov r8, r8)
 80072f6:	e7fd      	b.n	80072f4 <xQueueGenericSend+0x5a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80072f8:	f001 f83a 	bl	8008370 <xTaskGetSchedulerState>
 80072fc:	1e03      	subs	r3, r0, #0
 80072fe:	d102      	bne.n	8007306 <xQueueGenericSend+0x6c>
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d101      	bne.n	800730a <xQueueGenericSend+0x70>
 8007306:	2301      	movs	r3, #1
 8007308:	e000      	b.n	800730c <xQueueGenericSend+0x72>
 800730a:	2300      	movs	r3, #0
 800730c:	2b00      	cmp	r3, #0
 800730e:	d102      	bne.n	8007316 <xQueueGenericSend+0x7c>
 8007310:	b672      	cpsid	i
 8007312:	46c0      	nop			@ (mov r8, r8)
 8007314:	e7fd      	b.n	8007312 <xQueueGenericSend+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007316:	f001 fa83 	bl	8008820 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800731a:	6a3b      	ldr	r3, [r7, #32]
 800731c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800731e:	6a3b      	ldr	r3, [r7, #32]
 8007320:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007322:	429a      	cmp	r2, r3
 8007324:	d302      	bcc.n	800732c <xQueueGenericSend+0x92>
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	2b02      	cmp	r3, #2
 800732a:	d11e      	bne.n	800736a <xQueueGenericSend+0xd0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800732c:	683a      	ldr	r2, [r7, #0]
 800732e:	68b9      	ldr	r1, [r7, #8]
 8007330:	6a3b      	ldr	r3, [r7, #32]
 8007332:	0018      	movs	r0, r3
 8007334:	f000 fa3a 	bl	80077ac <prvCopyDataToQueue>
 8007338:	0003      	movs	r3, r0
 800733a:	61fb      	str	r3, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800733c:	6a3b      	ldr	r3, [r7, #32]
 800733e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007340:	2b00      	cmp	r3, #0
 8007342:	d009      	beq.n	8007358 <xQueueGenericSend+0xbe>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007344:	6a3b      	ldr	r3, [r7, #32]
 8007346:	3324      	adds	r3, #36	@ 0x24
 8007348:	0018      	movs	r0, r3
 800734a:	f000 fe91 	bl	8008070 <xTaskRemoveFromEventList>
 800734e:	1e03      	subs	r3, r0, #0
 8007350:	d007      	beq.n	8007362 <xQueueGenericSend+0xc8>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007352:	f001 fa55 	bl	8008800 <vPortYield>
 8007356:	e004      	b.n	8007362 <xQueueGenericSend+0xc8>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007358:	69fb      	ldr	r3, [r7, #28]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d001      	beq.n	8007362 <xQueueGenericSend+0xc8>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800735e:	f001 fa4f 	bl	8008800 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007362:	f001 fa6f 	bl	8008844 <vPortExitCritical>
				return pdPASS;
 8007366:	2301      	movs	r3, #1
 8007368:	e05b      	b.n	8007422 <xQueueGenericSend+0x188>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d103      	bne.n	8007378 <xQueueGenericSend+0xde>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007370:	f001 fa68 	bl	8008844 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007374:	2300      	movs	r3, #0
 8007376:	e054      	b.n	8007422 <xQueueGenericSend+0x188>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800737a:	2b00      	cmp	r3, #0
 800737c:	d106      	bne.n	800738c <xQueueGenericSend+0xf2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800737e:	2314      	movs	r3, #20
 8007380:	18fb      	adds	r3, r7, r3
 8007382:	0018      	movs	r0, r3
 8007384:	f000 fed2 	bl	800812c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007388:	2301      	movs	r3, #1
 800738a:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800738c:	f001 fa5a 	bl	8008844 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007390:	f000 fcb4 	bl	8007cfc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007394:	f001 fa44 	bl	8008820 <vPortEnterCritical>
 8007398:	6a3b      	ldr	r3, [r7, #32]
 800739a:	2244      	movs	r2, #68	@ 0x44
 800739c:	5c9b      	ldrb	r3, [r3, r2]
 800739e:	b25b      	sxtb	r3, r3
 80073a0:	3301      	adds	r3, #1
 80073a2:	d103      	bne.n	80073ac <xQueueGenericSend+0x112>
 80073a4:	6a3b      	ldr	r3, [r7, #32]
 80073a6:	2244      	movs	r2, #68	@ 0x44
 80073a8:	2100      	movs	r1, #0
 80073aa:	5499      	strb	r1, [r3, r2]
 80073ac:	6a3b      	ldr	r3, [r7, #32]
 80073ae:	2245      	movs	r2, #69	@ 0x45
 80073b0:	5c9b      	ldrb	r3, [r3, r2]
 80073b2:	b25b      	sxtb	r3, r3
 80073b4:	3301      	adds	r3, #1
 80073b6:	d103      	bne.n	80073c0 <xQueueGenericSend+0x126>
 80073b8:	6a3b      	ldr	r3, [r7, #32]
 80073ba:	2245      	movs	r2, #69	@ 0x45
 80073bc:	2100      	movs	r1, #0
 80073be:	5499      	strb	r1, [r3, r2]
 80073c0:	f001 fa40 	bl	8008844 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80073c4:	1d3a      	adds	r2, r7, #4
 80073c6:	2314      	movs	r3, #20
 80073c8:	18fb      	adds	r3, r7, r3
 80073ca:	0011      	movs	r1, r2
 80073cc:	0018      	movs	r0, r3
 80073ce:	f000 fec1 	bl	8008154 <xTaskCheckForTimeOut>
 80073d2:	1e03      	subs	r3, r0, #0
 80073d4:	d11e      	bne.n	8007414 <xQueueGenericSend+0x17a>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80073d6:	6a3b      	ldr	r3, [r7, #32]
 80073d8:	0018      	movs	r0, r3
 80073da:	f000 faec 	bl	80079b6 <prvIsQueueFull>
 80073de:	1e03      	subs	r3, r0, #0
 80073e0:	d011      	beq.n	8007406 <xQueueGenericSend+0x16c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80073e2:	6a3b      	ldr	r3, [r7, #32]
 80073e4:	3310      	adds	r3, #16
 80073e6:	687a      	ldr	r2, [r7, #4]
 80073e8:	0011      	movs	r1, r2
 80073ea:	0018      	movs	r0, r3
 80073ec:	f000 fe20 	bl	8008030 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80073f0:	6a3b      	ldr	r3, [r7, #32]
 80073f2:	0018      	movs	r0, r3
 80073f4:	f000 fa6b 	bl	80078ce <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80073f8:	f000 fc8c 	bl	8007d14 <xTaskResumeAll>
 80073fc:	1e03      	subs	r3, r0, #0
 80073fe:	d18a      	bne.n	8007316 <xQueueGenericSend+0x7c>
				{
					portYIELD_WITHIN_API();
 8007400:	f001 f9fe 	bl	8008800 <vPortYield>
 8007404:	e787      	b.n	8007316 <xQueueGenericSend+0x7c>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007406:	6a3b      	ldr	r3, [r7, #32]
 8007408:	0018      	movs	r0, r3
 800740a:	f000 fa60 	bl	80078ce <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800740e:	f000 fc81 	bl	8007d14 <xTaskResumeAll>
 8007412:	e780      	b.n	8007316 <xQueueGenericSend+0x7c>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007414:	6a3b      	ldr	r3, [r7, #32]
 8007416:	0018      	movs	r0, r3
 8007418:	f000 fa59 	bl	80078ce <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800741c:	f000 fc7a 	bl	8007d14 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007420:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007422:	0018      	movs	r0, r3
 8007424:	46bd      	mov	sp, r7
 8007426:	b00a      	add	sp, #40	@ 0x28
 8007428:	bd80      	pop	{r7, pc}

0800742a <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800742a:	b580      	push	{r7, lr}
 800742c:	b088      	sub	sp, #32
 800742e:	af00      	add	r7, sp, #0
 8007430:	6078      	str	r0, [r7, #4]
 8007432:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	61bb      	str	r3, [r7, #24]
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007438:	69bb      	ldr	r3, [r7, #24]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d102      	bne.n	8007444 <xQueueGiveFromISR+0x1a>
 800743e:	b672      	cpsid	i
 8007440:	46c0      	nop			@ (mov r8, r8)
 8007442:	e7fd      	b.n	8007440 <xQueueGiveFromISR+0x16>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007444:	69bb      	ldr	r3, [r7, #24]
 8007446:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007448:	2b00      	cmp	r3, #0
 800744a:	d002      	beq.n	8007452 <xQueueGiveFromISR+0x28>
 800744c:	b672      	cpsid	i
 800744e:	46c0      	nop			@ (mov r8, r8)
 8007450:	e7fd      	b.n	800744e <xQueueGiveFromISR+0x24>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007452:	69bb      	ldr	r3, [r7, #24]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d103      	bne.n	8007462 <xQueueGiveFromISR+0x38>
 800745a:	69bb      	ldr	r3, [r7, #24]
 800745c:	689b      	ldr	r3, [r3, #8]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d101      	bne.n	8007466 <xQueueGiveFromISR+0x3c>
 8007462:	2301      	movs	r3, #1
 8007464:	e000      	b.n	8007468 <xQueueGiveFromISR+0x3e>
 8007466:	2300      	movs	r3, #0
 8007468:	2b00      	cmp	r3, #0
 800746a:	d102      	bne.n	8007472 <xQueueGiveFromISR+0x48>
 800746c:	b672      	cpsid	i
 800746e:	46c0      	nop			@ (mov r8, r8)
 8007470:	e7fd      	b.n	800746e <xQueueGiveFromISR+0x44>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007472:	f001 f9ff 	bl	8008874 <ulSetInterruptMaskFromISR>
 8007476:	0003      	movs	r3, r0
 8007478:	617b      	str	r3, [r7, #20]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800747a:	69bb      	ldr	r3, [r7, #24]
 800747c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800747e:	613b      	str	r3, [r7, #16]

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007480:	69bb      	ldr	r3, [r7, #24]
 8007482:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007484:	693a      	ldr	r2, [r7, #16]
 8007486:	429a      	cmp	r2, r3
 8007488:	d22c      	bcs.n	80074e4 <xQueueGiveFromISR+0xba>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800748a:	200f      	movs	r0, #15
 800748c:	183b      	adds	r3, r7, r0
 800748e:	69ba      	ldr	r2, [r7, #24]
 8007490:	2145      	movs	r1, #69	@ 0x45
 8007492:	5c52      	ldrb	r2, [r2, r1]
 8007494:	701a      	strb	r2, [r3, #0]
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007496:	693b      	ldr	r3, [r7, #16]
 8007498:	1c5a      	adds	r2, r3, #1
 800749a:	69bb      	ldr	r3, [r7, #24]
 800749c:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800749e:	183b      	adds	r3, r7, r0
 80074a0:	781b      	ldrb	r3, [r3, #0]
 80074a2:	b25b      	sxtb	r3, r3
 80074a4:	3301      	adds	r3, #1
 80074a6:	d111      	bne.n	80074cc <xQueueGiveFromISR+0xa2>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80074a8:	69bb      	ldr	r3, [r7, #24]
 80074aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d016      	beq.n	80074de <xQueueGiveFromISR+0xb4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80074b0:	69bb      	ldr	r3, [r7, #24]
 80074b2:	3324      	adds	r3, #36	@ 0x24
 80074b4:	0018      	movs	r0, r3
 80074b6:	f000 fddb 	bl	8008070 <xTaskRemoveFromEventList>
 80074ba:	1e03      	subs	r3, r0, #0
 80074bc:	d00f      	beq.n	80074de <xQueueGiveFromISR+0xb4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d00c      	beq.n	80074de <xQueueGiveFromISR+0xb4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80074c4:	683b      	ldr	r3, [r7, #0]
 80074c6:	2201      	movs	r2, #1
 80074c8:	601a      	str	r2, [r3, #0]
 80074ca:	e008      	b.n	80074de <xQueueGiveFromISR+0xb4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80074cc:	230f      	movs	r3, #15
 80074ce:	18fb      	adds	r3, r7, r3
 80074d0:	781b      	ldrb	r3, [r3, #0]
 80074d2:	3301      	adds	r3, #1
 80074d4:	b2db      	uxtb	r3, r3
 80074d6:	b259      	sxtb	r1, r3
 80074d8:	69bb      	ldr	r3, [r7, #24]
 80074da:	2245      	movs	r2, #69	@ 0x45
 80074dc:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 80074de:	2301      	movs	r3, #1
 80074e0:	61fb      	str	r3, [r7, #28]
 80074e2:	e001      	b.n	80074e8 <xQueueGiveFromISR+0xbe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80074e4:	2300      	movs	r3, #0
 80074e6:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 80074e8:	697b      	ldr	r3, [r7, #20]
 80074ea:	0018      	movs	r0, r3
 80074ec:	f001 f9c8 	bl	8008880 <vClearInterruptMaskFromISR>

	return xReturn;
 80074f0:	69fb      	ldr	r3, [r7, #28]
}
 80074f2:	0018      	movs	r0, r3
 80074f4:	46bd      	mov	sp, r7
 80074f6:	b008      	add	sp, #32
 80074f8:	bd80      	pop	{r7, pc}

080074fa <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80074fa:	b580      	push	{r7, lr}
 80074fc:	b08a      	sub	sp, #40	@ 0x28
 80074fe:	af00      	add	r7, sp, #0
 8007500:	6078      	str	r0, [r7, #4]
 8007502:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007504:	2300      	movs	r3, #0
 8007506:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	61fb      	str	r3, [r7, #28]

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800750c:	2300      	movs	r3, #0
 800750e:	623b      	str	r3, [r7, #32]
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007510:	69fb      	ldr	r3, [r7, #28]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d102      	bne.n	800751c <xQueueSemaphoreTake+0x22>
 8007516:	b672      	cpsid	i
 8007518:	46c0      	nop			@ (mov r8, r8)
 800751a:	e7fd      	b.n	8007518 <xQueueSemaphoreTake+0x1e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800751c:	69fb      	ldr	r3, [r7, #28]
 800751e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007520:	2b00      	cmp	r3, #0
 8007522:	d002      	beq.n	800752a <xQueueSemaphoreTake+0x30>
 8007524:	b672      	cpsid	i
 8007526:	46c0      	nop			@ (mov r8, r8)
 8007528:	e7fd      	b.n	8007526 <xQueueSemaphoreTake+0x2c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800752a:	f000 ff21 	bl	8008370 <xTaskGetSchedulerState>
 800752e:	1e03      	subs	r3, r0, #0
 8007530:	d102      	bne.n	8007538 <xQueueSemaphoreTake+0x3e>
 8007532:	683b      	ldr	r3, [r7, #0]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d101      	bne.n	800753c <xQueueSemaphoreTake+0x42>
 8007538:	2301      	movs	r3, #1
 800753a:	e000      	b.n	800753e <xQueueSemaphoreTake+0x44>
 800753c:	2300      	movs	r3, #0
 800753e:	2b00      	cmp	r3, #0
 8007540:	d102      	bne.n	8007548 <xQueueSemaphoreTake+0x4e>
 8007542:	b672      	cpsid	i
 8007544:	46c0      	nop			@ (mov r8, r8)
 8007546:	e7fd      	b.n	8007544 <xQueueSemaphoreTake+0x4a>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007548:	f001 f96a 	bl	8008820 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800754c:	69fb      	ldr	r3, [r7, #28]
 800754e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007550:	61bb      	str	r3, [r7, #24]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007552:	69bb      	ldr	r3, [r7, #24]
 8007554:	2b00      	cmp	r3, #0
 8007556:	d01d      	beq.n	8007594 <xQueueSemaphoreTake+0x9a>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007558:	69bb      	ldr	r3, [r7, #24]
 800755a:	1e5a      	subs	r2, r3, #1
 800755c:	69fb      	ldr	r3, [r7, #28]
 800755e:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007560:	69fb      	ldr	r3, [r7, #28]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	2b00      	cmp	r3, #0
 8007566:	d104      	bne.n	8007572 <xQueueSemaphoreTake+0x78>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007568:	f001 f856 	bl	8008618 <pvTaskIncrementMutexHeldCount>
 800756c:	0002      	movs	r2, r0
 800756e:	69fb      	ldr	r3, [r7, #28]
 8007570:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007572:	69fb      	ldr	r3, [r7, #28]
 8007574:	691b      	ldr	r3, [r3, #16]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d008      	beq.n	800758c <xQueueSemaphoreTake+0x92>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800757a:	69fb      	ldr	r3, [r7, #28]
 800757c:	3310      	adds	r3, #16
 800757e:	0018      	movs	r0, r3
 8007580:	f000 fd76 	bl	8008070 <xTaskRemoveFromEventList>
 8007584:	1e03      	subs	r3, r0, #0
 8007586:	d001      	beq.n	800758c <xQueueSemaphoreTake+0x92>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007588:	f001 f93a 	bl	8008800 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800758c:	f001 f95a 	bl	8008844 <vPortExitCritical>
				return pdPASS;
 8007590:	2301      	movs	r3, #1
 8007592:	e08c      	b.n	80076ae <xQueueSemaphoreTake+0x1b4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	2b00      	cmp	r3, #0
 8007598:	d109      	bne.n	80075ae <xQueueSemaphoreTake+0xb4>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800759a:	6a3b      	ldr	r3, [r7, #32]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d002      	beq.n	80075a6 <xQueueSemaphoreTake+0xac>
 80075a0:	b672      	cpsid	i
 80075a2:	46c0      	nop			@ (mov r8, r8)
 80075a4:	e7fd      	b.n	80075a2 <xQueueSemaphoreTake+0xa8>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80075a6:	f001 f94d 	bl	8008844 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80075aa:	2300      	movs	r3, #0
 80075ac:	e07f      	b.n	80076ae <xQueueSemaphoreTake+0x1b4>
				}
				else if( xEntryTimeSet == pdFALSE )
 80075ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d106      	bne.n	80075c2 <xQueueSemaphoreTake+0xc8>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80075b4:	230c      	movs	r3, #12
 80075b6:	18fb      	adds	r3, r7, r3
 80075b8:	0018      	movs	r0, r3
 80075ba:	f000 fdb7 	bl	800812c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80075be:	2301      	movs	r3, #1
 80075c0:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80075c2:	f001 f93f 	bl	8008844 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80075c6:	f000 fb99 	bl	8007cfc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80075ca:	f001 f929 	bl	8008820 <vPortEnterCritical>
 80075ce:	69fb      	ldr	r3, [r7, #28]
 80075d0:	2244      	movs	r2, #68	@ 0x44
 80075d2:	5c9b      	ldrb	r3, [r3, r2]
 80075d4:	b25b      	sxtb	r3, r3
 80075d6:	3301      	adds	r3, #1
 80075d8:	d103      	bne.n	80075e2 <xQueueSemaphoreTake+0xe8>
 80075da:	69fb      	ldr	r3, [r7, #28]
 80075dc:	2244      	movs	r2, #68	@ 0x44
 80075de:	2100      	movs	r1, #0
 80075e0:	5499      	strb	r1, [r3, r2]
 80075e2:	69fb      	ldr	r3, [r7, #28]
 80075e4:	2245      	movs	r2, #69	@ 0x45
 80075e6:	5c9b      	ldrb	r3, [r3, r2]
 80075e8:	b25b      	sxtb	r3, r3
 80075ea:	3301      	adds	r3, #1
 80075ec:	d103      	bne.n	80075f6 <xQueueSemaphoreTake+0xfc>
 80075ee:	69fb      	ldr	r3, [r7, #28]
 80075f0:	2245      	movs	r2, #69	@ 0x45
 80075f2:	2100      	movs	r1, #0
 80075f4:	5499      	strb	r1, [r3, r2]
 80075f6:	f001 f925 	bl	8008844 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80075fa:	003a      	movs	r2, r7
 80075fc:	230c      	movs	r3, #12
 80075fe:	18fb      	adds	r3, r7, r3
 8007600:	0011      	movs	r1, r2
 8007602:	0018      	movs	r0, r3
 8007604:	f000 fda6 	bl	8008154 <xTaskCheckForTimeOut>
 8007608:	1e03      	subs	r3, r0, #0
 800760a:	d12e      	bne.n	800766a <xQueueSemaphoreTake+0x170>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800760c:	69fb      	ldr	r3, [r7, #28]
 800760e:	0018      	movs	r0, r3
 8007610:	f000 f9bb 	bl	800798a <prvIsQueueEmpty>
 8007614:	1e03      	subs	r3, r0, #0
 8007616:	d021      	beq.n	800765c <xQueueSemaphoreTake+0x162>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007618:	69fb      	ldr	r3, [r7, #28]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d10a      	bne.n	8007636 <xQueueSemaphoreTake+0x13c>
					{
						taskENTER_CRITICAL();
 8007620:	f001 f8fe 	bl	8008820 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007624:	69fb      	ldr	r3, [r7, #28]
 8007626:	689b      	ldr	r3, [r3, #8]
 8007628:	0018      	movs	r0, r3
 800762a:	f000 febd 	bl	80083a8 <xTaskPriorityInherit>
 800762e:	0003      	movs	r3, r0
 8007630:	623b      	str	r3, [r7, #32]
						}
						taskEXIT_CRITICAL();
 8007632:	f001 f907 	bl	8008844 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007636:	69fb      	ldr	r3, [r7, #28]
 8007638:	3324      	adds	r3, #36	@ 0x24
 800763a:	683a      	ldr	r2, [r7, #0]
 800763c:	0011      	movs	r1, r2
 800763e:	0018      	movs	r0, r3
 8007640:	f000 fcf6 	bl	8008030 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007644:	69fb      	ldr	r3, [r7, #28]
 8007646:	0018      	movs	r0, r3
 8007648:	f000 f941 	bl	80078ce <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800764c:	f000 fb62 	bl	8007d14 <xTaskResumeAll>
 8007650:	1e03      	subs	r3, r0, #0
 8007652:	d000      	beq.n	8007656 <xQueueSemaphoreTake+0x15c>
 8007654:	e778      	b.n	8007548 <xQueueSemaphoreTake+0x4e>
				{
					portYIELD_WITHIN_API();
 8007656:	f001 f8d3 	bl	8008800 <vPortYield>
 800765a:	e775      	b.n	8007548 <xQueueSemaphoreTake+0x4e>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800765c:	69fb      	ldr	r3, [r7, #28]
 800765e:	0018      	movs	r0, r3
 8007660:	f000 f935 	bl	80078ce <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007664:	f000 fb56 	bl	8007d14 <xTaskResumeAll>
 8007668:	e76e      	b.n	8007548 <xQueueSemaphoreTake+0x4e>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800766a:	69fb      	ldr	r3, [r7, #28]
 800766c:	0018      	movs	r0, r3
 800766e:	f000 f92e 	bl	80078ce <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007672:	f000 fb4f 	bl	8007d14 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007676:	69fb      	ldr	r3, [r7, #28]
 8007678:	0018      	movs	r0, r3
 800767a:	f000 f986 	bl	800798a <prvIsQueueEmpty>
 800767e:	1e03      	subs	r3, r0, #0
 8007680:	d100      	bne.n	8007684 <xQueueSemaphoreTake+0x18a>
 8007682:	e761      	b.n	8007548 <xQueueSemaphoreTake+0x4e>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8007684:	6a3b      	ldr	r3, [r7, #32]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d010      	beq.n	80076ac <xQueueSemaphoreTake+0x1b2>
					{
						taskENTER_CRITICAL();
 800768a:	f001 f8c9 	bl	8008820 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800768e:	69fb      	ldr	r3, [r7, #28]
 8007690:	0018      	movs	r0, r3
 8007692:	f000 f875 	bl	8007780 <prvGetDisinheritPriorityAfterTimeout>
 8007696:	0003      	movs	r3, r0
 8007698:	617b      	str	r3, [r7, #20]
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800769a:	69fb      	ldr	r3, [r7, #28]
 800769c:	689b      	ldr	r3, [r3, #8]
 800769e:	697a      	ldr	r2, [r7, #20]
 80076a0:	0011      	movs	r1, r2
 80076a2:	0018      	movs	r0, r3
 80076a4:	f000 ff46 	bl	8008534 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80076a8:	f001 f8cc 	bl	8008844 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80076ac:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80076ae:	0018      	movs	r0, r3
 80076b0:	46bd      	mov	sp, r7
 80076b2:	b00a      	add	sp, #40	@ 0x28
 80076b4:	bd80      	pop	{r7, pc}

080076b6 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80076b6:	b590      	push	{r4, r7, lr}
 80076b8:	b08b      	sub	sp, #44	@ 0x2c
 80076ba:	af00      	add	r7, sp, #0
 80076bc:	60f8      	str	r0, [r7, #12]
 80076be:	60b9      	str	r1, [r7, #8]
 80076c0:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 80076c6:	6a3b      	ldr	r3, [r7, #32]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d102      	bne.n	80076d2 <xQueueReceiveFromISR+0x1c>
 80076cc:	b672      	cpsid	i
 80076ce:	46c0      	nop			@ (mov r8, r8)
 80076d0:	e7fd      	b.n	80076ce <xQueueReceiveFromISR+0x18>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80076d2:	68bb      	ldr	r3, [r7, #8]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d103      	bne.n	80076e0 <xQueueReceiveFromISR+0x2a>
 80076d8:	6a3b      	ldr	r3, [r7, #32]
 80076da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d101      	bne.n	80076e4 <xQueueReceiveFromISR+0x2e>
 80076e0:	2301      	movs	r3, #1
 80076e2:	e000      	b.n	80076e6 <xQueueReceiveFromISR+0x30>
 80076e4:	2300      	movs	r3, #0
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d102      	bne.n	80076f0 <xQueueReceiveFromISR+0x3a>
 80076ea:	b672      	cpsid	i
 80076ec:	46c0      	nop			@ (mov r8, r8)
 80076ee:	e7fd      	b.n	80076ec <xQueueReceiveFromISR+0x36>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80076f0:	f001 f8c0 	bl	8008874 <ulSetInterruptMaskFromISR>
 80076f4:	0003      	movs	r3, r0
 80076f6:	61fb      	str	r3, [r7, #28]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80076f8:	6a3b      	ldr	r3, [r7, #32]
 80076fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076fc:	61bb      	str	r3, [r7, #24]

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80076fe:	69bb      	ldr	r3, [r7, #24]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d032      	beq.n	800776a <xQueueReceiveFromISR+0xb4>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8007704:	2417      	movs	r4, #23
 8007706:	193b      	adds	r3, r7, r4
 8007708:	6a3a      	ldr	r2, [r7, #32]
 800770a:	2144      	movs	r1, #68	@ 0x44
 800770c:	5c52      	ldrb	r2, [r2, r1]
 800770e:	701a      	strb	r2, [r3, #0]

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007710:	68ba      	ldr	r2, [r7, #8]
 8007712:	6a3b      	ldr	r3, [r7, #32]
 8007714:	0011      	movs	r1, r2
 8007716:	0018      	movs	r0, r3
 8007718:	f000 f8b3 	bl	8007882 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800771c:	69bb      	ldr	r3, [r7, #24]
 800771e:	1e5a      	subs	r2, r3, #1
 8007720:	6a3b      	ldr	r3, [r7, #32]
 8007722:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007724:	193b      	adds	r3, r7, r4
 8007726:	781b      	ldrb	r3, [r3, #0]
 8007728:	b25b      	sxtb	r3, r3
 800772a:	3301      	adds	r3, #1
 800772c:	d111      	bne.n	8007752 <xQueueReceiveFromISR+0x9c>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800772e:	6a3b      	ldr	r3, [r7, #32]
 8007730:	691b      	ldr	r3, [r3, #16]
 8007732:	2b00      	cmp	r3, #0
 8007734:	d016      	beq.n	8007764 <xQueueReceiveFromISR+0xae>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007736:	6a3b      	ldr	r3, [r7, #32]
 8007738:	3310      	adds	r3, #16
 800773a:	0018      	movs	r0, r3
 800773c:	f000 fc98 	bl	8008070 <xTaskRemoveFromEventList>
 8007740:	1e03      	subs	r3, r0, #0
 8007742:	d00f      	beq.n	8007764 <xQueueReceiveFromISR+0xae>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2b00      	cmp	r3, #0
 8007748:	d00c      	beq.n	8007764 <xQueueReceiveFromISR+0xae>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2201      	movs	r2, #1
 800774e:	601a      	str	r2, [r3, #0]
 8007750:	e008      	b.n	8007764 <xQueueReceiveFromISR+0xae>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007752:	2317      	movs	r3, #23
 8007754:	18fb      	adds	r3, r7, r3
 8007756:	781b      	ldrb	r3, [r3, #0]
 8007758:	3301      	adds	r3, #1
 800775a:	b2db      	uxtb	r3, r3
 800775c:	b259      	sxtb	r1, r3
 800775e:	6a3b      	ldr	r3, [r7, #32]
 8007760:	2244      	movs	r2, #68	@ 0x44
 8007762:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 8007764:	2301      	movs	r3, #1
 8007766:	627b      	str	r3, [r7, #36]	@ 0x24
 8007768:	e001      	b.n	800776e <xQueueReceiveFromISR+0xb8>
		}
		else
		{
			xReturn = pdFAIL;
 800776a:	2300      	movs	r3, #0
 800776c:	627b      	str	r3, [r7, #36]	@ 0x24
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 800776e:	69fb      	ldr	r3, [r7, #28]
 8007770:	0018      	movs	r0, r3
 8007772:	f001 f885 	bl	8008880 <vClearInterruptMaskFromISR>

	return xReturn;
 8007776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007778:	0018      	movs	r0, r3
 800777a:	46bd      	mov	sp, r7
 800777c:	b00b      	add	sp, #44	@ 0x2c
 800777e:	bd90      	pop	{r4, r7, pc}

08007780 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007780:	b580      	push	{r7, lr}
 8007782:	b084      	sub	sp, #16
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800778c:	2b00      	cmp	r3, #0
 800778e:	d006      	beq.n	800779e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	2207      	movs	r2, #7
 8007798:	1ad3      	subs	r3, r2, r3
 800779a:	60fb      	str	r3, [r7, #12]
 800779c:	e001      	b.n	80077a2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800779e:	2300      	movs	r3, #0
 80077a0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80077a2:	68fb      	ldr	r3, [r7, #12]
	}
 80077a4:	0018      	movs	r0, r3
 80077a6:	46bd      	mov	sp, r7
 80077a8:	b004      	add	sp, #16
 80077aa:	bd80      	pop	{r7, pc}

080077ac <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b086      	sub	sp, #24
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	60f8      	str	r0, [r7, #12]
 80077b4:	60b9      	str	r1, [r7, #8]
 80077b6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80077b8:	2300      	movs	r3, #0
 80077ba:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077c0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d10e      	bne.n	80077e8 <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d14e      	bne.n	8007870 <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	689b      	ldr	r3, [r3, #8]
 80077d6:	0018      	movs	r0, r3
 80077d8:	f000 fe4e 	bl	8008478 <xTaskPriorityDisinherit>
 80077dc:	0003      	movs	r3, r0
 80077de:	617b      	str	r3, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	2200      	movs	r2, #0
 80077e4:	609a      	str	r2, [r3, #8]
 80077e6:	e043      	b.n	8007870 <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d119      	bne.n	8007822 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	6858      	ldr	r0, [r3, #4]
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80077f6:	68bb      	ldr	r3, [r7, #8]
 80077f8:	0019      	movs	r1, r3
 80077fa:	f001 fa8d 	bl	8008d18 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	685a      	ldr	r2, [r3, #4]
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007806:	18d2      	adds	r2, r2, r3
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	685a      	ldr	r2, [r3, #4]
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	689b      	ldr	r3, [r3, #8]
 8007814:	429a      	cmp	r2, r3
 8007816:	d32b      	bcc.n	8007870 <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	681a      	ldr	r2, [r3, #0]
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	605a      	str	r2, [r3, #4]
 8007820:	e026      	b.n	8007870 <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	68d8      	ldr	r0, [r3, #12]
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800782a:	68bb      	ldr	r3, [r7, #8]
 800782c:	0019      	movs	r1, r3
 800782e:	f001 fa73 	bl	8008d18 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	68da      	ldr	r2, [r3, #12]
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800783a:	425b      	negs	r3, r3
 800783c:	18d2      	adds	r2, r2, r3
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	68da      	ldr	r2, [r3, #12]
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	429a      	cmp	r2, r3
 800784c:	d207      	bcs.n	800785e <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	689a      	ldr	r2, [r3, #8]
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007856:	425b      	negs	r3, r3
 8007858:	18d2      	adds	r2, r2, r3
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2b02      	cmp	r3, #2
 8007862:	d105      	bne.n	8007870 <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007864:	693b      	ldr	r3, [r7, #16]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d002      	beq.n	8007870 <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800786a:	693b      	ldr	r3, [r7, #16]
 800786c:	3b01      	subs	r3, #1
 800786e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007870:	693b      	ldr	r3, [r7, #16]
 8007872:	1c5a      	adds	r2, r3, #1
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007878:	697b      	ldr	r3, [r7, #20]
}
 800787a:	0018      	movs	r0, r3
 800787c:	46bd      	mov	sp, r7
 800787e:	b006      	add	sp, #24
 8007880:	bd80      	pop	{r7, pc}

08007882 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007882:	b580      	push	{r7, lr}
 8007884:	b082      	sub	sp, #8
 8007886:	af00      	add	r7, sp, #0
 8007888:	6078      	str	r0, [r7, #4]
 800788a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007890:	2b00      	cmp	r3, #0
 8007892:	d018      	beq.n	80078c6 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	68da      	ldr	r2, [r3, #12]
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800789c:	18d2      	adds	r2, r2, r3
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	68da      	ldr	r2, [r3, #12]
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	689b      	ldr	r3, [r3, #8]
 80078aa:	429a      	cmp	r2, r3
 80078ac:	d303      	bcc.n	80078b6 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681a      	ldr	r2, [r3, #0]
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	68d9      	ldr	r1, [r3, #12]
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	0018      	movs	r0, r3
 80078c2:	f001 fa29 	bl	8008d18 <memcpy>
	}
}
 80078c6:	46c0      	nop			@ (mov r8, r8)
 80078c8:	46bd      	mov	sp, r7
 80078ca:	b002      	add	sp, #8
 80078cc:	bd80      	pop	{r7, pc}

080078ce <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80078ce:	b580      	push	{r7, lr}
 80078d0:	b084      	sub	sp, #16
 80078d2:	af00      	add	r7, sp, #0
 80078d4:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80078d6:	f000 ffa3 	bl	8008820 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80078da:	230f      	movs	r3, #15
 80078dc:	18fb      	adds	r3, r7, r3
 80078de:	687a      	ldr	r2, [r7, #4]
 80078e0:	2145      	movs	r1, #69	@ 0x45
 80078e2:	5c52      	ldrb	r2, [r2, r1]
 80078e4:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80078e6:	e013      	b.n	8007910 <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d016      	beq.n	800791e <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	3324      	adds	r3, #36	@ 0x24
 80078f4:	0018      	movs	r0, r3
 80078f6:	f000 fbbb 	bl	8008070 <xTaskRemoveFromEventList>
 80078fa:	1e03      	subs	r3, r0, #0
 80078fc:	d001      	beq.n	8007902 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80078fe:	f000 fc7b 	bl	80081f8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007902:	210f      	movs	r1, #15
 8007904:	187b      	adds	r3, r7, r1
 8007906:	781b      	ldrb	r3, [r3, #0]
 8007908:	3b01      	subs	r3, #1
 800790a:	b2da      	uxtb	r2, r3
 800790c:	187b      	adds	r3, r7, r1
 800790e:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007910:	230f      	movs	r3, #15
 8007912:	18fb      	adds	r3, r7, r3
 8007914:	781b      	ldrb	r3, [r3, #0]
 8007916:	b25b      	sxtb	r3, r3
 8007918:	2b00      	cmp	r3, #0
 800791a:	dce5      	bgt.n	80078e8 <prvUnlockQueue+0x1a>
 800791c:	e000      	b.n	8007920 <prvUnlockQueue+0x52>
					break;
 800791e:	46c0      	nop			@ (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	2245      	movs	r2, #69	@ 0x45
 8007924:	21ff      	movs	r1, #255	@ 0xff
 8007926:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8007928:	f000 ff8c 	bl	8008844 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800792c:	f000 ff78 	bl	8008820 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007930:	230e      	movs	r3, #14
 8007932:	18fb      	adds	r3, r7, r3
 8007934:	687a      	ldr	r2, [r7, #4]
 8007936:	2144      	movs	r1, #68	@ 0x44
 8007938:	5c52      	ldrb	r2, [r2, r1]
 800793a:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800793c:	e013      	b.n	8007966 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	691b      	ldr	r3, [r3, #16]
 8007942:	2b00      	cmp	r3, #0
 8007944:	d016      	beq.n	8007974 <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	3310      	adds	r3, #16
 800794a:	0018      	movs	r0, r3
 800794c:	f000 fb90 	bl	8008070 <xTaskRemoveFromEventList>
 8007950:	1e03      	subs	r3, r0, #0
 8007952:	d001      	beq.n	8007958 <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 8007954:	f000 fc50 	bl	80081f8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007958:	210e      	movs	r1, #14
 800795a:	187b      	adds	r3, r7, r1
 800795c:	781b      	ldrb	r3, [r3, #0]
 800795e:	3b01      	subs	r3, #1
 8007960:	b2da      	uxtb	r2, r3
 8007962:	187b      	adds	r3, r7, r1
 8007964:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007966:	230e      	movs	r3, #14
 8007968:	18fb      	adds	r3, r7, r3
 800796a:	781b      	ldrb	r3, [r3, #0]
 800796c:	b25b      	sxtb	r3, r3
 800796e:	2b00      	cmp	r3, #0
 8007970:	dce5      	bgt.n	800793e <prvUnlockQueue+0x70>
 8007972:	e000      	b.n	8007976 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 8007974:	46c0      	nop			@ (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2244      	movs	r2, #68	@ 0x44
 800797a:	21ff      	movs	r1, #255	@ 0xff
 800797c:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 800797e:	f000 ff61 	bl	8008844 <vPortExitCritical>
}
 8007982:	46c0      	nop			@ (mov r8, r8)
 8007984:	46bd      	mov	sp, r7
 8007986:	b004      	add	sp, #16
 8007988:	bd80      	pop	{r7, pc}

0800798a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800798a:	b580      	push	{r7, lr}
 800798c:	b084      	sub	sp, #16
 800798e:	af00      	add	r7, sp, #0
 8007990:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007992:	f000 ff45 	bl	8008820 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800799a:	2b00      	cmp	r3, #0
 800799c:	d102      	bne.n	80079a4 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800799e:	2301      	movs	r3, #1
 80079a0:	60fb      	str	r3, [r7, #12]
 80079a2:	e001      	b.n	80079a8 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80079a4:	2300      	movs	r3, #0
 80079a6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80079a8:	f000 ff4c 	bl	8008844 <vPortExitCritical>

	return xReturn;
 80079ac:	68fb      	ldr	r3, [r7, #12]
}
 80079ae:	0018      	movs	r0, r3
 80079b0:	46bd      	mov	sp, r7
 80079b2:	b004      	add	sp, #16
 80079b4:	bd80      	pop	{r7, pc}

080079b6 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80079b6:	b580      	push	{r7, lr}
 80079b8:	b084      	sub	sp, #16
 80079ba:	af00      	add	r7, sp, #0
 80079bc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80079be:	f000 ff2f 	bl	8008820 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079ca:	429a      	cmp	r2, r3
 80079cc:	d102      	bne.n	80079d4 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80079ce:	2301      	movs	r3, #1
 80079d0:	60fb      	str	r3, [r7, #12]
 80079d2:	e001      	b.n	80079d8 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80079d4:	2300      	movs	r3, #0
 80079d6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80079d8:	f000 ff34 	bl	8008844 <vPortExitCritical>

	return xReturn;
 80079dc:	68fb      	ldr	r3, [r7, #12]
}
 80079de:	0018      	movs	r0, r3
 80079e0:	46bd      	mov	sp, r7
 80079e2:	b004      	add	sp, #16
 80079e4:	bd80      	pop	{r7, pc}

080079e6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80079e6:	b590      	push	{r4, r7, lr}
 80079e8:	b08d      	sub	sp, #52	@ 0x34
 80079ea:	af04      	add	r7, sp, #16
 80079ec:	60f8      	str	r0, [r7, #12]
 80079ee:	60b9      	str	r1, [r7, #8]
 80079f0:	603b      	str	r3, [r7, #0]
 80079f2:	1dbb      	adds	r3, r7, #6
 80079f4:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80079f6:	1dbb      	adds	r3, r7, #6
 80079f8:	881b      	ldrh	r3, [r3, #0]
 80079fa:	009b      	lsls	r3, r3, #2
 80079fc:	0018      	movs	r0, r3
 80079fe:	f000 ffa7 	bl	8008950 <pvPortMalloc>
 8007a02:	0003      	movs	r3, r0
 8007a04:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 8007a06:	697b      	ldr	r3, [r7, #20]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d010      	beq.n	8007a2e <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007a0c:	2054      	movs	r0, #84	@ 0x54
 8007a0e:	f000 ff9f 	bl	8008950 <pvPortMalloc>
 8007a12:	0003      	movs	r3, r0
 8007a14:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 8007a16:	69fb      	ldr	r3, [r7, #28]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d003      	beq.n	8007a24 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007a1c:	69fb      	ldr	r3, [r7, #28]
 8007a1e:	697a      	ldr	r2, [r7, #20]
 8007a20:	631a      	str	r2, [r3, #48]	@ 0x30
 8007a22:	e006      	b.n	8007a32 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007a24:	697b      	ldr	r3, [r7, #20]
 8007a26:	0018      	movs	r0, r3
 8007a28:	f001 f842 	bl	8008ab0 <vPortFree>
 8007a2c:	e001      	b.n	8007a32 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007a2e:	2300      	movs	r3, #0
 8007a30:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007a32:	69fb      	ldr	r3, [r7, #28]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d016      	beq.n	8007a66 <xTaskCreate+0x80>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007a38:	1dbb      	adds	r3, r7, #6
 8007a3a:	881a      	ldrh	r2, [r3, #0]
 8007a3c:	683c      	ldr	r4, [r7, #0]
 8007a3e:	68b9      	ldr	r1, [r7, #8]
 8007a40:	68f8      	ldr	r0, [r7, #12]
 8007a42:	2300      	movs	r3, #0
 8007a44:	9303      	str	r3, [sp, #12]
 8007a46:	69fb      	ldr	r3, [r7, #28]
 8007a48:	9302      	str	r3, [sp, #8]
 8007a4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a4c:	9301      	str	r3, [sp, #4]
 8007a4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a50:	9300      	str	r3, [sp, #0]
 8007a52:	0023      	movs	r3, r4
 8007a54:	f000 f810 	bl	8007a78 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007a58:	69fb      	ldr	r3, [r7, #28]
 8007a5a:	0018      	movs	r0, r3
 8007a5c:	f000 f88e 	bl	8007b7c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007a60:	2301      	movs	r3, #1
 8007a62:	61bb      	str	r3, [r7, #24]
 8007a64:	e002      	b.n	8007a6c <xTaskCreate+0x86>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007a66:	2301      	movs	r3, #1
 8007a68:	425b      	negs	r3, r3
 8007a6a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007a6c:	69bb      	ldr	r3, [r7, #24]
	}
 8007a6e:	0018      	movs	r0, r3
 8007a70:	46bd      	mov	sp, r7
 8007a72:	b009      	add	sp, #36	@ 0x24
 8007a74:	bd90      	pop	{r4, r7, pc}
	...

08007a78 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007a78:	b580      	push	{r7, lr}
 8007a7a:	b086      	sub	sp, #24
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	60f8      	str	r0, [r7, #12]
 8007a80:	60b9      	str	r1, [r7, #8]
 8007a82:	607a      	str	r2, [r7, #4]
 8007a84:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007a86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a88:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	493a      	ldr	r1, [pc, #232]	@ (8007b78 <prvInitialiseNewTask+0x100>)
 8007a8e:	468c      	mov	ip, r1
 8007a90:	4463      	add	r3, ip
 8007a92:	009b      	lsls	r3, r3, #2
 8007a94:	18d3      	adds	r3, r2, r3
 8007a96:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007a98:	693b      	ldr	r3, [r7, #16]
 8007a9a:	2207      	movs	r2, #7
 8007a9c:	4393      	bics	r3, r2
 8007a9e:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007aa0:	693b      	ldr	r3, [r7, #16]
 8007aa2:	2207      	movs	r2, #7
 8007aa4:	4013      	ands	r3, r2
 8007aa6:	d002      	beq.n	8007aae <prvInitialiseNewTask+0x36>
 8007aa8:	b672      	cpsid	i
 8007aaa:	46c0      	nop			@ (mov r8, r8)
 8007aac:	e7fd      	b.n	8007aaa <prvInitialiseNewTask+0x32>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007aae:	68bb      	ldr	r3, [r7, #8]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d020      	beq.n	8007af6 <prvInitialiseNewTask+0x7e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	617b      	str	r3, [r7, #20]
 8007ab8:	e013      	b.n	8007ae2 <prvInitialiseNewTask+0x6a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007aba:	68ba      	ldr	r2, [r7, #8]
 8007abc:	697b      	ldr	r3, [r7, #20]
 8007abe:	18d3      	adds	r3, r2, r3
 8007ac0:	7818      	ldrb	r0, [r3, #0]
 8007ac2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007ac4:	2134      	movs	r1, #52	@ 0x34
 8007ac6:	697b      	ldr	r3, [r7, #20]
 8007ac8:	18d3      	adds	r3, r2, r3
 8007aca:	185b      	adds	r3, r3, r1
 8007acc:	1c02      	adds	r2, r0, #0
 8007ace:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007ad0:	68ba      	ldr	r2, [r7, #8]
 8007ad2:	697b      	ldr	r3, [r7, #20]
 8007ad4:	18d3      	adds	r3, r2, r3
 8007ad6:	781b      	ldrb	r3, [r3, #0]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d006      	beq.n	8007aea <prvInitialiseNewTask+0x72>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007adc:	697b      	ldr	r3, [r7, #20]
 8007ade:	3301      	adds	r3, #1
 8007ae0:	617b      	str	r3, [r7, #20]
 8007ae2:	697b      	ldr	r3, [r7, #20]
 8007ae4:	2b0f      	cmp	r3, #15
 8007ae6:	d9e8      	bls.n	8007aba <prvInitialiseNewTask+0x42>
 8007ae8:	e000      	b.n	8007aec <prvInitialiseNewTask+0x74>
			{
				break;
 8007aea:	46c0      	nop			@ (mov r8, r8)
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007aec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007aee:	2243      	movs	r2, #67	@ 0x43
 8007af0:	2100      	movs	r1, #0
 8007af2:	5499      	strb	r1, [r3, r2]
 8007af4:	e003      	b.n	8007afe <prvInitialiseNewTask+0x86>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007af6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007af8:	2234      	movs	r2, #52	@ 0x34
 8007afa:	2100      	movs	r1, #0
 8007afc:	5499      	strb	r1, [r3, r2]
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007afe:	6a3b      	ldr	r3, [r7, #32]
 8007b00:	2b06      	cmp	r3, #6
 8007b02:	d901      	bls.n	8007b08 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007b04:	2306      	movs	r3, #6
 8007b06:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007b08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b0a:	6a3a      	ldr	r2, [r7, #32]
 8007b0c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007b0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b10:	6a3a      	ldr	r2, [r7, #32]
 8007b12:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007b14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b16:	2200      	movs	r2, #0
 8007b18:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007b1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b1c:	3304      	adds	r3, #4
 8007b1e:	0018      	movs	r0, r3
 8007b20:	f7ff fa54 	bl	8006fcc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007b24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b26:	3318      	adds	r3, #24
 8007b28:	0018      	movs	r0, r3
 8007b2a:	f7ff fa4f 	bl	8006fcc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007b2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b30:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007b32:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b34:	6a3b      	ldr	r3, [r7, #32]
 8007b36:	2207      	movs	r2, #7
 8007b38:	1ad2      	subs	r2, r2, r3
 8007b3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b3c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007b3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b40:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007b42:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007b44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b46:	2200      	movs	r2, #0
 8007b48:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007b4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b4c:	2250      	movs	r2, #80	@ 0x50
 8007b4e:	2100      	movs	r1, #0
 8007b50:	5499      	strb	r1, [r3, r2]
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007b52:	683a      	ldr	r2, [r7, #0]
 8007b54:	68f9      	ldr	r1, [r7, #12]
 8007b56:	693b      	ldr	r3, [r7, #16]
 8007b58:	0018      	movs	r0, r3
 8007b5a:	f000 fdc3 	bl	80086e4 <pxPortInitialiseStack>
 8007b5e:	0002      	movs	r2, r0
 8007b60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b62:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007b64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d002      	beq.n	8007b70 <prvInitialiseNewTask+0xf8>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b6c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007b6e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007b70:	46c0      	nop			@ (mov r8, r8)
 8007b72:	46bd      	mov	sp, r7
 8007b74:	b006      	add	sp, #24
 8007b76:	bd80      	pop	{r7, pc}
 8007b78:	3fffffff 	.word	0x3fffffff

08007b7c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007b7c:	b580      	push	{r7, lr}
 8007b7e:	b082      	sub	sp, #8
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007b84:	f000 fe4c 	bl	8008820 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007b88:	4b28      	ldr	r3, [pc, #160]	@ (8007c2c <prvAddNewTaskToReadyList+0xb0>)
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	1c5a      	adds	r2, r3, #1
 8007b8e:	4b27      	ldr	r3, [pc, #156]	@ (8007c2c <prvAddNewTaskToReadyList+0xb0>)
 8007b90:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8007b92:	4b27      	ldr	r3, [pc, #156]	@ (8007c30 <prvAddNewTaskToReadyList+0xb4>)
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d109      	bne.n	8007bae <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007b9a:	4b25      	ldr	r3, [pc, #148]	@ (8007c30 <prvAddNewTaskToReadyList+0xb4>)
 8007b9c:	687a      	ldr	r2, [r7, #4]
 8007b9e:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007ba0:	4b22      	ldr	r3, [pc, #136]	@ (8007c2c <prvAddNewTaskToReadyList+0xb0>)
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	2b01      	cmp	r3, #1
 8007ba6:	d110      	bne.n	8007bca <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007ba8:	f000 fb40 	bl	800822c <prvInitialiseTaskLists>
 8007bac:	e00d      	b.n	8007bca <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007bae:	4b21      	ldr	r3, [pc, #132]	@ (8007c34 <prvAddNewTaskToReadyList+0xb8>)
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d109      	bne.n	8007bca <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007bb6:	4b1e      	ldr	r3, [pc, #120]	@ (8007c30 <prvAddNewTaskToReadyList+0xb4>)
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bc0:	429a      	cmp	r2, r3
 8007bc2:	d802      	bhi.n	8007bca <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007bc4:	4b1a      	ldr	r3, [pc, #104]	@ (8007c30 <prvAddNewTaskToReadyList+0xb4>)
 8007bc6:	687a      	ldr	r2, [r7, #4]
 8007bc8:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007bca:	4b1b      	ldr	r3, [pc, #108]	@ (8007c38 <prvAddNewTaskToReadyList+0xbc>)
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	1c5a      	adds	r2, r3, #1
 8007bd0:	4b19      	ldr	r3, [pc, #100]	@ (8007c38 <prvAddNewTaskToReadyList+0xbc>)
 8007bd2:	601a      	str	r2, [r3, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bd8:	4b18      	ldr	r3, [pc, #96]	@ (8007c3c <prvAddNewTaskToReadyList+0xc0>)
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	429a      	cmp	r2, r3
 8007bde:	d903      	bls.n	8007be8 <prvAddNewTaskToReadyList+0x6c>
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007be4:	4b15      	ldr	r3, [pc, #84]	@ (8007c3c <prvAddNewTaskToReadyList+0xc0>)
 8007be6:	601a      	str	r2, [r3, #0]
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bec:	0013      	movs	r3, r2
 8007bee:	009b      	lsls	r3, r3, #2
 8007bf0:	189b      	adds	r3, r3, r2
 8007bf2:	009b      	lsls	r3, r3, #2
 8007bf4:	4a12      	ldr	r2, [pc, #72]	@ (8007c40 <prvAddNewTaskToReadyList+0xc4>)
 8007bf6:	189a      	adds	r2, r3, r2
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	3304      	adds	r3, #4
 8007bfc:	0019      	movs	r1, r3
 8007bfe:	0010      	movs	r0, r2
 8007c00:	f7ff f9ef 	bl	8006fe2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007c04:	f000 fe1e 	bl	8008844 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007c08:	4b0a      	ldr	r3, [pc, #40]	@ (8007c34 <prvAddNewTaskToReadyList+0xb8>)
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d008      	beq.n	8007c22 <prvAddNewTaskToReadyList+0xa6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007c10:	4b07      	ldr	r3, [pc, #28]	@ (8007c30 <prvAddNewTaskToReadyList+0xb4>)
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c1a:	429a      	cmp	r2, r3
 8007c1c:	d201      	bcs.n	8007c22 <prvAddNewTaskToReadyList+0xa6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007c1e:	f000 fdef 	bl	8008800 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007c22:	46c0      	nop			@ (mov r8, r8)
 8007c24:	46bd      	mov	sp, r7
 8007c26:	b002      	add	sp, #8
 8007c28:	bd80      	pop	{r7, pc}
 8007c2a:	46c0      	nop			@ (mov r8, r8)
 8007c2c:	20000360 	.word	0x20000360
 8007c30:	20000260 	.word	0x20000260
 8007c34:	2000036c 	.word	0x2000036c
 8007c38:	2000037c 	.word	0x2000037c
 8007c3c:	20000368 	.word	0x20000368
 8007c40:	20000264 	.word	0x20000264

08007c44 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007c44:	b580      	push	{r7, lr}
 8007c46:	b084      	sub	sp, #16
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d011      	beq.n	8007c7a <vTaskDelay+0x36>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007c56:	4b0d      	ldr	r3, [pc, #52]	@ (8007c8c <vTaskDelay+0x48>)
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d002      	beq.n	8007c64 <vTaskDelay+0x20>
 8007c5e:	b672      	cpsid	i
 8007c60:	46c0      	nop			@ (mov r8, r8)
 8007c62:	e7fd      	b.n	8007c60 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8007c64:	f000 f84a 	bl	8007cfc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2100      	movs	r1, #0
 8007c6c:	0018      	movs	r0, r3
 8007c6e:	f000 fce5 	bl	800863c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007c72:	f000 f84f 	bl	8007d14 <xTaskResumeAll>
 8007c76:	0003      	movs	r3, r0
 8007c78:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d101      	bne.n	8007c84 <vTaskDelay+0x40>
		{
			portYIELD_WITHIN_API();
 8007c80:	f000 fdbe 	bl	8008800 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007c84:	46c0      	nop			@ (mov r8, r8)
 8007c86:	46bd      	mov	sp, r7
 8007c88:	b004      	add	sp, #16
 8007c8a:	bd80      	pop	{r7, pc}
 8007c8c:	20000388 	.word	0x20000388

08007c90 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007c90:	b580      	push	{r7, lr}
 8007c92:	b084      	sub	sp, #16
 8007c94:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8007c96:	4913      	ldr	r1, [pc, #76]	@ (8007ce4 <vTaskStartScheduler+0x54>)
 8007c98:	4813      	ldr	r0, [pc, #76]	@ (8007ce8 <vTaskStartScheduler+0x58>)
 8007c9a:	4b14      	ldr	r3, [pc, #80]	@ (8007cec <vTaskStartScheduler+0x5c>)
 8007c9c:	9301      	str	r3, [sp, #4]
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	9300      	str	r3, [sp, #0]
 8007ca2:	2300      	movs	r3, #0
 8007ca4:	2280      	movs	r2, #128	@ 0x80
 8007ca6:	f7ff fe9e 	bl	80079e6 <xTaskCreate>
 8007caa:	0003      	movs	r3, r0
 8007cac:	607b      	str	r3, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	2b01      	cmp	r3, #1
 8007cb2:	d10d      	bne.n	8007cd0 <vTaskStartScheduler+0x40>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8007cb4:	b672      	cpsid	i
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007cb6:	4b0e      	ldr	r3, [pc, #56]	@ (8007cf0 <vTaskStartScheduler+0x60>)
 8007cb8:	2201      	movs	r2, #1
 8007cba:	4252      	negs	r2, r2
 8007cbc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007cbe:	4b0d      	ldr	r3, [pc, #52]	@ (8007cf4 <vTaskStartScheduler+0x64>)
 8007cc0:	2201      	movs	r2, #1
 8007cc2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007cc4:	4b0c      	ldr	r3, [pc, #48]	@ (8007cf8 <vTaskStartScheduler+0x68>)
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007cca:	f000 fd75 	bl	80087b8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007cce:	e005      	b.n	8007cdc <vTaskStartScheduler+0x4c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	3301      	adds	r3, #1
 8007cd4:	d102      	bne.n	8007cdc <vTaskStartScheduler+0x4c>
 8007cd6:	b672      	cpsid	i
 8007cd8:	46c0      	nop			@ (mov r8, r8)
 8007cda:	e7fd      	b.n	8007cd8 <vTaskStartScheduler+0x48>
}
 8007cdc:	46c0      	nop			@ (mov r8, r8)
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	b002      	add	sp, #8
 8007ce2:	bd80      	pop	{r7, pc}
 8007ce4:	08008d9c 	.word	0x08008d9c
 8007ce8:	0800820d 	.word	0x0800820d
 8007cec:	20000384 	.word	0x20000384
 8007cf0:	20000380 	.word	0x20000380
 8007cf4:	2000036c 	.word	0x2000036c
 8007cf8:	20000364 	.word	0x20000364

08007cfc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007cfc:	b580      	push	{r7, lr}
 8007cfe:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007d00:	4b03      	ldr	r3, [pc, #12]	@ (8007d10 <vTaskSuspendAll+0x14>)
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	1c5a      	adds	r2, r3, #1
 8007d06:	4b02      	ldr	r3, [pc, #8]	@ (8007d10 <vTaskSuspendAll+0x14>)
 8007d08:	601a      	str	r2, [r3, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007d0a:	46c0      	nop			@ (mov r8, r8)
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	bd80      	pop	{r7, pc}
 8007d10:	20000388 	.word	0x20000388

08007d14 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b084      	sub	sp, #16
 8007d18:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007d1a:	2300      	movs	r3, #0
 8007d1c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007d1e:	2300      	movs	r3, #0
 8007d20:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007d22:	4b3a      	ldr	r3, [pc, #232]	@ (8007e0c <xTaskResumeAll+0xf8>)
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d102      	bne.n	8007d30 <xTaskResumeAll+0x1c>
 8007d2a:	b672      	cpsid	i
 8007d2c:	46c0      	nop			@ (mov r8, r8)
 8007d2e:	e7fd      	b.n	8007d2c <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007d30:	f000 fd76 	bl	8008820 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007d34:	4b35      	ldr	r3, [pc, #212]	@ (8007e0c <xTaskResumeAll+0xf8>)
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	1e5a      	subs	r2, r3, #1
 8007d3a:	4b34      	ldr	r3, [pc, #208]	@ (8007e0c <xTaskResumeAll+0xf8>)
 8007d3c:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007d3e:	4b33      	ldr	r3, [pc, #204]	@ (8007e0c <xTaskResumeAll+0xf8>)
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d15b      	bne.n	8007dfe <xTaskResumeAll+0xea>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007d46:	4b32      	ldr	r3, [pc, #200]	@ (8007e10 <xTaskResumeAll+0xfc>)
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d057      	beq.n	8007dfe <xTaskResumeAll+0xea>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007d4e:	e02f      	b.n	8007db0 <xTaskResumeAll+0x9c>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d50:	4b30      	ldr	r3, [pc, #192]	@ (8007e14 <xTaskResumeAll+0x100>)
 8007d52:	68db      	ldr	r3, [r3, #12]
 8007d54:	68db      	ldr	r3, [r3, #12]
 8007d56:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	3318      	adds	r3, #24
 8007d5c:	0018      	movs	r0, r3
 8007d5e:	f7ff f998 	bl	8007092 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	3304      	adds	r3, #4
 8007d66:	0018      	movs	r0, r3
 8007d68:	f7ff f993 	bl	8007092 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d70:	4b29      	ldr	r3, [pc, #164]	@ (8007e18 <xTaskResumeAll+0x104>)
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	429a      	cmp	r2, r3
 8007d76:	d903      	bls.n	8007d80 <xTaskResumeAll+0x6c>
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d7c:	4b26      	ldr	r3, [pc, #152]	@ (8007e18 <xTaskResumeAll+0x104>)
 8007d7e:	601a      	str	r2, [r3, #0]
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d84:	0013      	movs	r3, r2
 8007d86:	009b      	lsls	r3, r3, #2
 8007d88:	189b      	adds	r3, r3, r2
 8007d8a:	009b      	lsls	r3, r3, #2
 8007d8c:	4a23      	ldr	r2, [pc, #140]	@ (8007e1c <xTaskResumeAll+0x108>)
 8007d8e:	189a      	adds	r2, r3, r2
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	3304      	adds	r3, #4
 8007d94:	0019      	movs	r1, r3
 8007d96:	0010      	movs	r0, r2
 8007d98:	f7ff f923 	bl	8006fe2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007da0:	4b1f      	ldr	r3, [pc, #124]	@ (8007e20 <xTaskResumeAll+0x10c>)
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007da6:	429a      	cmp	r2, r3
 8007da8:	d302      	bcc.n	8007db0 <xTaskResumeAll+0x9c>
					{
						xYieldPending = pdTRUE;
 8007daa:	4b1e      	ldr	r3, [pc, #120]	@ (8007e24 <xTaskResumeAll+0x110>)
 8007dac:	2201      	movs	r2, #1
 8007dae:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007db0:	4b18      	ldr	r3, [pc, #96]	@ (8007e14 <xTaskResumeAll+0x100>)
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d1cb      	bne.n	8007d50 <xTaskResumeAll+0x3c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d001      	beq.n	8007dc2 <xTaskResumeAll+0xae>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007dbe:	f000 fab9 	bl	8008334 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007dc2:	4b19      	ldr	r3, [pc, #100]	@ (8007e28 <xTaskResumeAll+0x114>)
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d00f      	beq.n	8007dee <xTaskResumeAll+0xda>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007dce:	f000 f82d 	bl	8007e2c <xTaskIncrementTick>
 8007dd2:	1e03      	subs	r3, r0, #0
 8007dd4:	d002      	beq.n	8007ddc <xTaskResumeAll+0xc8>
							{
								xYieldPending = pdTRUE;
 8007dd6:	4b13      	ldr	r3, [pc, #76]	@ (8007e24 <xTaskResumeAll+0x110>)
 8007dd8:	2201      	movs	r2, #1
 8007dda:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	3b01      	subs	r3, #1
 8007de0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d1f2      	bne.n	8007dce <xTaskResumeAll+0xba>

						xPendedTicks = 0;
 8007de8:	4b0f      	ldr	r3, [pc, #60]	@ (8007e28 <xTaskResumeAll+0x114>)
 8007dea:	2200      	movs	r2, #0
 8007dec:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007dee:	4b0d      	ldr	r3, [pc, #52]	@ (8007e24 <xTaskResumeAll+0x110>)
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d003      	beq.n	8007dfe <xTaskResumeAll+0xea>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007df6:	2301      	movs	r3, #1
 8007df8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007dfa:	f000 fd01 	bl	8008800 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007dfe:	f000 fd21 	bl	8008844 <vPortExitCritical>

	return xAlreadyYielded;
 8007e02:	68bb      	ldr	r3, [r7, #8]
}
 8007e04:	0018      	movs	r0, r3
 8007e06:	46bd      	mov	sp, r7
 8007e08:	b004      	add	sp, #16
 8007e0a:	bd80      	pop	{r7, pc}
 8007e0c:	20000388 	.word	0x20000388
 8007e10:	20000360 	.word	0x20000360
 8007e14:	20000320 	.word	0x20000320
 8007e18:	20000368 	.word	0x20000368
 8007e1c:	20000264 	.word	0x20000264
 8007e20:	20000260 	.word	0x20000260
 8007e24:	20000374 	.word	0x20000374
 8007e28:	20000370 	.word	0x20000370

08007e2c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007e2c:	b580      	push	{r7, lr}
 8007e2e:	b086      	sub	sp, #24
 8007e30:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007e32:	2300      	movs	r3, #0
 8007e34:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007e36:	4b4a      	ldr	r3, [pc, #296]	@ (8007f60 <xTaskIncrementTick+0x134>)
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d000      	beq.n	8007e40 <xTaskIncrementTick+0x14>
 8007e3e:	e085      	b.n	8007f4c <xTaskIncrementTick+0x120>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007e40:	4b48      	ldr	r3, [pc, #288]	@ (8007f64 <xTaskIncrementTick+0x138>)
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	3301      	adds	r3, #1
 8007e46:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007e48:	4b46      	ldr	r3, [pc, #280]	@ (8007f64 <xTaskIncrementTick+0x138>)
 8007e4a:	693a      	ldr	r2, [r7, #16]
 8007e4c:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007e4e:	693b      	ldr	r3, [r7, #16]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d118      	bne.n	8007e86 <xTaskIncrementTick+0x5a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007e54:	4b44      	ldr	r3, [pc, #272]	@ (8007f68 <xTaskIncrementTick+0x13c>)
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d002      	beq.n	8007e64 <xTaskIncrementTick+0x38>
 8007e5e:	b672      	cpsid	i
 8007e60:	46c0      	nop			@ (mov r8, r8)
 8007e62:	e7fd      	b.n	8007e60 <xTaskIncrementTick+0x34>
 8007e64:	4b40      	ldr	r3, [pc, #256]	@ (8007f68 <xTaskIncrementTick+0x13c>)
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	60fb      	str	r3, [r7, #12]
 8007e6a:	4b40      	ldr	r3, [pc, #256]	@ (8007f6c <xTaskIncrementTick+0x140>)
 8007e6c:	681a      	ldr	r2, [r3, #0]
 8007e6e:	4b3e      	ldr	r3, [pc, #248]	@ (8007f68 <xTaskIncrementTick+0x13c>)
 8007e70:	601a      	str	r2, [r3, #0]
 8007e72:	4b3e      	ldr	r3, [pc, #248]	@ (8007f6c <xTaskIncrementTick+0x140>)
 8007e74:	68fa      	ldr	r2, [r7, #12]
 8007e76:	601a      	str	r2, [r3, #0]
 8007e78:	4b3d      	ldr	r3, [pc, #244]	@ (8007f70 <xTaskIncrementTick+0x144>)
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	1c5a      	adds	r2, r3, #1
 8007e7e:	4b3c      	ldr	r3, [pc, #240]	@ (8007f70 <xTaskIncrementTick+0x144>)
 8007e80:	601a      	str	r2, [r3, #0]
 8007e82:	f000 fa57 	bl	8008334 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007e86:	4b3b      	ldr	r3, [pc, #236]	@ (8007f74 <xTaskIncrementTick+0x148>)
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	693a      	ldr	r2, [r7, #16]
 8007e8c:	429a      	cmp	r2, r3
 8007e8e:	d349      	bcc.n	8007f24 <xTaskIncrementTick+0xf8>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007e90:	4b35      	ldr	r3, [pc, #212]	@ (8007f68 <xTaskIncrementTick+0x13c>)
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d104      	bne.n	8007ea4 <xTaskIncrementTick+0x78>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e9a:	4b36      	ldr	r3, [pc, #216]	@ (8007f74 <xTaskIncrementTick+0x148>)
 8007e9c:	2201      	movs	r2, #1
 8007e9e:	4252      	negs	r2, r2
 8007ea0:	601a      	str	r2, [r3, #0]
					break;
 8007ea2:	e03f      	b.n	8007f24 <xTaskIncrementTick+0xf8>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ea4:	4b30      	ldr	r3, [pc, #192]	@ (8007f68 <xTaskIncrementTick+0x13c>)
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	68db      	ldr	r3, [r3, #12]
 8007eaa:	68db      	ldr	r3, [r3, #12]
 8007eac:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007eae:	68bb      	ldr	r3, [r7, #8]
 8007eb0:	685b      	ldr	r3, [r3, #4]
 8007eb2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007eb4:	693a      	ldr	r2, [r7, #16]
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	429a      	cmp	r2, r3
 8007eba:	d203      	bcs.n	8007ec4 <xTaskIncrementTick+0x98>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007ebc:	4b2d      	ldr	r3, [pc, #180]	@ (8007f74 <xTaskIncrementTick+0x148>)
 8007ebe:	687a      	ldr	r2, [r7, #4]
 8007ec0:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007ec2:	e02f      	b.n	8007f24 <xTaskIncrementTick+0xf8>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007ec4:	68bb      	ldr	r3, [r7, #8]
 8007ec6:	3304      	adds	r3, #4
 8007ec8:	0018      	movs	r0, r3
 8007eca:	f7ff f8e2 	bl	8007092 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007ece:	68bb      	ldr	r3, [r7, #8]
 8007ed0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d004      	beq.n	8007ee0 <xTaskIncrementTick+0xb4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007ed6:	68bb      	ldr	r3, [r7, #8]
 8007ed8:	3318      	adds	r3, #24
 8007eda:	0018      	movs	r0, r3
 8007edc:	f7ff f8d9 	bl	8007092 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007ee0:	68bb      	ldr	r3, [r7, #8]
 8007ee2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ee4:	4b24      	ldr	r3, [pc, #144]	@ (8007f78 <xTaskIncrementTick+0x14c>)
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	429a      	cmp	r2, r3
 8007eea:	d903      	bls.n	8007ef4 <xTaskIncrementTick+0xc8>
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ef0:	4b21      	ldr	r3, [pc, #132]	@ (8007f78 <xTaskIncrementTick+0x14c>)
 8007ef2:	601a      	str	r2, [r3, #0]
 8007ef4:	68bb      	ldr	r3, [r7, #8]
 8007ef6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ef8:	0013      	movs	r3, r2
 8007efa:	009b      	lsls	r3, r3, #2
 8007efc:	189b      	adds	r3, r3, r2
 8007efe:	009b      	lsls	r3, r3, #2
 8007f00:	4a1e      	ldr	r2, [pc, #120]	@ (8007f7c <xTaskIncrementTick+0x150>)
 8007f02:	189a      	adds	r2, r3, r2
 8007f04:	68bb      	ldr	r3, [r7, #8]
 8007f06:	3304      	adds	r3, #4
 8007f08:	0019      	movs	r1, r3
 8007f0a:	0010      	movs	r0, r2
 8007f0c:	f7ff f869 	bl	8006fe2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007f10:	68bb      	ldr	r3, [r7, #8]
 8007f12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f14:	4b1a      	ldr	r3, [pc, #104]	@ (8007f80 <xTaskIncrementTick+0x154>)
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f1a:	429a      	cmp	r2, r3
 8007f1c:	d3b8      	bcc.n	8007e90 <xTaskIncrementTick+0x64>
						{
							xSwitchRequired = pdTRUE;
 8007f1e:	2301      	movs	r3, #1
 8007f20:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007f22:	e7b5      	b.n	8007e90 <xTaskIncrementTick+0x64>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007f24:	4b16      	ldr	r3, [pc, #88]	@ (8007f80 <xTaskIncrementTick+0x154>)
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f2a:	4914      	ldr	r1, [pc, #80]	@ (8007f7c <xTaskIncrementTick+0x150>)
 8007f2c:	0013      	movs	r3, r2
 8007f2e:	009b      	lsls	r3, r3, #2
 8007f30:	189b      	adds	r3, r3, r2
 8007f32:	009b      	lsls	r3, r3, #2
 8007f34:	585b      	ldr	r3, [r3, r1]
 8007f36:	2b01      	cmp	r3, #1
 8007f38:	d901      	bls.n	8007f3e <xTaskIncrementTick+0x112>
			{
				xSwitchRequired = pdTRUE;
 8007f3a:	2301      	movs	r3, #1
 8007f3c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007f3e:	4b11      	ldr	r3, [pc, #68]	@ (8007f84 <xTaskIncrementTick+0x158>)
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d007      	beq.n	8007f56 <xTaskIncrementTick+0x12a>
			{
				xSwitchRequired = pdTRUE;
 8007f46:	2301      	movs	r3, #1
 8007f48:	617b      	str	r3, [r7, #20]
 8007f4a:	e004      	b.n	8007f56 <xTaskIncrementTick+0x12a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007f4c:	4b0e      	ldr	r3, [pc, #56]	@ (8007f88 <xTaskIncrementTick+0x15c>)
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	1c5a      	adds	r2, r3, #1
 8007f52:	4b0d      	ldr	r3, [pc, #52]	@ (8007f88 <xTaskIncrementTick+0x15c>)
 8007f54:	601a      	str	r2, [r3, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007f56:	697b      	ldr	r3, [r7, #20]
}
 8007f58:	0018      	movs	r0, r3
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	b006      	add	sp, #24
 8007f5e:	bd80      	pop	{r7, pc}
 8007f60:	20000388 	.word	0x20000388
 8007f64:	20000364 	.word	0x20000364
 8007f68:	20000318 	.word	0x20000318
 8007f6c:	2000031c 	.word	0x2000031c
 8007f70:	20000378 	.word	0x20000378
 8007f74:	20000380 	.word	0x20000380
 8007f78:	20000368 	.word	0x20000368
 8007f7c:	20000264 	.word	0x20000264
 8007f80:	20000260 	.word	0x20000260
 8007f84:	20000374 	.word	0x20000374
 8007f88:	20000370 	.word	0x20000370

08007f8c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007f8c:	b580      	push	{r7, lr}
 8007f8e:	b082      	sub	sp, #8
 8007f90:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007f92:	4b22      	ldr	r3, [pc, #136]	@ (800801c <vTaskSwitchContext+0x90>)
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d003      	beq.n	8007fa2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007f9a:	4b21      	ldr	r3, [pc, #132]	@ (8008020 <vTaskSwitchContext+0x94>)
 8007f9c:	2201      	movs	r2, #1
 8007f9e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007fa0:	e038      	b.n	8008014 <vTaskSwitchContext+0x88>
		xYieldPending = pdFALSE;
 8007fa2:	4b1f      	ldr	r3, [pc, #124]	@ (8008020 <vTaskSwitchContext+0x94>)
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007fa8:	4b1e      	ldr	r3, [pc, #120]	@ (8008024 <vTaskSwitchContext+0x98>)
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	607b      	str	r3, [r7, #4]
 8007fae:	e008      	b.n	8007fc2 <vTaskSwitchContext+0x36>
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d102      	bne.n	8007fbc <vTaskSwitchContext+0x30>
 8007fb6:	b672      	cpsid	i
 8007fb8:	46c0      	nop			@ (mov r8, r8)
 8007fba:	e7fd      	b.n	8007fb8 <vTaskSwitchContext+0x2c>
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	3b01      	subs	r3, #1
 8007fc0:	607b      	str	r3, [r7, #4]
 8007fc2:	4919      	ldr	r1, [pc, #100]	@ (8008028 <vTaskSwitchContext+0x9c>)
 8007fc4:	687a      	ldr	r2, [r7, #4]
 8007fc6:	0013      	movs	r3, r2
 8007fc8:	009b      	lsls	r3, r3, #2
 8007fca:	189b      	adds	r3, r3, r2
 8007fcc:	009b      	lsls	r3, r3, #2
 8007fce:	585b      	ldr	r3, [r3, r1]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d0ed      	beq.n	8007fb0 <vTaskSwitchContext+0x24>
 8007fd4:	687a      	ldr	r2, [r7, #4]
 8007fd6:	0013      	movs	r3, r2
 8007fd8:	009b      	lsls	r3, r3, #2
 8007fda:	189b      	adds	r3, r3, r2
 8007fdc:	009b      	lsls	r3, r3, #2
 8007fde:	4a12      	ldr	r2, [pc, #72]	@ (8008028 <vTaskSwitchContext+0x9c>)
 8007fe0:	189b      	adds	r3, r3, r2
 8007fe2:	603b      	str	r3, [r7, #0]
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	685b      	ldr	r3, [r3, #4]
 8007fe8:	685a      	ldr	r2, [r3, #4]
 8007fea:	683b      	ldr	r3, [r7, #0]
 8007fec:	605a      	str	r2, [r3, #4]
 8007fee:	683b      	ldr	r3, [r7, #0]
 8007ff0:	685a      	ldr	r2, [r3, #4]
 8007ff2:	683b      	ldr	r3, [r7, #0]
 8007ff4:	3308      	adds	r3, #8
 8007ff6:	429a      	cmp	r2, r3
 8007ff8:	d104      	bne.n	8008004 <vTaskSwitchContext+0x78>
 8007ffa:	683b      	ldr	r3, [r7, #0]
 8007ffc:	685b      	ldr	r3, [r3, #4]
 8007ffe:	685a      	ldr	r2, [r3, #4]
 8008000:	683b      	ldr	r3, [r7, #0]
 8008002:	605a      	str	r2, [r3, #4]
 8008004:	683b      	ldr	r3, [r7, #0]
 8008006:	685b      	ldr	r3, [r3, #4]
 8008008:	68da      	ldr	r2, [r3, #12]
 800800a:	4b08      	ldr	r3, [pc, #32]	@ (800802c <vTaskSwitchContext+0xa0>)
 800800c:	601a      	str	r2, [r3, #0]
 800800e:	4b05      	ldr	r3, [pc, #20]	@ (8008024 <vTaskSwitchContext+0x98>)
 8008010:	687a      	ldr	r2, [r7, #4]
 8008012:	601a      	str	r2, [r3, #0]
}
 8008014:	46c0      	nop			@ (mov r8, r8)
 8008016:	46bd      	mov	sp, r7
 8008018:	b002      	add	sp, #8
 800801a:	bd80      	pop	{r7, pc}
 800801c:	20000388 	.word	0x20000388
 8008020:	20000374 	.word	0x20000374
 8008024:	20000368 	.word	0x20000368
 8008028:	20000264 	.word	0x20000264
 800802c:	20000260 	.word	0x20000260

08008030 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008030:	b580      	push	{r7, lr}
 8008032:	b082      	sub	sp, #8
 8008034:	af00      	add	r7, sp, #0
 8008036:	6078      	str	r0, [r7, #4]
 8008038:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	2b00      	cmp	r3, #0
 800803e:	d102      	bne.n	8008046 <vTaskPlaceOnEventList+0x16>
 8008040:	b672      	cpsid	i
 8008042:	46c0      	nop			@ (mov r8, r8)
 8008044:	e7fd      	b.n	8008042 <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008046:	4b09      	ldr	r3, [pc, #36]	@ (800806c <vTaskPlaceOnEventList+0x3c>)
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	3318      	adds	r3, #24
 800804c:	001a      	movs	r2, r3
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	0011      	movs	r1, r2
 8008052:	0018      	movs	r0, r3
 8008054:	f7fe ffe7 	bl	8007026 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008058:	683b      	ldr	r3, [r7, #0]
 800805a:	2101      	movs	r1, #1
 800805c:	0018      	movs	r0, r3
 800805e:	f000 faed 	bl	800863c <prvAddCurrentTaskToDelayedList>
}
 8008062:	46c0      	nop			@ (mov r8, r8)
 8008064:	46bd      	mov	sp, r7
 8008066:	b002      	add	sp, #8
 8008068:	bd80      	pop	{r7, pc}
 800806a:	46c0      	nop			@ (mov r8, r8)
 800806c:	20000260 	.word	0x20000260

08008070 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008070:	b580      	push	{r7, lr}
 8008072:	b084      	sub	sp, #16
 8008074:	af00      	add	r7, sp, #0
 8008076:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	68db      	ldr	r3, [r3, #12]
 800807c:	68db      	ldr	r3, [r3, #12]
 800807e:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 8008080:	68bb      	ldr	r3, [r7, #8]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d102      	bne.n	800808c <xTaskRemoveFromEventList+0x1c>
 8008086:	b672      	cpsid	i
 8008088:	46c0      	nop			@ (mov r8, r8)
 800808a:	e7fd      	b.n	8008088 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800808c:	68bb      	ldr	r3, [r7, #8]
 800808e:	3318      	adds	r3, #24
 8008090:	0018      	movs	r0, r3
 8008092:	f7fe fffe 	bl	8007092 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008096:	4b1f      	ldr	r3, [pc, #124]	@ (8008114 <xTaskRemoveFromEventList+0xa4>)
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	2b00      	cmp	r3, #0
 800809c:	d11d      	bne.n	80080da <xTaskRemoveFromEventList+0x6a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800809e:	68bb      	ldr	r3, [r7, #8]
 80080a0:	3304      	adds	r3, #4
 80080a2:	0018      	movs	r0, r3
 80080a4:	f7fe fff5 	bl	8007092 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80080a8:	68bb      	ldr	r3, [r7, #8]
 80080aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080ac:	4b1a      	ldr	r3, [pc, #104]	@ (8008118 <xTaskRemoveFromEventList+0xa8>)
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	429a      	cmp	r2, r3
 80080b2:	d903      	bls.n	80080bc <xTaskRemoveFromEventList+0x4c>
 80080b4:	68bb      	ldr	r3, [r7, #8]
 80080b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080b8:	4b17      	ldr	r3, [pc, #92]	@ (8008118 <xTaskRemoveFromEventList+0xa8>)
 80080ba:	601a      	str	r2, [r3, #0]
 80080bc:	68bb      	ldr	r3, [r7, #8]
 80080be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080c0:	0013      	movs	r3, r2
 80080c2:	009b      	lsls	r3, r3, #2
 80080c4:	189b      	adds	r3, r3, r2
 80080c6:	009b      	lsls	r3, r3, #2
 80080c8:	4a14      	ldr	r2, [pc, #80]	@ (800811c <xTaskRemoveFromEventList+0xac>)
 80080ca:	189a      	adds	r2, r3, r2
 80080cc:	68bb      	ldr	r3, [r7, #8]
 80080ce:	3304      	adds	r3, #4
 80080d0:	0019      	movs	r1, r3
 80080d2:	0010      	movs	r0, r2
 80080d4:	f7fe ff85 	bl	8006fe2 <vListInsertEnd>
 80080d8:	e007      	b.n	80080ea <xTaskRemoveFromEventList+0x7a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80080da:	68bb      	ldr	r3, [r7, #8]
 80080dc:	3318      	adds	r3, #24
 80080de:	001a      	movs	r2, r3
 80080e0:	4b0f      	ldr	r3, [pc, #60]	@ (8008120 <xTaskRemoveFromEventList+0xb0>)
 80080e2:	0011      	movs	r1, r2
 80080e4:	0018      	movs	r0, r3
 80080e6:	f7fe ff7c 	bl	8006fe2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80080ea:	68bb      	ldr	r3, [r7, #8]
 80080ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080ee:	4b0d      	ldr	r3, [pc, #52]	@ (8008124 <xTaskRemoveFromEventList+0xb4>)
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080f4:	429a      	cmp	r2, r3
 80080f6:	d905      	bls.n	8008104 <xTaskRemoveFromEventList+0x94>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80080f8:	2301      	movs	r3, #1
 80080fa:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80080fc:	4b0a      	ldr	r3, [pc, #40]	@ (8008128 <xTaskRemoveFromEventList+0xb8>)
 80080fe:	2201      	movs	r2, #1
 8008100:	601a      	str	r2, [r3, #0]
 8008102:	e001      	b.n	8008108 <xTaskRemoveFromEventList+0x98>
	}
	else
	{
		xReturn = pdFALSE;
 8008104:	2300      	movs	r3, #0
 8008106:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 8008108:	68fb      	ldr	r3, [r7, #12]
}
 800810a:	0018      	movs	r0, r3
 800810c:	46bd      	mov	sp, r7
 800810e:	b004      	add	sp, #16
 8008110:	bd80      	pop	{r7, pc}
 8008112:	46c0      	nop			@ (mov r8, r8)
 8008114:	20000388 	.word	0x20000388
 8008118:	20000368 	.word	0x20000368
 800811c:	20000264 	.word	0x20000264
 8008120:	20000320 	.word	0x20000320
 8008124:	20000260 	.word	0x20000260
 8008128:	20000374 	.word	0x20000374

0800812c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800812c:	b580      	push	{r7, lr}
 800812e:	b082      	sub	sp, #8
 8008130:	af00      	add	r7, sp, #0
 8008132:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008134:	4b05      	ldr	r3, [pc, #20]	@ (800814c <vTaskInternalSetTimeOutState+0x20>)
 8008136:	681a      	ldr	r2, [r3, #0]
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800813c:	4b04      	ldr	r3, [pc, #16]	@ (8008150 <vTaskInternalSetTimeOutState+0x24>)
 800813e:	681a      	ldr	r2, [r3, #0]
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	605a      	str	r2, [r3, #4]
}
 8008144:	46c0      	nop			@ (mov r8, r8)
 8008146:	46bd      	mov	sp, r7
 8008148:	b002      	add	sp, #8
 800814a:	bd80      	pop	{r7, pc}
 800814c:	20000378 	.word	0x20000378
 8008150:	20000364 	.word	0x20000364

08008154 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008154:	b580      	push	{r7, lr}
 8008156:	b086      	sub	sp, #24
 8008158:	af00      	add	r7, sp, #0
 800815a:	6078      	str	r0, [r7, #4]
 800815c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	2b00      	cmp	r3, #0
 8008162:	d102      	bne.n	800816a <xTaskCheckForTimeOut+0x16>
 8008164:	b672      	cpsid	i
 8008166:	46c0      	nop			@ (mov r8, r8)
 8008168:	e7fd      	b.n	8008166 <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 800816a:	683b      	ldr	r3, [r7, #0]
 800816c:	2b00      	cmp	r3, #0
 800816e:	d102      	bne.n	8008176 <xTaskCheckForTimeOut+0x22>
 8008170:	b672      	cpsid	i
 8008172:	46c0      	nop			@ (mov r8, r8)
 8008174:	e7fd      	b.n	8008172 <xTaskCheckForTimeOut+0x1e>

	taskENTER_CRITICAL();
 8008176:	f000 fb53 	bl	8008820 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800817a:	4b1d      	ldr	r3, [pc, #116]	@ (80081f0 <xTaskCheckForTimeOut+0x9c>)
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	685b      	ldr	r3, [r3, #4]
 8008184:	693a      	ldr	r2, [r7, #16]
 8008186:	1ad3      	subs	r3, r2, r3
 8008188:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800818a:	683b      	ldr	r3, [r7, #0]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	3301      	adds	r3, #1
 8008190:	d102      	bne.n	8008198 <xTaskCheckForTimeOut+0x44>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008192:	2300      	movs	r3, #0
 8008194:	617b      	str	r3, [r7, #20]
 8008196:	e024      	b.n	80081e2 <xTaskCheckForTimeOut+0x8e>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681a      	ldr	r2, [r3, #0]
 800819c:	4b15      	ldr	r3, [pc, #84]	@ (80081f4 <xTaskCheckForTimeOut+0xa0>)
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	429a      	cmp	r2, r3
 80081a2:	d007      	beq.n	80081b4 <xTaskCheckForTimeOut+0x60>
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	685b      	ldr	r3, [r3, #4]
 80081a8:	693a      	ldr	r2, [r7, #16]
 80081aa:	429a      	cmp	r2, r3
 80081ac:	d302      	bcc.n	80081b4 <xTaskCheckForTimeOut+0x60>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80081ae:	2301      	movs	r3, #1
 80081b0:	617b      	str	r3, [r7, #20]
 80081b2:	e016      	b.n	80081e2 <xTaskCheckForTimeOut+0x8e>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80081b4:	683b      	ldr	r3, [r7, #0]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	68fa      	ldr	r2, [r7, #12]
 80081ba:	429a      	cmp	r2, r3
 80081bc:	d20c      	bcs.n	80081d8 <xTaskCheckForTimeOut+0x84>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80081be:	683b      	ldr	r3, [r7, #0]
 80081c0:	681a      	ldr	r2, [r3, #0]
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	1ad2      	subs	r2, r2, r3
 80081c6:	683b      	ldr	r3, [r7, #0]
 80081c8:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	0018      	movs	r0, r3
 80081ce:	f7ff ffad 	bl	800812c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80081d2:	2300      	movs	r3, #0
 80081d4:	617b      	str	r3, [r7, #20]
 80081d6:	e004      	b.n	80081e2 <xTaskCheckForTimeOut+0x8e>
		}
		else
		{
			*pxTicksToWait = 0;
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	2200      	movs	r2, #0
 80081dc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80081de:	2301      	movs	r3, #1
 80081e0:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 80081e2:	f000 fb2f 	bl	8008844 <vPortExitCritical>

	return xReturn;
 80081e6:	697b      	ldr	r3, [r7, #20]
}
 80081e8:	0018      	movs	r0, r3
 80081ea:	46bd      	mov	sp, r7
 80081ec:	b006      	add	sp, #24
 80081ee:	bd80      	pop	{r7, pc}
 80081f0:	20000364 	.word	0x20000364
 80081f4:	20000378 	.word	0x20000378

080081f8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80081f8:	b580      	push	{r7, lr}
 80081fa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80081fc:	4b02      	ldr	r3, [pc, #8]	@ (8008208 <vTaskMissedYield+0x10>)
 80081fe:	2201      	movs	r2, #1
 8008200:	601a      	str	r2, [r3, #0]
}
 8008202:	46c0      	nop			@ (mov r8, r8)
 8008204:	46bd      	mov	sp, r7
 8008206:	bd80      	pop	{r7, pc}
 8008208:	20000374 	.word	0x20000374

0800820c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800820c:	b580      	push	{r7, lr}
 800820e:	b082      	sub	sp, #8
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008214:	f000 f84e 	bl	80082b4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008218:	4b03      	ldr	r3, [pc, #12]	@ (8008228 <prvIdleTask+0x1c>)
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	2b01      	cmp	r3, #1
 800821e:	d9f9      	bls.n	8008214 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008220:	f000 faee 	bl	8008800 <vPortYield>
		prvCheckTasksWaitingTermination();
 8008224:	e7f6      	b.n	8008214 <prvIdleTask+0x8>
 8008226:	46c0      	nop			@ (mov r8, r8)
 8008228:	20000264 	.word	0x20000264

0800822c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800822c:	b580      	push	{r7, lr}
 800822e:	b082      	sub	sp, #8
 8008230:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008232:	2300      	movs	r3, #0
 8008234:	607b      	str	r3, [r7, #4]
 8008236:	e00c      	b.n	8008252 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008238:	687a      	ldr	r2, [r7, #4]
 800823a:	0013      	movs	r3, r2
 800823c:	009b      	lsls	r3, r3, #2
 800823e:	189b      	adds	r3, r3, r2
 8008240:	009b      	lsls	r3, r3, #2
 8008242:	4a14      	ldr	r2, [pc, #80]	@ (8008294 <prvInitialiseTaskLists+0x68>)
 8008244:	189b      	adds	r3, r3, r2
 8008246:	0018      	movs	r0, r3
 8008248:	f7fe fea2 	bl	8006f90 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	3301      	adds	r3, #1
 8008250:	607b      	str	r3, [r7, #4]
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	2b06      	cmp	r3, #6
 8008256:	d9ef      	bls.n	8008238 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008258:	4b0f      	ldr	r3, [pc, #60]	@ (8008298 <prvInitialiseTaskLists+0x6c>)
 800825a:	0018      	movs	r0, r3
 800825c:	f7fe fe98 	bl	8006f90 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008260:	4b0e      	ldr	r3, [pc, #56]	@ (800829c <prvInitialiseTaskLists+0x70>)
 8008262:	0018      	movs	r0, r3
 8008264:	f7fe fe94 	bl	8006f90 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008268:	4b0d      	ldr	r3, [pc, #52]	@ (80082a0 <prvInitialiseTaskLists+0x74>)
 800826a:	0018      	movs	r0, r3
 800826c:	f7fe fe90 	bl	8006f90 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008270:	4b0c      	ldr	r3, [pc, #48]	@ (80082a4 <prvInitialiseTaskLists+0x78>)
 8008272:	0018      	movs	r0, r3
 8008274:	f7fe fe8c 	bl	8006f90 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008278:	4b0b      	ldr	r3, [pc, #44]	@ (80082a8 <prvInitialiseTaskLists+0x7c>)
 800827a:	0018      	movs	r0, r3
 800827c:	f7fe fe88 	bl	8006f90 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008280:	4b0a      	ldr	r3, [pc, #40]	@ (80082ac <prvInitialiseTaskLists+0x80>)
 8008282:	4a05      	ldr	r2, [pc, #20]	@ (8008298 <prvInitialiseTaskLists+0x6c>)
 8008284:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008286:	4b0a      	ldr	r3, [pc, #40]	@ (80082b0 <prvInitialiseTaskLists+0x84>)
 8008288:	4a04      	ldr	r2, [pc, #16]	@ (800829c <prvInitialiseTaskLists+0x70>)
 800828a:	601a      	str	r2, [r3, #0]
}
 800828c:	46c0      	nop			@ (mov r8, r8)
 800828e:	46bd      	mov	sp, r7
 8008290:	b002      	add	sp, #8
 8008292:	bd80      	pop	{r7, pc}
 8008294:	20000264 	.word	0x20000264
 8008298:	200002f0 	.word	0x200002f0
 800829c:	20000304 	.word	0x20000304
 80082a0:	20000320 	.word	0x20000320
 80082a4:	20000334 	.word	0x20000334
 80082a8:	2000034c 	.word	0x2000034c
 80082ac:	20000318 	.word	0x20000318
 80082b0:	2000031c 	.word	0x2000031c

080082b4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b082      	sub	sp, #8
 80082b8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80082ba:	e01a      	b.n	80082f2 <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 80082bc:	f000 fab0 	bl	8008820 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80082c0:	4b10      	ldr	r3, [pc, #64]	@ (8008304 <prvCheckTasksWaitingTermination+0x50>)
 80082c2:	68db      	ldr	r3, [r3, #12]
 80082c4:	68db      	ldr	r3, [r3, #12]
 80082c6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	3304      	adds	r3, #4
 80082cc:	0018      	movs	r0, r3
 80082ce:	f7fe fee0 	bl	8007092 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80082d2:	4b0d      	ldr	r3, [pc, #52]	@ (8008308 <prvCheckTasksWaitingTermination+0x54>)
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	1e5a      	subs	r2, r3, #1
 80082d8:	4b0b      	ldr	r3, [pc, #44]	@ (8008308 <prvCheckTasksWaitingTermination+0x54>)
 80082da:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 80082dc:	4b0b      	ldr	r3, [pc, #44]	@ (800830c <prvCheckTasksWaitingTermination+0x58>)
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	1e5a      	subs	r2, r3, #1
 80082e2:	4b0a      	ldr	r3, [pc, #40]	@ (800830c <prvCheckTasksWaitingTermination+0x58>)
 80082e4:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 80082e6:	f000 faad 	bl	8008844 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	0018      	movs	r0, r3
 80082ee:	f000 f80f 	bl	8008310 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80082f2:	4b06      	ldr	r3, [pc, #24]	@ (800830c <prvCheckTasksWaitingTermination+0x58>)
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d1e0      	bne.n	80082bc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80082fa:	46c0      	nop			@ (mov r8, r8)
 80082fc:	46c0      	nop			@ (mov r8, r8)
 80082fe:	46bd      	mov	sp, r7
 8008300:	b002      	add	sp, #8
 8008302:	bd80      	pop	{r7, pc}
 8008304:	20000334 	.word	0x20000334
 8008308:	20000360 	.word	0x20000360
 800830c:	20000348 	.word	0x20000348

08008310 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008310:	b580      	push	{r7, lr}
 8008312:	b082      	sub	sp, #8
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800831c:	0018      	movs	r0, r3
 800831e:	f000 fbc7 	bl	8008ab0 <vPortFree>
			vPortFree( pxTCB );
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	0018      	movs	r0, r3
 8008326:	f000 fbc3 	bl	8008ab0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800832a:	46c0      	nop			@ (mov r8, r8)
 800832c:	46bd      	mov	sp, r7
 800832e:	b002      	add	sp, #8
 8008330:	bd80      	pop	{r7, pc}
	...

08008334 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008334:	b580      	push	{r7, lr}
 8008336:	b082      	sub	sp, #8
 8008338:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800833a:	4b0b      	ldr	r3, [pc, #44]	@ (8008368 <prvResetNextTaskUnblockTime+0x34>)
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	2b00      	cmp	r3, #0
 8008342:	d104      	bne.n	800834e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008344:	4b09      	ldr	r3, [pc, #36]	@ (800836c <prvResetNextTaskUnblockTime+0x38>)
 8008346:	2201      	movs	r2, #1
 8008348:	4252      	negs	r2, r2
 800834a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800834c:	e008      	b.n	8008360 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800834e:	4b06      	ldr	r3, [pc, #24]	@ (8008368 <prvResetNextTaskUnblockTime+0x34>)
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	68db      	ldr	r3, [r3, #12]
 8008354:	68db      	ldr	r3, [r3, #12]
 8008356:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	685a      	ldr	r2, [r3, #4]
 800835c:	4b03      	ldr	r3, [pc, #12]	@ (800836c <prvResetNextTaskUnblockTime+0x38>)
 800835e:	601a      	str	r2, [r3, #0]
}
 8008360:	46c0      	nop			@ (mov r8, r8)
 8008362:	46bd      	mov	sp, r7
 8008364:	b002      	add	sp, #8
 8008366:	bd80      	pop	{r7, pc}
 8008368:	20000318 	.word	0x20000318
 800836c:	20000380 	.word	0x20000380

08008370 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008370:	b580      	push	{r7, lr}
 8008372:	b082      	sub	sp, #8
 8008374:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008376:	4b0a      	ldr	r3, [pc, #40]	@ (80083a0 <xTaskGetSchedulerState+0x30>)
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	2b00      	cmp	r3, #0
 800837c:	d102      	bne.n	8008384 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800837e:	2301      	movs	r3, #1
 8008380:	607b      	str	r3, [r7, #4]
 8008382:	e008      	b.n	8008396 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008384:	4b07      	ldr	r3, [pc, #28]	@ (80083a4 <xTaskGetSchedulerState+0x34>)
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	2b00      	cmp	r3, #0
 800838a:	d102      	bne.n	8008392 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800838c:	2302      	movs	r3, #2
 800838e:	607b      	str	r3, [r7, #4]
 8008390:	e001      	b.n	8008396 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008392:	2300      	movs	r3, #0
 8008394:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008396:	687b      	ldr	r3, [r7, #4]
	}
 8008398:	0018      	movs	r0, r3
 800839a:	46bd      	mov	sp, r7
 800839c:	b002      	add	sp, #8
 800839e:	bd80      	pop	{r7, pc}
 80083a0:	2000036c 	.word	0x2000036c
 80083a4:	20000388 	.word	0x20000388

080083a8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80083a8:	b580      	push	{r7, lr}
 80083aa:	b084      	sub	sp, #16
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80083b4:	2300      	movs	r3, #0
 80083b6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d051      	beq.n	8008462 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80083be:	68bb      	ldr	r3, [r7, #8]
 80083c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80083c2:	4b2a      	ldr	r3, [pc, #168]	@ (800846c <xTaskPriorityInherit+0xc4>)
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083c8:	429a      	cmp	r2, r3
 80083ca:	d241      	bcs.n	8008450 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80083cc:	68bb      	ldr	r3, [r7, #8]
 80083ce:	699b      	ldr	r3, [r3, #24]
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	db06      	blt.n	80083e2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80083d4:	4b25      	ldr	r3, [pc, #148]	@ (800846c <xTaskPriorityInherit+0xc4>)
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083da:	2207      	movs	r2, #7
 80083dc:	1ad2      	subs	r2, r2, r3
 80083de:	68bb      	ldr	r3, [r7, #8]
 80083e0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80083e2:	68bb      	ldr	r3, [r7, #8]
 80083e4:	6959      	ldr	r1, [r3, #20]
 80083e6:	68bb      	ldr	r3, [r7, #8]
 80083e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80083ea:	0013      	movs	r3, r2
 80083ec:	009b      	lsls	r3, r3, #2
 80083ee:	189b      	adds	r3, r3, r2
 80083f0:	009b      	lsls	r3, r3, #2
 80083f2:	4a1f      	ldr	r2, [pc, #124]	@ (8008470 <xTaskPriorityInherit+0xc8>)
 80083f4:	189b      	adds	r3, r3, r2
 80083f6:	4299      	cmp	r1, r3
 80083f8:	d122      	bne.n	8008440 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80083fa:	68bb      	ldr	r3, [r7, #8]
 80083fc:	3304      	adds	r3, #4
 80083fe:	0018      	movs	r0, r3
 8008400:	f7fe fe47 	bl	8007092 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008404:	4b19      	ldr	r3, [pc, #100]	@ (800846c <xTaskPriorityInherit+0xc4>)
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800840a:	68bb      	ldr	r3, [r7, #8]
 800840c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800840e:	68bb      	ldr	r3, [r7, #8]
 8008410:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008412:	4b18      	ldr	r3, [pc, #96]	@ (8008474 <xTaskPriorityInherit+0xcc>)
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	429a      	cmp	r2, r3
 8008418:	d903      	bls.n	8008422 <xTaskPriorityInherit+0x7a>
 800841a:	68bb      	ldr	r3, [r7, #8]
 800841c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800841e:	4b15      	ldr	r3, [pc, #84]	@ (8008474 <xTaskPriorityInherit+0xcc>)
 8008420:	601a      	str	r2, [r3, #0]
 8008422:	68bb      	ldr	r3, [r7, #8]
 8008424:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008426:	0013      	movs	r3, r2
 8008428:	009b      	lsls	r3, r3, #2
 800842a:	189b      	adds	r3, r3, r2
 800842c:	009b      	lsls	r3, r3, #2
 800842e:	4a10      	ldr	r2, [pc, #64]	@ (8008470 <xTaskPriorityInherit+0xc8>)
 8008430:	189a      	adds	r2, r3, r2
 8008432:	68bb      	ldr	r3, [r7, #8]
 8008434:	3304      	adds	r3, #4
 8008436:	0019      	movs	r1, r3
 8008438:	0010      	movs	r0, r2
 800843a:	f7fe fdd2 	bl	8006fe2 <vListInsertEnd>
 800843e:	e004      	b.n	800844a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008440:	4b0a      	ldr	r3, [pc, #40]	@ (800846c <xTaskPriorityInherit+0xc4>)
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008446:	68bb      	ldr	r3, [r7, #8]
 8008448:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800844a:	2301      	movs	r3, #1
 800844c:	60fb      	str	r3, [r7, #12]
 800844e:	e008      	b.n	8008462 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008450:	68bb      	ldr	r3, [r7, #8]
 8008452:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008454:	4b05      	ldr	r3, [pc, #20]	@ (800846c <xTaskPriorityInherit+0xc4>)
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800845a:	429a      	cmp	r2, r3
 800845c:	d201      	bcs.n	8008462 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800845e:	2301      	movs	r3, #1
 8008460:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008462:	68fb      	ldr	r3, [r7, #12]
	}
 8008464:	0018      	movs	r0, r3
 8008466:	46bd      	mov	sp, r7
 8008468:	b004      	add	sp, #16
 800846a:	bd80      	pop	{r7, pc}
 800846c:	20000260 	.word	0x20000260
 8008470:	20000264 	.word	0x20000264
 8008474:	20000368 	.word	0x20000368

08008478 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008478:	b580      	push	{r7, lr}
 800847a:	b084      	sub	sp, #16
 800847c:	af00      	add	r7, sp, #0
 800847e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008484:	2300      	movs	r3, #0
 8008486:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d046      	beq.n	800851c <xTaskPriorityDisinherit+0xa4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800848e:	4b26      	ldr	r3, [pc, #152]	@ (8008528 <xTaskPriorityDisinherit+0xb0>)
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	68ba      	ldr	r2, [r7, #8]
 8008494:	429a      	cmp	r2, r3
 8008496:	d002      	beq.n	800849e <xTaskPriorityDisinherit+0x26>
 8008498:	b672      	cpsid	i
 800849a:	46c0      	nop			@ (mov r8, r8)
 800849c:	e7fd      	b.n	800849a <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 800849e:	68bb      	ldr	r3, [r7, #8]
 80084a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d102      	bne.n	80084ac <xTaskPriorityDisinherit+0x34>
 80084a6:	b672      	cpsid	i
 80084a8:	46c0      	nop			@ (mov r8, r8)
 80084aa:	e7fd      	b.n	80084a8 <xTaskPriorityDisinherit+0x30>
			( pxTCB->uxMutexesHeld )--;
 80084ac:	68bb      	ldr	r3, [r7, #8]
 80084ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80084b0:	1e5a      	subs	r2, r3, #1
 80084b2:	68bb      	ldr	r3, [r7, #8]
 80084b4:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80084b6:	68bb      	ldr	r3, [r7, #8]
 80084b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084ba:	68bb      	ldr	r3, [r7, #8]
 80084bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80084be:	429a      	cmp	r2, r3
 80084c0:	d02c      	beq.n	800851c <xTaskPriorityDisinherit+0xa4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80084c2:	68bb      	ldr	r3, [r7, #8]
 80084c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d128      	bne.n	800851c <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80084ca:	68bb      	ldr	r3, [r7, #8]
 80084cc:	3304      	adds	r3, #4
 80084ce:	0018      	movs	r0, r3
 80084d0:	f7fe fddf 	bl	8007092 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80084d4:	68bb      	ldr	r3, [r7, #8]
 80084d6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80084d8:	68bb      	ldr	r3, [r7, #8]
 80084da:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80084dc:	68bb      	ldr	r3, [r7, #8]
 80084de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084e0:	2207      	movs	r2, #7
 80084e2:	1ad2      	subs	r2, r2, r3
 80084e4:	68bb      	ldr	r3, [r7, #8]
 80084e6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80084e8:	68bb      	ldr	r3, [r7, #8]
 80084ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084ec:	4b0f      	ldr	r3, [pc, #60]	@ (800852c <xTaskPriorityDisinherit+0xb4>)
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	429a      	cmp	r2, r3
 80084f2:	d903      	bls.n	80084fc <xTaskPriorityDisinherit+0x84>
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084f8:	4b0c      	ldr	r3, [pc, #48]	@ (800852c <xTaskPriorityDisinherit+0xb4>)
 80084fa:	601a      	str	r2, [r3, #0]
 80084fc:	68bb      	ldr	r3, [r7, #8]
 80084fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008500:	0013      	movs	r3, r2
 8008502:	009b      	lsls	r3, r3, #2
 8008504:	189b      	adds	r3, r3, r2
 8008506:	009b      	lsls	r3, r3, #2
 8008508:	4a09      	ldr	r2, [pc, #36]	@ (8008530 <xTaskPriorityDisinherit+0xb8>)
 800850a:	189a      	adds	r2, r3, r2
 800850c:	68bb      	ldr	r3, [r7, #8]
 800850e:	3304      	adds	r3, #4
 8008510:	0019      	movs	r1, r3
 8008512:	0010      	movs	r0, r2
 8008514:	f7fe fd65 	bl	8006fe2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008518:	2301      	movs	r3, #1
 800851a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800851c:	68fb      	ldr	r3, [r7, #12]
	}
 800851e:	0018      	movs	r0, r3
 8008520:	46bd      	mov	sp, r7
 8008522:	b004      	add	sp, #16
 8008524:	bd80      	pop	{r7, pc}
 8008526:	46c0      	nop			@ (mov r8, r8)
 8008528:	20000260 	.word	0x20000260
 800852c:	20000368 	.word	0x20000368
 8008530:	20000264 	.word	0x20000264

08008534 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008534:	b580      	push	{r7, lr}
 8008536:	b086      	sub	sp, #24
 8008538:	af00      	add	r7, sp, #0
 800853a:	6078      	str	r0, [r7, #4]
 800853c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	613b      	str	r3, [r7, #16]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008542:	2301      	movs	r3, #1
 8008544:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	2b00      	cmp	r3, #0
 800854a:	d05a      	beq.n	8008602 <vTaskPriorityDisinheritAfterTimeout+0xce>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800854c:	693b      	ldr	r3, [r7, #16]
 800854e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008550:	2b00      	cmp	r3, #0
 8008552:	d102      	bne.n	800855a <vTaskPriorityDisinheritAfterTimeout+0x26>
 8008554:	b672      	cpsid	i
 8008556:	46c0      	nop			@ (mov r8, r8)
 8008558:	e7fd      	b.n	8008556 <vTaskPriorityDisinheritAfterTimeout+0x22>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800855a:	693b      	ldr	r3, [r7, #16]
 800855c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800855e:	683a      	ldr	r2, [r7, #0]
 8008560:	429a      	cmp	r2, r3
 8008562:	d902      	bls.n	800856a <vTaskPriorityDisinheritAfterTimeout+0x36>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008564:	683b      	ldr	r3, [r7, #0]
 8008566:	617b      	str	r3, [r7, #20]
 8008568:	e002      	b.n	8008570 <vTaskPriorityDisinheritAfterTimeout+0x3c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800856a:	693b      	ldr	r3, [r7, #16]
 800856c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800856e:	617b      	str	r3, [r7, #20]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008570:	693b      	ldr	r3, [r7, #16]
 8008572:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008574:	697a      	ldr	r2, [r7, #20]
 8008576:	429a      	cmp	r2, r3
 8008578:	d043      	beq.n	8008602 <vTaskPriorityDisinheritAfterTimeout+0xce>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800857a:	693b      	ldr	r3, [r7, #16]
 800857c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800857e:	68fa      	ldr	r2, [r7, #12]
 8008580:	429a      	cmp	r2, r3
 8008582:	d13e      	bne.n	8008602 <vTaskPriorityDisinheritAfterTimeout+0xce>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008584:	4b21      	ldr	r3, [pc, #132]	@ (800860c <vTaskPriorityDisinheritAfterTimeout+0xd8>)
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	693a      	ldr	r2, [r7, #16]
 800858a:	429a      	cmp	r2, r3
 800858c:	d102      	bne.n	8008594 <vTaskPriorityDisinheritAfterTimeout+0x60>
 800858e:	b672      	cpsid	i
 8008590:	46c0      	nop			@ (mov r8, r8)
 8008592:	e7fd      	b.n	8008590 <vTaskPriorityDisinheritAfterTimeout+0x5c>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008594:	693b      	ldr	r3, [r7, #16]
 8008596:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008598:	60bb      	str	r3, [r7, #8]
					pxTCB->uxPriority = uxPriorityToUse;
 800859a:	693b      	ldr	r3, [r7, #16]
 800859c:	697a      	ldr	r2, [r7, #20]
 800859e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80085a0:	693b      	ldr	r3, [r7, #16]
 80085a2:	699b      	ldr	r3, [r3, #24]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	db04      	blt.n	80085b2 <vTaskPriorityDisinheritAfterTimeout+0x7e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80085a8:	697b      	ldr	r3, [r7, #20]
 80085aa:	2207      	movs	r2, #7
 80085ac:	1ad2      	subs	r2, r2, r3
 80085ae:	693b      	ldr	r3, [r7, #16]
 80085b0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80085b2:	693b      	ldr	r3, [r7, #16]
 80085b4:	6959      	ldr	r1, [r3, #20]
 80085b6:	68ba      	ldr	r2, [r7, #8]
 80085b8:	0013      	movs	r3, r2
 80085ba:	009b      	lsls	r3, r3, #2
 80085bc:	189b      	adds	r3, r3, r2
 80085be:	009b      	lsls	r3, r3, #2
 80085c0:	4a13      	ldr	r2, [pc, #76]	@ (8008610 <vTaskPriorityDisinheritAfterTimeout+0xdc>)
 80085c2:	189b      	adds	r3, r3, r2
 80085c4:	4299      	cmp	r1, r3
 80085c6:	d11c      	bne.n	8008602 <vTaskPriorityDisinheritAfterTimeout+0xce>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80085c8:	693b      	ldr	r3, [r7, #16]
 80085ca:	3304      	adds	r3, #4
 80085cc:	0018      	movs	r0, r3
 80085ce:	f7fe fd60 	bl	8007092 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80085d2:	693b      	ldr	r3, [r7, #16]
 80085d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085d6:	4b0f      	ldr	r3, [pc, #60]	@ (8008614 <vTaskPriorityDisinheritAfterTimeout+0xe0>)
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	429a      	cmp	r2, r3
 80085dc:	d903      	bls.n	80085e6 <vTaskPriorityDisinheritAfterTimeout+0xb2>
 80085de:	693b      	ldr	r3, [r7, #16]
 80085e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085e2:	4b0c      	ldr	r3, [pc, #48]	@ (8008614 <vTaskPriorityDisinheritAfterTimeout+0xe0>)
 80085e4:	601a      	str	r2, [r3, #0]
 80085e6:	693b      	ldr	r3, [r7, #16]
 80085e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085ea:	0013      	movs	r3, r2
 80085ec:	009b      	lsls	r3, r3, #2
 80085ee:	189b      	adds	r3, r3, r2
 80085f0:	009b      	lsls	r3, r3, #2
 80085f2:	4a07      	ldr	r2, [pc, #28]	@ (8008610 <vTaskPriorityDisinheritAfterTimeout+0xdc>)
 80085f4:	189a      	adds	r2, r3, r2
 80085f6:	693b      	ldr	r3, [r7, #16]
 80085f8:	3304      	adds	r3, #4
 80085fa:	0019      	movs	r1, r3
 80085fc:	0010      	movs	r0, r2
 80085fe:	f7fe fcf0 	bl	8006fe2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008602:	46c0      	nop			@ (mov r8, r8)
 8008604:	46bd      	mov	sp, r7
 8008606:	b006      	add	sp, #24
 8008608:	bd80      	pop	{r7, pc}
 800860a:	46c0      	nop			@ (mov r8, r8)
 800860c:	20000260 	.word	0x20000260
 8008610:	20000264 	.word	0x20000264
 8008614:	20000368 	.word	0x20000368

08008618 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8008618:	b580      	push	{r7, lr}
 800861a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800861c:	4b06      	ldr	r3, [pc, #24]	@ (8008638 <pvTaskIncrementMutexHeldCount+0x20>)
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	2b00      	cmp	r3, #0
 8008622:	d004      	beq.n	800862e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008624:	4b04      	ldr	r3, [pc, #16]	@ (8008638 <pvTaskIncrementMutexHeldCount+0x20>)
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800862a:	3201      	adds	r2, #1
 800862c:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 800862e:	4b02      	ldr	r3, [pc, #8]	@ (8008638 <pvTaskIncrementMutexHeldCount+0x20>)
 8008630:	681b      	ldr	r3, [r3, #0]
	}
 8008632:	0018      	movs	r0, r3
 8008634:	46bd      	mov	sp, r7
 8008636:	bd80      	pop	{r7, pc}
 8008638:	20000260 	.word	0x20000260

0800863c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800863c:	b580      	push	{r7, lr}
 800863e:	b084      	sub	sp, #16
 8008640:	af00      	add	r7, sp, #0
 8008642:	6078      	str	r0, [r7, #4]
 8008644:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008646:	4b21      	ldr	r3, [pc, #132]	@ (80086cc <prvAddCurrentTaskToDelayedList+0x90>)
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800864c:	4b20      	ldr	r3, [pc, #128]	@ (80086d0 <prvAddCurrentTaskToDelayedList+0x94>)
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	3304      	adds	r3, #4
 8008652:	0018      	movs	r0, r3
 8008654:	f7fe fd1d 	bl	8007092 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	3301      	adds	r3, #1
 800865c:	d10b      	bne.n	8008676 <prvAddCurrentTaskToDelayedList+0x3a>
 800865e:	683b      	ldr	r3, [r7, #0]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d008      	beq.n	8008676 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008664:	4b1a      	ldr	r3, [pc, #104]	@ (80086d0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	1d1a      	adds	r2, r3, #4
 800866a:	4b1a      	ldr	r3, [pc, #104]	@ (80086d4 <prvAddCurrentTaskToDelayedList+0x98>)
 800866c:	0011      	movs	r1, r2
 800866e:	0018      	movs	r0, r3
 8008670:	f7fe fcb7 	bl	8006fe2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008674:	e026      	b.n	80086c4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008676:	68fa      	ldr	r2, [r7, #12]
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	18d3      	adds	r3, r2, r3
 800867c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800867e:	4b14      	ldr	r3, [pc, #80]	@ (80086d0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	68ba      	ldr	r2, [r7, #8]
 8008684:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008686:	68ba      	ldr	r2, [r7, #8]
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	429a      	cmp	r2, r3
 800868c:	d209      	bcs.n	80086a2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800868e:	4b12      	ldr	r3, [pc, #72]	@ (80086d8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008690:	681a      	ldr	r2, [r3, #0]
 8008692:	4b0f      	ldr	r3, [pc, #60]	@ (80086d0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	3304      	adds	r3, #4
 8008698:	0019      	movs	r1, r3
 800869a:	0010      	movs	r0, r2
 800869c:	f7fe fcc3 	bl	8007026 <vListInsert>
}
 80086a0:	e010      	b.n	80086c4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80086a2:	4b0e      	ldr	r3, [pc, #56]	@ (80086dc <prvAddCurrentTaskToDelayedList+0xa0>)
 80086a4:	681a      	ldr	r2, [r3, #0]
 80086a6:	4b0a      	ldr	r3, [pc, #40]	@ (80086d0 <prvAddCurrentTaskToDelayedList+0x94>)
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	3304      	adds	r3, #4
 80086ac:	0019      	movs	r1, r3
 80086ae:	0010      	movs	r0, r2
 80086b0:	f7fe fcb9 	bl	8007026 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80086b4:	4b0a      	ldr	r3, [pc, #40]	@ (80086e0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	68ba      	ldr	r2, [r7, #8]
 80086ba:	429a      	cmp	r2, r3
 80086bc:	d202      	bcs.n	80086c4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80086be:	4b08      	ldr	r3, [pc, #32]	@ (80086e0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80086c0:	68ba      	ldr	r2, [r7, #8]
 80086c2:	601a      	str	r2, [r3, #0]
}
 80086c4:	46c0      	nop			@ (mov r8, r8)
 80086c6:	46bd      	mov	sp, r7
 80086c8:	b004      	add	sp, #16
 80086ca:	bd80      	pop	{r7, pc}
 80086cc:	20000364 	.word	0x20000364
 80086d0:	20000260 	.word	0x20000260
 80086d4:	2000034c 	.word	0x2000034c
 80086d8:	2000031c 	.word	0x2000031c
 80086dc:	20000318 	.word	0x20000318
 80086e0:	20000380 	.word	0x20000380

080086e4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80086e4:	b580      	push	{r7, lr}
 80086e6:	b084      	sub	sp, #16
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	60f8      	str	r0, [r7, #12]
 80086ec:	60b9      	str	r1, [r7, #8]
 80086ee:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	3b04      	subs	r3, #4
 80086f4:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	2280      	movs	r2, #128	@ 0x80
 80086fa:	0452      	lsls	r2, r2, #17
 80086fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	3b04      	subs	r3, #4
 8008702:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8008704:	68ba      	ldr	r2, [r7, #8]
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	3b04      	subs	r3, #4
 800870e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008710:	4a08      	ldr	r2, [pc, #32]	@ (8008734 <pxPortInitialiseStack+0x50>)
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	3b14      	subs	r3, #20
 800871a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800871c:	687a      	ldr	r2, [r7, #4]
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	3b20      	subs	r3, #32
 8008726:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008728:	68fb      	ldr	r3, [r7, #12]
}
 800872a:	0018      	movs	r0, r3
 800872c:	46bd      	mov	sp, r7
 800872e:	b004      	add	sp, #16
 8008730:	bd80      	pop	{r7, pc}
 8008732:	46c0      	nop			@ (mov r8, r8)
 8008734:	08008739 	.word	0x08008739

08008738 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008738:	b580      	push	{r7, lr}
 800873a:	b082      	sub	sp, #8
 800873c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800873e:	2300      	movs	r3, #0
 8008740:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008742:	4b08      	ldr	r3, [pc, #32]	@ (8008764 <prvTaskExitError+0x2c>)
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	3301      	adds	r3, #1
 8008748:	d002      	beq.n	8008750 <prvTaskExitError+0x18>
 800874a:	b672      	cpsid	i
 800874c:	46c0      	nop			@ (mov r8, r8)
 800874e:	e7fd      	b.n	800874c <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 8008750:	b672      	cpsid	i
	while( ulDummy == 0 )
 8008752:	46c0      	nop			@ (mov r8, r8)
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	2b00      	cmp	r3, #0
 8008758:	d0fc      	beq.n	8008754 <prvTaskExitError+0x1c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800875a:	46c0      	nop			@ (mov r8, r8)
 800875c:	46c0      	nop			@ (mov r8, r8)
 800875e:	46bd      	mov	sp, r7
 8008760:	b002      	add	sp, #8
 8008762:	bd80      	pop	{r7, pc}
 8008764:	2000000c 	.word	0x2000000c

08008768 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8008768:	b580      	push	{r7, lr}
 800876a:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 800876c:	46c0      	nop			@ (mov r8, r8)
 800876e:	46bd      	mov	sp, r7
 8008770:	bd80      	pop	{r7, pc}
	...

08008780 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8008780:	4a0b      	ldr	r2, [pc, #44]	@ (80087b0 <pxCurrentTCBConst2>)
 8008782:	6813      	ldr	r3, [r2, #0]
 8008784:	6818      	ldr	r0, [r3, #0]
 8008786:	3020      	adds	r0, #32
 8008788:	f380 8809 	msr	PSP, r0
 800878c:	2002      	movs	r0, #2
 800878e:	f380 8814 	msr	CONTROL, r0
 8008792:	f3bf 8f6f 	isb	sy
 8008796:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8008798:	46ae      	mov	lr, r5
 800879a:	bc08      	pop	{r3}
 800879c:	bc04      	pop	{r2}
 800879e:	b662      	cpsie	i
 80087a0:	4718      	bx	r3
 80087a2:	46c0      	nop			@ (mov r8, r8)
 80087a4:	46c0      	nop			@ (mov r8, r8)
 80087a6:	46c0      	nop			@ (mov r8, r8)
 80087a8:	46c0      	nop			@ (mov r8, r8)
 80087aa:	46c0      	nop			@ (mov r8, r8)
 80087ac:	46c0      	nop			@ (mov r8, r8)
 80087ae:	46c0      	nop			@ (mov r8, r8)

080087b0 <pxCurrentTCBConst2>:
 80087b0:	20000260 	.word	0x20000260
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 80087b4:	46c0      	nop			@ (mov r8, r8)
 80087b6:	46c0      	nop			@ (mov r8, r8)

080087b8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80087bc:	4b0e      	ldr	r3, [pc, #56]	@ (80087f8 <xPortStartScheduler+0x40>)
 80087be:	681a      	ldr	r2, [r3, #0]
 80087c0:	4b0d      	ldr	r3, [pc, #52]	@ (80087f8 <xPortStartScheduler+0x40>)
 80087c2:	21ff      	movs	r1, #255	@ 0xff
 80087c4:	0409      	lsls	r1, r1, #16
 80087c6:	430a      	orrs	r2, r1
 80087c8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80087ca:	4b0b      	ldr	r3, [pc, #44]	@ (80087f8 <xPortStartScheduler+0x40>)
 80087cc:	681a      	ldr	r2, [r3, #0]
 80087ce:	4b0a      	ldr	r3, [pc, #40]	@ (80087f8 <xPortStartScheduler+0x40>)
 80087d0:	21ff      	movs	r1, #255	@ 0xff
 80087d2:	0609      	lsls	r1, r1, #24
 80087d4:	430a      	orrs	r2, r1
 80087d6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80087d8:	f000 f898 	bl	800890c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80087dc:	4b07      	ldr	r3, [pc, #28]	@ (80087fc <xPortStartScheduler+0x44>)
 80087de:	2200      	movs	r2, #0
 80087e0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 80087e2:	f7ff ffcd 	bl	8008780 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80087e6:	f7ff fbd1 	bl	8007f8c <vTaskSwitchContext>
	prvTaskExitError();
 80087ea:	f7ff ffa5 	bl	8008738 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80087ee:	2300      	movs	r3, #0
}
 80087f0:	0018      	movs	r0, r3
 80087f2:	46bd      	mov	sp, r7
 80087f4:	bd80      	pop	{r7, pc}
 80087f6:	46c0      	nop			@ (mov r8, r8)
 80087f8:	e000ed20 	.word	0xe000ed20
 80087fc:	2000000c 	.word	0x2000000c

08008800 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8008800:	b580      	push	{r7, lr}
 8008802:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008804:	4b05      	ldr	r3, [pc, #20]	@ (800881c <vPortYield+0x1c>)
 8008806:	2280      	movs	r2, #128	@ 0x80
 8008808:	0552      	lsls	r2, r2, #21
 800880a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 800880c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8008810:	f3bf 8f6f 	isb	sy
}
 8008814:	46c0      	nop			@ (mov r8, r8)
 8008816:	46bd      	mov	sp, r7
 8008818:	bd80      	pop	{r7, pc}
 800881a:	46c0      	nop			@ (mov r8, r8)
 800881c:	e000ed04 	.word	0xe000ed04

08008820 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008820:	b580      	push	{r7, lr}
 8008822:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 8008824:	b672      	cpsid	i
	uxCriticalNesting++;
 8008826:	4b06      	ldr	r3, [pc, #24]	@ (8008840 <vPortEnterCritical+0x20>)
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	1c5a      	adds	r2, r3, #1
 800882c:	4b04      	ldr	r3, [pc, #16]	@ (8008840 <vPortEnterCritical+0x20>)
 800882e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8008830:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8008834:	f3bf 8f6f 	isb	sy
}
 8008838:	46c0      	nop			@ (mov r8, r8)
 800883a:	46bd      	mov	sp, r7
 800883c:	bd80      	pop	{r7, pc}
 800883e:	46c0      	nop			@ (mov r8, r8)
 8008840:	2000000c 	.word	0x2000000c

08008844 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008844:	b580      	push	{r7, lr}
 8008846:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008848:	4b09      	ldr	r3, [pc, #36]	@ (8008870 <vPortExitCritical+0x2c>)
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	2b00      	cmp	r3, #0
 800884e:	d102      	bne.n	8008856 <vPortExitCritical+0x12>
 8008850:	b672      	cpsid	i
 8008852:	46c0      	nop			@ (mov r8, r8)
 8008854:	e7fd      	b.n	8008852 <vPortExitCritical+0xe>
	uxCriticalNesting--;
 8008856:	4b06      	ldr	r3, [pc, #24]	@ (8008870 <vPortExitCritical+0x2c>)
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	1e5a      	subs	r2, r3, #1
 800885c:	4b04      	ldr	r3, [pc, #16]	@ (8008870 <vPortExitCritical+0x2c>)
 800885e:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 8008860:	4b03      	ldr	r3, [pc, #12]	@ (8008870 <vPortExitCritical+0x2c>)
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	2b00      	cmp	r3, #0
 8008866:	d100      	bne.n	800886a <vPortExitCritical+0x26>
	{
		portENABLE_INTERRUPTS();
 8008868:	b662      	cpsie	i
	}
}
 800886a:	46c0      	nop			@ (mov r8, r8)
 800886c:	46bd      	mov	sp, r7
 800886e:	bd80      	pop	{r7, pc}
 8008870:	2000000c 	.word	0x2000000c

08008874 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8008874:	f3ef 8010 	mrs	r0, PRIMASK
 8008878:	b672      	cpsid	i
 800887a:	4770      	bx	lr
					" mrs r0, PRIMASK	\n"
					" cpsid i			\n"
					" bx lr				  "
					::: "memory"
				  );
}
 800887c:	46c0      	nop			@ (mov r8, r8)
 800887e:	0018      	movs	r0, r3

08008880 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8008880:	f380 8810 	msr	PRIMASK, r0
 8008884:	4770      	bx	lr
					" msr PRIMASK, r0	\n"
					" bx lr				  "
					::: "memory"
				  );
}
 8008886:	46c0      	nop			@ (mov r8, r8)
	...

08008890 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008890:	f3ef 8009 	mrs	r0, PSP
 8008894:	4b0e      	ldr	r3, [pc, #56]	@ (80088d0 <pxCurrentTCBConst>)
 8008896:	681a      	ldr	r2, [r3, #0]
 8008898:	3820      	subs	r0, #32
 800889a:	6010      	str	r0, [r2, #0]
 800889c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800889e:	4644      	mov	r4, r8
 80088a0:	464d      	mov	r5, r9
 80088a2:	4656      	mov	r6, sl
 80088a4:	465f      	mov	r7, fp
 80088a6:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 80088a8:	b508      	push	{r3, lr}
 80088aa:	b672      	cpsid	i
 80088ac:	f7ff fb6e 	bl	8007f8c <vTaskSwitchContext>
 80088b0:	b662      	cpsie	i
 80088b2:	bc0c      	pop	{r2, r3}
 80088b4:	6811      	ldr	r1, [r2, #0]
 80088b6:	6808      	ldr	r0, [r1, #0]
 80088b8:	3010      	adds	r0, #16
 80088ba:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 80088bc:	46a0      	mov	r8, r4
 80088be:	46a9      	mov	r9, r5
 80088c0:	46b2      	mov	sl, r6
 80088c2:	46bb      	mov	fp, r7
 80088c4:	f380 8809 	msr	PSP, r0
 80088c8:	3820      	subs	r0, #32
 80088ca:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 80088cc:	4718      	bx	r3
 80088ce:	46c0      	nop			@ (mov r8, r8)

080088d0 <pxCurrentTCBConst>:
 80088d0:	20000260 	.word	0x20000260
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 80088d4:	46c0      	nop			@ (mov r8, r8)
 80088d6:	46c0      	nop			@ (mov r8, r8)

080088d8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80088d8:	b580      	push	{r7, lr}
 80088da:	b082      	sub	sp, #8
 80088dc:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 80088de:	f7ff ffc9 	bl	8008874 <ulSetInterruptMaskFromISR>
 80088e2:	0003      	movs	r3, r0
 80088e4:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80088e6:	f7ff faa1 	bl	8007e2c <xTaskIncrementTick>
 80088ea:	1e03      	subs	r3, r0, #0
 80088ec:	d003      	beq.n	80088f6 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80088ee:	4b06      	ldr	r3, [pc, #24]	@ (8008908 <SysTick_Handler+0x30>)
 80088f0:	2280      	movs	r2, #128	@ 0x80
 80088f2:	0552      	lsls	r2, r2, #21
 80088f4:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	0018      	movs	r0, r3
 80088fa:	f7ff ffc1 	bl	8008880 <vClearInterruptMaskFromISR>
}
 80088fe:	46c0      	nop			@ (mov r8, r8)
 8008900:	46bd      	mov	sp, r7
 8008902:	b002      	add	sp, #8
 8008904:	bd80      	pop	{r7, pc}
 8008906:	46c0      	nop			@ (mov r8, r8)
 8008908:	e000ed04 	.word	0xe000ed04

0800890c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800890c:	b580      	push	{r7, lr}
 800890e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR;
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008910:	4b0b      	ldr	r3, [pc, #44]	@ (8008940 <vPortSetupTimerInterrupt+0x34>)
 8008912:	2200      	movs	r2, #0
 8008914:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008916:	4b0b      	ldr	r3, [pc, #44]	@ (8008944 <vPortSetupTimerInterrupt+0x38>)
 8008918:	2200      	movs	r2, #0
 800891a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800891c:	4b0a      	ldr	r3, [pc, #40]	@ (8008948 <vPortSetupTimerInterrupt+0x3c>)
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	22fa      	movs	r2, #250	@ 0xfa
 8008922:	0091      	lsls	r1, r2, #2
 8008924:	0018      	movs	r0, r3
 8008926:	f7f7 fbef 	bl	8000108 <__udivsi3>
 800892a:	0003      	movs	r3, r0
 800892c:	001a      	movs	r2, r3
 800892e:	4b07      	ldr	r3, [pc, #28]	@ (800894c <vPortSetupTimerInterrupt+0x40>)
 8008930:	3a01      	subs	r2, #1
 8008932:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 8008934:	4b02      	ldr	r3, [pc, #8]	@ (8008940 <vPortSetupTimerInterrupt+0x34>)
 8008936:	2207      	movs	r2, #7
 8008938:	601a      	str	r2, [r3, #0]
}
 800893a:	46c0      	nop			@ (mov r8, r8)
 800893c:	46bd      	mov	sp, r7
 800893e:	bd80      	pop	{r7, pc}
 8008940:	e000e010 	.word	0xe000e010
 8008944:	e000e018 	.word	0xe000e018
 8008948:	20000000 	.word	0x20000000
 800894c:	e000e014 	.word	0xe000e014

08008950 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008950:	b580      	push	{r7, lr}
 8008952:	b086      	sub	sp, #24
 8008954:	af00      	add	r7, sp, #0
 8008956:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008958:	2300      	movs	r3, #0
 800895a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800895c:	f7ff f9ce 	bl	8007cfc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008960:	4b4d      	ldr	r3, [pc, #308]	@ (8008a98 <pvPortMalloc+0x148>)
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	2b00      	cmp	r3, #0
 8008966:	d101      	bne.n	800896c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008968:	f000 f8f2 	bl	8008b50 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800896c:	4b4b      	ldr	r3, [pc, #300]	@ (8008a9c <pvPortMalloc+0x14c>)
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	687a      	ldr	r2, [r7, #4]
 8008972:	4013      	ands	r3, r2
 8008974:	d000      	beq.n	8008978 <pvPortMalloc+0x28>
 8008976:	e080      	b.n	8008a7a <pvPortMalloc+0x12a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	2b00      	cmp	r3, #0
 800897c:	d013      	beq.n	80089a6 <pvPortMalloc+0x56>
			{
				xWantedSize += xHeapStructSize;
 800897e:	2208      	movs	r2, #8
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	189b      	adds	r3, r3, r2
 8008984:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	2207      	movs	r2, #7
 800898a:	4013      	ands	r3, r2
 800898c:	d00b      	beq.n	80089a6 <pvPortMalloc+0x56>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	2207      	movs	r2, #7
 8008992:	4393      	bics	r3, r2
 8008994:	3308      	adds	r3, #8
 8008996:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	2207      	movs	r2, #7
 800899c:	4013      	ands	r3, r2
 800899e:	d002      	beq.n	80089a6 <pvPortMalloc+0x56>
 80089a0:	b672      	cpsid	i
 80089a2:	46c0      	nop			@ (mov r8, r8)
 80089a4:	e7fd      	b.n	80089a2 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d066      	beq.n	8008a7a <pvPortMalloc+0x12a>
 80089ac:	4b3c      	ldr	r3, [pc, #240]	@ (8008aa0 <pvPortMalloc+0x150>)
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	687a      	ldr	r2, [r7, #4]
 80089b2:	429a      	cmp	r2, r3
 80089b4:	d861      	bhi.n	8008a7a <pvPortMalloc+0x12a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80089b6:	4b3b      	ldr	r3, [pc, #236]	@ (8008aa4 <pvPortMalloc+0x154>)
 80089b8:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 80089ba:	4b3a      	ldr	r3, [pc, #232]	@ (8008aa4 <pvPortMalloc+0x154>)
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80089c0:	e004      	b.n	80089cc <pvPortMalloc+0x7c>
				{
					pxPreviousBlock = pxBlock;
 80089c2:	697b      	ldr	r3, [r7, #20]
 80089c4:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 80089c6:	697b      	ldr	r3, [r7, #20]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80089cc:	697b      	ldr	r3, [r7, #20]
 80089ce:	685b      	ldr	r3, [r3, #4]
 80089d0:	687a      	ldr	r2, [r7, #4]
 80089d2:	429a      	cmp	r2, r3
 80089d4:	d903      	bls.n	80089de <pvPortMalloc+0x8e>
 80089d6:	697b      	ldr	r3, [r7, #20]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d1f1      	bne.n	80089c2 <pvPortMalloc+0x72>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80089de:	4b2e      	ldr	r3, [pc, #184]	@ (8008a98 <pvPortMalloc+0x148>)
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	697a      	ldr	r2, [r7, #20]
 80089e4:	429a      	cmp	r2, r3
 80089e6:	d048      	beq.n	8008a7a <pvPortMalloc+0x12a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80089e8:	693b      	ldr	r3, [r7, #16]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	2208      	movs	r2, #8
 80089ee:	189b      	adds	r3, r3, r2
 80089f0:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80089f2:	697b      	ldr	r3, [r7, #20]
 80089f4:	681a      	ldr	r2, [r3, #0]
 80089f6:	693b      	ldr	r3, [r7, #16]
 80089f8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80089fa:	697b      	ldr	r3, [r7, #20]
 80089fc:	685a      	ldr	r2, [r3, #4]
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	1ad2      	subs	r2, r2, r3
 8008a02:	2308      	movs	r3, #8
 8008a04:	005b      	lsls	r3, r3, #1
 8008a06:	429a      	cmp	r2, r3
 8008a08:	d917      	bls.n	8008a3a <pvPortMalloc+0xea>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008a0a:	697a      	ldr	r2, [r7, #20]
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	18d3      	adds	r3, r2, r3
 8008a10:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008a12:	68bb      	ldr	r3, [r7, #8]
 8008a14:	2207      	movs	r2, #7
 8008a16:	4013      	ands	r3, r2
 8008a18:	d002      	beq.n	8008a20 <pvPortMalloc+0xd0>
 8008a1a:	b672      	cpsid	i
 8008a1c:	46c0      	nop			@ (mov r8, r8)
 8008a1e:	e7fd      	b.n	8008a1c <pvPortMalloc+0xcc>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008a20:	697b      	ldr	r3, [r7, #20]
 8008a22:	685a      	ldr	r2, [r3, #4]
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	1ad2      	subs	r2, r2, r3
 8008a28:	68bb      	ldr	r3, [r7, #8]
 8008a2a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008a2c:	697b      	ldr	r3, [r7, #20]
 8008a2e:	687a      	ldr	r2, [r7, #4]
 8008a30:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008a32:	68bb      	ldr	r3, [r7, #8]
 8008a34:	0018      	movs	r0, r3
 8008a36:	f000 f8eb 	bl	8008c10 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008a3a:	4b19      	ldr	r3, [pc, #100]	@ (8008aa0 <pvPortMalloc+0x150>)
 8008a3c:	681a      	ldr	r2, [r3, #0]
 8008a3e:	697b      	ldr	r3, [r7, #20]
 8008a40:	685b      	ldr	r3, [r3, #4]
 8008a42:	1ad2      	subs	r2, r2, r3
 8008a44:	4b16      	ldr	r3, [pc, #88]	@ (8008aa0 <pvPortMalloc+0x150>)
 8008a46:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008a48:	4b15      	ldr	r3, [pc, #84]	@ (8008aa0 <pvPortMalloc+0x150>)
 8008a4a:	681a      	ldr	r2, [r3, #0]
 8008a4c:	4b16      	ldr	r3, [pc, #88]	@ (8008aa8 <pvPortMalloc+0x158>)
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	429a      	cmp	r2, r3
 8008a52:	d203      	bcs.n	8008a5c <pvPortMalloc+0x10c>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008a54:	4b12      	ldr	r3, [pc, #72]	@ (8008aa0 <pvPortMalloc+0x150>)
 8008a56:	681a      	ldr	r2, [r3, #0]
 8008a58:	4b13      	ldr	r3, [pc, #76]	@ (8008aa8 <pvPortMalloc+0x158>)
 8008a5a:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008a5c:	697b      	ldr	r3, [r7, #20]
 8008a5e:	685a      	ldr	r2, [r3, #4]
 8008a60:	4b0e      	ldr	r3, [pc, #56]	@ (8008a9c <pvPortMalloc+0x14c>)
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	431a      	orrs	r2, r3
 8008a66:	697b      	ldr	r3, [r7, #20]
 8008a68:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008a6a:	697b      	ldr	r3, [r7, #20]
 8008a6c:	2200      	movs	r2, #0
 8008a6e:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008a70:	4b0e      	ldr	r3, [pc, #56]	@ (8008aac <pvPortMalloc+0x15c>)
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	1c5a      	adds	r2, r3, #1
 8008a76:	4b0d      	ldr	r3, [pc, #52]	@ (8008aac <pvPortMalloc+0x15c>)
 8008a78:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008a7a:	f7ff f94b 	bl	8007d14 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	2207      	movs	r2, #7
 8008a82:	4013      	ands	r3, r2
 8008a84:	d002      	beq.n	8008a8c <pvPortMalloc+0x13c>
 8008a86:	b672      	cpsid	i
 8008a88:	46c0      	nop			@ (mov r8, r8)
 8008a8a:	e7fd      	b.n	8008a88 <pvPortMalloc+0x138>
	return pvReturn;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
}
 8008a8e:	0018      	movs	r0, r3
 8008a90:	46bd      	mov	sp, r7
 8008a92:	b006      	add	sp, #24
 8008a94:	bd80      	pop	{r7, pc}
 8008a96:	46c0      	nop			@ (mov r8, r8)
 8008a98:	20000f94 	.word	0x20000f94
 8008a9c:	20000fa8 	.word	0x20000fa8
 8008aa0:	20000f98 	.word	0x20000f98
 8008aa4:	20000f8c 	.word	0x20000f8c
 8008aa8:	20000f9c 	.word	0x20000f9c
 8008aac:	20000fa0 	.word	0x20000fa0

08008ab0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008ab0:	b580      	push	{r7, lr}
 8008ab2:	b084      	sub	sp, #16
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d03c      	beq.n	8008b3c <vPortFree+0x8c>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008ac2:	2308      	movs	r3, #8
 8008ac4:	425b      	negs	r3, r3
 8008ac6:	68fa      	ldr	r2, [r7, #12]
 8008ac8:	18d3      	adds	r3, r2, r3
 8008aca:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008ad0:	68bb      	ldr	r3, [r7, #8]
 8008ad2:	685a      	ldr	r2, [r3, #4]
 8008ad4:	4b1b      	ldr	r3, [pc, #108]	@ (8008b44 <vPortFree+0x94>)
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	4013      	ands	r3, r2
 8008ada:	d102      	bne.n	8008ae2 <vPortFree+0x32>
 8008adc:	b672      	cpsid	i
 8008ade:	46c0      	nop			@ (mov r8, r8)
 8008ae0:	e7fd      	b.n	8008ade <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008ae2:	68bb      	ldr	r3, [r7, #8]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d002      	beq.n	8008af0 <vPortFree+0x40>
 8008aea:	b672      	cpsid	i
 8008aec:	46c0      	nop			@ (mov r8, r8)
 8008aee:	e7fd      	b.n	8008aec <vPortFree+0x3c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008af0:	68bb      	ldr	r3, [r7, #8]
 8008af2:	685a      	ldr	r2, [r3, #4]
 8008af4:	4b13      	ldr	r3, [pc, #76]	@ (8008b44 <vPortFree+0x94>)
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	4013      	ands	r3, r2
 8008afa:	d01f      	beq.n	8008b3c <vPortFree+0x8c>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008afc:	68bb      	ldr	r3, [r7, #8]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d11b      	bne.n	8008b3c <vPortFree+0x8c>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008b04:	68bb      	ldr	r3, [r7, #8]
 8008b06:	685a      	ldr	r2, [r3, #4]
 8008b08:	4b0e      	ldr	r3, [pc, #56]	@ (8008b44 <vPortFree+0x94>)
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	43db      	mvns	r3, r3
 8008b0e:	401a      	ands	r2, r3
 8008b10:	68bb      	ldr	r3, [r7, #8]
 8008b12:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008b14:	f7ff f8f2 	bl	8007cfc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008b18:	68bb      	ldr	r3, [r7, #8]
 8008b1a:	685a      	ldr	r2, [r3, #4]
 8008b1c:	4b0a      	ldr	r3, [pc, #40]	@ (8008b48 <vPortFree+0x98>)
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	18d2      	adds	r2, r2, r3
 8008b22:	4b09      	ldr	r3, [pc, #36]	@ (8008b48 <vPortFree+0x98>)
 8008b24:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008b26:	68bb      	ldr	r3, [r7, #8]
 8008b28:	0018      	movs	r0, r3
 8008b2a:	f000 f871 	bl	8008c10 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008b2e:	4b07      	ldr	r3, [pc, #28]	@ (8008b4c <vPortFree+0x9c>)
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	1c5a      	adds	r2, r3, #1
 8008b34:	4b05      	ldr	r3, [pc, #20]	@ (8008b4c <vPortFree+0x9c>)
 8008b36:	601a      	str	r2, [r3, #0]
				}
				( void ) xTaskResumeAll();
 8008b38:	f7ff f8ec 	bl	8007d14 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008b3c:	46c0      	nop			@ (mov r8, r8)
 8008b3e:	46bd      	mov	sp, r7
 8008b40:	b004      	add	sp, #16
 8008b42:	bd80      	pop	{r7, pc}
 8008b44:	20000fa8 	.word	0x20000fa8
 8008b48:	20000f98 	.word	0x20000f98
 8008b4c:	20000fa4 	.word	0x20000fa4

08008b50 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008b50:	b580      	push	{r7, lr}
 8008b52:	b084      	sub	sp, #16
 8008b54:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008b56:	23c0      	movs	r3, #192	@ 0xc0
 8008b58:	011b      	lsls	r3, r3, #4
 8008b5a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008b5c:	4b26      	ldr	r3, [pc, #152]	@ (8008bf8 <prvHeapInit+0xa8>)
 8008b5e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	2207      	movs	r2, #7
 8008b64:	4013      	ands	r3, r2
 8008b66:	d00c      	beq.n	8008b82 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	3307      	adds	r3, #7
 8008b6c:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	2207      	movs	r2, #7
 8008b72:	4393      	bics	r3, r2
 8008b74:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008b76:	68ba      	ldr	r2, [r7, #8]
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	1ad2      	subs	r2, r2, r3
 8008b7c:	4b1e      	ldr	r3, [pc, #120]	@ (8008bf8 <prvHeapInit+0xa8>)
 8008b7e:	18d3      	adds	r3, r2, r3
 8008b80:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008b86:	4b1d      	ldr	r3, [pc, #116]	@ (8008bfc <prvHeapInit+0xac>)
 8008b88:	687a      	ldr	r2, [r7, #4]
 8008b8a:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008b8c:	4b1b      	ldr	r3, [pc, #108]	@ (8008bfc <prvHeapInit+0xac>)
 8008b8e:	2200      	movs	r2, #0
 8008b90:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	68ba      	ldr	r2, [r7, #8]
 8008b96:	18d3      	adds	r3, r2, r3
 8008b98:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008b9a:	2208      	movs	r2, #8
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	1a9b      	subs	r3, r3, r2
 8008ba0:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	2207      	movs	r2, #7
 8008ba6:	4393      	bics	r3, r2
 8008ba8:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008baa:	68fa      	ldr	r2, [r7, #12]
 8008bac:	4b14      	ldr	r3, [pc, #80]	@ (8008c00 <prvHeapInit+0xb0>)
 8008bae:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 8008bb0:	4b13      	ldr	r3, [pc, #76]	@ (8008c00 <prvHeapInit+0xb0>)
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	2200      	movs	r2, #0
 8008bb6:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008bb8:	4b11      	ldr	r3, [pc, #68]	@ (8008c00 <prvHeapInit+0xb0>)
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	2200      	movs	r2, #0
 8008bbe:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008bc4:	683b      	ldr	r3, [r7, #0]
 8008bc6:	68fa      	ldr	r2, [r7, #12]
 8008bc8:	1ad2      	subs	r2, r2, r3
 8008bca:	683b      	ldr	r3, [r7, #0]
 8008bcc:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008bce:	4b0c      	ldr	r3, [pc, #48]	@ (8008c00 <prvHeapInit+0xb0>)
 8008bd0:	681a      	ldr	r2, [r3, #0]
 8008bd2:	683b      	ldr	r3, [r7, #0]
 8008bd4:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008bd6:	683b      	ldr	r3, [r7, #0]
 8008bd8:	685a      	ldr	r2, [r3, #4]
 8008bda:	4b0a      	ldr	r3, [pc, #40]	@ (8008c04 <prvHeapInit+0xb4>)
 8008bdc:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008bde:	683b      	ldr	r3, [r7, #0]
 8008be0:	685a      	ldr	r2, [r3, #4]
 8008be2:	4b09      	ldr	r3, [pc, #36]	@ (8008c08 <prvHeapInit+0xb8>)
 8008be4:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008be6:	4b09      	ldr	r3, [pc, #36]	@ (8008c0c <prvHeapInit+0xbc>)
 8008be8:	2280      	movs	r2, #128	@ 0x80
 8008bea:	0612      	lsls	r2, r2, #24
 8008bec:	601a      	str	r2, [r3, #0]
}
 8008bee:	46c0      	nop			@ (mov r8, r8)
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	b004      	add	sp, #16
 8008bf4:	bd80      	pop	{r7, pc}
 8008bf6:	46c0      	nop			@ (mov r8, r8)
 8008bf8:	2000038c 	.word	0x2000038c
 8008bfc:	20000f8c 	.word	0x20000f8c
 8008c00:	20000f94 	.word	0x20000f94
 8008c04:	20000f9c 	.word	0x20000f9c
 8008c08:	20000f98 	.word	0x20000f98
 8008c0c:	20000fa8 	.word	0x20000fa8

08008c10 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008c10:	b580      	push	{r7, lr}
 8008c12:	b084      	sub	sp, #16
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008c18:	4b27      	ldr	r3, [pc, #156]	@ (8008cb8 <prvInsertBlockIntoFreeList+0xa8>)
 8008c1a:	60fb      	str	r3, [r7, #12]
 8008c1c:	e002      	b.n	8008c24 <prvInsertBlockIntoFreeList+0x14>
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	60fb      	str	r3, [r7, #12]
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	687a      	ldr	r2, [r7, #4]
 8008c2a:	429a      	cmp	r2, r3
 8008c2c:	d8f7      	bhi.n	8008c1e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	685b      	ldr	r3, [r3, #4]
 8008c36:	68ba      	ldr	r2, [r7, #8]
 8008c38:	18d3      	adds	r3, r2, r3
 8008c3a:	687a      	ldr	r2, [r7, #4]
 8008c3c:	429a      	cmp	r2, r3
 8008c3e:	d108      	bne.n	8008c52 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	685a      	ldr	r2, [r3, #4]
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	685b      	ldr	r3, [r3, #4]
 8008c48:	18d2      	adds	r2, r2, r3
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	685b      	ldr	r3, [r3, #4]
 8008c5a:	68ba      	ldr	r2, [r7, #8]
 8008c5c:	18d2      	adds	r2, r2, r3
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	429a      	cmp	r2, r3
 8008c64:	d118      	bne.n	8008c98 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	681a      	ldr	r2, [r3, #0]
 8008c6a:	4b14      	ldr	r3, [pc, #80]	@ (8008cbc <prvInsertBlockIntoFreeList+0xac>)
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	429a      	cmp	r2, r3
 8008c70:	d00d      	beq.n	8008c8e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	685a      	ldr	r2, [r3, #4]
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	685b      	ldr	r3, [r3, #4]
 8008c7c:	18d2      	adds	r2, r2, r3
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	681a      	ldr	r2, [r3, #0]
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	601a      	str	r2, [r3, #0]
 8008c8c:	e008      	b.n	8008ca0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008c8e:	4b0b      	ldr	r3, [pc, #44]	@ (8008cbc <prvInsertBlockIntoFreeList+0xac>)
 8008c90:	681a      	ldr	r2, [r3, #0]
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	601a      	str	r2, [r3, #0]
 8008c96:	e003      	b.n	8008ca0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	681a      	ldr	r2, [r3, #0]
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008ca0:	68fa      	ldr	r2, [r7, #12]
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	429a      	cmp	r2, r3
 8008ca6:	d002      	beq.n	8008cae <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	687a      	ldr	r2, [r7, #4]
 8008cac:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008cae:	46c0      	nop			@ (mov r8, r8)
 8008cb0:	46bd      	mov	sp, r7
 8008cb2:	b004      	add	sp, #16
 8008cb4:	bd80      	pop	{r7, pc}
 8008cb6:	46c0      	nop			@ (mov r8, r8)
 8008cb8:	20000f8c 	.word	0x20000f8c
 8008cbc:	20000f94 	.word	0x20000f94

08008cc0 <memset>:
 8008cc0:	0003      	movs	r3, r0
 8008cc2:	1882      	adds	r2, r0, r2
 8008cc4:	4293      	cmp	r3, r2
 8008cc6:	d100      	bne.n	8008cca <memset+0xa>
 8008cc8:	4770      	bx	lr
 8008cca:	7019      	strb	r1, [r3, #0]
 8008ccc:	3301      	adds	r3, #1
 8008cce:	e7f9      	b.n	8008cc4 <memset+0x4>

08008cd0 <__libc_init_array>:
 8008cd0:	b570      	push	{r4, r5, r6, lr}
 8008cd2:	2600      	movs	r6, #0
 8008cd4:	4c0c      	ldr	r4, [pc, #48]	@ (8008d08 <__libc_init_array+0x38>)
 8008cd6:	4d0d      	ldr	r5, [pc, #52]	@ (8008d0c <__libc_init_array+0x3c>)
 8008cd8:	1b64      	subs	r4, r4, r5
 8008cda:	10a4      	asrs	r4, r4, #2
 8008cdc:	42a6      	cmp	r6, r4
 8008cde:	d109      	bne.n	8008cf4 <__libc_init_array+0x24>
 8008ce0:	2600      	movs	r6, #0
 8008ce2:	f000 f823 	bl	8008d2c <_init>
 8008ce6:	4c0a      	ldr	r4, [pc, #40]	@ (8008d10 <__libc_init_array+0x40>)
 8008ce8:	4d0a      	ldr	r5, [pc, #40]	@ (8008d14 <__libc_init_array+0x44>)
 8008cea:	1b64      	subs	r4, r4, r5
 8008cec:	10a4      	asrs	r4, r4, #2
 8008cee:	42a6      	cmp	r6, r4
 8008cf0:	d105      	bne.n	8008cfe <__libc_init_array+0x2e>
 8008cf2:	bd70      	pop	{r4, r5, r6, pc}
 8008cf4:	00b3      	lsls	r3, r6, #2
 8008cf6:	58eb      	ldr	r3, [r5, r3]
 8008cf8:	4798      	blx	r3
 8008cfa:	3601      	adds	r6, #1
 8008cfc:	e7ee      	b.n	8008cdc <__libc_init_array+0xc>
 8008cfe:	00b3      	lsls	r3, r6, #2
 8008d00:	58eb      	ldr	r3, [r5, r3]
 8008d02:	4798      	blx	r3
 8008d04:	3601      	adds	r6, #1
 8008d06:	e7f2      	b.n	8008cee <__libc_init_array+0x1e>
 8008d08:	08008eb0 	.word	0x08008eb0
 8008d0c:	08008eb0 	.word	0x08008eb0
 8008d10:	08008eb4 	.word	0x08008eb4
 8008d14:	08008eb0 	.word	0x08008eb0

08008d18 <memcpy>:
 8008d18:	2300      	movs	r3, #0
 8008d1a:	b510      	push	{r4, lr}
 8008d1c:	429a      	cmp	r2, r3
 8008d1e:	d100      	bne.n	8008d22 <memcpy+0xa>
 8008d20:	bd10      	pop	{r4, pc}
 8008d22:	5ccc      	ldrb	r4, [r1, r3]
 8008d24:	54c4      	strb	r4, [r0, r3]
 8008d26:	3301      	adds	r3, #1
 8008d28:	e7f8      	b.n	8008d1c <memcpy+0x4>
	...

08008d2c <_init>:
 8008d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d2e:	46c0      	nop			@ (mov r8, r8)
 8008d30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d32:	bc08      	pop	{r3}
 8008d34:	469e      	mov	lr, r3
 8008d36:	4770      	bx	lr

08008d38 <_fini>:
 8008d38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d3a:	46c0      	nop			@ (mov r8, r8)
 8008d3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d3e:	bc08      	pop	{r3}
 8008d40:	469e      	mov	lr, r3
 8008d42:	4770      	bx	lr
