
*** Running vivado
    with args -log PulseGen.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PulseGen.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source PulseGen.tcl -notrace
Command: synth_design -top PulseGen -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10300 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:38 . Memory (MB): peak = 281.168 ; gain = 71.133
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PulseGen' [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/new/PulseGen.v:2]
INFO: [Synth 8-638] synthesizing module 'Fitbit' [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/imports/examples/Fitbit.v:2]
INFO: [Synth 8-638] synthesizing module 'clockDivider_1Hz' [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/imports/examples/EE 460M_Lab2_Starter_File.v:52]
INFO: [Synth 8-256] done synthesizing module 'clockDivider_1Hz' (1#1) [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/imports/examples/EE 460M_Lab2_Starter_File.v:52]
INFO: [Synth 8-638] synthesizing module 'clockDivider_2Hz' [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/imports/examples/EE 460M_Lab2_Starter_File.v:76]
INFO: [Synth 8-256] done synthesizing module 'clockDivider_2Hz' (2#1) [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/imports/examples/EE 460M_Lab2_Starter_File.v:76]
WARNING: [Synth 8-387] label required on module instance [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/imports/examples/Fitbit.v:89]
INFO: [Synth 8-638] synthesizing module 'NumberDisplay' [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/imports/new/NumberDisplay.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/imports/new/NumberDisplay.v:53]
INFO: [Synth 8-226] default block is never used [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/imports/new/NumberDisplay.v:69]
INFO: [Synth 8-226] default block is never used [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/imports/new/NumberDisplay.v:89]
INFO: [Synth 8-226] default block is never used [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/imports/new/NumberDisplay.v:109]
INFO: [Synth 8-226] default block is never used [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/imports/new/NumberDisplay.v:129]
WARNING: [Synth 8-567] referenced signal 'st' should be on the sensitivity list [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/imports/new/NumberDisplay.v:63]
WARNING: [Synth 8-567] referenced signal 'nd' should be on the sensitivity list [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/imports/new/NumberDisplay.v:63]
WARNING: [Synth 8-567] referenced signal 'rd' should be on the sensitivity list [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/imports/new/NumberDisplay.v:63]
WARNING: [Synth 8-567] referenced signal 'th' should be on the sensitivity list [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/imports/new/NumberDisplay.v:63]
INFO: [Synth 8-256] done synthesizing module 'NumberDisplay' (3#1) [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/imports/new/NumberDisplay.v:23]
INFO: [Synth 8-256] done synthesizing module 'Fitbit' (4#1) [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/imports/examples/Fitbit.v:2]
WARNING: [Synth 8-3848] Net step in module/entity PulseGen does not have driver. [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/new/PulseGen.v:9]
WARNING: [Synth 8-3848] Net reset in module/entity PulseGen does not have driver. [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/new/PulseGen.v:9]
INFO: [Synth 8-256] done synthesizing module 'PulseGen' (5#1) [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/new/PulseGen.v:2]
WARNING: [Synth 8-3331] design PulseGen has unconnected port sw[3]
WARNING: [Synth 8-3331] design PulseGen has unconnected port sw[2]
WARNING: [Synth 8-3331] design PulseGen has unconnected port sw[1]
WARNING: [Synth 8-3331] design PulseGen has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:40 . Memory (MB): peak = 318.641 ; gain = 108.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin FB:step to constant 0 [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/new/PulseGen.v:12]
WARNING: [Synth 8-3295] tying undriven pin FB:reset to constant 0 [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/sources_1/new/PulseGen.v:12]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:40 . Memory (MB): peak = 318.641 ; gain = 108.605
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/constrs_1/imports/460M-HDL-Design/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/constrs_1/imports/460M-HDL-Design/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.srcs/constrs_1/imports/460M-HDL-Design/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PulseGen_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PulseGen_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 616.313 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:52 . Memory (MB): peak = 616.313 ; gain = 406.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:52 . Memory (MB): peak = 616.313 ; gain = 406.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:52 . Memory (MB): peak = 616.313 ; gain = 406.277
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "slowClk1" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slowClk2" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "segment_dis" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "d1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "d1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "d2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "d3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:53 . Memory (MB): peak = 616.313 ; gain = 406.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
	   3 Input     15 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               28 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clockDivider_1Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clockDivider_2Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NumberDisplay 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module Fitbit 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     15 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               15 Bit    Registers := 1     
	                4 Bit    Registers := 7     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "FB/clockdiv/slowClk1" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "FB/clockdiv2/slowClk2" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "FB/d1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design PulseGen has unconnected port sw[3]
WARNING: [Synth 8-3331] design PulseGen has unconnected port sw[2]
WARNING: [Synth 8-3331] design PulseGen has unconnected port sw[1]
WARNING: [Synth 8-3331] design PulseGen has unconnected port sw[0]
INFO: [Synth 8-3886] merging instance 'FB/d2_reg[0]' (FDE) to 'FB/d2_reg[2]'
INFO: [Synth 8-3886] merging instance 'FB/d2_reg[1]' (FDE) to 'FB/d2_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FB/d2_reg[2] )
INFO: [Synth 8-3886] merging instance 'FB/d4_reg[0]' (FDE) to 'FB/d4_reg[3]'
INFO: [Synth 8-3886] merging instance 'FB/d4_reg[1]' (FDE) to 'FB/d4_reg[3]'
INFO: [Synth 8-3886] merging instance 'FB/d4_reg[2]' (FDE) to 'FB/d4_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FB/d4_reg[3] )
INFO: [Synth 8-3886] merging instance 'FB/old_count_reg[0]' (FDC) to 'FB/old_count_reg[14]'
INFO: [Synth 8-3886] merging instance 'FB/old_count_reg[13]' (FDC) to 'FB/old_count_reg[14]'
INFO: [Synth 8-3886] merging instance 'FB/old_count_reg[14]' (FDC) to 'FB/old_count_reg[12]'
INFO: [Synth 8-3886] merging instance 'FB/old_count_reg[12]' (FDC) to 'FB/old_count_reg[11]'
INFO: [Synth 8-3886] merging instance 'FB/old_count_reg[11]' (FDC) to 'FB/old_count_reg[10]'
INFO: [Synth 8-3886] merging instance 'FB/old_count_reg[10]' (FDC) to 'FB/old_count_reg[9]'
INFO: [Synth 8-3886] merging instance 'FB/old_count_reg[9]' (FDC) to 'FB/old_count_reg[8]'
INFO: [Synth 8-3886] merging instance 'FB/old_count_reg[8]' (FDC) to 'FB/old_count_reg[7]'
INFO: [Synth 8-3886] merging instance 'FB/old_count_reg[7]' (FDC) to 'FB/old_count_reg[6]'
INFO: [Synth 8-3886] merging instance 'FB/old_count_reg[6]' (FDC) to 'FB/old_count_reg[5]'
INFO: [Synth 8-3886] merging instance 'FB/old_count_reg[1]' (FDC) to 'FB/old_count_reg[5]'
INFO: [Synth 8-3886] merging instance 'FB/old_count_reg[2]' (FDC) to 'FB/old_count_reg[5]'
INFO: [Synth 8-3886] merging instance 'FB/old_count_reg[3]' (FDC) to 'FB/old_count_reg[5]'
INFO: [Synth 8-3886] merging instance 'FB/old_count_reg[4]' (FDC) to 'FB/old_count_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FB/old_count_reg[5] )
INFO: [Synth 8-3886] merging instance 'FB/d4_reg[3]' (FDE) to 'FB/d3_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FB/d3_reg[0] )
INFO: [Synth 8-3886] merging instance 'FB/d2_reg[2]' (FDE) to 'FB/d2_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FB/d2_reg[3] )
WARNING: [Synth 8-3332] Sequential element (FB/step_count_reg[0]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/step_count_reg[1]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/step_count_reg[2]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/step_count_reg[3]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/step_count_reg[4]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/step_count_reg[5]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/step_count_reg[6]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/step_count_reg[7]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/step_count_reg[8]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/step_count_reg[9]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/step_count_reg[10]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/step_count_reg[11]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/step_count_reg[12]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/step_count_reg[13]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/step_count_reg[14]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/d2_reg[3]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/d3_reg[0]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/old_count_reg[5]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/high_activity_display_reg[1]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/high_activity_display_reg[2]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/high_activity_display_reg[3]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/high_activity_display_reg[4]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/high_activity_display_reg[5]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/high_activity_display_reg[6]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/high_activity_display_reg[7]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/high_activity_display_reg[8]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/high_activity_display_reg[9]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/high_activity_display_reg[10]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/high_activity_display_reg[11]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/high_activity_display_reg[12]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/high_activity_display_reg[13]) is unused and will be removed from module PulseGen.
INFO: [Synth 8-3886] merging instance 'i_0/FB/high_activity_count_reg[12]' (FDC) to 'i_0/FB/high_activity_count_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/FB/high_activity_count_reg[13]' (FDC) to 'i_0/FB/high_activity_count_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/FB/high_activity_count_reg[11]' (FDC) to 'i_0/FB/high_activity_count_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/FB/high_activity_count_reg[10]' (FDC) to 'i_0/FB/high_activity_count_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/FB/high_activity_count_reg[9]' (FDC) to 'i_0/FB/high_activity_count_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/FB/high_activity_count_reg[8]' (FDC) to 'i_0/FB/high_activity_count_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/FB/high_activity_count_reg[7]' (FDC) to 'i_0/FB/high_activity_count_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/FB/high_activity_count_reg[6]' (FDC) to 'i_0/FB/high_activity_count_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/FB/high_activity_count_reg[1]' (FDC) to 'i_0/FB/high_activity_count_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/FB/high_activity_count_reg[5]' (FDC) to 'i_0/FB/high_activity_count_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/FB/high_activity_count_reg[2]' (FDC) to 'i_0/FB/high_activity_count_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/FB/high_activity_count_reg[3]' (FDC) to 'i_0/FB/high_activity_count_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\FB/high_activity_count_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FB/count0_inferred__0 /\FB/count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FB/count0_inferred__0 /\FB/count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FB/count0_inferred__0 /\FB/count_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FB/count0_inferred__0 /\FB/count_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\FB/high_activity_display_reg[0] )
INFO: [Synth 8-3886] merging instance 'FB/d1_reg[1]' (FDE) to 'FB/d1_reg[2]'
INFO: [Synth 8-3886] merging instance 'FB/d1_reg[2]' (FDE) to 'FB/d1_reg[3]'
INFO: [Synth 8-3886] merging instance 'FB/d1_reg[0]' (FDE) to 'FB/d1_reg[3]'
INFO: [Synth 8-3886] merging instance 'FB/nolabel_line89/segment_dis_reg[0]' (FDE) to 'FB/nolabel_line89/segment_dis_reg[5]'
INFO: [Synth 8-3886] merging instance 'FB/nolabel_line89/segment_dis_reg[1]' (FDE) to 'FB/nolabel_line89/segment_dis_reg[3]'
INFO: [Synth 8-3886] merging instance 'FB/nolabel_line89/segment_dis_reg[2]' (FDE) to 'FB/nolabel_line89/segment_dis_reg[3]'
INFO: [Synth 8-3886] merging instance 'FB/nolabel_line89/segment_dis_reg[4]' (FDE) to 'FB/nolabel_line89/segment_dis_reg[5]'
WARNING: [Synth 8-3332] Sequential element (FB/clockdiv/counter_reg[27]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/clockdiv/counter_reg[26]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/clockdiv/counter_reg[25]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/clockdiv/counter_reg[24]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/clockdiv/counter_reg[23]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/clockdiv/counter_reg[22]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/clockdiv/counter_reg[21]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/clockdiv/counter_reg[20]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/clockdiv/counter_reg[19]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/clockdiv/counter_reg[18]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/clockdiv/counter_reg[17]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/clockdiv/counter_reg[16]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/clockdiv/counter_reg[15]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/clockdiv/counter_reg[14]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/clockdiv/counter_reg[13]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/clockdiv/counter_reg[12]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/clockdiv/counter_reg[11]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/clockdiv/counter_reg[10]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/clockdiv/counter_reg[9]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/clockdiv/counter_reg[8]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/clockdiv/counter_reg[7]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/clockdiv/counter_reg[6]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/clockdiv/counter_reg[5]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/clockdiv/counter_reg[4]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/clockdiv/counter_reg[3]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/clockdiv/counter_reg[2]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/clockdiv/counter_reg[1]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/clockdiv/counter_reg[0]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/clockdiv/slowClk1_reg) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/high_activity_count_reg[0]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/high_activity_count_reg[4]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/high_activity_display_reg[0]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/count_9_reg[3]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/count_9_reg[2]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/count_9_reg[1]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/count_9_reg[0]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/count_reg[3]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/count_reg[2]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/count_reg[1]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/count_reg[0]) is unused and will be removed from module PulseGen.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FB/nolabel_line89/segment_dis_reg[5] )
WARNING: [Synth 8-3332] Sequential element (FB/nolabel_line89/segment_dis_reg[5]) is unused and will be removed from module PulseGen.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:54 . Memory (MB): peak = 616.313 ; gain = 406.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:01:03 . Memory (MB): peak = 616.313 ; gain = 406.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:01:03 . Memory (MB): peak = 616.313 ; gain = 406.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (FB/d1_reg[3]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/display_mode_reg[3]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/display_mode_reg[2]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/display_mode_reg[1]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/display_mode_reg[0]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/nolabel_line89/segment_dis_reg[3]) is unused and will be removed from module PulseGen.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\FB/nolabel_line89/segment_dis_reg[6] )
WARNING: [Synth 8-3332] Sequential element (FB/nolabel_line89/segment_dis_reg[6]) is unused and will be removed from module PulseGen.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:01:03 . Memory (MB): peak = 616.313 ; gain = 406.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop FB/nolabel_line89/ans_reg[3] is being inverted and renamed to FB/nolabel_line89/ans_reg[3]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:01:03 . Memory (MB): peak = 616.313 ; gain = 406.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:01:03 . Memory (MB): peak = 616.313 ; gain = 406.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:01:03 . Memory (MB): peak = 616.313 ; gain = 406.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:01:03 . Memory (MB): peak = 616.313 ; gain = 406.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:01:03 . Memory (MB): peak = 616.313 ; gain = 406.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:01:03 . Memory (MB): peak = 616.313 ; gain = 406.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |    31|
|4     |LUT2   |     2|
|5     |LUT3   |     1|
|6     |LUT4   |     5|
|7     |LUT5   |     2|
|8     |LUT6   |     1|
|9     |FDRE   |    33|
|10    |IBUF   |     1|
|11    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+-----------------+------+
|      |Instance           |Module           |Cells |
+------+-------------------+-----------------+------+
|1     |top                |                 |    96|
|2     |  FB               |Fitbit           |    82|
|3     |    clockdiv2      |clockDivider_2Hz |    73|
|4     |    nolabel_line89 |NumberDisplay    |     9|
+------+-------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:01:03 . Memory (MB): peak = 616.313 ; gain = 406.277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 83 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 616.313 ; gain = 108.605
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:01:04 . Memory (MB): peak = 616.313 ; gain = 406.277
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
96 Infos, 96 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 616.313 ; gain = 406.277
INFO: [Common 17-1381] The checkpoint 'C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_6/460M_Lab6/460M_Lab6.runs/synth_1/PulseGen.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 616.313 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 12 13:23:57 2018...
