--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

G:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml Final_top.twx Final_top.ncd -o Final_top.twr Final_top.pcf
-ucf Nexys4_Master.ucf

Design file:              Final_top.ncd
Physical constraint file: Final_top.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: your_instance_name/mmcm_adv_inst/CLKIN1
  Logical resource: your_instance_name/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: your_instance_name/clkin1
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: your_instance_name/mmcm_adv_inst/CLKIN1
  Logical resource: your_instance_name/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: your_instance_name/clkin1
--------------------------------------------------------------------------------
Slack: 7.918ns (period - min period limit)
  Period: 9.167ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: your_instance_name/mmcm_adv_inst/CLKOUT4
  Logical resource: your_instance_name/mmcm_adv_inst/CLKOUT4
  Location pin: MMCME2_ADV_X1Y2.CLKOUT4
  Clock network: your_instance_name/clkout4
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_your_instance_name_clkout2 = PERIOD TIMEGRP 
"your_instance_name_clkout2"         TS_sys_clk_pin * 0.4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.155ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_your_instance_name_clkout2 = PERIOD TIMEGRP "your_instance_name_clkout2"
        TS_sys_clk_pin * 0.4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.845ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: your_instance_name/clkout3_buf/I0
  Logical resource: your_instance_name/clkout3_buf/I0
  Location pin: BUFGCTRL_X0Y28.I0
  Clock network: your_instance_name/clkout2
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: Inst_SVGA/Test_counter/count<3>/CLK
  Logical resource: Inst_SVGA/Test_counter/count_0/CK
  Location pin: SLICE_X86Y82.CLK
  Clock network: board_clk
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: Inst_SVGA/Test_counter/count<3>/CLK
  Logical resource: Inst_SVGA/Test_counter/count_0/CK
  Location pin: SLICE_X86Y82.CLK
  Clock network: board_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_your_instance_name_clkout4 = PERIOD TIMEGRP 
"your_instance_name_clkout4"         TS_sys_clk_pin * 1.09090909 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.155ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_your_instance_name_clkout4 = PERIOD TIMEGRP "your_instance_name_clkout4"
        TS_sys_clk_pin * 1.09090909 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.011ns (period - min period limit)
  Period: 9.166ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: your_instance_name/clkout5_buf/I0
  Logical resource: your_instance_name/clkout5_buf/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: your_instance_name/clkout4
--------------------------------------------------------------------------------
Slack: 8.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.166ns
  Low pulse: 4.583ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: Inst_SXGA/Test_counter/count<3>/CLK
  Logical resource: Inst_SXGA/Test_counter/count_0/CK
  Location pin: SLICE_X75Y79.CLK
  Clock network: board_clk
--------------------------------------------------------------------------------
Slack: 8.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.166ns
  High pulse: 4.583ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: Inst_SXGA/Test_counter/count<3>/CLK
  Logical resource: Inst_SXGA/Test_counter/count_0/CK
  Location pin: SLICE_X75Y79.CLK
  Clock network: board_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_your_instance_name_clkout3 = PERIOD TIMEGRP 
"your_instance_name_clkout3"         TS_sys_clk_pin * 0.666666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.155ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_your_instance_name_clkout3 = PERIOD TIMEGRP "your_instance_name_clkout3"
        TS_sys_clk_pin * 0.666666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.845ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: your_instance_name/clkout4_buf/I0
  Logical resource: your_instance_name/clkout4_buf/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: your_instance_name/clkout3
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.000ns
  Low pulse: 7.500ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: Inst_XGA/Inst_XGA_Control/Hcount/count<3>/CLK
  Logical resource: Inst_XGA/Inst_XGA_Control/Hcount/count_0/CK
  Location pin: SLICE_X74Y100.CLK
  Clock network: board_clk
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.000ns
  High pulse: 7.500ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: Inst_XGA/Inst_XGA_Control/Hcount/count<3>/CLK
  Logical resource: Inst_XGA/Inst_XGA_Control/Hcount/count_0/CK
  Location pin: SLICE_X74Y100.CLK
  Clock network: board_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_your_instance_name_clkout0 = PERIOD TIMEGRP 
"your_instance_name_clkout0"         TS_sys_clk_pin HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11558 paths analyzed, 1344 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.402ns.
--------------------------------------------------------------------------------

Paths for end point Inst_SVGA/Inst_Image_Generator/verticalCounter/count_0 (SLICE_X62Y101.CE), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SVGA/Inst_Image_Generator/DB1/Flip2/Q (FF)
  Destination:          Inst_SVGA/Inst_Image_Generator/verticalCounter/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.127ns (Levels of Logic = 3)
  Clock Path Skew:      -0.208ns (1.495 - 1.703)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SVGA/Inst_Image_Generator/DB1/Flip2/Q to Inst_SVGA/Inst_Image_Generator/verticalCounter/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y74.AQ       Tcko                  0.518   Inst_SVGA/Inst_Image_Generator/DB1/Flip2/Q
                                                       Inst_SVGA/Inst_Image_Generator/DB1/Flip2/Q
    SLICE_X66Y102.D4     net (fanout=10)       2.879   Inst_SVGA/Inst_Image_Generator/DB1/Flip2/Q
    SLICE_X66Y102.D      Tilo                  0.124   Inst_SVGA/Inst_Image_Generator/button_d[1]_top_border_AND_27_o2
                                                       Inst_SVGA/Inst_Image_Generator/button_d[1]_top_border_AND_27_o1
    SLICE_X61Y103.D2     net (fanout=5)        1.210   Inst_SVGA/Inst_Image_Generator/button_d[1]_top_border_AND_27_o2
    SLICE_X61Y103.D      Tilo                  0.124   Inst_SVGA/Inst_Image_Generator/button_d[1]_top_border_AND_27_o
                                                       Inst_SVGA/Inst_Image_Generator/button_d[1]_top_border_AND_27_o4
    SLICE_X61Y103.C5     net (fanout=1)        0.263   Inst_SVGA/Inst_Image_Generator/button_d[1]_top_border_AND_27_o
    SLICE_X61Y103.C      Tilo                  0.124   Inst_SVGA/Inst_Image_Generator/button_d[1]_top_border_AND_27_o
                                                       Inst_SVGA/Inst_Image_Generator/verticalCounter/_n0031_inv3
    SLICE_X62Y101.CE     net (fanout=3)        0.716   Inst_SVGA/Inst_Image_Generator/verticalCounter/_n0031_inv
    SLICE_X62Y101.CLK    Tceck                 0.169   Inst_SVGA/Inst_Image_Generator/verticalCounter/count<3>
                                                       Inst_SVGA/Inst_Image_Generator/verticalCounter/count_0
    -------------------------------------------------  ---------------------------
    Total                                      6.127ns (1.059ns logic, 5.068ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA/Inst_Image_Generator/Pulse_d/count_4 (FF)
  Destination:          Inst_SVGA/Inst_Image_Generator/verticalCounter/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.934ns (Levels of Logic = 3)
  Clock Path Skew:      -0.127ns (1.495 - 1.622)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA/Inst_Image_Generator/Pulse_d/count_4 to Inst_SVGA/Inst_Image_Generator/verticalCounter/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y89.AQ      Tcko                  0.456   Inst_VGA/Inst_Image_Generator/Pulse_d/count<7>
                                                       Inst_VGA/Inst_Image_Generator/Pulse_d/count_4
    SLICE_X53Y88.D2      net (fanout=2)        0.815   Inst_VGA/Inst_Image_Generator/Pulse_d/count<4>
    SLICE_X53Y88.D       Tilo                  0.124   Inst_SVGA/Inst_Image_Generator/Pulse_d/pulse_int<19>
                                                       Inst_VGA/Inst_Image_Generator/Pulse_d/pulse_int<19>1
    SLICE_X54Y90.A3      net (fanout=1)        0.797   Inst_SVGA/Inst_Image_Generator/Pulse_d/pulse_int<19>
    SLICE_X54Y90.A       Tilo                  0.124   Inst_VGA/Inst_Image_Generator/horizontalCounter/_n0025_inv
                                                       Inst_VGA/Inst_Image_Generator/Pulse_d/pulse_int<19>4
    SLICE_X61Y103.C2     net (fanout=16)       1.609   Inst_SVGA/Inst_Image_Generator/Pulse_d/clear
    SLICE_X61Y103.C      Tilo                  0.124   Inst_SVGA/Inst_Image_Generator/button_d[1]_top_border_AND_27_o
                                                       Inst_SVGA/Inst_Image_Generator/verticalCounter/_n0031_inv3
    SLICE_X62Y101.CE     net (fanout=3)        0.716   Inst_SVGA/Inst_Image_Generator/verticalCounter/_n0031_inv
    SLICE_X62Y101.CLK    Tceck                 0.169   Inst_SVGA/Inst_Image_Generator/verticalCounter/count<3>
                                                       Inst_SVGA/Inst_Image_Generator/verticalCounter/count_0
    -------------------------------------------------  ---------------------------
    Total                                      4.934ns (0.997ns logic, 3.937ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA/Inst_Image_Generator/Pulse_d/count_18 (FF)
  Destination:          Inst_SVGA/Inst_Image_Generator/verticalCounter/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.819ns (Levels of Logic = 3)
  Clock Path Skew:      -0.128ns (1.495 - 1.623)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA/Inst_Image_Generator/Pulse_d/count_18 to Inst_SVGA/Inst_Image_Generator/verticalCounter/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y92.CQ      Tcko                  0.456   Inst_VGA/Inst_Image_Generator/Pulse_d/count<19>
                                                       Inst_VGA/Inst_Image_Generator/Pulse_d/count_18
    SLICE_X53Y92.D3      net (fanout=2)        0.933   Inst_VGA/Inst_Image_Generator/Pulse_d/count<18>
    SLICE_X53Y92.D       Tilo                  0.124   Inst_SVGA/Inst_Image_Generator/Pulse_d/pulse_int<19>1
                                                       Inst_VGA/Inst_Image_Generator/Pulse_d/pulse_int<19>2
    SLICE_X54Y90.A5      net (fanout=1)        0.564   Inst_SVGA/Inst_Image_Generator/Pulse_d/pulse_int<19>1
    SLICE_X54Y90.A       Tilo                  0.124   Inst_VGA/Inst_Image_Generator/horizontalCounter/_n0025_inv
                                                       Inst_VGA/Inst_Image_Generator/Pulse_d/pulse_int<19>4
    SLICE_X61Y103.C2     net (fanout=16)       1.609   Inst_SVGA/Inst_Image_Generator/Pulse_d/clear
    SLICE_X61Y103.C      Tilo                  0.124   Inst_SVGA/Inst_Image_Generator/button_d[1]_top_border_AND_27_o
                                                       Inst_SVGA/Inst_Image_Generator/verticalCounter/_n0031_inv3
    SLICE_X62Y101.CE     net (fanout=3)        0.716   Inst_SVGA/Inst_Image_Generator/verticalCounter/_n0031_inv
    SLICE_X62Y101.CLK    Tceck                 0.169   Inst_SVGA/Inst_Image_Generator/verticalCounter/count<3>
                                                       Inst_SVGA/Inst_Image_Generator/verticalCounter/count_0
    -------------------------------------------------  ---------------------------
    Total                                      4.819ns (0.997ns logic, 3.822ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SVGA/Inst_Image_Generator/verticalCounter/count_1 (SLICE_X62Y101.CE), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SVGA/Inst_Image_Generator/DB1/Flip2/Q (FF)
  Destination:          Inst_SVGA/Inst_Image_Generator/verticalCounter/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.127ns (Levels of Logic = 3)
  Clock Path Skew:      -0.208ns (1.495 - 1.703)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SVGA/Inst_Image_Generator/DB1/Flip2/Q to Inst_SVGA/Inst_Image_Generator/verticalCounter/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y74.AQ       Tcko                  0.518   Inst_SVGA/Inst_Image_Generator/DB1/Flip2/Q
                                                       Inst_SVGA/Inst_Image_Generator/DB1/Flip2/Q
    SLICE_X66Y102.D4     net (fanout=10)       2.879   Inst_SVGA/Inst_Image_Generator/DB1/Flip2/Q
    SLICE_X66Y102.D      Tilo                  0.124   Inst_SVGA/Inst_Image_Generator/button_d[1]_top_border_AND_27_o2
                                                       Inst_SVGA/Inst_Image_Generator/button_d[1]_top_border_AND_27_o1
    SLICE_X61Y103.D2     net (fanout=5)        1.210   Inst_SVGA/Inst_Image_Generator/button_d[1]_top_border_AND_27_o2
    SLICE_X61Y103.D      Tilo                  0.124   Inst_SVGA/Inst_Image_Generator/button_d[1]_top_border_AND_27_o
                                                       Inst_SVGA/Inst_Image_Generator/button_d[1]_top_border_AND_27_o4
    SLICE_X61Y103.C5     net (fanout=1)        0.263   Inst_SVGA/Inst_Image_Generator/button_d[1]_top_border_AND_27_o
    SLICE_X61Y103.C      Tilo                  0.124   Inst_SVGA/Inst_Image_Generator/button_d[1]_top_border_AND_27_o
                                                       Inst_SVGA/Inst_Image_Generator/verticalCounter/_n0031_inv3
    SLICE_X62Y101.CE     net (fanout=3)        0.716   Inst_SVGA/Inst_Image_Generator/verticalCounter/_n0031_inv
    SLICE_X62Y101.CLK    Tceck                 0.169   Inst_SVGA/Inst_Image_Generator/verticalCounter/count<3>
                                                       Inst_SVGA/Inst_Image_Generator/verticalCounter/count_1
    -------------------------------------------------  ---------------------------
    Total                                      6.127ns (1.059ns logic, 5.068ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA/Inst_Image_Generator/Pulse_d/count_4 (FF)
  Destination:          Inst_SVGA/Inst_Image_Generator/verticalCounter/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.934ns (Levels of Logic = 3)
  Clock Path Skew:      -0.127ns (1.495 - 1.622)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA/Inst_Image_Generator/Pulse_d/count_4 to Inst_SVGA/Inst_Image_Generator/verticalCounter/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y89.AQ      Tcko                  0.456   Inst_VGA/Inst_Image_Generator/Pulse_d/count<7>
                                                       Inst_VGA/Inst_Image_Generator/Pulse_d/count_4
    SLICE_X53Y88.D2      net (fanout=2)        0.815   Inst_VGA/Inst_Image_Generator/Pulse_d/count<4>
    SLICE_X53Y88.D       Tilo                  0.124   Inst_SVGA/Inst_Image_Generator/Pulse_d/pulse_int<19>
                                                       Inst_VGA/Inst_Image_Generator/Pulse_d/pulse_int<19>1
    SLICE_X54Y90.A3      net (fanout=1)        0.797   Inst_SVGA/Inst_Image_Generator/Pulse_d/pulse_int<19>
    SLICE_X54Y90.A       Tilo                  0.124   Inst_VGA/Inst_Image_Generator/horizontalCounter/_n0025_inv
                                                       Inst_VGA/Inst_Image_Generator/Pulse_d/pulse_int<19>4
    SLICE_X61Y103.C2     net (fanout=16)       1.609   Inst_SVGA/Inst_Image_Generator/Pulse_d/clear
    SLICE_X61Y103.C      Tilo                  0.124   Inst_SVGA/Inst_Image_Generator/button_d[1]_top_border_AND_27_o
                                                       Inst_SVGA/Inst_Image_Generator/verticalCounter/_n0031_inv3
    SLICE_X62Y101.CE     net (fanout=3)        0.716   Inst_SVGA/Inst_Image_Generator/verticalCounter/_n0031_inv
    SLICE_X62Y101.CLK    Tceck                 0.169   Inst_SVGA/Inst_Image_Generator/verticalCounter/count<3>
                                                       Inst_SVGA/Inst_Image_Generator/verticalCounter/count_1
    -------------------------------------------------  ---------------------------
    Total                                      4.934ns (0.997ns logic, 3.937ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA/Inst_Image_Generator/Pulse_d/count_18 (FF)
  Destination:          Inst_SVGA/Inst_Image_Generator/verticalCounter/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.819ns (Levels of Logic = 3)
  Clock Path Skew:      -0.128ns (1.495 - 1.623)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA/Inst_Image_Generator/Pulse_d/count_18 to Inst_SVGA/Inst_Image_Generator/verticalCounter/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y92.CQ      Tcko                  0.456   Inst_VGA/Inst_Image_Generator/Pulse_d/count<19>
                                                       Inst_VGA/Inst_Image_Generator/Pulse_d/count_18
    SLICE_X53Y92.D3      net (fanout=2)        0.933   Inst_VGA/Inst_Image_Generator/Pulse_d/count<18>
    SLICE_X53Y92.D       Tilo                  0.124   Inst_SVGA/Inst_Image_Generator/Pulse_d/pulse_int<19>1
                                                       Inst_VGA/Inst_Image_Generator/Pulse_d/pulse_int<19>2
    SLICE_X54Y90.A5      net (fanout=1)        0.564   Inst_SVGA/Inst_Image_Generator/Pulse_d/pulse_int<19>1
    SLICE_X54Y90.A       Tilo                  0.124   Inst_VGA/Inst_Image_Generator/horizontalCounter/_n0025_inv
                                                       Inst_VGA/Inst_Image_Generator/Pulse_d/pulse_int<19>4
    SLICE_X61Y103.C2     net (fanout=16)       1.609   Inst_SVGA/Inst_Image_Generator/Pulse_d/clear
    SLICE_X61Y103.C      Tilo                  0.124   Inst_SVGA/Inst_Image_Generator/button_d[1]_top_border_AND_27_o
                                                       Inst_SVGA/Inst_Image_Generator/verticalCounter/_n0031_inv3
    SLICE_X62Y101.CE     net (fanout=3)        0.716   Inst_SVGA/Inst_Image_Generator/verticalCounter/_n0031_inv
    SLICE_X62Y101.CLK    Tceck                 0.169   Inst_SVGA/Inst_Image_Generator/verticalCounter/count<3>
                                                       Inst_SVGA/Inst_Image_Generator/verticalCounter/count_1
    -------------------------------------------------  ---------------------------
    Total                                      4.819ns (0.997ns logic, 3.822ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SVGA/Inst_Image_Generator/verticalCounter/count_2 (SLICE_X62Y101.CE), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SVGA/Inst_Image_Generator/DB1/Flip2/Q (FF)
  Destination:          Inst_SVGA/Inst_Image_Generator/verticalCounter/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.127ns (Levels of Logic = 3)
  Clock Path Skew:      -0.208ns (1.495 - 1.703)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SVGA/Inst_Image_Generator/DB1/Flip2/Q to Inst_SVGA/Inst_Image_Generator/verticalCounter/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y74.AQ       Tcko                  0.518   Inst_SVGA/Inst_Image_Generator/DB1/Flip2/Q
                                                       Inst_SVGA/Inst_Image_Generator/DB1/Flip2/Q
    SLICE_X66Y102.D4     net (fanout=10)       2.879   Inst_SVGA/Inst_Image_Generator/DB1/Flip2/Q
    SLICE_X66Y102.D      Tilo                  0.124   Inst_SVGA/Inst_Image_Generator/button_d[1]_top_border_AND_27_o2
                                                       Inst_SVGA/Inst_Image_Generator/button_d[1]_top_border_AND_27_o1
    SLICE_X61Y103.D2     net (fanout=5)        1.210   Inst_SVGA/Inst_Image_Generator/button_d[1]_top_border_AND_27_o2
    SLICE_X61Y103.D      Tilo                  0.124   Inst_SVGA/Inst_Image_Generator/button_d[1]_top_border_AND_27_o
                                                       Inst_SVGA/Inst_Image_Generator/button_d[1]_top_border_AND_27_o4
    SLICE_X61Y103.C5     net (fanout=1)        0.263   Inst_SVGA/Inst_Image_Generator/button_d[1]_top_border_AND_27_o
    SLICE_X61Y103.C      Tilo                  0.124   Inst_SVGA/Inst_Image_Generator/button_d[1]_top_border_AND_27_o
                                                       Inst_SVGA/Inst_Image_Generator/verticalCounter/_n0031_inv3
    SLICE_X62Y101.CE     net (fanout=3)        0.716   Inst_SVGA/Inst_Image_Generator/verticalCounter/_n0031_inv
    SLICE_X62Y101.CLK    Tceck                 0.169   Inst_SVGA/Inst_Image_Generator/verticalCounter/count<3>
                                                       Inst_SVGA/Inst_Image_Generator/verticalCounter/count_2
    -------------------------------------------------  ---------------------------
    Total                                      6.127ns (1.059ns logic, 5.068ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA/Inst_Image_Generator/Pulse_d/count_4 (FF)
  Destination:          Inst_SVGA/Inst_Image_Generator/verticalCounter/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.934ns (Levels of Logic = 3)
  Clock Path Skew:      -0.127ns (1.495 - 1.622)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA/Inst_Image_Generator/Pulse_d/count_4 to Inst_SVGA/Inst_Image_Generator/verticalCounter/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y89.AQ      Tcko                  0.456   Inst_VGA/Inst_Image_Generator/Pulse_d/count<7>
                                                       Inst_VGA/Inst_Image_Generator/Pulse_d/count_4
    SLICE_X53Y88.D2      net (fanout=2)        0.815   Inst_VGA/Inst_Image_Generator/Pulse_d/count<4>
    SLICE_X53Y88.D       Tilo                  0.124   Inst_SVGA/Inst_Image_Generator/Pulse_d/pulse_int<19>
                                                       Inst_VGA/Inst_Image_Generator/Pulse_d/pulse_int<19>1
    SLICE_X54Y90.A3      net (fanout=1)        0.797   Inst_SVGA/Inst_Image_Generator/Pulse_d/pulse_int<19>
    SLICE_X54Y90.A       Tilo                  0.124   Inst_VGA/Inst_Image_Generator/horizontalCounter/_n0025_inv
                                                       Inst_VGA/Inst_Image_Generator/Pulse_d/pulse_int<19>4
    SLICE_X61Y103.C2     net (fanout=16)       1.609   Inst_SVGA/Inst_Image_Generator/Pulse_d/clear
    SLICE_X61Y103.C      Tilo                  0.124   Inst_SVGA/Inst_Image_Generator/button_d[1]_top_border_AND_27_o
                                                       Inst_SVGA/Inst_Image_Generator/verticalCounter/_n0031_inv3
    SLICE_X62Y101.CE     net (fanout=3)        0.716   Inst_SVGA/Inst_Image_Generator/verticalCounter/_n0031_inv
    SLICE_X62Y101.CLK    Tceck                 0.169   Inst_SVGA/Inst_Image_Generator/verticalCounter/count<3>
                                                       Inst_SVGA/Inst_Image_Generator/verticalCounter/count_2
    -------------------------------------------------  ---------------------------
    Total                                      4.934ns (0.997ns logic, 3.937ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA/Inst_Image_Generator/Pulse_d/count_18 (FF)
  Destination:          Inst_SVGA/Inst_Image_Generator/verticalCounter/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.819ns (Levels of Logic = 3)
  Clock Path Skew:      -0.128ns (1.495 - 1.623)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA/Inst_Image_Generator/Pulse_d/count_18 to Inst_SVGA/Inst_Image_Generator/verticalCounter/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y92.CQ      Tcko                  0.456   Inst_VGA/Inst_Image_Generator/Pulse_d/count<19>
                                                       Inst_VGA/Inst_Image_Generator/Pulse_d/count_18
    SLICE_X53Y92.D3      net (fanout=2)        0.933   Inst_VGA/Inst_Image_Generator/Pulse_d/count<18>
    SLICE_X53Y92.D       Tilo                  0.124   Inst_SVGA/Inst_Image_Generator/Pulse_d/pulse_int<19>1
                                                       Inst_VGA/Inst_Image_Generator/Pulse_d/pulse_int<19>2
    SLICE_X54Y90.A5      net (fanout=1)        0.564   Inst_SVGA/Inst_Image_Generator/Pulse_d/pulse_int<19>1
    SLICE_X54Y90.A       Tilo                  0.124   Inst_VGA/Inst_Image_Generator/horizontalCounter/_n0025_inv
                                                       Inst_VGA/Inst_Image_Generator/Pulse_d/pulse_int<19>4
    SLICE_X61Y103.C2     net (fanout=16)       1.609   Inst_SVGA/Inst_Image_Generator/Pulse_d/clear
    SLICE_X61Y103.C      Tilo                  0.124   Inst_SVGA/Inst_Image_Generator/button_d[1]_top_border_AND_27_o
                                                       Inst_SVGA/Inst_Image_Generator/verticalCounter/_n0031_inv3
    SLICE_X62Y101.CE     net (fanout=3)        0.716   Inst_SVGA/Inst_Image_Generator/verticalCounter/_n0031_inv
    SLICE_X62Y101.CLK    Tceck                 0.169   Inst_SVGA/Inst_Image_Generator/verticalCounter/count<3>
                                                       Inst_SVGA/Inst_Image_Generator/verticalCounter/count_2
    -------------------------------------------------  ---------------------------
    Total                                      4.819ns (0.997ns logic, 3.822ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_your_instance_name_clkout0 = PERIOD TIMEGRP "your_instance_name_clkout0"
        TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_SXGA/Inst_SXGA_Control/hold_rgb_enable/Q (SLICE_X72Y99.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SXGA/Inst_SXGA_Control/Hcount/count_10 (FF)
  Destination:          Inst_SXGA/Inst_SXGA_Control/hold_rgb_enable/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.278ns (0.867 - 0.589)
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SXGA/Inst_SXGA_Control/Hcount/count_10 to Inst_SXGA/Inst_SXGA_Control/hold_rgb_enable/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y102.CQ     Tcko                  0.141   Inst_SXGA/Inst_SXGA_Control/Hcount/count<10>
                                                       Inst_SXGA/Inst_SXGA_Control/Hcount/count_10
    SLICE_X72Y99.A6      net (fanout=7)        0.321   Inst_SXGA/Inst_SXGA_Control/Hcount/count<10>
    SLICE_X72Y99.CLK     Tah         (-Th)     0.046   Inst_SXGA/Inst_SXGA_Control/hold_rgb_enable/Q
                                                       Inst_SXGA/Inst_SXGA_Control/holdActive
                                                       Inst_SXGA/Inst_SXGA_Control/hold_rgb_enable/Q
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.095ns logic, 0.321ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SXGA/Inst_SXGA_Control/hold_rgb_enable/Q (SLICE_X72Y99.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.155ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SXGA/Inst_SXGA_Control/Hcount/count_8 (FF)
  Destination:          Inst_SXGA/Inst_SXGA_Control/hold_rgb_enable/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 1)
  Clock Path Skew:      0.278ns (0.867 - 0.589)
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SXGA/Inst_SXGA_Control/Hcount/count_8 to Inst_SXGA/Inst_SXGA_Control/hold_rgb_enable/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y102.AQ     Tcko                  0.141   Inst_SXGA/Inst_SXGA_Control/Hcount/count<10>
                                                       Inst_SXGA/Inst_SXGA_Control/Hcount/count_8
    SLICE_X72Y99.A5      net (fanout=8)        0.338   Inst_SXGA/Inst_SXGA_Control/Hcount/count<8>
    SLICE_X72Y99.CLK     Tah         (-Th)     0.046   Inst_SXGA/Inst_SXGA_Control/hold_rgb_enable/Q
                                                       Inst_SXGA/Inst_SXGA_Control/holdActive
                                                       Inst_SXGA/Inst_SXGA_Control/hold_rgb_enable/Q
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.095ns logic, 0.338ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SXGA/Inst_SXGA_Control/hold_rgb_enable/Q (SLICE_X72Y99.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.178ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SXGA/Inst_SXGA_Control/Hcount/count_7 (FF)
  Destination:          Inst_SXGA/Inst_SXGA_Control/hold_rgb_enable/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 1)
  Clock Path Skew:      0.278ns (0.867 - 0.589)
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SXGA/Inst_SXGA_Control/Hcount/count_7 to Inst_SXGA/Inst_SXGA_Control/hold_rgb_enable/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y101.DQ     Tcko                  0.141   Inst_SXGA/Inst_SXGA_Control/Hcount/count<7>
                                                       Inst_SXGA/Inst_SXGA_Control/Hcount/count_7
    SLICE_X72Y99.A1      net (fanout=8)        0.361   Inst_SXGA/Inst_SXGA_Control/Hcount/count<7>
    SLICE_X72Y99.CLK     Tah         (-Th)     0.046   Inst_SXGA/Inst_SXGA_Control/hold_rgb_enable/Q
                                                       Inst_SXGA/Inst_SXGA_Control/holdActive
                                                       Inst_SXGA/Inst_SXGA_Control/hold_rgb_enable/Q
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.095ns logic, 0.361ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_your_instance_name_clkout0 = PERIOD TIMEGRP "your_instance_name_clkout0"
        TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: your_instance_name/clkout1_buf/I0
  Logical resource: your_instance_name/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: your_instance_name/clkout0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: Inst_VGA/Inst_Image_Generator/DB2/Flip2/Q/CLK
  Logical resource: Inst_VGA/Inst_Image_Generator/DB2/Flip2/Mshreg_Q/CLK
  Location pin: SLICE_X6Y68.CLK
  Clock network: board_clk
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: Inst_VGA/Inst_Image_Generator/DB2/Flip2/Q/CLK
  Logical resource: Inst_VGA/Inst_Image_Generator/DB2/Flip2/Mshreg_Q/CLK
  Location pin: SLICE_X6Y68.CLK
  Clock network: board_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_your_instance_name_clkout1 = PERIOD TIMEGRP 
"your_instance_name_clkout1"         TS_sys_clk_pin * 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 528 paths analyzed, 108 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.840ns.
--------------------------------------------------------------------------------

Paths for end point Inst_VGA/Test_counter/count_29 (SLICE_X88Y87.CIN), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA/Test_counter/count_1 (FF)
  Destination:          Inst_VGA/Test_counter/count_29 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.756ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.166 - 0.183)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 40.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA/Test_counter/count_1 to Inst_VGA/Test_counter/count_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y80.BQ      Tcko                  0.518   Inst_VGA/Test_counter/count<3>
                                                       Inst_VGA/Test_counter/count_1
    SLICE_X88Y80.B2      net (fanout=2)        0.665   Inst_VGA/Test_counter/count<1>
    SLICE_X88Y80.COUT    Topcyb                0.657   Inst_VGA/Test_counter/count<3>
                                                       Inst_VGA/Test_counter/count<1>_rt
                                                       Inst_VGA/Test_counter/Mcount_count_cy<3>
    SLICE_X88Y81.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<3>
    SLICE_X88Y81.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<7>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<7>
    SLICE_X88Y82.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<7>
    SLICE_X88Y82.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<11>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<11>
    SLICE_X88Y83.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<11>
    SLICE_X88Y83.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<15>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<15>
    SLICE_X88Y84.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<15>
    SLICE_X88Y84.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<19>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<19>
    SLICE_X88Y85.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<19>
    SLICE_X88Y85.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<23>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<23>
    SLICE_X88Y86.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<23>
    SLICE_X88Y86.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<27>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<27>
    SLICE_X88Y87.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<27>
    SLICE_X88Y87.CLK     Tcinck                0.214   Inst_VGA/Test_counter/count<31>
                                                       Inst_VGA/Test_counter/Mcount_count_xor<31>
                                                       Inst_VGA/Test_counter/count_29
    -------------------------------------------------  ---------------------------
    Total                                      2.756ns (2.091ns logic, 0.665ns route)
                                                       (75.9% logic, 24.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA/Test_counter/count_5 (FF)
  Destination:          Inst_VGA/Test_counter/count_29 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.641ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.166 - 0.184)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 40.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA/Test_counter/count_5 to Inst_VGA/Test_counter/count_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y81.BQ      Tcko                  0.518   Inst_VGA/Test_counter/count<7>
                                                       Inst_VGA/Test_counter/count_5
    SLICE_X88Y81.B2      net (fanout=2)        0.667   Inst_VGA/Test_counter/count<5>
    SLICE_X88Y81.COUT    Topcyb                0.657   Inst_VGA/Test_counter/count<7>
                                                       Inst_VGA/Test_counter/count<5>_rt
                                                       Inst_VGA/Test_counter/Mcount_count_cy<7>
    SLICE_X88Y82.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<7>
    SLICE_X88Y82.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<11>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<11>
    SLICE_X88Y83.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<11>
    SLICE_X88Y83.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<15>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<15>
    SLICE_X88Y84.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<15>
    SLICE_X88Y84.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<19>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<19>
    SLICE_X88Y85.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<19>
    SLICE_X88Y85.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<23>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<23>
    SLICE_X88Y86.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<23>
    SLICE_X88Y86.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<27>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<27>
    SLICE_X88Y87.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<27>
    SLICE_X88Y87.CLK     Tcinck                0.214   Inst_VGA/Test_counter/count<31>
                                                       Inst_VGA/Test_counter/Mcount_count_xor<31>
                                                       Inst_VGA/Test_counter/count_29
    -------------------------------------------------  ---------------------------
    Total                                      2.641ns (1.974ns logic, 0.667ns route)
                                                       (74.7% logic, 25.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA/Test_counter/count_2 (FF)
  Destination:          Inst_VGA/Test_counter/count_29 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.607ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.166 - 0.183)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 40.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA/Test_counter/count_2 to Inst_VGA/Test_counter/count_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y80.CQ      Tcko                  0.518   Inst_VGA/Test_counter/count<3>
                                                       Inst_VGA/Test_counter/count_2
    SLICE_X88Y80.C2      net (fanout=2)        0.669   Inst_VGA/Test_counter/count<2>
    SLICE_X88Y80.COUT    Topcyc                0.504   Inst_VGA/Test_counter/count<3>
                                                       Inst_VGA/Test_counter/count<2>_rt
                                                       Inst_VGA/Test_counter/Mcount_count_cy<3>
    SLICE_X88Y81.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<3>
    SLICE_X88Y81.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<7>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<7>
    SLICE_X88Y82.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<7>
    SLICE_X88Y82.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<11>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<11>
    SLICE_X88Y83.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<11>
    SLICE_X88Y83.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<15>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<15>
    SLICE_X88Y84.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<15>
    SLICE_X88Y84.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<19>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<19>
    SLICE_X88Y85.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<19>
    SLICE_X88Y85.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<23>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<23>
    SLICE_X88Y86.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<23>
    SLICE_X88Y86.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<27>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<27>
    SLICE_X88Y87.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<27>
    SLICE_X88Y87.CLK     Tcinck                0.214   Inst_VGA/Test_counter/count<31>
                                                       Inst_VGA/Test_counter/Mcount_count_xor<31>
                                                       Inst_VGA/Test_counter/count_29
    -------------------------------------------------  ---------------------------
    Total                                      2.607ns (1.938ns logic, 0.669ns route)
                                                       (74.3% logic, 25.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_VGA/Test_counter/count_31 (SLICE_X88Y87.CIN), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA/Test_counter/count_1 (FF)
  Destination:          Inst_VGA/Test_counter/count_31 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.747ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.166 - 0.183)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 40.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA/Test_counter/count_1 to Inst_VGA/Test_counter/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y80.BQ      Tcko                  0.518   Inst_VGA/Test_counter/count<3>
                                                       Inst_VGA/Test_counter/count_1
    SLICE_X88Y80.B2      net (fanout=2)        0.665   Inst_VGA/Test_counter/count<1>
    SLICE_X88Y80.COUT    Topcyb                0.657   Inst_VGA/Test_counter/count<3>
                                                       Inst_VGA/Test_counter/count<1>_rt
                                                       Inst_VGA/Test_counter/Mcount_count_cy<3>
    SLICE_X88Y81.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<3>
    SLICE_X88Y81.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<7>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<7>
    SLICE_X88Y82.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<7>
    SLICE_X88Y82.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<11>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<11>
    SLICE_X88Y83.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<11>
    SLICE_X88Y83.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<15>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<15>
    SLICE_X88Y84.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<15>
    SLICE_X88Y84.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<19>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<19>
    SLICE_X88Y85.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<19>
    SLICE_X88Y85.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<23>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<23>
    SLICE_X88Y86.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<23>
    SLICE_X88Y86.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<27>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<27>
    SLICE_X88Y87.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<27>
    SLICE_X88Y87.CLK     Tcinck                0.205   Inst_VGA/Test_counter/count<31>
                                                       Inst_VGA/Test_counter/Mcount_count_xor<31>
                                                       Inst_VGA/Test_counter/count_31
    -------------------------------------------------  ---------------------------
    Total                                      2.747ns (2.082ns logic, 0.665ns route)
                                                       (75.8% logic, 24.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA/Test_counter/count_5 (FF)
  Destination:          Inst_VGA/Test_counter/count_31 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.632ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.166 - 0.184)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 40.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA/Test_counter/count_5 to Inst_VGA/Test_counter/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y81.BQ      Tcko                  0.518   Inst_VGA/Test_counter/count<7>
                                                       Inst_VGA/Test_counter/count_5
    SLICE_X88Y81.B2      net (fanout=2)        0.667   Inst_VGA/Test_counter/count<5>
    SLICE_X88Y81.COUT    Topcyb                0.657   Inst_VGA/Test_counter/count<7>
                                                       Inst_VGA/Test_counter/count<5>_rt
                                                       Inst_VGA/Test_counter/Mcount_count_cy<7>
    SLICE_X88Y82.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<7>
    SLICE_X88Y82.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<11>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<11>
    SLICE_X88Y83.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<11>
    SLICE_X88Y83.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<15>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<15>
    SLICE_X88Y84.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<15>
    SLICE_X88Y84.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<19>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<19>
    SLICE_X88Y85.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<19>
    SLICE_X88Y85.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<23>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<23>
    SLICE_X88Y86.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<23>
    SLICE_X88Y86.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<27>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<27>
    SLICE_X88Y87.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<27>
    SLICE_X88Y87.CLK     Tcinck                0.205   Inst_VGA/Test_counter/count<31>
                                                       Inst_VGA/Test_counter/Mcount_count_xor<31>
                                                       Inst_VGA/Test_counter/count_31
    -------------------------------------------------  ---------------------------
    Total                                      2.632ns (1.965ns logic, 0.667ns route)
                                                       (74.7% logic, 25.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA/Test_counter/count_2 (FF)
  Destination:          Inst_VGA/Test_counter/count_31 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.598ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.166 - 0.183)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 40.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA/Test_counter/count_2 to Inst_VGA/Test_counter/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y80.CQ      Tcko                  0.518   Inst_VGA/Test_counter/count<3>
                                                       Inst_VGA/Test_counter/count_2
    SLICE_X88Y80.C2      net (fanout=2)        0.669   Inst_VGA/Test_counter/count<2>
    SLICE_X88Y80.COUT    Topcyc                0.504   Inst_VGA/Test_counter/count<3>
                                                       Inst_VGA/Test_counter/count<2>_rt
                                                       Inst_VGA/Test_counter/Mcount_count_cy<3>
    SLICE_X88Y81.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<3>
    SLICE_X88Y81.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<7>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<7>
    SLICE_X88Y82.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<7>
    SLICE_X88Y82.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<11>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<11>
    SLICE_X88Y83.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<11>
    SLICE_X88Y83.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<15>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<15>
    SLICE_X88Y84.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<15>
    SLICE_X88Y84.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<19>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<19>
    SLICE_X88Y85.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<19>
    SLICE_X88Y85.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<23>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<23>
    SLICE_X88Y86.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<23>
    SLICE_X88Y86.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<27>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<27>
    SLICE_X88Y87.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<27>
    SLICE_X88Y87.CLK     Tcinck                0.205   Inst_VGA/Test_counter/count<31>
                                                       Inst_VGA/Test_counter/Mcount_count_xor<31>
                                                       Inst_VGA/Test_counter/count_31
    -------------------------------------------------  ---------------------------
    Total                                      2.598ns (1.929ns logic, 0.669ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_VGA/Test_counter/count_30 (SLICE_X88Y87.CIN), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA/Test_counter/count_1 (FF)
  Destination:          Inst_VGA/Test_counter/count_30 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.672ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.166 - 0.183)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 40.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA/Test_counter/count_1 to Inst_VGA/Test_counter/count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y80.BQ      Tcko                  0.518   Inst_VGA/Test_counter/count<3>
                                                       Inst_VGA/Test_counter/count_1
    SLICE_X88Y80.B2      net (fanout=2)        0.665   Inst_VGA/Test_counter/count<1>
    SLICE_X88Y80.COUT    Topcyb                0.657   Inst_VGA/Test_counter/count<3>
                                                       Inst_VGA/Test_counter/count<1>_rt
                                                       Inst_VGA/Test_counter/Mcount_count_cy<3>
    SLICE_X88Y81.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<3>
    SLICE_X88Y81.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<7>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<7>
    SLICE_X88Y82.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<7>
    SLICE_X88Y82.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<11>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<11>
    SLICE_X88Y83.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<11>
    SLICE_X88Y83.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<15>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<15>
    SLICE_X88Y84.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<15>
    SLICE_X88Y84.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<19>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<19>
    SLICE_X88Y85.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<19>
    SLICE_X88Y85.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<23>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<23>
    SLICE_X88Y86.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<23>
    SLICE_X88Y86.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<27>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<27>
    SLICE_X88Y87.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<27>
    SLICE_X88Y87.CLK     Tcinck                0.130   Inst_VGA/Test_counter/count<31>
                                                       Inst_VGA/Test_counter/Mcount_count_xor<31>
                                                       Inst_VGA/Test_counter/count_30
    -------------------------------------------------  ---------------------------
    Total                                      2.672ns (2.007ns logic, 0.665ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA/Test_counter/count_5 (FF)
  Destination:          Inst_VGA/Test_counter/count_30 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.557ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.166 - 0.184)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 40.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA/Test_counter/count_5 to Inst_VGA/Test_counter/count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y81.BQ      Tcko                  0.518   Inst_VGA/Test_counter/count<7>
                                                       Inst_VGA/Test_counter/count_5
    SLICE_X88Y81.B2      net (fanout=2)        0.667   Inst_VGA/Test_counter/count<5>
    SLICE_X88Y81.COUT    Topcyb                0.657   Inst_VGA/Test_counter/count<7>
                                                       Inst_VGA/Test_counter/count<5>_rt
                                                       Inst_VGA/Test_counter/Mcount_count_cy<7>
    SLICE_X88Y82.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<7>
    SLICE_X88Y82.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<11>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<11>
    SLICE_X88Y83.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<11>
    SLICE_X88Y83.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<15>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<15>
    SLICE_X88Y84.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<15>
    SLICE_X88Y84.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<19>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<19>
    SLICE_X88Y85.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<19>
    SLICE_X88Y85.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<23>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<23>
    SLICE_X88Y86.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<23>
    SLICE_X88Y86.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<27>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<27>
    SLICE_X88Y87.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<27>
    SLICE_X88Y87.CLK     Tcinck                0.130   Inst_VGA/Test_counter/count<31>
                                                       Inst_VGA/Test_counter/Mcount_count_xor<31>
                                                       Inst_VGA/Test_counter/count_30
    -------------------------------------------------  ---------------------------
    Total                                      2.557ns (1.890ns logic, 0.667ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA/Test_counter/count_2 (FF)
  Destination:          Inst_VGA/Test_counter/count_30 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.523ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.166 - 0.183)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 40.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA/Test_counter/count_2 to Inst_VGA/Test_counter/count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y80.CQ      Tcko                  0.518   Inst_VGA/Test_counter/count<3>
                                                       Inst_VGA/Test_counter/count_2
    SLICE_X88Y80.C2      net (fanout=2)        0.669   Inst_VGA/Test_counter/count<2>
    SLICE_X88Y80.COUT    Topcyc                0.504   Inst_VGA/Test_counter/count<3>
                                                       Inst_VGA/Test_counter/count<2>_rt
                                                       Inst_VGA/Test_counter/Mcount_count_cy<3>
    SLICE_X88Y81.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<3>
    SLICE_X88Y81.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<7>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<7>
    SLICE_X88Y82.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<7>
    SLICE_X88Y82.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<11>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<11>
    SLICE_X88Y83.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<11>
    SLICE_X88Y83.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<15>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<15>
    SLICE_X88Y84.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<15>
    SLICE_X88Y84.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<19>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<19>
    SLICE_X88Y85.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<19>
    SLICE_X88Y85.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<23>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<23>
    SLICE_X88Y86.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<23>
    SLICE_X88Y86.COUT    Tbyp                  0.117   Inst_VGA/Test_counter/count<27>
                                                       Inst_VGA/Test_counter/Mcount_count_cy<27>
    SLICE_X88Y87.CIN     net (fanout=1)        0.000   Inst_VGA/Test_counter/Mcount_count_cy<27>
    SLICE_X88Y87.CLK     Tcinck                0.130   Inst_VGA/Test_counter/count<31>
                                                       Inst_VGA/Test_counter/Mcount_count_xor<31>
                                                       Inst_VGA/Test_counter/count_30
    -------------------------------------------------  ---------------------------
    Total                                      2.523ns (1.854ns logic, 0.669ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_your_instance_name_clkout1 = PERIOD TIMEGRP "your_instance_name_clkout1"
        TS_sys_clk_pin * 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_VGA/Test_counter/count_3 (SLICE_X88Y80.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.288ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VGA/Test_counter/count_3 (FF)
  Destination:          Inst_VGA/Test_counter/count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.288ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 40.000ns
  Destination Clock:    board_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VGA/Test_counter/count_3 to Inst_VGA/Test_counter/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y80.DQ      Tcko                  0.164   Inst_VGA/Test_counter/count<3>
                                                       Inst_VGA/Test_counter/count_3
    SLICE_X88Y80.D3      net (fanout=2)        0.149   Inst_VGA/Test_counter/count<3>
    SLICE_X88Y80.CLK     Tah         (-Th)     0.025   Inst_VGA/Test_counter/count<3>
                                                       Inst_VGA/Test_counter/count<3>_rt
                                                       Inst_VGA/Test_counter/Mcount_count_cy<3>
                                                       Inst_VGA/Test_counter/count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.288ns (0.139ns logic, 0.149ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_VGA/Test_counter/count_7 (SLICE_X88Y81.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.288ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VGA/Test_counter/count_7 (FF)
  Destination:          Inst_VGA/Test_counter/count_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.288ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 40.000ns
  Destination Clock:    board_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VGA/Test_counter/count_7 to Inst_VGA/Test_counter/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y81.DQ      Tcko                  0.164   Inst_VGA/Test_counter/count<7>
                                                       Inst_VGA/Test_counter/count_7
    SLICE_X88Y81.D3      net (fanout=2)        0.149   Inst_VGA/Test_counter/count<7>
    SLICE_X88Y81.CLK     Tah         (-Th)     0.025   Inst_VGA/Test_counter/count<7>
                                                       Inst_VGA/Test_counter/count<7>_rt
                                                       Inst_VGA/Test_counter/Mcount_count_cy<7>
                                                       Inst_VGA/Test_counter/count_7
    -------------------------------------------------  ---------------------------
    Total                                      0.288ns (0.139ns logic, 0.149ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_VGA/Test_counter/count_11 (SLICE_X88Y82.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.288ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VGA/Test_counter/count_11 (FF)
  Destination:          Inst_VGA/Test_counter/count_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.288ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 40.000ns
  Destination Clock:    board_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VGA/Test_counter/count_11 to Inst_VGA/Test_counter/count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y82.DQ      Tcko                  0.164   Inst_VGA/Test_counter/count<11>
                                                       Inst_VGA/Test_counter/count_11
    SLICE_X88Y82.D3      net (fanout=2)        0.149   Inst_VGA/Test_counter/count<11>
    SLICE_X88Y82.CLK     Tah         (-Th)     0.025   Inst_VGA/Test_counter/count<11>
                                                       Inst_VGA/Test_counter/count<11>_rt
                                                       Inst_VGA/Test_counter/Mcount_count_cy<11>
                                                       Inst_VGA/Test_counter/count_11
    -------------------------------------------------  ---------------------------
    Total                                      0.288ns (0.139ns logic, 0.149ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_your_instance_name_clkout1 = PERIOD TIMEGRP "your_instance_name_clkout1"
        TS_sys_clk_pin * 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.845ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: your_instance_name/clkout2_buf/I0
  Logical resource: your_instance_name/clkout2_buf/I0
  Location pin: BUFGCTRL_X0Y29.I0
  Clock network: your_instance_name/clkout1
--------------------------------------------------------------------------------
Slack: 39.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: Inst_VGA/Test_counter/count<3>/CLK
  Logical resource: Inst_VGA/Test_counter/count_0/CK
  Location pin: SLICE_X88Y80.CLK
  Clock network: board_clk
--------------------------------------------------------------------------------
Slack: 39.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: Inst_VGA/Test_counter/count<3>/CLK
  Logical resource: Inst_VGA/Test_counter/count_0/CK
  Location pin: SLICE_X88Y80.CLK
  Clock network: board_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      6.402ns|            0|            0|            0|        12086|
| TS_your_instance_name_clkout2 |     25.000ns|      2.155ns|          N/A|            0|            0|            0|            0|
| TS_your_instance_name_clkout4 |      9.167ns|      2.155ns|          N/A|            0|            0|            0|            0|
| TS_your_instance_name_clkout3 |     15.000ns|      2.155ns|          N/A|            0|            0|            0|            0|
| TS_your_instance_name_clkout0 |     10.000ns|      6.402ns|          N/A|            0|            0|        11558|            0|
| TS_your_instance_name_clkout1 |     40.000ns|      2.840ns|          N/A|            0|            0|          528|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    6.402|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 12086 paths, 0 nets, and 1042 connections

Design statistics:
   Minimum period:   6.402ns{1}   (Maximum frequency: 156.201MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 06 19:23:17 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 670 MB



