# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Data/QuartusPrimeWorkingDirectory/Processor\ Design\ Till\ Branch\ and\ Jump/Processor\ Design {C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:25 on Apr 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design" C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 23:31:25 on Apr 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/QuartusPrimeWorkingDirectory/Processor\ Design\ Till\ Branch\ and\ Jump/Processor\ Design {C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:26 on Apr 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design" C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:31:26 on Apr 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/QuartusPrimeWorkingDirectory/Processor\ Design\ Till\ Branch\ and\ Jump/Processor\ Design {C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/data_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:26 on Apr 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design" C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 23:31:26 on Apr 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/QuartusPrimeWorkingDirectory/Processor\ Design\ Till\ Branch\ and\ Jump/Processor\ Design {C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/register_file.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:26 on Apr 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design" C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/register_file.v 
# -- Compiling module register_file
# 
# Top level modules:
# 	register_file
# End time: 23:31:26 on Apr 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/QuartusPrimeWorkingDirectory/Processor\ Design\ Till\ Branch\ and\ Jump/Processor\ Design {C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/instr_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:26 on Apr 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design" C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/instr_mem.v 
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 23:31:26 on Apr 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/QuartusPrimeWorkingDirectory/Processor\ Design\ Till\ Branch\ and\ Jump/Processor\ Design {C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:26 on Apr 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design" C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v 
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 23:31:26 on Apr 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/QuartusPrimeWorkingDirectory/Processor\ Design\ Till\ Branch\ and\ Jump/Processor\ Design {C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:26 on Apr 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design" C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 23:31:26 on Apr 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/QuartusPrimeWorkingDirectory/Processor\ Design\ Till\ Branch\ and\ Jump/Processor\ Design {C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:26 on Apr 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design" C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 23:31:26 on Apr 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Data/QuartusPrimeWorkingDirectory/Processor\ Design\ Till\ Branch\ and\ Jump/Processor\ Design {C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:26 on Apr 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design" C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:31:26 on Apr 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 23:31:26 on Apr 10,2022
# Loading work.testbench
# Loading work.processor
# Loading work.instr_mem
# Loading work.control
# Loading work.mux4x1
# Loading work.register_file
# Loading work.alu
# Loading work.mux2x1
# Loading work.data_memory
# ** Warning: (vsim-3017) C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v(58): [TFMPC] - Too few port connections. Expected 15, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/uut/control_unit File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v
# ** Warning: (vsim-3722) C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v(58): [TFMPC] - Missing connection for port 'start'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave -position insertpoint  \
sim:/testbench/uut/pc
add wave -position insertpoint  \
sim:/testbench/uut/register/reg_array
restart
# ** Warning: (vsim-3017) C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v(58): [TFMPC] - Too few port connections. Expected 15, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/uut/control_unit File: C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v
# ** Warning: (vsim-3722) C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v(58): [TFMPC] - Missing connection for port 'start'.
run -all
# End time: 23:37:18 on Apr 10,2022, Elapsed time: 0:05:52
# Errors: 0, Warnings: 4
