-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Intel and sold by Intel or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

-- DATE "05/04/2020 15:52:11"

-- 
-- Device: Altera EP4CE22E22C8 Package TQFP144
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	prfx1_test01 IS
    PORT (
	clk16m : IN std_logic;
	dac : BUFFER std_logic_vector(13 DOWNTO 0);
	dac_clk : BUFFER std_logic;
	spiclk : BUFFER std_logic;
	sdi : BUFFER std_logic;
	spics : BUFFER std_logic;
	sw1 : IN std_logic;
	sw2 : IN std_logic;
	led1 : BUFFER std_logic;
	led2 : BUFFER std_logic;
	led3 : BUFFER std_logic
	);
END prfx1_test01;

-- Design Ports Information
-- dac[0]	=>  Location: PIN_115,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- dac[1]	=>  Location: PIN_119,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- dac[2]	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- dac[3]	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- dac[4]	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- dac[5]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- dac[6]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- dac[7]	=>  Location: PIN_135,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- dac[8]	=>  Location: PIN_136,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- dac[9]	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- dac[10]	=>  Location: PIN_141,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- dac[11]	=>  Location: PIN_142,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- dac[12]	=>  Location: PIN_143,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- dac[13]	=>  Location: PIN_144,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- dac_clk	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- spiclk	=>  Location: PIN_10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sdi	=>  Location: PIN_7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- spics	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- led1	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- led2	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- led3	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- clk16m	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- sw2	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- sw1	=>  Location: PIN_31,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default


ARCHITECTURE structure OF prfx1_test01 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk16m : std_logic;
SIGNAL ww_dac : std_logic_vector(13 DOWNTO 0);
SIGNAL ww_dac_clk : std_logic;
SIGNAL ww_spiclk : std_logic;
SIGNAL ww_sdi : std_logic;
SIGNAL ww_spics : std_logic;
SIGNAL ww_sw1 : std_logic;
SIGNAL ww_sw2 : std_logic;
SIGNAL ww_led1 : std_logic;
SIGNAL ww_led2 : std_logic;
SIGNAL ww_led3 : std_logic;
SIGNAL \PLL_inst|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk16m~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_nCEO~~padout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~obuf_o\ : std_logic;
SIGNAL \~ALTERA_nCEO~~obuf_o\ : std_logic;
SIGNAL \clk16m~input_o\ : std_logic;
SIGNAL \PLL_inst|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \NCO_1MHz|phase32[0]~95_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase32[1]~32_cout\ : std_logic;
SIGNAL \NCO_1MHz|phase32[1]~33_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase32[1]~34\ : std_logic;
SIGNAL \NCO_1MHz|phase32[2]~35_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase32[2]~36\ : std_logic;
SIGNAL \NCO_1MHz|phase32[3]~37_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase32[3]~38\ : std_logic;
SIGNAL \NCO_1MHz|phase32[4]~39_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase32[4]~40\ : std_logic;
SIGNAL \NCO_1MHz|phase32[5]~41_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase32[5]~42\ : std_logic;
SIGNAL \NCO_1MHz|phase32[6]~43_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase32[6]~44\ : std_logic;
SIGNAL \NCO_1MHz|phase32[7]~45_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase32[7]~46\ : std_logic;
SIGNAL \NCO_1MHz|phase32[8]~47_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase32[8]~48\ : std_logic;
SIGNAL \NCO_1MHz|phase32[9]~49_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase32[9]~50\ : std_logic;
SIGNAL \NCO_1MHz|phase32[10]~51_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase32[10]~52\ : std_logic;
SIGNAL \NCO_1MHz|phase32[11]~53_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase32[11]~54\ : std_logic;
SIGNAL \NCO_1MHz|phase32[12]~55_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase32[12]~56\ : std_logic;
SIGNAL \NCO_1MHz|phase32[13]~57_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase32[13]~58\ : std_logic;
SIGNAL \NCO_1MHz|phase32[14]~59_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase32[14]~60\ : std_logic;
SIGNAL \NCO_1MHz|phase32[15]~61_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase32[15]~62\ : std_logic;
SIGNAL \NCO_1MHz|phase32[16]~63_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase32[16]~64\ : std_logic;
SIGNAL \NCO_1MHz|phase32[17]~65_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase32[17]~66\ : std_logic;
SIGNAL \NCO_1MHz|phase32[18]~67_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase32[18]~68\ : std_logic;
SIGNAL \NCO_1MHz|phase32[19]~69_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase32[19]~70\ : std_logic;
SIGNAL \NCO_1MHz|phase32[20]~71_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase32[20]~72\ : std_logic;
SIGNAL \NCO_1MHz|phase32[21]~73_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase32[21]~74\ : std_logic;
SIGNAL \NCO_1MHz|phase32[22]~75_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase32[22]~76\ : std_logic;
SIGNAL \NCO_1MHz|phase32[23]~77_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase32[23]~78\ : std_logic;
SIGNAL \NCO_1MHz|phase32[24]~79_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase32[24]~80\ : std_logic;
SIGNAL \NCO_1MHz|phase32[25]~81_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase32[25]~82\ : std_logic;
SIGNAL \NCO_1MHz|phase32[26]~83_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase32[26]~84\ : std_logic;
SIGNAL \NCO_1MHz|phase32[27]~85_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase32[27]~86\ : std_logic;
SIGNAL \NCO_1MHz|phase32[28]~87_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase32[28]~88\ : std_logic;
SIGNAL \NCO_1MHz|phase32[29]~89_combout\ : std_logic;
SIGNAL \NCO_1MHz|y1[17]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp3[9]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase0[12]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase0[11]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan5~11_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan5~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase2[13]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase0[14]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase1[14]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan3~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase0[10]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase1[10]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase0[6]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase0[5]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase1[5]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase0[8]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase1[8]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase0[7]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase1[7]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan3~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase0[9]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase1[9]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan3~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan3~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan3~3_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan3~5_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan3~6_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan3~7_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan5~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan5~12_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan5~13_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan5~3_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan5~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan5~14_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan5~15_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan5~16_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan5~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan5~9_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase0[4]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase1[4]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase2[4]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan5~5_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase0[3]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase0[0]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase1[0]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase2[0]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase0[2]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase1[2]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan5~6_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan5~7_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan5~8_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan5~10_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan5~17_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp3~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp3~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan7~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp3~3_combout\ : std_logic;
SIGNAL \NCO_1MHz|judge4~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp3~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|judge4~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|judge4~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp3~5_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp3~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan7~13_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan7~9_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan7~14_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan7~10_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp3[4]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan7~15_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan7~16_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan7~17_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan7~11_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan7~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan7~5_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp3[1]~10_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase3[2]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan7~6_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan7~7_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan7~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan7~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan7~3_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan7~8_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan7~12_combout\ : std_logic;
SIGNAL \NCO_1MHz|judge4~3_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add28~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add28~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp4[4]~16_cout\ : std_logic;
SIGNAL \NCO_1MHz|temp4[4]~18\ : std_logic;
SIGNAL \NCO_1MHz|temp4[5]~20\ : std_logic;
SIGNAL \NCO_1MHz|temp4[6]~22\ : std_logic;
SIGNAL \NCO_1MHz|temp4[7]~24\ : std_logic;
SIGNAL \NCO_1MHz|temp4[8]~26\ : std_logic;
SIGNAL \NCO_1MHz|temp4[9]~28\ : std_logic;
SIGNAL \NCO_1MHz|temp4[10]~30\ : std_logic;
SIGNAL \NCO_1MHz|temp4[11]~32\ : std_logic;
SIGNAL \NCO_1MHz|temp4[12]~34\ : std_logic;
SIGNAL \NCO_1MHz|temp4[13]~36\ : std_logic;
SIGNAL \NCO_1MHz|temp4[14]~38\ : std_logic;
SIGNAL \NCO_1MHz|temp4[15]~40\ : std_logic;
SIGNAL \NCO_1MHz|temp4[16]~42\ : std_logic;
SIGNAL \NCO_1MHz|temp4[17]~44\ : std_logic;
SIGNAL \NCO_1MHz|temp4[18]~45_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp4[17]~43_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp4[16]~41_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp4[10]~29_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp4[11]~31_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan9~11_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp4[13]~35_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp4[12]~33_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan9~5_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp4[14]~37_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan9~12_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp4[9]~27_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp4[8]~25_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan9~9_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan9~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan9~6_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan9~10_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan9~13_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan9~15_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan9~14_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan9~16_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan9~17_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp4[15]~39_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan9~7_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp4[7]~23_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp4[6]~21_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp4[5]~19_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase4[3]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase4[0]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase4[2]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase4[1]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan9~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan9~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp4[4]~17_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan9~19_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan9~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan9~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan9~3_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan9~8_combout\ : std_logic;
SIGNAL \NCO_1MHz|judge5~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|judge5~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|judge5~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp5[5]~15_cout\ : std_logic;
SIGNAL \NCO_1MHz|temp5[5]~17_cout\ : std_logic;
SIGNAL \NCO_1MHz|temp5[5]~19\ : std_logic;
SIGNAL \NCO_1MHz|temp5[6]~21\ : std_logic;
SIGNAL \NCO_1MHz|temp5[7]~23\ : std_logic;
SIGNAL \NCO_1MHz|temp5[8]~25\ : std_logic;
SIGNAL \NCO_1MHz|temp5[9]~27\ : std_logic;
SIGNAL \NCO_1MHz|temp5[10]~29\ : std_logic;
SIGNAL \NCO_1MHz|temp5[11]~31\ : std_logic;
SIGNAL \NCO_1MHz|temp5[12]~33\ : std_logic;
SIGNAL \NCO_1MHz|temp5[13]~35\ : std_logic;
SIGNAL \NCO_1MHz|temp5[14]~37\ : std_logic;
SIGNAL \NCO_1MHz|temp5[15]~39\ : std_logic;
SIGNAL \NCO_1MHz|temp5[16]~41\ : std_logic;
SIGNAL \NCO_1MHz|temp5[17]~42_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp5[16]~40_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp5[15]~38_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp5[14]~36_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp5[13]~34_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp5[12]~32_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp5[11]~30_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp5[10]~28_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp5[9]~26_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp5[8]~24_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp5[7]~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp5[6]~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp5[5]~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp5[4]~46_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp5[2]~47_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp5[1]~48_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp6[1]~19\ : std_logic;
SIGNAL \NCO_1MHz|temp6[2]~21\ : std_logic;
SIGNAL \NCO_1MHz|temp6[3]~23\ : std_logic;
SIGNAL \NCO_1MHz|temp6[4]~25\ : std_logic;
SIGNAL \NCO_1MHz|temp6[5]~27\ : std_logic;
SIGNAL \NCO_1MHz|temp6[6]~29\ : std_logic;
SIGNAL \NCO_1MHz|temp6[7]~31\ : std_logic;
SIGNAL \NCO_1MHz|temp6[8]~33\ : std_logic;
SIGNAL \NCO_1MHz|temp6[9]~35\ : std_logic;
SIGNAL \NCO_1MHz|temp6[10]~37\ : std_logic;
SIGNAL \NCO_1MHz|temp6[11]~39\ : std_logic;
SIGNAL \NCO_1MHz|temp6[12]~41\ : std_logic;
SIGNAL \NCO_1MHz|temp6[13]~43\ : std_logic;
SIGNAL \NCO_1MHz|temp6[14]~45\ : std_logic;
SIGNAL \NCO_1MHz|temp6[15]~47\ : std_logic;
SIGNAL \NCO_1MHz|temp6[16]~49\ : std_logic;
SIGNAL \NCO_1MHz|temp6[17]~50_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add44~1_cout\ : std_logic;
SIGNAL \NCO_1MHz|Add44~3\ : std_logic;
SIGNAL \NCO_1MHz|Add44~5\ : std_logic;
SIGNAL \NCO_1MHz|Add44~7\ : std_logic;
SIGNAL \NCO_1MHz|Add44~9\ : std_logic;
SIGNAL \NCO_1MHz|Add44~11\ : std_logic;
SIGNAL \NCO_1MHz|Add44~13\ : std_logic;
SIGNAL \NCO_1MHz|Add44~15\ : std_logic;
SIGNAL \NCO_1MHz|Add44~17\ : std_logic;
SIGNAL \NCO_1MHz|Add44~19\ : std_logic;
SIGNAL \NCO_1MHz|Add44~21\ : std_logic;
SIGNAL \NCO_1MHz|Add44~23\ : std_logic;
SIGNAL \NCO_1MHz|Add44~25\ : std_logic;
SIGNAL \NCO_1MHz|Add44~27\ : std_logic;
SIGNAL \NCO_1MHz|Add44~28_combout\ : std_logic;
SIGNAL \NCO_1MHz|judge6~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase5[14]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase5[10]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan11~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase5[11]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan11~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan11~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase5[1]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan11~7_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan11~8_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan11~9_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan11~10_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan11~11_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan11~12_combout\ : std_logic;
SIGNAL \NCO_1MHz|judge6~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|judge6~5_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan11~3_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan11~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan11~5_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan11~6_combout\ : std_logic;
SIGNAL \NCO_1MHz|judge6~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp5[17]~43\ : std_logic;
SIGNAL \NCO_1MHz|temp5[18]~44_combout\ : std_logic;
SIGNAL \NCO_1MHz|judge6~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|judge6~3_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp6[16]~48_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add44~26_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp6[15]~46_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add44~24_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp6[14]~44_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add44~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp6[13]~42_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add44~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp6[12]~40_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add44~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp6[11]~38_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add44~16_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp6[10]~36_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add44~14_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp6[9]~34_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add44~12_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp6[8]~32_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add44~10_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp6[7]~30_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add44~8_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp6[6]~28_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add44~6_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp6[5]~26_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add44~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp6[4]~24_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add44~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp6[3]~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp6[2]~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp6[1]~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp7[1]~19\ : std_logic;
SIGNAL \NCO_1MHz|temp7[2]~21\ : std_logic;
SIGNAL \NCO_1MHz|temp7[3]~23\ : std_logic;
SIGNAL \NCO_1MHz|temp7[4]~25\ : std_logic;
SIGNAL \NCO_1MHz|temp7[5]~27\ : std_logic;
SIGNAL \NCO_1MHz|temp7[6]~29\ : std_logic;
SIGNAL \NCO_1MHz|temp7[7]~31\ : std_logic;
SIGNAL \NCO_1MHz|temp7[8]~33\ : std_logic;
SIGNAL \NCO_1MHz|temp7[9]~35\ : std_logic;
SIGNAL \NCO_1MHz|temp7[10]~37\ : std_logic;
SIGNAL \NCO_1MHz|temp7[11]~39\ : std_logic;
SIGNAL \NCO_1MHz|temp7[12]~41\ : std_logic;
SIGNAL \NCO_1MHz|temp7[13]~43\ : std_logic;
SIGNAL \NCO_1MHz|temp7[14]~45\ : std_logic;
SIGNAL \NCO_1MHz|temp7[15]~47\ : std_logic;
SIGNAL \NCO_1MHz|temp7[16]~49\ : std_logic;
SIGNAL \NCO_1MHz|temp7[17]~50_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add49~1\ : std_logic;
SIGNAL \NCO_1MHz|Add49~3\ : std_logic;
SIGNAL \NCO_1MHz|Add49~5\ : std_logic;
SIGNAL \NCO_1MHz|Add49~7\ : std_logic;
SIGNAL \NCO_1MHz|Add49~9\ : std_logic;
SIGNAL \NCO_1MHz|Add49~11\ : std_logic;
SIGNAL \NCO_1MHz|Add49~13\ : std_logic;
SIGNAL \NCO_1MHz|Add49~15\ : std_logic;
SIGNAL \NCO_1MHz|Add49~17\ : std_logic;
SIGNAL \NCO_1MHz|Add49~19\ : std_logic;
SIGNAL \NCO_1MHz|Add49~21\ : std_logic;
SIGNAL \NCO_1MHz|Add49~23\ : std_logic;
SIGNAL \NCO_1MHz|Add49~25\ : std_logic;
SIGNAL \NCO_1MHz|Add49~27\ : std_logic;
SIGNAL \NCO_1MHz|Add49~29\ : std_logic;
SIGNAL \NCO_1MHz|Add49~30_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp6[17]~51\ : std_logic;
SIGNAL \NCO_1MHz|temp6[18]~52_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add44~29\ : std_logic;
SIGNAL \NCO_1MHz|Add44~30_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase6[13]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase6[11]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase6[6]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan13~1_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan13~3_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan13~5_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan13~7_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan13~9_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan13~11_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan13~13_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan13~15_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan13~17_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan13~19_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan13~21_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan13~23_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan13~25_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan13~27_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan13~29_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan13~30_combout\ : std_logic;
SIGNAL \NCO_1MHz|judge7~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp7[16]~48_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add49~28_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp7[15]~46_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add49~26_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp7[14]~44_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add49~24_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp7[13]~42_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add49~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp7[12]~40_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add49~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp7[11]~38_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add49~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp7[10]~36_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add49~16_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp7[9]~34_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add49~14_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp7[8]~32_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add49~12_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp7[7]~30_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add49~10_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp7[6]~28_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add49~8_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp7[5]~26_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add49~6_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp7[4]~24_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add49~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp7[3]~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add49~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp7[2]~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add49~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp7[1]~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp8[1]~19\ : std_logic;
SIGNAL \NCO_1MHz|temp8[2]~21\ : std_logic;
SIGNAL \NCO_1MHz|temp8[3]~23\ : std_logic;
SIGNAL \NCO_1MHz|temp8[4]~25\ : std_logic;
SIGNAL \NCO_1MHz|temp8[5]~27\ : std_logic;
SIGNAL \NCO_1MHz|temp8[6]~29\ : std_logic;
SIGNAL \NCO_1MHz|temp8[7]~31\ : std_logic;
SIGNAL \NCO_1MHz|temp8[8]~33\ : std_logic;
SIGNAL \NCO_1MHz|temp8[9]~35\ : std_logic;
SIGNAL \NCO_1MHz|temp8[10]~37\ : std_logic;
SIGNAL \NCO_1MHz|temp8[11]~39\ : std_logic;
SIGNAL \NCO_1MHz|temp8[12]~41\ : std_logic;
SIGNAL \NCO_1MHz|temp8[13]~43\ : std_logic;
SIGNAL \NCO_1MHz|temp8[14]~45\ : std_logic;
SIGNAL \NCO_1MHz|temp8[15]~47\ : std_logic;
SIGNAL \NCO_1MHz|temp8[16]~49\ : std_logic;
SIGNAL \NCO_1MHz|temp8[17]~50_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add57~1_cout\ : std_logic;
SIGNAL \NCO_1MHz|Add57~3\ : std_logic;
SIGNAL \NCO_1MHz|Add57~5\ : std_logic;
SIGNAL \NCO_1MHz|Add57~7\ : std_logic;
SIGNAL \NCO_1MHz|Add57~9\ : std_logic;
SIGNAL \NCO_1MHz|Add57~11\ : std_logic;
SIGNAL \NCO_1MHz|Add57~13\ : std_logic;
SIGNAL \NCO_1MHz|Add57~15\ : std_logic;
SIGNAL \NCO_1MHz|Add57~17\ : std_logic;
SIGNAL \NCO_1MHz|Add57~19\ : std_logic;
SIGNAL \NCO_1MHz|Add57~21\ : std_logic;
SIGNAL \NCO_1MHz|Add57~23\ : std_logic;
SIGNAL \NCO_1MHz|Add57~25\ : std_logic;
SIGNAL \NCO_1MHz|Add57~27\ : std_logic;
SIGNAL \NCO_1MHz|Add57~29\ : std_logic;
SIGNAL \NCO_1MHz|Add57~30_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp7[17]~51\ : std_logic;
SIGNAL \NCO_1MHz|temp7[18]~52_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add49~31\ : std_logic;
SIGNAL \NCO_1MHz|Add49~32_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase7[11]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase7[10]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase7[9]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase7[8]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase7[1]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase7[0]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan15~1_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan15~3_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan15~5_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan15~7_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan15~9_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan15~11_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan15~13_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan15~15_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan15~17_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan15~19_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan15~21_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan15~23_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan15~25_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan15~27_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan15~29_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan15~31_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan15~32_combout\ : std_logic;
SIGNAL \NCO_1MHz|judge8~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp8[16]~48_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add57~28_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp8[15]~46_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add57~26_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp8[14]~44_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add57~24_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp8[13]~42_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add57~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp8[12]~40_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add57~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp8[11]~38_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add57~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase8[10]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp8[10]~36_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add57~16_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp8[9]~34_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add57~14_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase8[9]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp8[8]~32_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add57~12_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp8[7]~30_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add57~10_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp8[6]~28_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add57~8_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp8[5]~26_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add57~6_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp8[4]~24_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add57~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase8[4]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase8[3]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp8[3]~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add57~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase8[2]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp8[2]~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp7[2]~_wirecell_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp8[1]~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan17~1_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan17~3_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan17~5_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan17~7_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan17~9_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan17~11_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan17~13_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan17~15_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan17~17_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan17~19_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan17~21_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan17~23_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan17~25_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan17~27_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan17~29_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan17~30_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp8[17]~51\ : std_logic;
SIGNAL \NCO_1MHz|temp8[18]~52_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add57~31\ : std_logic;
SIGNAL \NCO_1MHz|Add57~32_combout\ : std_logic;
SIGNAL \NCO_1MHz|judge9~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp9[1]~19\ : std_logic;
SIGNAL \NCO_1MHz|temp9[2]~21\ : std_logic;
SIGNAL \NCO_1MHz|temp9[3]~23\ : std_logic;
SIGNAL \NCO_1MHz|temp9[4]~25\ : std_logic;
SIGNAL \NCO_1MHz|temp9[5]~27\ : std_logic;
SIGNAL \NCO_1MHz|temp9[6]~29\ : std_logic;
SIGNAL \NCO_1MHz|temp9[7]~31\ : std_logic;
SIGNAL \NCO_1MHz|temp9[8]~33\ : std_logic;
SIGNAL \NCO_1MHz|temp9[9]~35\ : std_logic;
SIGNAL \NCO_1MHz|temp9[10]~37\ : std_logic;
SIGNAL \NCO_1MHz|temp9[11]~39\ : std_logic;
SIGNAL \NCO_1MHz|temp9[12]~41\ : std_logic;
SIGNAL \NCO_1MHz|temp9[13]~43\ : std_logic;
SIGNAL \NCO_1MHz|temp9[14]~45\ : std_logic;
SIGNAL \NCO_1MHz|temp9[15]~47\ : std_logic;
SIGNAL \NCO_1MHz|temp9[16]~48_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp9[15]~46_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp9[14]~44_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp9[13]~42_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp9[12]~40_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp9[11]~38_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp9[10]~36_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp9[9]~34_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp9[8]~32_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp9[7]~30_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp9[6]~28_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp9[5]~26_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp9[4]~24_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp9[3]~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp9[2]~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp9[1]~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp10[1]~19\ : std_logic;
SIGNAL \NCO_1MHz|temp10[2]~21\ : std_logic;
SIGNAL \NCO_1MHz|temp10[3]~23\ : std_logic;
SIGNAL \NCO_1MHz|temp10[4]~25\ : std_logic;
SIGNAL \NCO_1MHz|temp10[5]~27\ : std_logic;
SIGNAL \NCO_1MHz|temp10[6]~29\ : std_logic;
SIGNAL \NCO_1MHz|temp10[7]~31\ : std_logic;
SIGNAL \NCO_1MHz|temp10[8]~33\ : std_logic;
SIGNAL \NCO_1MHz|temp10[9]~35\ : std_logic;
SIGNAL \NCO_1MHz|temp10[10]~37\ : std_logic;
SIGNAL \NCO_1MHz|temp10[11]~39\ : std_logic;
SIGNAL \NCO_1MHz|temp10[12]~41\ : std_logic;
SIGNAL \NCO_1MHz|temp10[13]~43\ : std_logic;
SIGNAL \NCO_1MHz|temp10[14]~45\ : std_logic;
SIGNAL \NCO_1MHz|temp10[15]~47\ : std_logic;
SIGNAL \NCO_1MHz|temp10[16]~48_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add76~1\ : std_logic;
SIGNAL \NCO_1MHz|Add76~3\ : std_logic;
SIGNAL \NCO_1MHz|Add76~5\ : std_logic;
SIGNAL \NCO_1MHz|Add76~7\ : std_logic;
SIGNAL \NCO_1MHz|Add76~9\ : std_logic;
SIGNAL \NCO_1MHz|Add76~11\ : std_logic;
SIGNAL \NCO_1MHz|Add76~13\ : std_logic;
SIGNAL \NCO_1MHz|Add76~15\ : std_logic;
SIGNAL \NCO_1MHz|Add76~17\ : std_logic;
SIGNAL \NCO_1MHz|Add76~19\ : std_logic;
SIGNAL \NCO_1MHz|Add76~21\ : std_logic;
SIGNAL \NCO_1MHz|Add76~23\ : std_logic;
SIGNAL \NCO_1MHz|Add76~24_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp9[16]~49\ : std_logic;
SIGNAL \NCO_1MHz|temp9[17]~50_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase9[10]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase9[5]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase9[4]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase9[3]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase9[2]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan19~1_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan19~3_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan19~5_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan19~7_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan19~9_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan19~11_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan19~13_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan19~15_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan19~17_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan19~19_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan19~21_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan19~23_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan19~25_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan19~27_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan19~29_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan19~30_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp9[17]~51\ : std_logic;
SIGNAL \NCO_1MHz|temp9[18]~52_combout\ : std_logic;
SIGNAL \NCO_1MHz|judge10~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp10[16]~49\ : std_logic;
SIGNAL \NCO_1MHz|temp10[17]~51\ : std_logic;
SIGNAL \NCO_1MHz|temp10[18]~52_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add76~25\ : std_logic;
SIGNAL \NCO_1MHz|Add76~27\ : std_logic;
SIGNAL \NCO_1MHz|Add76~28_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp10[17]~50_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add76~26_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp10[15]~46_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add76~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp10[14]~44_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add76~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase10[13]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp10[13]~42_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add76~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp10[12]~40_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add76~16_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase10[12]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp10[11]~38_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add76~14_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase10[11]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase10[10]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp10[10]~36_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add76~12_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp10[9]~34_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add76~10_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp10[8]~32_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add76~8_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp10[7]~30_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add76~6_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp10[6]~28_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add76~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp10[5]~26_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add76~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp10[4]~24_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add76~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase10[4]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp10[3]~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase10[3]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp10[2]~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp10[1]~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase10[1]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan21~1_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan21~3_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan21~5_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan21~7_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan21~9_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan21~11_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan21~13_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan21~15_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan21~17_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan21~19_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan21~21_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan21~23_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan21~25_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan21~27_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan21~29_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan21~31_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan21~32_combout\ : std_logic;
SIGNAL \NCO_1MHz|judge11~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp11[3]~17\ : std_logic;
SIGNAL \NCO_1MHz|temp11[4]~19\ : std_logic;
SIGNAL \NCO_1MHz|temp11[5]~21\ : std_logic;
SIGNAL \NCO_1MHz|temp11[6]~23\ : std_logic;
SIGNAL \NCO_1MHz|temp11[7]~25\ : std_logic;
SIGNAL \NCO_1MHz|temp11[8]~27\ : std_logic;
SIGNAL \NCO_1MHz|temp11[9]~29\ : std_logic;
SIGNAL \NCO_1MHz|temp11[10]~31\ : std_logic;
SIGNAL \NCO_1MHz|temp11[11]~33\ : std_logic;
SIGNAL \NCO_1MHz|temp11[12]~35\ : std_logic;
SIGNAL \NCO_1MHz|temp11[13]~37\ : std_logic;
SIGNAL \NCO_1MHz|temp11[14]~39\ : std_logic;
SIGNAL \NCO_1MHz|temp11[15]~41\ : std_logic;
SIGNAL \NCO_1MHz|temp11[16]~42_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp11[15]~40_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase11[15]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp11[14]~38_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp11[13]~36_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase11[13]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase11[12]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp11[12]~34_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp11[11]~32_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp11[10]~30_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp11[9]~28_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp11[8]~26_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp11[7]~24_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp11[6]~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase11[5]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp11[5]~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase11[4]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp11[4]~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp11[3]~16_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase11[2]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp11[2]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp11[1]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase11[0]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan23~1_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan23~3_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan23~5_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan23~7_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan23~9_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan23~11_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan23~13_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan23~15_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan23~17_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan23~19_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan23~21_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan23~23_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan23~25_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan23~27_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan23~29_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan23~31_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan23~32_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp11[16]~43\ : std_logic;
SIGNAL \NCO_1MHz|temp11[17]~44_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp11[17]~45\ : std_logic;
SIGNAL \NCO_1MHz|temp11[18]~46_combout\ : std_logic;
SIGNAL \NCO_1MHz|judge12~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp12[2]~18\ : std_logic;
SIGNAL \NCO_1MHz|temp12[3]~20\ : std_logic;
SIGNAL \NCO_1MHz|temp12[4]~22\ : std_logic;
SIGNAL \NCO_1MHz|temp12[5]~24\ : std_logic;
SIGNAL \NCO_1MHz|temp12[6]~26\ : std_logic;
SIGNAL \NCO_1MHz|temp12[7]~28\ : std_logic;
SIGNAL \NCO_1MHz|temp12[8]~30\ : std_logic;
SIGNAL \NCO_1MHz|temp12[9]~32\ : std_logic;
SIGNAL \NCO_1MHz|temp12[10]~34\ : std_logic;
SIGNAL \NCO_1MHz|temp12[11]~36\ : std_logic;
SIGNAL \NCO_1MHz|temp12[12]~38\ : std_logic;
SIGNAL \NCO_1MHz|temp12[13]~40\ : std_logic;
SIGNAL \NCO_1MHz|temp12[14]~42\ : std_logic;
SIGNAL \NCO_1MHz|temp12[15]~44\ : std_logic;
SIGNAL \NCO_1MHz|temp12[16]~46\ : std_logic;
SIGNAL \NCO_1MHz|temp12[17]~48\ : std_logic;
SIGNAL \NCO_1MHz|temp12[18]~49_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp12[16]~45_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase12[15]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp12[15]~43_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp12[14]~41_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp12[13]~39_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase12[13]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp12[12]~37_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp12[11]~35_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase12[10]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp12[10]~33_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp12[9]~31_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp12[8]~29_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp12[7]~27_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp12[6]~25_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase12[5]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp12[5]~23_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp12[4]~21_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase12[4]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp12[3]~19_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase12[2]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp12[2]~17_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp12[2]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase12[1]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan25~1_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan25~3_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan25~5_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan25~7_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan25~9_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan25~11_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan25~13_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan25~15_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan25~17_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan25~19_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan25~21_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan25~23_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan25~25_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan25~27_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan25~29_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan25~31_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan25~32_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp12[17]~47_combout\ : std_logic;
SIGNAL \NCO_1MHz|judge13~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp13[1]~19\ : std_logic;
SIGNAL \NCO_1MHz|temp13[2]~21\ : std_logic;
SIGNAL \NCO_1MHz|temp13[3]~23\ : std_logic;
SIGNAL \NCO_1MHz|temp13[4]~25\ : std_logic;
SIGNAL \NCO_1MHz|temp13[5]~27\ : std_logic;
SIGNAL \NCO_1MHz|temp13[6]~29\ : std_logic;
SIGNAL \NCO_1MHz|temp13[7]~31\ : std_logic;
SIGNAL \NCO_1MHz|temp13[8]~33\ : std_logic;
SIGNAL \NCO_1MHz|temp13[9]~35\ : std_logic;
SIGNAL \NCO_1MHz|temp13[10]~37\ : std_logic;
SIGNAL \NCO_1MHz|temp13[11]~39\ : std_logic;
SIGNAL \NCO_1MHz|temp13[12]~41\ : std_logic;
SIGNAL \NCO_1MHz|temp13[13]~43\ : std_logic;
SIGNAL \NCO_1MHz|temp13[14]~45\ : std_logic;
SIGNAL \NCO_1MHz|temp13[15]~47\ : std_logic;
SIGNAL \NCO_1MHz|temp13[16]~49\ : std_logic;
SIGNAL \NCO_1MHz|temp13[17]~51\ : std_logic;
SIGNAL \NCO_1MHz|temp13[18]~52_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp13[16]~48_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase13[15]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp13[15]~46_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp13[14]~44_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp13[13]~42_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase13[13]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp13[12]~40_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp13[11]~38_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase13[10]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp13[10]~36_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase13[9]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp13[9]~34_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp13[8]~32_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase13[8]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp13[7]~30_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase13[7]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase13[6]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp13[6]~28_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp13[5]~26_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp13[4]~24_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp13[3]~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp13[2]~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase13[1]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp13[1]~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase13[0]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan27~1_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan27~3_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan27~5_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan27~7_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan27~9_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan27~11_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan27~13_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan27~15_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan27~17_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan27~19_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan27~21_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan27~23_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan27~25_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan27~27_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan27~29_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan27~31_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan27~32_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan5~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan5~19_combout\ : std_logic;
SIGNAL \NCO_1MHz|x2~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|y3[15]~5_cout\ : std_logic;
SIGNAL \NCO_1MHz|y3[15]~7\ : std_logic;
SIGNAL \NCO_1MHz|y3[16]~9\ : std_logic;
SIGNAL \NCO_1MHz|y3[17]~11\ : std_logic;
SIGNAL \NCO_1MHz|y3[18]~12_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add26~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|x3[14]~6\ : std_logic;
SIGNAL \NCO_1MHz|x3[15]~8\ : std_logic;
SIGNAL \NCO_1MHz|x3[16]~10\ : std_logic;
SIGNAL \NCO_1MHz|x3[17]~12\ : std_logic;
SIGNAL \NCO_1MHz|x3[18]~13_combout\ : std_logic;
SIGNAL \NCO_1MHz|x3[17]~11_combout\ : std_logic;
SIGNAL \NCO_1MHz|x3[16]~9_combout\ : std_logic;
SIGNAL \NCO_1MHz|x3[15]~7_combout\ : std_logic;
SIGNAL \NCO_1MHz|x3[14]~5_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp3~6_combout\ : std_logic;
SIGNAL \NCO_1MHz|y3[17]~10_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add26~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|x3~15_combout\ : std_logic;
SIGNAL \NCO_1MHz|y3[16]~8_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add26~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|y3[15]~6_combout\ : std_logic;
SIGNAL \NCO_1MHz|x4[11]~9\ : std_logic;
SIGNAL \NCO_1MHz|x4[12]~11\ : std_logic;
SIGNAL \NCO_1MHz|x4[13]~13\ : std_logic;
SIGNAL \NCO_1MHz|x4[14]~15\ : std_logic;
SIGNAL \NCO_1MHz|x4[15]~17\ : std_logic;
SIGNAL \NCO_1MHz|x4[16]~19\ : std_logic;
SIGNAL \NCO_1MHz|x4[17]~21\ : std_logic;
SIGNAL \NCO_1MHz|x4[18]~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add32~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add32~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add32~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|y4[11]~9\ : std_logic;
SIGNAL \NCO_1MHz|y4[12]~11\ : std_logic;
SIGNAL \NCO_1MHz|y4[13]~13\ : std_logic;
SIGNAL \NCO_1MHz|y4[14]~15\ : std_logic;
SIGNAL \NCO_1MHz|y4[15]~17\ : std_logic;
SIGNAL \NCO_1MHz|y4[16]~19\ : std_logic;
SIGNAL \NCO_1MHz|y4[17]~21\ : std_logic;
SIGNAL \NCO_1MHz|y4[18]~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add34~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|x4[17]~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|x4[16]~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|x4[15]~16_combout\ : std_logic;
SIGNAL \NCO_1MHz|x4[14]~14_combout\ : std_logic;
SIGNAL \NCO_1MHz|x4[13]~12_combout\ : std_logic;
SIGNAL \NCO_1MHz|y4[17]~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add34~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|x4[12]~10_combout\ : std_logic;
SIGNAL \NCO_1MHz|y4[16]~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add34~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|x4[11]~8_combout\ : std_logic;
SIGNAL \NCO_1MHz|y4~24_combout\ : std_logic;
SIGNAL \NCO_1MHz|y4[15]~16_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add34~3_combout\ : std_logic;
SIGNAL \NCO_1MHz|y4~25_combout\ : std_logic;
SIGNAL \NCO_1MHz|y4[14]~14_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add34~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|y4[13]~12_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add34~5_combout\ : std_logic;
SIGNAL \NCO_1MHz|y4~26_combout\ : std_logic;
SIGNAL \NCO_1MHz|y4[12]~10_combout\ : std_logic;
SIGNAL \NCO_1MHz|x5[7]~13\ : std_logic;
SIGNAL \NCO_1MHz|x5[8]~15\ : std_logic;
SIGNAL \NCO_1MHz|x5[9]~17\ : std_logic;
SIGNAL \NCO_1MHz|x5[10]~19\ : std_logic;
SIGNAL \NCO_1MHz|x5[11]~21\ : std_logic;
SIGNAL \NCO_1MHz|x5[12]~23\ : std_logic;
SIGNAL \NCO_1MHz|x5[13]~25\ : std_logic;
SIGNAL \NCO_1MHz|x5[14]~27\ : std_logic;
SIGNAL \NCO_1MHz|x5[15]~29\ : std_logic;
SIGNAL \NCO_1MHz|x5[16]~31\ : std_logic;
SIGNAL \NCO_1MHz|x5[17]~33\ : std_logic;
SIGNAL \NCO_1MHz|x5[18]~34_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add40~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add40~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add40~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|y4[11]~8_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add40~3_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add40~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add40~5_combout\ : std_logic;
SIGNAL \NCO_1MHz|y5[7]~13\ : std_logic;
SIGNAL \NCO_1MHz|y5[8]~15\ : std_logic;
SIGNAL \NCO_1MHz|y5[9]~17\ : std_logic;
SIGNAL \NCO_1MHz|y5[10]~19\ : std_logic;
SIGNAL \NCO_1MHz|y5[11]~21\ : std_logic;
SIGNAL \NCO_1MHz|y5[12]~23\ : std_logic;
SIGNAL \NCO_1MHz|y5[13]~25\ : std_logic;
SIGNAL \NCO_1MHz|y5[14]~27\ : std_logic;
SIGNAL \NCO_1MHz|y5[15]~29\ : std_logic;
SIGNAL \NCO_1MHz|y5[16]~31\ : std_logic;
SIGNAL \NCO_1MHz|y5[17]~33\ : std_logic;
SIGNAL \NCO_1MHz|y5[18]~34_combout\ : std_logic;
SIGNAL \NCO_1MHz|y5[17]~32_combout\ : std_logic;
SIGNAL \NCO_1MHz|y5[16]~30_combout\ : std_logic;
SIGNAL \NCO_1MHz|y5[15]~28_combout\ : std_logic;
SIGNAL \NCO_1MHz|y5[14]~26_combout\ : std_logic;
SIGNAL \NCO_1MHz|y5[13]~24_combout\ : std_logic;
SIGNAL \NCO_1MHz|y5[12]~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|y5[11]~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|y5[10]~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|y5[9]~16_combout\ : std_logic;
SIGNAL \NCO_1MHz|y5[8]~14_combout\ : std_logic;
SIGNAL \NCO_1MHz|y5[7]~12_combout\ : std_logic;
SIGNAL \NCO_1MHz|y5~36_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add45~1\ : std_logic;
SIGNAL \NCO_1MHz|Add45~3\ : std_logic;
SIGNAL \NCO_1MHz|Add45~5\ : std_logic;
SIGNAL \NCO_1MHz|Add45~7\ : std_logic;
SIGNAL \NCO_1MHz|Add45~9\ : std_logic;
SIGNAL \NCO_1MHz|Add45~11\ : std_logic;
SIGNAL \NCO_1MHz|Add45~13\ : std_logic;
SIGNAL \NCO_1MHz|Add45~15\ : std_logic;
SIGNAL \NCO_1MHz|Add45~17\ : std_logic;
SIGNAL \NCO_1MHz|Add45~19\ : std_logic;
SIGNAL \NCO_1MHz|Add45~21\ : std_logic;
SIGNAL \NCO_1MHz|Add45~23\ : std_logic;
SIGNAL \NCO_1MHz|Add45~25\ : std_logic;
SIGNAL \NCO_1MHz|Add45~26_combout\ : std_logic;
SIGNAL \NCO_1MHz|x5[17]~32_combout\ : std_logic;
SIGNAL \NCO_1MHz|x5[16]~30_combout\ : std_logic;
SIGNAL \NCO_1MHz|x5[15]~28_combout\ : std_logic;
SIGNAL \NCO_1MHz|x5[14]~26_combout\ : std_logic;
SIGNAL \NCO_1MHz|x5[13]~24_combout\ : std_logic;
SIGNAL \NCO_1MHz|x5[12]~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add45~24_combout\ : std_logic;
SIGNAL \NCO_1MHz|x5[11]~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add45~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|x5[10]~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add45~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add45~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|x5[9]~16_combout\ : std_logic;
SIGNAL \NCO_1MHz|x5[8]~14_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add45~16_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add45~14_combout\ : std_logic;
SIGNAL \NCO_1MHz|x5[7]~12_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add45~12_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add34~6_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add34~7_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add45~10_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add34~8_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add45~8_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add45~6_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add34~9_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add45~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add45~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add45~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|x6[0]~20\ : std_logic;
SIGNAL \NCO_1MHz|x6[1]~22\ : std_logic;
SIGNAL \NCO_1MHz|x6[2]~24\ : std_logic;
SIGNAL \NCO_1MHz|x6[3]~26\ : std_logic;
SIGNAL \NCO_1MHz|x6[4]~28\ : std_logic;
SIGNAL \NCO_1MHz|x6[5]~30\ : std_logic;
SIGNAL \NCO_1MHz|x6[6]~32\ : std_logic;
SIGNAL \NCO_1MHz|x6[7]~34\ : std_logic;
SIGNAL \NCO_1MHz|x6[8]~36\ : std_logic;
SIGNAL \NCO_1MHz|x6[9]~38\ : std_logic;
SIGNAL \NCO_1MHz|x6[10]~40\ : std_logic;
SIGNAL \NCO_1MHz|x6[11]~42\ : std_logic;
SIGNAL \NCO_1MHz|x6[12]~44\ : std_logic;
SIGNAL \NCO_1MHz|x6[13]~46\ : std_logic;
SIGNAL \NCO_1MHz|x6[14]~48\ : std_logic;
SIGNAL \NCO_1MHz|x6[15]~50\ : std_logic;
SIGNAL \NCO_1MHz|x6[16]~52\ : std_logic;
SIGNAL \NCO_1MHz|x6[17]~54\ : std_logic;
SIGNAL \NCO_1MHz|x6[18]~55_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add42~1\ : std_logic;
SIGNAL \NCO_1MHz|Add42~3\ : std_logic;
SIGNAL \NCO_1MHz|Add42~5\ : std_logic;
SIGNAL \NCO_1MHz|Add42~7\ : std_logic;
SIGNAL \NCO_1MHz|Add42~9\ : std_logic;
SIGNAL \NCO_1MHz|Add42~11\ : std_logic;
SIGNAL \NCO_1MHz|Add42~13\ : std_logic;
SIGNAL \NCO_1MHz|Add42~15\ : std_logic;
SIGNAL \NCO_1MHz|Add42~17\ : std_logic;
SIGNAL \NCO_1MHz|Add42~19\ : std_logic;
SIGNAL \NCO_1MHz|Add42~21\ : std_logic;
SIGNAL \NCO_1MHz|Add42~23\ : std_logic;
SIGNAL \NCO_1MHz|Add42~25\ : std_logic;
SIGNAL \NCO_1MHz|Add42~27\ : std_logic;
SIGNAL \NCO_1MHz|Add42~29\ : std_logic;
SIGNAL \NCO_1MHz|Add42~31\ : std_logic;
SIGNAL \NCO_1MHz|Add42~32_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add47~1\ : std_logic;
SIGNAL \NCO_1MHz|Add47~3\ : std_logic;
SIGNAL \NCO_1MHz|Add47~5\ : std_logic;
SIGNAL \NCO_1MHz|Add47~7\ : std_logic;
SIGNAL \NCO_1MHz|Add47~9\ : std_logic;
SIGNAL \NCO_1MHz|Add47~11\ : std_logic;
SIGNAL \NCO_1MHz|Add47~13\ : std_logic;
SIGNAL \NCO_1MHz|Add47~15\ : std_logic;
SIGNAL \NCO_1MHz|Add47~17\ : std_logic;
SIGNAL \NCO_1MHz|Add47~19\ : std_logic;
SIGNAL \NCO_1MHz|Add47~21\ : std_logic;
SIGNAL \NCO_1MHz|Add47~23\ : std_logic;
SIGNAL \NCO_1MHz|Add47~25\ : std_logic;
SIGNAL \NCO_1MHz|Add47~26_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add47~24_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add47~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add47~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add47~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add47~16_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add47~14_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add47~12_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add47~10_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add47~8_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add47~6_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add47~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|y6[2]~18\ : std_logic;
SIGNAL \NCO_1MHz|y6[3]~20\ : std_logic;
SIGNAL \NCO_1MHz|y6[4]~22\ : std_logic;
SIGNAL \NCO_1MHz|y6[5]~24\ : std_logic;
SIGNAL \NCO_1MHz|y6[6]~26\ : std_logic;
SIGNAL \NCO_1MHz|y6[7]~28\ : std_logic;
SIGNAL \NCO_1MHz|y6[8]~30\ : std_logic;
SIGNAL \NCO_1MHz|y6[9]~32\ : std_logic;
SIGNAL \NCO_1MHz|y6[10]~34\ : std_logic;
SIGNAL \NCO_1MHz|y6[11]~36\ : std_logic;
SIGNAL \NCO_1MHz|y6[12]~38\ : std_logic;
SIGNAL \NCO_1MHz|y6[13]~40\ : std_logic;
SIGNAL \NCO_1MHz|y6[14]~42\ : std_logic;
SIGNAL \NCO_1MHz|y6[15]~44\ : std_logic;
SIGNAL \NCO_1MHz|y6[16]~46\ : std_logic;
SIGNAL \NCO_1MHz|y6[17]~48\ : std_logic;
SIGNAL \NCO_1MHz|y6[18]~49_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add47~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add47~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add43~1_cout\ : std_logic;
SIGNAL \NCO_1MHz|Add43~3\ : std_logic;
SIGNAL \NCO_1MHz|Add43~5\ : std_logic;
SIGNAL \NCO_1MHz|Add43~7\ : std_logic;
SIGNAL \NCO_1MHz|Add43~9\ : std_logic;
SIGNAL \NCO_1MHz|Add43~11\ : std_logic;
SIGNAL \NCO_1MHz|Add43~13\ : std_logic;
SIGNAL \NCO_1MHz|Add43~15\ : std_logic;
SIGNAL \NCO_1MHz|Add43~17\ : std_logic;
SIGNAL \NCO_1MHz|Add43~19\ : std_logic;
SIGNAL \NCO_1MHz|Add43~21\ : std_logic;
SIGNAL \NCO_1MHz|Add43~23\ : std_logic;
SIGNAL \NCO_1MHz|Add43~25\ : std_logic;
SIGNAL \NCO_1MHz|Add43~27\ : std_logic;
SIGNAL \NCO_1MHz|Add43~29\ : std_logic;
SIGNAL \NCO_1MHz|Add43~31\ : std_logic;
SIGNAL \NCO_1MHz|Add43~33\ : std_logic;
SIGNAL \NCO_1MHz|Add43~35\ : std_logic;
SIGNAL \NCO_1MHz|Add43~36_combout\ : std_logic;
SIGNAL \NCO_1MHz|y6[17]~47_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add43~34_combout\ : std_logic;
SIGNAL \NCO_1MHz|y6[16]~45_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add43~32_combout\ : std_logic;
SIGNAL \NCO_1MHz|y6[15]~43_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add43~30_combout\ : std_logic;
SIGNAL \NCO_1MHz|y6[14]~41_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add43~28_combout\ : std_logic;
SIGNAL \NCO_1MHz|y6[13]~39_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add43~26_combout\ : std_logic;
SIGNAL \NCO_1MHz|y6[12]~37_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add43~24_combout\ : std_logic;
SIGNAL \NCO_1MHz|y6[11]~35_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add43~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|y6[10]~33_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add43~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|y6[9]~31_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add43~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|y6[8]~29_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add43~16_combout\ : std_logic;
SIGNAL \NCO_1MHz|y6[7]~27_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add43~14_combout\ : std_logic;
SIGNAL \NCO_1MHz|y6[5]~23_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add43~10_combout\ : std_logic;
SIGNAL \NCO_1MHz|y6[6]~25_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add43~12_combout\ : std_logic;
SIGNAL \NCO_1MHz|y6[2]~17_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add43~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add43~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|y6~51_combout\ : std_logic;
SIGNAL \NCO_1MHz|y6[4]~21_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add43~8_combout\ : std_logic;
SIGNAL \NCO_1MHz|y6[0]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|y6[3]~19_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add43~6_combout\ : std_logic;
SIGNAL \NCO_1MHz|WideOr10~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|WideOr10~combout\ : std_logic;
SIGNAL \NCO_1MHz|Add53~1_cout\ : std_logic;
SIGNAL \NCO_1MHz|Add53~3\ : std_logic;
SIGNAL \NCO_1MHz|Add53~5\ : std_logic;
SIGNAL \NCO_1MHz|Add53~7\ : std_logic;
SIGNAL \NCO_1MHz|Add53~9\ : std_logic;
SIGNAL \NCO_1MHz|Add53~11\ : std_logic;
SIGNAL \NCO_1MHz|Add53~13\ : std_logic;
SIGNAL \NCO_1MHz|Add53~15\ : std_logic;
SIGNAL \NCO_1MHz|Add53~17\ : std_logic;
SIGNAL \NCO_1MHz|Add53~19\ : std_logic;
SIGNAL \NCO_1MHz|Add53~21\ : std_logic;
SIGNAL \NCO_1MHz|Add53~23\ : std_logic;
SIGNAL \NCO_1MHz|Add53~25\ : std_logic;
SIGNAL \NCO_1MHz|Add53~26_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add50~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|x6[17]~53_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add42~30_combout\ : std_logic;
SIGNAL \NCO_1MHz|x6[16]~51_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add42~28_combout\ : std_logic;
SIGNAL \NCO_1MHz|x6[15]~49_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add42~26_combout\ : std_logic;
SIGNAL \NCO_1MHz|x6[14]~47_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add42~24_combout\ : std_logic;
SIGNAL \NCO_1MHz|x6[13]~45_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add42~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|x6[12]~43_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add42~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add53~24_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add50~23_combout\ : std_logic;
SIGNAL \NCO_1MHz|x6[11]~41_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add42~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|x6[10]~39_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add42~16_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add53~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add50~24_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add53~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add50~25_combout\ : std_logic;
SIGNAL \NCO_1MHz|x6[9]~37_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add42~14_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add53~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add50~26_combout\ : std_logic;
SIGNAL \NCO_1MHz|x6[8]~35_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add42~12_combout\ : std_logic;
SIGNAL \NCO_1MHz|x6[7]~33_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add42~10_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add53~16_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add50~27_combout\ : std_logic;
SIGNAL \NCO_1MHz|x6[6]~31_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add42~8_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add53~14_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add50~28_combout\ : std_logic;
SIGNAL \NCO_1MHz|x6[5]~29_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add42~6_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add53~12_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add50~29_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add53~10_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add50~30_combout\ : std_logic;
SIGNAL \NCO_1MHz|x6[4]~27_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add42~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|x6[3]~25_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add42~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add53~8_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add50~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add53~6_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add50~19_combout\ : std_logic;
SIGNAL \NCO_1MHz|x6[2]~23_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add42~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|x6[1]~21_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add53~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add50~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|x6[0]~19_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add53~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add50~21_combout\ : std_logic;
SIGNAL \NCO_1MHz|judge7~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|x7[0]~20_cout\ : std_logic;
SIGNAL \NCO_1MHz|x7[0]~22\ : std_logic;
SIGNAL \NCO_1MHz|x7[1]~24\ : std_logic;
SIGNAL \NCO_1MHz|x7[2]~26\ : std_logic;
SIGNAL \NCO_1MHz|x7[3]~28\ : std_logic;
SIGNAL \NCO_1MHz|x7[4]~30\ : std_logic;
SIGNAL \NCO_1MHz|x7[5]~32\ : std_logic;
SIGNAL \NCO_1MHz|x7[6]~34\ : std_logic;
SIGNAL \NCO_1MHz|x7[7]~36\ : std_logic;
SIGNAL \NCO_1MHz|x7[8]~38\ : std_logic;
SIGNAL \NCO_1MHz|x7[9]~40\ : std_logic;
SIGNAL \NCO_1MHz|x7[10]~42\ : std_logic;
SIGNAL \NCO_1MHz|x7[11]~44\ : std_logic;
SIGNAL \NCO_1MHz|x7[12]~46\ : std_logic;
SIGNAL \NCO_1MHz|x7[13]~48\ : std_logic;
SIGNAL \NCO_1MHz|x7[14]~50\ : std_logic;
SIGNAL \NCO_1MHz|x7[15]~52\ : std_logic;
SIGNAL \NCO_1MHz|x7[16]~54\ : std_logic;
SIGNAL \NCO_1MHz|x7[17]~56\ : std_logic;
SIGNAL \NCO_1MHz|x7[18]~57_combout\ : std_logic;
SIGNAL \NCO_1MHz|WideOr11~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|WideOr11~combout\ : std_logic;
SIGNAL \NCO_1MHz|Add55~1_cout\ : std_logic;
SIGNAL \NCO_1MHz|Add55~3\ : std_logic;
SIGNAL \NCO_1MHz|Add55~5\ : std_logic;
SIGNAL \NCO_1MHz|Add55~7\ : std_logic;
SIGNAL \NCO_1MHz|Add55~9\ : std_logic;
SIGNAL \NCO_1MHz|Add55~11\ : std_logic;
SIGNAL \NCO_1MHz|Add55~13\ : std_logic;
SIGNAL \NCO_1MHz|Add55~15\ : std_logic;
SIGNAL \NCO_1MHz|Add55~17\ : std_logic;
SIGNAL \NCO_1MHz|Add55~19\ : std_logic;
SIGNAL \NCO_1MHz|Add55~21\ : std_logic;
SIGNAL \NCO_1MHz|Add55~23\ : std_logic;
SIGNAL \NCO_1MHz|Add55~25\ : std_logic;
SIGNAL \NCO_1MHz|Add55~26_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add51~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add55~24_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add51~23_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add55~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add51~24_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add55~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add51~25_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add55~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add51~26_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add55~16_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add51~27_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add55~14_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add51~28_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add55~12_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add51~29_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add55~10_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add51~30_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add55~8_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add51~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add55~6_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add51~19_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add55~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add51~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add55~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add51~21_combout\ : std_logic;
SIGNAL \NCO_1MHz|y7[0]~20_cout\ : std_logic;
SIGNAL \NCO_1MHz|y7[0]~22\ : std_logic;
SIGNAL \NCO_1MHz|y7[1]~24\ : std_logic;
SIGNAL \NCO_1MHz|y7[2]~26\ : std_logic;
SIGNAL \NCO_1MHz|y7[3]~28\ : std_logic;
SIGNAL \NCO_1MHz|y7[4]~30\ : std_logic;
SIGNAL \NCO_1MHz|y7[5]~32\ : std_logic;
SIGNAL \NCO_1MHz|y7[6]~34\ : std_logic;
SIGNAL \NCO_1MHz|y7[7]~36\ : std_logic;
SIGNAL \NCO_1MHz|y7[8]~38\ : std_logic;
SIGNAL \NCO_1MHz|y7[9]~40\ : std_logic;
SIGNAL \NCO_1MHz|y7[10]~42\ : std_logic;
SIGNAL \NCO_1MHz|y7[11]~44\ : std_logic;
SIGNAL \NCO_1MHz|y7[12]~46\ : std_logic;
SIGNAL \NCO_1MHz|y7[13]~48\ : std_logic;
SIGNAL \NCO_1MHz|y7[14]~50\ : std_logic;
SIGNAL \NCO_1MHz|y7[15]~52\ : std_logic;
SIGNAL \NCO_1MHz|y7[16]~54\ : std_logic;
SIGNAL \NCO_1MHz|y7[17]~56\ : std_logic;
SIGNAL \NCO_1MHz|y7[18]~57_combout\ : std_logic;
SIGNAL \NCO_1MHz|y7[17]~55_combout\ : std_logic;
SIGNAL \NCO_1MHz|y7[16]~53_combout\ : std_logic;
SIGNAL \NCO_1MHz|y7[15]~51_combout\ : std_logic;
SIGNAL \NCO_1MHz|y7[14]~49_combout\ : std_logic;
SIGNAL \NCO_1MHz|y7[13]~47_combout\ : std_logic;
SIGNAL \NCO_1MHz|y7[12]~45_combout\ : std_logic;
SIGNAL \NCO_1MHz|y7[11]~43_combout\ : std_logic;
SIGNAL \NCO_1MHz|y7[10]~41_combout\ : std_logic;
SIGNAL \NCO_1MHz|y7[9]~39_combout\ : std_logic;
SIGNAL \NCO_1MHz|y7[8]~37_combout\ : std_logic;
SIGNAL \NCO_1MHz|y7[1]~23_combout\ : std_logic;
SIGNAL \NCO_1MHz|y7[2]~25_combout\ : std_logic;
SIGNAL \NCO_1MHz|y7[0]~21_combout\ : std_logic;
SIGNAL \NCO_1MHz|y7[7]~35_combout\ : std_logic;
SIGNAL \NCO_1MHz|WideOr12~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|y7[5]~31_combout\ : std_logic;
SIGNAL \NCO_1MHz|y7[3]~27_combout\ : std_logic;
SIGNAL \NCO_1MHz|y7[6]~33_combout\ : std_logic;
SIGNAL \NCO_1MHz|y7[4]~29_combout\ : std_logic;
SIGNAL \NCO_1MHz|WideOr12~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|WideOr12~combout\ : std_logic;
SIGNAL \NCO_1MHz|Add61~1_cout\ : std_logic;
SIGNAL \NCO_1MHz|Add61~3\ : std_logic;
SIGNAL \NCO_1MHz|Add61~5\ : std_logic;
SIGNAL \NCO_1MHz|Add61~7\ : std_logic;
SIGNAL \NCO_1MHz|Add61~9\ : std_logic;
SIGNAL \NCO_1MHz|Add61~11\ : std_logic;
SIGNAL \NCO_1MHz|Add61~13\ : std_logic;
SIGNAL \NCO_1MHz|Add61~15\ : std_logic;
SIGNAL \NCO_1MHz|Add61~17\ : std_logic;
SIGNAL \NCO_1MHz|Add61~19\ : std_logic;
SIGNAL \NCO_1MHz|Add61~21\ : std_logic;
SIGNAL \NCO_1MHz|Add61~23\ : std_logic;
SIGNAL \NCO_1MHz|Add61~24_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add58~19_combout\ : std_logic;
SIGNAL \NCO_1MHz|x7[17]~55_combout\ : std_logic;
SIGNAL \NCO_1MHz|x7[16]~53_combout\ : std_logic;
SIGNAL \NCO_1MHz|x7[15]~51_combout\ : std_logic;
SIGNAL \NCO_1MHz|x7[14]~49_combout\ : std_logic;
SIGNAL \NCO_1MHz|x7[13]~47_combout\ : std_logic;
SIGNAL \NCO_1MHz|x7[12]~45_combout\ : std_logic;
SIGNAL \NCO_1MHz|x7[11]~43_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add61~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add58~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|x7[10]~41_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add61~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add58~21_combout\ : std_logic;
SIGNAL \NCO_1MHz|x7[9]~39_combout\ : std_logic;
SIGNAL \NCO_1MHz|x7[8]~37_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add61~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add58~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|x7[7]~35_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add61~16_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add58~23_combout\ : std_logic;
SIGNAL \NCO_1MHz|x7[6]~33_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add61~14_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add58~24_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add61~12_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add58~25_combout\ : std_logic;
SIGNAL \NCO_1MHz|x7[5]~31_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add61~10_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add58~14_combout\ : std_logic;
SIGNAL \NCO_1MHz|x7[4]~29_combout\ : std_logic;
SIGNAL \NCO_1MHz|x7[3]~27_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add61~8_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add58~15_combout\ : std_logic;
SIGNAL \NCO_1MHz|x7[2]~25_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add61~6_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add58~16_combout\ : std_logic;
SIGNAL \NCO_1MHz|x7[1]~23_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add61~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add58~17_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add61~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add58~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|x7[0]~21_combout\ : std_logic;
SIGNAL \NCO_1MHz|judge8~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|x8[0]~20_cout\ : std_logic;
SIGNAL \NCO_1MHz|x8[0]~22\ : std_logic;
SIGNAL \NCO_1MHz|x8[1]~24\ : std_logic;
SIGNAL \NCO_1MHz|x8[2]~26\ : std_logic;
SIGNAL \NCO_1MHz|x8[3]~28\ : std_logic;
SIGNAL \NCO_1MHz|x8[4]~30\ : std_logic;
SIGNAL \NCO_1MHz|x8[5]~32\ : std_logic;
SIGNAL \NCO_1MHz|x8[6]~34\ : std_logic;
SIGNAL \NCO_1MHz|x8[7]~36\ : std_logic;
SIGNAL \NCO_1MHz|x8[8]~38\ : std_logic;
SIGNAL \NCO_1MHz|x8[9]~40\ : std_logic;
SIGNAL \NCO_1MHz|x8[10]~42\ : std_logic;
SIGNAL \NCO_1MHz|x8[11]~44\ : std_logic;
SIGNAL \NCO_1MHz|x8[12]~46\ : std_logic;
SIGNAL \NCO_1MHz|x8[13]~48\ : std_logic;
SIGNAL \NCO_1MHz|x8[14]~50\ : std_logic;
SIGNAL \NCO_1MHz|x8[15]~52\ : std_logic;
SIGNAL \NCO_1MHz|x8[16]~54\ : std_logic;
SIGNAL \NCO_1MHz|x8[17]~56\ : std_logic;
SIGNAL \NCO_1MHz|x8[18]~57_combout\ : std_logic;
SIGNAL \NCO_1MHz|x8[17]~55_combout\ : std_logic;
SIGNAL \NCO_1MHz|x8[16]~53_combout\ : std_logic;
SIGNAL \NCO_1MHz|x8[15]~51_combout\ : std_logic;
SIGNAL \NCO_1MHz|x8[14]~49_combout\ : std_logic;
SIGNAL \NCO_1MHz|x8[13]~47_combout\ : std_logic;
SIGNAL \NCO_1MHz|x8[12]~45_combout\ : std_logic;
SIGNAL \NCO_1MHz|x8[11]~43_combout\ : std_logic;
SIGNAL \NCO_1MHz|x8[10]~41_combout\ : std_logic;
SIGNAL \NCO_1MHz|x8[9]~39_combout\ : std_logic;
SIGNAL \NCO_1MHz|x8[1]~23_combout\ : std_logic;
SIGNAL \NCO_1MHz|x8[8]~37_combout\ : std_logic;
SIGNAL \NCO_1MHz|x8[7]~35_combout\ : std_logic;
SIGNAL \NCO_1MHz|x8[0]~21_combout\ : std_logic;
SIGNAL \NCO_1MHz|x8[2]~25_combout\ : std_logic;
SIGNAL \NCO_1MHz|WideOr15~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|x8[6]~33_combout\ : std_logic;
SIGNAL \NCO_1MHz|x8[5]~31_combout\ : std_logic;
SIGNAL \NCO_1MHz|x8[4]~29_combout\ : std_logic;
SIGNAL \NCO_1MHz|x8[3]~27_combout\ : std_logic;
SIGNAL \NCO_1MHz|WideOr15~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|WideOr15~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add71~1_cout\ : std_logic;
SIGNAL \NCO_1MHz|Add71~3\ : std_logic;
SIGNAL \NCO_1MHz|Add71~5\ : std_logic;
SIGNAL \NCO_1MHz|Add71~7\ : std_logic;
SIGNAL \NCO_1MHz|Add71~9\ : std_logic;
SIGNAL \NCO_1MHz|Add71~11\ : std_logic;
SIGNAL \NCO_1MHz|Add71~13\ : std_logic;
SIGNAL \NCO_1MHz|Add71~15\ : std_logic;
SIGNAL \NCO_1MHz|Add71~17\ : std_logic;
SIGNAL \NCO_1MHz|Add71~19\ : std_logic;
SIGNAL \NCO_1MHz|Add71~21\ : std_logic;
SIGNAL \NCO_1MHz|Add71~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add67~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|WideOr13~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|WideOr13~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|WideOr13~combout\ : std_logic;
SIGNAL \NCO_1MHz|Add63~1_cout\ : std_logic;
SIGNAL \NCO_1MHz|Add63~3\ : std_logic;
SIGNAL \NCO_1MHz|Add63~5\ : std_logic;
SIGNAL \NCO_1MHz|Add63~7\ : std_logic;
SIGNAL \NCO_1MHz|Add63~9\ : std_logic;
SIGNAL \NCO_1MHz|Add63~11\ : std_logic;
SIGNAL \NCO_1MHz|Add63~13\ : std_logic;
SIGNAL \NCO_1MHz|Add63~15\ : std_logic;
SIGNAL \NCO_1MHz|Add63~17\ : std_logic;
SIGNAL \NCO_1MHz|Add63~19\ : std_logic;
SIGNAL \NCO_1MHz|Add63~21\ : std_logic;
SIGNAL \NCO_1MHz|Add63~23\ : std_logic;
SIGNAL \NCO_1MHz|Add63~24_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add59~19_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add63~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add59~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add63~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add59~21_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add63~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add59~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add63~16_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add59~23_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add63~14_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add59~24_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add63~12_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add59~25_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add63~10_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add59~14_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add63~8_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add59~15_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add63~6_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add59~16_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add63~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add59~17_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add63~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add59~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|y8[0]~20_cout\ : std_logic;
SIGNAL \NCO_1MHz|y8[0]~22\ : std_logic;
SIGNAL \NCO_1MHz|y8[1]~24\ : std_logic;
SIGNAL \NCO_1MHz|y8[2]~26\ : std_logic;
SIGNAL \NCO_1MHz|y8[3]~28\ : std_logic;
SIGNAL \NCO_1MHz|y8[4]~30\ : std_logic;
SIGNAL \NCO_1MHz|y8[5]~32\ : std_logic;
SIGNAL \NCO_1MHz|y8[6]~34\ : std_logic;
SIGNAL \NCO_1MHz|y8[7]~36\ : std_logic;
SIGNAL \NCO_1MHz|y8[8]~38\ : std_logic;
SIGNAL \NCO_1MHz|y8[9]~40\ : std_logic;
SIGNAL \NCO_1MHz|y8[10]~42\ : std_logic;
SIGNAL \NCO_1MHz|y8[11]~44\ : std_logic;
SIGNAL \NCO_1MHz|y8[12]~46\ : std_logic;
SIGNAL \NCO_1MHz|y8[13]~48\ : std_logic;
SIGNAL \NCO_1MHz|y8[14]~50\ : std_logic;
SIGNAL \NCO_1MHz|y8[15]~52\ : std_logic;
SIGNAL \NCO_1MHz|y8[16]~54\ : std_logic;
SIGNAL \NCO_1MHz|y8[17]~56\ : std_logic;
SIGNAL \NCO_1MHz|y8[18]~57_combout\ : std_logic;
SIGNAL \NCO_1MHz|y8[17]~55_combout\ : std_logic;
SIGNAL \NCO_1MHz|y8[16]~53_combout\ : std_logic;
SIGNAL \NCO_1MHz|y8[15]~51_combout\ : std_logic;
SIGNAL \NCO_1MHz|y8[14]~49_combout\ : std_logic;
SIGNAL \NCO_1MHz|y8[13]~47_combout\ : std_logic;
SIGNAL \NCO_1MHz|y8[12]~45_combout\ : std_logic;
SIGNAL \NCO_1MHz|y8[11]~43_combout\ : std_logic;
SIGNAL \NCO_1MHz|y8[10]~41_combout\ : std_logic;
SIGNAL \NCO_1MHz|y8[9]~39_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add71~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add67~19_combout\ : std_logic;
SIGNAL \NCO_1MHz|y8[8]~37_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add71~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add67~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add71~16_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add67~21_combout\ : std_logic;
SIGNAL \NCO_1MHz|y8[7]~35_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add71~14_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add67~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|y8[6]~33_combout\ : std_logic;
SIGNAL \NCO_1MHz|y8[5]~31_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add71~12_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add67~23_combout\ : std_logic;
SIGNAL \NCO_1MHz|y8[4]~29_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add71~10_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add67~24_combout\ : std_logic;
SIGNAL \NCO_1MHz|y8[3]~27_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add71~8_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add67~14_combout\ : std_logic;
SIGNAL \NCO_1MHz|y8[2]~25_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add71~6_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add67~15_combout\ : std_logic;
SIGNAL \NCO_1MHz|y8[1]~23_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add71~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add67~16_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add71~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add67~17_combout\ : std_logic;
SIGNAL \NCO_1MHz|y8[0]~21_combout\ : std_logic;
SIGNAL \NCO_1MHz|judge9~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|y9[0]~20_cout\ : std_logic;
SIGNAL \NCO_1MHz|y9[0]~22\ : std_logic;
SIGNAL \NCO_1MHz|y9[1]~24\ : std_logic;
SIGNAL \NCO_1MHz|y9[2]~26\ : std_logic;
SIGNAL \NCO_1MHz|y9[3]~28\ : std_logic;
SIGNAL \NCO_1MHz|y9[4]~30\ : std_logic;
SIGNAL \NCO_1MHz|y9[5]~32\ : std_logic;
SIGNAL \NCO_1MHz|y9[6]~34\ : std_logic;
SIGNAL \NCO_1MHz|y9[7]~36\ : std_logic;
SIGNAL \NCO_1MHz|y9[8]~38\ : std_logic;
SIGNAL \NCO_1MHz|y9[9]~40\ : std_logic;
SIGNAL \NCO_1MHz|y9[10]~42\ : std_logic;
SIGNAL \NCO_1MHz|y9[11]~44\ : std_logic;
SIGNAL \NCO_1MHz|y9[12]~46\ : std_logic;
SIGNAL \NCO_1MHz|y9[13]~48\ : std_logic;
SIGNAL \NCO_1MHz|y9[14]~50\ : std_logic;
SIGNAL \NCO_1MHz|y9[15]~52\ : std_logic;
SIGNAL \NCO_1MHz|y9[16]~54\ : std_logic;
SIGNAL \NCO_1MHz|y9[17]~56\ : std_logic;
SIGNAL \NCO_1MHz|y9[18]~57_combout\ : std_logic;
SIGNAL \NCO_1MHz|WideOr14~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|WideOr14~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|WideOr14~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add69~1_cout\ : std_logic;
SIGNAL \NCO_1MHz|Add69~3\ : std_logic;
SIGNAL \NCO_1MHz|Add69~5\ : std_logic;
SIGNAL \NCO_1MHz|Add69~7\ : std_logic;
SIGNAL \NCO_1MHz|Add69~9\ : std_logic;
SIGNAL \NCO_1MHz|Add69~11\ : std_logic;
SIGNAL \NCO_1MHz|Add69~13\ : std_logic;
SIGNAL \NCO_1MHz|Add69~15\ : std_logic;
SIGNAL \NCO_1MHz|Add69~17\ : std_logic;
SIGNAL \NCO_1MHz|Add69~19\ : std_logic;
SIGNAL \NCO_1MHz|Add69~21\ : std_logic;
SIGNAL \NCO_1MHz|Add69~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add66~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add69~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add66~19_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add69~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add66~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add69~16_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add66~21_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add69~14_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add66~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add69~12_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add66~23_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add69~10_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add66~24_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add69~8_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add66~14_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add69~6_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add66~15_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add69~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add66~16_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add69~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add66~17_combout\ : std_logic;
SIGNAL \NCO_1MHz|x9[0]~20_cout\ : std_logic;
SIGNAL \NCO_1MHz|x9[0]~22\ : std_logic;
SIGNAL \NCO_1MHz|x9[1]~24\ : std_logic;
SIGNAL \NCO_1MHz|x9[2]~26\ : std_logic;
SIGNAL \NCO_1MHz|x9[3]~28\ : std_logic;
SIGNAL \NCO_1MHz|x9[4]~30\ : std_logic;
SIGNAL \NCO_1MHz|x9[5]~32\ : std_logic;
SIGNAL \NCO_1MHz|x9[6]~34\ : std_logic;
SIGNAL \NCO_1MHz|x9[7]~36\ : std_logic;
SIGNAL \NCO_1MHz|x9[8]~38\ : std_logic;
SIGNAL \NCO_1MHz|x9[9]~40\ : std_logic;
SIGNAL \NCO_1MHz|x9[10]~42\ : std_logic;
SIGNAL \NCO_1MHz|x9[11]~44\ : std_logic;
SIGNAL \NCO_1MHz|x9[12]~46\ : std_logic;
SIGNAL \NCO_1MHz|x9[13]~48\ : std_logic;
SIGNAL \NCO_1MHz|x9[14]~50\ : std_logic;
SIGNAL \NCO_1MHz|x9[15]~52\ : std_logic;
SIGNAL \NCO_1MHz|x9[16]~54\ : std_logic;
SIGNAL \NCO_1MHz|x9[17]~56\ : std_logic;
SIGNAL \NCO_1MHz|x9[18]~57_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add75~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|y9[17]~55_combout\ : std_logic;
SIGNAL \NCO_1MHz|y9[16]~53_combout\ : std_logic;
SIGNAL \NCO_1MHz|y9[15]~51_combout\ : std_logic;
SIGNAL \NCO_1MHz|y9[14]~49_combout\ : std_logic;
SIGNAL \NCO_1MHz|y9[13]~47_combout\ : std_logic;
SIGNAL \NCO_1MHz|y9[12]~45_combout\ : std_logic;
SIGNAL \NCO_1MHz|y9[11]~43_combout\ : std_logic;
SIGNAL \NCO_1MHz|y9[10]~41_combout\ : std_logic;
SIGNAL \NCO_1MHz|y9[9]~39_combout\ : std_logic;
SIGNAL \NCO_1MHz|y9[8]~37_combout\ : std_logic;
SIGNAL \NCO_1MHz|x9[17]~55_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add75~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|y9[7]~35_combout\ : std_logic;
SIGNAL \NCO_1MHz|y9[6]~33_combout\ : std_logic;
SIGNAL \NCO_1MHz|x9[16]~53_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add75~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|y9[5]~31_combout\ : std_logic;
SIGNAL \NCO_1MHz|x9[15]~51_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add75~3_combout\ : std_logic;
SIGNAL \NCO_1MHz|y9[4]~29_combout\ : std_logic;
SIGNAL \NCO_1MHz|x9[14]~49_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add75~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|y9[3]~27_combout\ : std_logic;
SIGNAL \NCO_1MHz|x9[13]~47_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add75~5_combout\ : std_logic;
SIGNAL \NCO_1MHz|x9[12]~45_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add75~6_combout\ : std_logic;
SIGNAL \NCO_1MHz|y9[2]~25_combout\ : std_logic;
SIGNAL \NCO_1MHz|y9[1]~23_combout\ : std_logic;
SIGNAL \NCO_1MHz|x9[11]~43_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add75~7_combout\ : std_logic;
SIGNAL \NCO_1MHz|x9[10]~41_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add75~8_combout\ : std_logic;
SIGNAL \NCO_1MHz|y9[0]~21_combout\ : std_logic;
SIGNAL \NCO_1MHz|judge10~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|y10[0]~20_cout\ : std_logic;
SIGNAL \NCO_1MHz|y10[0]~22\ : std_logic;
SIGNAL \NCO_1MHz|y10[1]~24\ : std_logic;
SIGNAL \NCO_1MHz|y10[2]~26\ : std_logic;
SIGNAL \NCO_1MHz|y10[3]~28\ : std_logic;
SIGNAL \NCO_1MHz|y10[4]~30\ : std_logic;
SIGNAL \NCO_1MHz|y10[5]~32\ : std_logic;
SIGNAL \NCO_1MHz|y10[6]~34\ : std_logic;
SIGNAL \NCO_1MHz|y10[7]~36\ : std_logic;
SIGNAL \NCO_1MHz|y10[8]~38\ : std_logic;
SIGNAL \NCO_1MHz|y10[9]~40\ : std_logic;
SIGNAL \NCO_1MHz|y10[10]~42\ : std_logic;
SIGNAL \NCO_1MHz|y10[11]~44\ : std_logic;
SIGNAL \NCO_1MHz|y10[12]~46\ : std_logic;
SIGNAL \NCO_1MHz|y10[13]~48\ : std_logic;
SIGNAL \NCO_1MHz|y10[14]~50\ : std_logic;
SIGNAL \NCO_1MHz|y10[15]~52\ : std_logic;
SIGNAL \NCO_1MHz|y10[16]~54\ : std_logic;
SIGNAL \NCO_1MHz|y10[17]~56\ : std_logic;
SIGNAL \NCO_1MHz|y10[18]~57_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add80~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add74~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|x9[9]~39_combout\ : std_logic;
SIGNAL \NCO_1MHz|x9[8]~37_combout\ : std_logic;
SIGNAL \NCO_1MHz|x9[7]~35_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add74~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add74~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|x9[6]~33_combout\ : std_logic;
SIGNAL \NCO_1MHz|x9[5]~31_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add74~3_combout\ : std_logic;
SIGNAL \NCO_1MHz|x9[4]~29_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add74~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|x9[3]~27_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add74~5_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add74~6_combout\ : std_logic;
SIGNAL \NCO_1MHz|x9[2]~25_combout\ : std_logic;
SIGNAL \NCO_1MHz|x9[1]~23_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add74~7_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add74~8_combout\ : std_logic;
SIGNAL \NCO_1MHz|x9[0]~21_combout\ : std_logic;
SIGNAL \NCO_1MHz|x10[0]~20_cout\ : std_logic;
SIGNAL \NCO_1MHz|x10[0]~22\ : std_logic;
SIGNAL \NCO_1MHz|x10[1]~24\ : std_logic;
SIGNAL \NCO_1MHz|x10[2]~26\ : std_logic;
SIGNAL \NCO_1MHz|x10[3]~28\ : std_logic;
SIGNAL \NCO_1MHz|x10[4]~30\ : std_logic;
SIGNAL \NCO_1MHz|x10[5]~32\ : std_logic;
SIGNAL \NCO_1MHz|x10[6]~34\ : std_logic;
SIGNAL \NCO_1MHz|x10[7]~36\ : std_logic;
SIGNAL \NCO_1MHz|x10[8]~38\ : std_logic;
SIGNAL \NCO_1MHz|x10[9]~40\ : std_logic;
SIGNAL \NCO_1MHz|x10[10]~42\ : std_logic;
SIGNAL \NCO_1MHz|x10[11]~44\ : std_logic;
SIGNAL \NCO_1MHz|x10[12]~46\ : std_logic;
SIGNAL \NCO_1MHz|x10[13]~48\ : std_logic;
SIGNAL \NCO_1MHz|x10[14]~50\ : std_logic;
SIGNAL \NCO_1MHz|x10[15]~52\ : std_logic;
SIGNAL \NCO_1MHz|x10[16]~54\ : std_logic;
SIGNAL \NCO_1MHz|x10[17]~56\ : std_logic;
SIGNAL \NCO_1MHz|x10[18]~57_combout\ : std_logic;
SIGNAL \NCO_1MHz|x10[17]~55_combout\ : std_logic;
SIGNAL \NCO_1MHz|x10[16]~53_combout\ : std_logic;
SIGNAL \NCO_1MHz|x10[15]~51_combout\ : std_logic;
SIGNAL \NCO_1MHz|x10[14]~49_combout\ : std_logic;
SIGNAL \NCO_1MHz|x10[13]~47_combout\ : std_logic;
SIGNAL \NCO_1MHz|x10[12]~45_combout\ : std_logic;
SIGNAL \NCO_1MHz|x10[11]~43_combout\ : std_logic;
SIGNAL \NCO_1MHz|x10[10]~41_combout\ : std_logic;
SIGNAL \NCO_1MHz|x10[9]~39_combout\ : std_logic;
SIGNAL \NCO_1MHz|x10[8]~37_combout\ : std_logic;
SIGNAL \NCO_1MHz|x10[7]~35_combout\ : std_logic;
SIGNAL \NCO_1MHz|x10[6]~33_combout\ : std_logic;
SIGNAL \NCO_1MHz|y10[17]~55_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add80~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|x10[5]~31_combout\ : std_logic;
SIGNAL \NCO_1MHz|y10[16]~53_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add80~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|y10[15]~51_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add80~3_combout\ : std_logic;
SIGNAL \NCO_1MHz|x10[4]~29_combout\ : std_logic;
SIGNAL \NCO_1MHz|x10[3]~27_combout\ : std_logic;
SIGNAL \NCO_1MHz|y10[14]~49_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add80~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|y10[13]~47_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add80~5_combout\ : std_logic;
SIGNAL \NCO_1MHz|x10[2]~25_combout\ : std_logic;
SIGNAL \NCO_1MHz|x10[1]~23_combout\ : std_logic;
SIGNAL \NCO_1MHz|y10[12]~45_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add80~6_combout\ : std_logic;
SIGNAL \NCO_1MHz|y10[11]~43_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add80~7_combout\ : std_logic;
SIGNAL \NCO_1MHz|x10[0]~21_combout\ : std_logic;
SIGNAL \NCO_1MHz|judge11~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|x11[0]~20_cout\ : std_logic;
SIGNAL \NCO_1MHz|x11[0]~22\ : std_logic;
SIGNAL \NCO_1MHz|x11[1]~24\ : std_logic;
SIGNAL \NCO_1MHz|x11[2]~26\ : std_logic;
SIGNAL \NCO_1MHz|x11[3]~28\ : std_logic;
SIGNAL \NCO_1MHz|x11[4]~30\ : std_logic;
SIGNAL \NCO_1MHz|x11[5]~32\ : std_logic;
SIGNAL \NCO_1MHz|x11[6]~34\ : std_logic;
SIGNAL \NCO_1MHz|x11[7]~36\ : std_logic;
SIGNAL \NCO_1MHz|x11[8]~38\ : std_logic;
SIGNAL \NCO_1MHz|x11[9]~40\ : std_logic;
SIGNAL \NCO_1MHz|x11[10]~42\ : std_logic;
SIGNAL \NCO_1MHz|x11[11]~44\ : std_logic;
SIGNAL \NCO_1MHz|x11[12]~46\ : std_logic;
SIGNAL \NCO_1MHz|x11[13]~48\ : std_logic;
SIGNAL \NCO_1MHz|x11[14]~50\ : std_logic;
SIGNAL \NCO_1MHz|x11[15]~52\ : std_logic;
SIGNAL \NCO_1MHz|x11[16]~54\ : std_logic;
SIGNAL \NCO_1MHz|x11[17]~56\ : std_logic;
SIGNAL \NCO_1MHz|x11[18]~57_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add87~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add81~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|y10[10]~41_combout\ : std_logic;
SIGNAL \NCO_1MHz|y10[9]~39_combout\ : std_logic;
SIGNAL \NCO_1MHz|y10[8]~37_combout\ : std_logic;
SIGNAL \NCO_1MHz|y10[7]~35_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add81~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|y10[6]~33_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add81~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|y10[5]~31_combout\ : std_logic;
SIGNAL \NCO_1MHz|y10[4]~29_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add81~3_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add81~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|y10[3]~27_combout\ : std_logic;
SIGNAL \NCO_1MHz|y10[2]~25_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add81~5_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add81~6_combout\ : std_logic;
SIGNAL \NCO_1MHz|y10[1]~23_combout\ : std_logic;
SIGNAL \NCO_1MHz|y10[0]~21_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add81~7_combout\ : std_logic;
SIGNAL \NCO_1MHz|y11[0]~20_cout\ : std_logic;
SIGNAL \NCO_1MHz|y11[0]~22\ : std_logic;
SIGNAL \NCO_1MHz|y11[1]~24\ : std_logic;
SIGNAL \NCO_1MHz|y11[2]~26\ : std_logic;
SIGNAL \NCO_1MHz|y11[3]~28\ : std_logic;
SIGNAL \NCO_1MHz|y11[4]~30\ : std_logic;
SIGNAL \NCO_1MHz|y11[5]~32\ : std_logic;
SIGNAL \NCO_1MHz|y11[6]~34\ : std_logic;
SIGNAL \NCO_1MHz|y11[7]~36\ : std_logic;
SIGNAL \NCO_1MHz|y11[8]~38\ : std_logic;
SIGNAL \NCO_1MHz|y11[9]~40\ : std_logic;
SIGNAL \NCO_1MHz|y11[10]~42\ : std_logic;
SIGNAL \NCO_1MHz|y11[11]~44\ : std_logic;
SIGNAL \NCO_1MHz|y11[12]~46\ : std_logic;
SIGNAL \NCO_1MHz|y11[13]~48\ : std_logic;
SIGNAL \NCO_1MHz|y11[14]~50\ : std_logic;
SIGNAL \NCO_1MHz|y11[15]~52\ : std_logic;
SIGNAL \NCO_1MHz|y11[16]~54\ : std_logic;
SIGNAL \NCO_1MHz|y11[17]~56\ : std_logic;
SIGNAL \NCO_1MHz|y11[18]~57_combout\ : std_logic;
SIGNAL \NCO_1MHz|y11[17]~55_combout\ : std_logic;
SIGNAL \NCO_1MHz|y11[16]~53_combout\ : std_logic;
SIGNAL \NCO_1MHz|y11[15]~51_combout\ : std_logic;
SIGNAL \NCO_1MHz|y11[14]~49_combout\ : std_logic;
SIGNAL \NCO_1MHz|y11[13]~47_combout\ : std_logic;
SIGNAL \NCO_1MHz|y11[12]~45_combout\ : std_logic;
SIGNAL \NCO_1MHz|y11[11]~43_combout\ : std_logic;
SIGNAL \NCO_1MHz|y11[10]~41_combout\ : std_logic;
SIGNAL \NCO_1MHz|y11[9]~39_combout\ : std_logic;
SIGNAL \NCO_1MHz|y11[8]~37_combout\ : std_logic;
SIGNAL \NCO_1MHz|y11[7]~35_combout\ : std_logic;
SIGNAL \NCO_1MHz|y11[6]~33_combout\ : std_logic;
SIGNAL \NCO_1MHz|x11[17]~55_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add87~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|y11[5]~31_combout\ : std_logic;
SIGNAL \NCO_1MHz|y11[4]~29_combout\ : std_logic;
SIGNAL \NCO_1MHz|x11[16]~53_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add87~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|y11[3]~27_combout\ : std_logic;
SIGNAL \NCO_1MHz|x11[15]~51_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add87~3_combout\ : std_logic;
SIGNAL \NCO_1MHz|x11[14]~49_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add87~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|y11[2]~25_combout\ : std_logic;
SIGNAL \NCO_1MHz|y11[1]~23_combout\ : std_logic;
SIGNAL \NCO_1MHz|x11[13]~47_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add87~5_combout\ : std_logic;
SIGNAL \NCO_1MHz|x11[12]~45_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add87~6_combout\ : std_logic;
SIGNAL \NCO_1MHz|y11[0]~21_combout\ : std_logic;
SIGNAL \NCO_1MHz|judge12~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|y12[0]~20_cout\ : std_logic;
SIGNAL \NCO_1MHz|y12[0]~22\ : std_logic;
SIGNAL \NCO_1MHz|y12[1]~24\ : std_logic;
SIGNAL \NCO_1MHz|y12[2]~26\ : std_logic;
SIGNAL \NCO_1MHz|y12[3]~28\ : std_logic;
SIGNAL \NCO_1MHz|y12[4]~30\ : std_logic;
SIGNAL \NCO_1MHz|y12[5]~32\ : std_logic;
SIGNAL \NCO_1MHz|y12[6]~34\ : std_logic;
SIGNAL \NCO_1MHz|y12[7]~36\ : std_logic;
SIGNAL \NCO_1MHz|y12[8]~38\ : std_logic;
SIGNAL \NCO_1MHz|y12[9]~40\ : std_logic;
SIGNAL \NCO_1MHz|y12[10]~42\ : std_logic;
SIGNAL \NCO_1MHz|y12[11]~44\ : std_logic;
SIGNAL \NCO_1MHz|y12[12]~46\ : std_logic;
SIGNAL \NCO_1MHz|y12[13]~48\ : std_logic;
SIGNAL \NCO_1MHz|y12[14]~50\ : std_logic;
SIGNAL \NCO_1MHz|y12[15]~52\ : std_logic;
SIGNAL \NCO_1MHz|y12[16]~54\ : std_logic;
SIGNAL \NCO_1MHz|y12[17]~56\ : std_logic;
SIGNAL \NCO_1MHz|y12[18]~57_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add92~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add86~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|x11[11]~43_combout\ : std_logic;
SIGNAL \NCO_1MHz|x11[10]~41_combout\ : std_logic;
SIGNAL \NCO_1MHz|x11[9]~39_combout\ : std_logic;
SIGNAL \NCO_1MHz|x11[8]~37_combout\ : std_logic;
SIGNAL \NCO_1MHz|x11[7]~35_combout\ : std_logic;
SIGNAL \NCO_1MHz|x11[6]~33_combout\ : std_logic;
SIGNAL \NCO_1MHz|x11[5]~31_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add86~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|x11[4]~29_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add86~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|x11[3]~27_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add86~3_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add86~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|x11[2]~25_combout\ : std_logic;
SIGNAL \NCO_1MHz|x11[1]~23_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add86~5_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add86~6_combout\ : std_logic;
SIGNAL \NCO_1MHz|x11[0]~21_combout\ : std_logic;
SIGNAL \NCO_1MHz|x12[0]~20_cout\ : std_logic;
SIGNAL \NCO_1MHz|x12[0]~22\ : std_logic;
SIGNAL \NCO_1MHz|x12[1]~24\ : std_logic;
SIGNAL \NCO_1MHz|x12[2]~26\ : std_logic;
SIGNAL \NCO_1MHz|x12[3]~28\ : std_logic;
SIGNAL \NCO_1MHz|x12[4]~30\ : std_logic;
SIGNAL \NCO_1MHz|x12[5]~32\ : std_logic;
SIGNAL \NCO_1MHz|x12[6]~34\ : std_logic;
SIGNAL \NCO_1MHz|x12[7]~36\ : std_logic;
SIGNAL \NCO_1MHz|x12[8]~38\ : std_logic;
SIGNAL \NCO_1MHz|x12[9]~40\ : std_logic;
SIGNAL \NCO_1MHz|x12[10]~42\ : std_logic;
SIGNAL \NCO_1MHz|x12[11]~44\ : std_logic;
SIGNAL \NCO_1MHz|x12[12]~46\ : std_logic;
SIGNAL \NCO_1MHz|x12[13]~48\ : std_logic;
SIGNAL \NCO_1MHz|x12[14]~50\ : std_logic;
SIGNAL \NCO_1MHz|x12[15]~52\ : std_logic;
SIGNAL \NCO_1MHz|x12[16]~54\ : std_logic;
SIGNAL \NCO_1MHz|x12[17]~55_combout\ : std_logic;
SIGNAL \NCO_1MHz|x12[16]~53_combout\ : std_logic;
SIGNAL \NCO_1MHz|x12[15]~51_combout\ : std_logic;
SIGNAL \NCO_1MHz|x12[14]~49_combout\ : std_logic;
SIGNAL \NCO_1MHz|x12[13]~47_combout\ : std_logic;
SIGNAL \NCO_1MHz|x12[12]~45_combout\ : std_logic;
SIGNAL \NCO_1MHz|x12[11]~43_combout\ : std_logic;
SIGNAL \NCO_1MHz|x12[10]~41_combout\ : std_logic;
SIGNAL \NCO_1MHz|x12[9]~39_combout\ : std_logic;
SIGNAL \NCO_1MHz|x12[8]~37_combout\ : std_logic;
SIGNAL \NCO_1MHz|x12[7]~35_combout\ : std_logic;
SIGNAL \NCO_1MHz|x12[6]~33_combout\ : std_logic;
SIGNAL \NCO_1MHz|x12[5]~31_combout\ : std_logic;
SIGNAL \NCO_1MHz|y12[17]~55_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add92~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|x12[4]~29_combout\ : std_logic;
SIGNAL \NCO_1MHz|y12[16]~53_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add92~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|x12[3]~27_combout\ : std_logic;
SIGNAL \NCO_1MHz|x12[2]~25_combout\ : std_logic;
SIGNAL \NCO_1MHz|y12[15]~51_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add92~3_combout\ : std_logic;
SIGNAL \NCO_1MHz|y12[14]~49_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add92~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|x12[1]~23_combout\ : std_logic;
SIGNAL \NCO_1MHz|y12[13]~47_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add92~5_combout\ : std_logic;
SIGNAL \NCO_1MHz|x12[0]~21_combout\ : std_logic;
SIGNAL \NCO_1MHz|judge13~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|x13[0]~20_cout\ : std_logic;
SIGNAL \NCO_1MHz|x13[0]~22\ : std_logic;
SIGNAL \NCO_1MHz|x13[1]~24\ : std_logic;
SIGNAL \NCO_1MHz|x13[2]~26\ : std_logic;
SIGNAL \NCO_1MHz|x13[3]~28\ : std_logic;
SIGNAL \NCO_1MHz|x13[4]~30\ : std_logic;
SIGNAL \NCO_1MHz|x13[5]~32\ : std_logic;
SIGNAL \NCO_1MHz|x13[6]~34\ : std_logic;
SIGNAL \NCO_1MHz|x13[7]~36\ : std_logic;
SIGNAL \NCO_1MHz|x13[8]~38\ : std_logic;
SIGNAL \NCO_1MHz|x13[9]~40\ : std_logic;
SIGNAL \NCO_1MHz|x13[10]~42\ : std_logic;
SIGNAL \NCO_1MHz|x13[11]~44\ : std_logic;
SIGNAL \NCO_1MHz|x13[12]~46\ : std_logic;
SIGNAL \NCO_1MHz|x13[13]~48\ : std_logic;
SIGNAL \NCO_1MHz|x13[14]~50\ : std_logic;
SIGNAL \NCO_1MHz|x13[15]~52\ : std_logic;
SIGNAL \NCO_1MHz|x13[16]~54\ : std_logic;
SIGNAL \NCO_1MHz|x13[17]~55_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp13[17]~50_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add99~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|y12[3]~27_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add93~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|y12[2]~25_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add93~3_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add93~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|y12[1]~23_combout\ : std_logic;
SIGNAL \NCO_1MHz|y12[0]~21_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add93~5_combout\ : std_logic;
SIGNAL \NCO_1MHz|y13[0]~20_cout\ : std_logic;
SIGNAL \NCO_1MHz|y13[0]~22\ : std_logic;
SIGNAL \NCO_1MHz|y13[1]~24\ : std_logic;
SIGNAL \NCO_1MHz|y13[2]~26\ : std_logic;
SIGNAL \NCO_1MHz|y13[3]~27_combout\ : std_logic;
SIGNAL \NCO_1MHz|x13[16]~53_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add99~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|y13[2]~25_combout\ : std_logic;
SIGNAL \NCO_1MHz|x13[15]~51_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add99~3_combout\ : std_logic;
SIGNAL \NCO_1MHz|y13[1]~23_combout\ : std_logic;
SIGNAL \NCO_1MHz|x13[14]~49_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add99~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|y13[0]~21_combout\ : std_logic;
SIGNAL \NCO_1MHz|judge14~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|y14[0]~20_cout\ : std_logic;
SIGNAL \NCO_1MHz|y14[0]~22\ : std_logic;
SIGNAL \NCO_1MHz|y14[1]~24\ : std_logic;
SIGNAL \NCO_1MHz|y14[2]~26\ : std_logic;
SIGNAL \NCO_1MHz|y14[3]~27_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp14[1]~19\ : std_logic;
SIGNAL \NCO_1MHz|temp14[2]~21\ : std_logic;
SIGNAL \NCO_1MHz|temp14[3]~23\ : std_logic;
SIGNAL \NCO_1MHz|temp14[4]~25\ : std_logic;
SIGNAL \NCO_1MHz|temp14[5]~27\ : std_logic;
SIGNAL \NCO_1MHz|temp14[6]~29\ : std_logic;
SIGNAL \NCO_1MHz|temp14[7]~31\ : std_logic;
SIGNAL \NCO_1MHz|temp14[8]~33\ : std_logic;
SIGNAL \NCO_1MHz|temp14[9]~35\ : std_logic;
SIGNAL \NCO_1MHz|temp14[10]~37\ : std_logic;
SIGNAL \NCO_1MHz|temp14[11]~39\ : std_logic;
SIGNAL \NCO_1MHz|temp14[12]~41\ : std_logic;
SIGNAL \NCO_1MHz|temp14[13]~43\ : std_logic;
SIGNAL \NCO_1MHz|temp14[14]~45\ : std_logic;
SIGNAL \NCO_1MHz|temp14[15]~47\ : std_logic;
SIGNAL \NCO_1MHz|temp14[16]~49\ : std_logic;
SIGNAL \NCO_1MHz|temp14[17]~51\ : std_logic;
SIGNAL \NCO_1MHz|temp14[18]~52_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add97~1_cout\ : std_logic;
SIGNAL \NCO_1MHz|Add97~3\ : std_logic;
SIGNAL \NCO_1MHz|Add97~5\ : std_logic;
SIGNAL \NCO_1MHz|Add97~7\ : std_logic;
SIGNAL \NCO_1MHz|Add97~9\ : std_logic;
SIGNAL \NCO_1MHz|Add97~11\ : std_logic;
SIGNAL \NCO_1MHz|Add97~13\ : std_logic;
SIGNAL \NCO_1MHz|Add97~15\ : std_logic;
SIGNAL \NCO_1MHz|Add97~17\ : std_logic;
SIGNAL \NCO_1MHz|Add97~19\ : std_logic;
SIGNAL \NCO_1MHz|Add97~21\ : std_logic;
SIGNAL \NCO_1MHz|Add97~23\ : std_logic;
SIGNAL \NCO_1MHz|Add97~25\ : std_logic;
SIGNAL \NCO_1MHz|Add97~27\ : std_logic;
SIGNAL \NCO_1MHz|Add97~29\ : std_logic;
SIGNAL \NCO_1MHz|Add97~31\ : std_logic;
SIGNAL \NCO_1MHz|Add97~32_combout\ : std_logic;
SIGNAL \NCO_1MHz|judge14~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp14[17]~50_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add97~30_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp14[16]~48_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add97~28_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp14[15]~46_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add97~26_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp14[14]~44_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add97~24_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase14[14]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase14[13]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp14[13]~42_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add97~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp14[12]~40_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add97~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp14[11]~38_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add97~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase14[10]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp14[10]~36_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add97~16_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp14[9]~34_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add97~14_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase14[8]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp14[8]~32_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add97~12_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp14[7]~30_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add97~10_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase14[7]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp14[6]~28_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add97~8_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp14[5]~26_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add97~6_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp14[4]~24_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add97~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp14[3]~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add97~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase14[2]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp14[2]~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp13[2]~_wirecell_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp14[1]~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan29~1_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan29~3_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan29~5_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan29~7_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan29~9_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan29~11_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan29~13_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan29~15_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan29~17_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan29~19_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan29~21_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan29~23_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan29~25_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan29~27_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan29~29_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan29~30_combout\ : std_logic;
SIGNAL \NCO_1MHz|x12[17]~56\ : std_logic;
SIGNAL \NCO_1MHz|x12[18]~57_combout\ : std_logic;
SIGNAL \NCO_1MHz|x13[17]~56\ : std_logic;
SIGNAL \NCO_1MHz|x13[18]~57_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add93~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|y12[12]~45_combout\ : std_logic;
SIGNAL \NCO_1MHz|y12[11]~43_combout\ : std_logic;
SIGNAL \NCO_1MHz|y12[10]~41_combout\ : std_logic;
SIGNAL \NCO_1MHz|y12[9]~39_combout\ : std_logic;
SIGNAL \NCO_1MHz|y12[8]~37_combout\ : std_logic;
SIGNAL \NCO_1MHz|y12[7]~35_combout\ : std_logic;
SIGNAL \NCO_1MHz|y12[6]~33_combout\ : std_logic;
SIGNAL \NCO_1MHz|y12[5]~31_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add93~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|y12[4]~29_combout\ : std_logic;
SIGNAL \NCO_1MHz|y13[3]~28\ : std_logic;
SIGNAL \NCO_1MHz|y13[4]~30\ : std_logic;
SIGNAL \NCO_1MHz|y13[5]~32\ : std_logic;
SIGNAL \NCO_1MHz|y13[6]~34\ : std_logic;
SIGNAL \NCO_1MHz|y13[7]~36\ : std_logic;
SIGNAL \NCO_1MHz|y13[8]~38\ : std_logic;
SIGNAL \NCO_1MHz|y13[9]~40\ : std_logic;
SIGNAL \NCO_1MHz|y13[10]~42\ : std_logic;
SIGNAL \NCO_1MHz|y13[11]~44\ : std_logic;
SIGNAL \NCO_1MHz|y13[12]~46\ : std_logic;
SIGNAL \NCO_1MHz|y13[13]~48\ : std_logic;
SIGNAL \NCO_1MHz|y13[14]~50\ : std_logic;
SIGNAL \NCO_1MHz|y13[15]~52\ : std_logic;
SIGNAL \NCO_1MHz|y13[16]~54\ : std_logic;
SIGNAL \NCO_1MHz|y13[17]~56\ : std_logic;
SIGNAL \NCO_1MHz|y13[18]~57_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add98~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|x13[13]~47_combout\ : std_logic;
SIGNAL \NCO_1MHz|x13[12]~45_combout\ : std_logic;
SIGNAL \NCO_1MHz|x13[11]~43_combout\ : std_logic;
SIGNAL \NCO_1MHz|x13[10]~41_combout\ : std_logic;
SIGNAL \NCO_1MHz|x13[9]~39_combout\ : std_logic;
SIGNAL \NCO_1MHz|x13[8]~37_combout\ : std_logic;
SIGNAL \NCO_1MHz|x13[7]~35_combout\ : std_logic;
SIGNAL \NCO_1MHz|x13[6]~33_combout\ : std_logic;
SIGNAL \NCO_1MHz|x13[5]~31_combout\ : std_logic;
SIGNAL \NCO_1MHz|x13[4]~29_combout\ : std_logic;
SIGNAL \NCO_1MHz|y13[17]~55_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add98~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|x13[3]~27_combout\ : std_logic;
SIGNAL \NCO_1MHz|x13[2]~25_combout\ : std_logic;
SIGNAL \NCO_1MHz|y13[16]~53_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add98~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|y13[15]~51_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add98~3_combout\ : std_logic;
SIGNAL \NCO_1MHz|x13[1]~23_combout\ : std_logic;
SIGNAL \NCO_1MHz|x13[0]~21_combout\ : std_logic;
SIGNAL \NCO_1MHz|y13[14]~49_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add98~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|x14[0]~20_cout\ : std_logic;
SIGNAL \NCO_1MHz|x14[0]~22\ : std_logic;
SIGNAL \NCO_1MHz|x14[1]~24\ : std_logic;
SIGNAL \NCO_1MHz|x14[2]~26\ : std_logic;
SIGNAL \NCO_1MHz|x14[3]~28\ : std_logic;
SIGNAL \NCO_1MHz|x14[4]~30\ : std_logic;
SIGNAL \NCO_1MHz|x14[5]~32\ : std_logic;
SIGNAL \NCO_1MHz|x14[6]~34\ : std_logic;
SIGNAL \NCO_1MHz|x14[7]~36\ : std_logic;
SIGNAL \NCO_1MHz|x14[8]~38\ : std_logic;
SIGNAL \NCO_1MHz|x14[9]~40\ : std_logic;
SIGNAL \NCO_1MHz|x14[10]~42\ : std_logic;
SIGNAL \NCO_1MHz|x14[11]~44\ : std_logic;
SIGNAL \NCO_1MHz|x14[12]~46\ : std_logic;
SIGNAL \NCO_1MHz|x14[13]~48\ : std_logic;
SIGNAL \NCO_1MHz|x14[14]~50\ : std_logic;
SIGNAL \NCO_1MHz|x14[15]~52\ : std_logic;
SIGNAL \NCO_1MHz|x14[16]~54\ : std_logic;
SIGNAL \NCO_1MHz|x14[17]~56\ : std_logic;
SIGNAL \NCO_1MHz|x14[18]~57_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add105~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|y14[2]~25_combout\ : std_logic;
SIGNAL \NCO_1MHz|x14[17]~55_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add105~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|y14[1]~23_combout\ : std_logic;
SIGNAL \NCO_1MHz|x14[16]~53_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add105~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|x14[15]~51_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add105~3_combout\ : std_logic;
SIGNAL \NCO_1MHz|y14[0]~21_combout\ : std_logic;
SIGNAL \NCO_1MHz|judge15~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|y15[0]~20_cout\ : std_logic;
SIGNAL \NCO_1MHz|y15[0]~22\ : std_logic;
SIGNAL \NCO_1MHz|y15[1]~24\ : std_logic;
SIGNAL \NCO_1MHz|y15[2]~26\ : std_logic;
SIGNAL \NCO_1MHz|y15[3]~27_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase15[16]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|judge15~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp15[1]~19\ : std_logic;
SIGNAL \NCO_1MHz|temp15[2]~21\ : std_logic;
SIGNAL \NCO_1MHz|temp15[3]~23\ : std_logic;
SIGNAL \NCO_1MHz|temp15[4]~25\ : std_logic;
SIGNAL \NCO_1MHz|temp15[5]~27\ : std_logic;
SIGNAL \NCO_1MHz|temp15[6]~29\ : std_logic;
SIGNAL \NCO_1MHz|temp15[7]~31\ : std_logic;
SIGNAL \NCO_1MHz|temp15[8]~33\ : std_logic;
SIGNAL \NCO_1MHz|temp15[9]~35\ : std_logic;
SIGNAL \NCO_1MHz|temp15[10]~37\ : std_logic;
SIGNAL \NCO_1MHz|temp15[11]~39\ : std_logic;
SIGNAL \NCO_1MHz|temp15[12]~41\ : std_logic;
SIGNAL \NCO_1MHz|temp15[13]~43\ : std_logic;
SIGNAL \NCO_1MHz|temp15[14]~45\ : std_logic;
SIGNAL \NCO_1MHz|temp15[15]~47\ : std_logic;
SIGNAL \NCO_1MHz|temp15[16]~48_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp15[15]~46_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp15[14]~44_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp15[13]~42_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase15[13]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp15[12]~40_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase15[11]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp15[11]~38_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp15[10]~36_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp15[9]~34_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp15[8]~32_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp15[7]~30_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase15[6]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp15[6]~28_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp15[5]~26_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp15[4]~24_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp15[3]~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp15[2]~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp15[1]~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase15[1]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan31~1_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan31~3_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan31~5_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan31~7_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan31~9_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan31~11_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan31~13_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan31~15_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan31~17_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan31~19_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan31~21_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan31~23_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan31~25_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan31~27_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan31~29_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan31~30_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp15[16]~49\ : std_logic;
SIGNAL \NCO_1MHz|temp15[17]~51\ : std_logic;
SIGNAL \NCO_1MHz|temp15[18]~52_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add99~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|y13[13]~47_combout\ : std_logic;
SIGNAL \NCO_1MHz|y13[12]~45_combout\ : std_logic;
SIGNAL \NCO_1MHz|y13[11]~43_combout\ : std_logic;
SIGNAL \NCO_1MHz|y13[10]~41_combout\ : std_logic;
SIGNAL \NCO_1MHz|y13[9]~39_combout\ : std_logic;
SIGNAL \NCO_1MHz|y13[8]~37_combout\ : std_logic;
SIGNAL \NCO_1MHz|y13[7]~35_combout\ : std_logic;
SIGNAL \NCO_1MHz|y13[6]~33_combout\ : std_logic;
SIGNAL \NCO_1MHz|y13[5]~31_combout\ : std_logic;
SIGNAL \NCO_1MHz|y13[4]~29_combout\ : std_logic;
SIGNAL \NCO_1MHz|y14[3]~28\ : std_logic;
SIGNAL \NCO_1MHz|y14[4]~30\ : std_logic;
SIGNAL \NCO_1MHz|y14[5]~32\ : std_logic;
SIGNAL \NCO_1MHz|y14[6]~34\ : std_logic;
SIGNAL \NCO_1MHz|y14[7]~36\ : std_logic;
SIGNAL \NCO_1MHz|y14[8]~38\ : std_logic;
SIGNAL \NCO_1MHz|y14[9]~40\ : std_logic;
SIGNAL \NCO_1MHz|y14[10]~42\ : std_logic;
SIGNAL \NCO_1MHz|y14[11]~44\ : std_logic;
SIGNAL \NCO_1MHz|y14[12]~46\ : std_logic;
SIGNAL \NCO_1MHz|y14[13]~48\ : std_logic;
SIGNAL \NCO_1MHz|y14[14]~50\ : std_logic;
SIGNAL \NCO_1MHz|y14[15]~52\ : std_logic;
SIGNAL \NCO_1MHz|y14[16]~54\ : std_logic;
SIGNAL \NCO_1MHz|y14[17]~56\ : std_logic;
SIGNAL \NCO_1MHz|y14[18]~57_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add104~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|x14[14]~49_combout\ : std_logic;
SIGNAL \NCO_1MHz|x14[13]~47_combout\ : std_logic;
SIGNAL \NCO_1MHz|x14[12]~45_combout\ : std_logic;
SIGNAL \NCO_1MHz|x14[11]~43_combout\ : std_logic;
SIGNAL \NCO_1MHz|x14[10]~41_combout\ : std_logic;
SIGNAL \NCO_1MHz|x14[9]~39_combout\ : std_logic;
SIGNAL \NCO_1MHz|x14[8]~37_combout\ : std_logic;
SIGNAL \NCO_1MHz|x14[7]~35_combout\ : std_logic;
SIGNAL \NCO_1MHz|x14[6]~33_combout\ : std_logic;
SIGNAL \NCO_1MHz|x14[5]~31_combout\ : std_logic;
SIGNAL \NCO_1MHz|x14[4]~29_combout\ : std_logic;
SIGNAL \NCO_1MHz|x14[3]~27_combout\ : std_logic;
SIGNAL \NCO_1MHz|y14[17]~55_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add104~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|x14[2]~25_combout\ : std_logic;
SIGNAL \NCO_1MHz|x14[1]~23_combout\ : std_logic;
SIGNAL \NCO_1MHz|y14[16]~53_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add104~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|y14[15]~51_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add104~3_combout\ : std_logic;
SIGNAL \NCO_1MHz|x14[0]~21_combout\ : std_logic;
SIGNAL \NCO_1MHz|x15[0]~20_cout\ : std_logic;
SIGNAL \NCO_1MHz|x15[0]~22\ : std_logic;
SIGNAL \NCO_1MHz|x15[1]~24\ : std_logic;
SIGNAL \NCO_1MHz|x15[2]~26\ : std_logic;
SIGNAL \NCO_1MHz|x15[3]~28\ : std_logic;
SIGNAL \NCO_1MHz|x15[4]~30\ : std_logic;
SIGNAL \NCO_1MHz|x15[5]~32\ : std_logic;
SIGNAL \NCO_1MHz|x15[6]~34\ : std_logic;
SIGNAL \NCO_1MHz|x15[7]~36\ : std_logic;
SIGNAL \NCO_1MHz|x15[8]~38\ : std_logic;
SIGNAL \NCO_1MHz|x15[9]~40\ : std_logic;
SIGNAL \NCO_1MHz|x15[10]~42\ : std_logic;
SIGNAL \NCO_1MHz|x15[11]~44\ : std_logic;
SIGNAL \NCO_1MHz|x15[12]~46\ : std_logic;
SIGNAL \NCO_1MHz|x15[13]~48\ : std_logic;
SIGNAL \NCO_1MHz|x15[14]~50\ : std_logic;
SIGNAL \NCO_1MHz|x15[15]~52\ : std_logic;
SIGNAL \NCO_1MHz|x15[16]~54\ : std_logic;
SIGNAL \NCO_1MHz|x15[17]~56\ : std_logic;
SIGNAL \NCO_1MHz|x15[18]~57_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp15[17]~50_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add111~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|y15[2]~25_combout\ : std_logic;
SIGNAL \NCO_1MHz|x15[17]~55_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add111~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|y15[1]~23_combout\ : std_logic;
SIGNAL \NCO_1MHz|y15[0]~21_combout\ : std_logic;
SIGNAL \NCO_1MHz|x15[16]~53_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add111~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp16~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|y16[0]~20_cout\ : std_logic;
SIGNAL \NCO_1MHz|y16[0]~22\ : std_logic;
SIGNAL \NCO_1MHz|y16[1]~24\ : std_logic;
SIGNAL \NCO_1MHz|y16[2]~26\ : std_logic;
SIGNAL \NCO_1MHz|y16[3]~27_combout\ : std_logic;
SIGNAL \NCO_1MHz|y14[14]~49_combout\ : std_logic;
SIGNAL \NCO_1MHz|y14[13]~47_combout\ : std_logic;
SIGNAL \NCO_1MHz|y14[12]~45_combout\ : std_logic;
SIGNAL \NCO_1MHz|y14[11]~43_combout\ : std_logic;
SIGNAL \NCO_1MHz|y14[10]~41_combout\ : std_logic;
SIGNAL \NCO_1MHz|y14[9]~39_combout\ : std_logic;
SIGNAL \NCO_1MHz|y14[8]~37_combout\ : std_logic;
SIGNAL \NCO_1MHz|y14[7]~35_combout\ : std_logic;
SIGNAL \NCO_1MHz|y14[6]~33_combout\ : std_logic;
SIGNAL \NCO_1MHz|y14[5]~31_combout\ : std_logic;
SIGNAL \NCO_1MHz|y14[4]~29_combout\ : std_logic;
SIGNAL \NCO_1MHz|y15[3]~28\ : std_logic;
SIGNAL \NCO_1MHz|y15[4]~30\ : std_logic;
SIGNAL \NCO_1MHz|y15[5]~32\ : std_logic;
SIGNAL \NCO_1MHz|y15[6]~34\ : std_logic;
SIGNAL \NCO_1MHz|y15[7]~36\ : std_logic;
SIGNAL \NCO_1MHz|y15[8]~38\ : std_logic;
SIGNAL \NCO_1MHz|y15[9]~40\ : std_logic;
SIGNAL \NCO_1MHz|y15[10]~42\ : std_logic;
SIGNAL \NCO_1MHz|y15[11]~44\ : std_logic;
SIGNAL \NCO_1MHz|y15[12]~46\ : std_logic;
SIGNAL \NCO_1MHz|y15[13]~48\ : std_logic;
SIGNAL \NCO_1MHz|y15[14]~50\ : std_logic;
SIGNAL \NCO_1MHz|y15[15]~52\ : std_logic;
SIGNAL \NCO_1MHz|y15[16]~54\ : std_logic;
SIGNAL \NCO_1MHz|y15[17]~56\ : std_logic;
SIGNAL \NCO_1MHz|y15[18]~57_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add110~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|x15[15]~51_combout\ : std_logic;
SIGNAL \NCO_1MHz|x15[14]~49_combout\ : std_logic;
SIGNAL \NCO_1MHz|x15[13]~47_combout\ : std_logic;
SIGNAL \NCO_1MHz|x15[12]~45_combout\ : std_logic;
SIGNAL \NCO_1MHz|x15[11]~43_combout\ : std_logic;
SIGNAL \NCO_1MHz|x15[10]~41_combout\ : std_logic;
SIGNAL \NCO_1MHz|x15[9]~39_combout\ : std_logic;
SIGNAL \NCO_1MHz|x15[8]~37_combout\ : std_logic;
SIGNAL \NCO_1MHz|x15[7]~35_combout\ : std_logic;
SIGNAL \NCO_1MHz|x15[6]~33_combout\ : std_logic;
SIGNAL \NCO_1MHz|x15[5]~31_combout\ : std_logic;
SIGNAL \NCO_1MHz|x15[4]~29_combout\ : std_logic;
SIGNAL \NCO_1MHz|x15[3]~27_combout\ : std_logic;
SIGNAL \NCO_1MHz|x15[2]~25_combout\ : std_logic;
SIGNAL \NCO_1MHz|x15[1]~23_combout\ : std_logic;
SIGNAL \NCO_1MHz|y15[17]~55_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add110~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|y15[16]~53_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add110~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|x15[0]~21_combout\ : std_logic;
SIGNAL \NCO_1MHz|x16[0]~20_cout\ : std_logic;
SIGNAL \NCO_1MHz|x16[0]~22\ : std_logic;
SIGNAL \NCO_1MHz|x16[1]~24\ : std_logic;
SIGNAL \NCO_1MHz|x16[2]~26\ : std_logic;
SIGNAL \NCO_1MHz|x16[3]~28\ : std_logic;
SIGNAL \NCO_1MHz|x16[4]~30\ : std_logic;
SIGNAL \NCO_1MHz|x16[5]~32\ : std_logic;
SIGNAL \NCO_1MHz|x16[6]~34\ : std_logic;
SIGNAL \NCO_1MHz|x16[7]~36\ : std_logic;
SIGNAL \NCO_1MHz|x16[8]~38\ : std_logic;
SIGNAL \NCO_1MHz|x16[9]~40\ : std_logic;
SIGNAL \NCO_1MHz|x16[10]~42\ : std_logic;
SIGNAL \NCO_1MHz|x16[11]~44\ : std_logic;
SIGNAL \NCO_1MHz|x16[12]~46\ : std_logic;
SIGNAL \NCO_1MHz|x16[13]~48\ : std_logic;
SIGNAL \NCO_1MHz|x16[14]~50\ : std_logic;
SIGNAL \NCO_1MHz|x16[15]~52\ : std_logic;
SIGNAL \NCO_1MHz|x16[16]~54\ : std_logic;
SIGNAL \NCO_1MHz|x16[17]~56\ : std_logic;
SIGNAL \NCO_1MHz|x16[18]~57_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add109~1\ : std_logic;
SIGNAL \NCO_1MHz|Add109~3\ : std_logic;
SIGNAL \NCO_1MHz|Add109~5\ : std_logic;
SIGNAL \NCO_1MHz|Add109~7\ : std_logic;
SIGNAL \NCO_1MHz|Add109~9\ : std_logic;
SIGNAL \NCO_1MHz|Add109~11\ : std_logic;
SIGNAL \NCO_1MHz|Add109~13\ : std_logic;
SIGNAL \NCO_1MHz|Add109~15\ : std_logic;
SIGNAL \NCO_1MHz|Add109~17\ : std_logic;
SIGNAL \NCO_1MHz|Add109~19\ : std_logic;
SIGNAL \NCO_1MHz|Add109~21\ : std_logic;
SIGNAL \NCO_1MHz|Add109~23\ : std_logic;
SIGNAL \NCO_1MHz|Add109~25\ : std_logic;
SIGNAL \NCO_1MHz|Add109~27\ : std_logic;
SIGNAL \NCO_1MHz|Add109~29\ : std_logic;
SIGNAL \NCO_1MHz|Add109~31\ : std_logic;
SIGNAL \NCO_1MHz|Add109~33\ : std_logic;
SIGNAL \NCO_1MHz|Add109~34_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp16~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add109~30_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp16~3_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add109~28_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp16~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add109~26_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp16~5_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add109~24_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp16~6_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add109~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp16~7_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add109~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp16~8_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add109~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp16~9_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add109~16_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp16~10_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add109~14_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp16~11_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add109~12_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp16~12_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add109~10_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp16~13_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add109~8_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp16~14_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add109~6_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp16~15_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add109~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp16~16_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add109~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp16~17_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add109~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp16~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase14[0]~feeder_combout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan33~1_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan33~3_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan33~5_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan33~7_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan33~9_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan33~11_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan33~13_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan33~15_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan33~17_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan33~19_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan33~21_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan33~23_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan33~25_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan33~27_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan33~29_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan33~31_cout\ : std_logic;
SIGNAL \NCO_1MHz|LessThan33~32_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add109~32_combout\ : std_logic;
SIGNAL \NCO_1MHz|temp16~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add116~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|y16[2]~25_combout\ : std_logic;
SIGNAL \NCO_1MHz|y16[1]~23_combout\ : std_logic;
SIGNAL \NCO_1MHz|x16[17]~55_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add116~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|y16[0]~21_combout\ : std_logic;
SIGNAL \NCO_1MHz|judge17~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|y17[0]~20_cout\ : std_logic;
SIGNAL \NCO_1MHz|y17[0]~22\ : std_logic;
SIGNAL \NCO_1MHz|y17[1]~24\ : std_logic;
SIGNAL \NCO_1MHz|y17[2]~26\ : std_logic;
SIGNAL \NCO_1MHz|y17[3]~27_combout\ : std_logic;
SIGNAL \NCO_1MHz|y15[15]~51_combout\ : std_logic;
SIGNAL \NCO_1MHz|y15[14]~49_combout\ : std_logic;
SIGNAL \NCO_1MHz|y15[13]~47_combout\ : std_logic;
SIGNAL \NCO_1MHz|y15[12]~45_combout\ : std_logic;
SIGNAL \NCO_1MHz|y15[11]~43_combout\ : std_logic;
SIGNAL \NCO_1MHz|y15[10]~41_combout\ : std_logic;
SIGNAL \NCO_1MHz|y15[9]~39_combout\ : std_logic;
SIGNAL \NCO_1MHz|y15[8]~37_combout\ : std_logic;
SIGNAL \NCO_1MHz|y15[7]~35_combout\ : std_logic;
SIGNAL \NCO_1MHz|y15[6]~33_combout\ : std_logic;
SIGNAL \NCO_1MHz|y15[5]~31_combout\ : std_logic;
SIGNAL \NCO_1MHz|y15[4]~29_combout\ : std_logic;
SIGNAL \NCO_1MHz|y16[3]~28\ : std_logic;
SIGNAL \NCO_1MHz|y16[4]~30\ : std_logic;
SIGNAL \NCO_1MHz|y16[5]~32\ : std_logic;
SIGNAL \NCO_1MHz|y16[6]~34\ : std_logic;
SIGNAL \NCO_1MHz|y16[7]~36\ : std_logic;
SIGNAL \NCO_1MHz|y16[8]~38\ : std_logic;
SIGNAL \NCO_1MHz|y16[9]~40\ : std_logic;
SIGNAL \NCO_1MHz|y16[10]~42\ : std_logic;
SIGNAL \NCO_1MHz|y16[11]~44\ : std_logic;
SIGNAL \NCO_1MHz|y16[12]~46\ : std_logic;
SIGNAL \NCO_1MHz|y16[13]~48\ : std_logic;
SIGNAL \NCO_1MHz|y16[14]~50\ : std_logic;
SIGNAL \NCO_1MHz|y16[15]~52\ : std_logic;
SIGNAL \NCO_1MHz|y16[16]~54\ : std_logic;
SIGNAL \NCO_1MHz|y16[17]~56\ : std_logic;
SIGNAL \NCO_1MHz|y16[18]~57_combout\ : std_logic;
SIGNAL \NCO_1MHz|y16[17]~55_combout\ : std_logic;
SIGNAL \NCO_1MHz|y16[16]~53_combout\ : std_logic;
SIGNAL \NCO_1MHz|y16[15]~51_combout\ : std_logic;
SIGNAL \NCO_1MHz|y16[14]~49_combout\ : std_logic;
SIGNAL \NCO_1MHz|y16[13]~47_combout\ : std_logic;
SIGNAL \NCO_1MHz|y16[12]~45_combout\ : std_logic;
SIGNAL \NCO_1MHz|y16[11]~43_combout\ : std_logic;
SIGNAL \NCO_1MHz|y16[10]~41_combout\ : std_logic;
SIGNAL \NCO_1MHz|y16[9]~39_combout\ : std_logic;
SIGNAL \NCO_1MHz|y16[8]~37_combout\ : std_logic;
SIGNAL \NCO_1MHz|y16[7]~35_combout\ : std_logic;
SIGNAL \NCO_1MHz|y16[6]~33_combout\ : std_logic;
SIGNAL \NCO_1MHz|y16[5]~31_combout\ : std_logic;
SIGNAL \NCO_1MHz|y16[4]~29_combout\ : std_logic;
SIGNAL \NCO_1MHz|y17[3]~28\ : std_logic;
SIGNAL \NCO_1MHz|y17[4]~30\ : std_logic;
SIGNAL \NCO_1MHz|y17[5]~32\ : std_logic;
SIGNAL \NCO_1MHz|y17[6]~34\ : std_logic;
SIGNAL \NCO_1MHz|y17[7]~36\ : std_logic;
SIGNAL \NCO_1MHz|y17[8]~38\ : std_logic;
SIGNAL \NCO_1MHz|y17[9]~40\ : std_logic;
SIGNAL \NCO_1MHz|y17[10]~42\ : std_logic;
SIGNAL \NCO_1MHz|y17[11]~44\ : std_logic;
SIGNAL \NCO_1MHz|y17[12]~46\ : std_logic;
SIGNAL \NCO_1MHz|y17[13]~48\ : std_logic;
SIGNAL \NCO_1MHz|y17[14]~50\ : std_logic;
SIGNAL \NCO_1MHz|y17[15]~52\ : std_logic;
SIGNAL \NCO_1MHz|y17[16]~54\ : std_logic;
SIGNAL \NCO_1MHz|y17[17]~56\ : std_logic;
SIGNAL \NCO_1MHz|y17[18]~57_combout\ : std_logic;
SIGNAL \NCO_1MHz|y17[1]~23_combout\ : std_logic;
SIGNAL \NCO_1MHz|y17[0]~21_combout\ : std_logic;
SIGNAL \NCO_1MHz|y17[2]~25_combout\ : std_logic;
SIGNAL \NCO_1MHz|WideOr16~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add119~1_cout\ : std_logic;
SIGNAL \NCO_1MHz|Add119~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase32[29]~90\ : std_logic;
SIGNAL \NCO_1MHz|phase32[30]~91_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout\ : std_logic;
SIGNAL \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout\ : std_logic;
SIGNAL \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout\ : std_logic;
SIGNAL \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout\ : std_logic;
SIGNAL \NCO_1MHz|phase32[30]~92\ : std_logic;
SIGNAL \NCO_1MHz|phase32[31]~93_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ : std_logic;
SIGNAL \NCO_1MHz|Add121~1\ : std_logic;
SIGNAL \NCO_1MHz|Add121~3\ : std_logic;
SIGNAL \NCO_1MHz|Add121~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|y17[17]~55_combout\ : std_logic;
SIGNAL \NCO_1MHz|y17[16]~53_combout\ : std_logic;
SIGNAL \NCO_1MHz|y17[15]~51_combout\ : std_logic;
SIGNAL \NCO_1MHz|y17[14]~49_combout\ : std_logic;
SIGNAL \NCO_1MHz|y17[13]~47_combout\ : std_logic;
SIGNAL \NCO_1MHz|y17[12]~45_combout\ : std_logic;
SIGNAL \NCO_1MHz|y17[11]~43_combout\ : std_logic;
SIGNAL \NCO_1MHz|y17[10]~41_combout\ : std_logic;
SIGNAL \NCO_1MHz|y17[9]~39_combout\ : std_logic;
SIGNAL \NCO_1MHz|y17[8]~37_combout\ : std_logic;
SIGNAL \NCO_1MHz|y17[7]~35_combout\ : std_logic;
SIGNAL \NCO_1MHz|y17[6]~33_combout\ : std_logic;
SIGNAL \NCO_1MHz|y17[5]~31_combout\ : std_logic;
SIGNAL \NCO_1MHz|y17[4]~29_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add121~5\ : std_logic;
SIGNAL \NCO_1MHz|Add121~7\ : std_logic;
SIGNAL \NCO_1MHz|Add121~9\ : std_logic;
SIGNAL \NCO_1MHz|Add121~11\ : std_logic;
SIGNAL \NCO_1MHz|Add121~13\ : std_logic;
SIGNAL \NCO_1MHz|Add121~15\ : std_logic;
SIGNAL \NCO_1MHz|Add121~17\ : std_logic;
SIGNAL \NCO_1MHz|Add121~19\ : std_logic;
SIGNAL \NCO_1MHz|Add121~21\ : std_logic;
SIGNAL \NCO_1MHz|Add121~23\ : std_logic;
SIGNAL \NCO_1MHz|Add121~25\ : std_logic;
SIGNAL \NCO_1MHz|Add121~27\ : std_logic;
SIGNAL \NCO_1MHz|Add121~29\ : std_logic;
SIGNAL \NCO_1MHz|Add121~31\ : std_logic;
SIGNAL \NCO_1MHz|Add121~33_cout\ : std_logic;
SIGNAL \NCO_1MHz|Add121~35_cout\ : std_logic;
SIGNAL \NCO_1MHz|Add121~36_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add121~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add121~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|WideOr18~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add122~1_cout\ : std_logic;
SIGNAL \NCO_1MHz|Add122~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|cos[0]~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add115~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|x16[3]~27_combout\ : std_logic;
SIGNAL \NCO_1MHz|x16[2]~25_combout\ : std_logic;
SIGNAL \NCO_1MHz|x16[1]~23_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add115~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|x16[0]~21_combout\ : std_logic;
SIGNAL \NCO_1MHz|x17[0]~20_cout\ : std_logic;
SIGNAL \NCO_1MHz|x17[0]~22\ : std_logic;
SIGNAL \NCO_1MHz|x17[1]~24\ : std_logic;
SIGNAL \NCO_1MHz|x17[2]~26\ : std_logic;
SIGNAL \NCO_1MHz|x17[3]~27_combout\ : std_logic;
SIGNAL \NCO_1MHz|x17[2]~25_combout\ : std_logic;
SIGNAL \NCO_1MHz|x17[1]~23_combout\ : std_logic;
SIGNAL \NCO_1MHz|x17[0]~21_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add123~1\ : std_logic;
SIGNAL \NCO_1MHz|Add123~3\ : std_logic;
SIGNAL \NCO_1MHz|Add123~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|x16[16]~53_combout\ : std_logic;
SIGNAL \NCO_1MHz|x16[15]~51_combout\ : std_logic;
SIGNAL \NCO_1MHz|x16[14]~49_combout\ : std_logic;
SIGNAL \NCO_1MHz|x16[13]~47_combout\ : std_logic;
SIGNAL \NCO_1MHz|x16[12]~45_combout\ : std_logic;
SIGNAL \NCO_1MHz|x16[11]~43_combout\ : std_logic;
SIGNAL \NCO_1MHz|x16[10]~41_combout\ : std_logic;
SIGNAL \NCO_1MHz|x16[9]~39_combout\ : std_logic;
SIGNAL \NCO_1MHz|x16[8]~37_combout\ : std_logic;
SIGNAL \NCO_1MHz|x16[7]~35_combout\ : std_logic;
SIGNAL \NCO_1MHz|x16[6]~33_combout\ : std_logic;
SIGNAL \NCO_1MHz|x16[5]~31_combout\ : std_logic;
SIGNAL \NCO_1MHz|x16[4]~29_combout\ : std_logic;
SIGNAL \NCO_1MHz|x17[3]~28\ : std_logic;
SIGNAL \NCO_1MHz|x17[4]~30\ : std_logic;
SIGNAL \NCO_1MHz|x17[5]~32\ : std_logic;
SIGNAL \NCO_1MHz|x17[6]~34\ : std_logic;
SIGNAL \NCO_1MHz|x17[7]~36\ : std_logic;
SIGNAL \NCO_1MHz|x17[8]~38\ : std_logic;
SIGNAL \NCO_1MHz|x17[9]~40\ : std_logic;
SIGNAL \NCO_1MHz|x17[10]~42\ : std_logic;
SIGNAL \NCO_1MHz|x17[11]~44\ : std_logic;
SIGNAL \NCO_1MHz|x17[12]~46\ : std_logic;
SIGNAL \NCO_1MHz|x17[13]~48\ : std_logic;
SIGNAL \NCO_1MHz|x17[14]~50\ : std_logic;
SIGNAL \NCO_1MHz|x17[15]~52\ : std_logic;
SIGNAL \NCO_1MHz|x17[16]~54\ : std_logic;
SIGNAL \NCO_1MHz|x17[17]~56\ : std_logic;
SIGNAL \NCO_1MHz|x17[18]~57_combout\ : std_logic;
SIGNAL \NCO_1MHz|x17[17]~55_combout\ : std_logic;
SIGNAL \NCO_1MHz|x17[16]~53_combout\ : std_logic;
SIGNAL \NCO_1MHz|x17[15]~51_combout\ : std_logic;
SIGNAL \NCO_1MHz|x17[14]~49_combout\ : std_logic;
SIGNAL \NCO_1MHz|x17[13]~47_combout\ : std_logic;
SIGNAL \NCO_1MHz|x17[12]~45_combout\ : std_logic;
SIGNAL \NCO_1MHz|x17[11]~43_combout\ : std_logic;
SIGNAL \NCO_1MHz|x17[10]~41_combout\ : std_logic;
SIGNAL \NCO_1MHz|x17[9]~39_combout\ : std_logic;
SIGNAL \NCO_1MHz|x17[8]~37_combout\ : std_logic;
SIGNAL \NCO_1MHz|x17[7]~35_combout\ : std_logic;
SIGNAL \NCO_1MHz|x17[6]~33_combout\ : std_logic;
SIGNAL \NCO_1MHz|x17[5]~31_combout\ : std_logic;
SIGNAL \NCO_1MHz|x17[4]~29_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add123~5\ : std_logic;
SIGNAL \NCO_1MHz|Add123~7\ : std_logic;
SIGNAL \NCO_1MHz|Add123~9\ : std_logic;
SIGNAL \NCO_1MHz|Add123~11\ : std_logic;
SIGNAL \NCO_1MHz|Add123~13\ : std_logic;
SIGNAL \NCO_1MHz|Add123~15\ : std_logic;
SIGNAL \NCO_1MHz|Add123~17\ : std_logic;
SIGNAL \NCO_1MHz|Add123~19\ : std_logic;
SIGNAL \NCO_1MHz|Add123~21\ : std_logic;
SIGNAL \NCO_1MHz|Add123~23\ : std_logic;
SIGNAL \NCO_1MHz|Add123~25\ : std_logic;
SIGNAL \NCO_1MHz|Add123~27\ : std_logic;
SIGNAL \NCO_1MHz|Add123~29\ : std_logic;
SIGNAL \NCO_1MHz|Add123~31\ : std_logic;
SIGNAL \NCO_1MHz|Add123~33_cout\ : std_logic;
SIGNAL \NCO_1MHz|Add123~35_cout\ : std_logic;
SIGNAL \NCO_1MHz|Add123~36_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add123~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add123~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|WideOr19~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add124~1_cout\ : std_logic;
SIGNAL \NCO_1MHz|Add124~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|WideOr17~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add120~1_cout\ : std_logic;
SIGNAL \NCO_1MHz|Add120~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add120~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout\ : std_logic;
SIGNAL \NCO_1MHz|sin[0]~0_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add119~3\ : std_logic;
SIGNAL \NCO_1MHz|Add119~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add121~6_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add122~3\ : std_logic;
SIGNAL \NCO_1MHz|Add122~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|cos[1]~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add120~3\ : std_logic;
SIGNAL \NCO_1MHz|Add120~5_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add123~6_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add124~3\ : std_logic;
SIGNAL \NCO_1MHz|Add124~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add120~7_combout\ : std_logic;
SIGNAL \NCO_1MHz|sin[1]~1_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add121~8_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add122~5\ : std_logic;
SIGNAL \NCO_1MHz|Add122~6_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add119~5\ : std_logic;
SIGNAL \NCO_1MHz|Add119~6_combout\ : std_logic;
SIGNAL \NCO_1MHz|cos[2]~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add123~8_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add124~5\ : std_logic;
SIGNAL \NCO_1MHz|Add124~6_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add120~6\ : std_logic;
SIGNAL \NCO_1MHz|Add120~8_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add120~10_combout\ : std_logic;
SIGNAL \NCO_1MHz|sin[2]~2_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add121~10_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add122~7\ : std_logic;
SIGNAL \NCO_1MHz|Add122~8_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add119~7\ : std_logic;
SIGNAL \NCO_1MHz|Add119~8_combout\ : std_logic;
SIGNAL \NCO_1MHz|cos[3]~3_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add123~10_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add124~7\ : std_logic;
SIGNAL \NCO_1MHz|Add124~8_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add120~9\ : std_logic;
SIGNAL \NCO_1MHz|Add120~11_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add120~13_combout\ : std_logic;
SIGNAL \NCO_1MHz|sin[3]~3_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add119~9\ : std_logic;
SIGNAL \NCO_1MHz|Add119~10_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add121~12_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add122~9\ : std_logic;
SIGNAL \NCO_1MHz|Add122~10_combout\ : std_logic;
SIGNAL \NCO_1MHz|cos[4]~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add123~12_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add124~9\ : std_logic;
SIGNAL \NCO_1MHz|Add124~10_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add120~12\ : std_logic;
SIGNAL \NCO_1MHz|Add120~14_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add120~16_combout\ : std_logic;
SIGNAL \NCO_1MHz|sin[4]~4_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add119~11\ : std_logic;
SIGNAL \NCO_1MHz|Add119~12_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add121~14_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add122~11\ : std_logic;
SIGNAL \NCO_1MHz|Add122~12_combout\ : std_logic;
SIGNAL \NCO_1MHz|cos[5]~5_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add123~14_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add124~11\ : std_logic;
SIGNAL \NCO_1MHz|Add124~12_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add120~15\ : std_logic;
SIGNAL \NCO_1MHz|Add120~17_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add120~19_combout\ : std_logic;
SIGNAL \NCO_1MHz|sin[5]~5_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add121~16_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add122~13\ : std_logic;
SIGNAL \NCO_1MHz|Add122~14_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add119~13\ : std_logic;
SIGNAL \NCO_1MHz|Add119~14_combout\ : std_logic;
SIGNAL \NCO_1MHz|cos[6]~6_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add120~18\ : std_logic;
SIGNAL \NCO_1MHz|Add120~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add123~16_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add124~13\ : std_logic;
SIGNAL \NCO_1MHz|Add124~14_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add120~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|sin[6]~6_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add121~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add122~15\ : std_logic;
SIGNAL \NCO_1MHz|Add122~16_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add119~15\ : std_logic;
SIGNAL \NCO_1MHz|Add119~16_combout\ : std_logic;
SIGNAL \NCO_1MHz|cos[7]~7_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add120~21\ : std_logic;
SIGNAL \NCO_1MHz|Add120~23_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add123~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add124~15\ : std_logic;
SIGNAL \NCO_1MHz|Add124~16_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add120~25_combout\ : std_logic;
SIGNAL \NCO_1MHz|sin[7]~7_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add121~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add122~17\ : std_logic;
SIGNAL \NCO_1MHz|Add122~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add119~17\ : std_logic;
SIGNAL \NCO_1MHz|Add119~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|cos[8]~8_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add120~24\ : std_logic;
SIGNAL \NCO_1MHz|Add120~26_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add123~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add124~17\ : std_logic;
SIGNAL \NCO_1MHz|Add124~18_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add120~28_combout\ : std_logic;
SIGNAL \NCO_1MHz|sin[8]~8_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add121~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add122~19\ : std_logic;
SIGNAL \NCO_1MHz|Add122~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add119~19\ : std_logic;
SIGNAL \NCO_1MHz|Add119~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|cos[9]~9_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add120~27\ : std_logic;
SIGNAL \NCO_1MHz|Add120~29_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add123~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add124~19\ : std_logic;
SIGNAL \NCO_1MHz|Add124~20_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add120~31_combout\ : std_logic;
SIGNAL \NCO_1MHz|sin[9]~9_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add119~21\ : std_logic;
SIGNAL \NCO_1MHz|Add119~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add121~24_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add122~21\ : std_logic;
SIGNAL \NCO_1MHz|Add122~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|cos[10]~10_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add120~30\ : std_logic;
SIGNAL \NCO_1MHz|Add120~32_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add123~24_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add124~21\ : std_logic;
SIGNAL \NCO_1MHz|Add124~22_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add120~34_combout\ : std_logic;
SIGNAL \NCO_1MHz|sin[10]~10_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add121~26_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add122~23\ : std_logic;
SIGNAL \NCO_1MHz|Add122~24_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add119~23\ : std_logic;
SIGNAL \NCO_1MHz|Add119~24_combout\ : std_logic;
SIGNAL \NCO_1MHz|cos[11]~11_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add120~33\ : std_logic;
SIGNAL \NCO_1MHz|Add120~35_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add123~26_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add124~23\ : std_logic;
SIGNAL \NCO_1MHz|Add124~24_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add120~37_combout\ : std_logic;
SIGNAL \NCO_1MHz|sin[11]~11_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add119~25\ : std_logic;
SIGNAL \NCO_1MHz|Add119~26_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add121~28_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add122~25\ : std_logic;
SIGNAL \NCO_1MHz|Add122~26_combout\ : std_logic;
SIGNAL \NCO_1MHz|cos[12]~12_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add120~36\ : std_logic;
SIGNAL \NCO_1MHz|Add120~38_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add123~28_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add124~25\ : std_logic;
SIGNAL \NCO_1MHz|Add124~26_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add120~40_combout\ : std_logic;
SIGNAL \NCO_1MHz|sin[12]~12_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add119~27\ : std_logic;
SIGNAL \NCO_1MHz|Add119~28_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add121~30_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add122~27\ : std_logic;
SIGNAL \NCO_1MHz|Add122~28_combout\ : std_logic;
SIGNAL \NCO_1MHz|cos[13]~13_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add120~39\ : std_logic;
SIGNAL \NCO_1MHz|Add120~41_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add123~30_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add124~27\ : std_logic;
SIGNAL \NCO_1MHz|Add124~28_combout\ : std_logic;
SIGNAL \NCO_1MHz|Add120~43_combout\ : std_logic;
SIGNAL \NCO_1MHz|sin[13]~13_combout\ : std_logic;
SIGNAL \SPI_OUT_inst|spi_p:cnt[0]~0_combout\ : std_logic;
SIGNAL \SPI_OUT_inst|spi_p:cnt[0]~q\ : std_logic;
SIGNAL \SPI_OUT_inst|spi_p:cnt[1]~0_combout\ : std_logic;
SIGNAL \SPI_OUT_inst|spi_p:cnt[1]~q\ : std_logic;
SIGNAL \SPI_OUT_inst|spi_p:cnt[2]~0_combout\ : std_logic;
SIGNAL \SPI_OUT_inst|spi_p:cnt[2]~q\ : std_logic;
SIGNAL \SPI_OUT_inst|spi_p:cnt[3]~0_combout\ : std_logic;
SIGNAL \SPI_OUT_inst|spi_p:cnt[3]~q\ : std_logic;
SIGNAL \SPI_DATA_inst|spi_p:cnt16[0]~1_combout\ : std_logic;
SIGNAL \clk16m~inputclkctrl_outclk\ : std_logic;
SIGNAL \sw1~input_o\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[0]~0_combout\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[0]~q\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[1]~1_combout\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[1]~q\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[1]~2\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[2]~1_combout\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[2]~q\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[2]~2\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[3]~1_combout\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[3]~q\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[3]~2\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[4]~1_combout\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[4]~q\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[4]~2\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[5]~1_combout\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[5]~q\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[5]~2\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[6]~1_combout\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[6]~q\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[6]~2\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[7]~1_combout\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[7]~q\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[7]~2\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[8]~1_combout\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[8]~q\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[8]~2\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[9]~1_combout\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[9]~q\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[9]~2\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[10]~1_combout\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[10]~q\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[10]~2\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[11]~1_combout\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[11]~q\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[11]~2\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[12]~1_combout\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[12]~q\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[12]~2\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[13]~1_combout\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[13]~q\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[13]~2\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[14]~1_combout\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[14]~q\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[14]~2\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[15]~1_combout\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[15]~q\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[15]~2\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[16]~1_combout\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[16]~q\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[16]~2\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[17]~1_combout\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[17]~q\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[17]~2\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[18]~1_combout\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[18]~q\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[18]~2\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[19]~1_combout\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[19]~q\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[19]~2\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[20]~1_combout\ : std_logic;
SIGNAL \LED_set_p:rst_cnt[20]~q\ : std_logic;
SIGNAL \LessThan0~0_combout\ : std_logic;
SIGNAL \LessThan0~1_combout\ : std_logic;
SIGNAL \LessThan0~2_combout\ : std_logic;
SIGNAL \reset_n~0_combout\ : std_logic;
SIGNAL \reset_n~1_combout\ : std_logic;
SIGNAL \reset_n~q\ : std_logic;
SIGNAL \SPI_DATA_inst|spi_p:cnt16[4]~1_combout\ : std_logic;
SIGNAL \SPI_DATA_inst|spi_p:cnt5[0]~0_combout\ : std_logic;
SIGNAL \SPI_DATA_inst|spi_p:cnt5[0]~q\ : std_logic;
SIGNAL \SPI_DATA_inst|spi_p:cnt5[1]~1_combout\ : std_logic;
SIGNAL \SPI_DATA_inst|spi_p:cnt5[1]~q\ : std_logic;
SIGNAL \SPI_DATA_inst|spi_p:cnt5[2]~0_combout\ : std_logic;
SIGNAL \SPI_DATA_inst|spi_p:cnt5[2]~q\ : std_logic;
SIGNAL \SPI_DATA_inst|spi_p:cnt16[4]~2_combout\ : std_logic;
SIGNAL \SPI_DATA_inst|spi_p:cnt16[0]~q\ : std_logic;
SIGNAL \SPI_DATA_inst|spi_p:cnt16[0]~2\ : std_logic;
SIGNAL \SPI_DATA_inst|spi_p:cnt16[1]~1_combout\ : std_logic;
SIGNAL \SPI_DATA_inst|spi_p:cnt16[1]~q\ : std_logic;
SIGNAL \SPI_DATA_inst|spi_p:cnt16[1]~2\ : std_logic;
SIGNAL \SPI_DATA_inst|spi_p:cnt16[2]~1_combout\ : std_logic;
SIGNAL \SPI_DATA_inst|spi_p:cnt16[2]~q\ : std_logic;
SIGNAL \SPI_DATA_inst|spi_p:cnt16[2]~2\ : std_logic;
SIGNAL \SPI_DATA_inst|spi_p:cnt16[3]~1_combout\ : std_logic;
SIGNAL \SPI_DATA_inst|spi_p:cnt16[3]~q\ : std_logic;
SIGNAL \SPI_DATA_inst|spi_p:cnt16[3]~2\ : std_logic;
SIGNAL \SPI_DATA_inst|spi_p:cnt16[4]~3_combout\ : std_logic;
SIGNAL \SPI_DATA_inst|spi_p:cnt16[4]~q\ : std_logic;
SIGNAL \SPI_DATA_inst|spi_p:cnt5[1]~0_combout\ : std_logic;
SIGNAL \SPI_DATA_inst|indata~1_combout\ : std_logic;
SIGNAL \SPI_DATA_inst|indata~3_combout\ : std_logic;
SIGNAL \SPI_DATA_inst|indata~4_combout\ : std_logic;
SIGNAL \SPI_OUT_inst|Mux0~0_combout\ : std_logic;
SIGNAL \SPI_DATA_inst|indata~6_combout\ : std_logic;
SIGNAL \SPI_DATA_inst|indata~5_combout\ : std_logic;
SIGNAL \SPI_OUT_inst|Mux0~1_combout\ : std_logic;
SIGNAL \SPI_OUT_inst|sdi~1_combout\ : std_logic;
SIGNAL \SPI_DATA_inst|indata~0_combout\ : std_logic;
SIGNAL \SPI_DATA_inst|indata~2_combout\ : std_logic;
SIGNAL \SPI_OUT_inst|sdi~0_combout\ : std_logic;
SIGNAL \SPI_OUT_inst|sdi~2_combout\ : std_logic;
SIGNAL \SPI_OUT_inst|LessThan0~0_combout\ : std_logic;
SIGNAL \SPI_OUT_inst|sdi~3_combout\ : std_logic;
SIGNAL \SPI_OUT_inst|sdi~q\ : std_logic;
SIGNAL \SPI_OUT_inst|spics~q\ : std_logic;
SIGNAL \sw2~input_o\ : std_logic;
SIGNAL \led1~reg0feeder_combout\ : std_logic;
SIGNAL \led1~reg0_q\ : std_logic;
SIGNAL \led2~reg0feeder_combout\ : std_logic;
SIGNAL \led2~reg0_q\ : std_logic;
SIGNAL \NCO_1MHz|phase13\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|dataout\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \NCO_1MHz|phase32\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NCO_1MHz|x4\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \PLL_inst|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \NCO_1MHz|x16\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|y7\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|cos\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \NCO_1MHz|sin\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \NCO_1MHz|y17\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|y16\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|x17\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|y15\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|temp15\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|x15\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|x14\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|temp14\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \SPI_DATA_inst|indata\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \NCO_1MHz|y14\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|y13\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|temp13\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|x13\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|x12\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|temp12\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|y12\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|y11\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|temp11\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|x11\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|x10\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|temp10\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|y10\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|y9\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|temp9\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|x9\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|temp8\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|x8\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|y8\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|temp7\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|x7\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|temp6\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|x6\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|y6\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|temp5\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|y5\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|x5\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|temp4\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|y4\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|y3\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|x3\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|temp16\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|phase16\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|phase9\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_reg_bit\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \NCO_1MHz|phase15\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|phase14\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|phase12\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|phase11\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|phase10\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|phase8\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|phase7\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|phase6\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|phase5\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|phase4\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|temp3\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|phase3\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|phase2\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|y2\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|x2\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|y1\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|phase1\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|phase0\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ALT_INV_ram_block3a0~portbdataout\ : std_logic;
SIGNAL \PLL_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \NCO_1MHz|ALT_INV_judge6~3_combout\ : std_logic;

BEGIN

ww_clk16m <= clk16m;
dac <= ww_dac;
dac_clk <= ww_dac_clk;
spiclk <= ww_spiclk;
sdi <= ww_sdi;
spics <= ww_spics;
ww_sw1 <= sw1;
ww_sw2 <= sw2;
led1 <= ww_led1;
led2 <= ww_led2;
led3 <= ww_led3;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\PLL_inst|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \clk16m~input_o\);

\PLL_inst|altpll_component|auto_generated|wire_pll1_clk\(0) <= \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus\(0);
\PLL_inst|altpll_component|auto_generated|wire_pll1_clk\(1) <= \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus\(1);
\PLL_inst|altpll_component|auto_generated|wire_pll1_clk\(2) <= \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus\(2);
\PLL_inst|altpll_component|auto_generated|wire_pll1_clk\(3) <= \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus\(3);
\PLL_inst|altpll_component|auto_generated|wire_pll1_clk\(4) <= \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus\(4);

\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & \NCO_1MHz|phase32\(31) & \NCO_1MHz|phase32\(30));

\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTAADDR_bus\ <= (\NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_reg_bit\(3) & \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_reg_bit\(2) & 
\NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) & \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_reg_bit\(0));

\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBADDR_bus\ <= (\NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_reg_bit\(3) & \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_reg_bit\(2) & 
\NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) & \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_reg_bit\(0));

\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout\ <= \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(0);
\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ <= \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(1);

\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \PLL_inst|altpll_component|auto_generated|wire_pll1_clk\(0));

\clk16m~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk16m~input_o\);
\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ALT_INV_ram_block3a0~portbdataout\ <= NOT \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout\;
\PLL_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\ <= NOT \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\;
\NCO_1MHz|ALT_INV_judge6~3_combout\ <= NOT \NCO_1MHz|judge6~3_combout\;

-- Location: IOOBUF_X45_Y34_N16
\dac[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|dataout\(0),
	devoe => ww_devoe,
	o => ww_dac(0));

-- Location: IOOBUF_X38_Y34_N2
\dac[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|dataout\(1),
	devoe => ww_devoe,
	o => ww_dac(1));

-- Location: IOOBUF_X38_Y34_N16
\dac[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|dataout\(2),
	devoe => ww_devoe,
	o => ww_dac(2));

-- Location: IOOBUF_X34_Y34_N2
\dac[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|dataout\(3),
	devoe => ww_devoe,
	o => ww_dac(3));

-- Location: IOOBUF_X29_Y34_N16
\dac[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|dataout\(4),
	devoe => ww_devoe,
	o => ww_dac(4));

-- Location: IOOBUF_X20_Y34_N9
\dac[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|dataout\(5),
	devoe => ww_devoe,
	o => ww_dac(5));

-- Location: IOOBUF_X20_Y34_N16
\dac[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|dataout\(6),
	devoe => ww_devoe,
	o => ww_dac(6));

-- Location: IOOBUF_X18_Y34_N2
\dac[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|dataout\(7),
	devoe => ww_devoe,
	o => ww_dac(7));

-- Location: IOOBUF_X18_Y34_N23
\dac[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|dataout\(8),
	devoe => ww_devoe,
	o => ww_dac(8));

-- Location: IOOBUF_X16_Y34_N16
\dac[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|dataout\(9),
	devoe => ww_devoe,
	o => ww_dac(9));

-- Location: IOOBUF_X7_Y34_N16
\dac[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|dataout\(10),
	devoe => ww_devoe,
	o => ww_dac(10));

-- Location: IOOBUF_X3_Y34_N2
\dac[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|dataout\(11),
	devoe => ww_devoe,
	o => ww_dac(11));

-- Location: IOOBUF_X1_Y34_N2
\dac[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|dataout\(12),
	devoe => ww_devoe,
	o => ww_dac(12));

-- Location: IOOBUF_X1_Y34_N9
\dac[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|dataout\(13),
	devoe => ww_devoe,
	o => ww_dac(13));

-- Location: IOOBUF_X45_Y34_N2
\dac_clk~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	devoe => ww_devoe,
	o => ww_dac_clk);

-- Location: IOOBUF_X0_Y23_N16
\spiclk~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	devoe => ww_devoe,
	o => ww_spiclk);

-- Location: IOOBUF_X0_Y26_N16
\sdi~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SPI_OUT_inst|sdi~q\,
	devoe => ww_devoe,
	o => ww_sdi);

-- Location: IOOBUF_X0_Y14_N2
\spics~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SPI_OUT_inst|spics~q\,
	devoe => ww_devoe,
	o => ww_spics);

-- Location: IOOBUF_X47_Y0_N23
\led1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \led1~reg0_q\,
	devoe => ww_devoe,
	o => ww_led1);

-- Location: IOOBUF_X49_Y0_N9
\led2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \led2~reg0_q\,
	devoe => ww_devoe,
	o => ww_led2);

-- Location: IOOBUF_X49_Y0_N2
\led3~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_led3);

-- Location: IOIBUF_X0_Y16_N8
\clk16m~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk16m,
	o => \clk16m~input_o\);

-- Location: PLL_1
\PLL_inst|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 4,
	c0_initial => 1,
	c0_low => 4,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 0,
	c1_initial => 0,
	c1_low => 0,
	c1_mode => "bypass",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 1,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 5,
	clk0_phase_shift => "0",
	clk1_counter => "unused",
	clk1_divide_by => 0,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 0,
	clk1_phase_shift => "0",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 62500,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 20,
	m => 40,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 195,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	fbin => \PLL_inst|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \PLL_inst|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \PLL_inst|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G3
\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X10_Y20_N0
\NCO_1MHz|phase32[0]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase32[0]~95_combout\ = !\NCO_1MHz|phase32\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NCO_1MHz|phase32\(0),
	combout => \NCO_1MHz|phase32[0]~95_combout\);

-- Location: FF_X10_Y20_N1
\NCO_1MHz|phase32[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase32[0]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase32\(0));

-- Location: LCCOMB_X16_Y19_N0
\NCO_1MHz|phase32[1]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase32[1]~32_cout\ = CARRY(\NCO_1MHz|phase32\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase32\(0),
	datad => VCC,
	cout => \NCO_1MHz|phase32[1]~32_cout\);

-- Location: LCCOMB_X16_Y19_N2
\NCO_1MHz|phase32[1]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase32[1]~33_combout\ = (\NCO_1MHz|phase32\(1) & (\NCO_1MHz|phase32[1]~32_cout\ & VCC)) # (!\NCO_1MHz|phase32\(1) & (!\NCO_1MHz|phase32[1]~32_cout\))
-- \NCO_1MHz|phase32[1]~34\ = CARRY((!\NCO_1MHz|phase32\(1) & !\NCO_1MHz|phase32[1]~32_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase32\(1),
	datad => VCC,
	cin => \NCO_1MHz|phase32[1]~32_cout\,
	combout => \NCO_1MHz|phase32[1]~33_combout\,
	cout => \NCO_1MHz|phase32[1]~34\);

-- Location: FF_X16_Y19_N3
\NCO_1MHz|phase32[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase32[1]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase32\(1));

-- Location: LCCOMB_X16_Y19_N4
\NCO_1MHz|phase32[2]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase32[2]~35_combout\ = (\NCO_1MHz|phase32\(2) & (\NCO_1MHz|phase32[1]~34\ $ (GND))) # (!\NCO_1MHz|phase32\(2) & (!\NCO_1MHz|phase32[1]~34\ & VCC))
-- \NCO_1MHz|phase32[2]~36\ = CARRY((\NCO_1MHz|phase32\(2) & !\NCO_1MHz|phase32[1]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase32\(2),
	datad => VCC,
	cin => \NCO_1MHz|phase32[1]~34\,
	combout => \NCO_1MHz|phase32[2]~35_combout\,
	cout => \NCO_1MHz|phase32[2]~36\);

-- Location: FF_X16_Y19_N5
\NCO_1MHz|phase32[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase32[2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase32\(2));

-- Location: LCCOMB_X16_Y19_N6
\NCO_1MHz|phase32[3]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase32[3]~37_combout\ = (\NCO_1MHz|phase32\(3) & (!\NCO_1MHz|phase32[2]~36\)) # (!\NCO_1MHz|phase32\(3) & ((\NCO_1MHz|phase32[2]~36\) # (GND)))
-- \NCO_1MHz|phase32[3]~38\ = CARRY((!\NCO_1MHz|phase32[2]~36\) # (!\NCO_1MHz|phase32\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase32\(3),
	datad => VCC,
	cin => \NCO_1MHz|phase32[2]~36\,
	combout => \NCO_1MHz|phase32[3]~37_combout\,
	cout => \NCO_1MHz|phase32[3]~38\);

-- Location: FF_X16_Y19_N7
\NCO_1MHz|phase32[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase32[3]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase32\(3));

-- Location: LCCOMB_X16_Y19_N8
\NCO_1MHz|phase32[4]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase32[4]~39_combout\ = (\NCO_1MHz|phase32\(4) & ((GND) # (!\NCO_1MHz|phase32[3]~38\))) # (!\NCO_1MHz|phase32\(4) & (\NCO_1MHz|phase32[3]~38\ $ (GND)))
-- \NCO_1MHz|phase32[4]~40\ = CARRY((\NCO_1MHz|phase32\(4)) # (!\NCO_1MHz|phase32[3]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase32\(4),
	datad => VCC,
	cin => \NCO_1MHz|phase32[3]~38\,
	combout => \NCO_1MHz|phase32[4]~39_combout\,
	cout => \NCO_1MHz|phase32[4]~40\);

-- Location: FF_X16_Y19_N9
\NCO_1MHz|phase32[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase32[4]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase32\(4));

-- Location: LCCOMB_X16_Y19_N10
\NCO_1MHz|phase32[5]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase32[5]~41_combout\ = (\NCO_1MHz|phase32\(5) & (\NCO_1MHz|phase32[4]~40\ & VCC)) # (!\NCO_1MHz|phase32\(5) & (!\NCO_1MHz|phase32[4]~40\))
-- \NCO_1MHz|phase32[5]~42\ = CARRY((!\NCO_1MHz|phase32\(5) & !\NCO_1MHz|phase32[4]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase32\(5),
	datad => VCC,
	cin => \NCO_1MHz|phase32[4]~40\,
	combout => \NCO_1MHz|phase32[5]~41_combout\,
	cout => \NCO_1MHz|phase32[5]~42\);

-- Location: FF_X16_Y19_N11
\NCO_1MHz|phase32[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase32[5]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase32\(5));

-- Location: LCCOMB_X16_Y19_N12
\NCO_1MHz|phase32[6]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase32[6]~43_combout\ = (\NCO_1MHz|phase32\(6) & (\NCO_1MHz|phase32[5]~42\ $ (GND))) # (!\NCO_1MHz|phase32\(6) & (!\NCO_1MHz|phase32[5]~42\ & VCC))
-- \NCO_1MHz|phase32[6]~44\ = CARRY((\NCO_1MHz|phase32\(6) & !\NCO_1MHz|phase32[5]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase32\(6),
	datad => VCC,
	cin => \NCO_1MHz|phase32[5]~42\,
	combout => \NCO_1MHz|phase32[6]~43_combout\,
	cout => \NCO_1MHz|phase32[6]~44\);

-- Location: FF_X16_Y19_N13
\NCO_1MHz|phase32[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase32[6]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase32\(6));

-- Location: LCCOMB_X16_Y19_N14
\NCO_1MHz|phase32[7]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase32[7]~45_combout\ = (\NCO_1MHz|phase32\(7) & (!\NCO_1MHz|phase32[6]~44\)) # (!\NCO_1MHz|phase32\(7) & ((\NCO_1MHz|phase32[6]~44\) # (GND)))
-- \NCO_1MHz|phase32[7]~46\ = CARRY((!\NCO_1MHz|phase32[6]~44\) # (!\NCO_1MHz|phase32\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase32\(7),
	datad => VCC,
	cin => \NCO_1MHz|phase32[6]~44\,
	combout => \NCO_1MHz|phase32[7]~45_combout\,
	cout => \NCO_1MHz|phase32[7]~46\);

-- Location: FF_X16_Y19_N15
\NCO_1MHz|phase32[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase32[7]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase32\(7));

-- Location: LCCOMB_X16_Y19_N16
\NCO_1MHz|phase32[8]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase32[8]~47_combout\ = (\NCO_1MHz|phase32\(8) & ((GND) # (!\NCO_1MHz|phase32[7]~46\))) # (!\NCO_1MHz|phase32\(8) & (\NCO_1MHz|phase32[7]~46\ $ (GND)))
-- \NCO_1MHz|phase32[8]~48\ = CARRY((\NCO_1MHz|phase32\(8)) # (!\NCO_1MHz|phase32[7]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase32\(8),
	datad => VCC,
	cin => \NCO_1MHz|phase32[7]~46\,
	combout => \NCO_1MHz|phase32[8]~47_combout\,
	cout => \NCO_1MHz|phase32[8]~48\);

-- Location: FF_X16_Y19_N17
\NCO_1MHz|phase32[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase32[8]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase32\(8));

-- Location: LCCOMB_X16_Y19_N18
\NCO_1MHz|phase32[9]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase32[9]~49_combout\ = (\NCO_1MHz|phase32\(9) & (\NCO_1MHz|phase32[8]~48\ & VCC)) # (!\NCO_1MHz|phase32\(9) & (!\NCO_1MHz|phase32[8]~48\))
-- \NCO_1MHz|phase32[9]~50\ = CARRY((!\NCO_1MHz|phase32\(9) & !\NCO_1MHz|phase32[8]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase32\(9),
	datad => VCC,
	cin => \NCO_1MHz|phase32[8]~48\,
	combout => \NCO_1MHz|phase32[9]~49_combout\,
	cout => \NCO_1MHz|phase32[9]~50\);

-- Location: FF_X16_Y19_N19
\NCO_1MHz|phase32[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase32[9]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase32\(9));

-- Location: LCCOMB_X16_Y19_N20
\NCO_1MHz|phase32[10]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase32[10]~51_combout\ = (\NCO_1MHz|phase32\(10) & (\NCO_1MHz|phase32[9]~50\ $ (GND))) # (!\NCO_1MHz|phase32\(10) & (!\NCO_1MHz|phase32[9]~50\ & VCC))
-- \NCO_1MHz|phase32[10]~52\ = CARRY((\NCO_1MHz|phase32\(10) & !\NCO_1MHz|phase32[9]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase32\(10),
	datad => VCC,
	cin => \NCO_1MHz|phase32[9]~50\,
	combout => \NCO_1MHz|phase32[10]~51_combout\,
	cout => \NCO_1MHz|phase32[10]~52\);

-- Location: FF_X16_Y19_N21
\NCO_1MHz|phase32[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase32[10]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase32\(10));

-- Location: LCCOMB_X16_Y19_N22
\NCO_1MHz|phase32[11]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase32[11]~53_combout\ = (\NCO_1MHz|phase32\(11) & (!\NCO_1MHz|phase32[10]~52\)) # (!\NCO_1MHz|phase32\(11) & ((\NCO_1MHz|phase32[10]~52\) # (GND)))
-- \NCO_1MHz|phase32[11]~54\ = CARRY((!\NCO_1MHz|phase32[10]~52\) # (!\NCO_1MHz|phase32\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase32\(11),
	datad => VCC,
	cin => \NCO_1MHz|phase32[10]~52\,
	combout => \NCO_1MHz|phase32[11]~53_combout\,
	cout => \NCO_1MHz|phase32[11]~54\);

-- Location: FF_X16_Y19_N23
\NCO_1MHz|phase32[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase32[11]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase32\(11));

-- Location: LCCOMB_X16_Y19_N24
\NCO_1MHz|phase32[12]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase32[12]~55_combout\ = (\NCO_1MHz|phase32\(12) & ((GND) # (!\NCO_1MHz|phase32[11]~54\))) # (!\NCO_1MHz|phase32\(12) & (\NCO_1MHz|phase32[11]~54\ $ (GND)))
-- \NCO_1MHz|phase32[12]~56\ = CARRY((\NCO_1MHz|phase32\(12)) # (!\NCO_1MHz|phase32[11]~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase32\(12),
	datad => VCC,
	cin => \NCO_1MHz|phase32[11]~54\,
	combout => \NCO_1MHz|phase32[12]~55_combout\,
	cout => \NCO_1MHz|phase32[12]~56\);

-- Location: FF_X16_Y19_N25
\NCO_1MHz|phase32[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase32[12]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase32\(12));

-- Location: LCCOMB_X16_Y19_N26
\NCO_1MHz|phase32[13]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase32[13]~57_combout\ = (\NCO_1MHz|phase32\(13) & (\NCO_1MHz|phase32[12]~56\ & VCC)) # (!\NCO_1MHz|phase32\(13) & (!\NCO_1MHz|phase32[12]~56\))
-- \NCO_1MHz|phase32[13]~58\ = CARRY((!\NCO_1MHz|phase32\(13) & !\NCO_1MHz|phase32[12]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase32\(13),
	datad => VCC,
	cin => \NCO_1MHz|phase32[12]~56\,
	combout => \NCO_1MHz|phase32[13]~57_combout\,
	cout => \NCO_1MHz|phase32[13]~58\);

-- Location: FF_X16_Y19_N27
\NCO_1MHz|phase32[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase32[13]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase32\(13));

-- Location: LCCOMB_X16_Y19_N28
\NCO_1MHz|phase32[14]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase32[14]~59_combout\ = (\NCO_1MHz|phase32\(14) & (\NCO_1MHz|phase32[13]~58\ $ (GND))) # (!\NCO_1MHz|phase32\(14) & (!\NCO_1MHz|phase32[13]~58\ & VCC))
-- \NCO_1MHz|phase32[14]~60\ = CARRY((\NCO_1MHz|phase32\(14) & !\NCO_1MHz|phase32[13]~58\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase32\(14),
	datad => VCC,
	cin => \NCO_1MHz|phase32[13]~58\,
	combout => \NCO_1MHz|phase32[14]~59_combout\,
	cout => \NCO_1MHz|phase32[14]~60\);

-- Location: FF_X16_Y19_N29
\NCO_1MHz|phase32[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase32[14]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase32\(14));

-- Location: LCCOMB_X16_Y19_N30
\NCO_1MHz|phase32[15]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase32[15]~61_combout\ = (\NCO_1MHz|phase32\(15) & (!\NCO_1MHz|phase32[14]~60\)) # (!\NCO_1MHz|phase32\(15) & ((\NCO_1MHz|phase32[14]~60\) # (GND)))
-- \NCO_1MHz|phase32[15]~62\ = CARRY((!\NCO_1MHz|phase32[14]~60\) # (!\NCO_1MHz|phase32\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase32\(15),
	datad => VCC,
	cin => \NCO_1MHz|phase32[14]~60\,
	combout => \NCO_1MHz|phase32[15]~61_combout\,
	cout => \NCO_1MHz|phase32[15]~62\);

-- Location: FF_X16_Y19_N31
\NCO_1MHz|phase32[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase32[15]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase32\(15));

-- Location: LCCOMB_X16_Y18_N0
\NCO_1MHz|phase32[16]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase32[16]~63_combout\ = (\NCO_1MHz|phase32\(16) & ((GND) # (!\NCO_1MHz|phase32[15]~62\))) # (!\NCO_1MHz|phase32\(16) & (\NCO_1MHz|phase32[15]~62\ $ (GND)))
-- \NCO_1MHz|phase32[16]~64\ = CARRY((\NCO_1MHz|phase32\(16)) # (!\NCO_1MHz|phase32[15]~62\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase32\(16),
	datad => VCC,
	cin => \NCO_1MHz|phase32[15]~62\,
	combout => \NCO_1MHz|phase32[16]~63_combout\,
	cout => \NCO_1MHz|phase32[16]~64\);

-- Location: FF_X16_Y18_N1
\NCO_1MHz|phase32[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase32[16]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase32\(16));

-- Location: LCCOMB_X16_Y18_N2
\NCO_1MHz|phase32[17]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase32[17]~65_combout\ = (\NCO_1MHz|phase32\(17) & (\NCO_1MHz|phase32[16]~64\ & VCC)) # (!\NCO_1MHz|phase32\(17) & (!\NCO_1MHz|phase32[16]~64\))
-- \NCO_1MHz|phase32[17]~66\ = CARRY((!\NCO_1MHz|phase32\(17) & !\NCO_1MHz|phase32[16]~64\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase32\(17),
	datad => VCC,
	cin => \NCO_1MHz|phase32[16]~64\,
	combout => \NCO_1MHz|phase32[17]~65_combout\,
	cout => \NCO_1MHz|phase32[17]~66\);

-- Location: FF_X16_Y18_N3
\NCO_1MHz|phase32[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase32[17]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase32\(17));

-- Location: LCCOMB_X16_Y18_N4
\NCO_1MHz|phase32[18]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase32[18]~67_combout\ = (\NCO_1MHz|phase32\(18) & (\NCO_1MHz|phase32[17]~66\ $ (GND))) # (!\NCO_1MHz|phase32\(18) & (!\NCO_1MHz|phase32[17]~66\ & VCC))
-- \NCO_1MHz|phase32[18]~68\ = CARRY((\NCO_1MHz|phase32\(18) & !\NCO_1MHz|phase32[17]~66\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase32\(18),
	datad => VCC,
	cin => \NCO_1MHz|phase32[17]~66\,
	combout => \NCO_1MHz|phase32[18]~67_combout\,
	cout => \NCO_1MHz|phase32[18]~68\);

-- Location: FF_X16_Y18_N5
\NCO_1MHz|phase32[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase32[18]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase32\(18));

-- Location: LCCOMB_X16_Y18_N6
\NCO_1MHz|phase32[19]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase32[19]~69_combout\ = (\NCO_1MHz|phase32\(19) & (!\NCO_1MHz|phase32[18]~68\)) # (!\NCO_1MHz|phase32\(19) & ((\NCO_1MHz|phase32[18]~68\) # (GND)))
-- \NCO_1MHz|phase32[19]~70\ = CARRY((!\NCO_1MHz|phase32[18]~68\) # (!\NCO_1MHz|phase32\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase32\(19),
	datad => VCC,
	cin => \NCO_1MHz|phase32[18]~68\,
	combout => \NCO_1MHz|phase32[19]~69_combout\,
	cout => \NCO_1MHz|phase32[19]~70\);

-- Location: FF_X16_Y18_N7
\NCO_1MHz|phase32[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase32[19]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase32\(19));

-- Location: LCCOMB_X16_Y18_N8
\NCO_1MHz|phase32[20]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase32[20]~71_combout\ = (\NCO_1MHz|phase32\(20) & ((GND) # (!\NCO_1MHz|phase32[19]~70\))) # (!\NCO_1MHz|phase32\(20) & (\NCO_1MHz|phase32[19]~70\ $ (GND)))
-- \NCO_1MHz|phase32[20]~72\ = CARRY((\NCO_1MHz|phase32\(20)) # (!\NCO_1MHz|phase32[19]~70\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase32\(20),
	datad => VCC,
	cin => \NCO_1MHz|phase32[19]~70\,
	combout => \NCO_1MHz|phase32[20]~71_combout\,
	cout => \NCO_1MHz|phase32[20]~72\);

-- Location: FF_X16_Y18_N9
\NCO_1MHz|phase32[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase32[20]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase32\(20));

-- Location: LCCOMB_X16_Y18_N10
\NCO_1MHz|phase32[21]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase32[21]~73_combout\ = (\NCO_1MHz|phase32\(21) & (\NCO_1MHz|phase32[20]~72\ & VCC)) # (!\NCO_1MHz|phase32\(21) & (!\NCO_1MHz|phase32[20]~72\))
-- \NCO_1MHz|phase32[21]~74\ = CARRY((!\NCO_1MHz|phase32\(21) & !\NCO_1MHz|phase32[20]~72\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase32\(21),
	datad => VCC,
	cin => \NCO_1MHz|phase32[20]~72\,
	combout => \NCO_1MHz|phase32[21]~73_combout\,
	cout => \NCO_1MHz|phase32[21]~74\);

-- Location: FF_X16_Y18_N11
\NCO_1MHz|phase32[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase32[21]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase32\(21));

-- Location: LCCOMB_X16_Y18_N12
\NCO_1MHz|phase32[22]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase32[22]~75_combout\ = (\NCO_1MHz|phase32\(22) & (\NCO_1MHz|phase32[21]~74\ $ (GND))) # (!\NCO_1MHz|phase32\(22) & (!\NCO_1MHz|phase32[21]~74\ & VCC))
-- \NCO_1MHz|phase32[22]~76\ = CARRY((\NCO_1MHz|phase32\(22) & !\NCO_1MHz|phase32[21]~74\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase32\(22),
	datad => VCC,
	cin => \NCO_1MHz|phase32[21]~74\,
	combout => \NCO_1MHz|phase32[22]~75_combout\,
	cout => \NCO_1MHz|phase32[22]~76\);

-- Location: FF_X16_Y18_N13
\NCO_1MHz|phase32[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase32[22]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase32\(22));

-- Location: LCCOMB_X16_Y18_N14
\NCO_1MHz|phase32[23]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase32[23]~77_combout\ = (\NCO_1MHz|phase32\(23) & (!\NCO_1MHz|phase32[22]~76\)) # (!\NCO_1MHz|phase32\(23) & ((\NCO_1MHz|phase32[22]~76\) # (GND)))
-- \NCO_1MHz|phase32[23]~78\ = CARRY((!\NCO_1MHz|phase32[22]~76\) # (!\NCO_1MHz|phase32\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase32\(23),
	datad => VCC,
	cin => \NCO_1MHz|phase32[22]~76\,
	combout => \NCO_1MHz|phase32[23]~77_combout\,
	cout => \NCO_1MHz|phase32[23]~78\);

-- Location: FF_X16_Y18_N15
\NCO_1MHz|phase32[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase32[23]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase32\(23));

-- Location: LCCOMB_X16_Y18_N16
\NCO_1MHz|phase32[24]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase32[24]~79_combout\ = (\NCO_1MHz|phase32\(24) & ((GND) # (!\NCO_1MHz|phase32[23]~78\))) # (!\NCO_1MHz|phase32\(24) & (\NCO_1MHz|phase32[23]~78\ $ (GND)))
-- \NCO_1MHz|phase32[24]~80\ = CARRY((\NCO_1MHz|phase32\(24)) # (!\NCO_1MHz|phase32[23]~78\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase32\(24),
	datad => VCC,
	cin => \NCO_1MHz|phase32[23]~78\,
	combout => \NCO_1MHz|phase32[24]~79_combout\,
	cout => \NCO_1MHz|phase32[24]~80\);

-- Location: FF_X16_Y18_N17
\NCO_1MHz|phase32[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase32[24]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase32\(24));

-- Location: LCCOMB_X16_Y18_N18
\NCO_1MHz|phase32[25]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase32[25]~81_combout\ = (\NCO_1MHz|phase32\(25) & (\NCO_1MHz|phase32[24]~80\ & VCC)) # (!\NCO_1MHz|phase32\(25) & (!\NCO_1MHz|phase32[24]~80\))
-- \NCO_1MHz|phase32[25]~82\ = CARRY((!\NCO_1MHz|phase32\(25) & !\NCO_1MHz|phase32[24]~80\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase32\(25),
	datad => VCC,
	cin => \NCO_1MHz|phase32[24]~80\,
	combout => \NCO_1MHz|phase32[25]~81_combout\,
	cout => \NCO_1MHz|phase32[25]~82\);

-- Location: FF_X16_Y18_N19
\NCO_1MHz|phase32[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase32[25]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase32\(25));

-- Location: LCCOMB_X16_Y18_N20
\NCO_1MHz|phase32[26]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase32[26]~83_combout\ = (\NCO_1MHz|phase32\(26) & (\NCO_1MHz|phase32[25]~82\ $ (GND))) # (!\NCO_1MHz|phase32\(26) & (!\NCO_1MHz|phase32[25]~82\ & VCC))
-- \NCO_1MHz|phase32[26]~84\ = CARRY((\NCO_1MHz|phase32\(26) & !\NCO_1MHz|phase32[25]~82\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase32\(26),
	datad => VCC,
	cin => \NCO_1MHz|phase32[25]~82\,
	combout => \NCO_1MHz|phase32[26]~83_combout\,
	cout => \NCO_1MHz|phase32[26]~84\);

-- Location: FF_X16_Y18_N21
\NCO_1MHz|phase32[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase32[26]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase32\(26));

-- Location: LCCOMB_X16_Y18_N22
\NCO_1MHz|phase32[27]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase32[27]~85_combout\ = (\NCO_1MHz|phase32\(27) & (!\NCO_1MHz|phase32[26]~84\)) # (!\NCO_1MHz|phase32\(27) & ((\NCO_1MHz|phase32[26]~84\) # (GND)))
-- \NCO_1MHz|phase32[27]~86\ = CARRY((!\NCO_1MHz|phase32[26]~84\) # (!\NCO_1MHz|phase32\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase32\(27),
	datad => VCC,
	cin => \NCO_1MHz|phase32[26]~84\,
	combout => \NCO_1MHz|phase32[27]~85_combout\,
	cout => \NCO_1MHz|phase32[27]~86\);

-- Location: FF_X16_Y18_N23
\NCO_1MHz|phase32[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase32[27]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase32\(27));

-- Location: LCCOMB_X16_Y18_N24
\NCO_1MHz|phase32[28]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase32[28]~87_combout\ = (\NCO_1MHz|phase32\(28) & (\NCO_1MHz|phase32[27]~86\ $ (GND))) # (!\NCO_1MHz|phase32\(28) & (!\NCO_1MHz|phase32[27]~86\ & VCC))
-- \NCO_1MHz|phase32[28]~88\ = CARRY((\NCO_1MHz|phase32\(28) & !\NCO_1MHz|phase32[27]~86\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase32\(28),
	datad => VCC,
	cin => \NCO_1MHz|phase32[27]~86\,
	combout => \NCO_1MHz|phase32[28]~87_combout\,
	cout => \NCO_1MHz|phase32[28]~88\);

-- Location: FF_X16_Y18_N25
\NCO_1MHz|phase32[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase32[28]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase32\(28));

-- Location: LCCOMB_X16_Y18_N26
\NCO_1MHz|phase32[29]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase32[29]~89_combout\ = (\NCO_1MHz|phase32\(29) & (!\NCO_1MHz|phase32[28]~88\)) # (!\NCO_1MHz|phase32\(29) & ((\NCO_1MHz|phase32[28]~88\) # (GND)))
-- \NCO_1MHz|phase32[29]~90\ = CARRY((!\NCO_1MHz|phase32[28]~88\) # (!\NCO_1MHz|phase32\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase32\(29),
	datad => VCC,
	cin => \NCO_1MHz|phase32[28]~88\,
	combout => \NCO_1MHz|phase32[29]~89_combout\,
	cout => \NCO_1MHz|phase32[29]~90\);

-- Location: FF_X16_Y18_N27
\NCO_1MHz|phase32[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase32[29]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase32\(29));

-- Location: FF_X11_Y18_N13
\NCO_1MHz|phase0[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase32\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase0\(16));

-- Location: LCCOMB_X11_Y18_N24
\NCO_1MHz|y1[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y1[17]~feeder_combout\ = \NCO_1MHz|phase0\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase0\(16),
	combout => \NCO_1MHz|y1[17]~feeder_combout\);

-- Location: FF_X11_Y18_N25
\NCO_1MHz|y1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y1[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y1\(17));

-- Location: FF_X9_Y16_N19
\NCO_1MHz|phase2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|y1\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase2\(16));

-- Location: LCCOMB_X8_Y15_N2
\NCO_1MHz|temp3[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp3[9]~feeder_combout\ = \NCO_1MHz|phase2\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase2\(16),
	combout => \NCO_1MHz|temp3[9]~feeder_combout\);

-- Location: FF_X8_Y15_N3
\NCO_1MHz|temp3[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp3[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp3\(9));

-- Location: FF_X9_Y15_N17
\NCO_1MHz|phase4[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|temp3\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase4\(16));

-- Location: FF_X10_Y16_N1
\NCO_1MHz|phase5[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase4\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase5\(16));

-- Location: FF_X11_Y16_N17
\NCO_1MHz|phase6[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase5\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase6\(16));

-- Location: FF_X19_Y15_N17
\NCO_1MHz|phase7[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase6\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase7\(16));

-- Location: FF_X20_Y14_N11
\NCO_1MHz|phase8[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase7\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase8\(16));

-- Location: FF_X20_Y14_N25
\NCO_1MHz|phase9[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase8\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase9\(16));

-- Location: FF_X23_Y17_N17
\NCO_1MHz|phase10[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase9\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase10\(16));

-- Location: FF_X23_Y19_N17
\NCO_1MHz|phase11[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase10\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase11\(16));

-- Location: LCCOMB_X11_Y18_N8
\NCO_1MHz|phase0[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase0[12]~feeder_combout\ = \NCO_1MHz|phase32\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase32\(25),
	combout => \NCO_1MHz|phase0[12]~feeder_combout\);

-- Location: FF_X11_Y18_N9
\NCO_1MHz|phase0[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase0[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase0\(12));

-- Location: FF_X11_Y18_N31
\NCO_1MHz|phase1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase0\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase1\(12));

-- Location: FF_X10_Y18_N27
\NCO_1MHz|phase2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase1\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase2\(12));

-- Location: LCCOMB_X10_Y18_N14
\NCO_1MHz|phase0[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase0[11]~feeder_combout\ = \NCO_1MHz|phase32\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase32\(24),
	combout => \NCO_1MHz|phase0[11]~feeder_combout\);

-- Location: FF_X10_Y18_N15
\NCO_1MHz|phase0[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase0[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase0\(11));

-- Location: FF_X10_Y18_N31
\NCO_1MHz|phase1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase0\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase1\(11));

-- Location: FF_X10_Y18_N17
\NCO_1MHz|phase2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase1\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase2\(11));

-- Location: LCCOMB_X10_Y18_N16
\NCO_1MHz|LessThan5~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan5~11_combout\ = (!\NCO_1MHz|phase2\(16) & ((!\NCO_1MHz|phase2\(11)) # (!\NCO_1MHz|phase2\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase2\(12),
	datab => \NCO_1MHz|phase2\(16),
	datac => \NCO_1MHz|phase2\(11),
	combout => \NCO_1MHz|LessThan5~11_combout\);

-- Location: LCCOMB_X10_Y18_N26
\NCO_1MHz|LessThan5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan5~2_combout\ = (\NCO_1MHz|phase2\(16) & (!\NCO_1MHz|phase2\(12) & !\NCO_1MHz|phase2\(11))) # (!\NCO_1MHz|phase2\(16) & (\NCO_1MHz|phase2\(12) & \NCO_1MHz|phase2\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase2\(16),
	datac => \NCO_1MHz|phase2\(12),
	datad => \NCO_1MHz|phase2\(11),
	combout => \NCO_1MHz|LessThan5~2_combout\);

-- Location: FF_X11_Y18_N15
\NCO_1MHz|phase0[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase32\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase0\(13));

-- Location: FF_X11_Y18_N27
\NCO_1MHz|phase1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase0\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase1\(13));

-- Location: LCCOMB_X11_Y18_N18
\NCO_1MHz|phase2[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase2[13]~feeder_combout\ = \NCO_1MHz|phase1\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase1\(13),
	combout => \NCO_1MHz|phase2[13]~feeder_combout\);

-- Location: FF_X11_Y18_N19
\NCO_1MHz|phase2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase2[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase2\(13));

-- Location: LCCOMB_X15_Y18_N8
\NCO_1MHz|phase0[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase0[14]~feeder_combout\ = \NCO_1MHz|phase32\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase32\(27),
	combout => \NCO_1MHz|phase0[14]~feeder_combout\);

-- Location: FF_X15_Y18_N9
\NCO_1MHz|phase0[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase0[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase0\(14));

-- Location: LCCOMB_X11_Y18_N28
\NCO_1MHz|phase1[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase1[14]~feeder_combout\ = \NCO_1MHz|phase0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase0\(14),
	combout => \NCO_1MHz|phase1[14]~feeder_combout\);

-- Location: FF_X11_Y18_N29
\NCO_1MHz|phase1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase1[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase1\(14));

-- Location: FF_X9_Y16_N31
\NCO_1MHz|phase2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase1\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase2\(14));

-- Location: LCCOMB_X11_Y18_N10
\NCO_1MHz|LessThan3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan3~4_combout\ = (\NCO_1MHz|y1\(17) & (!\NCO_1MHz|phase1\(13) & !\NCO_1MHz|phase1\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y1\(17),
	datab => \NCO_1MHz|phase1\(13),
	datad => \NCO_1MHz|phase1\(14),
	combout => \NCO_1MHz|LessThan3~4_combout\);

-- Location: LCCOMB_X10_Y18_N20
\NCO_1MHz|phase0[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase0[10]~feeder_combout\ = \NCO_1MHz|phase32\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase32\(23),
	combout => \NCO_1MHz|phase0[10]~feeder_combout\);

-- Location: FF_X10_Y18_N21
\NCO_1MHz|phase0[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase0[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase0\(10));

-- Location: LCCOMB_X10_Y18_N12
\NCO_1MHz|phase1[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase1[10]~feeder_combout\ = \NCO_1MHz|phase0\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase0\(10),
	combout => \NCO_1MHz|phase1[10]~feeder_combout\);

-- Location: FF_X10_Y18_N13
\NCO_1MHz|phase1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase1[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase1\(10));

-- Location: LCCOMB_X12_Y18_N14
\NCO_1MHz|phase0[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase0[6]~feeder_combout\ = \NCO_1MHz|phase32\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase32\(19),
	combout => \NCO_1MHz|phase0[6]~feeder_combout\);

-- Location: FF_X12_Y18_N15
\NCO_1MHz|phase0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase0[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase0\(6));

-- Location: FF_X12_Y18_N27
\NCO_1MHz|phase1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase0\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase1\(6));

-- Location: LCCOMB_X12_Y18_N12
\NCO_1MHz|phase0[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase0[5]~feeder_combout\ = \NCO_1MHz|phase32\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase32\(18),
	combout => \NCO_1MHz|phase0[5]~feeder_combout\);

-- Location: FF_X12_Y18_N13
\NCO_1MHz|phase0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase0[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase0\(5));

-- Location: LCCOMB_X12_Y18_N16
\NCO_1MHz|phase1[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase1[5]~feeder_combout\ = \NCO_1MHz|phase0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase0\(5),
	combout => \NCO_1MHz|phase1[5]~feeder_combout\);

-- Location: FF_X12_Y18_N17
\NCO_1MHz|phase1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase1[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase1\(5));

-- Location: LCCOMB_X12_Y18_N18
\NCO_1MHz|phase0[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase0[8]~feeder_combout\ = \NCO_1MHz|phase32\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase32\(21),
	combout => \NCO_1MHz|phase0[8]~feeder_combout\);

-- Location: FF_X12_Y18_N19
\NCO_1MHz|phase0[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase0[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase0\(8));

-- Location: LCCOMB_X12_Y18_N30
\NCO_1MHz|phase1[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase1[8]~feeder_combout\ = \NCO_1MHz|phase0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase0\(8),
	combout => \NCO_1MHz|phase1[8]~feeder_combout\);

-- Location: FF_X12_Y18_N31
\NCO_1MHz|phase1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase1[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase1\(8));

-- Location: LCCOMB_X12_Y18_N24
\NCO_1MHz|phase0[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase0[7]~feeder_combout\ = \NCO_1MHz|phase32\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase32\(20),
	combout => \NCO_1MHz|phase0[7]~feeder_combout\);

-- Location: FF_X12_Y18_N25
\NCO_1MHz|phase0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase0[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase0\(7));

-- Location: LCCOMB_X12_Y18_N28
\NCO_1MHz|phase1[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase1[7]~feeder_combout\ = \NCO_1MHz|phase0\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase0\(7),
	combout => \NCO_1MHz|phase1[7]~feeder_combout\);

-- Location: FF_X12_Y18_N29
\NCO_1MHz|phase1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase1[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase1\(7));

-- Location: LCCOMB_X12_Y18_N8
\NCO_1MHz|LessThan3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan3~1_combout\ = (!\NCO_1MHz|phase1\(8) & (((!\NCO_1MHz|phase1\(7)) # (!\NCO_1MHz|phase1\(5))) # (!\NCO_1MHz|phase1\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase1\(6),
	datab => \NCO_1MHz|phase1\(5),
	datac => \NCO_1MHz|phase1\(8),
	datad => \NCO_1MHz|phase1\(7),
	combout => \NCO_1MHz|LessThan3~1_combout\);

-- Location: LCCOMB_X15_Y11_N24
\NCO_1MHz|phase0[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase0[9]~feeder_combout\ = \NCO_1MHz|phase32\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase32\(22),
	combout => \NCO_1MHz|phase0[9]~feeder_combout\);

-- Location: FF_X15_Y11_N25
\NCO_1MHz|phase0[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase0[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase0\(9));

-- Location: LCCOMB_X15_Y11_N28
\NCO_1MHz|phase1[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase1[9]~feeder_combout\ = \NCO_1MHz|phase0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase0\(9),
	combout => \NCO_1MHz|phase1[9]~feeder_combout\);

-- Location: FF_X15_Y11_N29
\NCO_1MHz|phase1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase1[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase1\(9));

-- Location: LCCOMB_X10_Y18_N8
\NCO_1MHz|LessThan3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan3~2_combout\ = ((!\NCO_1MHz|phase1\(10) & (\NCO_1MHz|LessThan3~1_combout\ & !\NCO_1MHz|phase1\(9)))) # (!\NCO_1MHz|phase1\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase1\(10),
	datab => \NCO_1MHz|LessThan3~1_combout\,
	datac => \NCO_1MHz|phase1\(11),
	datad => \NCO_1MHz|phase1\(9),
	combout => \NCO_1MHz|LessThan3~2_combout\);

-- Location: LCCOMB_X11_Y18_N4
\NCO_1MHz|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan3~0_combout\ = (\NCO_1MHz|y1\(17)) # ((!\NCO_1MHz|phase1\(14)) # (!\NCO_1MHz|phase1\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y1\(17),
	datab => \NCO_1MHz|phase1\(13),
	datad => \NCO_1MHz|phase1\(14),
	combout => \NCO_1MHz|LessThan3~0_combout\);

-- Location: FF_X11_Y18_N11
\NCO_1MHz|phase0[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase32\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase0\(15));

-- Location: FF_X11_Y18_N1
\NCO_1MHz|phase1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase0\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase1\(15));

-- Location: LCCOMB_X11_Y18_N0
\NCO_1MHz|LessThan3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan3~3_combout\ = (!\NCO_1MHz|phase1\(15) & ((\NCO_1MHz|LessThan3~0_combout\) # ((\NCO_1MHz|LessThan3~2_combout\ & !\NCO_1MHz|phase1\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan3~2_combout\,
	datab => \NCO_1MHz|LessThan3~0_combout\,
	datac => \NCO_1MHz|phase1\(15),
	datad => \NCO_1MHz|phase1\(12),
	combout => \NCO_1MHz|LessThan3~3_combout\);

-- Location: LCCOMB_X12_Y18_N10
\NCO_1MHz|LessThan3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan3~5_combout\ = ((!\NCO_1MHz|phase1\(6) & (!\NCO_1MHz|phase1\(5) & !\NCO_1MHz|phase1\(7)))) # (!\NCO_1MHz|phase1\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase1\(6),
	datab => \NCO_1MHz|phase1\(5),
	datac => \NCO_1MHz|phase1\(8),
	datad => \NCO_1MHz|phase1\(7),
	combout => \NCO_1MHz|LessThan3~5_combout\);

-- Location: LCCOMB_X10_Y18_N18
\NCO_1MHz|LessThan3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan3~6_combout\ = (!\NCO_1MHz|phase1\(11) & (((\NCO_1MHz|LessThan3~5_combout\) # (!\NCO_1MHz|phase1\(9))) # (!\NCO_1MHz|phase1\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase1\(10),
	datab => \NCO_1MHz|LessThan3~5_combout\,
	datac => \NCO_1MHz|phase1\(11),
	datad => \NCO_1MHz|phase1\(9),
	combout => \NCO_1MHz|LessThan3~6_combout\);

-- Location: LCCOMB_X11_Y18_N16
\NCO_1MHz|LessThan3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan3~7_combout\ = (!\NCO_1MHz|LessThan3~3_combout\ & (((\NCO_1MHz|phase1\(12) & !\NCO_1MHz|LessThan3~6_combout\)) # (!\NCO_1MHz|LessThan3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan3~4_combout\,
	datab => \NCO_1MHz|LessThan3~3_combout\,
	datac => \NCO_1MHz|phase1\(12),
	datad => \NCO_1MHz|LessThan3~6_combout\,
	combout => \NCO_1MHz|LessThan3~7_combout\);

-- Location: FF_X11_Y18_N17
\NCO_1MHz|y2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|LessThan3~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y2\(16));

-- Location: LCCOMB_X9_Y16_N16
\NCO_1MHz|LessThan5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan5~1_combout\ = (\NCO_1MHz|phase2\(13) & (\NCO_1MHz|y2\(16) & (\NCO_1MHz|phase2\(14) $ (!\NCO_1MHz|phase2\(16))))) # (!\NCO_1MHz|phase2\(13) & (!\NCO_1MHz|y2\(16) & (\NCO_1MHz|phase2\(14) $ (!\NCO_1MHz|phase2\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase2\(13),
	datab => \NCO_1MHz|phase2\(14),
	datac => \NCO_1MHz|phase2\(16),
	datad => \NCO_1MHz|y2\(16),
	combout => \NCO_1MHz|LessThan5~1_combout\);

-- Location: FF_X10_Y18_N29
\NCO_1MHz|phase2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase1\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase2\(9));

-- Location: FF_X10_Y18_N23
\NCO_1MHz|phase2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase1\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase2\(10));

-- Location: LCCOMB_X10_Y18_N28
\NCO_1MHz|LessThan5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan5~12_combout\ = ((\NCO_1MHz|phase2\(16) & !\NCO_1MHz|phase2\(9))) # (!\NCO_1MHz|phase2\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase2\(16),
	datac => \NCO_1MHz|phase2\(9),
	datad => \NCO_1MHz|phase2\(10),
	combout => \NCO_1MHz|LessThan5~12_combout\);

-- Location: LCCOMB_X10_Y18_N10
\NCO_1MHz|LessThan5~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan5~13_combout\ = (\NCO_1MHz|LessThan5~1_combout\ & ((\NCO_1MHz|LessThan5~11_combout\) # ((\NCO_1MHz|LessThan5~2_combout\ & \NCO_1MHz|LessThan5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan5~2_combout\,
	datab => \NCO_1MHz|LessThan5~1_combout\,
	datac => \NCO_1MHz|LessThan5~11_combout\,
	datad => \NCO_1MHz|LessThan5~12_combout\,
	combout => \NCO_1MHz|LessThan5~13_combout\);

-- Location: LCCOMB_X10_Y18_N22
\NCO_1MHz|LessThan5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan5~3_combout\ = (\NCO_1MHz|phase2\(16) & (\NCO_1MHz|phase2\(10) & \NCO_1MHz|phase2\(9))) # (!\NCO_1MHz|phase2\(16) & (!\NCO_1MHz|phase2\(10) & !\NCO_1MHz|phase2\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase2\(16),
	datac => \NCO_1MHz|phase2\(10),
	datad => \NCO_1MHz|phase2\(9),
	combout => \NCO_1MHz|LessThan5~3_combout\);

-- Location: LCCOMB_X10_Y18_N24
\NCO_1MHz|LessThan5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan5~4_combout\ = (\NCO_1MHz|LessThan5~2_combout\ & (\NCO_1MHz|LessThan5~1_combout\ & \NCO_1MHz|LessThan5~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan5~2_combout\,
	datab => \NCO_1MHz|LessThan5~1_combout\,
	datac => \NCO_1MHz|LessThan5~3_combout\,
	combout => \NCO_1MHz|LessThan5~4_combout\);

-- Location: FF_X9_Y16_N21
\NCO_1MHz|phase2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase1\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase2\(8));

-- Location: LCCOMB_X9_Y16_N20
\NCO_1MHz|LessThan5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan5~14_combout\ = (\NCO_1MHz|y2\(16) & (\NCO_1MHz|phase2\(13))) # (!\NCO_1MHz|y2\(16) & (((\NCO_1MHz|LessThan5~4_combout\ & !\NCO_1MHz|phase2\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase2\(13),
	datab => \NCO_1MHz|LessThan5~4_combout\,
	datac => \NCO_1MHz|phase2\(8),
	datad => \NCO_1MHz|y2\(16),
	combout => \NCO_1MHz|LessThan5~14_combout\);

-- Location: LCCOMB_X9_Y16_N8
\NCO_1MHz|LessThan5~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan5~15_combout\ = (\NCO_1MHz|phase2\(16) & (\NCO_1MHz|phase2\(14) & (\NCO_1MHz|y2\(16) $ (!\NCO_1MHz|LessThan5~14_combout\)))) # (!\NCO_1MHz|phase2\(16) & ((\NCO_1MHz|y2\(16) & (!\NCO_1MHz|LessThan5~14_combout\ & !\NCO_1MHz|phase2\(14))) # 
-- (!\NCO_1MHz|y2\(16) & (\NCO_1MHz|LessThan5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase2\(16),
	datab => \NCO_1MHz|y2\(16),
	datac => \NCO_1MHz|LessThan5~14_combout\,
	datad => \NCO_1MHz|phase2\(14),
	combout => \NCO_1MHz|LessThan5~15_combout\);

-- Location: LCCOMB_X9_Y16_N10
\NCO_1MHz|LessThan5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan5~16_combout\ = (\NCO_1MHz|LessThan5~13_combout\ & ((\NCO_1MHz|LessThan5~11_combout\) # ((\NCO_1MHz|LessThan5~15_combout\) # (\NCO_1MHz|phase2\(16))))) # (!\NCO_1MHz|LessThan5~13_combout\ & ((\NCO_1MHz|LessThan5~15_combout\ $ 
-- (\NCO_1MHz|phase2\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan5~11_combout\,
	datab => \NCO_1MHz|LessThan5~13_combout\,
	datac => \NCO_1MHz|LessThan5~15_combout\,
	datad => \NCO_1MHz|phase2\(16),
	combout => \NCO_1MHz|LessThan5~16_combout\);

-- Location: FF_X10_Y16_N31
\NCO_1MHz|phase2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase1\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase2\(15));

-- Location: LCCOMB_X9_Y16_N30
\NCO_1MHz|LessThan5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan5~0_combout\ = \NCO_1MHz|phase2\(8) $ (\NCO_1MHz|y2\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase2\(8),
	datad => \NCO_1MHz|y2\(16),
	combout => \NCO_1MHz|LessThan5~0_combout\);

-- Location: FF_X10_Y15_N15
\NCO_1MHz|phase2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase1\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase2\(7));

-- Location: FF_X9_Y16_N3
\NCO_1MHz|phase2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase1\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase2\(6));

-- Location: LCCOMB_X9_Y16_N4
\NCO_1MHz|LessThan5~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan5~9_combout\ = (\NCO_1MHz|phase2\(7) & (\NCO_1MHz|phase2\(16) & (!\NCO_1MHz|phase2\(6) & \NCO_1MHz|y2\(16)))) # (!\NCO_1MHz|phase2\(7) & ((\NCO_1MHz|y2\(16)) # ((\NCO_1MHz|phase2\(16) & !\NCO_1MHz|phase2\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase2\(7),
	datab => \NCO_1MHz|phase2\(16),
	datac => \NCO_1MHz|phase2\(6),
	datad => \NCO_1MHz|y2\(16),
	combout => \NCO_1MHz|LessThan5~9_combout\);

-- Location: FF_X11_Y18_N5
\NCO_1MHz|phase2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase1\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase2\(5));

-- Location: LCCOMB_X15_Y11_N18
\NCO_1MHz|phase0[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase0[4]~feeder_combout\ = \NCO_1MHz|phase32\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase32\(17),
	combout => \NCO_1MHz|phase0[4]~feeder_combout\);

-- Location: FF_X15_Y11_N19
\NCO_1MHz|phase0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase0[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase0\(4));

-- Location: LCCOMB_X15_Y11_N30
\NCO_1MHz|phase1[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase1[4]~feeder_combout\ = \NCO_1MHz|phase0\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase0\(4),
	combout => \NCO_1MHz|phase1[4]~feeder_combout\);

-- Location: FF_X15_Y11_N31
\NCO_1MHz|phase1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase1[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase1\(4));

-- Location: LCCOMB_X15_Y11_N26
\NCO_1MHz|phase2[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase2[4]~feeder_combout\ = \NCO_1MHz|phase1\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NCO_1MHz|phase1\(4),
	combout => \NCO_1MHz|phase2[4]~feeder_combout\);

-- Location: FF_X15_Y11_N27
\NCO_1MHz|phase2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase2[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase2\(4));

-- Location: LCCOMB_X10_Y15_N14
\NCO_1MHz|LessThan5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan5~5_combout\ = (\NCO_1MHz|phase2\(5) & (((\NCO_1MHz|phase2\(4))) # (!\NCO_1MHz|y2\(16)))) # (!\NCO_1MHz|phase2\(5) & (!\NCO_1MHz|y2\(16) & ((\NCO_1MHz|phase2\(7)) # (\NCO_1MHz|phase2\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase2\(5),
	datab => \NCO_1MHz|y2\(16),
	datac => \NCO_1MHz|phase2\(7),
	datad => \NCO_1MHz|phase2\(4),
	combout => \NCO_1MHz|LessThan5~5_combout\);

-- Location: LCCOMB_X12_Y15_N26
\NCO_1MHz|phase0[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase0[3]~feeder_combout\ = \NCO_1MHz|phase32\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase32\(16),
	combout => \NCO_1MHz|phase0[3]~feeder_combout\);

-- Location: FF_X12_Y15_N27
\NCO_1MHz|phase0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase0[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase0\(3));

-- Location: FF_X12_Y15_N11
\NCO_1MHz|phase1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase0\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase1\(3));

-- Location: FF_X11_Y15_N9
\NCO_1MHz|phase2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase1\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase2\(3));

-- Location: LCCOMB_X12_Y15_N12
\NCO_1MHz|phase0[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase0[0]~feeder_combout\ = \NCO_1MHz|phase32\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase32\(13),
	combout => \NCO_1MHz|phase0[0]~feeder_combout\);

-- Location: FF_X12_Y15_N13
\NCO_1MHz|phase0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase0[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase0\(0));

-- Location: LCCOMB_X12_Y15_N20
\NCO_1MHz|phase1[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase1[0]~feeder_combout\ = \NCO_1MHz|phase0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase0\(0),
	combout => \NCO_1MHz|phase1[0]~feeder_combout\);

-- Location: FF_X12_Y15_N21
\NCO_1MHz|phase1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase1[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase1\(0));

-- Location: LCCOMB_X12_Y15_N28
\NCO_1MHz|phase2[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase2[0]~feeder_combout\ = \NCO_1MHz|phase1\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase1\(0),
	combout => \NCO_1MHz|phase2[0]~feeder_combout\);

-- Location: FF_X12_Y15_N29
\NCO_1MHz|phase2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase2[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase2\(0));

-- Location: LCCOMB_X12_Y15_N24
\NCO_1MHz|phase0[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase0[2]~feeder_combout\ = \NCO_1MHz|phase32\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase32\(15),
	combout => \NCO_1MHz|phase0[2]~feeder_combout\);

-- Location: FF_X12_Y15_N25
\NCO_1MHz|phase0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase0[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase0\(2));

-- Location: LCCOMB_X12_Y15_N8
\NCO_1MHz|phase1[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase1[2]~feeder_combout\ = \NCO_1MHz|phase0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase0\(2),
	combout => \NCO_1MHz|phase1[2]~feeder_combout\);

-- Location: FF_X12_Y15_N9
\NCO_1MHz|phase1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase1[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase1\(2));

-- Location: FF_X12_Y15_N17
\NCO_1MHz|phase2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase1\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase2\(2));

-- Location: FF_X12_Y15_N15
\NCO_1MHz|phase0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase32\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase0\(1));

-- Location: FF_X12_Y15_N23
\NCO_1MHz|phase1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase0\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase1\(1));

-- Location: FF_X12_Y15_N31
\NCO_1MHz|phase2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase1\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase2\(1));

-- Location: LCCOMB_X12_Y15_N16
\NCO_1MHz|LessThan5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan5~6_combout\ = (\NCO_1MHz|phase2\(3) & ((\NCO_1MHz|phase2\(0)) # ((\NCO_1MHz|phase2\(2)) # (\NCO_1MHz|phase2\(1))))) # (!\NCO_1MHz|phase2\(3) & (\NCO_1MHz|phase2\(0) & (\NCO_1MHz|phase2\(2) & \NCO_1MHz|phase2\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase2\(3),
	datab => \NCO_1MHz|phase2\(0),
	datac => \NCO_1MHz|phase2\(2),
	datad => \NCO_1MHz|phase2\(1),
	combout => \NCO_1MHz|LessThan5~6_combout\);

-- Location: LCCOMB_X11_Y15_N8
\NCO_1MHz|LessThan5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan5~7_combout\ = (\NCO_1MHz|LessThan5~5_combout\ & (((\NCO_1MHz|phase2\(3) & \NCO_1MHz|LessThan5~6_combout\)) # (!\NCO_1MHz|y2\(16)))) # (!\NCO_1MHz|LessThan5~5_combout\ & (!\NCO_1MHz|y2\(16) & ((\NCO_1MHz|phase2\(3)) # 
-- (\NCO_1MHz|LessThan5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan5~5_combout\,
	datab => \NCO_1MHz|y2\(16),
	datac => \NCO_1MHz|phase2\(3),
	datad => \NCO_1MHz|LessThan5~6_combout\,
	combout => \NCO_1MHz|LessThan5~7_combout\);

-- Location: LCCOMB_X9_Y16_N2
\NCO_1MHz|LessThan5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan5~8_combout\ = (!\NCO_1MHz|LessThan5~7_combout\ & ((\NCO_1MHz|phase2\(16)) # (!\NCO_1MHz|phase2\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase2\(16),
	datac => \NCO_1MHz|phase2\(6),
	datad => \NCO_1MHz|LessThan5~7_combout\,
	combout => \NCO_1MHz|LessThan5~8_combout\);

-- Location: LCCOMB_X9_Y16_N22
\NCO_1MHz|LessThan5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan5~10_combout\ = (\NCO_1MHz|LessThan5~0_combout\ & (\NCO_1MHz|LessThan5~4_combout\ & ((\NCO_1MHz|LessThan5~9_combout\) # (\NCO_1MHz|LessThan5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan5~0_combout\,
	datab => \NCO_1MHz|LessThan5~4_combout\,
	datac => \NCO_1MHz|LessThan5~9_combout\,
	datad => \NCO_1MHz|LessThan5~8_combout\,
	combout => \NCO_1MHz|LessThan5~10_combout\);

-- Location: LCCOMB_X9_Y16_N12
\NCO_1MHz|LessThan5~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan5~17_combout\ = (\NCO_1MHz|phase2\(15) & (\NCO_1MHz|y2\(16) & ((\NCO_1MHz|LessThan5~16_combout\) # (\NCO_1MHz|LessThan5~10_combout\)))) # (!\NCO_1MHz|phase2\(15) & ((\NCO_1MHz|LessThan5~16_combout\) # ((\NCO_1MHz|LessThan5~10_combout\) # 
-- (\NCO_1MHz|y2\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan5~16_combout\,
	datab => \NCO_1MHz|phase2\(15),
	datac => \NCO_1MHz|LessThan5~10_combout\,
	datad => \NCO_1MHz|y2\(16),
	combout => \NCO_1MHz|LessThan5~17_combout\);

-- Location: LCCOMB_X9_Y16_N26
\NCO_1MHz|temp3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp3~1_combout\ = (!\NCO_1MHz|phase2\(16) & (\NCO_1MHz|LessThan5~17_combout\ & !\NCO_1MHz|y2\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase2\(16),
	datac => \NCO_1MHz|LessThan5~17_combout\,
	datad => \NCO_1MHz|y2\(16),
	combout => \NCO_1MHz|temp3~1_combout\);

-- Location: FF_X9_Y16_N27
\NCO_1MHz|temp3[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp3\(18));

-- Location: LCCOMB_X10_Y16_N26
\NCO_1MHz|temp3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp3~2_combout\ = (\NCO_1MHz|LessThan5~17_combout\ & ((\NCO_1MHz|phase2\(16)) # (!\NCO_1MHz|y2\(16)))) # (!\NCO_1MHz|LessThan5~17_combout\ & (\NCO_1MHz|phase2\(16) & !\NCO_1MHz|y2\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan5~17_combout\,
	datab => \NCO_1MHz|phase2\(16),
	datad => \NCO_1MHz|y2\(16),
	combout => \NCO_1MHz|temp3~2_combout\);

-- Location: FF_X10_Y16_N27
\NCO_1MHz|temp3[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp3\(16));

-- Location: LCCOMB_X8_Y15_N24
\NCO_1MHz|LessThan7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan7~0_combout\ = \NCO_1MHz|temp3\(9) $ (\NCO_1MHz|temp3\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp3\(9),
	datad => \NCO_1MHz|temp3\(16),
	combout => \NCO_1MHz|LessThan7~0_combout\);

-- Location: FF_X8_Y15_N5
\NCO_1MHz|phase3[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase2\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase3\(15));

-- Location: LCCOMB_X9_Y16_N28
\NCO_1MHz|temp3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp3~3_combout\ = (\NCO_1MHz|phase2\(16) & ((!\NCO_1MHz|y2\(16)) # (!\NCO_1MHz|LessThan5~17_combout\))) # (!\NCO_1MHz|phase2\(16) & (!\NCO_1MHz|LessThan5~17_combout\ & !\NCO_1MHz|y2\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase2\(16),
	datac => \NCO_1MHz|LessThan5~17_combout\,
	datad => \NCO_1MHz|y2\(16),
	combout => \NCO_1MHz|temp3~3_combout\);

-- Location: FF_X9_Y16_N29
\NCO_1MHz|temp3[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp3~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp3\(7));

-- Location: LCCOMB_X8_Y15_N26
\NCO_1MHz|judge4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|judge4~2_combout\ = (!\NCO_1MHz|temp3\(18) & (!\NCO_1MHz|LessThan7~0_combout\ & (\NCO_1MHz|phase3\(15) $ (\NCO_1MHz|temp3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp3\(18),
	datab => \NCO_1MHz|LessThan7~0_combout\,
	datac => \NCO_1MHz|phase3\(15),
	datad => \NCO_1MHz|temp3\(7),
	combout => \NCO_1MHz|judge4~2_combout\);

-- Location: LCCOMB_X9_Y16_N0
\NCO_1MHz|temp3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp3~0_combout\ = (\NCO_1MHz|phase2\(16) & (!\NCO_1MHz|LessThan5~17_combout\ & \NCO_1MHz|y2\(16))) # (!\NCO_1MHz|phase2\(16) & (\NCO_1MHz|LessThan5~17_combout\ & !\NCO_1MHz|y2\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase2\(16),
	datac => \NCO_1MHz|LessThan5~17_combout\,
	datad => \NCO_1MHz|y2\(16),
	combout => \NCO_1MHz|temp3~0_combout\);

-- Location: FF_X9_Y16_N1
\NCO_1MHz|temp3[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp3\(17));

-- Location: LCCOMB_X8_Y15_N4
\NCO_1MHz|judge4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|judge4~0_combout\ = (\NCO_1MHz|temp3\(16) & (\NCO_1MHz|temp3\(9) & ((\NCO_1MHz|phase3\(15)) # (\NCO_1MHz|temp3\(7))))) # (!\NCO_1MHz|temp3\(16) & ((\NCO_1MHz|temp3\(9)) # ((\NCO_1MHz|phase3\(15)) # (\NCO_1MHz|temp3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp3\(16),
	datab => \NCO_1MHz|temp3\(9),
	datac => \NCO_1MHz|phase3\(15),
	datad => \NCO_1MHz|temp3\(7),
	combout => \NCO_1MHz|judge4~0_combout\);

-- Location: LCCOMB_X8_Y15_N22
\NCO_1MHz|judge4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|judge4~1_combout\ = (!\NCO_1MHz|temp3\(18) & ((\NCO_1MHz|temp3\(17)) # (!\NCO_1MHz|judge4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp3\(18),
	datab => \NCO_1MHz|temp3\(17),
	datad => \NCO_1MHz|judge4~0_combout\,
	combout => \NCO_1MHz|judge4~1_combout\);

-- Location: FF_X8_Y15_N13
\NCO_1MHz|phase3[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase2\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase3\(14));

-- Location: LCCOMB_X10_Y15_N10
\NCO_1MHz|temp3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp3~5_combout\ = (\NCO_1MHz|phase2\(16) & (!\NCO_1MHz|y2\(16) & !\NCO_1MHz|LessThan5~17_combout\)) # (!\NCO_1MHz|phase2\(16) & ((!\NCO_1MHz|LessThan5~17_combout\) # (!\NCO_1MHz|y2\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase2\(16),
	datac => \NCO_1MHz|y2\(16),
	datad => \NCO_1MHz|LessThan5~17_combout\,
	combout => \NCO_1MHz|temp3~5_combout\);

-- Location: FF_X10_Y15_N11
\NCO_1MHz|temp3[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp3~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp3\(14));

-- Location: FF_X8_Y15_N7
\NCO_1MHz|phase3[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase2\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase3\(13));

-- Location: LCCOMB_X10_Y15_N16
\NCO_1MHz|temp3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp3~4_combout\ = \NCO_1MHz|phase2\(16) $ (\NCO_1MHz|y2\(16) $ (\NCO_1MHz|LessThan5~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase2\(16),
	datac => \NCO_1MHz|y2\(16),
	datad => \NCO_1MHz|LessThan5~17_combout\,
	combout => \NCO_1MHz|temp3~4_combout\);

-- Location: FF_X10_Y15_N17
\NCO_1MHz|temp3[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp3\(13));

-- Location: LCCOMB_X8_Y15_N6
\NCO_1MHz|LessThan7~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan7~13_combout\ = (\NCO_1MHz|phase3\(14) & (\NCO_1MHz|temp3\(14) & (!\NCO_1MHz|phase3\(13) & \NCO_1MHz|temp3\(13)))) # (!\NCO_1MHz|phase3\(14) & ((\NCO_1MHz|temp3\(14)) # ((!\NCO_1MHz|phase3\(13) & \NCO_1MHz|temp3\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase3\(14),
	datab => \NCO_1MHz|temp3\(14),
	datac => \NCO_1MHz|phase3\(13),
	datad => \NCO_1MHz|temp3\(13),
	combout => \NCO_1MHz|LessThan7~13_combout\);

-- Location: LCCOMB_X8_Y15_N12
\NCO_1MHz|LessThan7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan7~9_combout\ = (\NCO_1MHz|phase3\(13) & (\NCO_1MHz|temp3\(13) & (\NCO_1MHz|temp3\(14) $ (!\NCO_1MHz|phase3\(14))))) # (!\NCO_1MHz|phase3\(13) & (!\NCO_1MHz|temp3\(13) & (\NCO_1MHz|temp3\(14) $ (!\NCO_1MHz|phase3\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase3\(13),
	datab => \NCO_1MHz|temp3\(14),
	datac => \NCO_1MHz|phase3\(14),
	datad => \NCO_1MHz|temp3\(13),
	combout => \NCO_1MHz|LessThan7~9_combout\);

-- Location: FF_X8_Y15_N23
\NCO_1MHz|phase3[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase2\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase3\(10));

-- Location: FF_X8_Y15_N9
\NCO_1MHz|phase3[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase2\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase3\(9));

-- Location: FF_X8_Y15_N1
\NCO_1MHz|phase3[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase2\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase3\(11));

-- Location: LCCOMB_X8_Y15_N0
\NCO_1MHz|LessThan7~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan7~14_combout\ = (\NCO_1MHz|phase3\(10) & (\NCO_1MHz|phase3\(9) & \NCO_1MHz|phase3\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase3\(10),
	datab => \NCO_1MHz|phase3\(9),
	datac => \NCO_1MHz|phase3\(11),
	combout => \NCO_1MHz|LessThan7~14_combout\);

-- Location: LCCOMB_X8_Y15_N10
\NCO_1MHz|LessThan7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan7~10_combout\ = (\NCO_1MHz|phase3\(10) & (\NCO_1MHz|phase3\(11) & (\NCO_1MHz|phase3\(9) & \NCO_1MHz|temp3\(9)))) # (!\NCO_1MHz|phase3\(10) & (!\NCO_1MHz|phase3\(11) & (!\NCO_1MHz|phase3\(9) & !\NCO_1MHz|temp3\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase3\(10),
	datab => \NCO_1MHz|phase3\(11),
	datac => \NCO_1MHz|phase3\(9),
	datad => \NCO_1MHz|temp3\(9),
	combout => \NCO_1MHz|LessThan7~10_combout\);

-- Location: FF_X8_Y15_N21
\NCO_1MHz|phase3[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase2\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase3\(12));

-- Location: FF_X8_Y15_N17
\NCO_1MHz|phase3[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase2\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase3\(8));

-- Location: LCCOMB_X9_Y16_N6
\NCO_1MHz|temp3[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp3[4]~feeder_combout\ = \NCO_1MHz|LessThan5~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NCO_1MHz|LessThan5~17_combout\,
	combout => \NCO_1MHz|temp3[4]~feeder_combout\);

-- Location: FF_X9_Y16_N7
\NCO_1MHz|temp3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp3[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp3\(4));

-- Location: LCCOMB_X8_Y15_N16
\NCO_1MHz|LessThan7~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan7~15_combout\ = (\NCO_1MHz|temp3\(4)) # ((\NCO_1MHz|LessThan7~10_combout\ & (!\NCO_1MHz|phase3\(12) & !\NCO_1MHz|phase3\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan7~10_combout\,
	datab => \NCO_1MHz|phase3\(12),
	datac => \NCO_1MHz|phase3\(8),
	datad => \NCO_1MHz|temp3\(4),
	combout => \NCO_1MHz|LessThan7~15_combout\);

-- Location: LCCOMB_X8_Y15_N20
\NCO_1MHz|LessThan7~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan7~16_combout\ = (\NCO_1MHz|LessThan7~15_combout\ & (((!\NCO_1MHz|LessThan7~14_combout\ & \NCO_1MHz|temp3\(9))) # (!\NCO_1MHz|phase3\(12)))) # (!\NCO_1MHz|LessThan7~15_combout\ & (!\NCO_1MHz|LessThan7~14_combout\ & (!\NCO_1MHz|phase3\(12) 
-- & \NCO_1MHz|temp3\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan7~14_combout\,
	datab => \NCO_1MHz|LessThan7~15_combout\,
	datac => \NCO_1MHz|phase3\(12),
	datad => \NCO_1MHz|temp3\(9),
	combout => \NCO_1MHz|LessThan7~16_combout\);

-- Location: LCCOMB_X8_Y15_N28
\NCO_1MHz|LessThan7~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan7~17_combout\ = (\NCO_1MHz|LessThan7~13_combout\) # ((\NCO_1MHz|LessThan7~9_combout\ & \NCO_1MHz|LessThan7~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan7~13_combout\,
	datab => \NCO_1MHz|LessThan7~9_combout\,
	datac => \NCO_1MHz|LessThan7~16_combout\,
	combout => \NCO_1MHz|LessThan7~17_combout\);

-- Location: LCCOMB_X8_Y15_N14
\NCO_1MHz|LessThan7~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan7~11_combout\ = (\NCO_1MHz|LessThan7~10_combout\ & (\NCO_1MHz|LessThan7~9_combout\ & (\NCO_1MHz|phase3\(12) $ (!\NCO_1MHz|temp3\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan7~10_combout\,
	datab => \NCO_1MHz|phase3\(12),
	datac => \NCO_1MHz|LessThan7~9_combout\,
	datad => \NCO_1MHz|temp3\(4),
	combout => \NCO_1MHz|LessThan7~11_combout\);

-- Location: FF_X10_Y15_N31
\NCO_1MHz|phase3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase2\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase3\(5));

-- Location: FF_X10_Y15_N5
\NCO_1MHz|phase3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase2\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase3\(4));

-- Location: LCCOMB_X10_Y15_N2
\NCO_1MHz|LessThan7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan7~4_combout\ = (\NCO_1MHz|phase3\(5) & (\NCO_1MHz|temp3\(4) & \NCO_1MHz|phase3\(4))) # (!\NCO_1MHz|phase3\(5) & (!\NCO_1MHz|temp3\(4) & !\NCO_1MHz|phase3\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase3\(5),
	datab => \NCO_1MHz|temp3\(4),
	datad => \NCO_1MHz|phase3\(4),
	combout => \NCO_1MHz|LessThan7~4_combout\);

-- Location: FF_X10_Y15_N9
\NCO_1MHz|phase3[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase2\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase3\(7));

-- Location: FF_X10_Y15_N23
\NCO_1MHz|phase3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase2\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase3\(6));

-- Location: LCCOMB_X10_Y15_N22
\NCO_1MHz|LessThan7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan7~5_combout\ = (\NCO_1MHz|phase3\(7) & ((\NCO_1MHz|phase3\(6) $ (\NCO_1MHz|temp3\(13))) # (!\NCO_1MHz|temp3\(7)))) # (!\NCO_1MHz|phase3\(7) & ((\NCO_1MHz|temp3\(7)) # (\NCO_1MHz|phase3\(6) $ (\NCO_1MHz|temp3\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase3\(7),
	datab => \NCO_1MHz|temp3\(7),
	datac => \NCO_1MHz|phase3\(6),
	datad => \NCO_1MHz|temp3\(13),
	combout => \NCO_1MHz|LessThan7~5_combout\);

-- Location: LCCOMB_X10_Y15_N26
\NCO_1MHz|temp3[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp3[1]~10_combout\ = !\NCO_1MHz|y2\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|y2\(16),
	combout => \NCO_1MHz|temp3[1]~10_combout\);

-- Location: FF_X10_Y15_N27
\NCO_1MHz|temp3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp3[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp3\(1));

-- Location: FF_X10_Y15_N21
\NCO_1MHz|phase3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase2\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase3\(0));

-- Location: LCCOMB_X11_Y15_N20
\NCO_1MHz|phase3[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase3[2]~feeder_combout\ = \NCO_1MHz|phase2\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase2\(2),
	combout => \NCO_1MHz|phase3[2]~feeder_combout\);

-- Location: FF_X11_Y15_N21
\NCO_1MHz|phase3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase3[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase3\(2));

-- Location: FF_X11_Y15_N19
\NCO_1MHz|phase3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase2\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase3\(3));

-- Location: FF_X11_Y15_N17
\NCO_1MHz|phase3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase2\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase3\(1));

-- Location: LCCOMB_X11_Y15_N18
\NCO_1MHz|LessThan7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan7~6_combout\ = (\NCO_1MHz|temp3\(1) & (\NCO_1MHz|phase3\(2) & (\NCO_1MHz|phase3\(3) & \NCO_1MHz|phase3\(1)))) # (!\NCO_1MHz|temp3\(1) & ((\NCO_1MHz|phase3\(2)) # ((\NCO_1MHz|phase3\(3)) # (\NCO_1MHz|phase3\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp3\(1),
	datab => \NCO_1MHz|phase3\(2),
	datac => \NCO_1MHz|phase3\(3),
	datad => \NCO_1MHz|phase3\(1),
	combout => \NCO_1MHz|LessThan7~6_combout\);

-- Location: LCCOMB_X10_Y15_N20
\NCO_1MHz|LessThan7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan7~7_combout\ = (!\NCO_1MHz|LessThan7~5_combout\ & ((\NCO_1MHz|temp3\(1) & ((!\NCO_1MHz|LessThan7~6_combout\) # (!\NCO_1MHz|phase3\(0)))) # (!\NCO_1MHz|temp3\(1) & (!\NCO_1MHz|phase3\(0) & !\NCO_1MHz|LessThan7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan7~5_combout\,
	datab => \NCO_1MHz|temp3\(1),
	datac => \NCO_1MHz|phase3\(0),
	datad => \NCO_1MHz|LessThan7~6_combout\,
	combout => \NCO_1MHz|LessThan7~7_combout\);

-- Location: LCCOMB_X10_Y15_N8
\NCO_1MHz|LessThan7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan7~1_combout\ = (\NCO_1MHz|phase3\(6) & (\NCO_1MHz|temp3\(13) & (\NCO_1MHz|phase3\(7) $ (!\NCO_1MHz|temp3\(7))))) # (!\NCO_1MHz|phase3\(6) & (!\NCO_1MHz|temp3\(13) & (\NCO_1MHz|phase3\(7) $ (!\NCO_1MHz|temp3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase3\(6),
	datab => \NCO_1MHz|temp3\(13),
	datac => \NCO_1MHz|phase3\(7),
	datad => \NCO_1MHz|temp3\(7),
	combout => \NCO_1MHz|LessThan7~1_combout\);

-- Location: LCCOMB_X10_Y15_N28
\NCO_1MHz|LessThan7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan7~2_combout\ = (\NCO_1MHz|LessThan7~1_combout\ & (\NCO_1MHz|temp3\(4) & ((!\NCO_1MHz|phase3\(4)) # (!\NCO_1MHz|phase3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase3\(5),
	datab => \NCO_1MHz|LessThan7~1_combout\,
	datac => \NCO_1MHz|phase3\(4),
	datad => \NCO_1MHz|temp3\(4),
	combout => \NCO_1MHz|LessThan7~2_combout\);

-- Location: LCCOMB_X10_Y15_N12
\NCO_1MHz|LessThan7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan7~3_combout\ = (\NCO_1MHz|phase3\(7) & (\NCO_1MHz|temp3\(7) & (!\NCO_1MHz|phase3\(6) & \NCO_1MHz|temp3\(13)))) # (!\NCO_1MHz|phase3\(7) & ((\NCO_1MHz|temp3\(7)) # ((!\NCO_1MHz|phase3\(6) & \NCO_1MHz|temp3\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase3\(7),
	datab => \NCO_1MHz|temp3\(7),
	datac => \NCO_1MHz|phase3\(6),
	datad => \NCO_1MHz|temp3\(13),
	combout => \NCO_1MHz|LessThan7~3_combout\);

-- Location: LCCOMB_X10_Y15_N6
\NCO_1MHz|LessThan7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan7~8_combout\ = (\NCO_1MHz|LessThan7~2_combout\) # ((\NCO_1MHz|LessThan7~3_combout\) # ((\NCO_1MHz|LessThan7~4_combout\ & \NCO_1MHz|LessThan7~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan7~4_combout\,
	datab => \NCO_1MHz|LessThan7~7_combout\,
	datac => \NCO_1MHz|LessThan7~2_combout\,
	datad => \NCO_1MHz|LessThan7~3_combout\,
	combout => \NCO_1MHz|LessThan7~8_combout\);

-- Location: LCCOMB_X8_Y15_N18
\NCO_1MHz|LessThan7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan7~12_combout\ = (\NCO_1MHz|LessThan7~11_combout\ & (\NCO_1MHz|LessThan7~8_combout\ & (\NCO_1MHz|phase3\(8) $ (\NCO_1MHz|temp3\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase3\(8),
	datab => \NCO_1MHz|temp3\(4),
	datac => \NCO_1MHz|LessThan7~11_combout\,
	datad => \NCO_1MHz|LessThan7~8_combout\,
	combout => \NCO_1MHz|LessThan7~12_combout\);

-- Location: LCCOMB_X8_Y15_N30
\NCO_1MHz|judge4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|judge4~3_combout\ = (\NCO_1MHz|judge4~1_combout\) # ((\NCO_1MHz|judge4~2_combout\ & ((\NCO_1MHz|LessThan7~17_combout\) # (\NCO_1MHz|LessThan7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge4~2_combout\,
	datab => \NCO_1MHz|judge4~1_combout\,
	datac => \NCO_1MHz|LessThan7~17_combout\,
	datad => \NCO_1MHz|LessThan7~12_combout\,
	combout => \NCO_1MHz|judge4~3_combout\);

-- Location: LCCOMB_X6_Y15_N16
\NCO_1MHz|Add28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add28~0_combout\ = (\NCO_1MHz|temp3\(1)) # (!\NCO_1MHz|judge4~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NCO_1MHz|judge4~3_combout\,
	datad => \NCO_1MHz|temp3\(1),
	combout => \NCO_1MHz|Add28~0_combout\);

-- Location: LCCOMB_X6_Y15_N2
\NCO_1MHz|Add28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add28~1_combout\ = (!\NCO_1MHz|judge4~3_combout\ & \NCO_1MHz|temp3\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NCO_1MHz|judge4~3_combout\,
	datad => \NCO_1MHz|temp3\(1),
	combout => \NCO_1MHz|Add28~1_combout\);

-- Location: LCCOMB_X7_Y15_N0
\NCO_1MHz|temp4[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp4[4]~16_cout\ = CARRY((!\NCO_1MHz|judge4~3_combout\ & \NCO_1MHz|Add28~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge4~3_combout\,
	datab => \NCO_1MHz|Add28~1_combout\,
	datad => VCC,
	cout => \NCO_1MHz|temp4[4]~16_cout\);

-- Location: LCCOMB_X7_Y15_N2
\NCO_1MHz|temp4[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp4[4]~17_combout\ = (\NCO_1MHz|Add28~0_combout\ & ((\NCO_1MHz|temp3\(4) & (\NCO_1MHz|temp4[4]~16_cout\ & VCC)) # (!\NCO_1MHz|temp3\(4) & (!\NCO_1MHz|temp4[4]~16_cout\)))) # (!\NCO_1MHz|Add28~0_combout\ & ((\NCO_1MHz|temp3\(4) & 
-- (!\NCO_1MHz|temp4[4]~16_cout\)) # (!\NCO_1MHz|temp3\(4) & ((\NCO_1MHz|temp4[4]~16_cout\) # (GND)))))
-- \NCO_1MHz|temp4[4]~18\ = CARRY((\NCO_1MHz|Add28~0_combout\ & (!\NCO_1MHz|temp3\(4) & !\NCO_1MHz|temp4[4]~16_cout\)) # (!\NCO_1MHz|Add28~0_combout\ & ((!\NCO_1MHz|temp4[4]~16_cout\) # (!\NCO_1MHz|temp3\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add28~0_combout\,
	datab => \NCO_1MHz|temp3\(4),
	datad => VCC,
	cin => \NCO_1MHz|temp4[4]~16_cout\,
	combout => \NCO_1MHz|temp4[4]~17_combout\,
	cout => \NCO_1MHz|temp4[4]~18\);

-- Location: LCCOMB_X7_Y15_N4
\NCO_1MHz|temp4[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp4[5]~19_combout\ = ((\NCO_1MHz|judge4~3_combout\ $ (\NCO_1MHz|temp3\(4) $ (!\NCO_1MHz|temp4[4]~18\)))) # (GND)
-- \NCO_1MHz|temp4[5]~20\ = CARRY((\NCO_1MHz|judge4~3_combout\ & ((\NCO_1MHz|temp3\(4)) # (!\NCO_1MHz|temp4[4]~18\))) # (!\NCO_1MHz|judge4~3_combout\ & (\NCO_1MHz|temp3\(4) & !\NCO_1MHz|temp4[4]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge4~3_combout\,
	datab => \NCO_1MHz|temp3\(4),
	datad => VCC,
	cin => \NCO_1MHz|temp4[4]~18\,
	combout => \NCO_1MHz|temp4[5]~19_combout\,
	cout => \NCO_1MHz|temp4[5]~20\);

-- Location: LCCOMB_X7_Y15_N6
\NCO_1MHz|temp4[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp4[6]~21_combout\ = (\NCO_1MHz|judge4~3_combout\ & ((\NCO_1MHz|temp3\(13) & (!\NCO_1MHz|temp4[5]~20\)) # (!\NCO_1MHz|temp3\(13) & ((\NCO_1MHz|temp4[5]~20\) # (GND))))) # (!\NCO_1MHz|judge4~3_combout\ & ((\NCO_1MHz|temp3\(13) & 
-- (\NCO_1MHz|temp4[5]~20\ & VCC)) # (!\NCO_1MHz|temp3\(13) & (!\NCO_1MHz|temp4[5]~20\))))
-- \NCO_1MHz|temp4[6]~22\ = CARRY((\NCO_1MHz|judge4~3_combout\ & ((!\NCO_1MHz|temp4[5]~20\) # (!\NCO_1MHz|temp3\(13)))) # (!\NCO_1MHz|judge4~3_combout\ & (!\NCO_1MHz|temp3\(13) & !\NCO_1MHz|temp4[5]~20\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge4~3_combout\,
	datab => \NCO_1MHz|temp3\(13),
	datad => VCC,
	cin => \NCO_1MHz|temp4[5]~20\,
	combout => \NCO_1MHz|temp4[6]~21_combout\,
	cout => \NCO_1MHz|temp4[6]~22\);

-- Location: LCCOMB_X7_Y15_N8
\NCO_1MHz|temp4[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp4[7]~23_combout\ = ((\NCO_1MHz|judge4~3_combout\ $ (\NCO_1MHz|temp3\(7) $ (!\NCO_1MHz|temp4[6]~22\)))) # (GND)
-- \NCO_1MHz|temp4[7]~24\ = CARRY((\NCO_1MHz|judge4~3_combout\ & ((\NCO_1MHz|temp3\(7)) # (!\NCO_1MHz|temp4[6]~22\))) # (!\NCO_1MHz|judge4~3_combout\ & (\NCO_1MHz|temp3\(7) & !\NCO_1MHz|temp4[6]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge4~3_combout\,
	datab => \NCO_1MHz|temp3\(7),
	datad => VCC,
	cin => \NCO_1MHz|temp4[6]~22\,
	combout => \NCO_1MHz|temp4[7]~23_combout\,
	cout => \NCO_1MHz|temp4[7]~24\);

-- Location: LCCOMB_X7_Y15_N10
\NCO_1MHz|temp4[8]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp4[8]~25_combout\ = (\NCO_1MHz|judge4~3_combout\ & ((\NCO_1MHz|temp3\(4) & (!\NCO_1MHz|temp4[7]~24\)) # (!\NCO_1MHz|temp3\(4) & (\NCO_1MHz|temp4[7]~24\ & VCC)))) # (!\NCO_1MHz|judge4~3_combout\ & ((\NCO_1MHz|temp3\(4) & 
-- ((\NCO_1MHz|temp4[7]~24\) # (GND))) # (!\NCO_1MHz|temp3\(4) & (!\NCO_1MHz|temp4[7]~24\))))
-- \NCO_1MHz|temp4[8]~26\ = CARRY((\NCO_1MHz|judge4~3_combout\ & (\NCO_1MHz|temp3\(4) & !\NCO_1MHz|temp4[7]~24\)) # (!\NCO_1MHz|judge4~3_combout\ & ((\NCO_1MHz|temp3\(4)) # (!\NCO_1MHz|temp4[7]~24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge4~3_combout\,
	datab => \NCO_1MHz|temp3\(4),
	datad => VCC,
	cin => \NCO_1MHz|temp4[7]~24\,
	combout => \NCO_1MHz|temp4[8]~25_combout\,
	cout => \NCO_1MHz|temp4[8]~26\);

-- Location: LCCOMB_X7_Y15_N12
\NCO_1MHz|temp4[9]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp4[9]~27_combout\ = ((\NCO_1MHz|judge4~3_combout\ $ (\NCO_1MHz|temp3\(9) $ (!\NCO_1MHz|temp4[8]~26\)))) # (GND)
-- \NCO_1MHz|temp4[9]~28\ = CARRY((\NCO_1MHz|judge4~3_combout\ & ((\NCO_1MHz|temp3\(9)) # (!\NCO_1MHz|temp4[8]~26\))) # (!\NCO_1MHz|judge4~3_combout\ & (\NCO_1MHz|temp3\(9) & !\NCO_1MHz|temp4[8]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge4~3_combout\,
	datab => \NCO_1MHz|temp3\(9),
	datad => VCC,
	cin => \NCO_1MHz|temp4[8]~26\,
	combout => \NCO_1MHz|temp4[9]~27_combout\,
	cout => \NCO_1MHz|temp4[9]~28\);

-- Location: LCCOMB_X7_Y15_N14
\NCO_1MHz|temp4[10]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp4[10]~29_combout\ = (\NCO_1MHz|temp3\(9) & ((\NCO_1MHz|judge4~3_combout\ & (!\NCO_1MHz|temp4[9]~28\)) # (!\NCO_1MHz|judge4~3_combout\ & (\NCO_1MHz|temp4[9]~28\ & VCC)))) # (!\NCO_1MHz|temp3\(9) & ((\NCO_1MHz|judge4~3_combout\ & 
-- ((\NCO_1MHz|temp4[9]~28\) # (GND))) # (!\NCO_1MHz|judge4~3_combout\ & (!\NCO_1MHz|temp4[9]~28\))))
-- \NCO_1MHz|temp4[10]~30\ = CARRY((\NCO_1MHz|temp3\(9) & (\NCO_1MHz|judge4~3_combout\ & !\NCO_1MHz|temp4[9]~28\)) # (!\NCO_1MHz|temp3\(9) & ((\NCO_1MHz|judge4~3_combout\) # (!\NCO_1MHz|temp4[9]~28\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp3\(9),
	datab => \NCO_1MHz|judge4~3_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp4[9]~28\,
	combout => \NCO_1MHz|temp4[10]~29_combout\,
	cout => \NCO_1MHz|temp4[10]~30\);

-- Location: LCCOMB_X7_Y15_N16
\NCO_1MHz|temp4[11]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp4[11]~31_combout\ = ((\NCO_1MHz|judge4~3_combout\ $ (\NCO_1MHz|temp3\(9) $ (!\NCO_1MHz|temp4[10]~30\)))) # (GND)
-- \NCO_1MHz|temp4[11]~32\ = CARRY((\NCO_1MHz|judge4~3_combout\ & ((\NCO_1MHz|temp3\(9)) # (!\NCO_1MHz|temp4[10]~30\))) # (!\NCO_1MHz|judge4~3_combout\ & (\NCO_1MHz|temp3\(9) & !\NCO_1MHz|temp4[10]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge4~3_combout\,
	datab => \NCO_1MHz|temp3\(9),
	datad => VCC,
	cin => \NCO_1MHz|temp4[10]~30\,
	combout => \NCO_1MHz|temp4[11]~31_combout\,
	cout => \NCO_1MHz|temp4[11]~32\);

-- Location: LCCOMB_X7_Y15_N18
\NCO_1MHz|temp4[12]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp4[12]~33_combout\ = (\NCO_1MHz|temp3\(4) & ((\NCO_1MHz|judge4~3_combout\ & (!\NCO_1MHz|temp4[11]~32\)) # (!\NCO_1MHz|judge4~3_combout\ & (\NCO_1MHz|temp4[11]~32\ & VCC)))) # (!\NCO_1MHz|temp3\(4) & ((\NCO_1MHz|judge4~3_combout\ & 
-- ((\NCO_1MHz|temp4[11]~32\) # (GND))) # (!\NCO_1MHz|judge4~3_combout\ & (!\NCO_1MHz|temp4[11]~32\))))
-- \NCO_1MHz|temp4[12]~34\ = CARRY((\NCO_1MHz|temp3\(4) & (\NCO_1MHz|judge4~3_combout\ & !\NCO_1MHz|temp4[11]~32\)) # (!\NCO_1MHz|temp3\(4) & ((\NCO_1MHz|judge4~3_combout\) # (!\NCO_1MHz|temp4[11]~32\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp3\(4),
	datab => \NCO_1MHz|judge4~3_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp4[11]~32\,
	combout => \NCO_1MHz|temp4[12]~33_combout\,
	cout => \NCO_1MHz|temp4[12]~34\);

-- Location: LCCOMB_X7_Y15_N20
\NCO_1MHz|temp4[13]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp4[13]~35_combout\ = ((\NCO_1MHz|temp3\(13) $ (\NCO_1MHz|judge4~3_combout\ $ (!\NCO_1MHz|temp4[12]~34\)))) # (GND)
-- \NCO_1MHz|temp4[13]~36\ = CARRY((\NCO_1MHz|temp3\(13) & ((\NCO_1MHz|judge4~3_combout\) # (!\NCO_1MHz|temp4[12]~34\))) # (!\NCO_1MHz|temp3\(13) & (\NCO_1MHz|judge4~3_combout\ & !\NCO_1MHz|temp4[12]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp3\(13),
	datab => \NCO_1MHz|judge4~3_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp4[12]~34\,
	combout => \NCO_1MHz|temp4[13]~35_combout\,
	cout => \NCO_1MHz|temp4[13]~36\);

-- Location: LCCOMB_X7_Y15_N22
\NCO_1MHz|temp4[14]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp4[14]~37_combout\ = (\NCO_1MHz|temp3\(14) & ((\NCO_1MHz|judge4~3_combout\ & (\NCO_1MHz|temp4[13]~36\ & VCC)) # (!\NCO_1MHz|judge4~3_combout\ & (!\NCO_1MHz|temp4[13]~36\)))) # (!\NCO_1MHz|temp3\(14) & ((\NCO_1MHz|judge4~3_combout\ & 
-- (!\NCO_1MHz|temp4[13]~36\)) # (!\NCO_1MHz|judge4~3_combout\ & ((\NCO_1MHz|temp4[13]~36\) # (GND)))))
-- \NCO_1MHz|temp4[14]~38\ = CARRY((\NCO_1MHz|temp3\(14) & (!\NCO_1MHz|judge4~3_combout\ & !\NCO_1MHz|temp4[13]~36\)) # (!\NCO_1MHz|temp3\(14) & ((!\NCO_1MHz|temp4[13]~36\) # (!\NCO_1MHz|judge4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp3\(14),
	datab => \NCO_1MHz|judge4~3_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp4[13]~36\,
	combout => \NCO_1MHz|temp4[14]~37_combout\,
	cout => \NCO_1MHz|temp4[14]~38\);

-- Location: LCCOMB_X7_Y15_N24
\NCO_1MHz|temp4[15]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp4[15]~39_combout\ = ((\NCO_1MHz|temp3\(7) $ (\NCO_1MHz|judge4~3_combout\ $ (\NCO_1MHz|temp4[14]~38\)))) # (GND)
-- \NCO_1MHz|temp4[15]~40\ = CARRY((\NCO_1MHz|temp3\(7) & (\NCO_1MHz|judge4~3_combout\ & !\NCO_1MHz|temp4[14]~38\)) # (!\NCO_1MHz|temp3\(7) & ((\NCO_1MHz|judge4~3_combout\) # (!\NCO_1MHz|temp4[14]~38\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp3\(7),
	datab => \NCO_1MHz|judge4~3_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp4[14]~38\,
	combout => \NCO_1MHz|temp4[15]~39_combout\,
	cout => \NCO_1MHz|temp4[15]~40\);

-- Location: LCCOMB_X7_Y15_N26
\NCO_1MHz|temp4[16]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp4[16]~41_combout\ = (\NCO_1MHz|temp3\(16) & ((\NCO_1MHz|judge4~3_combout\ & (\NCO_1MHz|temp4[15]~40\ & VCC)) # (!\NCO_1MHz|judge4~3_combout\ & (!\NCO_1MHz|temp4[15]~40\)))) # (!\NCO_1MHz|temp3\(16) & ((\NCO_1MHz|judge4~3_combout\ & 
-- (!\NCO_1MHz|temp4[15]~40\)) # (!\NCO_1MHz|judge4~3_combout\ & ((\NCO_1MHz|temp4[15]~40\) # (GND)))))
-- \NCO_1MHz|temp4[16]~42\ = CARRY((\NCO_1MHz|temp3\(16) & (!\NCO_1MHz|judge4~3_combout\ & !\NCO_1MHz|temp4[15]~40\)) # (!\NCO_1MHz|temp3\(16) & ((!\NCO_1MHz|temp4[15]~40\) # (!\NCO_1MHz|judge4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp3\(16),
	datab => \NCO_1MHz|judge4~3_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp4[15]~40\,
	combout => \NCO_1MHz|temp4[16]~41_combout\,
	cout => \NCO_1MHz|temp4[16]~42\);

-- Location: LCCOMB_X7_Y15_N28
\NCO_1MHz|temp4[17]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp4[17]~43_combout\ = ((\NCO_1MHz|temp3\(17) $ (\NCO_1MHz|judge4~3_combout\ $ (!\NCO_1MHz|temp4[16]~42\)))) # (GND)
-- \NCO_1MHz|temp4[17]~44\ = CARRY((\NCO_1MHz|temp3\(17) & ((\NCO_1MHz|judge4~3_combout\) # (!\NCO_1MHz|temp4[16]~42\))) # (!\NCO_1MHz|temp3\(17) & (\NCO_1MHz|judge4~3_combout\ & !\NCO_1MHz|temp4[16]~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp3\(17),
	datab => \NCO_1MHz|judge4~3_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp4[16]~42\,
	combout => \NCO_1MHz|temp4[17]~43_combout\,
	cout => \NCO_1MHz|temp4[17]~44\);

-- Location: LCCOMB_X7_Y15_N30
\NCO_1MHz|temp4[18]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp4[18]~45_combout\ = \NCO_1MHz|temp3\(18) $ (\NCO_1MHz|temp4[17]~44\ $ (\NCO_1MHz|judge4~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp3\(18),
	datad => \NCO_1MHz|judge4~3_combout\,
	cin => \NCO_1MHz|temp4[17]~44\,
	combout => \NCO_1MHz|temp4[18]~45_combout\);

-- Location: FF_X7_Y15_N31
\NCO_1MHz|temp4[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp4[18]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp4\(18));

-- Location: FF_X7_Y15_N29
\NCO_1MHz|temp4[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp4[17]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp4\(17));

-- Location: FF_X7_Y15_N27
\NCO_1MHz|temp4[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp4[16]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp4\(16));

-- Location: FF_X7_Y15_N15
\NCO_1MHz|temp4[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp4[10]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp4\(10));

-- Location: FF_X9_Y15_N1
\NCO_1MHz|phase4[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase3\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase4\(11));

-- Location: FF_X9_Y15_N31
\NCO_1MHz|phase4[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase3\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase4\(10));

-- Location: FF_X7_Y15_N17
\NCO_1MHz|temp4[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp4[11]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp4\(11));

-- Location: LCCOMB_X9_Y15_N30
\NCO_1MHz|LessThan9~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan9~11_combout\ = (\NCO_1MHz|temp4\(10) & (!\NCO_1MHz|phase4\(10) & (\NCO_1MHz|phase4\(11) $ (!\NCO_1MHz|temp4\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp4\(10),
	datab => \NCO_1MHz|phase4\(11),
	datac => \NCO_1MHz|phase4\(10),
	datad => \NCO_1MHz|temp4\(11),
	combout => \NCO_1MHz|LessThan9~11_combout\);

-- Location: FF_X7_Y15_N21
\NCO_1MHz|temp4[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp4[13]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp4\(13));

-- Location: FF_X7_Y15_N19
\NCO_1MHz|temp4[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp4[12]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp4\(12));

-- Location: FF_X9_Y15_N29
\NCO_1MHz|phase4[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase3\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase4\(12));

-- Location: FF_X9_Y15_N11
\NCO_1MHz|phase4[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase3\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase4\(13));

-- Location: LCCOMB_X9_Y15_N28
\NCO_1MHz|LessThan9~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan9~5_combout\ = (\NCO_1MHz|temp4\(13) & ((\NCO_1MHz|temp4\(12) $ (\NCO_1MHz|phase4\(12))) # (!\NCO_1MHz|phase4\(13)))) # (!\NCO_1MHz|temp4\(13) & ((\NCO_1MHz|phase4\(13)) # (\NCO_1MHz|temp4\(12) $ (\NCO_1MHz|phase4\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp4\(13),
	datab => \NCO_1MHz|temp4\(12),
	datac => \NCO_1MHz|phase4\(12),
	datad => \NCO_1MHz|phase4\(13),
	combout => \NCO_1MHz|LessThan9~5_combout\);

-- Location: FF_X9_Y15_N5
\NCO_1MHz|phase4[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase3\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase4\(14));

-- Location: FF_X7_Y15_N23
\NCO_1MHz|temp4[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp4[14]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp4\(14));

-- Location: LCCOMB_X9_Y15_N22
\NCO_1MHz|LessThan9~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan9~12_combout\ = (\NCO_1MHz|LessThan9~11_combout\ & (!\NCO_1MHz|LessThan9~5_combout\ & (\NCO_1MHz|phase4\(14) $ (!\NCO_1MHz|temp4\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan9~11_combout\,
	datab => \NCO_1MHz|LessThan9~5_combout\,
	datac => \NCO_1MHz|phase4\(14),
	datad => \NCO_1MHz|temp4\(14),
	combout => \NCO_1MHz|LessThan9~12_combout\);

-- Location: FF_X7_Y15_N13
\NCO_1MHz|temp4[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp4[9]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp4\(9));

-- Location: FF_X9_Y15_N25
\NCO_1MHz|phase4[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase3\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase4\(8));

-- Location: FF_X7_Y15_N11
\NCO_1MHz|temp4[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp4[8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp4\(8));

-- Location: LCCOMB_X9_Y15_N24
\NCO_1MHz|LessThan9~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan9~9_combout\ = (!\NCO_1MHz|phase4\(8) & \NCO_1MHz|temp4\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NCO_1MHz|phase4\(8),
	datad => \NCO_1MHz|temp4\(8),
	combout => \NCO_1MHz|LessThan9~9_combout\);

-- Location: LCCOMB_X9_Y15_N0
\NCO_1MHz|LessThan9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan9~4_combout\ = (\NCO_1MHz|phase4\(10) & ((\NCO_1MHz|temp4\(11) $ (\NCO_1MHz|phase4\(11))) # (!\NCO_1MHz|temp4\(10)))) # (!\NCO_1MHz|phase4\(10) & ((\NCO_1MHz|temp4\(10)) # (\NCO_1MHz|temp4\(11) $ (\NCO_1MHz|phase4\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase4\(10),
	datab => \NCO_1MHz|temp4\(11),
	datac => \NCO_1MHz|phase4\(11),
	datad => \NCO_1MHz|temp4\(10),
	combout => \NCO_1MHz|LessThan9~4_combout\);

-- Location: LCCOMB_X9_Y15_N4
\NCO_1MHz|LessThan9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan9~6_combout\ = (!\NCO_1MHz|LessThan9~5_combout\ & (!\NCO_1MHz|LessThan9~4_combout\ & (\NCO_1MHz|temp4\(14) $ (!\NCO_1MHz|phase4\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp4\(14),
	datab => \NCO_1MHz|LessThan9~5_combout\,
	datac => \NCO_1MHz|phase4\(14),
	datad => \NCO_1MHz|LessThan9~4_combout\,
	combout => \NCO_1MHz|LessThan9~6_combout\);

-- Location: FF_X9_Y15_N15
\NCO_1MHz|phase4[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase3\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase4\(9));

-- Location: LCCOMB_X9_Y15_N20
\NCO_1MHz|LessThan9~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan9~10_combout\ = (\NCO_1MHz|LessThan9~6_combout\ & ((\NCO_1MHz|temp4\(9) & ((\NCO_1MHz|LessThan9~9_combout\) # (!\NCO_1MHz|phase4\(9)))) # (!\NCO_1MHz|temp4\(9) & (\NCO_1MHz|LessThan9~9_combout\ & !\NCO_1MHz|phase4\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp4\(9),
	datab => \NCO_1MHz|LessThan9~9_combout\,
	datac => \NCO_1MHz|LessThan9~6_combout\,
	datad => \NCO_1MHz|phase4\(9),
	combout => \NCO_1MHz|LessThan9~10_combout\);

-- Location: LCCOMB_X9_Y15_N10
\NCO_1MHz|LessThan9~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan9~13_combout\ = (\NCO_1MHz|temp4\(14) & (((!\NCO_1MHz|phase4\(13) & \NCO_1MHz|temp4\(13))) # (!\NCO_1MHz|phase4\(14)))) # (!\NCO_1MHz|temp4\(14) & (!\NCO_1MHz|phase4\(14) & (!\NCO_1MHz|phase4\(13) & \NCO_1MHz|temp4\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp4\(14),
	datab => \NCO_1MHz|phase4\(14),
	datac => \NCO_1MHz|phase4\(13),
	datad => \NCO_1MHz|temp4\(13),
	combout => \NCO_1MHz|LessThan9~13_combout\);

-- Location: LCCOMB_X9_Y15_N26
\NCO_1MHz|LessThan9~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan9~15_combout\ = (\NCO_1MHz|temp4\(11) & !\NCO_1MHz|phase4\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp4\(11),
	datac => \NCO_1MHz|phase4\(11),
	combout => \NCO_1MHz|LessThan9~15_combout\);

-- Location: LCCOMB_X9_Y15_N8
\NCO_1MHz|LessThan9~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan9~14_combout\ = (\NCO_1MHz|temp4\(13) & (\NCO_1MHz|phase4\(13) & (\NCO_1MHz|temp4\(14) $ (!\NCO_1MHz|phase4\(14))))) # (!\NCO_1MHz|temp4\(13) & (!\NCO_1MHz|phase4\(13) & (\NCO_1MHz|temp4\(14) $ (!\NCO_1MHz|phase4\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp4\(13),
	datab => \NCO_1MHz|temp4\(14),
	datac => \NCO_1MHz|phase4\(14),
	datad => \NCO_1MHz|phase4\(13),
	combout => \NCO_1MHz|LessThan9~14_combout\);

-- Location: LCCOMB_X9_Y15_N12
\NCO_1MHz|LessThan9~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan9~16_combout\ = (\NCO_1MHz|LessThan9~14_combout\ & ((\NCO_1MHz|LessThan9~15_combout\ & ((\NCO_1MHz|temp4\(12)) # (!\NCO_1MHz|phase4\(12)))) # (!\NCO_1MHz|LessThan9~15_combout\ & (\NCO_1MHz|temp4\(12) & !\NCO_1MHz|phase4\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan9~15_combout\,
	datab => \NCO_1MHz|LessThan9~14_combout\,
	datac => \NCO_1MHz|temp4\(12),
	datad => \NCO_1MHz|phase4\(12),
	combout => \NCO_1MHz|LessThan9~16_combout\);

-- Location: LCCOMB_X9_Y15_N6
\NCO_1MHz|LessThan9~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan9~17_combout\ = (\NCO_1MHz|LessThan9~12_combout\) # ((\NCO_1MHz|LessThan9~10_combout\) # ((\NCO_1MHz|LessThan9~13_combout\) # (\NCO_1MHz|LessThan9~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan9~12_combout\,
	datab => \NCO_1MHz|LessThan9~10_combout\,
	datac => \NCO_1MHz|LessThan9~13_combout\,
	datad => \NCO_1MHz|LessThan9~16_combout\,
	combout => \NCO_1MHz|LessThan9~17_combout\);

-- Location: FF_X7_Y15_N25
\NCO_1MHz|temp4[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp4[15]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp4\(15));

-- Location: FF_X9_Y15_N3
\NCO_1MHz|phase4[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase3\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase4\(15));

-- Location: LCCOMB_X9_Y15_N14
\NCO_1MHz|LessThan9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan9~7_combout\ = (\NCO_1MHz|LessThan9~6_combout\ & (\NCO_1MHz|phase4\(9) $ (!\NCO_1MHz|temp4\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|LessThan9~6_combout\,
	datac => \NCO_1MHz|phase4\(9),
	datad => \NCO_1MHz|temp4\(9),
	combout => \NCO_1MHz|LessThan9~7_combout\);

-- Location: FF_X7_Y15_N9
\NCO_1MHz|temp4[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp4[7]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp4\(7));

-- Location: FF_X10_Y15_N25
\NCO_1MHz|phase4[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase3\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase4\(7));

-- Location: FF_X7_Y15_N7
\NCO_1MHz|temp4[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp4[6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp4\(6));

-- Location: FF_X10_Y15_N19
\NCO_1MHz|phase4[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase3\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase4\(6));

-- Location: FF_X7_Y15_N5
\NCO_1MHz|temp4[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp4[5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp4\(5));

-- Location: FF_X10_Y15_N1
\NCO_1MHz|phase4[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase3\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase4\(5));

-- Location: LCCOMB_X11_Y15_N22
\NCO_1MHz|phase4[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase4[3]~feeder_combout\ = \NCO_1MHz|phase3\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase3\(3),
	combout => \NCO_1MHz|phase4[3]~feeder_combout\);

-- Location: FF_X11_Y15_N23
\NCO_1MHz|phase4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase4[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase4\(3));

-- Location: FF_X10_Y15_N3
\NCO_1MHz|temp4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|temp3\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp4\(1));

-- Location: LCCOMB_X11_Y15_N4
\NCO_1MHz|phase4[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase4[0]~feeder_combout\ = \NCO_1MHz|phase3\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase3\(0),
	combout => \NCO_1MHz|phase4[0]~feeder_combout\);

-- Location: FF_X11_Y15_N5
\NCO_1MHz|phase4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase4[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase4\(0));

-- Location: LCCOMB_X11_Y15_N26
\NCO_1MHz|phase4[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase4[2]~feeder_combout\ = \NCO_1MHz|phase3\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase3\(2),
	combout => \NCO_1MHz|phase4[2]~feeder_combout\);

-- Location: FF_X11_Y15_N27
\NCO_1MHz|phase4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase4[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase4\(2));

-- Location: LCCOMB_X11_Y15_N10
\NCO_1MHz|phase4[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase4[1]~feeder_combout\ = \NCO_1MHz|phase3\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase3\(1),
	combout => \NCO_1MHz|phase4[1]~feeder_combout\);

-- Location: FF_X11_Y15_N11
\NCO_1MHz|phase4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase4[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase4\(1));

-- Location: LCCOMB_X11_Y15_N24
\NCO_1MHz|LessThan9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan9~0_combout\ = (\NCO_1MHz|phase4\(3) & ((\NCO_1MHz|phase4\(0)) # ((\NCO_1MHz|phase4\(2)) # (\NCO_1MHz|phase4\(1))))) # (!\NCO_1MHz|phase4\(3) & (\NCO_1MHz|phase4\(0) & (\NCO_1MHz|phase4\(2) & \NCO_1MHz|phase4\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase4\(3),
	datab => \NCO_1MHz|phase4\(0),
	datac => \NCO_1MHz|phase4\(2),
	datad => \NCO_1MHz|phase4\(1),
	combout => \NCO_1MHz|LessThan9~0_combout\);

-- Location: LCCOMB_X10_Y15_N4
\NCO_1MHz|LessThan9~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan9~18_combout\ = (\NCO_1MHz|phase4\(3) & (!\NCO_1MHz|temp4\(1) & !\NCO_1MHz|LessThan9~0_combout\)) # (!\NCO_1MHz|phase4\(3) & ((!\NCO_1MHz|LessThan9~0_combout\) # (!\NCO_1MHz|temp4\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase4\(3),
	datab => \NCO_1MHz|temp4\(1),
	datad => \NCO_1MHz|LessThan9~0_combout\,
	combout => \NCO_1MHz|LessThan9~18_combout\);

-- Location: FF_X7_Y15_N3
\NCO_1MHz|temp4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp4[4]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp4\(4));

-- Location: FF_X10_Y15_N29
\NCO_1MHz|phase4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase3\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase4\(4));

-- Location: LCCOMB_X10_Y15_N30
\NCO_1MHz|LessThan9~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan9~19_combout\ = (\NCO_1MHz|LessThan9~18_combout\ & ((\NCO_1MHz|temp4\(4)) # (!\NCO_1MHz|phase4\(4)))) # (!\NCO_1MHz|LessThan9~18_combout\ & (\NCO_1MHz|temp4\(4) & !\NCO_1MHz|phase4\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan9~18_combout\,
	datab => \NCO_1MHz|temp4\(4),
	datad => \NCO_1MHz|phase4\(4),
	combout => \NCO_1MHz|LessThan9~19_combout\);

-- Location: LCCOMB_X10_Y15_N0
\NCO_1MHz|LessThan9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan9~1_combout\ = (\NCO_1MHz|temp4\(5) & ((\NCO_1MHz|LessThan9~19_combout\) # (!\NCO_1MHz|phase4\(5)))) # (!\NCO_1MHz|temp4\(5) & (!\NCO_1MHz|phase4\(5) & \NCO_1MHz|LessThan9~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp4\(5),
	datac => \NCO_1MHz|phase4\(5),
	datad => \NCO_1MHz|LessThan9~19_combout\,
	combout => \NCO_1MHz|LessThan9~1_combout\);

-- Location: LCCOMB_X10_Y15_N18
\NCO_1MHz|LessThan9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan9~2_combout\ = (\NCO_1MHz|temp4\(6) & ((\NCO_1MHz|LessThan9~1_combout\) # (!\NCO_1MHz|phase4\(6)))) # (!\NCO_1MHz|temp4\(6) & (!\NCO_1MHz|phase4\(6) & \NCO_1MHz|LessThan9~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp4\(6),
	datac => \NCO_1MHz|phase4\(6),
	datad => \NCO_1MHz|LessThan9~1_combout\,
	combout => \NCO_1MHz|LessThan9~2_combout\);

-- Location: LCCOMB_X10_Y15_N24
\NCO_1MHz|LessThan9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan9~3_combout\ = (\NCO_1MHz|temp4\(7) & ((\NCO_1MHz|LessThan9~2_combout\) # (!\NCO_1MHz|phase4\(7)))) # (!\NCO_1MHz|temp4\(7) & (!\NCO_1MHz|phase4\(7) & \NCO_1MHz|LessThan9~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp4\(7),
	datac => \NCO_1MHz|phase4\(7),
	datad => \NCO_1MHz|LessThan9~2_combout\,
	combout => \NCO_1MHz|LessThan9~3_combout\);

-- Location: LCCOMB_X9_Y15_N18
\NCO_1MHz|LessThan9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan9~8_combout\ = (\NCO_1MHz|LessThan9~7_combout\ & (\NCO_1MHz|LessThan9~3_combout\ & (\NCO_1MHz|temp4\(8) $ (!\NCO_1MHz|phase4\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp4\(8),
	datab => \NCO_1MHz|LessThan9~7_combout\,
	datac => \NCO_1MHz|phase4\(8),
	datad => \NCO_1MHz|LessThan9~3_combout\,
	combout => \NCO_1MHz|LessThan9~8_combout\);

-- Location: LCCOMB_X9_Y15_N2
\NCO_1MHz|judge5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|judge5~1_combout\ = (\NCO_1MHz|temp4\(15) & ((\NCO_1MHz|LessThan9~17_combout\) # ((\NCO_1MHz|LessThan9~8_combout\) # (!\NCO_1MHz|phase4\(15))))) # (!\NCO_1MHz|temp4\(15) & (!\NCO_1MHz|phase4\(15) & ((\NCO_1MHz|LessThan9~17_combout\) # 
-- (\NCO_1MHz|LessThan9~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan9~17_combout\,
	datab => \NCO_1MHz|temp4\(15),
	datac => \NCO_1MHz|phase4\(15),
	datad => \NCO_1MHz|LessThan9~8_combout\,
	combout => \NCO_1MHz|judge5~1_combout\);

-- Location: LCCOMB_X9_Y15_N16
\NCO_1MHz|judge5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|judge5~2_combout\ = (\NCO_1MHz|temp4\(17)) # ((\NCO_1MHz|temp4\(16) & ((\NCO_1MHz|judge5~1_combout\) # (!\NCO_1MHz|phase4\(16)))) # (!\NCO_1MHz|temp4\(16) & (!\NCO_1MHz|phase4\(16) & \NCO_1MHz|judge5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp4\(17),
	datab => \NCO_1MHz|temp4\(16),
	datac => \NCO_1MHz|phase4\(16),
	datad => \NCO_1MHz|judge5~1_combout\,
	combout => \NCO_1MHz|judge5~2_combout\);

-- Location: LCCOMB_X8_Y15_N8
\NCO_1MHz|judge5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|judge5~0_combout\ = (!\NCO_1MHz|temp4\(18) & \NCO_1MHz|judge5~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp4\(18),
	datad => \NCO_1MHz|judge5~2_combout\,
	combout => \NCO_1MHz|judge5~0_combout\);

-- Location: LCCOMB_X8_Y16_N0
\NCO_1MHz|temp5[5]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp5[5]~15_cout\ = CARRY((\NCO_1MHz|temp4\(18)) # (!\NCO_1MHz|judge5~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp4\(18),
	datab => \NCO_1MHz|judge5~2_combout\,
	datad => VCC,
	cout => \NCO_1MHz|temp5[5]~15_cout\);

-- Location: LCCOMB_X8_Y16_N2
\NCO_1MHz|temp5[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp5[5]~17_cout\ = CARRY((\NCO_1MHz|temp4\(4) & (!\NCO_1MHz|judge5~0_combout\ & !\NCO_1MHz|temp5[5]~15_cout\)) # (!\NCO_1MHz|temp4\(4) & ((!\NCO_1MHz|temp5[5]~15_cout\) # (!\NCO_1MHz|judge5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp4\(4),
	datab => \NCO_1MHz|judge5~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp5[5]~15_cout\,
	cout => \NCO_1MHz|temp5[5]~17_cout\);

-- Location: LCCOMB_X8_Y16_N4
\NCO_1MHz|temp5[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp5[5]~18_combout\ = ((\NCO_1MHz|temp4\(5) $ (\NCO_1MHz|judge5~0_combout\ $ (\NCO_1MHz|temp5[5]~17_cout\)))) # (GND)
-- \NCO_1MHz|temp5[5]~19\ = CARRY((\NCO_1MHz|temp4\(5) & ((!\NCO_1MHz|temp5[5]~17_cout\) # (!\NCO_1MHz|judge5~0_combout\))) # (!\NCO_1MHz|temp4\(5) & (!\NCO_1MHz|judge5~0_combout\ & !\NCO_1MHz|temp5[5]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp4\(5),
	datab => \NCO_1MHz|judge5~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp5[5]~17_cout\,
	combout => \NCO_1MHz|temp5[5]~18_combout\,
	cout => \NCO_1MHz|temp5[5]~19\);

-- Location: LCCOMB_X8_Y16_N6
\NCO_1MHz|temp5[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp5[6]~20_combout\ = (\NCO_1MHz|temp4\(6) & ((\NCO_1MHz|judge5~0_combout\ & (\NCO_1MHz|temp5[5]~19\ & VCC)) # (!\NCO_1MHz|judge5~0_combout\ & (!\NCO_1MHz|temp5[5]~19\)))) # (!\NCO_1MHz|temp4\(6) & ((\NCO_1MHz|judge5~0_combout\ & 
-- (!\NCO_1MHz|temp5[5]~19\)) # (!\NCO_1MHz|judge5~0_combout\ & ((\NCO_1MHz|temp5[5]~19\) # (GND)))))
-- \NCO_1MHz|temp5[6]~21\ = CARRY((\NCO_1MHz|temp4\(6) & (!\NCO_1MHz|judge5~0_combout\ & !\NCO_1MHz|temp5[5]~19\)) # (!\NCO_1MHz|temp4\(6) & ((!\NCO_1MHz|temp5[5]~19\) # (!\NCO_1MHz|judge5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp4\(6),
	datab => \NCO_1MHz|judge5~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp5[5]~19\,
	combout => \NCO_1MHz|temp5[6]~20_combout\,
	cout => \NCO_1MHz|temp5[6]~21\);

-- Location: LCCOMB_X8_Y16_N8
\NCO_1MHz|temp5[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp5[7]~22_combout\ = ((\NCO_1MHz|temp4\(7) $ (\NCO_1MHz|judge5~0_combout\ $ (!\NCO_1MHz|temp5[6]~21\)))) # (GND)
-- \NCO_1MHz|temp5[7]~23\ = CARRY((\NCO_1MHz|temp4\(7) & ((\NCO_1MHz|judge5~0_combout\) # (!\NCO_1MHz|temp5[6]~21\))) # (!\NCO_1MHz|temp4\(7) & (\NCO_1MHz|judge5~0_combout\ & !\NCO_1MHz|temp5[6]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp4\(7),
	datab => \NCO_1MHz|judge5~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp5[6]~21\,
	combout => \NCO_1MHz|temp5[7]~22_combout\,
	cout => \NCO_1MHz|temp5[7]~23\);

-- Location: LCCOMB_X8_Y16_N10
\NCO_1MHz|temp5[8]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp5[8]~24_combout\ = (\NCO_1MHz|temp4\(8) & ((\NCO_1MHz|judge5~0_combout\ & (\NCO_1MHz|temp5[7]~23\ & VCC)) # (!\NCO_1MHz|judge5~0_combout\ & (!\NCO_1MHz|temp5[7]~23\)))) # (!\NCO_1MHz|temp4\(8) & ((\NCO_1MHz|judge5~0_combout\ & 
-- (!\NCO_1MHz|temp5[7]~23\)) # (!\NCO_1MHz|judge5~0_combout\ & ((\NCO_1MHz|temp5[7]~23\) # (GND)))))
-- \NCO_1MHz|temp5[8]~25\ = CARRY((\NCO_1MHz|temp4\(8) & (!\NCO_1MHz|judge5~0_combout\ & !\NCO_1MHz|temp5[7]~23\)) # (!\NCO_1MHz|temp4\(8) & ((!\NCO_1MHz|temp5[7]~23\) # (!\NCO_1MHz|judge5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp4\(8),
	datab => \NCO_1MHz|judge5~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp5[7]~23\,
	combout => \NCO_1MHz|temp5[8]~24_combout\,
	cout => \NCO_1MHz|temp5[8]~25\);

-- Location: LCCOMB_X8_Y16_N12
\NCO_1MHz|temp5[9]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp5[9]~26_combout\ = ((\NCO_1MHz|temp4\(9) $ (\NCO_1MHz|judge5~0_combout\ $ (\NCO_1MHz|temp5[8]~25\)))) # (GND)
-- \NCO_1MHz|temp5[9]~27\ = CARRY((\NCO_1MHz|temp4\(9) & ((!\NCO_1MHz|temp5[8]~25\) # (!\NCO_1MHz|judge5~0_combout\))) # (!\NCO_1MHz|temp4\(9) & (!\NCO_1MHz|judge5~0_combout\ & !\NCO_1MHz|temp5[8]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp4\(9),
	datab => \NCO_1MHz|judge5~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp5[8]~25\,
	combout => \NCO_1MHz|temp5[9]~26_combout\,
	cout => \NCO_1MHz|temp5[9]~27\);

-- Location: LCCOMB_X8_Y16_N14
\NCO_1MHz|temp5[10]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp5[10]~28_combout\ = (\NCO_1MHz|judge5~0_combout\ & ((\NCO_1MHz|temp4\(10) & (\NCO_1MHz|temp5[9]~27\ & VCC)) # (!\NCO_1MHz|temp4\(10) & (!\NCO_1MHz|temp5[9]~27\)))) # (!\NCO_1MHz|judge5~0_combout\ & ((\NCO_1MHz|temp4\(10) & 
-- (!\NCO_1MHz|temp5[9]~27\)) # (!\NCO_1MHz|temp4\(10) & ((\NCO_1MHz|temp5[9]~27\) # (GND)))))
-- \NCO_1MHz|temp5[10]~29\ = CARRY((\NCO_1MHz|judge5~0_combout\ & (!\NCO_1MHz|temp4\(10) & !\NCO_1MHz|temp5[9]~27\)) # (!\NCO_1MHz|judge5~0_combout\ & ((!\NCO_1MHz|temp5[9]~27\) # (!\NCO_1MHz|temp4\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge5~0_combout\,
	datab => \NCO_1MHz|temp4\(10),
	datad => VCC,
	cin => \NCO_1MHz|temp5[9]~27\,
	combout => \NCO_1MHz|temp5[10]~28_combout\,
	cout => \NCO_1MHz|temp5[10]~29\);

-- Location: LCCOMB_X8_Y16_N16
\NCO_1MHz|temp5[11]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp5[11]~30_combout\ = ((\NCO_1MHz|temp4\(11) $ (\NCO_1MHz|judge5~0_combout\ $ (\NCO_1MHz|temp5[10]~29\)))) # (GND)
-- \NCO_1MHz|temp5[11]~31\ = CARRY((\NCO_1MHz|temp4\(11) & ((!\NCO_1MHz|temp5[10]~29\) # (!\NCO_1MHz|judge5~0_combout\))) # (!\NCO_1MHz|temp4\(11) & (!\NCO_1MHz|judge5~0_combout\ & !\NCO_1MHz|temp5[10]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp4\(11),
	datab => \NCO_1MHz|judge5~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp5[10]~29\,
	combout => \NCO_1MHz|temp5[11]~30_combout\,
	cout => \NCO_1MHz|temp5[11]~31\);

-- Location: LCCOMB_X8_Y16_N18
\NCO_1MHz|temp5[12]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp5[12]~32_combout\ = (\NCO_1MHz|judge5~0_combout\ & ((\NCO_1MHz|temp4\(12) & (\NCO_1MHz|temp5[11]~31\ & VCC)) # (!\NCO_1MHz|temp4\(12) & (!\NCO_1MHz|temp5[11]~31\)))) # (!\NCO_1MHz|judge5~0_combout\ & ((\NCO_1MHz|temp4\(12) & 
-- (!\NCO_1MHz|temp5[11]~31\)) # (!\NCO_1MHz|temp4\(12) & ((\NCO_1MHz|temp5[11]~31\) # (GND)))))
-- \NCO_1MHz|temp5[12]~33\ = CARRY((\NCO_1MHz|judge5~0_combout\ & (!\NCO_1MHz|temp4\(12) & !\NCO_1MHz|temp5[11]~31\)) # (!\NCO_1MHz|judge5~0_combout\ & ((!\NCO_1MHz|temp5[11]~31\) # (!\NCO_1MHz|temp4\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge5~0_combout\,
	datab => \NCO_1MHz|temp4\(12),
	datad => VCC,
	cin => \NCO_1MHz|temp5[11]~31\,
	combout => \NCO_1MHz|temp5[12]~32_combout\,
	cout => \NCO_1MHz|temp5[12]~33\);

-- Location: LCCOMB_X8_Y16_N20
\NCO_1MHz|temp5[13]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp5[13]~34_combout\ = ((\NCO_1MHz|judge5~0_combout\ $ (\NCO_1MHz|temp4\(13) $ (!\NCO_1MHz|temp5[12]~33\)))) # (GND)
-- \NCO_1MHz|temp5[13]~35\ = CARRY((\NCO_1MHz|judge5~0_combout\ & ((\NCO_1MHz|temp4\(13)) # (!\NCO_1MHz|temp5[12]~33\))) # (!\NCO_1MHz|judge5~0_combout\ & (\NCO_1MHz|temp4\(13) & !\NCO_1MHz|temp5[12]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge5~0_combout\,
	datab => \NCO_1MHz|temp4\(13),
	datad => VCC,
	cin => \NCO_1MHz|temp5[12]~33\,
	combout => \NCO_1MHz|temp5[13]~34_combout\,
	cout => \NCO_1MHz|temp5[13]~35\);

-- Location: LCCOMB_X8_Y16_N22
\NCO_1MHz|temp5[14]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp5[14]~36_combout\ = (\NCO_1MHz|judge5~0_combout\ & ((\NCO_1MHz|temp4\(14) & (\NCO_1MHz|temp5[13]~35\ & VCC)) # (!\NCO_1MHz|temp4\(14) & (!\NCO_1MHz|temp5[13]~35\)))) # (!\NCO_1MHz|judge5~0_combout\ & ((\NCO_1MHz|temp4\(14) & 
-- (!\NCO_1MHz|temp5[13]~35\)) # (!\NCO_1MHz|temp4\(14) & ((\NCO_1MHz|temp5[13]~35\) # (GND)))))
-- \NCO_1MHz|temp5[14]~37\ = CARRY((\NCO_1MHz|judge5~0_combout\ & (!\NCO_1MHz|temp4\(14) & !\NCO_1MHz|temp5[13]~35\)) # (!\NCO_1MHz|judge5~0_combout\ & ((!\NCO_1MHz|temp5[13]~35\) # (!\NCO_1MHz|temp4\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge5~0_combout\,
	datab => \NCO_1MHz|temp4\(14),
	datad => VCC,
	cin => \NCO_1MHz|temp5[13]~35\,
	combout => \NCO_1MHz|temp5[14]~36_combout\,
	cout => \NCO_1MHz|temp5[14]~37\);

-- Location: LCCOMB_X8_Y16_N24
\NCO_1MHz|temp5[15]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp5[15]~38_combout\ = ((\NCO_1MHz|judge5~0_combout\ $ (\NCO_1MHz|temp4\(15) $ (!\NCO_1MHz|temp5[14]~37\)))) # (GND)
-- \NCO_1MHz|temp5[15]~39\ = CARRY((\NCO_1MHz|judge5~0_combout\ & ((\NCO_1MHz|temp4\(15)) # (!\NCO_1MHz|temp5[14]~37\))) # (!\NCO_1MHz|judge5~0_combout\ & (\NCO_1MHz|temp4\(15) & !\NCO_1MHz|temp5[14]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge5~0_combout\,
	datab => \NCO_1MHz|temp4\(15),
	datad => VCC,
	cin => \NCO_1MHz|temp5[14]~37\,
	combout => \NCO_1MHz|temp5[15]~38_combout\,
	cout => \NCO_1MHz|temp5[15]~39\);

-- Location: LCCOMB_X8_Y16_N26
\NCO_1MHz|temp5[16]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp5[16]~40_combout\ = (\NCO_1MHz|judge5~0_combout\ & ((\NCO_1MHz|temp4\(16) & (\NCO_1MHz|temp5[15]~39\ & VCC)) # (!\NCO_1MHz|temp4\(16) & (!\NCO_1MHz|temp5[15]~39\)))) # (!\NCO_1MHz|judge5~0_combout\ & ((\NCO_1MHz|temp4\(16) & 
-- (!\NCO_1MHz|temp5[15]~39\)) # (!\NCO_1MHz|temp4\(16) & ((\NCO_1MHz|temp5[15]~39\) # (GND)))))
-- \NCO_1MHz|temp5[16]~41\ = CARRY((\NCO_1MHz|judge5~0_combout\ & (!\NCO_1MHz|temp4\(16) & !\NCO_1MHz|temp5[15]~39\)) # (!\NCO_1MHz|judge5~0_combout\ & ((!\NCO_1MHz|temp5[15]~39\) # (!\NCO_1MHz|temp4\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge5~0_combout\,
	datab => \NCO_1MHz|temp4\(16),
	datad => VCC,
	cin => \NCO_1MHz|temp5[15]~39\,
	combout => \NCO_1MHz|temp5[16]~40_combout\,
	cout => \NCO_1MHz|temp5[16]~41\);

-- Location: LCCOMB_X8_Y16_N28
\NCO_1MHz|temp5[17]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp5[17]~42_combout\ = ((\NCO_1MHz|judge5~0_combout\ $ (\NCO_1MHz|temp4\(17) $ (!\NCO_1MHz|temp5[16]~41\)))) # (GND)
-- \NCO_1MHz|temp5[17]~43\ = CARRY((\NCO_1MHz|judge5~0_combout\ & ((\NCO_1MHz|temp4\(17)) # (!\NCO_1MHz|temp5[16]~41\))) # (!\NCO_1MHz|judge5~0_combout\ & (\NCO_1MHz|temp4\(17) & !\NCO_1MHz|temp5[16]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge5~0_combout\,
	datab => \NCO_1MHz|temp4\(17),
	datad => VCC,
	cin => \NCO_1MHz|temp5[16]~41\,
	combout => \NCO_1MHz|temp5[17]~42_combout\,
	cout => \NCO_1MHz|temp5[17]~43\);

-- Location: FF_X8_Y16_N29
\NCO_1MHz|temp5[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp5[17]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp5\(17));

-- Location: FF_X8_Y16_N27
\NCO_1MHz|temp5[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp5[16]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp5\(16));

-- Location: FF_X8_Y16_N25
\NCO_1MHz|temp5[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp5[15]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp5\(15));

-- Location: FF_X8_Y16_N23
\NCO_1MHz|temp5[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp5[14]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp5\(14));

-- Location: FF_X8_Y16_N21
\NCO_1MHz|temp5[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp5[13]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp5\(13));

-- Location: FF_X8_Y16_N19
\NCO_1MHz|temp5[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp5[12]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp5\(12));

-- Location: FF_X8_Y16_N17
\NCO_1MHz|temp5[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp5[11]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp5\(11));

-- Location: FF_X8_Y16_N15
\NCO_1MHz|temp5[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp5[10]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp5\(10));

-- Location: FF_X8_Y16_N13
\NCO_1MHz|temp5[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp5[9]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp5\(9));

-- Location: FF_X8_Y16_N11
\NCO_1MHz|temp5[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp5[8]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp5\(8));

-- Location: FF_X8_Y16_N9
\NCO_1MHz|temp5[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp5[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp5\(7));

-- Location: FF_X8_Y16_N7
\NCO_1MHz|temp5[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp5[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp5\(6));

-- Location: FF_X8_Y16_N5
\NCO_1MHz|temp5[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp5[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp5\(5));

-- Location: LCCOMB_X11_Y15_N14
\NCO_1MHz|temp5[4]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp5[4]~46_combout\ = !\NCO_1MHz|temp4\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NCO_1MHz|temp4\(4),
	combout => \NCO_1MHz|temp5[4]~46_combout\);

-- Location: FF_X11_Y15_N15
\NCO_1MHz|temp5[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp5[4]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp5\(4));

-- Location: LCCOMB_X11_Y15_N12
\NCO_1MHz|temp5[2]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp5[2]~47_combout\ = !\NCO_1MHz|judge5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|judge5~0_combout\,
	combout => \NCO_1MHz|temp5[2]~47_combout\);

-- Location: FF_X11_Y15_N13
\NCO_1MHz|temp5[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp5[2]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp5\(2));

-- Location: LCCOMB_X11_Y15_N30
\NCO_1MHz|temp5[1]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp5[1]~48_combout\ = !\NCO_1MHz|temp4\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|temp4\(1),
	combout => \NCO_1MHz|temp5[1]~48_combout\);

-- Location: FF_X11_Y15_N31
\NCO_1MHz|temp5[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp5[1]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp5\(1));

-- Location: LCCOMB_X15_Y17_N14
\NCO_1MHz|temp6[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp6[1]~18_combout\ = \NCO_1MHz|temp5\(1) $ (VCC)
-- \NCO_1MHz|temp6[1]~19\ = CARRY(\NCO_1MHz|temp5\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp5\(1),
	datad => VCC,
	combout => \NCO_1MHz|temp6[1]~18_combout\,
	cout => \NCO_1MHz|temp6[1]~19\);

-- Location: LCCOMB_X15_Y17_N16
\NCO_1MHz|temp6[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp6[2]~20_combout\ = (\NCO_1MHz|temp5\(2) & (!\NCO_1MHz|temp6[1]~19\)) # (!\NCO_1MHz|temp5\(2) & ((\NCO_1MHz|temp6[1]~19\) # (GND)))
-- \NCO_1MHz|temp6[2]~21\ = CARRY((!\NCO_1MHz|temp6[1]~19\) # (!\NCO_1MHz|temp5\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp5\(2),
	datad => VCC,
	cin => \NCO_1MHz|temp6[1]~19\,
	combout => \NCO_1MHz|temp6[2]~20_combout\,
	cout => \NCO_1MHz|temp6[2]~21\);

-- Location: LCCOMB_X15_Y17_N18
\NCO_1MHz|temp6[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp6[3]~22_combout\ = (\NCO_1MHz|temp5\(2) & (\NCO_1MHz|temp6[2]~21\ $ (GND))) # (!\NCO_1MHz|temp5\(2) & ((GND) # (!\NCO_1MHz|temp6[2]~21\)))
-- \NCO_1MHz|temp6[3]~23\ = CARRY((!\NCO_1MHz|temp6[2]~21\) # (!\NCO_1MHz|temp5\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp5\(2),
	datad => VCC,
	cin => \NCO_1MHz|temp6[2]~21\,
	combout => \NCO_1MHz|temp6[3]~22_combout\,
	cout => \NCO_1MHz|temp6[3]~23\);

-- Location: LCCOMB_X15_Y17_N20
\NCO_1MHz|temp6[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp6[4]~24_combout\ = (\NCO_1MHz|temp5\(4) & (!\NCO_1MHz|temp6[3]~23\)) # (!\NCO_1MHz|temp5\(4) & ((\NCO_1MHz|temp6[3]~23\) # (GND)))
-- \NCO_1MHz|temp6[4]~25\ = CARRY((!\NCO_1MHz|temp6[3]~23\) # (!\NCO_1MHz|temp5\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp5\(4),
	datad => VCC,
	cin => \NCO_1MHz|temp6[3]~23\,
	combout => \NCO_1MHz|temp6[4]~24_combout\,
	cout => \NCO_1MHz|temp6[4]~25\);

-- Location: LCCOMB_X15_Y17_N22
\NCO_1MHz|temp6[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp6[5]~26_combout\ = (\NCO_1MHz|temp5\(5) & ((GND) # (!\NCO_1MHz|temp6[4]~25\))) # (!\NCO_1MHz|temp5\(5) & (\NCO_1MHz|temp6[4]~25\ $ (GND)))
-- \NCO_1MHz|temp6[5]~27\ = CARRY((\NCO_1MHz|temp5\(5)) # (!\NCO_1MHz|temp6[4]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp5\(5),
	datad => VCC,
	cin => \NCO_1MHz|temp6[4]~25\,
	combout => \NCO_1MHz|temp6[5]~26_combout\,
	cout => \NCO_1MHz|temp6[5]~27\);

-- Location: LCCOMB_X15_Y17_N24
\NCO_1MHz|temp6[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp6[6]~28_combout\ = (\NCO_1MHz|temp5\(6) & (\NCO_1MHz|temp6[5]~27\ & VCC)) # (!\NCO_1MHz|temp5\(6) & (!\NCO_1MHz|temp6[5]~27\))
-- \NCO_1MHz|temp6[6]~29\ = CARRY((!\NCO_1MHz|temp5\(6) & !\NCO_1MHz|temp6[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp5\(6),
	datad => VCC,
	cin => \NCO_1MHz|temp6[5]~27\,
	combout => \NCO_1MHz|temp6[6]~28_combout\,
	cout => \NCO_1MHz|temp6[6]~29\);

-- Location: LCCOMB_X15_Y17_N26
\NCO_1MHz|temp6[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp6[7]~30_combout\ = (\NCO_1MHz|temp5\(7) & ((GND) # (!\NCO_1MHz|temp6[6]~29\))) # (!\NCO_1MHz|temp5\(7) & (\NCO_1MHz|temp6[6]~29\ $ (GND)))
-- \NCO_1MHz|temp6[7]~31\ = CARRY((\NCO_1MHz|temp5\(7)) # (!\NCO_1MHz|temp6[6]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp5\(7),
	datad => VCC,
	cin => \NCO_1MHz|temp6[6]~29\,
	combout => \NCO_1MHz|temp6[7]~30_combout\,
	cout => \NCO_1MHz|temp6[7]~31\);

-- Location: LCCOMB_X15_Y17_N28
\NCO_1MHz|temp6[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp6[8]~32_combout\ = (\NCO_1MHz|temp5\(8) & (!\NCO_1MHz|temp6[7]~31\)) # (!\NCO_1MHz|temp5\(8) & ((\NCO_1MHz|temp6[7]~31\) # (GND)))
-- \NCO_1MHz|temp6[8]~33\ = CARRY((!\NCO_1MHz|temp6[7]~31\) # (!\NCO_1MHz|temp5\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp5\(8),
	datad => VCC,
	cin => \NCO_1MHz|temp6[7]~31\,
	combout => \NCO_1MHz|temp6[8]~32_combout\,
	cout => \NCO_1MHz|temp6[8]~33\);

-- Location: LCCOMB_X15_Y17_N30
\NCO_1MHz|temp6[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp6[9]~34_combout\ = (\NCO_1MHz|temp5\(9) & ((GND) # (!\NCO_1MHz|temp6[8]~33\))) # (!\NCO_1MHz|temp5\(9) & (\NCO_1MHz|temp6[8]~33\ $ (GND)))
-- \NCO_1MHz|temp6[9]~35\ = CARRY((\NCO_1MHz|temp5\(9)) # (!\NCO_1MHz|temp6[8]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp5\(9),
	datad => VCC,
	cin => \NCO_1MHz|temp6[8]~33\,
	combout => \NCO_1MHz|temp6[9]~34_combout\,
	cout => \NCO_1MHz|temp6[9]~35\);

-- Location: LCCOMB_X15_Y16_N0
\NCO_1MHz|temp6[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp6[10]~36_combout\ = (\NCO_1MHz|temp5\(10) & (!\NCO_1MHz|temp6[9]~35\)) # (!\NCO_1MHz|temp5\(10) & ((\NCO_1MHz|temp6[9]~35\) # (GND)))
-- \NCO_1MHz|temp6[10]~37\ = CARRY((!\NCO_1MHz|temp6[9]~35\) # (!\NCO_1MHz|temp5\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp5\(10),
	datad => VCC,
	cin => \NCO_1MHz|temp6[9]~35\,
	combout => \NCO_1MHz|temp6[10]~36_combout\,
	cout => \NCO_1MHz|temp6[10]~37\);

-- Location: LCCOMB_X15_Y16_N2
\NCO_1MHz|temp6[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp6[11]~38_combout\ = (\NCO_1MHz|temp5\(11) & ((GND) # (!\NCO_1MHz|temp6[10]~37\))) # (!\NCO_1MHz|temp5\(11) & (\NCO_1MHz|temp6[10]~37\ $ (GND)))
-- \NCO_1MHz|temp6[11]~39\ = CARRY((\NCO_1MHz|temp5\(11)) # (!\NCO_1MHz|temp6[10]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp5\(11),
	datad => VCC,
	cin => \NCO_1MHz|temp6[10]~37\,
	combout => \NCO_1MHz|temp6[11]~38_combout\,
	cout => \NCO_1MHz|temp6[11]~39\);

-- Location: LCCOMB_X15_Y16_N4
\NCO_1MHz|temp6[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp6[12]~40_combout\ = (\NCO_1MHz|temp5\(12) & (\NCO_1MHz|temp6[11]~39\ & VCC)) # (!\NCO_1MHz|temp5\(12) & (!\NCO_1MHz|temp6[11]~39\))
-- \NCO_1MHz|temp6[12]~41\ = CARRY((!\NCO_1MHz|temp5\(12) & !\NCO_1MHz|temp6[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp5\(12),
	datad => VCC,
	cin => \NCO_1MHz|temp6[11]~39\,
	combout => \NCO_1MHz|temp6[12]~40_combout\,
	cout => \NCO_1MHz|temp6[12]~41\);

-- Location: LCCOMB_X15_Y16_N6
\NCO_1MHz|temp6[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp6[13]~42_combout\ = (\NCO_1MHz|temp5\(13) & ((GND) # (!\NCO_1MHz|temp6[12]~41\))) # (!\NCO_1MHz|temp5\(13) & (\NCO_1MHz|temp6[12]~41\ $ (GND)))
-- \NCO_1MHz|temp6[13]~43\ = CARRY((\NCO_1MHz|temp5\(13)) # (!\NCO_1MHz|temp6[12]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp5\(13),
	datad => VCC,
	cin => \NCO_1MHz|temp6[12]~41\,
	combout => \NCO_1MHz|temp6[13]~42_combout\,
	cout => \NCO_1MHz|temp6[13]~43\);

-- Location: LCCOMB_X15_Y16_N8
\NCO_1MHz|temp6[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp6[14]~44_combout\ = (\NCO_1MHz|temp5\(14) & (\NCO_1MHz|temp6[13]~43\ & VCC)) # (!\NCO_1MHz|temp5\(14) & (!\NCO_1MHz|temp6[13]~43\))
-- \NCO_1MHz|temp6[14]~45\ = CARRY((!\NCO_1MHz|temp5\(14) & !\NCO_1MHz|temp6[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp5\(14),
	datad => VCC,
	cin => \NCO_1MHz|temp6[13]~43\,
	combout => \NCO_1MHz|temp6[14]~44_combout\,
	cout => \NCO_1MHz|temp6[14]~45\);

-- Location: LCCOMB_X15_Y16_N10
\NCO_1MHz|temp6[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp6[15]~46_combout\ = (\NCO_1MHz|temp5\(15) & ((GND) # (!\NCO_1MHz|temp6[14]~45\))) # (!\NCO_1MHz|temp5\(15) & (\NCO_1MHz|temp6[14]~45\ $ (GND)))
-- \NCO_1MHz|temp6[15]~47\ = CARRY((\NCO_1MHz|temp5\(15)) # (!\NCO_1MHz|temp6[14]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp5\(15),
	datad => VCC,
	cin => \NCO_1MHz|temp6[14]~45\,
	combout => \NCO_1MHz|temp6[15]~46_combout\,
	cout => \NCO_1MHz|temp6[15]~47\);

-- Location: LCCOMB_X15_Y16_N12
\NCO_1MHz|temp6[16]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp6[16]~48_combout\ = (\NCO_1MHz|temp5\(16) & (\NCO_1MHz|temp6[15]~47\ & VCC)) # (!\NCO_1MHz|temp5\(16) & (!\NCO_1MHz|temp6[15]~47\))
-- \NCO_1MHz|temp6[16]~49\ = CARRY((!\NCO_1MHz|temp5\(16) & !\NCO_1MHz|temp6[15]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp5\(16),
	datad => VCC,
	cin => \NCO_1MHz|temp6[15]~47\,
	combout => \NCO_1MHz|temp6[16]~48_combout\,
	cout => \NCO_1MHz|temp6[16]~49\);

-- Location: LCCOMB_X15_Y16_N14
\NCO_1MHz|temp6[17]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp6[17]~50_combout\ = (\NCO_1MHz|temp5\(17) & ((GND) # (!\NCO_1MHz|temp6[16]~49\))) # (!\NCO_1MHz|temp5\(17) & (\NCO_1MHz|temp6[16]~49\ $ (GND)))
-- \NCO_1MHz|temp6[17]~51\ = CARRY((\NCO_1MHz|temp5\(17)) # (!\NCO_1MHz|temp6[16]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp5\(17),
	datad => VCC,
	cin => \NCO_1MHz|temp6[16]~49\,
	combout => \NCO_1MHz|temp6[17]~50_combout\,
	cout => \NCO_1MHz|temp6[17]~51\);

-- Location: LCCOMB_X14_Y16_N0
\NCO_1MHz|Add44~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add44~1_cout\ = CARRY(!\NCO_1MHz|temp5\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp5\(2),
	datad => VCC,
	cout => \NCO_1MHz|Add44~1_cout\);

-- Location: LCCOMB_X14_Y16_N2
\NCO_1MHz|Add44~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add44~2_combout\ = (\NCO_1MHz|temp5\(4) & (\NCO_1MHz|Add44~1_cout\ & VCC)) # (!\NCO_1MHz|temp5\(4) & (!\NCO_1MHz|Add44~1_cout\))
-- \NCO_1MHz|Add44~3\ = CARRY((!\NCO_1MHz|temp5\(4) & !\NCO_1MHz|Add44~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp5\(4),
	datad => VCC,
	cin => \NCO_1MHz|Add44~1_cout\,
	combout => \NCO_1MHz|Add44~2_combout\,
	cout => \NCO_1MHz|Add44~3\);

-- Location: LCCOMB_X14_Y16_N4
\NCO_1MHz|Add44~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add44~4_combout\ = (\NCO_1MHz|temp5\(5) & (\NCO_1MHz|Add44~3\ $ (GND))) # (!\NCO_1MHz|temp5\(5) & (!\NCO_1MHz|Add44~3\ & VCC))
-- \NCO_1MHz|Add44~5\ = CARRY((\NCO_1MHz|temp5\(5) & !\NCO_1MHz|Add44~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp5\(5),
	datad => VCC,
	cin => \NCO_1MHz|Add44~3\,
	combout => \NCO_1MHz|Add44~4_combout\,
	cout => \NCO_1MHz|Add44~5\);

-- Location: LCCOMB_X14_Y16_N6
\NCO_1MHz|Add44~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add44~6_combout\ = (\NCO_1MHz|temp5\(6) & (!\NCO_1MHz|Add44~5\)) # (!\NCO_1MHz|temp5\(6) & ((\NCO_1MHz|Add44~5\) # (GND)))
-- \NCO_1MHz|Add44~7\ = CARRY((!\NCO_1MHz|Add44~5\) # (!\NCO_1MHz|temp5\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp5\(6),
	datad => VCC,
	cin => \NCO_1MHz|Add44~5\,
	combout => \NCO_1MHz|Add44~6_combout\,
	cout => \NCO_1MHz|Add44~7\);

-- Location: LCCOMB_X14_Y16_N8
\NCO_1MHz|Add44~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add44~8_combout\ = (\NCO_1MHz|temp5\(7) & (\NCO_1MHz|Add44~7\ $ (GND))) # (!\NCO_1MHz|temp5\(7) & (!\NCO_1MHz|Add44~7\ & VCC))
-- \NCO_1MHz|Add44~9\ = CARRY((\NCO_1MHz|temp5\(7) & !\NCO_1MHz|Add44~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp5\(7),
	datad => VCC,
	cin => \NCO_1MHz|Add44~7\,
	combout => \NCO_1MHz|Add44~8_combout\,
	cout => \NCO_1MHz|Add44~9\);

-- Location: LCCOMB_X14_Y16_N10
\NCO_1MHz|Add44~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add44~10_combout\ = (\NCO_1MHz|temp5\(8) & (\NCO_1MHz|Add44~9\ & VCC)) # (!\NCO_1MHz|temp5\(8) & (!\NCO_1MHz|Add44~9\))
-- \NCO_1MHz|Add44~11\ = CARRY((!\NCO_1MHz|temp5\(8) & !\NCO_1MHz|Add44~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp5\(8),
	datad => VCC,
	cin => \NCO_1MHz|Add44~9\,
	combout => \NCO_1MHz|Add44~10_combout\,
	cout => \NCO_1MHz|Add44~11\);

-- Location: LCCOMB_X14_Y16_N12
\NCO_1MHz|Add44~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add44~12_combout\ = (\NCO_1MHz|temp5\(9) & (\NCO_1MHz|Add44~11\ $ (GND))) # (!\NCO_1MHz|temp5\(9) & (!\NCO_1MHz|Add44~11\ & VCC))
-- \NCO_1MHz|Add44~13\ = CARRY((\NCO_1MHz|temp5\(9) & !\NCO_1MHz|Add44~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp5\(9),
	datad => VCC,
	cin => \NCO_1MHz|Add44~11\,
	combout => \NCO_1MHz|Add44~12_combout\,
	cout => \NCO_1MHz|Add44~13\);

-- Location: LCCOMB_X14_Y16_N14
\NCO_1MHz|Add44~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add44~14_combout\ = (\NCO_1MHz|temp5\(10) & (\NCO_1MHz|Add44~13\ & VCC)) # (!\NCO_1MHz|temp5\(10) & (!\NCO_1MHz|Add44~13\))
-- \NCO_1MHz|Add44~15\ = CARRY((!\NCO_1MHz|temp5\(10) & !\NCO_1MHz|Add44~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp5\(10),
	datad => VCC,
	cin => \NCO_1MHz|Add44~13\,
	combout => \NCO_1MHz|Add44~14_combout\,
	cout => \NCO_1MHz|Add44~15\);

-- Location: LCCOMB_X14_Y16_N16
\NCO_1MHz|Add44~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add44~16_combout\ = (\NCO_1MHz|temp5\(11) & (\NCO_1MHz|Add44~15\ $ (GND))) # (!\NCO_1MHz|temp5\(11) & (!\NCO_1MHz|Add44~15\ & VCC))
-- \NCO_1MHz|Add44~17\ = CARRY((\NCO_1MHz|temp5\(11) & !\NCO_1MHz|Add44~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp5\(11),
	datad => VCC,
	cin => \NCO_1MHz|Add44~15\,
	combout => \NCO_1MHz|Add44~16_combout\,
	cout => \NCO_1MHz|Add44~17\);

-- Location: LCCOMB_X14_Y16_N18
\NCO_1MHz|Add44~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add44~18_combout\ = (\NCO_1MHz|temp5\(12) & (!\NCO_1MHz|Add44~17\)) # (!\NCO_1MHz|temp5\(12) & ((\NCO_1MHz|Add44~17\) # (GND)))
-- \NCO_1MHz|Add44~19\ = CARRY((!\NCO_1MHz|Add44~17\) # (!\NCO_1MHz|temp5\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp5\(12),
	datad => VCC,
	cin => \NCO_1MHz|Add44~17\,
	combout => \NCO_1MHz|Add44~18_combout\,
	cout => \NCO_1MHz|Add44~19\);

-- Location: LCCOMB_X14_Y16_N20
\NCO_1MHz|Add44~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add44~20_combout\ = (\NCO_1MHz|temp5\(13) & (\NCO_1MHz|Add44~19\ $ (GND))) # (!\NCO_1MHz|temp5\(13) & (!\NCO_1MHz|Add44~19\ & VCC))
-- \NCO_1MHz|Add44~21\ = CARRY((\NCO_1MHz|temp5\(13) & !\NCO_1MHz|Add44~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp5\(13),
	datad => VCC,
	cin => \NCO_1MHz|Add44~19\,
	combout => \NCO_1MHz|Add44~20_combout\,
	cout => \NCO_1MHz|Add44~21\);

-- Location: LCCOMB_X14_Y16_N22
\NCO_1MHz|Add44~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add44~22_combout\ = (\NCO_1MHz|temp5\(14) & (!\NCO_1MHz|Add44~21\)) # (!\NCO_1MHz|temp5\(14) & ((\NCO_1MHz|Add44~21\) # (GND)))
-- \NCO_1MHz|Add44~23\ = CARRY((!\NCO_1MHz|Add44~21\) # (!\NCO_1MHz|temp5\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp5\(14),
	datad => VCC,
	cin => \NCO_1MHz|Add44~21\,
	combout => \NCO_1MHz|Add44~22_combout\,
	cout => \NCO_1MHz|Add44~23\);

-- Location: LCCOMB_X14_Y16_N24
\NCO_1MHz|Add44~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add44~24_combout\ = (\NCO_1MHz|temp5\(15) & (\NCO_1MHz|Add44~23\ $ (GND))) # (!\NCO_1MHz|temp5\(15) & (!\NCO_1MHz|Add44~23\ & VCC))
-- \NCO_1MHz|Add44~25\ = CARRY((\NCO_1MHz|temp5\(15) & !\NCO_1MHz|Add44~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp5\(15),
	datad => VCC,
	cin => \NCO_1MHz|Add44~23\,
	combout => \NCO_1MHz|Add44~24_combout\,
	cout => \NCO_1MHz|Add44~25\);

-- Location: LCCOMB_X14_Y16_N26
\NCO_1MHz|Add44~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add44~26_combout\ = (\NCO_1MHz|temp5\(16) & (!\NCO_1MHz|Add44~25\)) # (!\NCO_1MHz|temp5\(16) & ((\NCO_1MHz|Add44~25\) # (GND)))
-- \NCO_1MHz|Add44~27\ = CARRY((!\NCO_1MHz|Add44~25\) # (!\NCO_1MHz|temp5\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp5\(16),
	datad => VCC,
	cin => \NCO_1MHz|Add44~25\,
	combout => \NCO_1MHz|Add44~26_combout\,
	cout => \NCO_1MHz|Add44~27\);

-- Location: LCCOMB_X14_Y16_N28
\NCO_1MHz|Add44~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add44~28_combout\ = (\NCO_1MHz|temp5\(17) & (\NCO_1MHz|Add44~27\ $ (GND))) # (!\NCO_1MHz|temp5\(17) & (!\NCO_1MHz|Add44~27\ & VCC))
-- \NCO_1MHz|Add44~29\ = CARRY((\NCO_1MHz|temp5\(17) & !\NCO_1MHz|Add44~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp5\(17),
	datad => VCC,
	cin => \NCO_1MHz|Add44~27\,
	combout => \NCO_1MHz|Add44~28_combout\,
	cout => \NCO_1MHz|Add44~29\);

-- Location: FF_X11_Y16_N13
\NCO_1MHz|phase5[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase4\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase5\(15));

-- Location: LCCOMB_X11_Y16_N12
\NCO_1MHz|judge6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|judge6~0_combout\ = (\NCO_1MHz|phase5\(16) & (\NCO_1MHz|temp5\(16) & (\NCO_1MHz|phase5\(15) $ (!\NCO_1MHz|temp5\(15))))) # (!\NCO_1MHz|phase5\(16) & (!\NCO_1MHz|temp5\(16) & (\NCO_1MHz|phase5\(15) $ (!\NCO_1MHz|temp5\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase5\(16),
	datab => \NCO_1MHz|temp5\(16),
	datac => \NCO_1MHz|phase5\(15),
	datad => \NCO_1MHz|temp5\(15),
	combout => \NCO_1MHz|judge6~0_combout\);

-- Location: LCCOMB_X12_Y14_N26
\NCO_1MHz|phase5[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase5[14]~feeder_combout\ = \NCO_1MHz|phase4\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase4\(14),
	combout => \NCO_1MHz|phase5[14]~feeder_combout\);

-- Location: FF_X12_Y14_N27
\NCO_1MHz|phase5[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase5[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase5\(14));

-- Location: LCCOMB_X12_Y14_N28
\NCO_1MHz|phase5[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase5[10]~feeder_combout\ = \NCO_1MHz|phase4\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase4\(10),
	combout => \NCO_1MHz|phase5[10]~feeder_combout\);

-- Location: FF_X12_Y14_N29
\NCO_1MHz|phase5[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase5[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase5\(10));

-- Location: LCCOMB_X12_Y14_N30
\NCO_1MHz|LessThan11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan11~1_combout\ = (\NCO_1MHz|phase5\(14) & ((\NCO_1MHz|phase5\(10) $ (\NCO_1MHz|temp5\(10))) # (!\NCO_1MHz|temp5\(14)))) # (!\NCO_1MHz|phase5\(14) & ((\NCO_1MHz|temp5\(14)) # (\NCO_1MHz|phase5\(10) $ (\NCO_1MHz|temp5\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase5\(14),
	datab => \NCO_1MHz|phase5\(10),
	datac => \NCO_1MHz|temp5\(10),
	datad => \NCO_1MHz|temp5\(14),
	combout => \NCO_1MHz|LessThan11~1_combout\);

-- Location: FF_X12_Y14_N23
\NCO_1MHz|phase5[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase4\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase5\(12));

-- Location: LCCOMB_X12_Y14_N12
\NCO_1MHz|phase5[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase5[11]~feeder_combout\ = \NCO_1MHz|phase4\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase4\(11),
	combout => \NCO_1MHz|phase5[11]~feeder_combout\);

-- Location: FF_X12_Y14_N13
\NCO_1MHz|phase5[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase5[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase5\(11));

-- Location: LCCOMB_X12_Y14_N24
\NCO_1MHz|LessThan11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan11~0_combout\ = (\NCO_1MHz|temp5\(11) & ((\NCO_1MHz|phase5\(12) $ (\NCO_1MHz|temp5\(12))) # (!\NCO_1MHz|phase5\(11)))) # (!\NCO_1MHz|temp5\(11) & ((\NCO_1MHz|phase5\(11)) # (\NCO_1MHz|phase5\(12) $ (\NCO_1MHz|temp5\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp5\(11),
	datab => \NCO_1MHz|phase5\(12),
	datac => \NCO_1MHz|temp5\(12),
	datad => \NCO_1MHz|phase5\(11),
	combout => \NCO_1MHz|LessThan11~0_combout\);

-- Location: FF_X12_Y14_N3
\NCO_1MHz|phase5[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase4\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase5\(13));

-- Location: LCCOMB_X12_Y14_N0
\NCO_1MHz|LessThan11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan11~2_combout\ = (!\NCO_1MHz|LessThan11~1_combout\ & (!\NCO_1MHz|LessThan11~0_combout\ & (\NCO_1MHz|temp5\(13) $ (!\NCO_1MHz|phase5\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan11~1_combout\,
	datab => \NCO_1MHz|LessThan11~0_combout\,
	datac => \NCO_1MHz|temp5\(13),
	datad => \NCO_1MHz|phase5\(13),
	combout => \NCO_1MHz|LessThan11~2_combout\);

-- Location: FF_X11_Y16_N31
\NCO_1MHz|phase5[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase4\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase5\(9));

-- Location: FF_X11_Y16_N1
\NCO_1MHz|phase5[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase4\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase5\(8));

-- Location: FF_X11_Y16_N3
\NCO_1MHz|phase5[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase4\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase5\(7));

-- Location: FF_X11_Y16_N29
\NCO_1MHz|phase5[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase4\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase5\(6));

-- Location: FF_X11_Y16_N7
\NCO_1MHz|phase5[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase4\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase5\(5));

-- Location: FF_X11_Y15_N3
\NCO_1MHz|phase5[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase4\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase5\(4));

-- Location: LCCOMB_X11_Y15_N28
\NCO_1MHz|phase5[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase5[1]~feeder_combout\ = \NCO_1MHz|phase4\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase4\(1),
	combout => \NCO_1MHz|phase5[1]~feeder_combout\);

-- Location: FF_X11_Y15_N29
\NCO_1MHz|phase5[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase5[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase5\(1));

-- Location: FF_X11_Y15_N1
\NCO_1MHz|phase5[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase4\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase5\(0));

-- Location: LCCOMB_X11_Y15_N16
\NCO_1MHz|LessThan11~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan11~7_combout\ = (\NCO_1MHz|temp5\(1) & ((!\NCO_1MHz|phase5\(0)) # (!\NCO_1MHz|phase5\(1)))) # (!\NCO_1MHz|temp5\(1) & (!\NCO_1MHz|phase5\(1) & !\NCO_1MHz|phase5\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp5\(1),
	datab => \NCO_1MHz|phase5\(1),
	datad => \NCO_1MHz|phase5\(0),
	combout => \NCO_1MHz|LessThan11~7_combout\);

-- Location: FF_X11_Y15_N7
\NCO_1MHz|phase5[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase4\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase5\(3));

-- Location: FF_X11_Y15_N25
\NCO_1MHz|phase5[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase4\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase5\(2));

-- Location: LCCOMB_X11_Y15_N6
\NCO_1MHz|LessThan11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan11~8_combout\ = (\NCO_1MHz|temp5\(2) & (!\NCO_1MHz|phase5\(3) & ((\NCO_1MHz|LessThan11~7_combout\) # (!\NCO_1MHz|phase5\(2))))) # (!\NCO_1MHz|temp5\(2) & (((\NCO_1MHz|LessThan11~7_combout\ & !\NCO_1MHz|phase5\(2))) # 
-- (!\NCO_1MHz|phase5\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp5\(2),
	datab => \NCO_1MHz|LessThan11~7_combout\,
	datac => \NCO_1MHz|phase5\(3),
	datad => \NCO_1MHz|phase5\(2),
	combout => \NCO_1MHz|LessThan11~8_combout\);

-- Location: LCCOMB_X11_Y15_N2
\NCO_1MHz|LessThan11~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan11~9_combout\ = (\NCO_1MHz|temp5\(4) & ((\NCO_1MHz|LessThan11~8_combout\) # (!\NCO_1MHz|phase5\(4)))) # (!\NCO_1MHz|temp5\(4) & (!\NCO_1MHz|phase5\(4) & \NCO_1MHz|LessThan11~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp5\(4),
	datac => \NCO_1MHz|phase5\(4),
	datad => \NCO_1MHz|LessThan11~8_combout\,
	combout => \NCO_1MHz|LessThan11~9_combout\);

-- Location: LCCOMB_X11_Y16_N6
\NCO_1MHz|LessThan11~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan11~10_combout\ = (\NCO_1MHz|temp5\(5) & ((\NCO_1MHz|LessThan11~9_combout\) # (!\NCO_1MHz|phase5\(5)))) # (!\NCO_1MHz|temp5\(5) & (!\NCO_1MHz|phase5\(5) & \NCO_1MHz|LessThan11~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp5\(5),
	datac => \NCO_1MHz|phase5\(5),
	datad => \NCO_1MHz|LessThan11~9_combout\,
	combout => \NCO_1MHz|LessThan11~10_combout\);

-- Location: LCCOMB_X11_Y16_N28
\NCO_1MHz|LessThan11~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan11~11_combout\ = (\NCO_1MHz|temp5\(6) & ((\NCO_1MHz|LessThan11~10_combout\) # (!\NCO_1MHz|phase5\(6)))) # (!\NCO_1MHz|temp5\(6) & (!\NCO_1MHz|phase5\(6) & \NCO_1MHz|LessThan11~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp5\(6),
	datac => \NCO_1MHz|phase5\(6),
	datad => \NCO_1MHz|LessThan11~10_combout\,
	combout => \NCO_1MHz|LessThan11~11_combout\);

-- Location: LCCOMB_X11_Y16_N2
\NCO_1MHz|LessThan11~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan11~12_combout\ = (\NCO_1MHz|temp5\(7) & ((\NCO_1MHz|LessThan11~11_combout\) # (!\NCO_1MHz|phase5\(7)))) # (!\NCO_1MHz|temp5\(7) & (!\NCO_1MHz|phase5\(7) & \NCO_1MHz|LessThan11~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp5\(7),
	datac => \NCO_1MHz|phase5\(7),
	datad => \NCO_1MHz|LessThan11~11_combout\,
	combout => \NCO_1MHz|LessThan11~12_combout\);

-- Location: LCCOMB_X11_Y16_N0
\NCO_1MHz|judge6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|judge6~4_combout\ = (\NCO_1MHz|temp5\(8) & ((\NCO_1MHz|LessThan11~12_combout\) # (!\NCO_1MHz|phase5\(8)))) # (!\NCO_1MHz|temp5\(8) & (!\NCO_1MHz|phase5\(8) & \NCO_1MHz|LessThan11~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp5\(8),
	datac => \NCO_1MHz|phase5\(8),
	datad => \NCO_1MHz|LessThan11~12_combout\,
	combout => \NCO_1MHz|judge6~4_combout\);

-- Location: LCCOMB_X11_Y16_N30
\NCO_1MHz|judge6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|judge6~5_combout\ = (\NCO_1MHz|temp5\(9) & ((\NCO_1MHz|judge6~4_combout\) # (!\NCO_1MHz|phase5\(9)))) # (!\NCO_1MHz|temp5\(9) & (!\NCO_1MHz|phase5\(9) & \NCO_1MHz|judge6~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp5\(9),
	datac => \NCO_1MHz|phase5\(9),
	datad => \NCO_1MHz|judge6~4_combout\,
	combout => \NCO_1MHz|judge6~5_combout\);

-- Location: LCCOMB_X12_Y14_N18
\NCO_1MHz|LessThan11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan11~3_combout\ = (\NCO_1MHz|temp5\(11) & (((!\NCO_1MHz|phase5\(10) & \NCO_1MHz|temp5\(10))) # (!\NCO_1MHz|phase5\(11)))) # (!\NCO_1MHz|temp5\(11) & (!\NCO_1MHz|phase5\(10) & (\NCO_1MHz|temp5\(10) & !\NCO_1MHz|phase5\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp5\(11),
	datab => \NCO_1MHz|phase5\(10),
	datac => \NCO_1MHz|temp5\(10),
	datad => \NCO_1MHz|phase5\(11),
	combout => \NCO_1MHz|LessThan11~3_combout\);

-- Location: LCCOMB_X12_Y14_N22
\NCO_1MHz|LessThan11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan11~4_combout\ = (\NCO_1MHz|temp5\(12) & ((\NCO_1MHz|LessThan11~3_combout\) # (!\NCO_1MHz|phase5\(12)))) # (!\NCO_1MHz|temp5\(12) & (!\NCO_1MHz|phase5\(12) & \NCO_1MHz|LessThan11~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp5\(12),
	datac => \NCO_1MHz|phase5\(12),
	datad => \NCO_1MHz|LessThan11~3_combout\,
	combout => \NCO_1MHz|LessThan11~4_combout\);

-- Location: LCCOMB_X12_Y14_N20
\NCO_1MHz|LessThan11~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan11~5_combout\ = (\NCO_1MHz|LessThan11~4_combout\ & ((\NCO_1MHz|temp5\(13)) # (!\NCO_1MHz|phase5\(13)))) # (!\NCO_1MHz|LessThan11~4_combout\ & (\NCO_1MHz|temp5\(13) & !\NCO_1MHz|phase5\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan11~4_combout\,
	datac => \NCO_1MHz|temp5\(13),
	datad => \NCO_1MHz|phase5\(13),
	combout => \NCO_1MHz|LessThan11~5_combout\);

-- Location: LCCOMB_X12_Y14_N6
\NCO_1MHz|LessThan11~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan11~6_combout\ = (\NCO_1MHz|temp5\(14) & ((\NCO_1MHz|LessThan11~5_combout\) # (!\NCO_1MHz|phase5\(14)))) # (!\NCO_1MHz|temp5\(14) & (!\NCO_1MHz|phase5\(14) & \NCO_1MHz|LessThan11~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp5\(14),
	datac => \NCO_1MHz|phase5\(14),
	datad => \NCO_1MHz|LessThan11~5_combout\,
	combout => \NCO_1MHz|LessThan11~6_combout\);

-- Location: LCCOMB_X11_Y16_N24
\NCO_1MHz|judge6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|judge6~1_combout\ = (\NCO_1MHz|judge6~0_combout\ & ((\NCO_1MHz|LessThan11~6_combout\) # ((\NCO_1MHz|LessThan11~2_combout\ & \NCO_1MHz|judge6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge6~0_combout\,
	datab => \NCO_1MHz|LessThan11~2_combout\,
	datac => \NCO_1MHz|judge6~5_combout\,
	datad => \NCO_1MHz|LessThan11~6_combout\,
	combout => \NCO_1MHz|judge6~1_combout\);

-- Location: LCCOMB_X8_Y16_N30
\NCO_1MHz|temp5[18]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp5[18]~44_combout\ = \NCO_1MHz|temp4\(18) $ (\NCO_1MHz|judge5~0_combout\ $ (\NCO_1MHz|temp5[17]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp4\(18),
	datab => \NCO_1MHz|judge5~0_combout\,
	cin => \NCO_1MHz|temp5[17]~43\,
	combout => \NCO_1MHz|temp5[18]~44_combout\);

-- Location: FF_X8_Y16_N31
\NCO_1MHz|temp5[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp5[18]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp5\(18));

-- Location: LCCOMB_X11_Y16_N10
\NCO_1MHz|judge6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|judge6~2_combout\ = (\NCO_1MHz|temp5\(16) & (((\NCO_1MHz|temp5\(15) & !\NCO_1MHz|phase5\(15))) # (!\NCO_1MHz|phase5\(16)))) # (!\NCO_1MHz|temp5\(16) & (\NCO_1MHz|temp5\(15) & (!\NCO_1MHz|phase5\(16) & !\NCO_1MHz|phase5\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp5\(16),
	datab => \NCO_1MHz|temp5\(15),
	datac => \NCO_1MHz|phase5\(16),
	datad => \NCO_1MHz|phase5\(15),
	combout => \NCO_1MHz|judge6~2_combout\);

-- Location: LCCOMB_X11_Y16_N20
\NCO_1MHz|judge6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|judge6~3_combout\ = (!\NCO_1MHz|temp5\(18) & ((\NCO_1MHz|temp5\(17)) # ((\NCO_1MHz|judge6~1_combout\) # (\NCO_1MHz|judge6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp5\(17),
	datab => \NCO_1MHz|judge6~1_combout\,
	datac => \NCO_1MHz|temp5\(18),
	datad => \NCO_1MHz|judge6~2_combout\,
	combout => \NCO_1MHz|judge6~3_combout\);

-- Location: FF_X15_Y16_N15
\NCO_1MHz|temp6[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp6[17]~50_combout\,
	asdata => \NCO_1MHz|Add44~28_combout\,
	sload => \NCO_1MHz|ALT_INV_judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp6\(17));

-- Location: FF_X15_Y16_N13
\NCO_1MHz|temp6[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp6[16]~48_combout\,
	asdata => \NCO_1MHz|Add44~26_combout\,
	sload => \NCO_1MHz|ALT_INV_judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp6\(16));

-- Location: FF_X15_Y16_N11
\NCO_1MHz|temp6[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp6[15]~46_combout\,
	asdata => \NCO_1MHz|Add44~24_combout\,
	sload => \NCO_1MHz|ALT_INV_judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp6\(15));

-- Location: FF_X15_Y16_N9
\NCO_1MHz|temp6[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp6[14]~44_combout\,
	asdata => \NCO_1MHz|Add44~22_combout\,
	sload => \NCO_1MHz|ALT_INV_judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp6\(14));

-- Location: FF_X15_Y16_N7
\NCO_1MHz|temp6[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp6[13]~42_combout\,
	asdata => \NCO_1MHz|Add44~20_combout\,
	sload => \NCO_1MHz|ALT_INV_judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp6\(13));

-- Location: FF_X15_Y16_N5
\NCO_1MHz|temp6[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp6[12]~40_combout\,
	asdata => \NCO_1MHz|Add44~18_combout\,
	sload => \NCO_1MHz|ALT_INV_judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp6\(12));

-- Location: FF_X15_Y16_N3
\NCO_1MHz|temp6[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp6[11]~38_combout\,
	asdata => \NCO_1MHz|Add44~16_combout\,
	sload => \NCO_1MHz|ALT_INV_judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp6\(11));

-- Location: FF_X15_Y16_N1
\NCO_1MHz|temp6[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp6[10]~36_combout\,
	asdata => \NCO_1MHz|Add44~14_combout\,
	sload => \NCO_1MHz|ALT_INV_judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp6\(10));

-- Location: FF_X15_Y17_N31
\NCO_1MHz|temp6[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp6[9]~34_combout\,
	asdata => \NCO_1MHz|Add44~12_combout\,
	sload => \NCO_1MHz|ALT_INV_judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp6\(9));

-- Location: FF_X15_Y17_N29
\NCO_1MHz|temp6[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp6[8]~32_combout\,
	asdata => \NCO_1MHz|Add44~10_combout\,
	sload => \NCO_1MHz|ALT_INV_judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp6\(8));

-- Location: FF_X15_Y17_N27
\NCO_1MHz|temp6[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp6[7]~30_combout\,
	asdata => \NCO_1MHz|Add44~8_combout\,
	sload => \NCO_1MHz|ALT_INV_judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp6\(7));

-- Location: FF_X15_Y17_N25
\NCO_1MHz|temp6[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp6[6]~28_combout\,
	asdata => \NCO_1MHz|Add44~6_combout\,
	sload => \NCO_1MHz|ALT_INV_judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp6\(6));

-- Location: FF_X15_Y17_N23
\NCO_1MHz|temp6[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp6[5]~26_combout\,
	asdata => \NCO_1MHz|Add44~4_combout\,
	sload => \NCO_1MHz|ALT_INV_judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp6\(5));

-- Location: FF_X15_Y17_N21
\NCO_1MHz|temp6[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp6[4]~24_combout\,
	asdata => \NCO_1MHz|Add44~2_combout\,
	sload => \NCO_1MHz|ALT_INV_judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp6\(4));

-- Location: FF_X15_Y17_N19
\NCO_1MHz|temp6[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp6[3]~22_combout\,
	asdata => \NCO_1MHz|temp5\(2),
	sload => \NCO_1MHz|ALT_INV_judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp6\(3));

-- Location: FF_X15_Y17_N17
\NCO_1MHz|temp6[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp6[2]~20_combout\,
	asdata => \NCO_1MHz|temp5\(2),
	sload => \NCO_1MHz|ALT_INV_judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp6\(2));

-- Location: FF_X15_Y17_N15
\NCO_1MHz|temp6[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp6[1]~18_combout\,
	asdata => \NCO_1MHz|temp5\(1),
	sload => \NCO_1MHz|ALT_INV_judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp6\(1));

-- Location: LCCOMB_X18_Y16_N14
\NCO_1MHz|temp7[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp7[1]~18_combout\ = \NCO_1MHz|temp6\(1) $ (VCC)
-- \NCO_1MHz|temp7[1]~19\ = CARRY(\NCO_1MHz|temp6\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp6\(1),
	datad => VCC,
	combout => \NCO_1MHz|temp7[1]~18_combout\,
	cout => \NCO_1MHz|temp7[1]~19\);

-- Location: LCCOMB_X18_Y16_N16
\NCO_1MHz|temp7[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp7[2]~20_combout\ = (\NCO_1MHz|temp6\(2) & (!\NCO_1MHz|temp7[1]~19\)) # (!\NCO_1MHz|temp6\(2) & ((\NCO_1MHz|temp7[1]~19\) # (GND)))
-- \NCO_1MHz|temp7[2]~21\ = CARRY((!\NCO_1MHz|temp7[1]~19\) # (!\NCO_1MHz|temp6\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp6\(2),
	datad => VCC,
	cin => \NCO_1MHz|temp7[1]~19\,
	combout => \NCO_1MHz|temp7[2]~20_combout\,
	cout => \NCO_1MHz|temp7[2]~21\);

-- Location: LCCOMB_X18_Y16_N18
\NCO_1MHz|temp7[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp7[3]~22_combout\ = (\NCO_1MHz|temp6\(3) & ((GND) # (!\NCO_1MHz|temp7[2]~21\))) # (!\NCO_1MHz|temp6\(3) & (\NCO_1MHz|temp7[2]~21\ $ (GND)))
-- \NCO_1MHz|temp7[3]~23\ = CARRY((\NCO_1MHz|temp6\(3)) # (!\NCO_1MHz|temp7[2]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp6\(3),
	datad => VCC,
	cin => \NCO_1MHz|temp7[2]~21\,
	combout => \NCO_1MHz|temp7[3]~22_combout\,
	cout => \NCO_1MHz|temp7[3]~23\);

-- Location: LCCOMB_X18_Y16_N20
\NCO_1MHz|temp7[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp7[4]~24_combout\ = (\NCO_1MHz|temp6\(4) & (!\NCO_1MHz|temp7[3]~23\)) # (!\NCO_1MHz|temp6\(4) & ((\NCO_1MHz|temp7[3]~23\) # (GND)))
-- \NCO_1MHz|temp7[4]~25\ = CARRY((!\NCO_1MHz|temp7[3]~23\) # (!\NCO_1MHz|temp6\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(4),
	datad => VCC,
	cin => \NCO_1MHz|temp7[3]~23\,
	combout => \NCO_1MHz|temp7[4]~24_combout\,
	cout => \NCO_1MHz|temp7[4]~25\);

-- Location: LCCOMB_X18_Y16_N22
\NCO_1MHz|temp7[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp7[5]~26_combout\ = (\NCO_1MHz|temp6\(5) & (\NCO_1MHz|temp7[4]~25\ $ (GND))) # (!\NCO_1MHz|temp6\(5) & (!\NCO_1MHz|temp7[4]~25\ & VCC))
-- \NCO_1MHz|temp7[5]~27\ = CARRY((\NCO_1MHz|temp6\(5) & !\NCO_1MHz|temp7[4]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(5),
	datad => VCC,
	cin => \NCO_1MHz|temp7[4]~25\,
	combout => \NCO_1MHz|temp7[5]~26_combout\,
	cout => \NCO_1MHz|temp7[5]~27\);

-- Location: LCCOMB_X18_Y16_N24
\NCO_1MHz|temp7[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp7[6]~28_combout\ = (\NCO_1MHz|temp6\(6) & (!\NCO_1MHz|temp7[5]~27\)) # (!\NCO_1MHz|temp6\(6) & ((\NCO_1MHz|temp7[5]~27\) # (GND)))
-- \NCO_1MHz|temp7[6]~29\ = CARRY((!\NCO_1MHz|temp7[5]~27\) # (!\NCO_1MHz|temp6\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(6),
	datad => VCC,
	cin => \NCO_1MHz|temp7[5]~27\,
	combout => \NCO_1MHz|temp7[6]~28_combout\,
	cout => \NCO_1MHz|temp7[6]~29\);

-- Location: LCCOMB_X18_Y16_N26
\NCO_1MHz|temp7[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp7[7]~30_combout\ = (\NCO_1MHz|temp6\(7) & ((GND) # (!\NCO_1MHz|temp7[6]~29\))) # (!\NCO_1MHz|temp6\(7) & (\NCO_1MHz|temp7[6]~29\ $ (GND)))
-- \NCO_1MHz|temp7[7]~31\ = CARRY((\NCO_1MHz|temp6\(7)) # (!\NCO_1MHz|temp7[6]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp6\(7),
	datad => VCC,
	cin => \NCO_1MHz|temp7[6]~29\,
	combout => \NCO_1MHz|temp7[7]~30_combout\,
	cout => \NCO_1MHz|temp7[7]~31\);

-- Location: LCCOMB_X18_Y16_N28
\NCO_1MHz|temp7[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp7[8]~32_combout\ = (\NCO_1MHz|temp6\(8) & (!\NCO_1MHz|temp7[7]~31\)) # (!\NCO_1MHz|temp6\(8) & ((\NCO_1MHz|temp7[7]~31\) # (GND)))
-- \NCO_1MHz|temp7[8]~33\ = CARRY((!\NCO_1MHz|temp7[7]~31\) # (!\NCO_1MHz|temp6\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp6\(8),
	datad => VCC,
	cin => \NCO_1MHz|temp7[7]~31\,
	combout => \NCO_1MHz|temp7[8]~32_combout\,
	cout => \NCO_1MHz|temp7[8]~33\);

-- Location: LCCOMB_X18_Y16_N30
\NCO_1MHz|temp7[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp7[9]~34_combout\ = (\NCO_1MHz|temp6\(9) & ((GND) # (!\NCO_1MHz|temp7[8]~33\))) # (!\NCO_1MHz|temp6\(9) & (\NCO_1MHz|temp7[8]~33\ $ (GND)))
-- \NCO_1MHz|temp7[9]~35\ = CARRY((\NCO_1MHz|temp6\(9)) # (!\NCO_1MHz|temp7[8]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(9),
	datad => VCC,
	cin => \NCO_1MHz|temp7[8]~33\,
	combout => \NCO_1MHz|temp7[9]~34_combout\,
	cout => \NCO_1MHz|temp7[9]~35\);

-- Location: LCCOMB_X18_Y15_N0
\NCO_1MHz|temp7[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp7[10]~36_combout\ = (\NCO_1MHz|temp6\(10) & (!\NCO_1MHz|temp7[9]~35\)) # (!\NCO_1MHz|temp6\(10) & ((\NCO_1MHz|temp7[9]~35\) # (GND)))
-- \NCO_1MHz|temp7[10]~37\ = CARRY((!\NCO_1MHz|temp7[9]~35\) # (!\NCO_1MHz|temp6\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(10),
	datad => VCC,
	cin => \NCO_1MHz|temp7[9]~35\,
	combout => \NCO_1MHz|temp7[10]~36_combout\,
	cout => \NCO_1MHz|temp7[10]~37\);

-- Location: LCCOMB_X18_Y15_N2
\NCO_1MHz|temp7[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp7[11]~38_combout\ = (\NCO_1MHz|temp6\(11) & (\NCO_1MHz|temp7[10]~37\ $ (GND))) # (!\NCO_1MHz|temp6\(11) & (!\NCO_1MHz|temp7[10]~37\ & VCC))
-- \NCO_1MHz|temp7[11]~39\ = CARRY((\NCO_1MHz|temp6\(11) & !\NCO_1MHz|temp7[10]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp6\(11),
	datad => VCC,
	cin => \NCO_1MHz|temp7[10]~37\,
	combout => \NCO_1MHz|temp7[11]~38_combout\,
	cout => \NCO_1MHz|temp7[11]~39\);

-- Location: LCCOMB_X18_Y15_N4
\NCO_1MHz|temp7[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp7[12]~40_combout\ = (\NCO_1MHz|temp6\(12) & (!\NCO_1MHz|temp7[11]~39\)) # (!\NCO_1MHz|temp6\(12) & ((\NCO_1MHz|temp7[11]~39\) # (GND)))
-- \NCO_1MHz|temp7[12]~41\ = CARRY((!\NCO_1MHz|temp7[11]~39\) # (!\NCO_1MHz|temp6\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(12),
	datad => VCC,
	cin => \NCO_1MHz|temp7[11]~39\,
	combout => \NCO_1MHz|temp7[12]~40_combout\,
	cout => \NCO_1MHz|temp7[12]~41\);

-- Location: LCCOMB_X18_Y15_N6
\NCO_1MHz|temp7[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp7[13]~42_combout\ = (\NCO_1MHz|temp6\(13) & (\NCO_1MHz|temp7[12]~41\ $ (GND))) # (!\NCO_1MHz|temp6\(13) & (!\NCO_1MHz|temp7[12]~41\ & VCC))
-- \NCO_1MHz|temp7[13]~43\ = CARRY((\NCO_1MHz|temp6\(13) & !\NCO_1MHz|temp7[12]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp6\(13),
	datad => VCC,
	cin => \NCO_1MHz|temp7[12]~41\,
	combout => \NCO_1MHz|temp7[13]~42_combout\,
	cout => \NCO_1MHz|temp7[13]~43\);

-- Location: LCCOMB_X18_Y15_N8
\NCO_1MHz|temp7[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp7[14]~44_combout\ = (\NCO_1MHz|temp6\(14) & (!\NCO_1MHz|temp7[13]~43\)) # (!\NCO_1MHz|temp6\(14) & ((\NCO_1MHz|temp7[13]~43\) # (GND)))
-- \NCO_1MHz|temp7[14]~45\ = CARRY((!\NCO_1MHz|temp7[13]~43\) # (!\NCO_1MHz|temp6\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(14),
	datad => VCC,
	cin => \NCO_1MHz|temp7[13]~43\,
	combout => \NCO_1MHz|temp7[14]~44_combout\,
	cout => \NCO_1MHz|temp7[14]~45\);

-- Location: LCCOMB_X18_Y15_N10
\NCO_1MHz|temp7[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp7[15]~46_combout\ = (\NCO_1MHz|temp6\(15) & (\NCO_1MHz|temp7[14]~45\ $ (GND))) # (!\NCO_1MHz|temp6\(15) & (!\NCO_1MHz|temp7[14]~45\ & VCC))
-- \NCO_1MHz|temp7[15]~47\ = CARRY((\NCO_1MHz|temp6\(15) & !\NCO_1MHz|temp7[14]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(15),
	datad => VCC,
	cin => \NCO_1MHz|temp7[14]~45\,
	combout => \NCO_1MHz|temp7[15]~46_combout\,
	cout => \NCO_1MHz|temp7[15]~47\);

-- Location: LCCOMB_X18_Y15_N12
\NCO_1MHz|temp7[16]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp7[16]~48_combout\ = (\NCO_1MHz|temp6\(16) & (!\NCO_1MHz|temp7[15]~47\)) # (!\NCO_1MHz|temp6\(16) & ((\NCO_1MHz|temp7[15]~47\) # (GND)))
-- \NCO_1MHz|temp7[16]~49\ = CARRY((!\NCO_1MHz|temp7[15]~47\) # (!\NCO_1MHz|temp6\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(16),
	datad => VCC,
	cin => \NCO_1MHz|temp7[15]~47\,
	combout => \NCO_1MHz|temp7[16]~48_combout\,
	cout => \NCO_1MHz|temp7[16]~49\);

-- Location: LCCOMB_X18_Y15_N14
\NCO_1MHz|temp7[17]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp7[17]~50_combout\ = (\NCO_1MHz|temp6\(17) & (\NCO_1MHz|temp7[16]~49\ $ (GND))) # (!\NCO_1MHz|temp6\(17) & (!\NCO_1MHz|temp7[16]~49\ & VCC))
-- \NCO_1MHz|temp7[17]~51\ = CARRY((\NCO_1MHz|temp6\(17) & !\NCO_1MHz|temp7[16]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp6\(17),
	datad => VCC,
	cin => \NCO_1MHz|temp7[16]~49\,
	combout => \NCO_1MHz|temp7[17]~50_combout\,
	cout => \NCO_1MHz|temp7[17]~51\);

-- Location: LCCOMB_X17_Y16_N16
\NCO_1MHz|Add49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add49~0_combout\ = \NCO_1MHz|temp6\(2) $ (VCC)
-- \NCO_1MHz|Add49~1\ = CARRY(\NCO_1MHz|temp6\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp6\(2),
	datad => VCC,
	combout => \NCO_1MHz|Add49~0_combout\,
	cout => \NCO_1MHz|Add49~1\);

-- Location: LCCOMB_X17_Y16_N18
\NCO_1MHz|Add49~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add49~2_combout\ = (\NCO_1MHz|temp6\(3) & (!\NCO_1MHz|Add49~1\)) # (!\NCO_1MHz|temp6\(3) & ((\NCO_1MHz|Add49~1\) # (GND)))
-- \NCO_1MHz|Add49~3\ = CARRY((!\NCO_1MHz|Add49~1\) # (!\NCO_1MHz|temp6\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(3),
	datad => VCC,
	cin => \NCO_1MHz|Add49~1\,
	combout => \NCO_1MHz|Add49~2_combout\,
	cout => \NCO_1MHz|Add49~3\);

-- Location: LCCOMB_X17_Y16_N20
\NCO_1MHz|Add49~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add49~4_combout\ = (\NCO_1MHz|temp6\(4) & ((GND) # (!\NCO_1MHz|Add49~3\))) # (!\NCO_1MHz|temp6\(4) & (\NCO_1MHz|Add49~3\ $ (GND)))
-- \NCO_1MHz|Add49~5\ = CARRY((\NCO_1MHz|temp6\(4)) # (!\NCO_1MHz|Add49~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp6\(4),
	datad => VCC,
	cin => \NCO_1MHz|Add49~3\,
	combout => \NCO_1MHz|Add49~4_combout\,
	cout => \NCO_1MHz|Add49~5\);

-- Location: LCCOMB_X17_Y16_N22
\NCO_1MHz|Add49~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add49~6_combout\ = (\NCO_1MHz|temp6\(5) & (\NCO_1MHz|Add49~5\ & VCC)) # (!\NCO_1MHz|temp6\(5) & (!\NCO_1MHz|Add49~5\))
-- \NCO_1MHz|Add49~7\ = CARRY((!\NCO_1MHz|temp6\(5) & !\NCO_1MHz|Add49~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp6\(5),
	datad => VCC,
	cin => \NCO_1MHz|Add49~5\,
	combout => \NCO_1MHz|Add49~6_combout\,
	cout => \NCO_1MHz|Add49~7\);

-- Location: LCCOMB_X17_Y16_N24
\NCO_1MHz|Add49~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add49~8_combout\ = (\NCO_1MHz|temp6\(6) & ((GND) # (!\NCO_1MHz|Add49~7\))) # (!\NCO_1MHz|temp6\(6) & (\NCO_1MHz|Add49~7\ $ (GND)))
-- \NCO_1MHz|Add49~9\ = CARRY((\NCO_1MHz|temp6\(6)) # (!\NCO_1MHz|Add49~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp6\(6),
	datad => VCC,
	cin => \NCO_1MHz|Add49~7\,
	combout => \NCO_1MHz|Add49~8_combout\,
	cout => \NCO_1MHz|Add49~9\);

-- Location: LCCOMB_X17_Y16_N26
\NCO_1MHz|Add49~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add49~10_combout\ = (\NCO_1MHz|temp6\(7) & (!\NCO_1MHz|Add49~9\)) # (!\NCO_1MHz|temp6\(7) & ((\NCO_1MHz|Add49~9\) # (GND)))
-- \NCO_1MHz|Add49~11\ = CARRY((!\NCO_1MHz|Add49~9\) # (!\NCO_1MHz|temp6\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp6\(7),
	datad => VCC,
	cin => \NCO_1MHz|Add49~9\,
	combout => \NCO_1MHz|Add49~10_combout\,
	cout => \NCO_1MHz|Add49~11\);

-- Location: LCCOMB_X17_Y16_N28
\NCO_1MHz|Add49~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add49~12_combout\ = (\NCO_1MHz|temp6\(8) & ((GND) # (!\NCO_1MHz|Add49~11\))) # (!\NCO_1MHz|temp6\(8) & (\NCO_1MHz|Add49~11\ $ (GND)))
-- \NCO_1MHz|Add49~13\ = CARRY((\NCO_1MHz|temp6\(8)) # (!\NCO_1MHz|Add49~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp6\(8),
	datad => VCC,
	cin => \NCO_1MHz|Add49~11\,
	combout => \NCO_1MHz|Add49~12_combout\,
	cout => \NCO_1MHz|Add49~13\);

-- Location: LCCOMB_X17_Y16_N30
\NCO_1MHz|Add49~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add49~14_combout\ = (\NCO_1MHz|temp6\(9) & (!\NCO_1MHz|Add49~13\)) # (!\NCO_1MHz|temp6\(9) & ((\NCO_1MHz|Add49~13\) # (GND)))
-- \NCO_1MHz|Add49~15\ = CARRY((!\NCO_1MHz|Add49~13\) # (!\NCO_1MHz|temp6\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(9),
	datad => VCC,
	cin => \NCO_1MHz|Add49~13\,
	combout => \NCO_1MHz|Add49~14_combout\,
	cout => \NCO_1MHz|Add49~15\);

-- Location: LCCOMB_X17_Y15_N0
\NCO_1MHz|Add49~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add49~16_combout\ = (\NCO_1MHz|temp6\(10) & ((GND) # (!\NCO_1MHz|Add49~15\))) # (!\NCO_1MHz|temp6\(10) & (\NCO_1MHz|Add49~15\ $ (GND)))
-- \NCO_1MHz|Add49~17\ = CARRY((\NCO_1MHz|temp6\(10)) # (!\NCO_1MHz|Add49~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(10),
	datad => VCC,
	cin => \NCO_1MHz|Add49~15\,
	combout => \NCO_1MHz|Add49~16_combout\,
	cout => \NCO_1MHz|Add49~17\);

-- Location: LCCOMB_X17_Y15_N2
\NCO_1MHz|Add49~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add49~18_combout\ = (\NCO_1MHz|temp6\(11) & (\NCO_1MHz|Add49~17\ & VCC)) # (!\NCO_1MHz|temp6\(11) & (!\NCO_1MHz|Add49~17\))
-- \NCO_1MHz|Add49~19\ = CARRY((!\NCO_1MHz|temp6\(11) & !\NCO_1MHz|Add49~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp6\(11),
	datad => VCC,
	cin => \NCO_1MHz|Add49~17\,
	combout => \NCO_1MHz|Add49~18_combout\,
	cout => \NCO_1MHz|Add49~19\);

-- Location: LCCOMB_X17_Y15_N4
\NCO_1MHz|Add49~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add49~20_combout\ = (\NCO_1MHz|temp6\(12) & ((GND) # (!\NCO_1MHz|Add49~19\))) # (!\NCO_1MHz|temp6\(12) & (\NCO_1MHz|Add49~19\ $ (GND)))
-- \NCO_1MHz|Add49~21\ = CARRY((\NCO_1MHz|temp6\(12)) # (!\NCO_1MHz|Add49~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp6\(12),
	datad => VCC,
	cin => \NCO_1MHz|Add49~19\,
	combout => \NCO_1MHz|Add49~20_combout\,
	cout => \NCO_1MHz|Add49~21\);

-- Location: LCCOMB_X17_Y15_N6
\NCO_1MHz|Add49~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add49~22_combout\ = (\NCO_1MHz|temp6\(13) & (\NCO_1MHz|Add49~21\ & VCC)) # (!\NCO_1MHz|temp6\(13) & (!\NCO_1MHz|Add49~21\))
-- \NCO_1MHz|Add49~23\ = CARRY((!\NCO_1MHz|temp6\(13) & !\NCO_1MHz|Add49~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp6\(13),
	datad => VCC,
	cin => \NCO_1MHz|Add49~21\,
	combout => \NCO_1MHz|Add49~22_combout\,
	cout => \NCO_1MHz|Add49~23\);

-- Location: LCCOMB_X17_Y15_N8
\NCO_1MHz|Add49~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add49~24_combout\ = (\NCO_1MHz|temp6\(14) & ((GND) # (!\NCO_1MHz|Add49~23\))) # (!\NCO_1MHz|temp6\(14) & (\NCO_1MHz|Add49~23\ $ (GND)))
-- \NCO_1MHz|Add49~25\ = CARRY((\NCO_1MHz|temp6\(14)) # (!\NCO_1MHz|Add49~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(14),
	datad => VCC,
	cin => \NCO_1MHz|Add49~23\,
	combout => \NCO_1MHz|Add49~24_combout\,
	cout => \NCO_1MHz|Add49~25\);

-- Location: LCCOMB_X17_Y15_N10
\NCO_1MHz|Add49~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add49~26_combout\ = (\NCO_1MHz|temp6\(15) & (\NCO_1MHz|Add49~25\ & VCC)) # (!\NCO_1MHz|temp6\(15) & (!\NCO_1MHz|Add49~25\))
-- \NCO_1MHz|Add49~27\ = CARRY((!\NCO_1MHz|temp6\(15) & !\NCO_1MHz|Add49~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(15),
	datad => VCC,
	cin => \NCO_1MHz|Add49~25\,
	combout => \NCO_1MHz|Add49~26_combout\,
	cout => \NCO_1MHz|Add49~27\);

-- Location: LCCOMB_X17_Y15_N12
\NCO_1MHz|Add49~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add49~28_combout\ = (\NCO_1MHz|temp6\(16) & ((GND) # (!\NCO_1MHz|Add49~27\))) # (!\NCO_1MHz|temp6\(16) & (\NCO_1MHz|Add49~27\ $ (GND)))
-- \NCO_1MHz|Add49~29\ = CARRY((\NCO_1MHz|temp6\(16)) # (!\NCO_1MHz|Add49~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(16),
	datad => VCC,
	cin => \NCO_1MHz|Add49~27\,
	combout => \NCO_1MHz|Add49~28_combout\,
	cout => \NCO_1MHz|Add49~29\);

-- Location: LCCOMB_X17_Y15_N14
\NCO_1MHz|Add49~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add49~30_combout\ = (\NCO_1MHz|temp6\(17) & (\NCO_1MHz|Add49~29\ & VCC)) # (!\NCO_1MHz|temp6\(17) & (!\NCO_1MHz|Add49~29\))
-- \NCO_1MHz|Add49~31\ = CARRY((!\NCO_1MHz|temp6\(17) & !\NCO_1MHz|Add49~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(17),
	datad => VCC,
	cin => \NCO_1MHz|Add49~29\,
	combout => \NCO_1MHz|Add49~30_combout\,
	cout => \NCO_1MHz|Add49~31\);

-- Location: LCCOMB_X15_Y16_N16
\NCO_1MHz|temp6[18]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp6[18]~52_combout\ = \NCO_1MHz|temp5\(18) $ (!\NCO_1MHz|temp6[17]~51\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp5\(18),
	cin => \NCO_1MHz|temp6[17]~51\,
	combout => \NCO_1MHz|temp6[18]~52_combout\);

-- Location: LCCOMB_X14_Y16_N30
\NCO_1MHz|Add44~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add44~30_combout\ = \NCO_1MHz|Add44~29\ $ (\NCO_1MHz|temp5\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|temp5\(18),
	cin => \NCO_1MHz|Add44~29\,
	combout => \NCO_1MHz|Add44~30_combout\);

-- Location: FF_X15_Y16_N17
\NCO_1MHz|temp6[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp6[18]~52_combout\,
	asdata => \NCO_1MHz|Add44~30_combout\,
	sload => \NCO_1MHz|ALT_INV_judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp6\(18));

-- Location: FF_X14_Y16_N23
\NCO_1MHz|phase6[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase5\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase6\(15));

-- Location: FF_X12_Y14_N17
\NCO_1MHz|phase6[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase5\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase6\(14));

-- Location: LCCOMB_X14_Y14_N0
\NCO_1MHz|phase6[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase6[13]~feeder_combout\ = \NCO_1MHz|phase5\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase5\(13),
	combout => \NCO_1MHz|phase6[13]~feeder_combout\);

-- Location: FF_X14_Y14_N1
\NCO_1MHz|phase6[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase6[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase6\(13));

-- Location: FF_X14_Y14_N19
\NCO_1MHz|phase6[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase5\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase6\(12));

-- Location: LCCOMB_X14_Y14_N12
\NCO_1MHz|phase6[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase6[11]~feeder_combout\ = \NCO_1MHz|phase5\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase5\(11),
	combout => \NCO_1MHz|phase6[11]~feeder_combout\);

-- Location: FF_X14_Y14_N13
\NCO_1MHz|phase6[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase6[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase6\(11));

-- Location: FF_X14_Y17_N31
\NCO_1MHz|phase6[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase5\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase6\(10));

-- Location: FF_X14_Y17_N7
\NCO_1MHz|phase6[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase5\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase6\(9));

-- Location: FF_X12_Y16_N1
\NCO_1MHz|phase6[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase5\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase6\(8));

-- Location: FF_X14_Y17_N11
\NCO_1MHz|phase6[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase5\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase6\(7));

-- Location: LCCOMB_X11_Y16_N26
\NCO_1MHz|phase6[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase6[6]~feeder_combout\ = \NCO_1MHz|phase5\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase5\(6),
	combout => \NCO_1MHz|phase6[6]~feeder_combout\);

-- Location: FF_X11_Y16_N27
\NCO_1MHz|phase6[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase6[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase6\(6));

-- Location: FF_X12_Y17_N25
\NCO_1MHz|phase6[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase5\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase6\(5));

-- Location: FF_X14_Y17_N13
\NCO_1MHz|phase6[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase5\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase6\(4));

-- Location: FF_X14_Y16_N11
\NCO_1MHz|phase6[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase5\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase6\(3));

-- Location: FF_X14_Y17_N21
\NCO_1MHz|phase6[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase5\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase6\(2));

-- Location: FF_X12_Y15_N1
\NCO_1MHz|phase6[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase5\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase6\(1));

-- Location: LCCOMB_X14_Y17_N0
\NCO_1MHz|LessThan13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan13~1_cout\ = CARRY((!\NCO_1MHz|phase6\(1) & \NCO_1MHz|temp6\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase6\(1),
	datab => \NCO_1MHz|temp6\(1),
	datad => VCC,
	cout => \NCO_1MHz|LessThan13~1_cout\);

-- Location: LCCOMB_X14_Y17_N2
\NCO_1MHz|LessThan13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan13~3_cout\ = CARRY((\NCO_1MHz|phase6\(2) & ((!\NCO_1MHz|LessThan13~1_cout\) # (!\NCO_1MHz|temp6\(2)))) # (!\NCO_1MHz|phase6\(2) & (!\NCO_1MHz|temp6\(2) & !\NCO_1MHz|LessThan13~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase6\(2),
	datab => \NCO_1MHz|temp6\(2),
	datad => VCC,
	cin => \NCO_1MHz|LessThan13~1_cout\,
	cout => \NCO_1MHz|LessThan13~3_cout\);

-- Location: LCCOMB_X14_Y17_N4
\NCO_1MHz|LessThan13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan13~5_cout\ = CARRY((\NCO_1MHz|phase6\(3) & (\NCO_1MHz|temp6\(3) & !\NCO_1MHz|LessThan13~3_cout\)) # (!\NCO_1MHz|phase6\(3) & ((\NCO_1MHz|temp6\(3)) # (!\NCO_1MHz|LessThan13~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase6\(3),
	datab => \NCO_1MHz|temp6\(3),
	datad => VCC,
	cin => \NCO_1MHz|LessThan13~3_cout\,
	cout => \NCO_1MHz|LessThan13~5_cout\);

-- Location: LCCOMB_X14_Y17_N6
\NCO_1MHz|LessThan13~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan13~7_cout\ = CARRY((\NCO_1MHz|temp6\(4) & (\NCO_1MHz|phase6\(4) & !\NCO_1MHz|LessThan13~5_cout\)) # (!\NCO_1MHz|temp6\(4) & ((\NCO_1MHz|phase6\(4)) # (!\NCO_1MHz|LessThan13~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(4),
	datab => \NCO_1MHz|phase6\(4),
	datad => VCC,
	cin => \NCO_1MHz|LessThan13~5_cout\,
	cout => \NCO_1MHz|LessThan13~7_cout\);

-- Location: LCCOMB_X14_Y17_N8
\NCO_1MHz|LessThan13~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan13~9_cout\ = CARRY((\NCO_1MHz|phase6\(5) & (\NCO_1MHz|temp6\(5) & !\NCO_1MHz|LessThan13~7_cout\)) # (!\NCO_1MHz|phase6\(5) & ((\NCO_1MHz|temp6\(5)) # (!\NCO_1MHz|LessThan13~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase6\(5),
	datab => \NCO_1MHz|temp6\(5),
	datad => VCC,
	cin => \NCO_1MHz|LessThan13~7_cout\,
	cout => \NCO_1MHz|LessThan13~9_cout\);

-- Location: LCCOMB_X14_Y17_N10
\NCO_1MHz|LessThan13~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan13~11_cout\ = CARRY((\NCO_1MHz|phase6\(6) & ((!\NCO_1MHz|LessThan13~9_cout\) # (!\NCO_1MHz|temp6\(6)))) # (!\NCO_1MHz|phase6\(6) & (!\NCO_1MHz|temp6\(6) & !\NCO_1MHz|LessThan13~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase6\(6),
	datab => \NCO_1MHz|temp6\(6),
	datad => VCC,
	cin => \NCO_1MHz|LessThan13~9_cout\,
	cout => \NCO_1MHz|LessThan13~11_cout\);

-- Location: LCCOMB_X14_Y17_N12
\NCO_1MHz|LessThan13~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan13~13_cout\ = CARRY((\NCO_1MHz|phase6\(7) & (\NCO_1MHz|temp6\(7) & !\NCO_1MHz|LessThan13~11_cout\)) # (!\NCO_1MHz|phase6\(7) & ((\NCO_1MHz|temp6\(7)) # (!\NCO_1MHz|LessThan13~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase6\(7),
	datab => \NCO_1MHz|temp6\(7),
	datad => VCC,
	cin => \NCO_1MHz|LessThan13~11_cout\,
	cout => \NCO_1MHz|LessThan13~13_cout\);

-- Location: LCCOMB_X14_Y17_N14
\NCO_1MHz|LessThan13~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan13~15_cout\ = CARRY((\NCO_1MHz|phase6\(8) & ((!\NCO_1MHz|LessThan13~13_cout\) # (!\NCO_1MHz|temp6\(8)))) # (!\NCO_1MHz|phase6\(8) & (!\NCO_1MHz|temp6\(8) & !\NCO_1MHz|LessThan13~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase6\(8),
	datab => \NCO_1MHz|temp6\(8),
	datad => VCC,
	cin => \NCO_1MHz|LessThan13~13_cout\,
	cout => \NCO_1MHz|LessThan13~15_cout\);

-- Location: LCCOMB_X14_Y17_N16
\NCO_1MHz|LessThan13~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan13~17_cout\ = CARRY((\NCO_1MHz|temp6\(9) & ((!\NCO_1MHz|LessThan13~15_cout\) # (!\NCO_1MHz|phase6\(9)))) # (!\NCO_1MHz|temp6\(9) & (!\NCO_1MHz|phase6\(9) & !\NCO_1MHz|LessThan13~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(9),
	datab => \NCO_1MHz|phase6\(9),
	datad => VCC,
	cin => \NCO_1MHz|LessThan13~15_cout\,
	cout => \NCO_1MHz|LessThan13~17_cout\);

-- Location: LCCOMB_X14_Y17_N18
\NCO_1MHz|LessThan13~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan13~19_cout\ = CARRY((\NCO_1MHz|phase6\(10) & ((!\NCO_1MHz|LessThan13~17_cout\) # (!\NCO_1MHz|temp6\(10)))) # (!\NCO_1MHz|phase6\(10) & (!\NCO_1MHz|temp6\(10) & !\NCO_1MHz|LessThan13~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase6\(10),
	datab => \NCO_1MHz|temp6\(10),
	datad => VCC,
	cin => \NCO_1MHz|LessThan13~17_cout\,
	cout => \NCO_1MHz|LessThan13~19_cout\);

-- Location: LCCOMB_X14_Y17_N20
\NCO_1MHz|LessThan13~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan13~21_cout\ = CARRY((\NCO_1MHz|temp6\(11) & ((!\NCO_1MHz|LessThan13~19_cout\) # (!\NCO_1MHz|phase6\(11)))) # (!\NCO_1MHz|temp6\(11) & (!\NCO_1MHz|phase6\(11) & !\NCO_1MHz|LessThan13~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(11),
	datab => \NCO_1MHz|phase6\(11),
	datad => VCC,
	cin => \NCO_1MHz|LessThan13~19_cout\,
	cout => \NCO_1MHz|LessThan13~21_cout\);

-- Location: LCCOMB_X14_Y17_N22
\NCO_1MHz|LessThan13~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan13~23_cout\ = CARRY((\NCO_1MHz|temp6\(12) & (\NCO_1MHz|phase6\(12) & !\NCO_1MHz|LessThan13~21_cout\)) # (!\NCO_1MHz|temp6\(12) & ((\NCO_1MHz|phase6\(12)) # (!\NCO_1MHz|LessThan13~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(12),
	datab => \NCO_1MHz|phase6\(12),
	datad => VCC,
	cin => \NCO_1MHz|LessThan13~21_cout\,
	cout => \NCO_1MHz|LessThan13~23_cout\);

-- Location: LCCOMB_X14_Y17_N24
\NCO_1MHz|LessThan13~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan13~25_cout\ = CARRY((\NCO_1MHz|phase6\(13) & (\NCO_1MHz|temp6\(13) & !\NCO_1MHz|LessThan13~23_cout\)) # (!\NCO_1MHz|phase6\(13) & ((\NCO_1MHz|temp6\(13)) # (!\NCO_1MHz|LessThan13~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase6\(13),
	datab => \NCO_1MHz|temp6\(13),
	datad => VCC,
	cin => \NCO_1MHz|LessThan13~23_cout\,
	cout => \NCO_1MHz|LessThan13~25_cout\);

-- Location: LCCOMB_X14_Y17_N26
\NCO_1MHz|LessThan13~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan13~27_cout\ = CARRY((\NCO_1MHz|phase6\(14) & ((!\NCO_1MHz|LessThan13~25_cout\) # (!\NCO_1MHz|temp6\(14)))) # (!\NCO_1MHz|phase6\(14) & (!\NCO_1MHz|temp6\(14) & !\NCO_1MHz|LessThan13~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase6\(14),
	datab => \NCO_1MHz|temp6\(14),
	datad => VCC,
	cin => \NCO_1MHz|LessThan13~25_cout\,
	cout => \NCO_1MHz|LessThan13~27_cout\);

-- Location: LCCOMB_X14_Y17_N28
\NCO_1MHz|LessThan13~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan13~29_cout\ = CARRY((\NCO_1MHz|temp6\(15) & ((!\NCO_1MHz|LessThan13~27_cout\) # (!\NCO_1MHz|phase6\(15)))) # (!\NCO_1MHz|temp6\(15) & (!\NCO_1MHz|phase6\(15) & !\NCO_1MHz|LessThan13~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(15),
	datab => \NCO_1MHz|phase6\(15),
	datad => VCC,
	cin => \NCO_1MHz|LessThan13~27_cout\,
	cout => \NCO_1MHz|LessThan13~29_cout\);

-- Location: LCCOMB_X14_Y17_N30
\NCO_1MHz|LessThan13~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan13~30_combout\ = (\NCO_1MHz|temp6\(16) & ((\NCO_1MHz|LessThan13~29_cout\) # (!\NCO_1MHz|phase6\(16)))) # (!\NCO_1MHz|temp6\(16) & (\NCO_1MHz|LessThan13~29_cout\ & !\NCO_1MHz|phase6\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp6\(16),
	datad => \NCO_1MHz|phase6\(16),
	cin => \NCO_1MHz|LessThan13~29_cout\,
	combout => \NCO_1MHz|LessThan13~30_combout\);

-- Location: LCCOMB_X15_Y16_N18
\NCO_1MHz|judge7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|judge7~0_combout\ = (!\NCO_1MHz|temp6\(18) & ((\NCO_1MHz|temp6\(17)) # (\NCO_1MHz|LessThan13~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp6\(18),
	datac => \NCO_1MHz|temp6\(17),
	datad => \NCO_1MHz|LessThan13~30_combout\,
	combout => \NCO_1MHz|judge7~0_combout\);

-- Location: FF_X18_Y15_N15
\NCO_1MHz|temp7[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp7[17]~50_combout\,
	asdata => \NCO_1MHz|Add49~30_combout\,
	sload => \NCO_1MHz|judge7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp7\(17));

-- Location: FF_X18_Y15_N13
\NCO_1MHz|temp7[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp7[16]~48_combout\,
	asdata => \NCO_1MHz|Add49~28_combout\,
	sload => \NCO_1MHz|judge7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp7\(16));

-- Location: FF_X18_Y15_N11
\NCO_1MHz|temp7[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp7[15]~46_combout\,
	asdata => \NCO_1MHz|Add49~26_combout\,
	sload => \NCO_1MHz|judge7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp7\(15));

-- Location: FF_X18_Y15_N9
\NCO_1MHz|temp7[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp7[14]~44_combout\,
	asdata => \NCO_1MHz|Add49~24_combout\,
	sload => \NCO_1MHz|judge7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp7\(14));

-- Location: FF_X18_Y15_N7
\NCO_1MHz|temp7[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp7[13]~42_combout\,
	asdata => \NCO_1MHz|Add49~22_combout\,
	sload => \NCO_1MHz|judge7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp7\(13));

-- Location: FF_X18_Y15_N5
\NCO_1MHz|temp7[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp7[12]~40_combout\,
	asdata => \NCO_1MHz|Add49~20_combout\,
	sload => \NCO_1MHz|judge7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp7\(12));

-- Location: FF_X18_Y15_N3
\NCO_1MHz|temp7[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp7[11]~38_combout\,
	asdata => \NCO_1MHz|Add49~18_combout\,
	sload => \NCO_1MHz|judge7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp7\(11));

-- Location: FF_X18_Y15_N1
\NCO_1MHz|temp7[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp7[10]~36_combout\,
	asdata => \NCO_1MHz|Add49~16_combout\,
	sload => \NCO_1MHz|judge7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp7\(10));

-- Location: FF_X18_Y16_N31
\NCO_1MHz|temp7[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp7[9]~34_combout\,
	asdata => \NCO_1MHz|Add49~14_combout\,
	sload => \NCO_1MHz|judge7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp7\(9));

-- Location: FF_X18_Y16_N29
\NCO_1MHz|temp7[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp7[8]~32_combout\,
	asdata => \NCO_1MHz|Add49~12_combout\,
	sload => \NCO_1MHz|judge7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp7\(8));

-- Location: FF_X18_Y16_N27
\NCO_1MHz|temp7[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp7[7]~30_combout\,
	asdata => \NCO_1MHz|Add49~10_combout\,
	sload => \NCO_1MHz|judge7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp7\(7));

-- Location: FF_X18_Y16_N25
\NCO_1MHz|temp7[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp7[6]~28_combout\,
	asdata => \NCO_1MHz|Add49~8_combout\,
	sload => \NCO_1MHz|judge7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp7\(6));

-- Location: FF_X18_Y16_N23
\NCO_1MHz|temp7[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp7[5]~26_combout\,
	asdata => \NCO_1MHz|Add49~6_combout\,
	sload => \NCO_1MHz|judge7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp7\(5));

-- Location: FF_X18_Y16_N21
\NCO_1MHz|temp7[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp7[4]~24_combout\,
	asdata => \NCO_1MHz|Add49~4_combout\,
	sload => \NCO_1MHz|judge7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp7\(4));

-- Location: FF_X18_Y16_N19
\NCO_1MHz|temp7[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp7[3]~22_combout\,
	asdata => \NCO_1MHz|Add49~2_combout\,
	sload => \NCO_1MHz|judge7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp7\(3));

-- Location: FF_X18_Y16_N17
\NCO_1MHz|temp7[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp7[2]~20_combout\,
	asdata => \NCO_1MHz|Add49~0_combout\,
	sload => \NCO_1MHz|judge7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp7\(2));

-- Location: FF_X18_Y16_N15
\NCO_1MHz|temp7[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp7[1]~18_combout\,
	asdata => \NCO_1MHz|temp6\(1),
	sload => \NCO_1MHz|judge7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp7\(1));

-- Location: LCCOMB_X20_Y16_N14
\NCO_1MHz|temp8[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp8[1]~18_combout\ = \NCO_1MHz|temp7\(1) $ (VCC)
-- \NCO_1MHz|temp8[1]~19\ = CARRY(\NCO_1MHz|temp7\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp7\(1),
	datad => VCC,
	combout => \NCO_1MHz|temp8[1]~18_combout\,
	cout => \NCO_1MHz|temp8[1]~19\);

-- Location: LCCOMB_X20_Y16_N16
\NCO_1MHz|temp8[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp8[2]~20_combout\ = (\NCO_1MHz|temp7\(2) & (\NCO_1MHz|temp8[1]~19\ & VCC)) # (!\NCO_1MHz|temp7\(2) & (!\NCO_1MHz|temp8[1]~19\))
-- \NCO_1MHz|temp8[2]~21\ = CARRY((!\NCO_1MHz|temp7\(2) & !\NCO_1MHz|temp8[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(2),
	datad => VCC,
	cin => \NCO_1MHz|temp8[1]~19\,
	combout => \NCO_1MHz|temp8[2]~20_combout\,
	cout => \NCO_1MHz|temp8[2]~21\);

-- Location: LCCOMB_X20_Y16_N18
\NCO_1MHz|temp8[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp8[3]~22_combout\ = (\NCO_1MHz|temp7\(3) & (\NCO_1MHz|temp8[2]~21\ $ (GND))) # (!\NCO_1MHz|temp7\(3) & (!\NCO_1MHz|temp8[2]~21\ & VCC))
-- \NCO_1MHz|temp8[3]~23\ = CARRY((\NCO_1MHz|temp7\(3) & !\NCO_1MHz|temp8[2]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(3),
	datad => VCC,
	cin => \NCO_1MHz|temp8[2]~21\,
	combout => \NCO_1MHz|temp8[3]~22_combout\,
	cout => \NCO_1MHz|temp8[3]~23\);

-- Location: LCCOMB_X20_Y16_N20
\NCO_1MHz|temp8[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp8[4]~24_combout\ = (\NCO_1MHz|temp7\(4) & (!\NCO_1MHz|temp8[3]~23\)) # (!\NCO_1MHz|temp7\(4) & ((\NCO_1MHz|temp8[3]~23\) # (GND)))
-- \NCO_1MHz|temp8[4]~25\ = CARRY((!\NCO_1MHz|temp8[3]~23\) # (!\NCO_1MHz|temp7\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp7\(4),
	datad => VCC,
	cin => \NCO_1MHz|temp8[3]~23\,
	combout => \NCO_1MHz|temp8[4]~24_combout\,
	cout => \NCO_1MHz|temp8[4]~25\);

-- Location: LCCOMB_X20_Y16_N22
\NCO_1MHz|temp8[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp8[5]~26_combout\ = (\NCO_1MHz|temp7\(5) & (\NCO_1MHz|temp8[4]~25\ $ (GND))) # (!\NCO_1MHz|temp7\(5) & (!\NCO_1MHz|temp8[4]~25\ & VCC))
-- \NCO_1MHz|temp8[5]~27\ = CARRY((\NCO_1MHz|temp7\(5) & !\NCO_1MHz|temp8[4]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp7\(5),
	datad => VCC,
	cin => \NCO_1MHz|temp8[4]~25\,
	combout => \NCO_1MHz|temp8[5]~26_combout\,
	cout => \NCO_1MHz|temp8[5]~27\);

-- Location: LCCOMB_X20_Y16_N24
\NCO_1MHz|temp8[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp8[6]~28_combout\ = (\NCO_1MHz|temp7\(6) & (\NCO_1MHz|temp8[5]~27\ & VCC)) # (!\NCO_1MHz|temp7\(6) & (!\NCO_1MHz|temp8[5]~27\))
-- \NCO_1MHz|temp8[6]~29\ = CARRY((!\NCO_1MHz|temp7\(6) & !\NCO_1MHz|temp8[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp7\(6),
	datad => VCC,
	cin => \NCO_1MHz|temp8[5]~27\,
	combout => \NCO_1MHz|temp8[6]~28_combout\,
	cout => \NCO_1MHz|temp8[6]~29\);

-- Location: LCCOMB_X20_Y16_N26
\NCO_1MHz|temp8[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp8[7]~30_combout\ = (\NCO_1MHz|temp7\(7) & (\NCO_1MHz|temp8[6]~29\ $ (GND))) # (!\NCO_1MHz|temp7\(7) & (!\NCO_1MHz|temp8[6]~29\ & VCC))
-- \NCO_1MHz|temp8[7]~31\ = CARRY((\NCO_1MHz|temp7\(7) & !\NCO_1MHz|temp8[6]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp7\(7),
	datad => VCC,
	cin => \NCO_1MHz|temp8[6]~29\,
	combout => \NCO_1MHz|temp8[7]~30_combout\,
	cout => \NCO_1MHz|temp8[7]~31\);

-- Location: LCCOMB_X20_Y16_N28
\NCO_1MHz|temp8[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp8[8]~32_combout\ = (\NCO_1MHz|temp7\(8) & (\NCO_1MHz|temp8[7]~31\ & VCC)) # (!\NCO_1MHz|temp7\(8) & (!\NCO_1MHz|temp8[7]~31\))
-- \NCO_1MHz|temp8[8]~33\ = CARRY((!\NCO_1MHz|temp7\(8) & !\NCO_1MHz|temp8[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp7\(8),
	datad => VCC,
	cin => \NCO_1MHz|temp8[7]~31\,
	combout => \NCO_1MHz|temp8[8]~32_combout\,
	cout => \NCO_1MHz|temp8[8]~33\);

-- Location: LCCOMB_X20_Y16_N30
\NCO_1MHz|temp8[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp8[9]~34_combout\ = (\NCO_1MHz|temp7\(9) & (\NCO_1MHz|temp8[8]~33\ $ (GND))) # (!\NCO_1MHz|temp7\(9) & (!\NCO_1MHz|temp8[8]~33\ & VCC))
-- \NCO_1MHz|temp8[9]~35\ = CARRY((\NCO_1MHz|temp7\(9) & !\NCO_1MHz|temp8[8]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp7\(9),
	datad => VCC,
	cin => \NCO_1MHz|temp8[8]~33\,
	combout => \NCO_1MHz|temp8[9]~34_combout\,
	cout => \NCO_1MHz|temp8[9]~35\);

-- Location: LCCOMB_X20_Y15_N0
\NCO_1MHz|temp8[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp8[10]~36_combout\ = (\NCO_1MHz|temp7\(10) & (!\NCO_1MHz|temp8[9]~35\)) # (!\NCO_1MHz|temp7\(10) & ((\NCO_1MHz|temp8[9]~35\) # (GND)))
-- \NCO_1MHz|temp8[10]~37\ = CARRY((!\NCO_1MHz|temp8[9]~35\) # (!\NCO_1MHz|temp7\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(10),
	datad => VCC,
	cin => \NCO_1MHz|temp8[9]~35\,
	combout => \NCO_1MHz|temp8[10]~36_combout\,
	cout => \NCO_1MHz|temp8[10]~37\);

-- Location: LCCOMB_X20_Y15_N2
\NCO_1MHz|temp8[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp8[11]~38_combout\ = (\NCO_1MHz|temp7\(11) & (\NCO_1MHz|temp8[10]~37\ $ (GND))) # (!\NCO_1MHz|temp7\(11) & (!\NCO_1MHz|temp8[10]~37\ & VCC))
-- \NCO_1MHz|temp8[11]~39\ = CARRY((\NCO_1MHz|temp7\(11) & !\NCO_1MHz|temp8[10]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(11),
	datad => VCC,
	cin => \NCO_1MHz|temp8[10]~37\,
	combout => \NCO_1MHz|temp8[11]~38_combout\,
	cout => \NCO_1MHz|temp8[11]~39\);

-- Location: LCCOMB_X20_Y15_N4
\NCO_1MHz|temp8[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp8[12]~40_combout\ = (\NCO_1MHz|temp7\(12) & (!\NCO_1MHz|temp8[11]~39\)) # (!\NCO_1MHz|temp7\(12) & ((\NCO_1MHz|temp8[11]~39\) # (GND)))
-- \NCO_1MHz|temp8[12]~41\ = CARRY((!\NCO_1MHz|temp8[11]~39\) # (!\NCO_1MHz|temp7\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(12),
	datad => VCC,
	cin => \NCO_1MHz|temp8[11]~39\,
	combout => \NCO_1MHz|temp8[12]~40_combout\,
	cout => \NCO_1MHz|temp8[12]~41\);

-- Location: LCCOMB_X20_Y15_N6
\NCO_1MHz|temp8[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp8[13]~42_combout\ = (\NCO_1MHz|temp7\(13) & (\NCO_1MHz|temp8[12]~41\ $ (GND))) # (!\NCO_1MHz|temp7\(13) & (!\NCO_1MHz|temp8[12]~41\ & VCC))
-- \NCO_1MHz|temp8[13]~43\ = CARRY((\NCO_1MHz|temp7\(13) & !\NCO_1MHz|temp8[12]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(13),
	datad => VCC,
	cin => \NCO_1MHz|temp8[12]~41\,
	combout => \NCO_1MHz|temp8[13]~42_combout\,
	cout => \NCO_1MHz|temp8[13]~43\);

-- Location: LCCOMB_X20_Y15_N8
\NCO_1MHz|temp8[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp8[14]~44_combout\ = (\NCO_1MHz|temp7\(14) & (!\NCO_1MHz|temp8[13]~43\)) # (!\NCO_1MHz|temp7\(14) & ((\NCO_1MHz|temp8[13]~43\) # (GND)))
-- \NCO_1MHz|temp8[14]~45\ = CARRY((!\NCO_1MHz|temp8[13]~43\) # (!\NCO_1MHz|temp7\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(14),
	datad => VCC,
	cin => \NCO_1MHz|temp8[13]~43\,
	combout => \NCO_1MHz|temp8[14]~44_combout\,
	cout => \NCO_1MHz|temp8[14]~45\);

-- Location: LCCOMB_X20_Y15_N10
\NCO_1MHz|temp8[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp8[15]~46_combout\ = (\NCO_1MHz|temp7\(15) & (\NCO_1MHz|temp8[14]~45\ $ (GND))) # (!\NCO_1MHz|temp7\(15) & (!\NCO_1MHz|temp8[14]~45\ & VCC))
-- \NCO_1MHz|temp8[15]~47\ = CARRY((\NCO_1MHz|temp7\(15) & !\NCO_1MHz|temp8[14]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp7\(15),
	datad => VCC,
	cin => \NCO_1MHz|temp8[14]~45\,
	combout => \NCO_1MHz|temp8[15]~46_combout\,
	cout => \NCO_1MHz|temp8[15]~47\);

-- Location: LCCOMB_X20_Y15_N12
\NCO_1MHz|temp8[16]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp8[16]~48_combout\ = (\NCO_1MHz|temp7\(16) & (!\NCO_1MHz|temp8[15]~47\)) # (!\NCO_1MHz|temp7\(16) & ((\NCO_1MHz|temp8[15]~47\) # (GND)))
-- \NCO_1MHz|temp8[16]~49\ = CARRY((!\NCO_1MHz|temp8[15]~47\) # (!\NCO_1MHz|temp7\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp7\(16),
	datad => VCC,
	cin => \NCO_1MHz|temp8[15]~47\,
	combout => \NCO_1MHz|temp8[16]~48_combout\,
	cout => \NCO_1MHz|temp8[16]~49\);

-- Location: LCCOMB_X20_Y15_N14
\NCO_1MHz|temp8[17]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp8[17]~50_combout\ = (\NCO_1MHz|temp7\(17) & (\NCO_1MHz|temp8[16]~49\ $ (GND))) # (!\NCO_1MHz|temp7\(17) & (!\NCO_1MHz|temp8[16]~49\ & VCC))
-- \NCO_1MHz|temp8[17]~51\ = CARRY((\NCO_1MHz|temp7\(17) & !\NCO_1MHz|temp8[16]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(17),
	datad => VCC,
	cin => \NCO_1MHz|temp8[16]~49\,
	combout => \NCO_1MHz|temp8[17]~50_combout\,
	cout => \NCO_1MHz|temp8[17]~51\);

-- Location: LCCOMB_X21_Y16_N16
\NCO_1MHz|Add57~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add57~1_cout\ = CARRY(\NCO_1MHz|temp7\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(2),
	datad => VCC,
	cout => \NCO_1MHz|Add57~1_cout\);

-- Location: LCCOMB_X21_Y16_N18
\NCO_1MHz|Add57~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add57~2_combout\ = (\NCO_1MHz|temp7\(3) & (\NCO_1MHz|Add57~1_cout\ & VCC)) # (!\NCO_1MHz|temp7\(3) & (!\NCO_1MHz|Add57~1_cout\))
-- \NCO_1MHz|Add57~3\ = CARRY((!\NCO_1MHz|temp7\(3) & !\NCO_1MHz|Add57~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(3),
	datad => VCC,
	cin => \NCO_1MHz|Add57~1_cout\,
	combout => \NCO_1MHz|Add57~2_combout\,
	cout => \NCO_1MHz|Add57~3\);

-- Location: LCCOMB_X21_Y16_N20
\NCO_1MHz|Add57~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add57~4_combout\ = (\NCO_1MHz|temp7\(4) & ((GND) # (!\NCO_1MHz|Add57~3\))) # (!\NCO_1MHz|temp7\(4) & (\NCO_1MHz|Add57~3\ $ (GND)))
-- \NCO_1MHz|Add57~5\ = CARRY((\NCO_1MHz|temp7\(4)) # (!\NCO_1MHz|Add57~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp7\(4),
	datad => VCC,
	cin => \NCO_1MHz|Add57~3\,
	combout => \NCO_1MHz|Add57~4_combout\,
	cout => \NCO_1MHz|Add57~5\);

-- Location: LCCOMB_X21_Y16_N22
\NCO_1MHz|Add57~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add57~6_combout\ = (\NCO_1MHz|temp7\(5) & (\NCO_1MHz|Add57~5\ & VCC)) # (!\NCO_1MHz|temp7\(5) & (!\NCO_1MHz|Add57~5\))
-- \NCO_1MHz|Add57~7\ = CARRY((!\NCO_1MHz|temp7\(5) & !\NCO_1MHz|Add57~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp7\(5),
	datad => VCC,
	cin => \NCO_1MHz|Add57~5\,
	combout => \NCO_1MHz|Add57~6_combout\,
	cout => \NCO_1MHz|Add57~7\);

-- Location: LCCOMB_X21_Y16_N24
\NCO_1MHz|Add57~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add57~8_combout\ = (\NCO_1MHz|temp7\(6) & (\NCO_1MHz|Add57~7\ $ (GND))) # (!\NCO_1MHz|temp7\(6) & (!\NCO_1MHz|Add57~7\ & VCC))
-- \NCO_1MHz|Add57~9\ = CARRY((\NCO_1MHz|temp7\(6) & !\NCO_1MHz|Add57~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp7\(6),
	datad => VCC,
	cin => \NCO_1MHz|Add57~7\,
	combout => \NCO_1MHz|Add57~8_combout\,
	cout => \NCO_1MHz|Add57~9\);

-- Location: LCCOMB_X21_Y16_N26
\NCO_1MHz|Add57~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add57~10_combout\ = (\NCO_1MHz|temp7\(7) & (\NCO_1MHz|Add57~9\ & VCC)) # (!\NCO_1MHz|temp7\(7) & (!\NCO_1MHz|Add57~9\))
-- \NCO_1MHz|Add57~11\ = CARRY((!\NCO_1MHz|temp7\(7) & !\NCO_1MHz|Add57~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(7),
	datad => VCC,
	cin => \NCO_1MHz|Add57~9\,
	combout => \NCO_1MHz|Add57~10_combout\,
	cout => \NCO_1MHz|Add57~11\);

-- Location: LCCOMB_X21_Y16_N28
\NCO_1MHz|Add57~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add57~12_combout\ = (\NCO_1MHz|temp7\(8) & (\NCO_1MHz|Add57~11\ $ (GND))) # (!\NCO_1MHz|temp7\(8) & (!\NCO_1MHz|Add57~11\ & VCC))
-- \NCO_1MHz|Add57~13\ = CARRY((\NCO_1MHz|temp7\(8) & !\NCO_1MHz|Add57~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp7\(8),
	datad => VCC,
	cin => \NCO_1MHz|Add57~11\,
	combout => \NCO_1MHz|Add57~12_combout\,
	cout => \NCO_1MHz|Add57~13\);

-- Location: LCCOMB_X21_Y16_N30
\NCO_1MHz|Add57~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add57~14_combout\ = (\NCO_1MHz|temp7\(9) & (\NCO_1MHz|Add57~13\ & VCC)) # (!\NCO_1MHz|temp7\(9) & (!\NCO_1MHz|Add57~13\))
-- \NCO_1MHz|Add57~15\ = CARRY((!\NCO_1MHz|temp7\(9) & !\NCO_1MHz|Add57~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp7\(9),
	datad => VCC,
	cin => \NCO_1MHz|Add57~13\,
	combout => \NCO_1MHz|Add57~14_combout\,
	cout => \NCO_1MHz|Add57~15\);

-- Location: LCCOMB_X21_Y15_N0
\NCO_1MHz|Add57~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add57~16_combout\ = (\NCO_1MHz|temp7\(10) & ((GND) # (!\NCO_1MHz|Add57~15\))) # (!\NCO_1MHz|temp7\(10) & (\NCO_1MHz|Add57~15\ $ (GND)))
-- \NCO_1MHz|Add57~17\ = CARRY((\NCO_1MHz|temp7\(10)) # (!\NCO_1MHz|Add57~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(10),
	datad => VCC,
	cin => \NCO_1MHz|Add57~15\,
	combout => \NCO_1MHz|Add57~16_combout\,
	cout => \NCO_1MHz|Add57~17\);

-- Location: LCCOMB_X21_Y15_N2
\NCO_1MHz|Add57~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add57~18_combout\ = (\NCO_1MHz|temp7\(11) & (\NCO_1MHz|Add57~17\ & VCC)) # (!\NCO_1MHz|temp7\(11) & (!\NCO_1MHz|Add57~17\))
-- \NCO_1MHz|Add57~19\ = CARRY((!\NCO_1MHz|temp7\(11) & !\NCO_1MHz|Add57~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp7\(11),
	datad => VCC,
	cin => \NCO_1MHz|Add57~17\,
	combout => \NCO_1MHz|Add57~18_combout\,
	cout => \NCO_1MHz|Add57~19\);

-- Location: LCCOMB_X21_Y15_N4
\NCO_1MHz|Add57~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add57~20_combout\ = (\NCO_1MHz|temp7\(12) & ((GND) # (!\NCO_1MHz|Add57~19\))) # (!\NCO_1MHz|temp7\(12) & (\NCO_1MHz|Add57~19\ $ (GND)))
-- \NCO_1MHz|Add57~21\ = CARRY((\NCO_1MHz|temp7\(12)) # (!\NCO_1MHz|Add57~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(12),
	datad => VCC,
	cin => \NCO_1MHz|Add57~19\,
	combout => \NCO_1MHz|Add57~20_combout\,
	cout => \NCO_1MHz|Add57~21\);

-- Location: LCCOMB_X21_Y15_N6
\NCO_1MHz|Add57~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add57~22_combout\ = (\NCO_1MHz|temp7\(13) & (\NCO_1MHz|Add57~21\ & VCC)) # (!\NCO_1MHz|temp7\(13) & (!\NCO_1MHz|Add57~21\))
-- \NCO_1MHz|Add57~23\ = CARRY((!\NCO_1MHz|temp7\(13) & !\NCO_1MHz|Add57~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp7\(13),
	datad => VCC,
	cin => \NCO_1MHz|Add57~21\,
	combout => \NCO_1MHz|Add57~22_combout\,
	cout => \NCO_1MHz|Add57~23\);

-- Location: LCCOMB_X21_Y15_N8
\NCO_1MHz|Add57~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add57~24_combout\ = (\NCO_1MHz|temp7\(14) & ((GND) # (!\NCO_1MHz|Add57~23\))) # (!\NCO_1MHz|temp7\(14) & (\NCO_1MHz|Add57~23\ $ (GND)))
-- \NCO_1MHz|Add57~25\ = CARRY((\NCO_1MHz|temp7\(14)) # (!\NCO_1MHz|Add57~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(14),
	datad => VCC,
	cin => \NCO_1MHz|Add57~23\,
	combout => \NCO_1MHz|Add57~24_combout\,
	cout => \NCO_1MHz|Add57~25\);

-- Location: LCCOMB_X21_Y15_N10
\NCO_1MHz|Add57~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add57~26_combout\ = (\NCO_1MHz|temp7\(15) & (\NCO_1MHz|Add57~25\ & VCC)) # (!\NCO_1MHz|temp7\(15) & (!\NCO_1MHz|Add57~25\))
-- \NCO_1MHz|Add57~27\ = CARRY((!\NCO_1MHz|temp7\(15) & !\NCO_1MHz|Add57~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(15),
	datad => VCC,
	cin => \NCO_1MHz|Add57~25\,
	combout => \NCO_1MHz|Add57~26_combout\,
	cout => \NCO_1MHz|Add57~27\);

-- Location: LCCOMB_X21_Y15_N12
\NCO_1MHz|Add57~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add57~28_combout\ = (\NCO_1MHz|temp7\(16) & ((GND) # (!\NCO_1MHz|Add57~27\))) # (!\NCO_1MHz|temp7\(16) & (\NCO_1MHz|Add57~27\ $ (GND)))
-- \NCO_1MHz|Add57~29\ = CARRY((\NCO_1MHz|temp7\(16)) # (!\NCO_1MHz|Add57~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(16),
	datad => VCC,
	cin => \NCO_1MHz|Add57~27\,
	combout => \NCO_1MHz|Add57~28_combout\,
	cout => \NCO_1MHz|Add57~29\);

-- Location: LCCOMB_X21_Y15_N14
\NCO_1MHz|Add57~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add57~30_combout\ = (\NCO_1MHz|temp7\(17) & (\NCO_1MHz|Add57~29\ & VCC)) # (!\NCO_1MHz|temp7\(17) & (!\NCO_1MHz|Add57~29\))
-- \NCO_1MHz|Add57~31\ = CARRY((!\NCO_1MHz|temp7\(17) & !\NCO_1MHz|Add57~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp7\(17),
	datad => VCC,
	cin => \NCO_1MHz|Add57~29\,
	combout => \NCO_1MHz|Add57~30_combout\,
	cout => \NCO_1MHz|Add57~31\);

-- Location: LCCOMB_X18_Y15_N16
\NCO_1MHz|temp7[18]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp7[18]~52_combout\ = \NCO_1MHz|temp6\(18) $ (\NCO_1MHz|temp7[17]~51\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(18),
	cin => \NCO_1MHz|temp7[17]~51\,
	combout => \NCO_1MHz|temp7[18]~52_combout\);

-- Location: LCCOMB_X17_Y15_N16
\NCO_1MHz|Add49~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add49~32_combout\ = \NCO_1MHz|temp6\(18) $ (\NCO_1MHz|Add49~31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(18),
	cin => \NCO_1MHz|Add49~31\,
	combout => \NCO_1MHz|Add49~32_combout\);

-- Location: FF_X18_Y15_N17
\NCO_1MHz|temp7[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp7[18]~52_combout\,
	asdata => \NCO_1MHz|Add49~32_combout\,
	sload => \NCO_1MHz|judge7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp7\(18));

-- Location: FF_X19_Y15_N15
\NCO_1MHz|phase7[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase6\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase7\(15));

-- Location: FF_X19_Y15_N13
\NCO_1MHz|phase7[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase6\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase7\(14));

-- Location: FF_X19_Y15_N23
\NCO_1MHz|phase7[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase6\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase7\(13));

-- Location: FF_X19_Y15_N9
\NCO_1MHz|phase7[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase6\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase7\(12));

-- Location: LCCOMB_X19_Y15_N24
\NCO_1MHz|phase7[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase7[11]~feeder_combout\ = \NCO_1MHz|phase6\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase6\(11),
	combout => \NCO_1MHz|phase7[11]~feeder_combout\);

-- Location: FF_X19_Y15_N25
\NCO_1MHz|phase7[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase7[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase7\(11));

-- Location: LCCOMB_X19_Y15_N18
\NCO_1MHz|phase7[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase7[10]~feeder_combout\ = \NCO_1MHz|phase6\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NCO_1MHz|phase6\(10),
	combout => \NCO_1MHz|phase7[10]~feeder_combout\);

-- Location: FF_X19_Y15_N19
\NCO_1MHz|phase7[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase7[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase7\(10));

-- Location: LCCOMB_X19_Y15_N28
\NCO_1MHz|phase7[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase7[9]~feeder_combout\ = \NCO_1MHz|phase6\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase6\(9),
	combout => \NCO_1MHz|phase7[9]~feeder_combout\);

-- Location: FF_X19_Y15_N29
\NCO_1MHz|phase7[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase7[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase7\(9));

-- Location: LCCOMB_X19_Y15_N30
\NCO_1MHz|phase7[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase7[8]~feeder_combout\ = \NCO_1MHz|phase6\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase6\(8),
	combout => \NCO_1MHz|phase7[8]~feeder_combout\);

-- Location: FF_X19_Y15_N31
\NCO_1MHz|phase7[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase7[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase7\(8));

-- Location: FF_X19_Y16_N31
\NCO_1MHz|phase7[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase6\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase7\(7));

-- Location: FF_X19_Y16_N29
\NCO_1MHz|phase7[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase6\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase7\(6));

-- Location: FF_X19_Y16_N27
\NCO_1MHz|phase7[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase6\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase7\(5));

-- Location: FF_X19_Y16_N25
\NCO_1MHz|phase7[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase6\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase7\(4));

-- Location: FF_X19_Y16_N11
\NCO_1MHz|phase7[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase6\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase7\(3));

-- Location: FF_X19_Y16_N21
\NCO_1MHz|phase7[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase6\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase7\(2));

-- Location: LCCOMB_X19_Y16_N12
\NCO_1MHz|phase7[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase7[1]~feeder_combout\ = \NCO_1MHz|phase6\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase6\(1),
	combout => \NCO_1MHz|phase7[1]~feeder_combout\);

-- Location: FF_X19_Y16_N13
\NCO_1MHz|phase7[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase7[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase7\(1));

-- Location: FF_X12_Y15_N19
\NCO_1MHz|phase6[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase5\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase6\(0));

-- Location: LCCOMB_X19_Y16_N6
\NCO_1MHz|phase7[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase7[0]~feeder_combout\ = \NCO_1MHz|phase6\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase6\(0),
	combout => \NCO_1MHz|phase7[0]~feeder_combout\);

-- Location: FF_X19_Y16_N7
\NCO_1MHz|phase7[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase7[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase7\(0));

-- Location: LCCOMB_X19_Y16_N16
\NCO_1MHz|LessThan15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan15~1_cout\ = CARRY(\NCO_1MHz|phase7\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase7\(0),
	datad => VCC,
	cout => \NCO_1MHz|LessThan15~1_cout\);

-- Location: LCCOMB_X19_Y16_N18
\NCO_1MHz|LessThan15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan15~3_cout\ = CARRY((\NCO_1MHz|phase7\(1) & (\NCO_1MHz|temp7\(1) & !\NCO_1MHz|LessThan15~1_cout\)) # (!\NCO_1MHz|phase7\(1) & ((\NCO_1MHz|temp7\(1)) # (!\NCO_1MHz|LessThan15~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase7\(1),
	datab => \NCO_1MHz|temp7\(1),
	datad => VCC,
	cin => \NCO_1MHz|LessThan15~1_cout\,
	cout => \NCO_1MHz|LessThan15~3_cout\);

-- Location: LCCOMB_X19_Y16_N20
\NCO_1MHz|LessThan15~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan15~5_cout\ = CARRY((\NCO_1MHz|temp7\(2) & (\NCO_1MHz|phase7\(2) & !\NCO_1MHz|LessThan15~3_cout\)) # (!\NCO_1MHz|temp7\(2) & ((\NCO_1MHz|phase7\(2)) # (!\NCO_1MHz|LessThan15~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(2),
	datab => \NCO_1MHz|phase7\(2),
	datad => VCC,
	cin => \NCO_1MHz|LessThan15~3_cout\,
	cout => \NCO_1MHz|LessThan15~5_cout\);

-- Location: LCCOMB_X19_Y16_N22
\NCO_1MHz|LessThan15~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan15~7_cout\ = CARRY((\NCO_1MHz|phase7\(3) & (\NCO_1MHz|temp7\(3) & !\NCO_1MHz|LessThan15~5_cout\)) # (!\NCO_1MHz|phase7\(3) & ((\NCO_1MHz|temp7\(3)) # (!\NCO_1MHz|LessThan15~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase7\(3),
	datab => \NCO_1MHz|temp7\(3),
	datad => VCC,
	cin => \NCO_1MHz|LessThan15~5_cout\,
	cout => \NCO_1MHz|LessThan15~7_cout\);

-- Location: LCCOMB_X19_Y16_N24
\NCO_1MHz|LessThan15~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan15~9_cout\ = CARRY((\NCO_1MHz|temp7\(4) & (\NCO_1MHz|phase7\(4) & !\NCO_1MHz|LessThan15~7_cout\)) # (!\NCO_1MHz|temp7\(4) & ((\NCO_1MHz|phase7\(4)) # (!\NCO_1MHz|LessThan15~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(4),
	datab => \NCO_1MHz|phase7\(4),
	datad => VCC,
	cin => \NCO_1MHz|LessThan15~7_cout\,
	cout => \NCO_1MHz|LessThan15~9_cout\);

-- Location: LCCOMB_X19_Y16_N26
\NCO_1MHz|LessThan15~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan15~11_cout\ = CARRY((\NCO_1MHz|phase7\(5) & (\NCO_1MHz|temp7\(5) & !\NCO_1MHz|LessThan15~9_cout\)) # (!\NCO_1MHz|phase7\(5) & ((\NCO_1MHz|temp7\(5)) # (!\NCO_1MHz|LessThan15~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase7\(5),
	datab => \NCO_1MHz|temp7\(5),
	datad => VCC,
	cin => \NCO_1MHz|LessThan15~9_cout\,
	cout => \NCO_1MHz|LessThan15~11_cout\);

-- Location: LCCOMB_X19_Y16_N28
\NCO_1MHz|LessThan15~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan15~13_cout\ = CARRY((\NCO_1MHz|phase7\(6) & ((!\NCO_1MHz|LessThan15~11_cout\) # (!\NCO_1MHz|temp7\(6)))) # (!\NCO_1MHz|phase7\(6) & (!\NCO_1MHz|temp7\(6) & !\NCO_1MHz|LessThan15~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase7\(6),
	datab => \NCO_1MHz|temp7\(6),
	datad => VCC,
	cin => \NCO_1MHz|LessThan15~11_cout\,
	cout => \NCO_1MHz|LessThan15~13_cout\);

-- Location: LCCOMB_X19_Y16_N30
\NCO_1MHz|LessThan15~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan15~15_cout\ = CARRY((\NCO_1MHz|phase7\(7) & (\NCO_1MHz|temp7\(7) & !\NCO_1MHz|LessThan15~13_cout\)) # (!\NCO_1MHz|phase7\(7) & ((\NCO_1MHz|temp7\(7)) # (!\NCO_1MHz|LessThan15~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase7\(7),
	datab => \NCO_1MHz|temp7\(7),
	datad => VCC,
	cin => \NCO_1MHz|LessThan15~13_cout\,
	cout => \NCO_1MHz|LessThan15~15_cout\);

-- Location: LCCOMB_X19_Y15_N0
\NCO_1MHz|LessThan15~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan15~17_cout\ = CARRY((\NCO_1MHz|phase7\(8) & ((!\NCO_1MHz|LessThan15~15_cout\) # (!\NCO_1MHz|temp7\(8)))) # (!\NCO_1MHz|phase7\(8) & (!\NCO_1MHz|temp7\(8) & !\NCO_1MHz|LessThan15~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase7\(8),
	datab => \NCO_1MHz|temp7\(8),
	datad => VCC,
	cin => \NCO_1MHz|LessThan15~15_cout\,
	cout => \NCO_1MHz|LessThan15~17_cout\);

-- Location: LCCOMB_X19_Y15_N2
\NCO_1MHz|LessThan15~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan15~19_cout\ = CARRY((\NCO_1MHz|temp7\(9) & ((!\NCO_1MHz|LessThan15~17_cout\) # (!\NCO_1MHz|phase7\(9)))) # (!\NCO_1MHz|temp7\(9) & (!\NCO_1MHz|phase7\(9) & !\NCO_1MHz|LessThan15~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(9),
	datab => \NCO_1MHz|phase7\(9),
	datad => VCC,
	cin => \NCO_1MHz|LessThan15~17_cout\,
	cout => \NCO_1MHz|LessThan15~19_cout\);

-- Location: LCCOMB_X19_Y15_N4
\NCO_1MHz|LessThan15~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan15~21_cout\ = CARRY((\NCO_1MHz|temp7\(10) & (\NCO_1MHz|phase7\(10) & !\NCO_1MHz|LessThan15~19_cout\)) # (!\NCO_1MHz|temp7\(10) & ((\NCO_1MHz|phase7\(10)) # (!\NCO_1MHz|LessThan15~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(10),
	datab => \NCO_1MHz|phase7\(10),
	datad => VCC,
	cin => \NCO_1MHz|LessThan15~19_cout\,
	cout => \NCO_1MHz|LessThan15~21_cout\);

-- Location: LCCOMB_X19_Y15_N6
\NCO_1MHz|LessThan15~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan15~23_cout\ = CARRY((\NCO_1MHz|temp7\(11) & ((!\NCO_1MHz|LessThan15~21_cout\) # (!\NCO_1MHz|phase7\(11)))) # (!\NCO_1MHz|temp7\(11) & (!\NCO_1MHz|phase7\(11) & !\NCO_1MHz|LessThan15~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(11),
	datab => \NCO_1MHz|phase7\(11),
	datad => VCC,
	cin => \NCO_1MHz|LessThan15~21_cout\,
	cout => \NCO_1MHz|LessThan15~23_cout\);

-- Location: LCCOMB_X19_Y15_N8
\NCO_1MHz|LessThan15~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan15~25_cout\ = CARRY((\NCO_1MHz|phase7\(12) & ((!\NCO_1MHz|LessThan15~23_cout\) # (!\NCO_1MHz|temp7\(12)))) # (!\NCO_1MHz|phase7\(12) & (!\NCO_1MHz|temp7\(12) & !\NCO_1MHz|LessThan15~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase7\(12),
	datab => \NCO_1MHz|temp7\(12),
	datad => VCC,
	cin => \NCO_1MHz|LessThan15~23_cout\,
	cout => \NCO_1MHz|LessThan15~25_cout\);

-- Location: LCCOMB_X19_Y15_N10
\NCO_1MHz|LessThan15~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan15~27_cout\ = CARRY((\NCO_1MHz|phase7\(13) & (\NCO_1MHz|temp7\(13) & !\NCO_1MHz|LessThan15~25_cout\)) # (!\NCO_1MHz|phase7\(13) & ((\NCO_1MHz|temp7\(13)) # (!\NCO_1MHz|LessThan15~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase7\(13),
	datab => \NCO_1MHz|temp7\(13),
	datad => VCC,
	cin => \NCO_1MHz|LessThan15~25_cout\,
	cout => \NCO_1MHz|LessThan15~27_cout\);

-- Location: LCCOMB_X19_Y15_N12
\NCO_1MHz|LessThan15~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan15~29_cout\ = CARRY((\NCO_1MHz|phase7\(14) & ((!\NCO_1MHz|LessThan15~27_cout\) # (!\NCO_1MHz|temp7\(14)))) # (!\NCO_1MHz|phase7\(14) & (!\NCO_1MHz|temp7\(14) & !\NCO_1MHz|LessThan15~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase7\(14),
	datab => \NCO_1MHz|temp7\(14),
	datad => VCC,
	cin => \NCO_1MHz|LessThan15~27_cout\,
	cout => \NCO_1MHz|LessThan15~29_cout\);

-- Location: LCCOMB_X19_Y15_N14
\NCO_1MHz|LessThan15~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan15~31_cout\ = CARRY((\NCO_1MHz|temp7\(15) & ((!\NCO_1MHz|LessThan15~29_cout\) # (!\NCO_1MHz|phase7\(15)))) # (!\NCO_1MHz|temp7\(15) & (!\NCO_1MHz|phase7\(15) & !\NCO_1MHz|LessThan15~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(15),
	datab => \NCO_1MHz|phase7\(15),
	datad => VCC,
	cin => \NCO_1MHz|LessThan15~29_cout\,
	cout => \NCO_1MHz|LessThan15~31_cout\);

-- Location: LCCOMB_X19_Y15_N16
\NCO_1MHz|LessThan15~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan15~32_combout\ = (\NCO_1MHz|temp7\(16) & ((\NCO_1MHz|LessThan15~31_cout\) # (!\NCO_1MHz|phase7\(16)))) # (!\NCO_1MHz|temp7\(16) & (\NCO_1MHz|LessThan15~31_cout\ & !\NCO_1MHz|phase7\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(16),
	datad => \NCO_1MHz|phase7\(16),
	cin => \NCO_1MHz|LessThan15~31_cout\,
	combout => \NCO_1MHz|LessThan15~32_combout\);

-- Location: LCCOMB_X20_Y15_N28
\NCO_1MHz|judge8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|judge8~0_combout\ = (!\NCO_1MHz|temp7\(18) & ((\NCO_1MHz|LessThan15~32_combout\) # (\NCO_1MHz|temp7\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(18),
	datac => \NCO_1MHz|LessThan15~32_combout\,
	datad => \NCO_1MHz|temp7\(17),
	combout => \NCO_1MHz|judge8~0_combout\);

-- Location: FF_X20_Y15_N15
\NCO_1MHz|temp8[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp8[17]~50_combout\,
	asdata => \NCO_1MHz|Add57~30_combout\,
	sload => \NCO_1MHz|judge8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp8\(17));

-- Location: FF_X20_Y15_N13
\NCO_1MHz|temp8[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp8[16]~48_combout\,
	asdata => \NCO_1MHz|Add57~28_combout\,
	sload => \NCO_1MHz|judge8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp8\(16));

-- Location: FF_X20_Y15_N11
\NCO_1MHz|temp8[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp8[15]~46_combout\,
	asdata => \NCO_1MHz|Add57~26_combout\,
	sload => \NCO_1MHz|judge8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp8\(15));

-- Location: FF_X20_Y14_N29
\NCO_1MHz|phase8[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase7\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase8\(15));

-- Location: FF_X20_Y15_N9
\NCO_1MHz|temp8[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp8[14]~44_combout\,
	asdata => \NCO_1MHz|Add57~24_combout\,
	sload => \NCO_1MHz|judge8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp8\(14));

-- Location: FF_X20_Y14_N19
\NCO_1MHz|phase8[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase7\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase8\(14));

-- Location: FF_X19_Y15_N27
\NCO_1MHz|phase8[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase7\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase8\(13));

-- Location: FF_X20_Y15_N7
\NCO_1MHz|temp8[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp8[13]~42_combout\,
	asdata => \NCO_1MHz|Add57~22_combout\,
	sload => \NCO_1MHz|judge8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp8\(13));

-- Location: FF_X20_Y14_N13
\NCO_1MHz|phase8[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase7\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase8\(12));

-- Location: FF_X20_Y15_N5
\NCO_1MHz|temp8[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp8[12]~40_combout\,
	asdata => \NCO_1MHz|Add57~20_combout\,
	sload => \NCO_1MHz|judge8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp8\(12));

-- Location: FF_X19_Y14_N1
\NCO_1MHz|phase8[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase7\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase8\(11));

-- Location: FF_X20_Y15_N3
\NCO_1MHz|temp8[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp8[11]~38_combout\,
	asdata => \NCO_1MHz|Add57~18_combout\,
	sload => \NCO_1MHz|judge8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp8\(11));

-- Location: LCCOMB_X20_Y15_N18
\NCO_1MHz|phase8[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase8[10]~feeder_combout\ = \NCO_1MHz|phase7\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase7\(10),
	combout => \NCO_1MHz|phase8[10]~feeder_combout\);

-- Location: FF_X20_Y15_N19
\NCO_1MHz|phase8[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase8[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase8\(10));

-- Location: FF_X20_Y15_N1
\NCO_1MHz|temp8[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp8[10]~36_combout\,
	asdata => \NCO_1MHz|Add57~16_combout\,
	sload => \NCO_1MHz|judge8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp8\(10));

-- Location: FF_X20_Y16_N31
\NCO_1MHz|temp8[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp8[9]~34_combout\,
	asdata => \NCO_1MHz|Add57~14_combout\,
	sload => \NCO_1MHz|judge8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp8\(9));

-- Location: LCCOMB_X19_Y15_N20
\NCO_1MHz|phase8[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase8[9]~feeder_combout\ = \NCO_1MHz|phase7\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase7\(9),
	combout => \NCO_1MHz|phase8[9]~feeder_combout\);

-- Location: FF_X19_Y15_N21
\NCO_1MHz|phase8[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase8[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase8\(9));

-- Location: FF_X20_Y16_N29
\NCO_1MHz|temp8[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp8[8]~32_combout\,
	asdata => \NCO_1MHz|Add57~12_combout\,
	sload => \NCO_1MHz|judge8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp8\(8));

-- Location: FF_X20_Y14_N3
\NCO_1MHz|phase8[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase7\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase8\(8));

-- Location: FF_X20_Y16_N27
\NCO_1MHz|temp8[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp8[7]~30_combout\,
	asdata => \NCO_1MHz|Add57~10_combout\,
	sload => \NCO_1MHz|judge8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp8\(7));

-- Location: FF_X19_Y16_N1
\NCO_1MHz|phase8[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase7\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase8\(7));

-- Location: FF_X20_Y14_N23
\NCO_1MHz|phase8[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase7\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase8\(6));

-- Location: FF_X20_Y16_N25
\NCO_1MHz|temp8[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp8[6]~28_combout\,
	asdata => \NCO_1MHz|Add57~8_combout\,
	sload => \NCO_1MHz|judge8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp8\(6));

-- Location: FF_X19_Y16_N3
\NCO_1MHz|phase8[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase7\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase8\(5));

-- Location: FF_X20_Y16_N23
\NCO_1MHz|temp8[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp8[5]~26_combout\,
	asdata => \NCO_1MHz|Add57~6_combout\,
	sload => \NCO_1MHz|judge8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp8\(5));

-- Location: FF_X20_Y16_N21
\NCO_1MHz|temp8[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp8[4]~24_combout\,
	asdata => \NCO_1MHz|Add57~4_combout\,
	sload => \NCO_1MHz|judge8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp8\(4));

-- Location: LCCOMB_X19_Y16_N4
\NCO_1MHz|phase8[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase8[4]~feeder_combout\ = \NCO_1MHz|phase7\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase7\(4),
	combout => \NCO_1MHz|phase8[4]~feeder_combout\);

-- Location: FF_X19_Y16_N5
\NCO_1MHz|phase8[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase8[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase8\(4));

-- Location: LCCOMB_X19_Y16_N14
\NCO_1MHz|phase8[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase8[3]~feeder_combout\ = \NCO_1MHz|phase7\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase7\(3),
	combout => \NCO_1MHz|phase8[3]~feeder_combout\);

-- Location: FF_X19_Y16_N15
\NCO_1MHz|phase8[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase8[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase8\(3));

-- Location: FF_X20_Y16_N19
\NCO_1MHz|temp8[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp8[3]~22_combout\,
	asdata => \NCO_1MHz|Add57~2_combout\,
	sload => \NCO_1MHz|judge8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp8\(3));

-- Location: LCCOMB_X19_Y16_N8
\NCO_1MHz|phase8[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase8[2]~feeder_combout\ = \NCO_1MHz|phase7\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase7\(2),
	combout => \NCO_1MHz|phase8[2]~feeder_combout\);

-- Location: FF_X19_Y16_N9
\NCO_1MHz|phase8[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase8[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase8\(2));

-- Location: LCCOMB_X20_Y16_N8
\NCO_1MHz|temp7[2]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp7[2]~_wirecell_combout\ = !\NCO_1MHz|temp7\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NCO_1MHz|temp7\(2),
	combout => \NCO_1MHz|temp7[2]~_wirecell_combout\);

-- Location: FF_X20_Y16_N17
\NCO_1MHz|temp8[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp8[2]~20_combout\,
	asdata => \NCO_1MHz|temp7[2]~_wirecell_combout\,
	sload => \NCO_1MHz|judge8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp8\(2));

-- Location: FF_X20_Y16_N15
\NCO_1MHz|temp8[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp8[1]~18_combout\,
	asdata => \NCO_1MHz|temp7\(1),
	sload => \NCO_1MHz|judge8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp8\(1));

-- Location: FF_X20_Y14_N1
\NCO_1MHz|phase8[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase7\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase8\(1));

-- Location: LCCOMB_X20_Y14_N0
\NCO_1MHz|LessThan17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan17~1_cout\ = CARRY((\NCO_1MHz|temp8\(1) & !\NCO_1MHz|phase8\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp8\(1),
	datab => \NCO_1MHz|phase8\(1),
	datad => VCC,
	cout => \NCO_1MHz|LessThan17~1_cout\);

-- Location: LCCOMB_X20_Y14_N2
\NCO_1MHz|LessThan17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan17~3_cout\ = CARRY((\NCO_1MHz|phase8\(2) & ((!\NCO_1MHz|LessThan17~1_cout\) # (!\NCO_1MHz|temp8\(2)))) # (!\NCO_1MHz|phase8\(2) & (!\NCO_1MHz|temp8\(2) & !\NCO_1MHz|LessThan17~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase8\(2),
	datab => \NCO_1MHz|temp8\(2),
	datad => VCC,
	cin => \NCO_1MHz|LessThan17~1_cout\,
	cout => \NCO_1MHz|LessThan17~3_cout\);

-- Location: LCCOMB_X20_Y14_N4
\NCO_1MHz|LessThan17~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan17~5_cout\ = CARRY((\NCO_1MHz|phase8\(3) & (\NCO_1MHz|temp8\(3) & !\NCO_1MHz|LessThan17~3_cout\)) # (!\NCO_1MHz|phase8\(3) & ((\NCO_1MHz|temp8\(3)) # (!\NCO_1MHz|LessThan17~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase8\(3),
	datab => \NCO_1MHz|temp8\(3),
	datad => VCC,
	cin => \NCO_1MHz|LessThan17~3_cout\,
	cout => \NCO_1MHz|LessThan17~5_cout\);

-- Location: LCCOMB_X20_Y14_N6
\NCO_1MHz|LessThan17~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan17~7_cout\ = CARRY((\NCO_1MHz|temp8\(4) & (\NCO_1MHz|phase8\(4) & !\NCO_1MHz|LessThan17~5_cout\)) # (!\NCO_1MHz|temp8\(4) & ((\NCO_1MHz|phase8\(4)) # (!\NCO_1MHz|LessThan17~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp8\(4),
	datab => \NCO_1MHz|phase8\(4),
	datad => VCC,
	cin => \NCO_1MHz|LessThan17~5_cout\,
	cout => \NCO_1MHz|LessThan17~7_cout\);

-- Location: LCCOMB_X20_Y14_N8
\NCO_1MHz|LessThan17~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan17~9_cout\ = CARRY((\NCO_1MHz|phase8\(5) & (\NCO_1MHz|temp8\(5) & !\NCO_1MHz|LessThan17~7_cout\)) # (!\NCO_1MHz|phase8\(5) & ((\NCO_1MHz|temp8\(5)) # (!\NCO_1MHz|LessThan17~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase8\(5),
	datab => \NCO_1MHz|temp8\(5),
	datad => VCC,
	cin => \NCO_1MHz|LessThan17~7_cout\,
	cout => \NCO_1MHz|LessThan17~9_cout\);

-- Location: LCCOMB_X20_Y14_N10
\NCO_1MHz|LessThan17~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan17~11_cout\ = CARRY((\NCO_1MHz|phase8\(6) & ((!\NCO_1MHz|LessThan17~9_cout\) # (!\NCO_1MHz|temp8\(6)))) # (!\NCO_1MHz|phase8\(6) & (!\NCO_1MHz|temp8\(6) & !\NCO_1MHz|LessThan17~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase8\(6),
	datab => \NCO_1MHz|temp8\(6),
	datad => VCC,
	cin => \NCO_1MHz|LessThan17~9_cout\,
	cout => \NCO_1MHz|LessThan17~11_cout\);

-- Location: LCCOMB_X20_Y14_N12
\NCO_1MHz|LessThan17~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan17~13_cout\ = CARRY((\NCO_1MHz|temp8\(7) & ((!\NCO_1MHz|LessThan17~11_cout\) # (!\NCO_1MHz|phase8\(7)))) # (!\NCO_1MHz|temp8\(7) & (!\NCO_1MHz|phase8\(7) & !\NCO_1MHz|LessThan17~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp8\(7),
	datab => \NCO_1MHz|phase8\(7),
	datad => VCC,
	cin => \NCO_1MHz|LessThan17~11_cout\,
	cout => \NCO_1MHz|LessThan17~13_cout\);

-- Location: LCCOMB_X20_Y14_N14
\NCO_1MHz|LessThan17~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan17~15_cout\ = CARRY((\NCO_1MHz|temp8\(8) & (\NCO_1MHz|phase8\(8) & !\NCO_1MHz|LessThan17~13_cout\)) # (!\NCO_1MHz|temp8\(8) & ((\NCO_1MHz|phase8\(8)) # (!\NCO_1MHz|LessThan17~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp8\(8),
	datab => \NCO_1MHz|phase8\(8),
	datad => VCC,
	cin => \NCO_1MHz|LessThan17~13_cout\,
	cout => \NCO_1MHz|LessThan17~15_cout\);

-- Location: LCCOMB_X20_Y14_N16
\NCO_1MHz|LessThan17~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan17~17_cout\ = CARRY((\NCO_1MHz|temp8\(9) & ((!\NCO_1MHz|LessThan17~15_cout\) # (!\NCO_1MHz|phase8\(9)))) # (!\NCO_1MHz|temp8\(9) & (!\NCO_1MHz|phase8\(9) & !\NCO_1MHz|LessThan17~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp8\(9),
	datab => \NCO_1MHz|phase8\(9),
	datad => VCC,
	cin => \NCO_1MHz|LessThan17~15_cout\,
	cout => \NCO_1MHz|LessThan17~17_cout\);

-- Location: LCCOMB_X20_Y14_N18
\NCO_1MHz|LessThan17~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan17~19_cout\ = CARRY((\NCO_1MHz|phase8\(10) & ((!\NCO_1MHz|LessThan17~17_cout\) # (!\NCO_1MHz|temp8\(10)))) # (!\NCO_1MHz|phase8\(10) & (!\NCO_1MHz|temp8\(10) & !\NCO_1MHz|LessThan17~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase8\(10),
	datab => \NCO_1MHz|temp8\(10),
	datad => VCC,
	cin => \NCO_1MHz|LessThan17~17_cout\,
	cout => \NCO_1MHz|LessThan17~19_cout\);

-- Location: LCCOMB_X20_Y14_N20
\NCO_1MHz|LessThan17~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan17~21_cout\ = CARRY((\NCO_1MHz|phase8\(11) & (\NCO_1MHz|temp8\(11) & !\NCO_1MHz|LessThan17~19_cout\)) # (!\NCO_1MHz|phase8\(11) & ((\NCO_1MHz|temp8\(11)) # (!\NCO_1MHz|LessThan17~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase8\(11),
	datab => \NCO_1MHz|temp8\(11),
	datad => VCC,
	cin => \NCO_1MHz|LessThan17~19_cout\,
	cout => \NCO_1MHz|LessThan17~21_cout\);

-- Location: LCCOMB_X20_Y14_N22
\NCO_1MHz|LessThan17~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan17~23_cout\ = CARRY((\NCO_1MHz|phase8\(12) & ((!\NCO_1MHz|LessThan17~21_cout\) # (!\NCO_1MHz|temp8\(12)))) # (!\NCO_1MHz|phase8\(12) & (!\NCO_1MHz|temp8\(12) & !\NCO_1MHz|LessThan17~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase8\(12),
	datab => \NCO_1MHz|temp8\(12),
	datad => VCC,
	cin => \NCO_1MHz|LessThan17~21_cout\,
	cout => \NCO_1MHz|LessThan17~23_cout\);

-- Location: LCCOMB_X20_Y14_N24
\NCO_1MHz|LessThan17~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan17~25_cout\ = CARRY((\NCO_1MHz|phase8\(13) & (\NCO_1MHz|temp8\(13) & !\NCO_1MHz|LessThan17~23_cout\)) # (!\NCO_1MHz|phase8\(13) & ((\NCO_1MHz|temp8\(13)) # (!\NCO_1MHz|LessThan17~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase8\(13),
	datab => \NCO_1MHz|temp8\(13),
	datad => VCC,
	cin => \NCO_1MHz|LessThan17~23_cout\,
	cout => \NCO_1MHz|LessThan17~25_cout\);

-- Location: LCCOMB_X20_Y14_N26
\NCO_1MHz|LessThan17~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan17~27_cout\ = CARRY((\NCO_1MHz|temp8\(14) & (\NCO_1MHz|phase8\(14) & !\NCO_1MHz|LessThan17~25_cout\)) # (!\NCO_1MHz|temp8\(14) & ((\NCO_1MHz|phase8\(14)) # (!\NCO_1MHz|LessThan17~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp8\(14),
	datab => \NCO_1MHz|phase8\(14),
	datad => VCC,
	cin => \NCO_1MHz|LessThan17~25_cout\,
	cout => \NCO_1MHz|LessThan17~27_cout\);

-- Location: LCCOMB_X20_Y14_N28
\NCO_1MHz|LessThan17~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan17~29_cout\ = CARRY((\NCO_1MHz|temp8\(15) & ((!\NCO_1MHz|LessThan17~27_cout\) # (!\NCO_1MHz|phase8\(15)))) # (!\NCO_1MHz|temp8\(15) & (!\NCO_1MHz|phase8\(15) & !\NCO_1MHz|LessThan17~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp8\(15),
	datab => \NCO_1MHz|phase8\(15),
	datad => VCC,
	cin => \NCO_1MHz|LessThan17~27_cout\,
	cout => \NCO_1MHz|LessThan17~29_cout\);

-- Location: LCCOMB_X20_Y14_N30
\NCO_1MHz|LessThan17~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan17~30_combout\ = (\NCO_1MHz|phase8\(16) & (\NCO_1MHz|LessThan17~29_cout\ & \NCO_1MHz|temp8\(16))) # (!\NCO_1MHz|phase8\(16) & ((\NCO_1MHz|LessThan17~29_cout\) # (\NCO_1MHz|temp8\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase8\(16),
	datad => \NCO_1MHz|temp8\(16),
	cin => \NCO_1MHz|LessThan17~29_cout\,
	combout => \NCO_1MHz|LessThan17~30_combout\);

-- Location: LCCOMB_X20_Y15_N16
\NCO_1MHz|temp8[18]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp8[18]~52_combout\ = \NCO_1MHz|temp7\(18) $ (\NCO_1MHz|temp8[17]~51\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(18),
	cin => \NCO_1MHz|temp8[17]~51\,
	combout => \NCO_1MHz|temp8[18]~52_combout\);

-- Location: LCCOMB_X21_Y15_N16
\NCO_1MHz|Add57~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add57~32_combout\ = \NCO_1MHz|Add57~31\ $ (\NCO_1MHz|temp7\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|temp7\(18),
	cin => \NCO_1MHz|Add57~31\,
	combout => \NCO_1MHz|Add57~32_combout\);

-- Location: FF_X20_Y15_N17
\NCO_1MHz|temp8[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp8[18]~52_combout\,
	asdata => \NCO_1MHz|Add57~32_combout\,
	sload => \NCO_1MHz|judge8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp8\(18));

-- Location: LCCOMB_X21_Y13_N18
\NCO_1MHz|judge9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|judge9~0_combout\ = (!\NCO_1MHz|temp8\(18) & ((\NCO_1MHz|temp8\(17)) # (\NCO_1MHz|LessThan17~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp8\(17),
	datab => \NCO_1MHz|LessThan17~30_combout\,
	datac => \NCO_1MHz|temp8\(18),
	combout => \NCO_1MHz|judge9~0_combout\);

-- Location: LCCOMB_X21_Y14_N14
\NCO_1MHz|temp9[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp9[1]~18_combout\ = \NCO_1MHz|temp8\(1) $ (VCC)
-- \NCO_1MHz|temp9[1]~19\ = CARRY(\NCO_1MHz|temp8\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp8\(1),
	datad => VCC,
	combout => \NCO_1MHz|temp9[1]~18_combout\,
	cout => \NCO_1MHz|temp9[1]~19\);

-- Location: LCCOMB_X21_Y14_N16
\NCO_1MHz|temp9[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp9[2]~20_combout\ = (\NCO_1MHz|judge9~0_combout\ & ((\NCO_1MHz|temp8\(2) & (\NCO_1MHz|temp9[1]~19\ & VCC)) # (!\NCO_1MHz|temp8\(2) & (!\NCO_1MHz|temp9[1]~19\)))) # (!\NCO_1MHz|judge9~0_combout\ & ((\NCO_1MHz|temp8\(2) & 
-- (!\NCO_1MHz|temp9[1]~19\)) # (!\NCO_1MHz|temp8\(2) & ((\NCO_1MHz|temp9[1]~19\) # (GND)))))
-- \NCO_1MHz|temp9[2]~21\ = CARRY((\NCO_1MHz|judge9~0_combout\ & (!\NCO_1MHz|temp8\(2) & !\NCO_1MHz|temp9[1]~19\)) # (!\NCO_1MHz|judge9~0_combout\ & ((!\NCO_1MHz|temp9[1]~19\) # (!\NCO_1MHz|temp8\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge9~0_combout\,
	datab => \NCO_1MHz|temp8\(2),
	datad => VCC,
	cin => \NCO_1MHz|temp9[1]~19\,
	combout => \NCO_1MHz|temp9[2]~20_combout\,
	cout => \NCO_1MHz|temp9[2]~21\);

-- Location: LCCOMB_X21_Y14_N18
\NCO_1MHz|temp9[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp9[3]~22_combout\ = ((\NCO_1MHz|temp8\(3) $ (\NCO_1MHz|judge9~0_combout\ $ (!\NCO_1MHz|temp9[2]~21\)))) # (GND)
-- \NCO_1MHz|temp9[3]~23\ = CARRY((\NCO_1MHz|temp8\(3) & ((\NCO_1MHz|judge9~0_combout\) # (!\NCO_1MHz|temp9[2]~21\))) # (!\NCO_1MHz|temp8\(3) & (\NCO_1MHz|judge9~0_combout\ & !\NCO_1MHz|temp9[2]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp8\(3),
	datab => \NCO_1MHz|judge9~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp9[2]~21\,
	combout => \NCO_1MHz|temp9[3]~22_combout\,
	cout => \NCO_1MHz|temp9[3]~23\);

-- Location: LCCOMB_X21_Y14_N20
\NCO_1MHz|temp9[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp9[4]~24_combout\ = (\NCO_1MHz|judge9~0_combout\ & ((\NCO_1MHz|temp8\(4) & (\NCO_1MHz|temp9[3]~23\ & VCC)) # (!\NCO_1MHz|temp8\(4) & (!\NCO_1MHz|temp9[3]~23\)))) # (!\NCO_1MHz|judge9~0_combout\ & ((\NCO_1MHz|temp8\(4) & 
-- (!\NCO_1MHz|temp9[3]~23\)) # (!\NCO_1MHz|temp8\(4) & ((\NCO_1MHz|temp9[3]~23\) # (GND)))))
-- \NCO_1MHz|temp9[4]~25\ = CARRY((\NCO_1MHz|judge9~0_combout\ & (!\NCO_1MHz|temp8\(4) & !\NCO_1MHz|temp9[3]~23\)) # (!\NCO_1MHz|judge9~0_combout\ & ((!\NCO_1MHz|temp9[3]~23\) # (!\NCO_1MHz|temp8\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge9~0_combout\,
	datab => \NCO_1MHz|temp8\(4),
	datad => VCC,
	cin => \NCO_1MHz|temp9[3]~23\,
	combout => \NCO_1MHz|temp9[4]~24_combout\,
	cout => \NCO_1MHz|temp9[4]~25\);

-- Location: LCCOMB_X21_Y14_N22
\NCO_1MHz|temp9[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp9[5]~26_combout\ = ((\NCO_1MHz|temp8\(5) $ (\NCO_1MHz|judge9~0_combout\ $ (\NCO_1MHz|temp9[4]~25\)))) # (GND)
-- \NCO_1MHz|temp9[5]~27\ = CARRY((\NCO_1MHz|temp8\(5) & ((!\NCO_1MHz|temp9[4]~25\) # (!\NCO_1MHz|judge9~0_combout\))) # (!\NCO_1MHz|temp8\(5) & (!\NCO_1MHz|judge9~0_combout\ & !\NCO_1MHz|temp9[4]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp8\(5),
	datab => \NCO_1MHz|judge9~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp9[4]~25\,
	combout => \NCO_1MHz|temp9[5]~26_combout\,
	cout => \NCO_1MHz|temp9[5]~27\);

-- Location: LCCOMB_X21_Y14_N24
\NCO_1MHz|temp9[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp9[6]~28_combout\ = (\NCO_1MHz|temp8\(6) & ((\NCO_1MHz|judge9~0_combout\ & (\NCO_1MHz|temp9[5]~27\ & VCC)) # (!\NCO_1MHz|judge9~0_combout\ & (!\NCO_1MHz|temp9[5]~27\)))) # (!\NCO_1MHz|temp8\(6) & ((\NCO_1MHz|judge9~0_combout\ & 
-- (!\NCO_1MHz|temp9[5]~27\)) # (!\NCO_1MHz|judge9~0_combout\ & ((\NCO_1MHz|temp9[5]~27\) # (GND)))))
-- \NCO_1MHz|temp9[6]~29\ = CARRY((\NCO_1MHz|temp8\(6) & (!\NCO_1MHz|judge9~0_combout\ & !\NCO_1MHz|temp9[5]~27\)) # (!\NCO_1MHz|temp8\(6) & ((!\NCO_1MHz|temp9[5]~27\) # (!\NCO_1MHz|judge9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp8\(6),
	datab => \NCO_1MHz|judge9~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp9[5]~27\,
	combout => \NCO_1MHz|temp9[6]~28_combout\,
	cout => \NCO_1MHz|temp9[6]~29\);

-- Location: LCCOMB_X21_Y14_N26
\NCO_1MHz|temp9[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp9[7]~30_combout\ = ((\NCO_1MHz|temp8\(7) $ (\NCO_1MHz|judge9~0_combout\ $ (\NCO_1MHz|temp9[6]~29\)))) # (GND)
-- \NCO_1MHz|temp9[7]~31\ = CARRY((\NCO_1MHz|temp8\(7) & ((!\NCO_1MHz|temp9[6]~29\) # (!\NCO_1MHz|judge9~0_combout\))) # (!\NCO_1MHz|temp8\(7) & (!\NCO_1MHz|judge9~0_combout\ & !\NCO_1MHz|temp9[6]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp8\(7),
	datab => \NCO_1MHz|judge9~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp9[6]~29\,
	combout => \NCO_1MHz|temp9[7]~30_combout\,
	cout => \NCO_1MHz|temp9[7]~31\);

-- Location: LCCOMB_X21_Y14_N28
\NCO_1MHz|temp9[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp9[8]~32_combout\ = (\NCO_1MHz|temp8\(8) & ((\NCO_1MHz|judge9~0_combout\ & (\NCO_1MHz|temp9[7]~31\ & VCC)) # (!\NCO_1MHz|judge9~0_combout\ & (!\NCO_1MHz|temp9[7]~31\)))) # (!\NCO_1MHz|temp8\(8) & ((\NCO_1MHz|judge9~0_combout\ & 
-- (!\NCO_1MHz|temp9[7]~31\)) # (!\NCO_1MHz|judge9~0_combout\ & ((\NCO_1MHz|temp9[7]~31\) # (GND)))))
-- \NCO_1MHz|temp9[8]~33\ = CARRY((\NCO_1MHz|temp8\(8) & (!\NCO_1MHz|judge9~0_combout\ & !\NCO_1MHz|temp9[7]~31\)) # (!\NCO_1MHz|temp8\(8) & ((!\NCO_1MHz|temp9[7]~31\) # (!\NCO_1MHz|judge9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp8\(8),
	datab => \NCO_1MHz|judge9~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp9[7]~31\,
	combout => \NCO_1MHz|temp9[8]~32_combout\,
	cout => \NCO_1MHz|temp9[8]~33\);

-- Location: LCCOMB_X21_Y14_N30
\NCO_1MHz|temp9[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp9[9]~34_combout\ = ((\NCO_1MHz|judge9~0_combout\ $ (\NCO_1MHz|temp8\(9) $ (!\NCO_1MHz|temp9[8]~33\)))) # (GND)
-- \NCO_1MHz|temp9[9]~35\ = CARRY((\NCO_1MHz|judge9~0_combout\ & ((\NCO_1MHz|temp8\(9)) # (!\NCO_1MHz|temp9[8]~33\))) # (!\NCO_1MHz|judge9~0_combout\ & (\NCO_1MHz|temp8\(9) & !\NCO_1MHz|temp9[8]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge9~0_combout\,
	datab => \NCO_1MHz|temp8\(9),
	datad => VCC,
	cin => \NCO_1MHz|temp9[8]~33\,
	combout => \NCO_1MHz|temp9[9]~34_combout\,
	cout => \NCO_1MHz|temp9[9]~35\);

-- Location: LCCOMB_X21_Y13_N0
\NCO_1MHz|temp9[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp9[10]~36_combout\ = (\NCO_1MHz|judge9~0_combout\ & ((\NCO_1MHz|temp8\(10) & (\NCO_1MHz|temp9[9]~35\ & VCC)) # (!\NCO_1MHz|temp8\(10) & (!\NCO_1MHz|temp9[9]~35\)))) # (!\NCO_1MHz|judge9~0_combout\ & ((\NCO_1MHz|temp8\(10) & 
-- (!\NCO_1MHz|temp9[9]~35\)) # (!\NCO_1MHz|temp8\(10) & ((\NCO_1MHz|temp9[9]~35\) # (GND)))))
-- \NCO_1MHz|temp9[10]~37\ = CARRY((\NCO_1MHz|judge9~0_combout\ & (!\NCO_1MHz|temp8\(10) & !\NCO_1MHz|temp9[9]~35\)) # (!\NCO_1MHz|judge9~0_combout\ & ((!\NCO_1MHz|temp9[9]~35\) # (!\NCO_1MHz|temp8\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge9~0_combout\,
	datab => \NCO_1MHz|temp8\(10),
	datad => VCC,
	cin => \NCO_1MHz|temp9[9]~35\,
	combout => \NCO_1MHz|temp9[10]~36_combout\,
	cout => \NCO_1MHz|temp9[10]~37\);

-- Location: LCCOMB_X21_Y13_N2
\NCO_1MHz|temp9[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp9[11]~38_combout\ = ((\NCO_1MHz|judge9~0_combout\ $ (\NCO_1MHz|temp8\(11) $ (!\NCO_1MHz|temp9[10]~37\)))) # (GND)
-- \NCO_1MHz|temp9[11]~39\ = CARRY((\NCO_1MHz|judge9~0_combout\ & ((\NCO_1MHz|temp8\(11)) # (!\NCO_1MHz|temp9[10]~37\))) # (!\NCO_1MHz|judge9~0_combout\ & (\NCO_1MHz|temp8\(11) & !\NCO_1MHz|temp9[10]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge9~0_combout\,
	datab => \NCO_1MHz|temp8\(11),
	datad => VCC,
	cin => \NCO_1MHz|temp9[10]~37\,
	combout => \NCO_1MHz|temp9[11]~38_combout\,
	cout => \NCO_1MHz|temp9[11]~39\);

-- Location: LCCOMB_X21_Y13_N4
\NCO_1MHz|temp9[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp9[12]~40_combout\ = (\NCO_1MHz|temp8\(12) & ((\NCO_1MHz|judge9~0_combout\ & (\NCO_1MHz|temp9[11]~39\ & VCC)) # (!\NCO_1MHz|judge9~0_combout\ & (!\NCO_1MHz|temp9[11]~39\)))) # (!\NCO_1MHz|temp8\(12) & ((\NCO_1MHz|judge9~0_combout\ & 
-- (!\NCO_1MHz|temp9[11]~39\)) # (!\NCO_1MHz|judge9~0_combout\ & ((\NCO_1MHz|temp9[11]~39\) # (GND)))))
-- \NCO_1MHz|temp9[12]~41\ = CARRY((\NCO_1MHz|temp8\(12) & (!\NCO_1MHz|judge9~0_combout\ & !\NCO_1MHz|temp9[11]~39\)) # (!\NCO_1MHz|temp8\(12) & ((!\NCO_1MHz|temp9[11]~39\) # (!\NCO_1MHz|judge9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp8\(12),
	datab => \NCO_1MHz|judge9~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp9[11]~39\,
	combout => \NCO_1MHz|temp9[12]~40_combout\,
	cout => \NCO_1MHz|temp9[12]~41\);

-- Location: LCCOMB_X21_Y13_N6
\NCO_1MHz|temp9[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp9[13]~42_combout\ = ((\NCO_1MHz|temp8\(13) $ (\NCO_1MHz|judge9~0_combout\ $ (!\NCO_1MHz|temp9[12]~41\)))) # (GND)
-- \NCO_1MHz|temp9[13]~43\ = CARRY((\NCO_1MHz|temp8\(13) & ((\NCO_1MHz|judge9~0_combout\) # (!\NCO_1MHz|temp9[12]~41\))) # (!\NCO_1MHz|temp8\(13) & (\NCO_1MHz|judge9~0_combout\ & !\NCO_1MHz|temp9[12]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp8\(13),
	datab => \NCO_1MHz|judge9~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp9[12]~41\,
	combout => \NCO_1MHz|temp9[13]~42_combout\,
	cout => \NCO_1MHz|temp9[13]~43\);

-- Location: LCCOMB_X21_Y13_N8
\NCO_1MHz|temp9[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp9[14]~44_combout\ = (\NCO_1MHz|temp8\(14) & ((\NCO_1MHz|judge9~0_combout\ & (\NCO_1MHz|temp9[13]~43\ & VCC)) # (!\NCO_1MHz|judge9~0_combout\ & (!\NCO_1MHz|temp9[13]~43\)))) # (!\NCO_1MHz|temp8\(14) & ((\NCO_1MHz|judge9~0_combout\ & 
-- (!\NCO_1MHz|temp9[13]~43\)) # (!\NCO_1MHz|judge9~0_combout\ & ((\NCO_1MHz|temp9[13]~43\) # (GND)))))
-- \NCO_1MHz|temp9[14]~45\ = CARRY((\NCO_1MHz|temp8\(14) & (!\NCO_1MHz|judge9~0_combout\ & !\NCO_1MHz|temp9[13]~43\)) # (!\NCO_1MHz|temp8\(14) & ((!\NCO_1MHz|temp9[13]~43\) # (!\NCO_1MHz|judge9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp8\(14),
	datab => \NCO_1MHz|judge9~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp9[13]~43\,
	combout => \NCO_1MHz|temp9[14]~44_combout\,
	cout => \NCO_1MHz|temp9[14]~45\);

-- Location: LCCOMB_X21_Y13_N10
\NCO_1MHz|temp9[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp9[15]~46_combout\ = ((\NCO_1MHz|temp8\(15) $ (\NCO_1MHz|judge9~0_combout\ $ (!\NCO_1MHz|temp9[14]~45\)))) # (GND)
-- \NCO_1MHz|temp9[15]~47\ = CARRY((\NCO_1MHz|temp8\(15) & ((\NCO_1MHz|judge9~0_combout\) # (!\NCO_1MHz|temp9[14]~45\))) # (!\NCO_1MHz|temp8\(15) & (\NCO_1MHz|judge9~0_combout\ & !\NCO_1MHz|temp9[14]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp8\(15),
	datab => \NCO_1MHz|judge9~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp9[14]~45\,
	combout => \NCO_1MHz|temp9[15]~46_combout\,
	cout => \NCO_1MHz|temp9[15]~47\);

-- Location: LCCOMB_X21_Y13_N12
\NCO_1MHz|temp9[16]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp9[16]~48_combout\ = (\NCO_1MHz|judge9~0_combout\ & ((\NCO_1MHz|temp8\(16) & (\NCO_1MHz|temp9[15]~47\ & VCC)) # (!\NCO_1MHz|temp8\(16) & (!\NCO_1MHz|temp9[15]~47\)))) # (!\NCO_1MHz|judge9~0_combout\ & ((\NCO_1MHz|temp8\(16) & 
-- (!\NCO_1MHz|temp9[15]~47\)) # (!\NCO_1MHz|temp8\(16) & ((\NCO_1MHz|temp9[15]~47\) # (GND)))))
-- \NCO_1MHz|temp9[16]~49\ = CARRY((\NCO_1MHz|judge9~0_combout\ & (!\NCO_1MHz|temp8\(16) & !\NCO_1MHz|temp9[15]~47\)) # (!\NCO_1MHz|judge9~0_combout\ & ((!\NCO_1MHz|temp9[15]~47\) # (!\NCO_1MHz|temp8\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge9~0_combout\,
	datab => \NCO_1MHz|temp8\(16),
	datad => VCC,
	cin => \NCO_1MHz|temp9[15]~47\,
	combout => \NCO_1MHz|temp9[16]~48_combout\,
	cout => \NCO_1MHz|temp9[16]~49\);

-- Location: FF_X21_Y13_N13
\NCO_1MHz|temp9[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp9[16]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp9\(16));

-- Location: FF_X21_Y13_N11
\NCO_1MHz|temp9[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp9[15]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp9\(15));

-- Location: FF_X21_Y13_N9
\NCO_1MHz|temp9[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp9[14]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp9\(14));

-- Location: FF_X21_Y13_N7
\NCO_1MHz|temp9[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp9[13]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp9\(13));

-- Location: FF_X21_Y13_N5
\NCO_1MHz|temp9[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp9[12]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp9\(12));

-- Location: FF_X21_Y13_N3
\NCO_1MHz|temp9[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp9[11]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp9\(11));

-- Location: FF_X21_Y13_N1
\NCO_1MHz|temp9[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp9[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp9\(10));

-- Location: FF_X21_Y14_N31
\NCO_1MHz|temp9[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp9[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp9\(9));

-- Location: FF_X21_Y14_N29
\NCO_1MHz|temp9[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp9[8]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp9\(8));

-- Location: FF_X21_Y14_N27
\NCO_1MHz|temp9[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp9[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp9\(7));

-- Location: FF_X21_Y14_N25
\NCO_1MHz|temp9[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp9[6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp9\(6));

-- Location: FF_X21_Y14_N23
\NCO_1MHz|temp9[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp9[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp9\(5));

-- Location: FF_X21_Y14_N21
\NCO_1MHz|temp9[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp9[4]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp9\(4));

-- Location: FF_X21_Y14_N19
\NCO_1MHz|temp9[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp9[3]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp9\(3));

-- Location: FF_X21_Y14_N17
\NCO_1MHz|temp9[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp9[2]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp9\(2));

-- Location: FF_X21_Y14_N15
\NCO_1MHz|temp9[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp9[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp9\(1));

-- Location: LCCOMB_X24_Y14_N14
\NCO_1MHz|temp10[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp10[1]~18_combout\ = \NCO_1MHz|temp9\(1) $ (VCC)
-- \NCO_1MHz|temp10[1]~19\ = CARRY(\NCO_1MHz|temp9\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp9\(1),
	datad => VCC,
	combout => \NCO_1MHz|temp10[1]~18_combout\,
	cout => \NCO_1MHz|temp10[1]~19\);

-- Location: LCCOMB_X24_Y14_N16
\NCO_1MHz|temp10[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp10[2]~20_combout\ = (\NCO_1MHz|temp9\(2) & (\NCO_1MHz|temp10[1]~19\ & VCC)) # (!\NCO_1MHz|temp9\(2) & (!\NCO_1MHz|temp10[1]~19\))
-- \NCO_1MHz|temp10[2]~21\ = CARRY((!\NCO_1MHz|temp9\(2) & !\NCO_1MHz|temp10[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp9\(2),
	datad => VCC,
	cin => \NCO_1MHz|temp10[1]~19\,
	combout => \NCO_1MHz|temp10[2]~20_combout\,
	cout => \NCO_1MHz|temp10[2]~21\);

-- Location: LCCOMB_X24_Y14_N18
\NCO_1MHz|temp10[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp10[3]~22_combout\ = (\NCO_1MHz|temp9\(3) & ((GND) # (!\NCO_1MHz|temp10[2]~21\))) # (!\NCO_1MHz|temp9\(3) & (\NCO_1MHz|temp10[2]~21\ $ (GND)))
-- \NCO_1MHz|temp10[3]~23\ = CARRY((\NCO_1MHz|temp9\(3)) # (!\NCO_1MHz|temp10[2]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp9\(3),
	datad => VCC,
	cin => \NCO_1MHz|temp10[2]~21\,
	combout => \NCO_1MHz|temp10[3]~22_combout\,
	cout => \NCO_1MHz|temp10[3]~23\);

-- Location: LCCOMB_X24_Y14_N20
\NCO_1MHz|temp10[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp10[4]~24_combout\ = (\NCO_1MHz|temp9\(4) & (!\NCO_1MHz|temp10[3]~23\)) # (!\NCO_1MHz|temp9\(4) & ((\NCO_1MHz|temp10[3]~23\) # (GND)))
-- \NCO_1MHz|temp10[4]~25\ = CARRY((!\NCO_1MHz|temp10[3]~23\) # (!\NCO_1MHz|temp9\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp9\(4),
	datad => VCC,
	cin => \NCO_1MHz|temp10[3]~23\,
	combout => \NCO_1MHz|temp10[4]~24_combout\,
	cout => \NCO_1MHz|temp10[4]~25\);

-- Location: LCCOMB_X24_Y14_N22
\NCO_1MHz|temp10[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp10[5]~26_combout\ = (\NCO_1MHz|temp9\(5) & ((GND) # (!\NCO_1MHz|temp10[4]~25\))) # (!\NCO_1MHz|temp9\(5) & (\NCO_1MHz|temp10[4]~25\ $ (GND)))
-- \NCO_1MHz|temp10[5]~27\ = CARRY((\NCO_1MHz|temp9\(5)) # (!\NCO_1MHz|temp10[4]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp9\(5),
	datad => VCC,
	cin => \NCO_1MHz|temp10[4]~25\,
	combout => \NCO_1MHz|temp10[5]~26_combout\,
	cout => \NCO_1MHz|temp10[5]~27\);

-- Location: LCCOMB_X24_Y14_N24
\NCO_1MHz|temp10[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp10[6]~28_combout\ = (\NCO_1MHz|temp9\(6) & (!\NCO_1MHz|temp10[5]~27\)) # (!\NCO_1MHz|temp9\(6) & ((\NCO_1MHz|temp10[5]~27\) # (GND)))
-- \NCO_1MHz|temp10[6]~29\ = CARRY((!\NCO_1MHz|temp10[5]~27\) # (!\NCO_1MHz|temp9\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp9\(6),
	datad => VCC,
	cin => \NCO_1MHz|temp10[5]~27\,
	combout => \NCO_1MHz|temp10[6]~28_combout\,
	cout => \NCO_1MHz|temp10[6]~29\);

-- Location: LCCOMB_X24_Y14_N26
\NCO_1MHz|temp10[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp10[7]~30_combout\ = (\NCO_1MHz|temp9\(7) & ((GND) # (!\NCO_1MHz|temp10[6]~29\))) # (!\NCO_1MHz|temp9\(7) & (\NCO_1MHz|temp10[6]~29\ $ (GND)))
-- \NCO_1MHz|temp10[7]~31\ = CARRY((\NCO_1MHz|temp9\(7)) # (!\NCO_1MHz|temp10[6]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp9\(7),
	datad => VCC,
	cin => \NCO_1MHz|temp10[6]~29\,
	combout => \NCO_1MHz|temp10[7]~30_combout\,
	cout => \NCO_1MHz|temp10[7]~31\);

-- Location: LCCOMB_X24_Y14_N28
\NCO_1MHz|temp10[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp10[8]~32_combout\ = (\NCO_1MHz|temp9\(8) & (\NCO_1MHz|temp10[7]~31\ & VCC)) # (!\NCO_1MHz|temp9\(8) & (!\NCO_1MHz|temp10[7]~31\))
-- \NCO_1MHz|temp10[8]~33\ = CARRY((!\NCO_1MHz|temp9\(8) & !\NCO_1MHz|temp10[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp9\(8),
	datad => VCC,
	cin => \NCO_1MHz|temp10[7]~31\,
	combout => \NCO_1MHz|temp10[8]~32_combout\,
	cout => \NCO_1MHz|temp10[8]~33\);

-- Location: LCCOMB_X24_Y14_N30
\NCO_1MHz|temp10[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp10[9]~34_combout\ = (\NCO_1MHz|temp9\(9) & ((GND) # (!\NCO_1MHz|temp10[8]~33\))) # (!\NCO_1MHz|temp9\(9) & (\NCO_1MHz|temp10[8]~33\ $ (GND)))
-- \NCO_1MHz|temp10[9]~35\ = CARRY((\NCO_1MHz|temp9\(9)) # (!\NCO_1MHz|temp10[8]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp9\(9),
	datad => VCC,
	cin => \NCO_1MHz|temp10[8]~33\,
	combout => \NCO_1MHz|temp10[9]~34_combout\,
	cout => \NCO_1MHz|temp10[9]~35\);

-- Location: LCCOMB_X24_Y13_N0
\NCO_1MHz|temp10[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp10[10]~36_combout\ = (\NCO_1MHz|temp9\(10) & (\NCO_1MHz|temp10[9]~35\ & VCC)) # (!\NCO_1MHz|temp9\(10) & (!\NCO_1MHz|temp10[9]~35\))
-- \NCO_1MHz|temp10[10]~37\ = CARRY((!\NCO_1MHz|temp9\(10) & !\NCO_1MHz|temp10[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp9\(10),
	datad => VCC,
	cin => \NCO_1MHz|temp10[9]~35\,
	combout => \NCO_1MHz|temp10[10]~36_combout\,
	cout => \NCO_1MHz|temp10[10]~37\);

-- Location: LCCOMB_X24_Y13_N2
\NCO_1MHz|temp10[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp10[11]~38_combout\ = (\NCO_1MHz|temp9\(11) & ((GND) # (!\NCO_1MHz|temp10[10]~37\))) # (!\NCO_1MHz|temp9\(11) & (\NCO_1MHz|temp10[10]~37\ $ (GND)))
-- \NCO_1MHz|temp10[11]~39\ = CARRY((\NCO_1MHz|temp9\(11)) # (!\NCO_1MHz|temp10[10]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp9\(11),
	datad => VCC,
	cin => \NCO_1MHz|temp10[10]~37\,
	combout => \NCO_1MHz|temp10[11]~38_combout\,
	cout => \NCO_1MHz|temp10[11]~39\);

-- Location: LCCOMB_X24_Y13_N4
\NCO_1MHz|temp10[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp10[12]~40_combout\ = (\NCO_1MHz|temp9\(12) & (\NCO_1MHz|temp10[11]~39\ & VCC)) # (!\NCO_1MHz|temp9\(12) & (!\NCO_1MHz|temp10[11]~39\))
-- \NCO_1MHz|temp10[12]~41\ = CARRY((!\NCO_1MHz|temp9\(12) & !\NCO_1MHz|temp10[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp9\(12),
	datad => VCC,
	cin => \NCO_1MHz|temp10[11]~39\,
	combout => \NCO_1MHz|temp10[12]~40_combout\,
	cout => \NCO_1MHz|temp10[12]~41\);

-- Location: LCCOMB_X24_Y13_N6
\NCO_1MHz|temp10[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp10[13]~42_combout\ = (\NCO_1MHz|temp9\(13) & ((GND) # (!\NCO_1MHz|temp10[12]~41\))) # (!\NCO_1MHz|temp9\(13) & (\NCO_1MHz|temp10[12]~41\ $ (GND)))
-- \NCO_1MHz|temp10[13]~43\ = CARRY((\NCO_1MHz|temp9\(13)) # (!\NCO_1MHz|temp10[12]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp9\(13),
	datad => VCC,
	cin => \NCO_1MHz|temp10[12]~41\,
	combout => \NCO_1MHz|temp10[13]~42_combout\,
	cout => \NCO_1MHz|temp10[13]~43\);

-- Location: LCCOMB_X24_Y13_N8
\NCO_1MHz|temp10[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp10[14]~44_combout\ = (\NCO_1MHz|temp9\(14) & (\NCO_1MHz|temp10[13]~43\ & VCC)) # (!\NCO_1MHz|temp9\(14) & (!\NCO_1MHz|temp10[13]~43\))
-- \NCO_1MHz|temp10[14]~45\ = CARRY((!\NCO_1MHz|temp9\(14) & !\NCO_1MHz|temp10[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp9\(14),
	datad => VCC,
	cin => \NCO_1MHz|temp10[13]~43\,
	combout => \NCO_1MHz|temp10[14]~44_combout\,
	cout => \NCO_1MHz|temp10[14]~45\);

-- Location: LCCOMB_X24_Y13_N10
\NCO_1MHz|temp10[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp10[15]~46_combout\ = (\NCO_1MHz|temp9\(15) & ((GND) # (!\NCO_1MHz|temp10[14]~45\))) # (!\NCO_1MHz|temp9\(15) & (\NCO_1MHz|temp10[14]~45\ $ (GND)))
-- \NCO_1MHz|temp10[15]~47\ = CARRY((\NCO_1MHz|temp9\(15)) # (!\NCO_1MHz|temp10[14]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp9\(15),
	datad => VCC,
	cin => \NCO_1MHz|temp10[14]~45\,
	combout => \NCO_1MHz|temp10[15]~46_combout\,
	cout => \NCO_1MHz|temp10[15]~47\);

-- Location: LCCOMB_X24_Y13_N12
\NCO_1MHz|temp10[16]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp10[16]~48_combout\ = (\NCO_1MHz|temp9\(16) & (\NCO_1MHz|temp10[15]~47\ & VCC)) # (!\NCO_1MHz|temp9\(16) & (!\NCO_1MHz|temp10[15]~47\))
-- \NCO_1MHz|temp10[16]~49\ = CARRY((!\NCO_1MHz|temp9\(16) & !\NCO_1MHz|temp10[15]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp9\(16),
	datad => VCC,
	cin => \NCO_1MHz|temp10[15]~47\,
	combout => \NCO_1MHz|temp10[16]~48_combout\,
	cout => \NCO_1MHz|temp10[16]~49\);

-- Location: LCCOMB_X25_Y13_N2
\NCO_1MHz|Add76~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add76~0_combout\ = \NCO_1MHz|temp9\(4) $ (VCC)
-- \NCO_1MHz|Add76~1\ = CARRY(\NCO_1MHz|temp9\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp9\(4),
	datad => VCC,
	combout => \NCO_1MHz|Add76~0_combout\,
	cout => \NCO_1MHz|Add76~1\);

-- Location: LCCOMB_X25_Y13_N4
\NCO_1MHz|Add76~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add76~2_combout\ = (\NCO_1MHz|temp9\(5) & (!\NCO_1MHz|Add76~1\)) # (!\NCO_1MHz|temp9\(5) & ((\NCO_1MHz|Add76~1\) # (GND)))
-- \NCO_1MHz|Add76~3\ = CARRY((!\NCO_1MHz|Add76~1\) # (!\NCO_1MHz|temp9\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp9\(5),
	datad => VCC,
	cin => \NCO_1MHz|Add76~1\,
	combout => \NCO_1MHz|Add76~2_combout\,
	cout => \NCO_1MHz|Add76~3\);

-- Location: LCCOMB_X25_Y13_N6
\NCO_1MHz|Add76~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add76~4_combout\ = (\NCO_1MHz|temp9\(6) & ((GND) # (!\NCO_1MHz|Add76~3\))) # (!\NCO_1MHz|temp9\(6) & (\NCO_1MHz|Add76~3\ $ (GND)))
-- \NCO_1MHz|Add76~5\ = CARRY((\NCO_1MHz|temp9\(6)) # (!\NCO_1MHz|Add76~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp9\(6),
	datad => VCC,
	cin => \NCO_1MHz|Add76~3\,
	combout => \NCO_1MHz|Add76~4_combout\,
	cout => \NCO_1MHz|Add76~5\);

-- Location: LCCOMB_X25_Y13_N8
\NCO_1MHz|Add76~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add76~6_combout\ = (\NCO_1MHz|temp9\(7) & (!\NCO_1MHz|Add76~5\)) # (!\NCO_1MHz|temp9\(7) & ((\NCO_1MHz|Add76~5\) # (GND)))
-- \NCO_1MHz|Add76~7\ = CARRY((!\NCO_1MHz|Add76~5\) # (!\NCO_1MHz|temp9\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp9\(7),
	datad => VCC,
	cin => \NCO_1MHz|Add76~5\,
	combout => \NCO_1MHz|Add76~6_combout\,
	cout => \NCO_1MHz|Add76~7\);

-- Location: LCCOMB_X25_Y13_N10
\NCO_1MHz|Add76~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add76~8_combout\ = (\NCO_1MHz|temp9\(8) & (\NCO_1MHz|Add76~7\ $ (GND))) # (!\NCO_1MHz|temp9\(8) & (!\NCO_1MHz|Add76~7\ & VCC))
-- \NCO_1MHz|Add76~9\ = CARRY((\NCO_1MHz|temp9\(8) & !\NCO_1MHz|Add76~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp9\(8),
	datad => VCC,
	cin => \NCO_1MHz|Add76~7\,
	combout => \NCO_1MHz|Add76~8_combout\,
	cout => \NCO_1MHz|Add76~9\);

-- Location: LCCOMB_X25_Y13_N12
\NCO_1MHz|Add76~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add76~10_combout\ = (\NCO_1MHz|temp9\(9) & (!\NCO_1MHz|Add76~9\)) # (!\NCO_1MHz|temp9\(9) & ((\NCO_1MHz|Add76~9\) # (GND)))
-- \NCO_1MHz|Add76~11\ = CARRY((!\NCO_1MHz|Add76~9\) # (!\NCO_1MHz|temp9\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp9\(9),
	datad => VCC,
	cin => \NCO_1MHz|Add76~9\,
	combout => \NCO_1MHz|Add76~10_combout\,
	cout => \NCO_1MHz|Add76~11\);

-- Location: LCCOMB_X25_Y13_N14
\NCO_1MHz|Add76~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add76~12_combout\ = (\NCO_1MHz|temp9\(10) & (\NCO_1MHz|Add76~11\ $ (GND))) # (!\NCO_1MHz|temp9\(10) & (!\NCO_1MHz|Add76~11\ & VCC))
-- \NCO_1MHz|Add76~13\ = CARRY((\NCO_1MHz|temp9\(10) & !\NCO_1MHz|Add76~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp9\(10),
	datad => VCC,
	cin => \NCO_1MHz|Add76~11\,
	combout => \NCO_1MHz|Add76~12_combout\,
	cout => \NCO_1MHz|Add76~13\);

-- Location: LCCOMB_X25_Y13_N16
\NCO_1MHz|Add76~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add76~14_combout\ = (\NCO_1MHz|temp9\(11) & (!\NCO_1MHz|Add76~13\)) # (!\NCO_1MHz|temp9\(11) & ((\NCO_1MHz|Add76~13\) # (GND)))
-- \NCO_1MHz|Add76~15\ = CARRY((!\NCO_1MHz|Add76~13\) # (!\NCO_1MHz|temp9\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp9\(11),
	datad => VCC,
	cin => \NCO_1MHz|Add76~13\,
	combout => \NCO_1MHz|Add76~14_combout\,
	cout => \NCO_1MHz|Add76~15\);

-- Location: LCCOMB_X25_Y13_N18
\NCO_1MHz|Add76~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add76~16_combout\ = (\NCO_1MHz|temp9\(12) & (\NCO_1MHz|Add76~15\ $ (GND))) # (!\NCO_1MHz|temp9\(12) & (!\NCO_1MHz|Add76~15\ & VCC))
-- \NCO_1MHz|Add76~17\ = CARRY((\NCO_1MHz|temp9\(12) & !\NCO_1MHz|Add76~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp9\(12),
	datad => VCC,
	cin => \NCO_1MHz|Add76~15\,
	combout => \NCO_1MHz|Add76~16_combout\,
	cout => \NCO_1MHz|Add76~17\);

-- Location: LCCOMB_X25_Y13_N20
\NCO_1MHz|Add76~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add76~18_combout\ = (\NCO_1MHz|temp9\(13) & (!\NCO_1MHz|Add76~17\)) # (!\NCO_1MHz|temp9\(13) & ((\NCO_1MHz|Add76~17\) # (GND)))
-- \NCO_1MHz|Add76~19\ = CARRY((!\NCO_1MHz|Add76~17\) # (!\NCO_1MHz|temp9\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp9\(13),
	datad => VCC,
	cin => \NCO_1MHz|Add76~17\,
	combout => \NCO_1MHz|Add76~18_combout\,
	cout => \NCO_1MHz|Add76~19\);

-- Location: LCCOMB_X25_Y13_N22
\NCO_1MHz|Add76~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add76~20_combout\ = (\NCO_1MHz|temp9\(14) & (\NCO_1MHz|Add76~19\ $ (GND))) # (!\NCO_1MHz|temp9\(14) & (!\NCO_1MHz|Add76~19\ & VCC))
-- \NCO_1MHz|Add76~21\ = CARRY((\NCO_1MHz|temp9\(14) & !\NCO_1MHz|Add76~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp9\(14),
	datad => VCC,
	cin => \NCO_1MHz|Add76~19\,
	combout => \NCO_1MHz|Add76~20_combout\,
	cout => \NCO_1MHz|Add76~21\);

-- Location: LCCOMB_X25_Y13_N24
\NCO_1MHz|Add76~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add76~22_combout\ = (\NCO_1MHz|temp9\(15) & (!\NCO_1MHz|Add76~21\)) # (!\NCO_1MHz|temp9\(15) & ((\NCO_1MHz|Add76~21\) # (GND)))
-- \NCO_1MHz|Add76~23\ = CARRY((!\NCO_1MHz|Add76~21\) # (!\NCO_1MHz|temp9\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp9\(15),
	datad => VCC,
	cin => \NCO_1MHz|Add76~21\,
	combout => \NCO_1MHz|Add76~22_combout\,
	cout => \NCO_1MHz|Add76~23\);

-- Location: LCCOMB_X25_Y13_N26
\NCO_1MHz|Add76~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add76~24_combout\ = (\NCO_1MHz|temp9\(16) & (\NCO_1MHz|Add76~23\ $ (GND))) # (!\NCO_1MHz|temp9\(16) & (!\NCO_1MHz|Add76~23\ & VCC))
-- \NCO_1MHz|Add76~25\ = CARRY((\NCO_1MHz|temp9\(16) & !\NCO_1MHz|Add76~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp9\(16),
	datad => VCC,
	cin => \NCO_1MHz|Add76~23\,
	combout => \NCO_1MHz|Add76~24_combout\,
	cout => \NCO_1MHz|Add76~25\);

-- Location: LCCOMB_X21_Y13_N14
\NCO_1MHz|temp9[17]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp9[17]~50_combout\ = ((\NCO_1MHz|judge9~0_combout\ $ (\NCO_1MHz|temp8\(17) $ (!\NCO_1MHz|temp9[16]~49\)))) # (GND)
-- \NCO_1MHz|temp9[17]~51\ = CARRY((\NCO_1MHz|judge9~0_combout\ & ((\NCO_1MHz|temp8\(17)) # (!\NCO_1MHz|temp9[16]~49\))) # (!\NCO_1MHz|judge9~0_combout\ & (\NCO_1MHz|temp8\(17) & !\NCO_1MHz|temp9[16]~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge9~0_combout\,
	datab => \NCO_1MHz|temp8\(17),
	datad => VCC,
	cin => \NCO_1MHz|temp9[16]~49\,
	combout => \NCO_1MHz|temp9[17]~50_combout\,
	cout => \NCO_1MHz|temp9[17]~51\);

-- Location: FF_X21_Y13_N15
\NCO_1MHz|temp9[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp9[17]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp9\(17));

-- Location: FF_X23_Y14_N7
\NCO_1MHz|phase9[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase8\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase9\(15));

-- Location: FF_X23_Y14_N23
\NCO_1MHz|phase9[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase8\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase9\(14));

-- Location: FF_X20_Y14_N15
\NCO_1MHz|phase9[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase8\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase9\(13));

-- Location: FF_X23_Y14_N15
\NCO_1MHz|phase9[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase8\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase9\(12));

-- Location: FF_X23_Y14_N13
\NCO_1MHz|phase9[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase8\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase9\(11));

-- Location: LCCOMB_X23_Y16_N16
\NCO_1MHz|phase9[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase9[10]~feeder_combout\ = \NCO_1MHz|phase8\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase8\(10),
	combout => \NCO_1MHz|phase9[10]~feeder_combout\);

-- Location: FF_X23_Y16_N17
\NCO_1MHz|phase9[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase9[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase9\(10));

-- Location: FF_X23_Y17_N31
\NCO_1MHz|phase9[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase8\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase9\(9));

-- Location: FF_X23_Y14_N31
\NCO_1MHz|phase9[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase8\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase9\(8));

-- Location: FF_X23_Y14_N29
\NCO_1MHz|phase9[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase8\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase9\(7));

-- Location: FF_X23_Y18_N15
\NCO_1MHz|phase9[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase8\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase9\(6));

-- Location: LCCOMB_X19_Y18_N8
\NCO_1MHz|phase9[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase9[5]~feeder_combout\ = \NCO_1MHz|phase8\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase8\(5),
	combout => \NCO_1MHz|phase9[5]~feeder_combout\);

-- Location: FF_X19_Y18_N9
\NCO_1MHz|phase9[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase9[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase9\(5));

-- Location: LCCOMB_X23_Y18_N6
\NCO_1MHz|phase9[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase9[4]~feeder_combout\ = \NCO_1MHz|phase8\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase8\(4),
	combout => \NCO_1MHz|phase9[4]~feeder_combout\);

-- Location: FF_X23_Y18_N7
\NCO_1MHz|phase9[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase9[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase9\(4));

-- Location: LCCOMB_X23_Y15_N8
\NCO_1MHz|phase9[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase9[3]~feeder_combout\ = \NCO_1MHz|phase8\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase8\(3),
	combout => \NCO_1MHz|phase9[3]~feeder_combout\);

-- Location: FF_X23_Y15_N9
\NCO_1MHz|phase9[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase9[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase9\(3));

-- Location: LCCOMB_X23_Y18_N4
\NCO_1MHz|phase9[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase9[2]~feeder_combout\ = \NCO_1MHz|phase8\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase8\(2),
	combout => \NCO_1MHz|phase9[2]~feeder_combout\);

-- Location: FF_X23_Y18_N5
\NCO_1MHz|phase9[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase9[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase9\(2));

-- Location: FF_X23_Y14_N11
\NCO_1MHz|phase9[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase8\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase9\(1));

-- Location: LCCOMB_X23_Y14_N0
\NCO_1MHz|LessThan19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan19~1_cout\ = CARRY((!\NCO_1MHz|phase9\(1) & \NCO_1MHz|temp9\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase9\(1),
	datab => \NCO_1MHz|temp9\(1),
	datad => VCC,
	cout => \NCO_1MHz|LessThan19~1_cout\);

-- Location: LCCOMB_X23_Y14_N2
\NCO_1MHz|LessThan19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan19~3_cout\ = CARRY((\NCO_1MHz|temp9\(2) & (\NCO_1MHz|phase9\(2) & !\NCO_1MHz|LessThan19~1_cout\)) # (!\NCO_1MHz|temp9\(2) & ((\NCO_1MHz|phase9\(2)) # (!\NCO_1MHz|LessThan19~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp9\(2),
	datab => \NCO_1MHz|phase9\(2),
	datad => VCC,
	cin => \NCO_1MHz|LessThan19~1_cout\,
	cout => \NCO_1MHz|LessThan19~3_cout\);

-- Location: LCCOMB_X23_Y14_N4
\NCO_1MHz|LessThan19~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan19~5_cout\ = CARRY((\NCO_1MHz|temp9\(3) & ((!\NCO_1MHz|LessThan19~3_cout\) # (!\NCO_1MHz|phase9\(3)))) # (!\NCO_1MHz|temp9\(3) & (!\NCO_1MHz|phase9\(3) & !\NCO_1MHz|LessThan19~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp9\(3),
	datab => \NCO_1MHz|phase9\(3),
	datad => VCC,
	cin => \NCO_1MHz|LessThan19~3_cout\,
	cout => \NCO_1MHz|LessThan19~5_cout\);

-- Location: LCCOMB_X23_Y14_N6
\NCO_1MHz|LessThan19~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan19~7_cout\ = CARRY((\NCO_1MHz|phase9\(4) & ((!\NCO_1MHz|LessThan19~5_cout\) # (!\NCO_1MHz|temp9\(4)))) # (!\NCO_1MHz|phase9\(4) & (!\NCO_1MHz|temp9\(4) & !\NCO_1MHz|LessThan19~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase9\(4),
	datab => \NCO_1MHz|temp9\(4),
	datad => VCC,
	cin => \NCO_1MHz|LessThan19~5_cout\,
	cout => \NCO_1MHz|LessThan19~7_cout\);

-- Location: LCCOMB_X23_Y14_N8
\NCO_1MHz|LessThan19~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan19~9_cout\ = CARRY((\NCO_1MHz|temp9\(5) & ((!\NCO_1MHz|LessThan19~7_cout\) # (!\NCO_1MHz|phase9\(5)))) # (!\NCO_1MHz|temp9\(5) & (!\NCO_1MHz|phase9\(5) & !\NCO_1MHz|LessThan19~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp9\(5),
	datab => \NCO_1MHz|phase9\(5),
	datad => VCC,
	cin => \NCO_1MHz|LessThan19~7_cout\,
	cout => \NCO_1MHz|LessThan19~9_cout\);

-- Location: LCCOMB_X23_Y14_N10
\NCO_1MHz|LessThan19~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan19~11_cout\ = CARRY((\NCO_1MHz|phase9\(6) & ((!\NCO_1MHz|LessThan19~9_cout\) # (!\NCO_1MHz|temp9\(6)))) # (!\NCO_1MHz|phase9\(6) & (!\NCO_1MHz|temp9\(6) & !\NCO_1MHz|LessThan19~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase9\(6),
	datab => \NCO_1MHz|temp9\(6),
	datad => VCC,
	cin => \NCO_1MHz|LessThan19~9_cout\,
	cout => \NCO_1MHz|LessThan19~11_cout\);

-- Location: LCCOMB_X23_Y14_N12
\NCO_1MHz|LessThan19~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan19~13_cout\ = CARRY((\NCO_1MHz|temp9\(7) & ((!\NCO_1MHz|LessThan19~11_cout\) # (!\NCO_1MHz|phase9\(7)))) # (!\NCO_1MHz|temp9\(7) & (!\NCO_1MHz|phase9\(7) & !\NCO_1MHz|LessThan19~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp9\(7),
	datab => \NCO_1MHz|phase9\(7),
	datad => VCC,
	cin => \NCO_1MHz|LessThan19~11_cout\,
	cout => \NCO_1MHz|LessThan19~13_cout\);

-- Location: LCCOMB_X23_Y14_N14
\NCO_1MHz|LessThan19~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan19~15_cout\ = CARRY((\NCO_1MHz|phase9\(8) & ((!\NCO_1MHz|LessThan19~13_cout\) # (!\NCO_1MHz|temp9\(8)))) # (!\NCO_1MHz|phase9\(8) & (!\NCO_1MHz|temp9\(8) & !\NCO_1MHz|LessThan19~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase9\(8),
	datab => \NCO_1MHz|temp9\(8),
	datad => VCC,
	cin => \NCO_1MHz|LessThan19~13_cout\,
	cout => \NCO_1MHz|LessThan19~15_cout\);

-- Location: LCCOMB_X23_Y14_N16
\NCO_1MHz|LessThan19~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan19~17_cout\ = CARRY((\NCO_1MHz|temp9\(9) & ((!\NCO_1MHz|LessThan19~15_cout\) # (!\NCO_1MHz|phase9\(9)))) # (!\NCO_1MHz|temp9\(9) & (!\NCO_1MHz|phase9\(9) & !\NCO_1MHz|LessThan19~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp9\(9),
	datab => \NCO_1MHz|phase9\(9),
	datad => VCC,
	cin => \NCO_1MHz|LessThan19~15_cout\,
	cout => \NCO_1MHz|LessThan19~17_cout\);

-- Location: LCCOMB_X23_Y14_N18
\NCO_1MHz|LessThan19~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan19~19_cout\ = CARRY((\NCO_1MHz|phase9\(10) & ((!\NCO_1MHz|LessThan19~17_cout\) # (!\NCO_1MHz|temp9\(10)))) # (!\NCO_1MHz|phase9\(10) & (!\NCO_1MHz|temp9\(10) & !\NCO_1MHz|LessThan19~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase9\(10),
	datab => \NCO_1MHz|temp9\(10),
	datad => VCC,
	cin => \NCO_1MHz|LessThan19~17_cout\,
	cout => \NCO_1MHz|LessThan19~19_cout\);

-- Location: LCCOMB_X23_Y14_N20
\NCO_1MHz|LessThan19~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan19~21_cout\ = CARRY((\NCO_1MHz|phase9\(11) & (\NCO_1MHz|temp9\(11) & !\NCO_1MHz|LessThan19~19_cout\)) # (!\NCO_1MHz|phase9\(11) & ((\NCO_1MHz|temp9\(11)) # (!\NCO_1MHz|LessThan19~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase9\(11),
	datab => \NCO_1MHz|temp9\(11),
	datad => VCC,
	cin => \NCO_1MHz|LessThan19~19_cout\,
	cout => \NCO_1MHz|LessThan19~21_cout\);

-- Location: LCCOMB_X23_Y14_N22
\NCO_1MHz|LessThan19~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan19~23_cout\ = CARRY((\NCO_1MHz|temp9\(12) & (\NCO_1MHz|phase9\(12) & !\NCO_1MHz|LessThan19~21_cout\)) # (!\NCO_1MHz|temp9\(12) & ((\NCO_1MHz|phase9\(12)) # (!\NCO_1MHz|LessThan19~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp9\(12),
	datab => \NCO_1MHz|phase9\(12),
	datad => VCC,
	cin => \NCO_1MHz|LessThan19~21_cout\,
	cout => \NCO_1MHz|LessThan19~23_cout\);

-- Location: LCCOMB_X23_Y14_N24
\NCO_1MHz|LessThan19~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan19~25_cout\ = CARRY((\NCO_1MHz|temp9\(13) & ((!\NCO_1MHz|LessThan19~23_cout\) # (!\NCO_1MHz|phase9\(13)))) # (!\NCO_1MHz|temp9\(13) & (!\NCO_1MHz|phase9\(13) & !\NCO_1MHz|LessThan19~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp9\(13),
	datab => \NCO_1MHz|phase9\(13),
	datad => VCC,
	cin => \NCO_1MHz|LessThan19~23_cout\,
	cout => \NCO_1MHz|LessThan19~25_cout\);

-- Location: LCCOMB_X23_Y14_N26
\NCO_1MHz|LessThan19~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan19~27_cout\ = CARRY((\NCO_1MHz|phase9\(14) & ((!\NCO_1MHz|LessThan19~25_cout\) # (!\NCO_1MHz|temp9\(14)))) # (!\NCO_1MHz|phase9\(14) & (!\NCO_1MHz|temp9\(14) & !\NCO_1MHz|LessThan19~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase9\(14),
	datab => \NCO_1MHz|temp9\(14),
	datad => VCC,
	cin => \NCO_1MHz|LessThan19~25_cout\,
	cout => \NCO_1MHz|LessThan19~27_cout\);

-- Location: LCCOMB_X23_Y14_N28
\NCO_1MHz|LessThan19~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan19~29_cout\ = CARRY((\NCO_1MHz|phase9\(15) & (\NCO_1MHz|temp9\(15) & !\NCO_1MHz|LessThan19~27_cout\)) # (!\NCO_1MHz|phase9\(15) & ((\NCO_1MHz|temp9\(15)) # (!\NCO_1MHz|LessThan19~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase9\(15),
	datab => \NCO_1MHz|temp9\(15),
	datad => VCC,
	cin => \NCO_1MHz|LessThan19~27_cout\,
	cout => \NCO_1MHz|LessThan19~29_cout\);

-- Location: LCCOMB_X23_Y14_N30
\NCO_1MHz|LessThan19~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan19~30_combout\ = (\NCO_1MHz|phase9\(16) & (\NCO_1MHz|LessThan19~29_cout\ & \NCO_1MHz|temp9\(16))) # (!\NCO_1MHz|phase9\(16) & ((\NCO_1MHz|LessThan19~29_cout\) # (\NCO_1MHz|temp9\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase9\(16),
	datad => \NCO_1MHz|temp9\(16),
	cin => \NCO_1MHz|LessThan19~29_cout\,
	combout => \NCO_1MHz|LessThan19~30_combout\);

-- Location: LCCOMB_X21_Y13_N16
\NCO_1MHz|temp9[18]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp9[18]~52_combout\ = \NCO_1MHz|temp8\(18) $ (\NCO_1MHz|temp9[17]~51\ $ (\NCO_1MHz|judge9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp8\(18),
	datad => \NCO_1MHz|judge9~0_combout\,
	cin => \NCO_1MHz|temp9[17]~51\,
	combout => \NCO_1MHz|temp9[18]~52_combout\);

-- Location: FF_X21_Y13_N17
\NCO_1MHz|temp9[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp9[18]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp9\(18));

-- Location: LCCOMB_X24_Y13_N26
\NCO_1MHz|judge10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|judge10~1_combout\ = (\NCO_1MHz|temp9\(18)) # ((!\NCO_1MHz|temp9\(17) & !\NCO_1MHz|LessThan19~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp9\(17),
	datab => \NCO_1MHz|LessThan19~30_combout\,
	datac => \NCO_1MHz|temp9\(18),
	combout => \NCO_1MHz|judge10~1_combout\);

-- Location: FF_X24_Y13_N13
\NCO_1MHz|temp10[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp10[16]~48_combout\,
	asdata => \NCO_1MHz|Add76~24_combout\,
	sload => \NCO_1MHz|judge10~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp10\(16));

-- Location: LCCOMB_X24_Y13_N14
\NCO_1MHz|temp10[17]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp10[17]~50_combout\ = (\NCO_1MHz|temp9\(17) & ((GND) # (!\NCO_1MHz|temp10[16]~49\))) # (!\NCO_1MHz|temp9\(17) & (\NCO_1MHz|temp10[16]~49\ $ (GND)))
-- \NCO_1MHz|temp10[17]~51\ = CARRY((\NCO_1MHz|temp9\(17)) # (!\NCO_1MHz|temp10[16]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp9\(17),
	datad => VCC,
	cin => \NCO_1MHz|temp10[16]~49\,
	combout => \NCO_1MHz|temp10[17]~50_combout\,
	cout => \NCO_1MHz|temp10[17]~51\);

-- Location: LCCOMB_X24_Y13_N16
\NCO_1MHz|temp10[18]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp10[18]~52_combout\ = \NCO_1MHz|temp9\(18) $ (!\NCO_1MHz|temp10[17]~51\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp9\(18),
	cin => \NCO_1MHz|temp10[17]~51\,
	combout => \NCO_1MHz|temp10[18]~52_combout\);

-- Location: LCCOMB_X25_Y13_N28
\NCO_1MHz|Add76~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add76~26_combout\ = (\NCO_1MHz|temp9\(17) & (!\NCO_1MHz|Add76~25\)) # (!\NCO_1MHz|temp9\(17) & ((\NCO_1MHz|Add76~25\) # (GND)))
-- \NCO_1MHz|Add76~27\ = CARRY((!\NCO_1MHz|Add76~25\) # (!\NCO_1MHz|temp9\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp9\(17),
	datad => VCC,
	cin => \NCO_1MHz|Add76~25\,
	combout => \NCO_1MHz|Add76~26_combout\,
	cout => \NCO_1MHz|Add76~27\);

-- Location: LCCOMB_X25_Y13_N30
\NCO_1MHz|Add76~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add76~28_combout\ = \NCO_1MHz|Add76~27\ $ (!\NCO_1MHz|temp9\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|temp9\(18),
	cin => \NCO_1MHz|Add76~27\,
	combout => \NCO_1MHz|Add76~28_combout\);

-- Location: FF_X24_Y13_N17
\NCO_1MHz|temp10[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp10[18]~52_combout\,
	asdata => \NCO_1MHz|Add76~28_combout\,
	sload => \NCO_1MHz|judge10~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp10\(18));

-- Location: FF_X24_Y13_N15
\NCO_1MHz|temp10[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp10[17]~50_combout\,
	asdata => \NCO_1MHz|Add76~26_combout\,
	sload => \NCO_1MHz|judge10~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp10\(17));

-- Location: FF_X23_Y17_N15
\NCO_1MHz|phase10[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase9\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase10\(15));

-- Location: FF_X24_Y13_N11
\NCO_1MHz|temp10[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp10[15]~46_combout\,
	asdata => \NCO_1MHz|Add76~22_combout\,
	sload => \NCO_1MHz|judge10~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp10\(15));

-- Location: FF_X24_Y13_N9
\NCO_1MHz|temp10[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp10[14]~44_combout\,
	asdata => \NCO_1MHz|Add76~20_combout\,
	sload => \NCO_1MHz|judge10~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp10\(14));

-- Location: FF_X23_Y17_N13
\NCO_1MHz|phase10[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase9\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase10\(14));

-- Location: LCCOMB_X23_Y17_N26
\NCO_1MHz|phase10[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase10[13]~feeder_combout\ = \NCO_1MHz|phase9\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase9\(13),
	combout => \NCO_1MHz|phase10[13]~feeder_combout\);

-- Location: FF_X23_Y17_N27
\NCO_1MHz|phase10[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase10[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase10\(13));

-- Location: FF_X24_Y13_N7
\NCO_1MHz|temp10[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp10[13]~42_combout\,
	asdata => \NCO_1MHz|Add76~18_combout\,
	sload => \NCO_1MHz|judge10~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp10\(13));

-- Location: FF_X24_Y13_N5
\NCO_1MHz|temp10[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp10[12]~40_combout\,
	asdata => \NCO_1MHz|Add76~16_combout\,
	sload => \NCO_1MHz|judge10~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp10\(12));

-- Location: LCCOMB_X23_Y17_N20
\NCO_1MHz|phase10[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase10[12]~feeder_combout\ = \NCO_1MHz|phase9\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase9\(12),
	combout => \NCO_1MHz|phase10[12]~feeder_combout\);

-- Location: FF_X23_Y17_N21
\NCO_1MHz|phase10[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase10[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase10\(12));

-- Location: FF_X24_Y13_N3
\NCO_1MHz|temp10[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp10[11]~38_combout\,
	asdata => \NCO_1MHz|Add76~14_combout\,
	sload => \NCO_1MHz|judge10~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp10\(11));

-- Location: LCCOMB_X23_Y17_N22
\NCO_1MHz|phase10[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase10[11]~feeder_combout\ = \NCO_1MHz|phase9\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase9\(11),
	combout => \NCO_1MHz|phase10[11]~feeder_combout\);

-- Location: FF_X23_Y17_N23
\NCO_1MHz|phase10[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase10[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase10\(11));

-- Location: LCCOMB_X23_Y17_N24
\NCO_1MHz|phase10[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase10[10]~feeder_combout\ = \NCO_1MHz|phase9\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase9\(10),
	combout => \NCO_1MHz|phase10[10]~feeder_combout\);

-- Location: FF_X23_Y17_N25
\NCO_1MHz|phase10[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase10[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase10\(10));

-- Location: FF_X24_Y13_N1
\NCO_1MHz|temp10[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp10[10]~36_combout\,
	asdata => \NCO_1MHz|Add76~12_combout\,
	sload => \NCO_1MHz|judge10~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp10\(10));

-- Location: FF_X24_Y14_N31
\NCO_1MHz|temp10[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp10[9]~34_combout\,
	asdata => \NCO_1MHz|Add76~10_combout\,
	sload => \NCO_1MHz|judge10~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp10\(9));

-- Location: FF_X23_Y17_N19
\NCO_1MHz|phase10[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase9\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase10\(9));

-- Location: FF_X24_Y14_N29
\NCO_1MHz|temp10[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp10[8]~32_combout\,
	asdata => \NCO_1MHz|Add76~8_combout\,
	sload => \NCO_1MHz|judge10~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp10\(8));

-- Location: FF_X23_Y17_N29
\NCO_1MHz|phase10[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase9\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase10\(8));

-- Location: FF_X23_Y18_N31
\NCO_1MHz|phase10[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase9\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase10\(7));

-- Location: FF_X24_Y14_N27
\NCO_1MHz|temp10[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp10[7]~30_combout\,
	asdata => \NCO_1MHz|Add76~6_combout\,
	sload => \NCO_1MHz|judge10~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp10\(7));

-- Location: FF_X24_Y14_N25
\NCO_1MHz|temp10[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp10[6]~28_combout\,
	asdata => \NCO_1MHz|Add76~4_combout\,
	sload => \NCO_1MHz|judge10~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp10\(6));

-- Location: FF_X23_Y18_N29
\NCO_1MHz|phase10[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase9\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase10\(6));

-- Location: FF_X23_Y18_N27
\NCO_1MHz|phase10[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase9\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase10\(5));

-- Location: FF_X24_Y14_N23
\NCO_1MHz|temp10[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp10[5]~26_combout\,
	asdata => \NCO_1MHz|Add76~2_combout\,
	sload => \NCO_1MHz|judge10~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp10\(5));

-- Location: FF_X24_Y14_N21
\NCO_1MHz|temp10[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp10[4]~24_combout\,
	asdata => \NCO_1MHz|Add76~0_combout\,
	sload => \NCO_1MHz|judge10~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp10\(4));

-- Location: LCCOMB_X23_Y18_N0
\NCO_1MHz|phase10[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase10[4]~feeder_combout\ = \NCO_1MHz|phase9\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase9\(4),
	combout => \NCO_1MHz|phase10[4]~feeder_combout\);

-- Location: FF_X23_Y18_N1
\NCO_1MHz|phase10[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase10[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase10\(4));

-- Location: FF_X24_Y14_N19
\NCO_1MHz|temp10[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp10[3]~22_combout\,
	asdata => \NCO_1MHz|temp9\(3),
	sload => \NCO_1MHz|judge10~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp10\(3));

-- Location: LCCOMB_X23_Y18_N2
\NCO_1MHz|phase10[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase10[3]~feeder_combout\ = \NCO_1MHz|phase9\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase9\(3),
	combout => \NCO_1MHz|phase10[3]~feeder_combout\);

-- Location: FF_X23_Y18_N3
\NCO_1MHz|phase10[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase10[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase10\(3));

-- Location: FF_X23_Y18_N13
\NCO_1MHz|phase10[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase9\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase10\(2));

-- Location: FF_X24_Y14_N17
\NCO_1MHz|temp10[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp10[2]~20_combout\,
	asdata => \NCO_1MHz|temp9\(2),
	sload => \NCO_1MHz|judge10~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp10\(2));

-- Location: FF_X24_Y14_N15
\NCO_1MHz|temp10[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp10[1]~18_combout\,
	asdata => \NCO_1MHz|temp9\(1),
	sload => \NCO_1MHz|judge10~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp10\(1));

-- Location: LCCOMB_X23_Y18_N8
\NCO_1MHz|phase10[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase10[1]~feeder_combout\ = \NCO_1MHz|phase9\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase9\(1),
	combout => \NCO_1MHz|phase10[1]~feeder_combout\);

-- Location: FF_X23_Y18_N9
\NCO_1MHz|phase10[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase10[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase10\(1));

-- Location: FF_X23_Y18_N25
\NCO_1MHz|phase8[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase7\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase8\(0));

-- Location: FF_X23_Y18_N23
\NCO_1MHz|phase9[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase8\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase9\(0));

-- Location: FF_X23_Y18_N11
\NCO_1MHz|phase10[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase9\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase10\(0));

-- Location: LCCOMB_X23_Y18_N16
\NCO_1MHz|LessThan21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan21~1_cout\ = CARRY(\NCO_1MHz|phase10\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase10\(0),
	datad => VCC,
	cout => \NCO_1MHz|LessThan21~1_cout\);

-- Location: LCCOMB_X23_Y18_N18
\NCO_1MHz|LessThan21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan21~3_cout\ = CARRY((\NCO_1MHz|temp10\(1) & ((!\NCO_1MHz|LessThan21~1_cout\) # (!\NCO_1MHz|phase10\(1)))) # (!\NCO_1MHz|temp10\(1) & (!\NCO_1MHz|phase10\(1) & !\NCO_1MHz|LessThan21~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp10\(1),
	datab => \NCO_1MHz|phase10\(1),
	datad => VCC,
	cin => \NCO_1MHz|LessThan21~1_cout\,
	cout => \NCO_1MHz|LessThan21~3_cout\);

-- Location: LCCOMB_X23_Y18_N20
\NCO_1MHz|LessThan21~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan21~5_cout\ = CARRY((\NCO_1MHz|phase10\(2) & ((!\NCO_1MHz|LessThan21~3_cout\) # (!\NCO_1MHz|temp10\(2)))) # (!\NCO_1MHz|phase10\(2) & (!\NCO_1MHz|temp10\(2) & !\NCO_1MHz|LessThan21~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase10\(2),
	datab => \NCO_1MHz|temp10\(2),
	datad => VCC,
	cin => \NCO_1MHz|LessThan21~3_cout\,
	cout => \NCO_1MHz|LessThan21~5_cout\);

-- Location: LCCOMB_X23_Y18_N22
\NCO_1MHz|LessThan21~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan21~7_cout\ = CARRY((\NCO_1MHz|temp10\(3) & ((!\NCO_1MHz|LessThan21~5_cout\) # (!\NCO_1MHz|phase10\(3)))) # (!\NCO_1MHz|temp10\(3) & (!\NCO_1MHz|phase10\(3) & !\NCO_1MHz|LessThan21~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp10\(3),
	datab => \NCO_1MHz|phase10\(3),
	datad => VCC,
	cin => \NCO_1MHz|LessThan21~5_cout\,
	cout => \NCO_1MHz|LessThan21~7_cout\);

-- Location: LCCOMB_X23_Y18_N24
\NCO_1MHz|LessThan21~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan21~9_cout\ = CARRY((\NCO_1MHz|temp10\(4) & (\NCO_1MHz|phase10\(4) & !\NCO_1MHz|LessThan21~7_cout\)) # (!\NCO_1MHz|temp10\(4) & ((\NCO_1MHz|phase10\(4)) # (!\NCO_1MHz|LessThan21~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp10\(4),
	datab => \NCO_1MHz|phase10\(4),
	datad => VCC,
	cin => \NCO_1MHz|LessThan21~7_cout\,
	cout => \NCO_1MHz|LessThan21~9_cout\);

-- Location: LCCOMB_X23_Y18_N26
\NCO_1MHz|LessThan21~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan21~11_cout\ = CARRY((\NCO_1MHz|phase10\(5) & (\NCO_1MHz|temp10\(5) & !\NCO_1MHz|LessThan21~9_cout\)) # (!\NCO_1MHz|phase10\(5) & ((\NCO_1MHz|temp10\(5)) # (!\NCO_1MHz|LessThan21~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase10\(5),
	datab => \NCO_1MHz|temp10\(5),
	datad => VCC,
	cin => \NCO_1MHz|LessThan21~9_cout\,
	cout => \NCO_1MHz|LessThan21~11_cout\);

-- Location: LCCOMB_X23_Y18_N28
\NCO_1MHz|LessThan21~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan21~13_cout\ = CARRY((\NCO_1MHz|temp10\(6) & (\NCO_1MHz|phase10\(6) & !\NCO_1MHz|LessThan21~11_cout\)) # (!\NCO_1MHz|temp10\(6) & ((\NCO_1MHz|phase10\(6)) # (!\NCO_1MHz|LessThan21~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp10\(6),
	datab => \NCO_1MHz|phase10\(6),
	datad => VCC,
	cin => \NCO_1MHz|LessThan21~11_cout\,
	cout => \NCO_1MHz|LessThan21~13_cout\);

-- Location: LCCOMB_X23_Y18_N30
\NCO_1MHz|LessThan21~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan21~15_cout\ = CARRY((\NCO_1MHz|phase10\(7) & (\NCO_1MHz|temp10\(7) & !\NCO_1MHz|LessThan21~13_cout\)) # (!\NCO_1MHz|phase10\(7) & ((\NCO_1MHz|temp10\(7)) # (!\NCO_1MHz|LessThan21~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase10\(7),
	datab => \NCO_1MHz|temp10\(7),
	datad => VCC,
	cin => \NCO_1MHz|LessThan21~13_cout\,
	cout => \NCO_1MHz|LessThan21~15_cout\);

-- Location: LCCOMB_X23_Y17_N0
\NCO_1MHz|LessThan21~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan21~17_cout\ = CARRY((\NCO_1MHz|temp10\(8) & (\NCO_1MHz|phase10\(8) & !\NCO_1MHz|LessThan21~15_cout\)) # (!\NCO_1MHz|temp10\(8) & ((\NCO_1MHz|phase10\(8)) # (!\NCO_1MHz|LessThan21~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp10\(8),
	datab => \NCO_1MHz|phase10\(8),
	datad => VCC,
	cin => \NCO_1MHz|LessThan21~15_cout\,
	cout => \NCO_1MHz|LessThan21~17_cout\);

-- Location: LCCOMB_X23_Y17_N2
\NCO_1MHz|LessThan21~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan21~19_cout\ = CARRY((\NCO_1MHz|temp10\(9) & ((!\NCO_1MHz|LessThan21~17_cout\) # (!\NCO_1MHz|phase10\(9)))) # (!\NCO_1MHz|temp10\(9) & (!\NCO_1MHz|phase10\(9) & !\NCO_1MHz|LessThan21~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp10\(9),
	datab => \NCO_1MHz|phase10\(9),
	datad => VCC,
	cin => \NCO_1MHz|LessThan21~17_cout\,
	cout => \NCO_1MHz|LessThan21~19_cout\);

-- Location: LCCOMB_X23_Y17_N4
\NCO_1MHz|LessThan21~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan21~21_cout\ = CARRY((\NCO_1MHz|phase10\(10) & ((!\NCO_1MHz|LessThan21~19_cout\) # (!\NCO_1MHz|temp10\(10)))) # (!\NCO_1MHz|phase10\(10) & (!\NCO_1MHz|temp10\(10) & !\NCO_1MHz|LessThan21~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase10\(10),
	datab => \NCO_1MHz|temp10\(10),
	datad => VCC,
	cin => \NCO_1MHz|LessThan21~19_cout\,
	cout => \NCO_1MHz|LessThan21~21_cout\);

-- Location: LCCOMB_X23_Y17_N6
\NCO_1MHz|LessThan21~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan21~23_cout\ = CARRY((\NCO_1MHz|temp10\(11) & ((!\NCO_1MHz|LessThan21~21_cout\) # (!\NCO_1MHz|phase10\(11)))) # (!\NCO_1MHz|temp10\(11) & (!\NCO_1MHz|phase10\(11) & !\NCO_1MHz|LessThan21~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp10\(11),
	datab => \NCO_1MHz|phase10\(11),
	datad => VCC,
	cin => \NCO_1MHz|LessThan21~21_cout\,
	cout => \NCO_1MHz|LessThan21~23_cout\);

-- Location: LCCOMB_X23_Y17_N8
\NCO_1MHz|LessThan21~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan21~25_cout\ = CARRY((\NCO_1MHz|temp10\(12) & (\NCO_1MHz|phase10\(12) & !\NCO_1MHz|LessThan21~23_cout\)) # (!\NCO_1MHz|temp10\(12) & ((\NCO_1MHz|phase10\(12)) # (!\NCO_1MHz|LessThan21~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp10\(12),
	datab => \NCO_1MHz|phase10\(12),
	datad => VCC,
	cin => \NCO_1MHz|LessThan21~23_cout\,
	cout => \NCO_1MHz|LessThan21~25_cout\);

-- Location: LCCOMB_X23_Y17_N10
\NCO_1MHz|LessThan21~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan21~27_cout\ = CARRY((\NCO_1MHz|phase10\(13) & (\NCO_1MHz|temp10\(13) & !\NCO_1MHz|LessThan21~25_cout\)) # (!\NCO_1MHz|phase10\(13) & ((\NCO_1MHz|temp10\(13)) # (!\NCO_1MHz|LessThan21~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase10\(13),
	datab => \NCO_1MHz|temp10\(13),
	datad => VCC,
	cin => \NCO_1MHz|LessThan21~25_cout\,
	cout => \NCO_1MHz|LessThan21~27_cout\);

-- Location: LCCOMB_X23_Y17_N12
\NCO_1MHz|LessThan21~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan21~29_cout\ = CARRY((\NCO_1MHz|temp10\(14) & (\NCO_1MHz|phase10\(14) & !\NCO_1MHz|LessThan21~27_cout\)) # (!\NCO_1MHz|temp10\(14) & ((\NCO_1MHz|phase10\(14)) # (!\NCO_1MHz|LessThan21~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp10\(14),
	datab => \NCO_1MHz|phase10\(14),
	datad => VCC,
	cin => \NCO_1MHz|LessThan21~27_cout\,
	cout => \NCO_1MHz|LessThan21~29_cout\);

-- Location: LCCOMB_X23_Y17_N14
\NCO_1MHz|LessThan21~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan21~31_cout\ = CARRY((\NCO_1MHz|phase10\(15) & (\NCO_1MHz|temp10\(15) & !\NCO_1MHz|LessThan21~29_cout\)) # (!\NCO_1MHz|phase10\(15) & ((\NCO_1MHz|temp10\(15)) # (!\NCO_1MHz|LessThan21~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase10\(15),
	datab => \NCO_1MHz|temp10\(15),
	datad => VCC,
	cin => \NCO_1MHz|LessThan21~29_cout\,
	cout => \NCO_1MHz|LessThan21~31_cout\);

-- Location: LCCOMB_X23_Y17_N16
\NCO_1MHz|LessThan21~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan21~32_combout\ = (\NCO_1MHz|temp10\(16) & ((\NCO_1MHz|LessThan21~31_cout\) # (!\NCO_1MHz|phase10\(16)))) # (!\NCO_1MHz|temp10\(16) & (!\NCO_1MHz|phase10\(16) & \NCO_1MHz|LessThan21~31_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010110010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp10\(16),
	datab => \NCO_1MHz|phase10\(16),
	cin => \NCO_1MHz|LessThan21~31_cout\,
	combout => \NCO_1MHz|LessThan21~32_combout\);

-- Location: LCCOMB_X24_Y17_N26
\NCO_1MHz|judge11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|judge11~1_combout\ = (!\NCO_1MHz|temp10\(18) & ((\NCO_1MHz|temp10\(17)) # (\NCO_1MHz|LessThan21~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp10\(18),
	datab => \NCO_1MHz|temp10\(17),
	datac => \NCO_1MHz|LessThan21~32_combout\,
	combout => \NCO_1MHz|judge11~1_combout\);

-- Location: LCCOMB_X24_Y16_N0
\NCO_1MHz|temp11[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp11[3]~16_combout\ = \NCO_1MHz|temp10\(3) $ (VCC)
-- \NCO_1MHz|temp11[3]~17\ = CARRY(\NCO_1MHz|temp10\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp10\(3),
	datad => VCC,
	combout => \NCO_1MHz|temp11[3]~16_combout\,
	cout => \NCO_1MHz|temp11[3]~17\);

-- Location: LCCOMB_X24_Y16_N2
\NCO_1MHz|temp11[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp11[4]~18_combout\ = (\NCO_1MHz|judge11~1_combout\ & ((\NCO_1MHz|temp10\(4) & (\NCO_1MHz|temp11[3]~17\ & VCC)) # (!\NCO_1MHz|temp10\(4) & (!\NCO_1MHz|temp11[3]~17\)))) # (!\NCO_1MHz|judge11~1_combout\ & ((\NCO_1MHz|temp10\(4) & 
-- (!\NCO_1MHz|temp11[3]~17\)) # (!\NCO_1MHz|temp10\(4) & ((\NCO_1MHz|temp11[3]~17\) # (GND)))))
-- \NCO_1MHz|temp11[4]~19\ = CARRY((\NCO_1MHz|judge11~1_combout\ & (!\NCO_1MHz|temp10\(4) & !\NCO_1MHz|temp11[3]~17\)) # (!\NCO_1MHz|judge11~1_combout\ & ((!\NCO_1MHz|temp11[3]~17\) # (!\NCO_1MHz|temp10\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge11~1_combout\,
	datab => \NCO_1MHz|temp10\(4),
	datad => VCC,
	cin => \NCO_1MHz|temp11[3]~17\,
	combout => \NCO_1MHz|temp11[4]~18_combout\,
	cout => \NCO_1MHz|temp11[4]~19\);

-- Location: LCCOMB_X24_Y16_N4
\NCO_1MHz|temp11[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp11[5]~20_combout\ = ((\NCO_1MHz|judge11~1_combout\ $ (\NCO_1MHz|temp10\(5) $ (\NCO_1MHz|temp11[4]~19\)))) # (GND)
-- \NCO_1MHz|temp11[5]~21\ = CARRY((\NCO_1MHz|judge11~1_combout\ & (\NCO_1MHz|temp10\(5) & !\NCO_1MHz|temp11[4]~19\)) # (!\NCO_1MHz|judge11~1_combout\ & ((\NCO_1MHz|temp10\(5)) # (!\NCO_1MHz|temp11[4]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge11~1_combout\,
	datab => \NCO_1MHz|temp10\(5),
	datad => VCC,
	cin => \NCO_1MHz|temp11[4]~19\,
	combout => \NCO_1MHz|temp11[5]~20_combout\,
	cout => \NCO_1MHz|temp11[5]~21\);

-- Location: LCCOMB_X24_Y16_N6
\NCO_1MHz|temp11[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp11[6]~22_combout\ = (\NCO_1MHz|judge11~1_combout\ & ((\NCO_1MHz|temp10\(6) & (\NCO_1MHz|temp11[5]~21\ & VCC)) # (!\NCO_1MHz|temp10\(6) & (!\NCO_1MHz|temp11[5]~21\)))) # (!\NCO_1MHz|judge11~1_combout\ & ((\NCO_1MHz|temp10\(6) & 
-- (!\NCO_1MHz|temp11[5]~21\)) # (!\NCO_1MHz|temp10\(6) & ((\NCO_1MHz|temp11[5]~21\) # (GND)))))
-- \NCO_1MHz|temp11[6]~23\ = CARRY((\NCO_1MHz|judge11~1_combout\ & (!\NCO_1MHz|temp10\(6) & !\NCO_1MHz|temp11[5]~21\)) # (!\NCO_1MHz|judge11~1_combout\ & ((!\NCO_1MHz|temp11[5]~21\) # (!\NCO_1MHz|temp10\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge11~1_combout\,
	datab => \NCO_1MHz|temp10\(6),
	datad => VCC,
	cin => \NCO_1MHz|temp11[5]~21\,
	combout => \NCO_1MHz|temp11[6]~22_combout\,
	cout => \NCO_1MHz|temp11[6]~23\);

-- Location: LCCOMB_X24_Y16_N8
\NCO_1MHz|temp11[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp11[7]~24_combout\ = ((\NCO_1MHz|judge11~1_combout\ $ (\NCO_1MHz|temp10\(7) $ (!\NCO_1MHz|temp11[6]~23\)))) # (GND)
-- \NCO_1MHz|temp11[7]~25\ = CARRY((\NCO_1MHz|judge11~1_combout\ & ((\NCO_1MHz|temp10\(7)) # (!\NCO_1MHz|temp11[6]~23\))) # (!\NCO_1MHz|judge11~1_combout\ & (\NCO_1MHz|temp10\(7) & !\NCO_1MHz|temp11[6]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge11~1_combout\,
	datab => \NCO_1MHz|temp10\(7),
	datad => VCC,
	cin => \NCO_1MHz|temp11[6]~23\,
	combout => \NCO_1MHz|temp11[7]~24_combout\,
	cout => \NCO_1MHz|temp11[7]~25\);

-- Location: LCCOMB_X24_Y16_N10
\NCO_1MHz|temp11[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp11[8]~26_combout\ = (\NCO_1MHz|judge11~1_combout\ & ((\NCO_1MHz|temp10\(8) & (\NCO_1MHz|temp11[7]~25\ & VCC)) # (!\NCO_1MHz|temp10\(8) & (!\NCO_1MHz|temp11[7]~25\)))) # (!\NCO_1MHz|judge11~1_combout\ & ((\NCO_1MHz|temp10\(8) & 
-- (!\NCO_1MHz|temp11[7]~25\)) # (!\NCO_1MHz|temp10\(8) & ((\NCO_1MHz|temp11[7]~25\) # (GND)))))
-- \NCO_1MHz|temp11[8]~27\ = CARRY((\NCO_1MHz|judge11~1_combout\ & (!\NCO_1MHz|temp10\(8) & !\NCO_1MHz|temp11[7]~25\)) # (!\NCO_1MHz|judge11~1_combout\ & ((!\NCO_1MHz|temp11[7]~25\) # (!\NCO_1MHz|temp10\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge11~1_combout\,
	datab => \NCO_1MHz|temp10\(8),
	datad => VCC,
	cin => \NCO_1MHz|temp11[7]~25\,
	combout => \NCO_1MHz|temp11[8]~26_combout\,
	cout => \NCO_1MHz|temp11[8]~27\);

-- Location: LCCOMB_X24_Y16_N12
\NCO_1MHz|temp11[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp11[9]~28_combout\ = ((\NCO_1MHz|judge11~1_combout\ $ (\NCO_1MHz|temp10\(9) $ (!\NCO_1MHz|temp11[8]~27\)))) # (GND)
-- \NCO_1MHz|temp11[9]~29\ = CARRY((\NCO_1MHz|judge11~1_combout\ & ((\NCO_1MHz|temp10\(9)) # (!\NCO_1MHz|temp11[8]~27\))) # (!\NCO_1MHz|judge11~1_combout\ & (\NCO_1MHz|temp10\(9) & !\NCO_1MHz|temp11[8]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge11~1_combout\,
	datab => \NCO_1MHz|temp10\(9),
	datad => VCC,
	cin => \NCO_1MHz|temp11[8]~27\,
	combout => \NCO_1MHz|temp11[9]~28_combout\,
	cout => \NCO_1MHz|temp11[9]~29\);

-- Location: LCCOMB_X24_Y16_N14
\NCO_1MHz|temp11[10]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp11[10]~30_combout\ = (\NCO_1MHz|temp10\(10) & ((\NCO_1MHz|judge11~1_combout\ & (\NCO_1MHz|temp11[9]~29\ & VCC)) # (!\NCO_1MHz|judge11~1_combout\ & (!\NCO_1MHz|temp11[9]~29\)))) # (!\NCO_1MHz|temp10\(10) & ((\NCO_1MHz|judge11~1_combout\ & 
-- (!\NCO_1MHz|temp11[9]~29\)) # (!\NCO_1MHz|judge11~1_combout\ & ((\NCO_1MHz|temp11[9]~29\) # (GND)))))
-- \NCO_1MHz|temp11[10]~31\ = CARRY((\NCO_1MHz|temp10\(10) & (!\NCO_1MHz|judge11~1_combout\ & !\NCO_1MHz|temp11[9]~29\)) # (!\NCO_1MHz|temp10\(10) & ((!\NCO_1MHz|temp11[9]~29\) # (!\NCO_1MHz|judge11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp10\(10),
	datab => \NCO_1MHz|judge11~1_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp11[9]~29\,
	combout => \NCO_1MHz|temp11[10]~30_combout\,
	cout => \NCO_1MHz|temp11[10]~31\);

-- Location: LCCOMB_X24_Y16_N16
\NCO_1MHz|temp11[11]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp11[11]~32_combout\ = ((\NCO_1MHz|judge11~1_combout\ $ (\NCO_1MHz|temp10\(11) $ (!\NCO_1MHz|temp11[10]~31\)))) # (GND)
-- \NCO_1MHz|temp11[11]~33\ = CARRY((\NCO_1MHz|judge11~1_combout\ & ((\NCO_1MHz|temp10\(11)) # (!\NCO_1MHz|temp11[10]~31\))) # (!\NCO_1MHz|judge11~1_combout\ & (\NCO_1MHz|temp10\(11) & !\NCO_1MHz|temp11[10]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge11~1_combout\,
	datab => \NCO_1MHz|temp10\(11),
	datad => VCC,
	cin => \NCO_1MHz|temp11[10]~31\,
	combout => \NCO_1MHz|temp11[11]~32_combout\,
	cout => \NCO_1MHz|temp11[11]~33\);

-- Location: LCCOMB_X24_Y16_N18
\NCO_1MHz|temp11[12]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp11[12]~34_combout\ = (\NCO_1MHz|temp10\(12) & ((\NCO_1MHz|judge11~1_combout\ & (\NCO_1MHz|temp11[11]~33\ & VCC)) # (!\NCO_1MHz|judge11~1_combout\ & (!\NCO_1MHz|temp11[11]~33\)))) # (!\NCO_1MHz|temp10\(12) & ((\NCO_1MHz|judge11~1_combout\ & 
-- (!\NCO_1MHz|temp11[11]~33\)) # (!\NCO_1MHz|judge11~1_combout\ & ((\NCO_1MHz|temp11[11]~33\) # (GND)))))
-- \NCO_1MHz|temp11[12]~35\ = CARRY((\NCO_1MHz|temp10\(12) & (!\NCO_1MHz|judge11~1_combout\ & !\NCO_1MHz|temp11[11]~33\)) # (!\NCO_1MHz|temp10\(12) & ((!\NCO_1MHz|temp11[11]~33\) # (!\NCO_1MHz|judge11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp10\(12),
	datab => \NCO_1MHz|judge11~1_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp11[11]~33\,
	combout => \NCO_1MHz|temp11[12]~34_combout\,
	cout => \NCO_1MHz|temp11[12]~35\);

-- Location: LCCOMB_X24_Y16_N20
\NCO_1MHz|temp11[13]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp11[13]~36_combout\ = ((\NCO_1MHz|temp10\(13) $ (\NCO_1MHz|judge11~1_combout\ $ (!\NCO_1MHz|temp11[12]~35\)))) # (GND)
-- \NCO_1MHz|temp11[13]~37\ = CARRY((\NCO_1MHz|temp10\(13) & ((\NCO_1MHz|judge11~1_combout\) # (!\NCO_1MHz|temp11[12]~35\))) # (!\NCO_1MHz|temp10\(13) & (\NCO_1MHz|judge11~1_combout\ & !\NCO_1MHz|temp11[12]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp10\(13),
	datab => \NCO_1MHz|judge11~1_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp11[12]~35\,
	combout => \NCO_1MHz|temp11[13]~36_combout\,
	cout => \NCO_1MHz|temp11[13]~37\);

-- Location: LCCOMB_X24_Y16_N22
\NCO_1MHz|temp11[14]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp11[14]~38_combout\ = (\NCO_1MHz|temp10\(14) & ((\NCO_1MHz|judge11~1_combout\ & (\NCO_1MHz|temp11[13]~37\ & VCC)) # (!\NCO_1MHz|judge11~1_combout\ & (!\NCO_1MHz|temp11[13]~37\)))) # (!\NCO_1MHz|temp10\(14) & ((\NCO_1MHz|judge11~1_combout\ & 
-- (!\NCO_1MHz|temp11[13]~37\)) # (!\NCO_1MHz|judge11~1_combout\ & ((\NCO_1MHz|temp11[13]~37\) # (GND)))))
-- \NCO_1MHz|temp11[14]~39\ = CARRY((\NCO_1MHz|temp10\(14) & (!\NCO_1MHz|judge11~1_combout\ & !\NCO_1MHz|temp11[13]~37\)) # (!\NCO_1MHz|temp10\(14) & ((!\NCO_1MHz|temp11[13]~37\) # (!\NCO_1MHz|judge11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp10\(14),
	datab => \NCO_1MHz|judge11~1_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp11[13]~37\,
	combout => \NCO_1MHz|temp11[14]~38_combout\,
	cout => \NCO_1MHz|temp11[14]~39\);

-- Location: LCCOMB_X24_Y16_N24
\NCO_1MHz|temp11[15]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp11[15]~40_combout\ = ((\NCO_1MHz|temp10\(15) $ (\NCO_1MHz|judge11~1_combout\ $ (!\NCO_1MHz|temp11[14]~39\)))) # (GND)
-- \NCO_1MHz|temp11[15]~41\ = CARRY((\NCO_1MHz|temp10\(15) & ((\NCO_1MHz|judge11~1_combout\) # (!\NCO_1MHz|temp11[14]~39\))) # (!\NCO_1MHz|temp10\(15) & (\NCO_1MHz|judge11~1_combout\ & !\NCO_1MHz|temp11[14]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp10\(15),
	datab => \NCO_1MHz|judge11~1_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp11[14]~39\,
	combout => \NCO_1MHz|temp11[15]~40_combout\,
	cout => \NCO_1MHz|temp11[15]~41\);

-- Location: LCCOMB_X24_Y16_N26
\NCO_1MHz|temp11[16]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp11[16]~42_combout\ = (\NCO_1MHz|temp10\(16) & ((\NCO_1MHz|judge11~1_combout\ & (\NCO_1MHz|temp11[15]~41\ & VCC)) # (!\NCO_1MHz|judge11~1_combout\ & (!\NCO_1MHz|temp11[15]~41\)))) # (!\NCO_1MHz|temp10\(16) & ((\NCO_1MHz|judge11~1_combout\ & 
-- (!\NCO_1MHz|temp11[15]~41\)) # (!\NCO_1MHz|judge11~1_combout\ & ((\NCO_1MHz|temp11[15]~41\) # (GND)))))
-- \NCO_1MHz|temp11[16]~43\ = CARRY((\NCO_1MHz|temp10\(16) & (!\NCO_1MHz|judge11~1_combout\ & !\NCO_1MHz|temp11[15]~41\)) # (!\NCO_1MHz|temp10\(16) & ((!\NCO_1MHz|temp11[15]~41\) # (!\NCO_1MHz|judge11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp10\(16),
	datab => \NCO_1MHz|judge11~1_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp11[15]~41\,
	combout => \NCO_1MHz|temp11[16]~42_combout\,
	cout => \NCO_1MHz|temp11[16]~43\);

-- Location: FF_X24_Y16_N27
\NCO_1MHz|temp11[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp11[16]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp11\(16));

-- Location: FF_X24_Y16_N25
\NCO_1MHz|temp11[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp11[15]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp11\(15));

-- Location: LCCOMB_X23_Y19_N18
\NCO_1MHz|phase11[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase11[15]~feeder_combout\ = \NCO_1MHz|phase10\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase10\(15),
	combout => \NCO_1MHz|phase11[15]~feeder_combout\);

-- Location: FF_X23_Y19_N19
\NCO_1MHz|phase11[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase11[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase11\(15));

-- Location: FF_X23_Y19_N13
\NCO_1MHz|phase11[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase10\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase11\(14));

-- Location: FF_X24_Y16_N23
\NCO_1MHz|temp11[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp11[14]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp11\(14));

-- Location: FF_X24_Y16_N21
\NCO_1MHz|temp11[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp11[13]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp11\(13));

-- Location: LCCOMB_X23_Y19_N20
\NCO_1MHz|phase11[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase11[13]~feeder_combout\ = \NCO_1MHz|phase10\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase10\(13),
	combout => \NCO_1MHz|phase11[13]~feeder_combout\);

-- Location: FF_X23_Y19_N21
\NCO_1MHz|phase11[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase11[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase11\(13));

-- Location: LCCOMB_X23_Y19_N22
\NCO_1MHz|phase11[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase11[12]~feeder_combout\ = \NCO_1MHz|phase10\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase10\(12),
	combout => \NCO_1MHz|phase11[12]~feeder_combout\);

-- Location: FF_X23_Y19_N23
\NCO_1MHz|phase11[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase11[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase11\(12));

-- Location: FF_X24_Y16_N19
\NCO_1MHz|temp11[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp11[12]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp11\(12));

-- Location: FF_X23_Y19_N25
\NCO_1MHz|phase11[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase10\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase11\(11));

-- Location: FF_X24_Y16_N17
\NCO_1MHz|temp11[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp11[11]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp11\(11));

-- Location: FF_X23_Y19_N27
\NCO_1MHz|phase11[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase10\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase11\(10));

-- Location: FF_X24_Y16_N15
\NCO_1MHz|temp11[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp11[10]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp11\(10));

-- Location: FF_X24_Y16_N13
\NCO_1MHz|temp11[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp11[9]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp11\(9));

-- Location: FF_X23_Y19_N29
\NCO_1MHz|phase11[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase10\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase11\(9));

-- Location: FF_X23_Y19_N31
\NCO_1MHz|phase11[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase10\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase11\(8));

-- Location: FF_X24_Y16_N11
\NCO_1MHz|temp11[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp11[8]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp11\(8));

-- Location: FF_X23_Y20_N31
\NCO_1MHz|phase11[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase10\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase11\(7));

-- Location: FF_X24_Y16_N9
\NCO_1MHz|temp11[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp11[7]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp11\(7));

-- Location: FF_X24_Y16_N7
\NCO_1MHz|temp11[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp11[6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp11\(6));

-- Location: FF_X23_Y20_N19
\NCO_1MHz|phase11[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase10\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase11\(6));

-- Location: LCCOMB_X23_Y20_N8
\NCO_1MHz|phase11[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase11[5]~feeder_combout\ = \NCO_1MHz|phase10\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase10\(5),
	combout => \NCO_1MHz|phase11[5]~feeder_combout\);

-- Location: FF_X23_Y20_N9
\NCO_1MHz|phase11[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase11[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase11\(5));

-- Location: FF_X24_Y16_N5
\NCO_1MHz|temp11[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp11[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp11\(5));

-- Location: LCCOMB_X23_Y20_N10
\NCO_1MHz|phase11[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase11[4]~feeder_combout\ = \NCO_1MHz|phase10\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase10\(4),
	combout => \NCO_1MHz|phase11[4]~feeder_combout\);

-- Location: FF_X23_Y20_N11
\NCO_1MHz|phase11[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase11[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase11\(4));

-- Location: FF_X24_Y16_N3
\NCO_1MHz|temp11[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp11[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp11\(4));

-- Location: FF_X24_Y16_N1
\NCO_1MHz|temp11[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp11[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp11\(3));

-- Location: FF_X23_Y20_N5
\NCO_1MHz|phase11[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase10\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase11\(3));

-- Location: LCCOMB_X23_Y20_N6
\NCO_1MHz|phase11[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase11[2]~feeder_combout\ = \NCO_1MHz|phase10\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase10\(2),
	combout => \NCO_1MHz|phase11[2]~feeder_combout\);

-- Location: FF_X23_Y20_N7
\NCO_1MHz|phase11[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase11[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase11\(2));

-- Location: LCCOMB_X23_Y20_N0
\NCO_1MHz|temp11[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp11[2]~feeder_combout\ = \NCO_1MHz|temp10\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|temp10\(2),
	combout => \NCO_1MHz|temp11[2]~feeder_combout\);

-- Location: FF_X23_Y20_N1
\NCO_1MHz|temp11[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp11[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp11\(2));

-- Location: LCCOMB_X23_Y20_N12
\NCO_1MHz|temp11[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp11[1]~feeder_combout\ = \NCO_1MHz|temp10\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|temp10\(1),
	combout => \NCO_1MHz|temp11[1]~feeder_combout\);

-- Location: FF_X23_Y20_N13
\NCO_1MHz|temp11[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp11[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp11\(1));

-- Location: FF_X23_Y20_N3
\NCO_1MHz|phase11[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase10\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase11\(1));

-- Location: LCCOMB_X23_Y20_N14
\NCO_1MHz|phase11[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase11[0]~feeder_combout\ = \NCO_1MHz|phase10\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase10\(0),
	combout => \NCO_1MHz|phase11[0]~feeder_combout\);

-- Location: FF_X23_Y20_N15
\NCO_1MHz|phase11[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase11[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase11\(0));

-- Location: LCCOMB_X23_Y20_N16
\NCO_1MHz|LessThan23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan23~1_cout\ = CARRY(\NCO_1MHz|phase11\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase11\(0),
	datad => VCC,
	cout => \NCO_1MHz|LessThan23~1_cout\);

-- Location: LCCOMB_X23_Y20_N18
\NCO_1MHz|LessThan23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan23~3_cout\ = CARRY((\NCO_1MHz|temp11\(1) & ((!\NCO_1MHz|LessThan23~1_cout\) # (!\NCO_1MHz|phase11\(1)))) # (!\NCO_1MHz|temp11\(1) & (!\NCO_1MHz|phase11\(1) & !\NCO_1MHz|LessThan23~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp11\(1),
	datab => \NCO_1MHz|phase11\(1),
	datad => VCC,
	cin => \NCO_1MHz|LessThan23~1_cout\,
	cout => \NCO_1MHz|LessThan23~3_cout\);

-- Location: LCCOMB_X23_Y20_N20
\NCO_1MHz|LessThan23~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan23~5_cout\ = CARRY((\NCO_1MHz|phase11\(2) & ((!\NCO_1MHz|LessThan23~3_cout\) # (!\NCO_1MHz|temp11\(2)))) # (!\NCO_1MHz|phase11\(2) & (!\NCO_1MHz|temp11\(2) & !\NCO_1MHz|LessThan23~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase11\(2),
	datab => \NCO_1MHz|temp11\(2),
	datad => VCC,
	cin => \NCO_1MHz|LessThan23~3_cout\,
	cout => \NCO_1MHz|LessThan23~5_cout\);

-- Location: LCCOMB_X23_Y20_N22
\NCO_1MHz|LessThan23~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan23~7_cout\ = CARRY((\NCO_1MHz|temp11\(3) & ((!\NCO_1MHz|LessThan23~5_cout\) # (!\NCO_1MHz|phase11\(3)))) # (!\NCO_1MHz|temp11\(3) & (!\NCO_1MHz|phase11\(3) & !\NCO_1MHz|LessThan23~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp11\(3),
	datab => \NCO_1MHz|phase11\(3),
	datad => VCC,
	cin => \NCO_1MHz|LessThan23~5_cout\,
	cout => \NCO_1MHz|LessThan23~7_cout\);

-- Location: LCCOMB_X23_Y20_N24
\NCO_1MHz|LessThan23~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan23~9_cout\ = CARRY((\NCO_1MHz|phase11\(4) & ((!\NCO_1MHz|LessThan23~7_cout\) # (!\NCO_1MHz|temp11\(4)))) # (!\NCO_1MHz|phase11\(4) & (!\NCO_1MHz|temp11\(4) & !\NCO_1MHz|LessThan23~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase11\(4),
	datab => \NCO_1MHz|temp11\(4),
	datad => VCC,
	cin => \NCO_1MHz|LessThan23~7_cout\,
	cout => \NCO_1MHz|LessThan23~9_cout\);

-- Location: LCCOMB_X23_Y20_N26
\NCO_1MHz|LessThan23~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan23~11_cout\ = CARRY((\NCO_1MHz|phase11\(5) & (\NCO_1MHz|temp11\(5) & !\NCO_1MHz|LessThan23~9_cout\)) # (!\NCO_1MHz|phase11\(5) & ((\NCO_1MHz|temp11\(5)) # (!\NCO_1MHz|LessThan23~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase11\(5),
	datab => \NCO_1MHz|temp11\(5),
	datad => VCC,
	cin => \NCO_1MHz|LessThan23~9_cout\,
	cout => \NCO_1MHz|LessThan23~11_cout\);

-- Location: LCCOMB_X23_Y20_N28
\NCO_1MHz|LessThan23~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan23~13_cout\ = CARRY((\NCO_1MHz|temp11\(6) & (\NCO_1MHz|phase11\(6) & !\NCO_1MHz|LessThan23~11_cout\)) # (!\NCO_1MHz|temp11\(6) & ((\NCO_1MHz|phase11\(6)) # (!\NCO_1MHz|LessThan23~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp11\(6),
	datab => \NCO_1MHz|phase11\(6),
	datad => VCC,
	cin => \NCO_1MHz|LessThan23~11_cout\,
	cout => \NCO_1MHz|LessThan23~13_cout\);

-- Location: LCCOMB_X23_Y20_N30
\NCO_1MHz|LessThan23~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan23~15_cout\ = CARRY((\NCO_1MHz|phase11\(7) & (\NCO_1MHz|temp11\(7) & !\NCO_1MHz|LessThan23~13_cout\)) # (!\NCO_1MHz|phase11\(7) & ((\NCO_1MHz|temp11\(7)) # (!\NCO_1MHz|LessThan23~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase11\(7),
	datab => \NCO_1MHz|temp11\(7),
	datad => VCC,
	cin => \NCO_1MHz|LessThan23~13_cout\,
	cout => \NCO_1MHz|LessThan23~15_cout\);

-- Location: LCCOMB_X23_Y19_N0
\NCO_1MHz|LessThan23~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan23~17_cout\ = CARRY((\NCO_1MHz|phase11\(8) & ((!\NCO_1MHz|LessThan23~15_cout\) # (!\NCO_1MHz|temp11\(8)))) # (!\NCO_1MHz|phase11\(8) & (!\NCO_1MHz|temp11\(8) & !\NCO_1MHz|LessThan23~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase11\(8),
	datab => \NCO_1MHz|temp11\(8),
	datad => VCC,
	cin => \NCO_1MHz|LessThan23~15_cout\,
	cout => \NCO_1MHz|LessThan23~17_cout\);

-- Location: LCCOMB_X23_Y19_N2
\NCO_1MHz|LessThan23~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan23~19_cout\ = CARRY((\NCO_1MHz|temp11\(9) & ((!\NCO_1MHz|LessThan23~17_cout\) # (!\NCO_1MHz|phase11\(9)))) # (!\NCO_1MHz|temp11\(9) & (!\NCO_1MHz|phase11\(9) & !\NCO_1MHz|LessThan23~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp11\(9),
	datab => \NCO_1MHz|phase11\(9),
	datad => VCC,
	cin => \NCO_1MHz|LessThan23~17_cout\,
	cout => \NCO_1MHz|LessThan23~19_cout\);

-- Location: LCCOMB_X23_Y19_N4
\NCO_1MHz|LessThan23~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan23~21_cout\ = CARRY((\NCO_1MHz|phase11\(10) & ((!\NCO_1MHz|LessThan23~19_cout\) # (!\NCO_1MHz|temp11\(10)))) # (!\NCO_1MHz|phase11\(10) & (!\NCO_1MHz|temp11\(10) & !\NCO_1MHz|LessThan23~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase11\(10),
	datab => \NCO_1MHz|temp11\(10),
	datad => VCC,
	cin => \NCO_1MHz|LessThan23~19_cout\,
	cout => \NCO_1MHz|LessThan23~21_cout\);

-- Location: LCCOMB_X23_Y19_N6
\NCO_1MHz|LessThan23~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan23~23_cout\ = CARRY((\NCO_1MHz|phase11\(11) & (\NCO_1MHz|temp11\(11) & !\NCO_1MHz|LessThan23~21_cout\)) # (!\NCO_1MHz|phase11\(11) & ((\NCO_1MHz|temp11\(11)) # (!\NCO_1MHz|LessThan23~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase11\(11),
	datab => \NCO_1MHz|temp11\(11),
	datad => VCC,
	cin => \NCO_1MHz|LessThan23~21_cout\,
	cout => \NCO_1MHz|LessThan23~23_cout\);

-- Location: LCCOMB_X23_Y19_N8
\NCO_1MHz|LessThan23~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan23~25_cout\ = CARRY((\NCO_1MHz|phase11\(12) & ((!\NCO_1MHz|LessThan23~23_cout\) # (!\NCO_1MHz|temp11\(12)))) # (!\NCO_1MHz|phase11\(12) & (!\NCO_1MHz|temp11\(12) & !\NCO_1MHz|LessThan23~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase11\(12),
	datab => \NCO_1MHz|temp11\(12),
	datad => VCC,
	cin => \NCO_1MHz|LessThan23~23_cout\,
	cout => \NCO_1MHz|LessThan23~25_cout\);

-- Location: LCCOMB_X23_Y19_N10
\NCO_1MHz|LessThan23~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan23~27_cout\ = CARRY((\NCO_1MHz|temp11\(13) & ((!\NCO_1MHz|LessThan23~25_cout\) # (!\NCO_1MHz|phase11\(13)))) # (!\NCO_1MHz|temp11\(13) & (!\NCO_1MHz|phase11\(13) & !\NCO_1MHz|LessThan23~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp11\(13),
	datab => \NCO_1MHz|phase11\(13),
	datad => VCC,
	cin => \NCO_1MHz|LessThan23~25_cout\,
	cout => \NCO_1MHz|LessThan23~27_cout\);

-- Location: LCCOMB_X23_Y19_N12
\NCO_1MHz|LessThan23~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan23~29_cout\ = CARRY((\NCO_1MHz|phase11\(14) & ((!\NCO_1MHz|LessThan23~27_cout\) # (!\NCO_1MHz|temp11\(14)))) # (!\NCO_1MHz|phase11\(14) & (!\NCO_1MHz|temp11\(14) & !\NCO_1MHz|LessThan23~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase11\(14),
	datab => \NCO_1MHz|temp11\(14),
	datad => VCC,
	cin => \NCO_1MHz|LessThan23~27_cout\,
	cout => \NCO_1MHz|LessThan23~29_cout\);

-- Location: LCCOMB_X23_Y19_N14
\NCO_1MHz|LessThan23~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan23~31_cout\ = CARRY((\NCO_1MHz|temp11\(15) & ((!\NCO_1MHz|LessThan23~29_cout\) # (!\NCO_1MHz|phase11\(15)))) # (!\NCO_1MHz|temp11\(15) & (!\NCO_1MHz|phase11\(15) & !\NCO_1MHz|LessThan23~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp11\(15),
	datab => \NCO_1MHz|phase11\(15),
	datad => VCC,
	cin => \NCO_1MHz|LessThan23~29_cout\,
	cout => \NCO_1MHz|LessThan23~31_cout\);

-- Location: LCCOMB_X23_Y19_N16
\NCO_1MHz|LessThan23~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan23~32_combout\ = (\NCO_1MHz|phase11\(16) & (\NCO_1MHz|LessThan23~31_cout\ & \NCO_1MHz|temp11\(16))) # (!\NCO_1MHz|phase11\(16) & ((\NCO_1MHz|LessThan23~31_cout\) # (\NCO_1MHz|temp11\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase11\(16),
	datad => \NCO_1MHz|temp11\(16),
	cin => \NCO_1MHz|LessThan23~31_cout\,
	combout => \NCO_1MHz|LessThan23~32_combout\);

-- Location: LCCOMB_X24_Y16_N28
\NCO_1MHz|temp11[17]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp11[17]~44_combout\ = ((\NCO_1MHz|temp10\(17) $ (\NCO_1MHz|judge11~1_combout\ $ (!\NCO_1MHz|temp11[16]~43\)))) # (GND)
-- \NCO_1MHz|temp11[17]~45\ = CARRY((\NCO_1MHz|temp10\(17) & ((\NCO_1MHz|judge11~1_combout\) # (!\NCO_1MHz|temp11[16]~43\))) # (!\NCO_1MHz|temp10\(17) & (\NCO_1MHz|judge11~1_combout\ & !\NCO_1MHz|temp11[16]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp10\(17),
	datab => \NCO_1MHz|judge11~1_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp11[16]~43\,
	combout => \NCO_1MHz|temp11[17]~44_combout\,
	cout => \NCO_1MHz|temp11[17]~45\);

-- Location: FF_X24_Y16_N29
\NCO_1MHz|temp11[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp11[17]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp11\(17));

-- Location: LCCOMB_X24_Y16_N30
\NCO_1MHz|temp11[18]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp11[18]~46_combout\ = \NCO_1MHz|temp10\(18) $ (\NCO_1MHz|temp11[17]~45\ $ (\NCO_1MHz|judge11~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp10\(18),
	datad => \NCO_1MHz|judge11~1_combout\,
	cin => \NCO_1MHz|temp11[17]~45\,
	combout => \NCO_1MHz|temp11[18]~46_combout\);

-- Location: FF_X24_Y16_N31
\NCO_1MHz|temp11[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp11[18]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp11\(18));

-- Location: LCCOMB_X24_Y19_N26
\NCO_1MHz|judge12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|judge12~1_combout\ = (!\NCO_1MHz|temp11\(18) & ((\NCO_1MHz|LessThan23~32_combout\) # (\NCO_1MHz|temp11\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan23~32_combout\,
	datac => \NCO_1MHz|temp11\(17),
	datad => \NCO_1MHz|temp11\(18),
	combout => \NCO_1MHz|judge12~1_combout\);

-- Location: LCCOMB_X24_Y20_N16
\NCO_1MHz|temp12[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp12[2]~17_combout\ = \NCO_1MHz|temp11\(2) $ (VCC)
-- \NCO_1MHz|temp12[2]~18\ = CARRY(\NCO_1MHz|temp11\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp11\(2),
	datad => VCC,
	combout => \NCO_1MHz|temp12[2]~17_combout\,
	cout => \NCO_1MHz|temp12[2]~18\);

-- Location: LCCOMB_X24_Y20_N18
\NCO_1MHz|temp12[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp12[3]~19_combout\ = (\NCO_1MHz|temp11\(3) & ((\NCO_1MHz|judge12~1_combout\ & (\NCO_1MHz|temp12[2]~18\ & VCC)) # (!\NCO_1MHz|judge12~1_combout\ & (!\NCO_1MHz|temp12[2]~18\)))) # (!\NCO_1MHz|temp11\(3) & ((\NCO_1MHz|judge12~1_combout\ & 
-- (!\NCO_1MHz|temp12[2]~18\)) # (!\NCO_1MHz|judge12~1_combout\ & ((\NCO_1MHz|temp12[2]~18\) # (GND)))))
-- \NCO_1MHz|temp12[3]~20\ = CARRY((\NCO_1MHz|temp11\(3) & (!\NCO_1MHz|judge12~1_combout\ & !\NCO_1MHz|temp12[2]~18\)) # (!\NCO_1MHz|temp11\(3) & ((!\NCO_1MHz|temp12[2]~18\) # (!\NCO_1MHz|judge12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp11\(3),
	datab => \NCO_1MHz|judge12~1_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp12[2]~18\,
	combout => \NCO_1MHz|temp12[3]~19_combout\,
	cout => \NCO_1MHz|temp12[3]~20\);

-- Location: LCCOMB_X24_Y20_N20
\NCO_1MHz|temp12[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp12[4]~21_combout\ = ((\NCO_1MHz|temp11\(4) $ (\NCO_1MHz|judge12~1_combout\ $ (\NCO_1MHz|temp12[3]~20\)))) # (GND)
-- \NCO_1MHz|temp12[4]~22\ = CARRY((\NCO_1MHz|temp11\(4) & ((!\NCO_1MHz|temp12[3]~20\) # (!\NCO_1MHz|judge12~1_combout\))) # (!\NCO_1MHz|temp11\(4) & (!\NCO_1MHz|judge12~1_combout\ & !\NCO_1MHz|temp12[3]~20\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp11\(4),
	datab => \NCO_1MHz|judge12~1_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp12[3]~20\,
	combout => \NCO_1MHz|temp12[4]~21_combout\,
	cout => \NCO_1MHz|temp12[4]~22\);

-- Location: LCCOMB_X24_Y20_N22
\NCO_1MHz|temp12[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp12[5]~23_combout\ = (\NCO_1MHz|temp11\(5) & ((\NCO_1MHz|judge12~1_combout\ & (\NCO_1MHz|temp12[4]~22\ & VCC)) # (!\NCO_1MHz|judge12~1_combout\ & (!\NCO_1MHz|temp12[4]~22\)))) # (!\NCO_1MHz|temp11\(5) & ((\NCO_1MHz|judge12~1_combout\ & 
-- (!\NCO_1MHz|temp12[4]~22\)) # (!\NCO_1MHz|judge12~1_combout\ & ((\NCO_1MHz|temp12[4]~22\) # (GND)))))
-- \NCO_1MHz|temp12[5]~24\ = CARRY((\NCO_1MHz|temp11\(5) & (!\NCO_1MHz|judge12~1_combout\ & !\NCO_1MHz|temp12[4]~22\)) # (!\NCO_1MHz|temp11\(5) & ((!\NCO_1MHz|temp12[4]~22\) # (!\NCO_1MHz|judge12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp11\(5),
	datab => \NCO_1MHz|judge12~1_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp12[4]~22\,
	combout => \NCO_1MHz|temp12[5]~23_combout\,
	cout => \NCO_1MHz|temp12[5]~24\);

-- Location: LCCOMB_X24_Y20_N24
\NCO_1MHz|temp12[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp12[6]~25_combout\ = ((\NCO_1MHz|temp11\(6) $ (\NCO_1MHz|judge12~1_combout\ $ (!\NCO_1MHz|temp12[5]~24\)))) # (GND)
-- \NCO_1MHz|temp12[6]~26\ = CARRY((\NCO_1MHz|temp11\(6) & ((\NCO_1MHz|judge12~1_combout\) # (!\NCO_1MHz|temp12[5]~24\))) # (!\NCO_1MHz|temp11\(6) & (\NCO_1MHz|judge12~1_combout\ & !\NCO_1MHz|temp12[5]~24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp11\(6),
	datab => \NCO_1MHz|judge12~1_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp12[5]~24\,
	combout => \NCO_1MHz|temp12[6]~25_combout\,
	cout => \NCO_1MHz|temp12[6]~26\);

-- Location: LCCOMB_X24_Y20_N26
\NCO_1MHz|temp12[7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp12[7]~27_combout\ = (\NCO_1MHz|temp11\(7) & ((\NCO_1MHz|judge12~1_combout\ & (\NCO_1MHz|temp12[6]~26\ & VCC)) # (!\NCO_1MHz|judge12~1_combout\ & (!\NCO_1MHz|temp12[6]~26\)))) # (!\NCO_1MHz|temp11\(7) & ((\NCO_1MHz|judge12~1_combout\ & 
-- (!\NCO_1MHz|temp12[6]~26\)) # (!\NCO_1MHz|judge12~1_combout\ & ((\NCO_1MHz|temp12[6]~26\) # (GND)))))
-- \NCO_1MHz|temp12[7]~28\ = CARRY((\NCO_1MHz|temp11\(7) & (!\NCO_1MHz|judge12~1_combout\ & !\NCO_1MHz|temp12[6]~26\)) # (!\NCO_1MHz|temp11\(7) & ((!\NCO_1MHz|temp12[6]~26\) # (!\NCO_1MHz|judge12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp11\(7),
	datab => \NCO_1MHz|judge12~1_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp12[6]~26\,
	combout => \NCO_1MHz|temp12[7]~27_combout\,
	cout => \NCO_1MHz|temp12[7]~28\);

-- Location: LCCOMB_X24_Y20_N28
\NCO_1MHz|temp12[8]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp12[8]~29_combout\ = ((\NCO_1MHz|judge12~1_combout\ $ (\NCO_1MHz|temp11\(8) $ (!\NCO_1MHz|temp12[7]~28\)))) # (GND)
-- \NCO_1MHz|temp12[8]~30\ = CARRY((\NCO_1MHz|judge12~1_combout\ & ((\NCO_1MHz|temp11\(8)) # (!\NCO_1MHz|temp12[7]~28\))) # (!\NCO_1MHz|judge12~1_combout\ & (\NCO_1MHz|temp11\(8) & !\NCO_1MHz|temp12[7]~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge12~1_combout\,
	datab => \NCO_1MHz|temp11\(8),
	datad => VCC,
	cin => \NCO_1MHz|temp12[7]~28\,
	combout => \NCO_1MHz|temp12[8]~29_combout\,
	cout => \NCO_1MHz|temp12[8]~30\);

-- Location: LCCOMB_X24_Y20_N30
\NCO_1MHz|temp12[9]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp12[9]~31_combout\ = (\NCO_1MHz|temp11\(9) & ((\NCO_1MHz|judge12~1_combout\ & (\NCO_1MHz|temp12[8]~30\ & VCC)) # (!\NCO_1MHz|judge12~1_combout\ & (!\NCO_1MHz|temp12[8]~30\)))) # (!\NCO_1MHz|temp11\(9) & ((\NCO_1MHz|judge12~1_combout\ & 
-- (!\NCO_1MHz|temp12[8]~30\)) # (!\NCO_1MHz|judge12~1_combout\ & ((\NCO_1MHz|temp12[8]~30\) # (GND)))))
-- \NCO_1MHz|temp12[9]~32\ = CARRY((\NCO_1MHz|temp11\(9) & (!\NCO_1MHz|judge12~1_combout\ & !\NCO_1MHz|temp12[8]~30\)) # (!\NCO_1MHz|temp11\(9) & ((!\NCO_1MHz|temp12[8]~30\) # (!\NCO_1MHz|judge12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp11\(9),
	datab => \NCO_1MHz|judge12~1_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp12[8]~30\,
	combout => \NCO_1MHz|temp12[9]~31_combout\,
	cout => \NCO_1MHz|temp12[9]~32\);

-- Location: LCCOMB_X24_Y19_N0
\NCO_1MHz|temp12[10]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp12[10]~33_combout\ = ((\NCO_1MHz|judge12~1_combout\ $ (\NCO_1MHz|temp11\(10) $ (!\NCO_1MHz|temp12[9]~32\)))) # (GND)
-- \NCO_1MHz|temp12[10]~34\ = CARRY((\NCO_1MHz|judge12~1_combout\ & ((\NCO_1MHz|temp11\(10)) # (!\NCO_1MHz|temp12[9]~32\))) # (!\NCO_1MHz|judge12~1_combout\ & (\NCO_1MHz|temp11\(10) & !\NCO_1MHz|temp12[9]~32\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge12~1_combout\,
	datab => \NCO_1MHz|temp11\(10),
	datad => VCC,
	cin => \NCO_1MHz|temp12[9]~32\,
	combout => \NCO_1MHz|temp12[10]~33_combout\,
	cout => \NCO_1MHz|temp12[10]~34\);

-- Location: LCCOMB_X24_Y19_N2
\NCO_1MHz|temp12[11]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp12[11]~35_combout\ = (\NCO_1MHz|judge12~1_combout\ & ((\NCO_1MHz|temp11\(11) & (\NCO_1MHz|temp12[10]~34\ & VCC)) # (!\NCO_1MHz|temp11\(11) & (!\NCO_1MHz|temp12[10]~34\)))) # (!\NCO_1MHz|judge12~1_combout\ & ((\NCO_1MHz|temp11\(11) & 
-- (!\NCO_1MHz|temp12[10]~34\)) # (!\NCO_1MHz|temp11\(11) & ((\NCO_1MHz|temp12[10]~34\) # (GND)))))
-- \NCO_1MHz|temp12[11]~36\ = CARRY((\NCO_1MHz|judge12~1_combout\ & (!\NCO_1MHz|temp11\(11) & !\NCO_1MHz|temp12[10]~34\)) # (!\NCO_1MHz|judge12~1_combout\ & ((!\NCO_1MHz|temp12[10]~34\) # (!\NCO_1MHz|temp11\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge12~1_combout\,
	datab => \NCO_1MHz|temp11\(11),
	datad => VCC,
	cin => \NCO_1MHz|temp12[10]~34\,
	combout => \NCO_1MHz|temp12[11]~35_combout\,
	cout => \NCO_1MHz|temp12[11]~36\);

-- Location: LCCOMB_X24_Y19_N4
\NCO_1MHz|temp12[12]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp12[12]~37_combout\ = ((\NCO_1MHz|judge12~1_combout\ $ (\NCO_1MHz|temp11\(12) $ (!\NCO_1MHz|temp12[11]~36\)))) # (GND)
-- \NCO_1MHz|temp12[12]~38\ = CARRY((\NCO_1MHz|judge12~1_combout\ & ((\NCO_1MHz|temp11\(12)) # (!\NCO_1MHz|temp12[11]~36\))) # (!\NCO_1MHz|judge12~1_combout\ & (\NCO_1MHz|temp11\(12) & !\NCO_1MHz|temp12[11]~36\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge12~1_combout\,
	datab => \NCO_1MHz|temp11\(12),
	datad => VCC,
	cin => \NCO_1MHz|temp12[11]~36\,
	combout => \NCO_1MHz|temp12[12]~37_combout\,
	cout => \NCO_1MHz|temp12[12]~38\);

-- Location: LCCOMB_X24_Y19_N6
\NCO_1MHz|temp12[13]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp12[13]~39_combout\ = (\NCO_1MHz|judge12~1_combout\ & ((\NCO_1MHz|temp11\(13) & (\NCO_1MHz|temp12[12]~38\ & VCC)) # (!\NCO_1MHz|temp11\(13) & (!\NCO_1MHz|temp12[12]~38\)))) # (!\NCO_1MHz|judge12~1_combout\ & ((\NCO_1MHz|temp11\(13) & 
-- (!\NCO_1MHz|temp12[12]~38\)) # (!\NCO_1MHz|temp11\(13) & ((\NCO_1MHz|temp12[12]~38\) # (GND)))))
-- \NCO_1MHz|temp12[13]~40\ = CARRY((\NCO_1MHz|judge12~1_combout\ & (!\NCO_1MHz|temp11\(13) & !\NCO_1MHz|temp12[12]~38\)) # (!\NCO_1MHz|judge12~1_combout\ & ((!\NCO_1MHz|temp12[12]~38\) # (!\NCO_1MHz|temp11\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge12~1_combout\,
	datab => \NCO_1MHz|temp11\(13),
	datad => VCC,
	cin => \NCO_1MHz|temp12[12]~38\,
	combout => \NCO_1MHz|temp12[13]~39_combout\,
	cout => \NCO_1MHz|temp12[13]~40\);

-- Location: LCCOMB_X24_Y19_N8
\NCO_1MHz|temp12[14]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp12[14]~41_combout\ = ((\NCO_1MHz|judge12~1_combout\ $ (\NCO_1MHz|temp11\(14) $ (!\NCO_1MHz|temp12[13]~40\)))) # (GND)
-- \NCO_1MHz|temp12[14]~42\ = CARRY((\NCO_1MHz|judge12~1_combout\ & ((\NCO_1MHz|temp11\(14)) # (!\NCO_1MHz|temp12[13]~40\))) # (!\NCO_1MHz|judge12~1_combout\ & (\NCO_1MHz|temp11\(14) & !\NCO_1MHz|temp12[13]~40\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge12~1_combout\,
	datab => \NCO_1MHz|temp11\(14),
	datad => VCC,
	cin => \NCO_1MHz|temp12[13]~40\,
	combout => \NCO_1MHz|temp12[14]~41_combout\,
	cout => \NCO_1MHz|temp12[14]~42\);

-- Location: LCCOMB_X24_Y19_N10
\NCO_1MHz|temp12[15]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp12[15]~43_combout\ = (\NCO_1MHz|judge12~1_combout\ & ((\NCO_1MHz|temp11\(15) & (\NCO_1MHz|temp12[14]~42\ & VCC)) # (!\NCO_1MHz|temp11\(15) & (!\NCO_1MHz|temp12[14]~42\)))) # (!\NCO_1MHz|judge12~1_combout\ & ((\NCO_1MHz|temp11\(15) & 
-- (!\NCO_1MHz|temp12[14]~42\)) # (!\NCO_1MHz|temp11\(15) & ((\NCO_1MHz|temp12[14]~42\) # (GND)))))
-- \NCO_1MHz|temp12[15]~44\ = CARRY((\NCO_1MHz|judge12~1_combout\ & (!\NCO_1MHz|temp11\(15) & !\NCO_1MHz|temp12[14]~42\)) # (!\NCO_1MHz|judge12~1_combout\ & ((!\NCO_1MHz|temp12[14]~42\) # (!\NCO_1MHz|temp11\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge12~1_combout\,
	datab => \NCO_1MHz|temp11\(15),
	datad => VCC,
	cin => \NCO_1MHz|temp12[14]~42\,
	combout => \NCO_1MHz|temp12[15]~43_combout\,
	cout => \NCO_1MHz|temp12[15]~44\);

-- Location: LCCOMB_X24_Y19_N12
\NCO_1MHz|temp12[16]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp12[16]~45_combout\ = ((\NCO_1MHz|judge12~1_combout\ $ (\NCO_1MHz|temp11\(16) $ (!\NCO_1MHz|temp12[15]~44\)))) # (GND)
-- \NCO_1MHz|temp12[16]~46\ = CARRY((\NCO_1MHz|judge12~1_combout\ & ((\NCO_1MHz|temp11\(16)) # (!\NCO_1MHz|temp12[15]~44\))) # (!\NCO_1MHz|judge12~1_combout\ & (\NCO_1MHz|temp11\(16) & !\NCO_1MHz|temp12[15]~44\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge12~1_combout\,
	datab => \NCO_1MHz|temp11\(16),
	datad => VCC,
	cin => \NCO_1MHz|temp12[15]~44\,
	combout => \NCO_1MHz|temp12[16]~45_combout\,
	cout => \NCO_1MHz|temp12[16]~46\);

-- Location: LCCOMB_X24_Y19_N14
\NCO_1MHz|temp12[17]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp12[17]~47_combout\ = (\NCO_1MHz|judge12~1_combout\ & ((\NCO_1MHz|temp11\(17) & (\NCO_1MHz|temp12[16]~46\ & VCC)) # (!\NCO_1MHz|temp11\(17) & (!\NCO_1MHz|temp12[16]~46\)))) # (!\NCO_1MHz|judge12~1_combout\ & ((\NCO_1MHz|temp11\(17) & 
-- (!\NCO_1MHz|temp12[16]~46\)) # (!\NCO_1MHz|temp11\(17) & ((\NCO_1MHz|temp12[16]~46\) # (GND)))))
-- \NCO_1MHz|temp12[17]~48\ = CARRY((\NCO_1MHz|judge12~1_combout\ & (!\NCO_1MHz|temp11\(17) & !\NCO_1MHz|temp12[16]~46\)) # (!\NCO_1MHz|judge12~1_combout\ & ((!\NCO_1MHz|temp12[16]~46\) # (!\NCO_1MHz|temp11\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge12~1_combout\,
	datab => \NCO_1MHz|temp11\(17),
	datad => VCC,
	cin => \NCO_1MHz|temp12[16]~46\,
	combout => \NCO_1MHz|temp12[17]~47_combout\,
	cout => \NCO_1MHz|temp12[17]~48\);

-- Location: LCCOMB_X24_Y19_N16
\NCO_1MHz|temp12[18]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp12[18]~49_combout\ = \NCO_1MHz|judge12~1_combout\ $ (\NCO_1MHz|temp12[17]~48\ $ (!\NCO_1MHz|temp11\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge12~1_combout\,
	datad => \NCO_1MHz|temp11\(18),
	cin => \NCO_1MHz|temp12[17]~48\,
	combout => \NCO_1MHz|temp12[18]~49_combout\);

-- Location: FF_X24_Y19_N17
\NCO_1MHz|temp12[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp12[18]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp12\(18));

-- Location: FF_X24_Y19_N13
\NCO_1MHz|temp12[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp12[16]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp12\(16));

-- Location: FF_X23_Y22_N17
\NCO_1MHz|phase12[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase11\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase12\(16));

-- Location: LCCOMB_X23_Y22_N26
\NCO_1MHz|phase12[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase12[15]~feeder_combout\ = \NCO_1MHz|phase11\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase11\(15),
	combout => \NCO_1MHz|phase12[15]~feeder_combout\);

-- Location: FF_X23_Y22_N27
\NCO_1MHz|phase12[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase12[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase12\(15));

-- Location: FF_X24_Y19_N11
\NCO_1MHz|temp12[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp12[15]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp12\(15));

-- Location: FF_X23_Y22_N13
\NCO_1MHz|phase12[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase11\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase12\(14));

-- Location: FF_X24_Y19_N9
\NCO_1MHz|temp12[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp12[14]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp12\(14));

-- Location: FF_X24_Y19_N7
\NCO_1MHz|temp12[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp12[13]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp12\(13));

-- Location: LCCOMB_X23_Y22_N28
\NCO_1MHz|phase12[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase12[13]~feeder_combout\ = \NCO_1MHz|phase11\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase11\(13),
	combout => \NCO_1MHz|phase12[13]~feeder_combout\);

-- Location: FF_X23_Y22_N29
\NCO_1MHz|phase12[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase12[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase12\(13));

-- Location: FF_X23_Y22_N23
\NCO_1MHz|phase12[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase11\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase12\(12));

-- Location: FF_X24_Y19_N5
\NCO_1MHz|temp12[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp12[12]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp12\(12));

-- Location: FF_X24_Y19_N3
\NCO_1MHz|temp12[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp12[11]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp12\(11));

-- Location: FF_X23_Y22_N25
\NCO_1MHz|phase12[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase11\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase12\(11));

-- Location: LCCOMB_X23_Y22_N18
\NCO_1MHz|phase12[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase12[10]~feeder_combout\ = \NCO_1MHz|phase11\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase11\(10),
	combout => \NCO_1MHz|phase12[10]~feeder_combout\);

-- Location: FF_X23_Y22_N19
\NCO_1MHz|phase12[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase12[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase12\(10));

-- Location: FF_X24_Y19_N1
\NCO_1MHz|temp12[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp12[10]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp12\(10));

-- Location: FF_X24_Y20_N31
\NCO_1MHz|temp12[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp12[9]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp12\(9));

-- Location: FF_X23_Y22_N21
\NCO_1MHz|phase12[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase11\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase12\(9));

-- Location: FF_X24_Y20_N29
\NCO_1MHz|temp12[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp12[8]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp12\(8));

-- Location: FF_X23_Y22_N31
\NCO_1MHz|phase12[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase11\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase12\(8));

-- Location: FF_X23_Y23_N31
\NCO_1MHz|phase12[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase11\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase12\(7));

-- Location: FF_X24_Y20_N27
\NCO_1MHz|temp12[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp12[7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp12\(7));

-- Location: FF_X24_Y20_N25
\NCO_1MHz|temp12[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp12[6]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp12\(6));

-- Location: FF_X23_Y23_N29
\NCO_1MHz|phase12[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase11\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase12\(6));

-- Location: LCCOMB_X23_Y23_N10
\NCO_1MHz|phase12[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase12[5]~feeder_combout\ = \NCO_1MHz|phase11\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase11\(5),
	combout => \NCO_1MHz|phase12[5]~feeder_combout\);

-- Location: FF_X23_Y23_N11
\NCO_1MHz|phase12[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase12[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase12\(5));

-- Location: FF_X24_Y20_N23
\NCO_1MHz|temp12[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp12[5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp12\(5));

-- Location: FF_X24_Y20_N21
\NCO_1MHz|temp12[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp12[4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp12\(4));

-- Location: LCCOMB_X23_Y23_N4
\NCO_1MHz|phase12[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase12[4]~feeder_combout\ = \NCO_1MHz|phase11\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase11\(4),
	combout => \NCO_1MHz|phase12[4]~feeder_combout\);

-- Location: FF_X23_Y23_N5
\NCO_1MHz|phase12[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase12[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase12\(4));

-- Location: FF_X24_Y20_N19
\NCO_1MHz|temp12[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp12[3]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp12\(3));

-- Location: FF_X23_Y23_N7
\NCO_1MHz|phase12[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase11\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase12\(3));

-- Location: LCCOMB_X23_Y23_N0
\NCO_1MHz|phase12[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase12[2]~feeder_combout\ = \NCO_1MHz|phase11\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase11\(2),
	combout => \NCO_1MHz|phase12[2]~feeder_combout\);

-- Location: FF_X23_Y23_N1
\NCO_1MHz|phase12[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase12[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase12\(2));

-- Location: LCCOMB_X23_Y23_N8
\NCO_1MHz|temp12[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp12[2]~feeder_combout\ = \NCO_1MHz|temp12[2]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|temp12[2]~17_combout\,
	combout => \NCO_1MHz|temp12[2]~feeder_combout\);

-- Location: FF_X23_Y23_N9
\NCO_1MHz|temp12[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp12[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp12\(2));

-- Location: FF_X23_Y23_N13
\NCO_1MHz|temp12[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|temp11\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp12\(1));

-- Location: LCCOMB_X23_Y23_N2
\NCO_1MHz|phase12[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase12[1]~feeder_combout\ = \NCO_1MHz|phase11\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase11\(1),
	combout => \NCO_1MHz|phase12[1]~feeder_combout\);

-- Location: FF_X23_Y23_N3
\NCO_1MHz|phase12[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase12[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase12\(1));

-- Location: FF_X23_Y23_N15
\NCO_1MHz|phase12[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase11\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase12\(0));

-- Location: LCCOMB_X23_Y23_N16
\NCO_1MHz|LessThan25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan25~1_cout\ = CARRY(\NCO_1MHz|phase12\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase12\(0),
	datad => VCC,
	cout => \NCO_1MHz|LessThan25~1_cout\);

-- Location: LCCOMB_X23_Y23_N18
\NCO_1MHz|LessThan25~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan25~3_cout\ = CARRY((\NCO_1MHz|temp12\(1) & ((!\NCO_1MHz|LessThan25~1_cout\) # (!\NCO_1MHz|phase12\(1)))) # (!\NCO_1MHz|temp12\(1) & (!\NCO_1MHz|phase12\(1) & !\NCO_1MHz|LessThan25~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp12\(1),
	datab => \NCO_1MHz|phase12\(1),
	datad => VCC,
	cin => \NCO_1MHz|LessThan25~1_cout\,
	cout => \NCO_1MHz|LessThan25~3_cout\);

-- Location: LCCOMB_X23_Y23_N20
\NCO_1MHz|LessThan25~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan25~5_cout\ = CARRY((\NCO_1MHz|phase12\(2) & ((!\NCO_1MHz|LessThan25~3_cout\) # (!\NCO_1MHz|temp12\(2)))) # (!\NCO_1MHz|phase12\(2) & (!\NCO_1MHz|temp12\(2) & !\NCO_1MHz|LessThan25~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase12\(2),
	datab => \NCO_1MHz|temp12\(2),
	datad => VCC,
	cin => \NCO_1MHz|LessThan25~3_cout\,
	cout => \NCO_1MHz|LessThan25~5_cout\);

-- Location: LCCOMB_X23_Y23_N22
\NCO_1MHz|LessThan25~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan25~7_cout\ = CARRY((\NCO_1MHz|temp12\(3) & ((!\NCO_1MHz|LessThan25~5_cout\) # (!\NCO_1MHz|phase12\(3)))) # (!\NCO_1MHz|temp12\(3) & (!\NCO_1MHz|phase12\(3) & !\NCO_1MHz|LessThan25~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp12\(3),
	datab => \NCO_1MHz|phase12\(3),
	datad => VCC,
	cin => \NCO_1MHz|LessThan25~5_cout\,
	cout => \NCO_1MHz|LessThan25~7_cout\);

-- Location: LCCOMB_X23_Y23_N24
\NCO_1MHz|LessThan25~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan25~9_cout\ = CARRY((\NCO_1MHz|temp12\(4) & (\NCO_1MHz|phase12\(4) & !\NCO_1MHz|LessThan25~7_cout\)) # (!\NCO_1MHz|temp12\(4) & ((\NCO_1MHz|phase12\(4)) # (!\NCO_1MHz|LessThan25~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp12\(4),
	datab => \NCO_1MHz|phase12\(4),
	datad => VCC,
	cin => \NCO_1MHz|LessThan25~7_cout\,
	cout => \NCO_1MHz|LessThan25~9_cout\);

-- Location: LCCOMB_X23_Y23_N26
\NCO_1MHz|LessThan25~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan25~11_cout\ = CARRY((\NCO_1MHz|phase12\(5) & (\NCO_1MHz|temp12\(5) & !\NCO_1MHz|LessThan25~9_cout\)) # (!\NCO_1MHz|phase12\(5) & ((\NCO_1MHz|temp12\(5)) # (!\NCO_1MHz|LessThan25~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase12\(5),
	datab => \NCO_1MHz|temp12\(5),
	datad => VCC,
	cin => \NCO_1MHz|LessThan25~9_cout\,
	cout => \NCO_1MHz|LessThan25~11_cout\);

-- Location: LCCOMB_X23_Y23_N28
\NCO_1MHz|LessThan25~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan25~13_cout\ = CARRY((\NCO_1MHz|temp12\(6) & (\NCO_1MHz|phase12\(6) & !\NCO_1MHz|LessThan25~11_cout\)) # (!\NCO_1MHz|temp12\(6) & ((\NCO_1MHz|phase12\(6)) # (!\NCO_1MHz|LessThan25~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp12\(6),
	datab => \NCO_1MHz|phase12\(6),
	datad => VCC,
	cin => \NCO_1MHz|LessThan25~11_cout\,
	cout => \NCO_1MHz|LessThan25~13_cout\);

-- Location: LCCOMB_X23_Y23_N30
\NCO_1MHz|LessThan25~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan25~15_cout\ = CARRY((\NCO_1MHz|phase12\(7) & (\NCO_1MHz|temp12\(7) & !\NCO_1MHz|LessThan25~13_cout\)) # (!\NCO_1MHz|phase12\(7) & ((\NCO_1MHz|temp12\(7)) # (!\NCO_1MHz|LessThan25~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase12\(7),
	datab => \NCO_1MHz|temp12\(7),
	datad => VCC,
	cin => \NCO_1MHz|LessThan25~13_cout\,
	cout => \NCO_1MHz|LessThan25~15_cout\);

-- Location: LCCOMB_X23_Y22_N0
\NCO_1MHz|LessThan25~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan25~17_cout\ = CARRY((\NCO_1MHz|temp12\(8) & (\NCO_1MHz|phase12\(8) & !\NCO_1MHz|LessThan25~15_cout\)) # (!\NCO_1MHz|temp12\(8) & ((\NCO_1MHz|phase12\(8)) # (!\NCO_1MHz|LessThan25~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp12\(8),
	datab => \NCO_1MHz|phase12\(8),
	datad => VCC,
	cin => \NCO_1MHz|LessThan25~15_cout\,
	cout => \NCO_1MHz|LessThan25~17_cout\);

-- Location: LCCOMB_X23_Y22_N2
\NCO_1MHz|LessThan25~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan25~19_cout\ = CARRY((\NCO_1MHz|temp12\(9) & ((!\NCO_1MHz|LessThan25~17_cout\) # (!\NCO_1MHz|phase12\(9)))) # (!\NCO_1MHz|temp12\(9) & (!\NCO_1MHz|phase12\(9) & !\NCO_1MHz|LessThan25~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp12\(9),
	datab => \NCO_1MHz|phase12\(9),
	datad => VCC,
	cin => \NCO_1MHz|LessThan25~17_cout\,
	cout => \NCO_1MHz|LessThan25~19_cout\);

-- Location: LCCOMB_X23_Y22_N4
\NCO_1MHz|LessThan25~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan25~21_cout\ = CARRY((\NCO_1MHz|phase12\(10) & ((!\NCO_1MHz|LessThan25~19_cout\) # (!\NCO_1MHz|temp12\(10)))) # (!\NCO_1MHz|phase12\(10) & (!\NCO_1MHz|temp12\(10) & !\NCO_1MHz|LessThan25~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase12\(10),
	datab => \NCO_1MHz|temp12\(10),
	datad => VCC,
	cin => \NCO_1MHz|LessThan25~19_cout\,
	cout => \NCO_1MHz|LessThan25~21_cout\);

-- Location: LCCOMB_X23_Y22_N6
\NCO_1MHz|LessThan25~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan25~23_cout\ = CARRY((\NCO_1MHz|temp12\(11) & ((!\NCO_1MHz|LessThan25~21_cout\) # (!\NCO_1MHz|phase12\(11)))) # (!\NCO_1MHz|temp12\(11) & (!\NCO_1MHz|phase12\(11) & !\NCO_1MHz|LessThan25~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp12\(11),
	datab => \NCO_1MHz|phase12\(11),
	datad => VCC,
	cin => \NCO_1MHz|LessThan25~21_cout\,
	cout => \NCO_1MHz|LessThan25~23_cout\);

-- Location: LCCOMB_X23_Y22_N8
\NCO_1MHz|LessThan25~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan25~25_cout\ = CARRY((\NCO_1MHz|phase12\(12) & ((!\NCO_1MHz|LessThan25~23_cout\) # (!\NCO_1MHz|temp12\(12)))) # (!\NCO_1MHz|phase12\(12) & (!\NCO_1MHz|temp12\(12) & !\NCO_1MHz|LessThan25~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase12\(12),
	datab => \NCO_1MHz|temp12\(12),
	datad => VCC,
	cin => \NCO_1MHz|LessThan25~23_cout\,
	cout => \NCO_1MHz|LessThan25~25_cout\);

-- Location: LCCOMB_X23_Y22_N10
\NCO_1MHz|LessThan25~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan25~27_cout\ = CARRY((\NCO_1MHz|temp12\(13) & ((!\NCO_1MHz|LessThan25~25_cout\) # (!\NCO_1MHz|phase12\(13)))) # (!\NCO_1MHz|temp12\(13) & (!\NCO_1MHz|phase12\(13) & !\NCO_1MHz|LessThan25~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp12\(13),
	datab => \NCO_1MHz|phase12\(13),
	datad => VCC,
	cin => \NCO_1MHz|LessThan25~25_cout\,
	cout => \NCO_1MHz|LessThan25~27_cout\);

-- Location: LCCOMB_X23_Y22_N12
\NCO_1MHz|LessThan25~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan25~29_cout\ = CARRY((\NCO_1MHz|phase12\(14) & ((!\NCO_1MHz|LessThan25~27_cout\) # (!\NCO_1MHz|temp12\(14)))) # (!\NCO_1MHz|phase12\(14) & (!\NCO_1MHz|temp12\(14) & !\NCO_1MHz|LessThan25~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase12\(14),
	datab => \NCO_1MHz|temp12\(14),
	datad => VCC,
	cin => \NCO_1MHz|LessThan25~27_cout\,
	cout => \NCO_1MHz|LessThan25~29_cout\);

-- Location: LCCOMB_X23_Y22_N14
\NCO_1MHz|LessThan25~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan25~31_cout\ = CARRY((\NCO_1MHz|phase12\(15) & (\NCO_1MHz|temp12\(15) & !\NCO_1MHz|LessThan25~29_cout\)) # (!\NCO_1MHz|phase12\(15) & ((\NCO_1MHz|temp12\(15)) # (!\NCO_1MHz|LessThan25~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase12\(15),
	datab => \NCO_1MHz|temp12\(15),
	datad => VCC,
	cin => \NCO_1MHz|LessThan25~29_cout\,
	cout => \NCO_1MHz|LessThan25~31_cout\);

-- Location: LCCOMB_X23_Y22_N16
\NCO_1MHz|LessThan25~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan25~32_combout\ = (\NCO_1MHz|temp12\(16) & ((\NCO_1MHz|LessThan25~31_cout\) # (!\NCO_1MHz|phase12\(16)))) # (!\NCO_1MHz|temp12\(16) & (\NCO_1MHz|LessThan25~31_cout\ & !\NCO_1MHz|phase12\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp12\(16),
	datad => \NCO_1MHz|phase12\(16),
	cin => \NCO_1MHz|LessThan25~31_cout\,
	combout => \NCO_1MHz|LessThan25~32_combout\);

-- Location: FF_X24_Y19_N15
\NCO_1MHz|temp12[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp12[17]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp12\(17));

-- Location: LCCOMB_X21_Y22_N26
\NCO_1MHz|judge13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|judge13~1_combout\ = (!\NCO_1MHz|temp12\(18) & ((\NCO_1MHz|LessThan25~32_combout\) # (\NCO_1MHz|temp12\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp12\(18),
	datac => \NCO_1MHz|LessThan25~32_combout\,
	datad => \NCO_1MHz|temp12\(17),
	combout => \NCO_1MHz|judge13~1_combout\);

-- Location: LCCOMB_X21_Y23_N14
\NCO_1MHz|temp13[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp13[1]~18_combout\ = \NCO_1MHz|temp12\(1) $ (VCC)
-- \NCO_1MHz|temp13[1]~19\ = CARRY(\NCO_1MHz|temp12\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp12\(1),
	datad => VCC,
	combout => \NCO_1MHz|temp13[1]~18_combout\,
	cout => \NCO_1MHz|temp13[1]~19\);

-- Location: LCCOMB_X21_Y23_N16
\NCO_1MHz|temp13[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp13[2]~20_combout\ = (\NCO_1MHz|judge13~1_combout\ & ((\NCO_1MHz|temp12\(2) & (\NCO_1MHz|temp13[1]~19\ & VCC)) # (!\NCO_1MHz|temp12\(2) & (!\NCO_1MHz|temp13[1]~19\)))) # (!\NCO_1MHz|judge13~1_combout\ & ((\NCO_1MHz|temp12\(2) & 
-- (!\NCO_1MHz|temp13[1]~19\)) # (!\NCO_1MHz|temp12\(2) & ((\NCO_1MHz|temp13[1]~19\) # (GND)))))
-- \NCO_1MHz|temp13[2]~21\ = CARRY((\NCO_1MHz|judge13~1_combout\ & (!\NCO_1MHz|temp12\(2) & !\NCO_1MHz|temp13[1]~19\)) # (!\NCO_1MHz|judge13~1_combout\ & ((!\NCO_1MHz|temp13[1]~19\) # (!\NCO_1MHz|temp12\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge13~1_combout\,
	datab => \NCO_1MHz|temp12\(2),
	datad => VCC,
	cin => \NCO_1MHz|temp13[1]~19\,
	combout => \NCO_1MHz|temp13[2]~20_combout\,
	cout => \NCO_1MHz|temp13[2]~21\);

-- Location: LCCOMB_X21_Y23_N18
\NCO_1MHz|temp13[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp13[3]~22_combout\ = ((\NCO_1MHz|judge13~1_combout\ $ (\NCO_1MHz|temp12\(3) $ (\NCO_1MHz|temp13[2]~21\)))) # (GND)
-- \NCO_1MHz|temp13[3]~23\ = CARRY((\NCO_1MHz|judge13~1_combout\ & (\NCO_1MHz|temp12\(3) & !\NCO_1MHz|temp13[2]~21\)) # (!\NCO_1MHz|judge13~1_combout\ & ((\NCO_1MHz|temp12\(3)) # (!\NCO_1MHz|temp13[2]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge13~1_combout\,
	datab => \NCO_1MHz|temp12\(3),
	datad => VCC,
	cin => \NCO_1MHz|temp13[2]~21\,
	combout => \NCO_1MHz|temp13[3]~22_combout\,
	cout => \NCO_1MHz|temp13[3]~23\);

-- Location: LCCOMB_X21_Y23_N20
\NCO_1MHz|temp13[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp13[4]~24_combout\ = (\NCO_1MHz|judge13~1_combout\ & ((\NCO_1MHz|temp12\(4) & (\NCO_1MHz|temp13[3]~23\ & VCC)) # (!\NCO_1MHz|temp12\(4) & (!\NCO_1MHz|temp13[3]~23\)))) # (!\NCO_1MHz|judge13~1_combout\ & ((\NCO_1MHz|temp12\(4) & 
-- (!\NCO_1MHz|temp13[3]~23\)) # (!\NCO_1MHz|temp12\(4) & ((\NCO_1MHz|temp13[3]~23\) # (GND)))))
-- \NCO_1MHz|temp13[4]~25\ = CARRY((\NCO_1MHz|judge13~1_combout\ & (!\NCO_1MHz|temp12\(4) & !\NCO_1MHz|temp13[3]~23\)) # (!\NCO_1MHz|judge13~1_combout\ & ((!\NCO_1MHz|temp13[3]~23\) # (!\NCO_1MHz|temp12\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge13~1_combout\,
	datab => \NCO_1MHz|temp12\(4),
	datad => VCC,
	cin => \NCO_1MHz|temp13[3]~23\,
	combout => \NCO_1MHz|temp13[4]~24_combout\,
	cout => \NCO_1MHz|temp13[4]~25\);

-- Location: LCCOMB_X21_Y23_N22
\NCO_1MHz|temp13[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp13[5]~26_combout\ = ((\NCO_1MHz|judge13~1_combout\ $ (\NCO_1MHz|temp12\(5) $ (!\NCO_1MHz|temp13[4]~25\)))) # (GND)
-- \NCO_1MHz|temp13[5]~27\ = CARRY((\NCO_1MHz|judge13~1_combout\ & ((\NCO_1MHz|temp12\(5)) # (!\NCO_1MHz|temp13[4]~25\))) # (!\NCO_1MHz|judge13~1_combout\ & (\NCO_1MHz|temp12\(5) & !\NCO_1MHz|temp13[4]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge13~1_combout\,
	datab => \NCO_1MHz|temp12\(5),
	datad => VCC,
	cin => \NCO_1MHz|temp13[4]~25\,
	combout => \NCO_1MHz|temp13[5]~26_combout\,
	cout => \NCO_1MHz|temp13[5]~27\);

-- Location: LCCOMB_X21_Y23_N24
\NCO_1MHz|temp13[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp13[6]~28_combout\ = (\NCO_1MHz|temp12\(6) & ((\NCO_1MHz|judge13~1_combout\ & (\NCO_1MHz|temp13[5]~27\ & VCC)) # (!\NCO_1MHz|judge13~1_combout\ & (!\NCO_1MHz|temp13[5]~27\)))) # (!\NCO_1MHz|temp12\(6) & ((\NCO_1MHz|judge13~1_combout\ & 
-- (!\NCO_1MHz|temp13[5]~27\)) # (!\NCO_1MHz|judge13~1_combout\ & ((\NCO_1MHz|temp13[5]~27\) # (GND)))))
-- \NCO_1MHz|temp13[6]~29\ = CARRY((\NCO_1MHz|temp12\(6) & (!\NCO_1MHz|judge13~1_combout\ & !\NCO_1MHz|temp13[5]~27\)) # (!\NCO_1MHz|temp12\(6) & ((!\NCO_1MHz|temp13[5]~27\) # (!\NCO_1MHz|judge13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp12\(6),
	datab => \NCO_1MHz|judge13~1_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp13[5]~27\,
	combout => \NCO_1MHz|temp13[6]~28_combout\,
	cout => \NCO_1MHz|temp13[6]~29\);

-- Location: LCCOMB_X21_Y23_N26
\NCO_1MHz|temp13[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp13[7]~30_combout\ = ((\NCO_1MHz|judge13~1_combout\ $ (\NCO_1MHz|temp12\(7) $ (!\NCO_1MHz|temp13[6]~29\)))) # (GND)
-- \NCO_1MHz|temp13[7]~31\ = CARRY((\NCO_1MHz|judge13~1_combout\ & ((\NCO_1MHz|temp12\(7)) # (!\NCO_1MHz|temp13[6]~29\))) # (!\NCO_1MHz|judge13~1_combout\ & (\NCO_1MHz|temp12\(7) & !\NCO_1MHz|temp13[6]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge13~1_combout\,
	datab => \NCO_1MHz|temp12\(7),
	datad => VCC,
	cin => \NCO_1MHz|temp13[6]~29\,
	combout => \NCO_1MHz|temp13[7]~30_combout\,
	cout => \NCO_1MHz|temp13[7]~31\);

-- Location: LCCOMB_X21_Y23_N28
\NCO_1MHz|temp13[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp13[8]~32_combout\ = (\NCO_1MHz|judge13~1_combout\ & ((\NCO_1MHz|temp12\(8) & (\NCO_1MHz|temp13[7]~31\ & VCC)) # (!\NCO_1MHz|temp12\(8) & (!\NCO_1MHz|temp13[7]~31\)))) # (!\NCO_1MHz|judge13~1_combout\ & ((\NCO_1MHz|temp12\(8) & 
-- (!\NCO_1MHz|temp13[7]~31\)) # (!\NCO_1MHz|temp12\(8) & ((\NCO_1MHz|temp13[7]~31\) # (GND)))))
-- \NCO_1MHz|temp13[8]~33\ = CARRY((\NCO_1MHz|judge13~1_combout\ & (!\NCO_1MHz|temp12\(8) & !\NCO_1MHz|temp13[7]~31\)) # (!\NCO_1MHz|judge13~1_combout\ & ((!\NCO_1MHz|temp13[7]~31\) # (!\NCO_1MHz|temp12\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge13~1_combout\,
	datab => \NCO_1MHz|temp12\(8),
	datad => VCC,
	cin => \NCO_1MHz|temp13[7]~31\,
	combout => \NCO_1MHz|temp13[8]~32_combout\,
	cout => \NCO_1MHz|temp13[8]~33\);

-- Location: LCCOMB_X21_Y23_N30
\NCO_1MHz|temp13[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp13[9]~34_combout\ = ((\NCO_1MHz|judge13~1_combout\ $ (\NCO_1MHz|temp12\(9) $ (!\NCO_1MHz|temp13[8]~33\)))) # (GND)
-- \NCO_1MHz|temp13[9]~35\ = CARRY((\NCO_1MHz|judge13~1_combout\ & ((\NCO_1MHz|temp12\(9)) # (!\NCO_1MHz|temp13[8]~33\))) # (!\NCO_1MHz|judge13~1_combout\ & (\NCO_1MHz|temp12\(9) & !\NCO_1MHz|temp13[8]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge13~1_combout\,
	datab => \NCO_1MHz|temp12\(9),
	datad => VCC,
	cin => \NCO_1MHz|temp13[8]~33\,
	combout => \NCO_1MHz|temp13[9]~34_combout\,
	cout => \NCO_1MHz|temp13[9]~35\);

-- Location: LCCOMB_X21_Y22_N0
\NCO_1MHz|temp13[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp13[10]~36_combout\ = (\NCO_1MHz|judge13~1_combout\ & ((\NCO_1MHz|temp12\(10) & (\NCO_1MHz|temp13[9]~35\ & VCC)) # (!\NCO_1MHz|temp12\(10) & (!\NCO_1MHz|temp13[9]~35\)))) # (!\NCO_1MHz|judge13~1_combout\ & ((\NCO_1MHz|temp12\(10) & 
-- (!\NCO_1MHz|temp13[9]~35\)) # (!\NCO_1MHz|temp12\(10) & ((\NCO_1MHz|temp13[9]~35\) # (GND)))))
-- \NCO_1MHz|temp13[10]~37\ = CARRY((\NCO_1MHz|judge13~1_combout\ & (!\NCO_1MHz|temp12\(10) & !\NCO_1MHz|temp13[9]~35\)) # (!\NCO_1MHz|judge13~1_combout\ & ((!\NCO_1MHz|temp13[9]~35\) # (!\NCO_1MHz|temp12\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge13~1_combout\,
	datab => \NCO_1MHz|temp12\(10),
	datad => VCC,
	cin => \NCO_1MHz|temp13[9]~35\,
	combout => \NCO_1MHz|temp13[10]~36_combout\,
	cout => \NCO_1MHz|temp13[10]~37\);

-- Location: LCCOMB_X21_Y22_N2
\NCO_1MHz|temp13[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp13[11]~38_combout\ = ((\NCO_1MHz|judge13~1_combout\ $ (\NCO_1MHz|temp12\(11) $ (!\NCO_1MHz|temp13[10]~37\)))) # (GND)
-- \NCO_1MHz|temp13[11]~39\ = CARRY((\NCO_1MHz|judge13~1_combout\ & ((\NCO_1MHz|temp12\(11)) # (!\NCO_1MHz|temp13[10]~37\))) # (!\NCO_1MHz|judge13~1_combout\ & (\NCO_1MHz|temp12\(11) & !\NCO_1MHz|temp13[10]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge13~1_combout\,
	datab => \NCO_1MHz|temp12\(11),
	datad => VCC,
	cin => \NCO_1MHz|temp13[10]~37\,
	combout => \NCO_1MHz|temp13[11]~38_combout\,
	cout => \NCO_1MHz|temp13[11]~39\);

-- Location: LCCOMB_X21_Y22_N4
\NCO_1MHz|temp13[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp13[12]~40_combout\ = (\NCO_1MHz|temp12\(12) & ((\NCO_1MHz|judge13~1_combout\ & (\NCO_1MHz|temp13[11]~39\ & VCC)) # (!\NCO_1MHz|judge13~1_combout\ & (!\NCO_1MHz|temp13[11]~39\)))) # (!\NCO_1MHz|temp12\(12) & ((\NCO_1MHz|judge13~1_combout\ & 
-- (!\NCO_1MHz|temp13[11]~39\)) # (!\NCO_1MHz|judge13~1_combout\ & ((\NCO_1MHz|temp13[11]~39\) # (GND)))))
-- \NCO_1MHz|temp13[12]~41\ = CARRY((\NCO_1MHz|temp12\(12) & (!\NCO_1MHz|judge13~1_combout\ & !\NCO_1MHz|temp13[11]~39\)) # (!\NCO_1MHz|temp12\(12) & ((!\NCO_1MHz|temp13[11]~39\) # (!\NCO_1MHz|judge13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp12\(12),
	datab => \NCO_1MHz|judge13~1_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp13[11]~39\,
	combout => \NCO_1MHz|temp13[12]~40_combout\,
	cout => \NCO_1MHz|temp13[12]~41\);

-- Location: LCCOMB_X21_Y22_N6
\NCO_1MHz|temp13[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp13[13]~42_combout\ = ((\NCO_1MHz|temp12\(13) $ (\NCO_1MHz|judge13~1_combout\ $ (!\NCO_1MHz|temp13[12]~41\)))) # (GND)
-- \NCO_1MHz|temp13[13]~43\ = CARRY((\NCO_1MHz|temp12\(13) & ((\NCO_1MHz|judge13~1_combout\) # (!\NCO_1MHz|temp13[12]~41\))) # (!\NCO_1MHz|temp12\(13) & (\NCO_1MHz|judge13~1_combout\ & !\NCO_1MHz|temp13[12]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp12\(13),
	datab => \NCO_1MHz|judge13~1_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp13[12]~41\,
	combout => \NCO_1MHz|temp13[13]~42_combout\,
	cout => \NCO_1MHz|temp13[13]~43\);

-- Location: LCCOMB_X21_Y22_N8
\NCO_1MHz|temp13[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp13[14]~44_combout\ = (\NCO_1MHz|judge13~1_combout\ & ((\NCO_1MHz|temp12\(14) & (\NCO_1MHz|temp13[13]~43\ & VCC)) # (!\NCO_1MHz|temp12\(14) & (!\NCO_1MHz|temp13[13]~43\)))) # (!\NCO_1MHz|judge13~1_combout\ & ((\NCO_1MHz|temp12\(14) & 
-- (!\NCO_1MHz|temp13[13]~43\)) # (!\NCO_1MHz|temp12\(14) & ((\NCO_1MHz|temp13[13]~43\) # (GND)))))
-- \NCO_1MHz|temp13[14]~45\ = CARRY((\NCO_1MHz|judge13~1_combout\ & (!\NCO_1MHz|temp12\(14) & !\NCO_1MHz|temp13[13]~43\)) # (!\NCO_1MHz|judge13~1_combout\ & ((!\NCO_1MHz|temp13[13]~43\) # (!\NCO_1MHz|temp12\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge13~1_combout\,
	datab => \NCO_1MHz|temp12\(14),
	datad => VCC,
	cin => \NCO_1MHz|temp13[13]~43\,
	combout => \NCO_1MHz|temp13[14]~44_combout\,
	cout => \NCO_1MHz|temp13[14]~45\);

-- Location: LCCOMB_X21_Y22_N10
\NCO_1MHz|temp13[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp13[15]~46_combout\ = ((\NCO_1MHz|judge13~1_combout\ $ (\NCO_1MHz|temp12\(15) $ (!\NCO_1MHz|temp13[14]~45\)))) # (GND)
-- \NCO_1MHz|temp13[15]~47\ = CARRY((\NCO_1MHz|judge13~1_combout\ & ((\NCO_1MHz|temp12\(15)) # (!\NCO_1MHz|temp13[14]~45\))) # (!\NCO_1MHz|judge13~1_combout\ & (\NCO_1MHz|temp12\(15) & !\NCO_1MHz|temp13[14]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge13~1_combout\,
	datab => \NCO_1MHz|temp12\(15),
	datad => VCC,
	cin => \NCO_1MHz|temp13[14]~45\,
	combout => \NCO_1MHz|temp13[15]~46_combout\,
	cout => \NCO_1MHz|temp13[15]~47\);

-- Location: LCCOMB_X21_Y22_N12
\NCO_1MHz|temp13[16]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp13[16]~48_combout\ = (\NCO_1MHz|temp12\(16) & ((\NCO_1MHz|judge13~1_combout\ & (\NCO_1MHz|temp13[15]~47\ & VCC)) # (!\NCO_1MHz|judge13~1_combout\ & (!\NCO_1MHz|temp13[15]~47\)))) # (!\NCO_1MHz|temp12\(16) & ((\NCO_1MHz|judge13~1_combout\ & 
-- (!\NCO_1MHz|temp13[15]~47\)) # (!\NCO_1MHz|judge13~1_combout\ & ((\NCO_1MHz|temp13[15]~47\) # (GND)))))
-- \NCO_1MHz|temp13[16]~49\ = CARRY((\NCO_1MHz|temp12\(16) & (!\NCO_1MHz|judge13~1_combout\ & !\NCO_1MHz|temp13[15]~47\)) # (!\NCO_1MHz|temp12\(16) & ((!\NCO_1MHz|temp13[15]~47\) # (!\NCO_1MHz|judge13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp12\(16),
	datab => \NCO_1MHz|judge13~1_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp13[15]~47\,
	combout => \NCO_1MHz|temp13[16]~48_combout\,
	cout => \NCO_1MHz|temp13[16]~49\);

-- Location: LCCOMB_X21_Y22_N14
\NCO_1MHz|temp13[17]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp13[17]~50_combout\ = ((\NCO_1MHz|temp12\(17) $ (\NCO_1MHz|judge13~1_combout\ $ (!\NCO_1MHz|temp13[16]~49\)))) # (GND)
-- \NCO_1MHz|temp13[17]~51\ = CARRY((\NCO_1MHz|temp12\(17) & ((\NCO_1MHz|judge13~1_combout\) # (!\NCO_1MHz|temp13[16]~49\))) # (!\NCO_1MHz|temp12\(17) & (\NCO_1MHz|judge13~1_combout\ & !\NCO_1MHz|temp13[16]~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp12\(17),
	datab => \NCO_1MHz|judge13~1_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp13[16]~49\,
	combout => \NCO_1MHz|temp13[17]~50_combout\,
	cout => \NCO_1MHz|temp13[17]~51\);

-- Location: LCCOMB_X21_Y22_N16
\NCO_1MHz|temp13[18]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp13[18]~52_combout\ = \NCO_1MHz|temp12\(18) $ (\NCO_1MHz|temp13[17]~51\ $ (\NCO_1MHz|judge13~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp12\(18),
	datad => \NCO_1MHz|judge13~1_combout\,
	cin => \NCO_1MHz|temp13[17]~51\,
	combout => \NCO_1MHz|temp13[18]~52_combout\);

-- Location: FF_X21_Y22_N17
\NCO_1MHz|temp13[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp13[18]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp13\(18));

-- Location: FF_X20_Y22_N17
\NCO_1MHz|phase13[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase12\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase13\(16));

-- Location: FF_X21_Y22_N13
\NCO_1MHz|temp13[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp13[16]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp13\(16));

-- Location: LCCOMB_X20_Y22_N22
\NCO_1MHz|phase13[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase13[15]~feeder_combout\ = \NCO_1MHz|phase12\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase12\(15),
	combout => \NCO_1MHz|phase13[15]~feeder_combout\);

-- Location: FF_X20_Y22_N23
\NCO_1MHz|phase13[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase13[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase13\(15));

-- Location: FF_X21_Y22_N11
\NCO_1MHz|temp13[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp13[15]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp13\(15));

-- Location: FF_X20_Y22_N13
\NCO_1MHz|phase13[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase12\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase13\(14));

-- Location: FF_X21_Y22_N9
\NCO_1MHz|temp13[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp13[14]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp13\(14));

-- Location: FF_X21_Y22_N7
\NCO_1MHz|temp13[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp13[13]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp13\(13));

-- Location: LCCOMB_X20_Y22_N20
\NCO_1MHz|phase13[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase13[13]~feeder_combout\ = \NCO_1MHz|phase12\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase12\(13),
	combout => \NCO_1MHz|phase13[13]~feeder_combout\);

-- Location: FF_X20_Y22_N21
\NCO_1MHz|phase13[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase13[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase13\(13));

-- Location: FF_X21_Y22_N5
\NCO_1MHz|temp13[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp13[12]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp13\(12));

-- Location: FF_X20_Y22_N25
\NCO_1MHz|phase13[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase12\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase13\(12));

-- Location: FF_X21_Y22_N3
\NCO_1MHz|temp13[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp13[11]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp13\(11));

-- Location: FF_X20_Y22_N19
\NCO_1MHz|phase13[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase12\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase13\(11));

-- Location: LCCOMB_X20_Y22_N26
\NCO_1MHz|phase13[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase13[10]~feeder_combout\ = \NCO_1MHz|phase12\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase12\(10),
	combout => \NCO_1MHz|phase13[10]~feeder_combout\);

-- Location: FF_X20_Y22_N27
\NCO_1MHz|phase13[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase13[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase13\(10));

-- Location: FF_X21_Y22_N1
\NCO_1MHz|temp13[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp13[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp13\(10));

-- Location: LCCOMB_X20_Y22_N30
\NCO_1MHz|phase13[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase13[9]~feeder_combout\ = \NCO_1MHz|phase12\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase12\(9),
	combout => \NCO_1MHz|phase13[9]~feeder_combout\);

-- Location: FF_X20_Y22_N31
\NCO_1MHz|phase13[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase13[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase13\(9));

-- Location: FF_X21_Y23_N31
\NCO_1MHz|temp13[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp13[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp13\(9));

-- Location: FF_X21_Y23_N29
\NCO_1MHz|temp13[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp13[8]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp13\(8));

-- Location: LCCOMB_X20_Y22_N28
\NCO_1MHz|phase13[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase13[8]~feeder_combout\ = \NCO_1MHz|phase12\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase12\(8),
	combout => \NCO_1MHz|phase13[8]~feeder_combout\);

-- Location: FF_X20_Y22_N29
\NCO_1MHz|phase13[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase13[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase13\(8));

-- Location: FF_X21_Y23_N27
\NCO_1MHz|temp13[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp13[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp13\(7));

-- Location: LCCOMB_X20_Y23_N8
\NCO_1MHz|phase13[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase13[7]~feeder_combout\ = \NCO_1MHz|phase12\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase12\(7),
	combout => \NCO_1MHz|phase13[7]~feeder_combout\);

-- Location: FF_X20_Y23_N9
\NCO_1MHz|phase13[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase13[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase13\(7));

-- Location: LCCOMB_X20_Y23_N2
\NCO_1MHz|phase13[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase13[6]~feeder_combout\ = \NCO_1MHz|phase12\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase12\(6),
	combout => \NCO_1MHz|phase13[6]~feeder_combout\);

-- Location: FF_X20_Y23_N3
\NCO_1MHz|phase13[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase13[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase13\(6));

-- Location: FF_X21_Y23_N25
\NCO_1MHz|temp13[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp13[6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp13\(6));

-- Location: FF_X20_Y23_N5
\NCO_1MHz|phase13[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase12\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase13\(5));

-- Location: FF_X21_Y23_N23
\NCO_1MHz|temp13[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp13[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp13\(5));

-- Location: FF_X21_Y23_N21
\NCO_1MHz|temp13[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp13[4]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp13\(4));

-- Location: FF_X20_Y23_N15
\NCO_1MHz|phase13[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase12\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase13\(4));

-- Location: FF_X21_Y23_N19
\NCO_1MHz|temp13[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp13[3]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp13\(3));

-- Location: FF_X20_Y23_N1
\NCO_1MHz|phase13[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase12\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase13\(3));

-- Location: FF_X20_Y23_N11
\NCO_1MHz|phase13[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase12\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase13\(2));

-- Location: FF_X21_Y23_N17
\NCO_1MHz|temp13[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp13[2]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp13\(2));

-- Location: LCCOMB_X20_Y23_N12
\NCO_1MHz|phase13[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase13[1]~feeder_combout\ = \NCO_1MHz|phase12\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase12\(1),
	combout => \NCO_1MHz|phase13[1]~feeder_combout\);

-- Location: FF_X20_Y23_N13
\NCO_1MHz|phase13[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase13[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase13\(1));

-- Location: FF_X21_Y23_N15
\NCO_1MHz|temp13[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp13[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp13\(1));

-- Location: LCCOMB_X20_Y23_N6
\NCO_1MHz|phase13[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase13[0]~feeder_combout\ = \NCO_1MHz|phase12\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase12\(0),
	combout => \NCO_1MHz|phase13[0]~feeder_combout\);

-- Location: FF_X20_Y23_N7
\NCO_1MHz|phase13[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase13[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase13\(0));

-- Location: LCCOMB_X20_Y23_N16
\NCO_1MHz|LessThan27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan27~1_cout\ = CARRY(\NCO_1MHz|phase13\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase13\(0),
	datad => VCC,
	cout => \NCO_1MHz|LessThan27~1_cout\);

-- Location: LCCOMB_X20_Y23_N18
\NCO_1MHz|LessThan27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan27~3_cout\ = CARRY((\NCO_1MHz|phase13\(1) & (\NCO_1MHz|temp13\(1) & !\NCO_1MHz|LessThan27~1_cout\)) # (!\NCO_1MHz|phase13\(1) & ((\NCO_1MHz|temp13\(1)) # (!\NCO_1MHz|LessThan27~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase13\(1),
	datab => \NCO_1MHz|temp13\(1),
	datad => VCC,
	cin => \NCO_1MHz|LessThan27~1_cout\,
	cout => \NCO_1MHz|LessThan27~3_cout\);

-- Location: LCCOMB_X20_Y23_N20
\NCO_1MHz|LessThan27~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan27~5_cout\ = CARRY((\NCO_1MHz|phase13\(2) & ((!\NCO_1MHz|LessThan27~3_cout\) # (!\NCO_1MHz|temp13\(2)))) # (!\NCO_1MHz|phase13\(2) & (!\NCO_1MHz|temp13\(2) & !\NCO_1MHz|LessThan27~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase13\(2),
	datab => \NCO_1MHz|temp13\(2),
	datad => VCC,
	cin => \NCO_1MHz|LessThan27~3_cout\,
	cout => \NCO_1MHz|LessThan27~5_cout\);

-- Location: LCCOMB_X20_Y23_N22
\NCO_1MHz|LessThan27~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan27~7_cout\ = CARRY((\NCO_1MHz|temp13\(3) & ((!\NCO_1MHz|LessThan27~5_cout\) # (!\NCO_1MHz|phase13\(3)))) # (!\NCO_1MHz|temp13\(3) & (!\NCO_1MHz|phase13\(3) & !\NCO_1MHz|LessThan27~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp13\(3),
	datab => \NCO_1MHz|phase13\(3),
	datad => VCC,
	cin => \NCO_1MHz|LessThan27~5_cout\,
	cout => \NCO_1MHz|LessThan27~7_cout\);

-- Location: LCCOMB_X20_Y23_N24
\NCO_1MHz|LessThan27~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan27~9_cout\ = CARRY((\NCO_1MHz|temp13\(4) & (\NCO_1MHz|phase13\(4) & !\NCO_1MHz|LessThan27~7_cout\)) # (!\NCO_1MHz|temp13\(4) & ((\NCO_1MHz|phase13\(4)) # (!\NCO_1MHz|LessThan27~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp13\(4),
	datab => \NCO_1MHz|phase13\(4),
	datad => VCC,
	cin => \NCO_1MHz|LessThan27~7_cout\,
	cout => \NCO_1MHz|LessThan27~9_cout\);

-- Location: LCCOMB_X20_Y23_N26
\NCO_1MHz|LessThan27~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan27~11_cout\ = CARRY((\NCO_1MHz|phase13\(5) & (\NCO_1MHz|temp13\(5) & !\NCO_1MHz|LessThan27~9_cout\)) # (!\NCO_1MHz|phase13\(5) & ((\NCO_1MHz|temp13\(5)) # (!\NCO_1MHz|LessThan27~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase13\(5),
	datab => \NCO_1MHz|temp13\(5),
	datad => VCC,
	cin => \NCO_1MHz|LessThan27~9_cout\,
	cout => \NCO_1MHz|LessThan27~11_cout\);

-- Location: LCCOMB_X20_Y23_N28
\NCO_1MHz|LessThan27~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan27~13_cout\ = CARRY((\NCO_1MHz|phase13\(6) & ((!\NCO_1MHz|LessThan27~11_cout\) # (!\NCO_1MHz|temp13\(6)))) # (!\NCO_1MHz|phase13\(6) & (!\NCO_1MHz|temp13\(6) & !\NCO_1MHz|LessThan27~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase13\(6),
	datab => \NCO_1MHz|temp13\(6),
	datad => VCC,
	cin => \NCO_1MHz|LessThan27~11_cout\,
	cout => \NCO_1MHz|LessThan27~13_cout\);

-- Location: LCCOMB_X20_Y23_N30
\NCO_1MHz|LessThan27~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan27~15_cout\ = CARRY((\NCO_1MHz|temp13\(7) & ((!\NCO_1MHz|LessThan27~13_cout\) # (!\NCO_1MHz|phase13\(7)))) # (!\NCO_1MHz|temp13\(7) & (!\NCO_1MHz|phase13\(7) & !\NCO_1MHz|LessThan27~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp13\(7),
	datab => \NCO_1MHz|phase13\(7),
	datad => VCC,
	cin => \NCO_1MHz|LessThan27~13_cout\,
	cout => \NCO_1MHz|LessThan27~15_cout\);

-- Location: LCCOMB_X20_Y22_N0
\NCO_1MHz|LessThan27~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan27~17_cout\ = CARRY((\NCO_1MHz|temp13\(8) & (\NCO_1MHz|phase13\(8) & !\NCO_1MHz|LessThan27~15_cout\)) # (!\NCO_1MHz|temp13\(8) & ((\NCO_1MHz|phase13\(8)) # (!\NCO_1MHz|LessThan27~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp13\(8),
	datab => \NCO_1MHz|phase13\(8),
	datad => VCC,
	cin => \NCO_1MHz|LessThan27~15_cout\,
	cout => \NCO_1MHz|LessThan27~17_cout\);

-- Location: LCCOMB_X20_Y22_N2
\NCO_1MHz|LessThan27~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan27~19_cout\ = CARRY((\NCO_1MHz|phase13\(9) & (\NCO_1MHz|temp13\(9) & !\NCO_1MHz|LessThan27~17_cout\)) # (!\NCO_1MHz|phase13\(9) & ((\NCO_1MHz|temp13\(9)) # (!\NCO_1MHz|LessThan27~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase13\(9),
	datab => \NCO_1MHz|temp13\(9),
	datad => VCC,
	cin => \NCO_1MHz|LessThan27~17_cout\,
	cout => \NCO_1MHz|LessThan27~19_cout\);

-- Location: LCCOMB_X20_Y22_N4
\NCO_1MHz|LessThan27~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan27~21_cout\ = CARRY((\NCO_1MHz|phase13\(10) & ((!\NCO_1MHz|LessThan27~19_cout\) # (!\NCO_1MHz|temp13\(10)))) # (!\NCO_1MHz|phase13\(10) & (!\NCO_1MHz|temp13\(10) & !\NCO_1MHz|LessThan27~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase13\(10),
	datab => \NCO_1MHz|temp13\(10),
	datad => VCC,
	cin => \NCO_1MHz|LessThan27~19_cout\,
	cout => \NCO_1MHz|LessThan27~21_cout\);

-- Location: LCCOMB_X20_Y22_N6
\NCO_1MHz|LessThan27~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan27~23_cout\ = CARRY((\NCO_1MHz|temp13\(11) & ((!\NCO_1MHz|LessThan27~21_cout\) # (!\NCO_1MHz|phase13\(11)))) # (!\NCO_1MHz|temp13\(11) & (!\NCO_1MHz|phase13\(11) & !\NCO_1MHz|LessThan27~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp13\(11),
	datab => \NCO_1MHz|phase13\(11),
	datad => VCC,
	cin => \NCO_1MHz|LessThan27~21_cout\,
	cout => \NCO_1MHz|LessThan27~23_cout\);

-- Location: LCCOMB_X20_Y22_N8
\NCO_1MHz|LessThan27~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan27~25_cout\ = CARRY((\NCO_1MHz|temp13\(12) & (\NCO_1MHz|phase13\(12) & !\NCO_1MHz|LessThan27~23_cout\)) # (!\NCO_1MHz|temp13\(12) & ((\NCO_1MHz|phase13\(12)) # (!\NCO_1MHz|LessThan27~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp13\(12),
	datab => \NCO_1MHz|phase13\(12),
	datad => VCC,
	cin => \NCO_1MHz|LessThan27~23_cout\,
	cout => \NCO_1MHz|LessThan27~25_cout\);

-- Location: LCCOMB_X20_Y22_N10
\NCO_1MHz|LessThan27~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan27~27_cout\ = CARRY((\NCO_1MHz|temp13\(13) & ((!\NCO_1MHz|LessThan27~25_cout\) # (!\NCO_1MHz|phase13\(13)))) # (!\NCO_1MHz|temp13\(13) & (!\NCO_1MHz|phase13\(13) & !\NCO_1MHz|LessThan27~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp13\(13),
	datab => \NCO_1MHz|phase13\(13),
	datad => VCC,
	cin => \NCO_1MHz|LessThan27~25_cout\,
	cout => \NCO_1MHz|LessThan27~27_cout\);

-- Location: LCCOMB_X20_Y22_N12
\NCO_1MHz|LessThan27~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan27~29_cout\ = CARRY((\NCO_1MHz|phase13\(14) & ((!\NCO_1MHz|LessThan27~27_cout\) # (!\NCO_1MHz|temp13\(14)))) # (!\NCO_1MHz|phase13\(14) & (!\NCO_1MHz|temp13\(14) & !\NCO_1MHz|LessThan27~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase13\(14),
	datab => \NCO_1MHz|temp13\(14),
	datad => VCC,
	cin => \NCO_1MHz|LessThan27~27_cout\,
	cout => \NCO_1MHz|LessThan27~29_cout\);

-- Location: LCCOMB_X20_Y22_N14
\NCO_1MHz|LessThan27~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan27~31_cout\ = CARRY((\NCO_1MHz|phase13\(15) & (\NCO_1MHz|temp13\(15) & !\NCO_1MHz|LessThan27~29_cout\)) # (!\NCO_1MHz|phase13\(15) & ((\NCO_1MHz|temp13\(15)) # (!\NCO_1MHz|LessThan27~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase13\(15),
	datab => \NCO_1MHz|temp13\(15),
	datad => VCC,
	cin => \NCO_1MHz|LessThan27~29_cout\,
	cout => \NCO_1MHz|LessThan27~31_cout\);

-- Location: LCCOMB_X20_Y22_N16
\NCO_1MHz|LessThan27~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan27~32_combout\ = (\NCO_1MHz|phase13\(16) & (\NCO_1MHz|temp13\(16) & \NCO_1MHz|LessThan27~31_cout\)) # (!\NCO_1MHz|phase13\(16) & ((\NCO_1MHz|temp13\(16)) # (\NCO_1MHz|LessThan27~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011010100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase13\(16),
	datab => \NCO_1MHz|temp13\(16),
	cin => \NCO_1MHz|LessThan27~31_cout\,
	combout => \NCO_1MHz|LessThan27~32_combout\);

-- Location: LCCOMB_X10_Y16_N30
\NCO_1MHz|LessThan5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan5~18_combout\ = (!\NCO_1MHz|phase2\(15) & \NCO_1MHz|y2\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NCO_1MHz|phase2\(15),
	datad => \NCO_1MHz|y2\(16),
	combout => \NCO_1MHz|LessThan5~18_combout\);

-- Location: LCCOMB_X9_Y16_N14
\NCO_1MHz|LessThan5~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan5~19_combout\ = (\NCO_1MHz|LessThan5~16_combout\ & (\NCO_1MHz|phase2\(15) $ (((!\NCO_1MHz|y2\(16)))))) # (!\NCO_1MHz|LessThan5~16_combout\ & (\NCO_1MHz|LessThan5~10_combout\ & (\NCO_1MHz|phase2\(15) $ (!\NCO_1MHz|y2\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan5~16_combout\,
	datab => \NCO_1MHz|phase2\(15),
	datac => \NCO_1MHz|LessThan5~10_combout\,
	datad => \NCO_1MHz|y2\(16),
	combout => \NCO_1MHz|LessThan5~19_combout\);

-- Location: LCCOMB_X11_Y18_N6
\NCO_1MHz|x2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x2~0_combout\ = \NCO_1MHz|LessThan3~7_combout\ $ (\NCO_1MHz|y1\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|LessThan3~7_combout\,
	datad => \NCO_1MHz|y1\(17),
	combout => \NCO_1MHz|x2~0_combout\);

-- Location: FF_X11_Y18_N7
\NCO_1MHz|x2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x2\(15));

-- Location: LCCOMB_X10_Y16_N0
\NCO_1MHz|y3[15]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y3[15]~5_cout\ = CARRY(\NCO_1MHz|LessThan5~17_combout\ $ (!\NCO_1MHz|phase2\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan5~17_combout\,
	datab => \NCO_1MHz|phase2\(16),
	datad => VCC,
	cout => \NCO_1MHz|y3[15]~5_cout\);

-- Location: LCCOMB_X10_Y16_N2
\NCO_1MHz|y3[15]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y3[15]~6_combout\ = (\NCO_1MHz|x2\(15) & ((\NCO_1MHz|LessThan5~17_combout\ & (\NCO_1MHz|y3[15]~5_cout\ & VCC)) # (!\NCO_1MHz|LessThan5~17_combout\ & (!\NCO_1MHz|y3[15]~5_cout\)))) # (!\NCO_1MHz|x2\(15) & ((\NCO_1MHz|LessThan5~17_combout\ & 
-- (!\NCO_1MHz|y3[15]~5_cout\)) # (!\NCO_1MHz|LessThan5~17_combout\ & ((\NCO_1MHz|y3[15]~5_cout\) # (GND)))))
-- \NCO_1MHz|y3[15]~7\ = CARRY((\NCO_1MHz|x2\(15) & (!\NCO_1MHz|LessThan5~17_combout\ & !\NCO_1MHz|y3[15]~5_cout\)) # (!\NCO_1MHz|x2\(15) & ((!\NCO_1MHz|y3[15]~5_cout\) # (!\NCO_1MHz|LessThan5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x2\(15),
	datab => \NCO_1MHz|LessThan5~17_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y3[15]~5_cout\,
	combout => \NCO_1MHz|y3[15]~6_combout\,
	cout => \NCO_1MHz|y3[15]~7\);

-- Location: LCCOMB_X10_Y16_N4
\NCO_1MHz|y3[16]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y3[16]~8_combout\ = ((\NCO_1MHz|LessThan5~17_combout\ $ (\NCO_1MHz|y2\(16) $ (!\NCO_1MHz|y3[15]~7\)))) # (GND)
-- \NCO_1MHz|y3[16]~9\ = CARRY((\NCO_1MHz|LessThan5~17_combout\ & ((\NCO_1MHz|y2\(16)) # (!\NCO_1MHz|y3[15]~7\))) # (!\NCO_1MHz|LessThan5~17_combout\ & (\NCO_1MHz|y2\(16) & !\NCO_1MHz|y3[15]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan5~17_combout\,
	datab => \NCO_1MHz|y2\(16),
	datad => VCC,
	cin => \NCO_1MHz|y3[15]~7\,
	combout => \NCO_1MHz|y3[16]~8_combout\,
	cout => \NCO_1MHz|y3[16]~9\);

-- Location: LCCOMB_X10_Y16_N6
\NCO_1MHz|y3[17]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y3[17]~10_combout\ = (\NCO_1MHz|LessThan5~17_combout\ & ((\NCO_1MHz|phase2\(16) & (\NCO_1MHz|y3[16]~9\ & VCC)) # (!\NCO_1MHz|phase2\(16) & (!\NCO_1MHz|y3[16]~9\)))) # (!\NCO_1MHz|LessThan5~17_combout\ & ((\NCO_1MHz|phase2\(16) & 
-- (!\NCO_1MHz|y3[16]~9\)) # (!\NCO_1MHz|phase2\(16) & ((\NCO_1MHz|y3[16]~9\) # (GND)))))
-- \NCO_1MHz|y3[17]~11\ = CARRY((\NCO_1MHz|LessThan5~17_combout\ & (!\NCO_1MHz|phase2\(16) & !\NCO_1MHz|y3[16]~9\)) # (!\NCO_1MHz|LessThan5~17_combout\ & ((!\NCO_1MHz|y3[16]~9\) # (!\NCO_1MHz|phase2\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan5~17_combout\,
	datab => \NCO_1MHz|phase2\(16),
	datad => VCC,
	cin => \NCO_1MHz|y3[16]~9\,
	combout => \NCO_1MHz|y3[17]~10_combout\,
	cout => \NCO_1MHz|y3[17]~11\);

-- Location: LCCOMB_X10_Y16_N8
\NCO_1MHz|y3[18]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y3[18]~12_combout\ = \NCO_1MHz|y3[17]~11\ $ (((!\NCO_1MHz|LessThan5~18_combout\ & !\NCO_1MHz|LessThan5~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan5~18_combout\,
	datad => \NCO_1MHz|LessThan5~19_combout\,
	cin => \NCO_1MHz|y3[17]~11\,
	combout => \NCO_1MHz|y3[18]~12_combout\);

-- Location: FF_X10_Y16_N9
\NCO_1MHz|y3[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y3[18]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y3\(18));

-- Location: LCCOMB_X12_Y16_N30
\NCO_1MHz|Add26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add26~0_combout\ = \NCO_1MHz|judge4~3_combout\ $ (\NCO_1MHz|y3\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NCO_1MHz|judge4~3_combout\,
	datad => \NCO_1MHz|y3\(18),
	combout => \NCO_1MHz|Add26~0_combout\);

-- Location: LCCOMB_X10_Y16_N16
\NCO_1MHz|x3[14]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x3[14]~5_combout\ = \NCO_1MHz|LessThan5~17_combout\ $ (\NCO_1MHz|phase2\(16) $ (GND))
-- \NCO_1MHz|x3[14]~6\ = CARRY(\NCO_1MHz|LessThan5~17_combout\ $ (!\NCO_1MHz|phase2\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan5~17_combout\,
	datab => \NCO_1MHz|phase2\(16),
	datad => VCC,
	combout => \NCO_1MHz|x3[14]~5_combout\,
	cout => \NCO_1MHz|x3[14]~6\);

-- Location: LCCOMB_X10_Y16_N18
\NCO_1MHz|x3[15]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x3[15]~7_combout\ = (\NCO_1MHz|x2\(15) & ((\NCO_1MHz|LessThan5~17_combout\ & (!\NCO_1MHz|x3[14]~6\)) # (!\NCO_1MHz|LessThan5~17_combout\ & (\NCO_1MHz|x3[14]~6\ & VCC)))) # (!\NCO_1MHz|x2\(15) & ((\NCO_1MHz|LessThan5~17_combout\ & 
-- ((\NCO_1MHz|x3[14]~6\) # (GND))) # (!\NCO_1MHz|LessThan5~17_combout\ & (!\NCO_1MHz|x3[14]~6\))))
-- \NCO_1MHz|x3[15]~8\ = CARRY((\NCO_1MHz|x2\(15) & (\NCO_1MHz|LessThan5~17_combout\ & !\NCO_1MHz|x3[14]~6\)) # (!\NCO_1MHz|x2\(15) & ((\NCO_1MHz|LessThan5~17_combout\) # (!\NCO_1MHz|x3[14]~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x2\(15),
	datab => \NCO_1MHz|LessThan5~17_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x3[14]~6\,
	combout => \NCO_1MHz|x3[15]~7_combout\,
	cout => \NCO_1MHz|x3[15]~8\);

-- Location: LCCOMB_X10_Y16_N20
\NCO_1MHz|x3[16]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x3[16]~9_combout\ = ((\NCO_1MHz|LessThan5~17_combout\ $ (\NCO_1MHz|y2\(16) $ (!\NCO_1MHz|x3[15]~8\)))) # (GND)
-- \NCO_1MHz|x3[16]~10\ = CARRY((\NCO_1MHz|LessThan5~17_combout\ & (!\NCO_1MHz|y2\(16) & !\NCO_1MHz|x3[15]~8\)) # (!\NCO_1MHz|LessThan5~17_combout\ & ((!\NCO_1MHz|x3[15]~8\) # (!\NCO_1MHz|y2\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan5~17_combout\,
	datab => \NCO_1MHz|y2\(16),
	datad => VCC,
	cin => \NCO_1MHz|x3[15]~8\,
	combout => \NCO_1MHz|x3[16]~9_combout\,
	cout => \NCO_1MHz|x3[16]~10\);

-- Location: LCCOMB_X10_Y16_N22
\NCO_1MHz|x3[17]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x3[17]~11_combout\ = (\NCO_1MHz|LessThan5~17_combout\ & ((\NCO_1MHz|phase2\(16) & ((\NCO_1MHz|x3[16]~10\) # (GND))) # (!\NCO_1MHz|phase2\(16) & (!\NCO_1MHz|x3[16]~10\)))) # (!\NCO_1MHz|LessThan5~17_combout\ & ((\NCO_1MHz|phase2\(16) & 
-- (!\NCO_1MHz|x3[16]~10\)) # (!\NCO_1MHz|phase2\(16) & (\NCO_1MHz|x3[16]~10\ & VCC))))
-- \NCO_1MHz|x3[17]~12\ = CARRY((\NCO_1MHz|LessThan5~17_combout\ & ((\NCO_1MHz|phase2\(16)) # (!\NCO_1MHz|x3[16]~10\))) # (!\NCO_1MHz|LessThan5~17_combout\ & (\NCO_1MHz|phase2\(16) & !\NCO_1MHz|x3[16]~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan5~17_combout\,
	datab => \NCO_1MHz|phase2\(16),
	datad => VCC,
	cin => \NCO_1MHz|x3[16]~10\,
	combout => \NCO_1MHz|x3[17]~11_combout\,
	cout => \NCO_1MHz|x3[17]~12\);

-- Location: LCCOMB_X10_Y16_N24
\NCO_1MHz|x3[18]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x3[18]~13_combout\ = \NCO_1MHz|x3[17]~12\ $ (((\NCO_1MHz|LessThan5~18_combout\) # (\NCO_1MHz|LessThan5~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan5~18_combout\,
	datad => \NCO_1MHz|LessThan5~19_combout\,
	cin => \NCO_1MHz|x3[17]~12\,
	combout => \NCO_1MHz|x3[18]~13_combout\);

-- Location: FF_X10_Y16_N25
\NCO_1MHz|x3[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x3[18]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x3\(18));

-- Location: FF_X10_Y16_N23
\NCO_1MHz|x3[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x3[17]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x3\(17));

-- Location: FF_X10_Y16_N21
\NCO_1MHz|x3[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x3[16]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x3\(16));

-- Location: FF_X10_Y16_N19
\NCO_1MHz|x3[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x3[15]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x3\(15));

-- Location: FF_X10_Y16_N17
\NCO_1MHz|x3[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x3[14]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x3\(14));

-- Location: LCCOMB_X9_Y16_N24
\NCO_1MHz|temp3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp3~6_combout\ = (\NCO_1MHz|phase2\(15) & ((\NCO_1MHz|LessThan5~16_combout\) # ((\NCO_1MHz|LessThan5~10_combout\) # (!\NCO_1MHz|y2\(16))))) # (!\NCO_1MHz|phase2\(15) & ((\NCO_1MHz|y2\(16)) # ((!\NCO_1MHz|LessThan5~16_combout\ & 
-- !\NCO_1MHz|LessThan5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan5~16_combout\,
	datab => \NCO_1MHz|phase2\(15),
	datac => \NCO_1MHz|LessThan5~10_combout\,
	datad => \NCO_1MHz|y2\(16),
	combout => \NCO_1MHz|temp3~6_combout\);

-- Location: FF_X9_Y16_N25
\NCO_1MHz|x3[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x3\(13));

-- Location: FF_X10_Y16_N7
\NCO_1MHz|y3[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y3[17]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y3\(17));

-- Location: LCCOMB_X12_Y16_N24
\NCO_1MHz|Add26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add26~1_combout\ = \NCO_1MHz|judge4~3_combout\ $ (\NCO_1MHz|y3\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NCO_1MHz|judge4~3_combout\,
	datad => \NCO_1MHz|y3\(17),
	combout => \NCO_1MHz|Add26~1_combout\);

-- Location: LCCOMB_X10_Y16_N28
\NCO_1MHz|x3~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x3~15_combout\ = \NCO_1MHz|LessThan5~17_combout\ $ (!\NCO_1MHz|x2\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan5~17_combout\,
	datac => \NCO_1MHz|x2\(15),
	combout => \NCO_1MHz|x3~15_combout\);

-- Location: FF_X10_Y16_N29
\NCO_1MHz|x3[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x3~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x3\(12));

-- Location: FF_X10_Y16_N5
\NCO_1MHz|y3[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y3[16]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y3\(16));

-- Location: LCCOMB_X12_Y16_N2
\NCO_1MHz|Add26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add26~2_combout\ = \NCO_1MHz|judge4~3_combout\ $ (\NCO_1MHz|y3\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NCO_1MHz|judge4~3_combout\,
	datad => \NCO_1MHz|y3\(16),
	combout => \NCO_1MHz|Add26~2_combout\);

-- Location: FF_X10_Y16_N3
\NCO_1MHz|y3[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y3[15]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y3\(15));

-- Location: LCCOMB_X12_Y16_N8
\NCO_1MHz|x4[11]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x4[11]~8_combout\ = \NCO_1MHz|judge4~3_combout\ $ (\NCO_1MHz|y3\(15) $ (GND))
-- \NCO_1MHz|x4[11]~9\ = CARRY(\NCO_1MHz|judge4~3_combout\ $ (!\NCO_1MHz|y3\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge4~3_combout\,
	datab => \NCO_1MHz|y3\(15),
	datad => VCC,
	combout => \NCO_1MHz|x4[11]~8_combout\,
	cout => \NCO_1MHz|x4[11]~9\);

-- Location: LCCOMB_X12_Y16_N10
\NCO_1MHz|x4[12]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x4[12]~10_combout\ = (\NCO_1MHz|x3\(12) & ((\NCO_1MHz|Add26~2_combout\ & (!\NCO_1MHz|x4[11]~9\)) # (!\NCO_1MHz|Add26~2_combout\ & (\NCO_1MHz|x4[11]~9\ & VCC)))) # (!\NCO_1MHz|x3\(12) & ((\NCO_1MHz|Add26~2_combout\ & ((\NCO_1MHz|x4[11]~9\) # 
-- (GND))) # (!\NCO_1MHz|Add26~2_combout\ & (!\NCO_1MHz|x4[11]~9\))))
-- \NCO_1MHz|x4[12]~11\ = CARRY((\NCO_1MHz|x3\(12) & (\NCO_1MHz|Add26~2_combout\ & !\NCO_1MHz|x4[11]~9\)) # (!\NCO_1MHz|x3\(12) & ((\NCO_1MHz|Add26~2_combout\) # (!\NCO_1MHz|x4[11]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x3\(12),
	datab => \NCO_1MHz|Add26~2_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x4[11]~9\,
	combout => \NCO_1MHz|x4[12]~10_combout\,
	cout => \NCO_1MHz|x4[12]~11\);

-- Location: LCCOMB_X12_Y16_N12
\NCO_1MHz|x4[13]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x4[13]~12_combout\ = ((\NCO_1MHz|x3\(13) $ (\NCO_1MHz|Add26~1_combout\ $ (\NCO_1MHz|x4[12]~11\)))) # (GND)
-- \NCO_1MHz|x4[13]~13\ = CARRY((\NCO_1MHz|x3\(13) & ((!\NCO_1MHz|x4[12]~11\) # (!\NCO_1MHz|Add26~1_combout\))) # (!\NCO_1MHz|x3\(13) & (!\NCO_1MHz|Add26~1_combout\ & !\NCO_1MHz|x4[12]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x3\(13),
	datab => \NCO_1MHz|Add26~1_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x4[12]~11\,
	combout => \NCO_1MHz|x4[13]~12_combout\,
	cout => \NCO_1MHz|x4[13]~13\);

-- Location: LCCOMB_X12_Y16_N14
\NCO_1MHz|x4[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x4[14]~14_combout\ = (\NCO_1MHz|Add26~0_combout\ & ((\NCO_1MHz|x3\(14) & (!\NCO_1MHz|x4[13]~13\)) # (!\NCO_1MHz|x3\(14) & ((\NCO_1MHz|x4[13]~13\) # (GND))))) # (!\NCO_1MHz|Add26~0_combout\ & ((\NCO_1MHz|x3\(14) & (\NCO_1MHz|x4[13]~13\ & VCC)) # 
-- (!\NCO_1MHz|x3\(14) & (!\NCO_1MHz|x4[13]~13\))))
-- \NCO_1MHz|x4[14]~15\ = CARRY((\NCO_1MHz|Add26~0_combout\ & ((!\NCO_1MHz|x4[13]~13\) # (!\NCO_1MHz|x3\(14)))) # (!\NCO_1MHz|Add26~0_combout\ & (!\NCO_1MHz|x3\(14) & !\NCO_1MHz|x4[13]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add26~0_combout\,
	datab => \NCO_1MHz|x3\(14),
	datad => VCC,
	cin => \NCO_1MHz|x4[13]~13\,
	combout => \NCO_1MHz|x4[14]~14_combout\,
	cout => \NCO_1MHz|x4[14]~15\);

-- Location: LCCOMB_X12_Y16_N16
\NCO_1MHz|x4[15]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x4[15]~16_combout\ = ((\NCO_1MHz|Add26~0_combout\ $ (\NCO_1MHz|x3\(15) $ (\NCO_1MHz|x4[14]~15\)))) # (GND)
-- \NCO_1MHz|x4[15]~17\ = CARRY((\NCO_1MHz|Add26~0_combout\ & (\NCO_1MHz|x3\(15) & !\NCO_1MHz|x4[14]~15\)) # (!\NCO_1MHz|Add26~0_combout\ & ((\NCO_1MHz|x3\(15)) # (!\NCO_1MHz|x4[14]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add26~0_combout\,
	datab => \NCO_1MHz|x3\(15),
	datad => VCC,
	cin => \NCO_1MHz|x4[14]~15\,
	combout => \NCO_1MHz|x4[15]~16_combout\,
	cout => \NCO_1MHz|x4[15]~17\);

-- Location: LCCOMB_X12_Y16_N18
\NCO_1MHz|x4[16]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x4[16]~18_combout\ = (\NCO_1MHz|Add26~0_combout\ & ((\NCO_1MHz|x3\(16) & (!\NCO_1MHz|x4[15]~17\)) # (!\NCO_1MHz|x3\(16) & ((\NCO_1MHz|x4[15]~17\) # (GND))))) # (!\NCO_1MHz|Add26~0_combout\ & ((\NCO_1MHz|x3\(16) & (\NCO_1MHz|x4[15]~17\ & VCC)) # 
-- (!\NCO_1MHz|x3\(16) & (!\NCO_1MHz|x4[15]~17\))))
-- \NCO_1MHz|x4[16]~19\ = CARRY((\NCO_1MHz|Add26~0_combout\ & ((!\NCO_1MHz|x4[15]~17\) # (!\NCO_1MHz|x3\(16)))) # (!\NCO_1MHz|Add26~0_combout\ & (!\NCO_1MHz|x3\(16) & !\NCO_1MHz|x4[15]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add26~0_combout\,
	datab => \NCO_1MHz|x3\(16),
	datad => VCC,
	cin => \NCO_1MHz|x4[15]~17\,
	combout => \NCO_1MHz|x4[16]~18_combout\,
	cout => \NCO_1MHz|x4[16]~19\);

-- Location: LCCOMB_X12_Y16_N20
\NCO_1MHz|x4[17]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x4[17]~20_combout\ = ((\NCO_1MHz|Add26~0_combout\ $ (\NCO_1MHz|x3\(17) $ (\NCO_1MHz|x4[16]~19\)))) # (GND)
-- \NCO_1MHz|x4[17]~21\ = CARRY((\NCO_1MHz|Add26~0_combout\ & (\NCO_1MHz|x3\(17) & !\NCO_1MHz|x4[16]~19\)) # (!\NCO_1MHz|Add26~0_combout\ & ((\NCO_1MHz|x3\(17)) # (!\NCO_1MHz|x4[16]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add26~0_combout\,
	datab => \NCO_1MHz|x3\(17),
	datad => VCC,
	cin => \NCO_1MHz|x4[16]~19\,
	combout => \NCO_1MHz|x4[17]~20_combout\,
	cout => \NCO_1MHz|x4[17]~21\);

-- Location: LCCOMB_X12_Y16_N22
\NCO_1MHz|x4[18]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x4[18]~22_combout\ = \NCO_1MHz|Add26~0_combout\ $ (\NCO_1MHz|x3\(18) $ (!\NCO_1MHz|x4[17]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add26~0_combout\,
	datab => \NCO_1MHz|x3\(18),
	cin => \NCO_1MHz|x4[17]~21\,
	combout => \NCO_1MHz|x4[18]~22_combout\);

-- Location: FF_X12_Y16_N23
\NCO_1MHz|x4[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x4[18]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x4\(18));

-- Location: LCCOMB_X12_Y13_N24
\NCO_1MHz|Add32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add32~0_combout\ = \NCO_1MHz|judge4~3_combout\ $ (\NCO_1MHz|x3\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NCO_1MHz|judge4~3_combout\,
	datad => \NCO_1MHz|x3\(18),
	combout => \NCO_1MHz|Add32~0_combout\);

-- Location: LCCOMB_X12_Y13_N26
\NCO_1MHz|Add32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add32~1_combout\ = \NCO_1MHz|judge4~3_combout\ $ (\NCO_1MHz|x3\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NCO_1MHz|judge4~3_combout\,
	datad => \NCO_1MHz|x3\(17),
	combout => \NCO_1MHz|Add32~1_combout\);

-- Location: LCCOMB_X12_Y13_N28
\NCO_1MHz|Add32~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add32~2_combout\ = \NCO_1MHz|judge4~3_combout\ $ (\NCO_1MHz|x3\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NCO_1MHz|judge4~3_combout\,
	datad => \NCO_1MHz|x3\(16),
	combout => \NCO_1MHz|Add32~2_combout\);

-- Location: LCCOMB_X12_Y13_N4
\NCO_1MHz|y4[11]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y4[11]~8_combout\ = \NCO_1MHz|judge4~3_combout\ $ (\NCO_1MHz|x3\(15) $ (VCC))
-- \NCO_1MHz|y4[11]~9\ = CARRY(\NCO_1MHz|judge4~3_combout\ $ (\NCO_1MHz|x3\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge4~3_combout\,
	datab => \NCO_1MHz|x3\(15),
	datad => VCC,
	combout => \NCO_1MHz|y4[11]~8_combout\,
	cout => \NCO_1MHz|y4[11]~9\);

-- Location: LCCOMB_X12_Y13_N6
\NCO_1MHz|y4[12]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y4[12]~10_combout\ = (\NCO_1MHz|Add32~2_combout\ & ((\NCO_1MHz|x3\(12) & (!\NCO_1MHz|y4[11]~9\)) # (!\NCO_1MHz|x3\(12) & (\NCO_1MHz|y4[11]~9\ & VCC)))) # (!\NCO_1MHz|Add32~2_combout\ & ((\NCO_1MHz|x3\(12) & ((\NCO_1MHz|y4[11]~9\) # (GND))) # 
-- (!\NCO_1MHz|x3\(12) & (!\NCO_1MHz|y4[11]~9\))))
-- \NCO_1MHz|y4[12]~11\ = CARRY((\NCO_1MHz|Add32~2_combout\ & (\NCO_1MHz|x3\(12) & !\NCO_1MHz|y4[11]~9\)) # (!\NCO_1MHz|Add32~2_combout\ & ((\NCO_1MHz|x3\(12)) # (!\NCO_1MHz|y4[11]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add32~2_combout\,
	datab => \NCO_1MHz|x3\(12),
	datad => VCC,
	cin => \NCO_1MHz|y4[11]~9\,
	combout => \NCO_1MHz|y4[12]~10_combout\,
	cout => \NCO_1MHz|y4[12]~11\);

-- Location: LCCOMB_X12_Y13_N8
\NCO_1MHz|y4[13]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y4[13]~12_combout\ = ((\NCO_1MHz|Add32~1_combout\ $ (\NCO_1MHz|x3\(13) $ (!\NCO_1MHz|y4[12]~11\)))) # (GND)
-- \NCO_1MHz|y4[13]~13\ = CARRY((\NCO_1MHz|Add32~1_combout\ & ((\NCO_1MHz|x3\(13)) # (!\NCO_1MHz|y4[12]~11\))) # (!\NCO_1MHz|Add32~1_combout\ & (\NCO_1MHz|x3\(13) & !\NCO_1MHz|y4[12]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add32~1_combout\,
	datab => \NCO_1MHz|x3\(13),
	datad => VCC,
	cin => \NCO_1MHz|y4[12]~11\,
	combout => \NCO_1MHz|y4[13]~12_combout\,
	cout => \NCO_1MHz|y4[13]~13\);

-- Location: LCCOMB_X12_Y13_N10
\NCO_1MHz|y4[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y4[14]~14_combout\ = (\NCO_1MHz|x3\(14) & ((\NCO_1MHz|Add32~0_combout\ & (\NCO_1MHz|y4[13]~13\ & VCC)) # (!\NCO_1MHz|Add32~0_combout\ & (!\NCO_1MHz|y4[13]~13\)))) # (!\NCO_1MHz|x3\(14) & ((\NCO_1MHz|Add32~0_combout\ & (!\NCO_1MHz|y4[13]~13\)) # 
-- (!\NCO_1MHz|Add32~0_combout\ & ((\NCO_1MHz|y4[13]~13\) # (GND)))))
-- \NCO_1MHz|y4[14]~15\ = CARRY((\NCO_1MHz|x3\(14) & (!\NCO_1MHz|Add32~0_combout\ & !\NCO_1MHz|y4[13]~13\)) # (!\NCO_1MHz|x3\(14) & ((!\NCO_1MHz|y4[13]~13\) # (!\NCO_1MHz|Add32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x3\(14),
	datab => \NCO_1MHz|Add32~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y4[13]~13\,
	combout => \NCO_1MHz|y4[14]~14_combout\,
	cout => \NCO_1MHz|y4[14]~15\);

-- Location: LCCOMB_X12_Y13_N12
\NCO_1MHz|y4[15]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y4[15]~16_combout\ = ((\NCO_1MHz|y3\(15) $ (\NCO_1MHz|Add32~0_combout\ $ (!\NCO_1MHz|y4[14]~15\)))) # (GND)
-- \NCO_1MHz|y4[15]~17\ = CARRY((\NCO_1MHz|y3\(15) & ((\NCO_1MHz|Add32~0_combout\) # (!\NCO_1MHz|y4[14]~15\))) # (!\NCO_1MHz|y3\(15) & (\NCO_1MHz|Add32~0_combout\ & !\NCO_1MHz|y4[14]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y3\(15),
	datab => \NCO_1MHz|Add32~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y4[14]~15\,
	combout => \NCO_1MHz|y4[15]~16_combout\,
	cout => \NCO_1MHz|y4[15]~17\);

-- Location: LCCOMB_X12_Y13_N14
\NCO_1MHz|y4[16]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y4[16]~18_combout\ = (\NCO_1MHz|y3\(16) & ((\NCO_1MHz|Add32~0_combout\ & (\NCO_1MHz|y4[15]~17\ & VCC)) # (!\NCO_1MHz|Add32~0_combout\ & (!\NCO_1MHz|y4[15]~17\)))) # (!\NCO_1MHz|y3\(16) & ((\NCO_1MHz|Add32~0_combout\ & (!\NCO_1MHz|y4[15]~17\)) # 
-- (!\NCO_1MHz|Add32~0_combout\ & ((\NCO_1MHz|y4[15]~17\) # (GND)))))
-- \NCO_1MHz|y4[16]~19\ = CARRY((\NCO_1MHz|y3\(16) & (!\NCO_1MHz|Add32~0_combout\ & !\NCO_1MHz|y4[15]~17\)) # (!\NCO_1MHz|y3\(16) & ((!\NCO_1MHz|y4[15]~17\) # (!\NCO_1MHz|Add32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y3\(16),
	datab => \NCO_1MHz|Add32~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y4[15]~17\,
	combout => \NCO_1MHz|y4[16]~18_combout\,
	cout => \NCO_1MHz|y4[16]~19\);

-- Location: LCCOMB_X12_Y13_N16
\NCO_1MHz|y4[17]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y4[17]~20_combout\ = ((\NCO_1MHz|y3\(17) $ (\NCO_1MHz|Add32~0_combout\ $ (!\NCO_1MHz|y4[16]~19\)))) # (GND)
-- \NCO_1MHz|y4[17]~21\ = CARRY((\NCO_1MHz|y3\(17) & ((\NCO_1MHz|Add32~0_combout\) # (!\NCO_1MHz|y4[16]~19\))) # (!\NCO_1MHz|y3\(17) & (\NCO_1MHz|Add32~0_combout\ & !\NCO_1MHz|y4[16]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y3\(17),
	datab => \NCO_1MHz|Add32~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y4[16]~19\,
	combout => \NCO_1MHz|y4[17]~20_combout\,
	cout => \NCO_1MHz|y4[17]~21\);

-- Location: LCCOMB_X12_Y13_N18
\NCO_1MHz|y4[18]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y4[18]~22_combout\ = \NCO_1MHz|y3\(18) $ (\NCO_1MHz|y4[17]~21\ $ (\NCO_1MHz|Add32~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y3\(18),
	datad => \NCO_1MHz|Add32~0_combout\,
	cin => \NCO_1MHz|y4[17]~21\,
	combout => \NCO_1MHz|y4[18]~22_combout\);

-- Location: FF_X12_Y13_N19
\NCO_1MHz|y4[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y4[18]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y4\(18));

-- Location: LCCOMB_X11_Y13_N24
\NCO_1MHz|Add34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add34~0_combout\ = \NCO_1MHz|y4\(18) $ (((!\NCO_1MHz|temp4\(18) & \NCO_1MHz|judge5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp4\(18),
	datac => \NCO_1MHz|judge5~2_combout\,
	datad => \NCO_1MHz|y4\(18),
	combout => \NCO_1MHz|Add34~0_combout\);

-- Location: FF_X12_Y16_N21
\NCO_1MHz|x4[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x4[17]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x4\(17));

-- Location: FF_X12_Y16_N19
\NCO_1MHz|x4[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x4[16]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x4\(16));

-- Location: FF_X12_Y16_N17
\NCO_1MHz|x4[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x4[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x4\(15));

-- Location: FF_X12_Y16_N15
\NCO_1MHz|x4[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x4[14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x4\(14));

-- Location: FF_X12_Y16_N13
\NCO_1MHz|x4[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x4[13]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x4\(13));

-- Location: FF_X12_Y13_N17
\NCO_1MHz|y4[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y4[17]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y4\(17));

-- Location: LCCOMB_X11_Y13_N26
\NCO_1MHz|Add34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add34~1_combout\ = \NCO_1MHz|y4\(17) $ (((\NCO_1MHz|judge5~2_combout\ & !\NCO_1MHz|temp4\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|judge5~2_combout\,
	datac => \NCO_1MHz|temp4\(18),
	datad => \NCO_1MHz|y4\(17),
	combout => \NCO_1MHz|Add34~1_combout\);

-- Location: FF_X12_Y16_N11
\NCO_1MHz|x4[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x4[12]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x4\(12));

-- Location: FF_X12_Y13_N15
\NCO_1MHz|y4[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y4[16]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y4\(16));

-- Location: LCCOMB_X12_Y13_N20
\NCO_1MHz|Add34~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add34~2_combout\ = \NCO_1MHz|y4\(16) $ (((!\NCO_1MHz|temp4\(18) & \NCO_1MHz|judge5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp4\(18),
	datac => \NCO_1MHz|y4\(16),
	datad => \NCO_1MHz|judge5~2_combout\,
	combout => \NCO_1MHz|Add34~2_combout\);

-- Location: FF_X12_Y16_N9
\NCO_1MHz|x4[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x4[11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x4\(11));

-- Location: LCCOMB_X12_Y16_N26
\NCO_1MHz|y4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y4~24_combout\ = \NCO_1MHz|judge4~3_combout\ $ (\NCO_1MHz|x3\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NCO_1MHz|judge4~3_combout\,
	datad => \NCO_1MHz|x3\(14),
	combout => \NCO_1MHz|y4~24_combout\);

-- Location: FF_X12_Y16_N27
\NCO_1MHz|y4[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y4~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y4\(10));

-- Location: FF_X12_Y13_N13
\NCO_1MHz|y4[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y4[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y4\(15));

-- Location: LCCOMB_X12_Y13_N30
\NCO_1MHz|Add34~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add34~3_combout\ = \NCO_1MHz|y4\(15) $ (((!\NCO_1MHz|temp4\(18) & \NCO_1MHz|judge5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y4\(15),
	datac => \NCO_1MHz|temp4\(18),
	datad => \NCO_1MHz|judge5~2_combout\,
	combout => \NCO_1MHz|Add34~3_combout\);

-- Location: LCCOMB_X12_Y16_N28
\NCO_1MHz|y4~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y4~25_combout\ = \NCO_1MHz|x3\(13) $ (\NCO_1MHz|judge4~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x3\(13),
	datac => \NCO_1MHz|judge4~3_combout\,
	combout => \NCO_1MHz|y4~25_combout\);

-- Location: FF_X12_Y16_N29
\NCO_1MHz|y4[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y4~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y4\(9));

-- Location: FF_X12_Y13_N11
\NCO_1MHz|y4[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y4[14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y4\(14));

-- Location: LCCOMB_X11_Y13_N28
\NCO_1MHz|Add34~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add34~4_combout\ = \NCO_1MHz|y4\(14) $ (((!\NCO_1MHz|temp4\(18) & \NCO_1MHz|judge5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y4\(14),
	datab => \NCO_1MHz|temp4\(18),
	datac => \NCO_1MHz|judge5~2_combout\,
	combout => \NCO_1MHz|Add34~4_combout\);

-- Location: FF_X12_Y13_N9
\NCO_1MHz|y4[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y4[13]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y4\(13));

-- Location: LCCOMB_X11_Y13_N30
\NCO_1MHz|Add34~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add34~5_combout\ = \NCO_1MHz|y4\(13) $ (((!\NCO_1MHz|temp4\(18) & \NCO_1MHz|judge5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp4\(18),
	datac => \NCO_1MHz|judge5~2_combout\,
	datad => \NCO_1MHz|y4\(13),
	combout => \NCO_1MHz|Add34~5_combout\);

-- Location: LCCOMB_X12_Y13_N2
\NCO_1MHz|y4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y4~26_combout\ = \NCO_1MHz|judge4~3_combout\ $ (\NCO_1MHz|x3\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NCO_1MHz|judge4~3_combout\,
	datad => \NCO_1MHz|x3\(12),
	combout => \NCO_1MHz|y4~26_combout\);

-- Location: FF_X12_Y13_N3
\NCO_1MHz|y4[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y4~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y4\(8));

-- Location: FF_X12_Y13_N7
\NCO_1MHz|y4[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y4[12]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y4\(12));

-- Location: LCCOMB_X11_Y13_N0
\NCO_1MHz|x5[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x5[7]~12_combout\ = \NCO_1MHz|judge5~0_combout\ $ (\NCO_1MHz|y4\(12) $ (GND))
-- \NCO_1MHz|x5[7]~13\ = CARRY(\NCO_1MHz|judge5~0_combout\ $ (!\NCO_1MHz|y4\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge5~0_combout\,
	datab => \NCO_1MHz|y4\(12),
	datad => VCC,
	combout => \NCO_1MHz|x5[7]~12_combout\,
	cout => \NCO_1MHz|x5[7]~13\);

-- Location: LCCOMB_X11_Y13_N2
\NCO_1MHz|x5[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x5[8]~14_combout\ = (\NCO_1MHz|Add34~5_combout\ & ((\NCO_1MHz|y4\(8) & (!\NCO_1MHz|x5[7]~13\)) # (!\NCO_1MHz|y4\(8) & ((\NCO_1MHz|x5[7]~13\) # (GND))))) # (!\NCO_1MHz|Add34~5_combout\ & ((\NCO_1MHz|y4\(8) & (\NCO_1MHz|x5[7]~13\ & VCC)) # 
-- (!\NCO_1MHz|y4\(8) & (!\NCO_1MHz|x5[7]~13\))))
-- \NCO_1MHz|x5[8]~15\ = CARRY((\NCO_1MHz|Add34~5_combout\ & ((!\NCO_1MHz|x5[7]~13\) # (!\NCO_1MHz|y4\(8)))) # (!\NCO_1MHz|Add34~5_combout\ & (!\NCO_1MHz|y4\(8) & !\NCO_1MHz|x5[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add34~5_combout\,
	datab => \NCO_1MHz|y4\(8),
	datad => VCC,
	cin => \NCO_1MHz|x5[7]~13\,
	combout => \NCO_1MHz|x5[8]~14_combout\,
	cout => \NCO_1MHz|x5[8]~15\);

-- Location: LCCOMB_X11_Y13_N4
\NCO_1MHz|x5[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x5[9]~16_combout\ = ((\NCO_1MHz|y4\(9) $ (\NCO_1MHz|Add34~4_combout\ $ (!\NCO_1MHz|x5[8]~15\)))) # (GND)
-- \NCO_1MHz|x5[9]~17\ = CARRY((\NCO_1MHz|y4\(9) & (!\NCO_1MHz|Add34~4_combout\ & !\NCO_1MHz|x5[8]~15\)) # (!\NCO_1MHz|y4\(9) & ((!\NCO_1MHz|x5[8]~15\) # (!\NCO_1MHz|Add34~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y4\(9),
	datab => \NCO_1MHz|Add34~4_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x5[8]~15\,
	combout => \NCO_1MHz|x5[9]~16_combout\,
	cout => \NCO_1MHz|x5[9]~17\);

-- Location: LCCOMB_X11_Y13_N6
\NCO_1MHz|x5[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x5[10]~18_combout\ = (\NCO_1MHz|y4\(10) & ((\NCO_1MHz|Add34~3_combout\ & ((\NCO_1MHz|x5[9]~17\) # (GND))) # (!\NCO_1MHz|Add34~3_combout\ & (!\NCO_1MHz|x5[9]~17\)))) # (!\NCO_1MHz|y4\(10) & ((\NCO_1MHz|Add34~3_combout\ & (!\NCO_1MHz|x5[9]~17\)) # 
-- (!\NCO_1MHz|Add34~3_combout\ & (\NCO_1MHz|x5[9]~17\ & VCC))))
-- \NCO_1MHz|x5[10]~19\ = CARRY((\NCO_1MHz|y4\(10) & ((\NCO_1MHz|Add34~3_combout\) # (!\NCO_1MHz|x5[9]~17\))) # (!\NCO_1MHz|y4\(10) & (\NCO_1MHz|Add34~3_combout\ & !\NCO_1MHz|x5[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y4\(10),
	datab => \NCO_1MHz|Add34~3_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x5[9]~17\,
	combout => \NCO_1MHz|x5[10]~18_combout\,
	cout => \NCO_1MHz|x5[10]~19\);

-- Location: LCCOMB_X11_Y13_N8
\NCO_1MHz|x5[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x5[11]~20_combout\ = ((\NCO_1MHz|Add34~2_combout\ $ (\NCO_1MHz|x4\(11) $ (\NCO_1MHz|x5[10]~19\)))) # (GND)
-- \NCO_1MHz|x5[11]~21\ = CARRY((\NCO_1MHz|Add34~2_combout\ & (\NCO_1MHz|x4\(11) & !\NCO_1MHz|x5[10]~19\)) # (!\NCO_1MHz|Add34~2_combout\ & ((\NCO_1MHz|x4\(11)) # (!\NCO_1MHz|x5[10]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add34~2_combout\,
	datab => \NCO_1MHz|x4\(11),
	datad => VCC,
	cin => \NCO_1MHz|x5[10]~19\,
	combout => \NCO_1MHz|x5[11]~20_combout\,
	cout => \NCO_1MHz|x5[11]~21\);

-- Location: LCCOMB_X11_Y13_N10
\NCO_1MHz|x5[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x5[12]~22_combout\ = (\NCO_1MHz|Add34~1_combout\ & ((\NCO_1MHz|x4\(12) & (!\NCO_1MHz|x5[11]~21\)) # (!\NCO_1MHz|x4\(12) & ((\NCO_1MHz|x5[11]~21\) # (GND))))) # (!\NCO_1MHz|Add34~1_combout\ & ((\NCO_1MHz|x4\(12) & (\NCO_1MHz|x5[11]~21\ & VCC)) # 
-- (!\NCO_1MHz|x4\(12) & (!\NCO_1MHz|x5[11]~21\))))
-- \NCO_1MHz|x5[12]~23\ = CARRY((\NCO_1MHz|Add34~1_combout\ & ((!\NCO_1MHz|x5[11]~21\) # (!\NCO_1MHz|x4\(12)))) # (!\NCO_1MHz|Add34~1_combout\ & (!\NCO_1MHz|x4\(12) & !\NCO_1MHz|x5[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add34~1_combout\,
	datab => \NCO_1MHz|x4\(12),
	datad => VCC,
	cin => \NCO_1MHz|x5[11]~21\,
	combout => \NCO_1MHz|x5[12]~22_combout\,
	cout => \NCO_1MHz|x5[12]~23\);

-- Location: LCCOMB_X11_Y13_N12
\NCO_1MHz|x5[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x5[13]~24_combout\ = ((\NCO_1MHz|x4\(13) $ (\NCO_1MHz|Add34~0_combout\ $ (\NCO_1MHz|x5[12]~23\)))) # (GND)
-- \NCO_1MHz|x5[13]~25\ = CARRY((\NCO_1MHz|x4\(13) & ((!\NCO_1MHz|x5[12]~23\) # (!\NCO_1MHz|Add34~0_combout\))) # (!\NCO_1MHz|x4\(13) & (!\NCO_1MHz|Add34~0_combout\ & !\NCO_1MHz|x5[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x4\(13),
	datab => \NCO_1MHz|Add34~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x5[12]~23\,
	combout => \NCO_1MHz|x5[13]~24_combout\,
	cout => \NCO_1MHz|x5[13]~25\);

-- Location: LCCOMB_X11_Y13_N14
\NCO_1MHz|x5[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x5[14]~26_combout\ = (\NCO_1MHz|x4\(14) & ((\NCO_1MHz|Add34~0_combout\ & (!\NCO_1MHz|x5[13]~25\)) # (!\NCO_1MHz|Add34~0_combout\ & (\NCO_1MHz|x5[13]~25\ & VCC)))) # (!\NCO_1MHz|x4\(14) & ((\NCO_1MHz|Add34~0_combout\ & ((\NCO_1MHz|x5[13]~25\) # 
-- (GND))) # (!\NCO_1MHz|Add34~0_combout\ & (!\NCO_1MHz|x5[13]~25\))))
-- \NCO_1MHz|x5[14]~27\ = CARRY((\NCO_1MHz|x4\(14) & (\NCO_1MHz|Add34~0_combout\ & !\NCO_1MHz|x5[13]~25\)) # (!\NCO_1MHz|x4\(14) & ((\NCO_1MHz|Add34~0_combout\) # (!\NCO_1MHz|x5[13]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x4\(14),
	datab => \NCO_1MHz|Add34~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x5[13]~25\,
	combout => \NCO_1MHz|x5[14]~26_combout\,
	cout => \NCO_1MHz|x5[14]~27\);

-- Location: LCCOMB_X11_Y13_N16
\NCO_1MHz|x5[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x5[15]~28_combout\ = ((\NCO_1MHz|x4\(15) $ (\NCO_1MHz|Add34~0_combout\ $ (\NCO_1MHz|x5[14]~27\)))) # (GND)
-- \NCO_1MHz|x5[15]~29\ = CARRY((\NCO_1MHz|x4\(15) & ((!\NCO_1MHz|x5[14]~27\) # (!\NCO_1MHz|Add34~0_combout\))) # (!\NCO_1MHz|x4\(15) & (!\NCO_1MHz|Add34~0_combout\ & !\NCO_1MHz|x5[14]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x4\(15),
	datab => \NCO_1MHz|Add34~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x5[14]~27\,
	combout => \NCO_1MHz|x5[15]~28_combout\,
	cout => \NCO_1MHz|x5[15]~29\);

-- Location: LCCOMB_X11_Y13_N18
\NCO_1MHz|x5[16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x5[16]~30_combout\ = (\NCO_1MHz|x4\(16) & ((\NCO_1MHz|Add34~0_combout\ & (!\NCO_1MHz|x5[15]~29\)) # (!\NCO_1MHz|Add34~0_combout\ & (\NCO_1MHz|x5[15]~29\ & VCC)))) # (!\NCO_1MHz|x4\(16) & ((\NCO_1MHz|Add34~0_combout\ & ((\NCO_1MHz|x5[15]~29\) # 
-- (GND))) # (!\NCO_1MHz|Add34~0_combout\ & (!\NCO_1MHz|x5[15]~29\))))
-- \NCO_1MHz|x5[16]~31\ = CARRY((\NCO_1MHz|x4\(16) & (\NCO_1MHz|Add34~0_combout\ & !\NCO_1MHz|x5[15]~29\)) # (!\NCO_1MHz|x4\(16) & ((\NCO_1MHz|Add34~0_combout\) # (!\NCO_1MHz|x5[15]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x4\(16),
	datab => \NCO_1MHz|Add34~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x5[15]~29\,
	combout => \NCO_1MHz|x5[16]~30_combout\,
	cout => \NCO_1MHz|x5[16]~31\);

-- Location: LCCOMB_X11_Y13_N20
\NCO_1MHz|x5[17]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x5[17]~32_combout\ = ((\NCO_1MHz|x4\(17) $ (\NCO_1MHz|Add34~0_combout\ $ (\NCO_1MHz|x5[16]~31\)))) # (GND)
-- \NCO_1MHz|x5[17]~33\ = CARRY((\NCO_1MHz|x4\(17) & ((!\NCO_1MHz|x5[16]~31\) # (!\NCO_1MHz|Add34~0_combout\))) # (!\NCO_1MHz|x4\(17) & (!\NCO_1MHz|Add34~0_combout\ & !\NCO_1MHz|x5[16]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x4\(17),
	datab => \NCO_1MHz|Add34~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x5[16]~31\,
	combout => \NCO_1MHz|x5[17]~32_combout\,
	cout => \NCO_1MHz|x5[17]~33\);

-- Location: LCCOMB_X11_Y13_N22
\NCO_1MHz|x5[18]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x5[18]~34_combout\ = \NCO_1MHz|x4\(18) $ (\NCO_1MHz|x5[17]~33\ $ (!\NCO_1MHz|Add34~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x4\(18),
	datad => \NCO_1MHz|Add34~0_combout\,
	cin => \NCO_1MHz|x5[17]~33\,
	combout => \NCO_1MHz|x5[18]~34_combout\);

-- Location: FF_X11_Y13_N23
\NCO_1MHz|x5[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x5[18]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x5\(18));

-- Location: LCCOMB_X11_Y12_N0
\NCO_1MHz|Add40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add40~0_combout\ = \NCO_1MHz|x4\(18) $ (((!\NCO_1MHz|temp4\(18) & \NCO_1MHz|judge5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp4\(18),
	datab => \NCO_1MHz|x4\(18),
	datac => \NCO_1MHz|judge5~2_combout\,
	combout => \NCO_1MHz|Add40~0_combout\);

-- Location: LCCOMB_X11_Y12_N2
\NCO_1MHz|Add40~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add40~1_combout\ = \NCO_1MHz|x4\(17) $ (((!\NCO_1MHz|temp4\(18) & \NCO_1MHz|judge5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp4\(18),
	datab => \NCO_1MHz|x4\(17),
	datac => \NCO_1MHz|judge5~2_combout\,
	combout => \NCO_1MHz|Add40~1_combout\);

-- Location: LCCOMB_X12_Y12_N2
\NCO_1MHz|Add40~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add40~2_combout\ = \NCO_1MHz|x4\(16) $ (((!\NCO_1MHz|temp4\(18) & \NCO_1MHz|judge5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x4\(16),
	datac => \NCO_1MHz|temp4\(18),
	datad => \NCO_1MHz|judge5~2_combout\,
	combout => \NCO_1MHz|Add40~2_combout\);

-- Location: FF_X12_Y13_N5
\NCO_1MHz|y4[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y4[11]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y4\(11));

-- Location: LCCOMB_X11_Y12_N4
\NCO_1MHz|Add40~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add40~3_combout\ = \NCO_1MHz|x4\(15) $ (((!\NCO_1MHz|temp4\(18) & \NCO_1MHz|judge5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp4\(18),
	datab => \NCO_1MHz|x4\(15),
	datac => \NCO_1MHz|judge5~2_combout\,
	combout => \NCO_1MHz|Add40~3_combout\);

-- Location: LCCOMB_X7_Y12_N6
\NCO_1MHz|Add40~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add40~4_combout\ = \NCO_1MHz|x4\(14) $ (((!\NCO_1MHz|temp4\(18) & \NCO_1MHz|judge5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp4\(18),
	datac => \NCO_1MHz|x4\(14),
	datad => \NCO_1MHz|judge5~2_combout\,
	combout => \NCO_1MHz|Add40~4_combout\);

-- Location: LCCOMB_X11_Y12_N6
\NCO_1MHz|Add40~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add40~5_combout\ = \NCO_1MHz|x4\(13) $ (((!\NCO_1MHz|temp4\(18) & \NCO_1MHz|judge5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp4\(18),
	datab => \NCO_1MHz|judge5~2_combout\,
	datac => \NCO_1MHz|x4\(13),
	combout => \NCO_1MHz|Add40~5_combout\);

-- Location: LCCOMB_X11_Y12_N8
\NCO_1MHz|y5[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y5[7]~12_combout\ = \NCO_1MHz|judge5~0_combout\ $ (\NCO_1MHz|x4\(12) $ (VCC))
-- \NCO_1MHz|y5[7]~13\ = CARRY(\NCO_1MHz|judge5~0_combout\ $ (\NCO_1MHz|x4\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge5~0_combout\,
	datab => \NCO_1MHz|x4\(12),
	datad => VCC,
	combout => \NCO_1MHz|y5[7]~12_combout\,
	cout => \NCO_1MHz|y5[7]~13\);

-- Location: LCCOMB_X11_Y12_N10
\NCO_1MHz|y5[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y5[8]~14_combout\ = (\NCO_1MHz|Add40~5_combout\ & ((\NCO_1MHz|y4\(8) & (\NCO_1MHz|y5[7]~13\ & VCC)) # (!\NCO_1MHz|y4\(8) & (!\NCO_1MHz|y5[7]~13\)))) # (!\NCO_1MHz|Add40~5_combout\ & ((\NCO_1MHz|y4\(8) & (!\NCO_1MHz|y5[7]~13\)) # 
-- (!\NCO_1MHz|y4\(8) & ((\NCO_1MHz|y5[7]~13\) # (GND)))))
-- \NCO_1MHz|y5[8]~15\ = CARRY((\NCO_1MHz|Add40~5_combout\ & (!\NCO_1MHz|y4\(8) & !\NCO_1MHz|y5[7]~13\)) # (!\NCO_1MHz|Add40~5_combout\ & ((!\NCO_1MHz|y5[7]~13\) # (!\NCO_1MHz|y4\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add40~5_combout\,
	datab => \NCO_1MHz|y4\(8),
	datad => VCC,
	cin => \NCO_1MHz|y5[7]~13\,
	combout => \NCO_1MHz|y5[8]~14_combout\,
	cout => \NCO_1MHz|y5[8]~15\);

-- Location: LCCOMB_X11_Y12_N12
\NCO_1MHz|y5[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y5[9]~16_combout\ = ((\NCO_1MHz|Add40~4_combout\ $ (\NCO_1MHz|y4\(9) $ (!\NCO_1MHz|y5[8]~15\)))) # (GND)
-- \NCO_1MHz|y5[9]~17\ = CARRY((\NCO_1MHz|Add40~4_combout\ & ((\NCO_1MHz|y4\(9)) # (!\NCO_1MHz|y5[8]~15\))) # (!\NCO_1MHz|Add40~4_combout\ & (\NCO_1MHz|y4\(9) & !\NCO_1MHz|y5[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add40~4_combout\,
	datab => \NCO_1MHz|y4\(9),
	datad => VCC,
	cin => \NCO_1MHz|y5[8]~15\,
	combout => \NCO_1MHz|y5[9]~16_combout\,
	cout => \NCO_1MHz|y5[9]~17\);

-- Location: LCCOMB_X11_Y12_N14
\NCO_1MHz|y5[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y5[10]~18_combout\ = (\NCO_1MHz|y4\(10) & ((\NCO_1MHz|Add40~3_combout\ & (\NCO_1MHz|y5[9]~17\ & VCC)) # (!\NCO_1MHz|Add40~3_combout\ & (!\NCO_1MHz|y5[9]~17\)))) # (!\NCO_1MHz|y4\(10) & ((\NCO_1MHz|Add40~3_combout\ & (!\NCO_1MHz|y5[9]~17\)) # 
-- (!\NCO_1MHz|Add40~3_combout\ & ((\NCO_1MHz|y5[9]~17\) # (GND)))))
-- \NCO_1MHz|y5[10]~19\ = CARRY((\NCO_1MHz|y4\(10) & (!\NCO_1MHz|Add40~3_combout\ & !\NCO_1MHz|y5[9]~17\)) # (!\NCO_1MHz|y4\(10) & ((!\NCO_1MHz|y5[9]~17\) # (!\NCO_1MHz|Add40~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y4\(10),
	datab => \NCO_1MHz|Add40~3_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y5[9]~17\,
	combout => \NCO_1MHz|y5[10]~18_combout\,
	cout => \NCO_1MHz|y5[10]~19\);

-- Location: LCCOMB_X11_Y12_N16
\NCO_1MHz|y5[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y5[11]~20_combout\ = ((\NCO_1MHz|Add40~2_combout\ $ (\NCO_1MHz|y4\(11) $ (!\NCO_1MHz|y5[10]~19\)))) # (GND)
-- \NCO_1MHz|y5[11]~21\ = CARRY((\NCO_1MHz|Add40~2_combout\ & ((\NCO_1MHz|y4\(11)) # (!\NCO_1MHz|y5[10]~19\))) # (!\NCO_1MHz|Add40~2_combout\ & (\NCO_1MHz|y4\(11) & !\NCO_1MHz|y5[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add40~2_combout\,
	datab => \NCO_1MHz|y4\(11),
	datad => VCC,
	cin => \NCO_1MHz|y5[10]~19\,
	combout => \NCO_1MHz|y5[11]~20_combout\,
	cout => \NCO_1MHz|y5[11]~21\);

-- Location: LCCOMB_X11_Y12_N18
\NCO_1MHz|y5[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y5[12]~22_combout\ = (\NCO_1MHz|y4\(12) & ((\NCO_1MHz|Add40~1_combout\ & (\NCO_1MHz|y5[11]~21\ & VCC)) # (!\NCO_1MHz|Add40~1_combout\ & (!\NCO_1MHz|y5[11]~21\)))) # (!\NCO_1MHz|y4\(12) & ((\NCO_1MHz|Add40~1_combout\ & (!\NCO_1MHz|y5[11]~21\)) # 
-- (!\NCO_1MHz|Add40~1_combout\ & ((\NCO_1MHz|y5[11]~21\) # (GND)))))
-- \NCO_1MHz|y5[12]~23\ = CARRY((\NCO_1MHz|y4\(12) & (!\NCO_1MHz|Add40~1_combout\ & !\NCO_1MHz|y5[11]~21\)) # (!\NCO_1MHz|y4\(12) & ((!\NCO_1MHz|y5[11]~21\) # (!\NCO_1MHz|Add40~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y4\(12),
	datab => \NCO_1MHz|Add40~1_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y5[11]~21\,
	combout => \NCO_1MHz|y5[12]~22_combout\,
	cout => \NCO_1MHz|y5[12]~23\);

-- Location: LCCOMB_X11_Y12_N20
\NCO_1MHz|y5[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y5[13]~24_combout\ = ((\NCO_1MHz|y4\(13) $ (\NCO_1MHz|Add40~0_combout\ $ (!\NCO_1MHz|y5[12]~23\)))) # (GND)
-- \NCO_1MHz|y5[13]~25\ = CARRY((\NCO_1MHz|y4\(13) & ((\NCO_1MHz|Add40~0_combout\) # (!\NCO_1MHz|y5[12]~23\))) # (!\NCO_1MHz|y4\(13) & (\NCO_1MHz|Add40~0_combout\ & !\NCO_1MHz|y5[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y4\(13),
	datab => \NCO_1MHz|Add40~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y5[12]~23\,
	combout => \NCO_1MHz|y5[13]~24_combout\,
	cout => \NCO_1MHz|y5[13]~25\);

-- Location: LCCOMB_X11_Y12_N22
\NCO_1MHz|y5[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y5[14]~26_combout\ = (\NCO_1MHz|y4\(14) & ((\NCO_1MHz|Add40~0_combout\ & (\NCO_1MHz|y5[13]~25\ & VCC)) # (!\NCO_1MHz|Add40~0_combout\ & (!\NCO_1MHz|y5[13]~25\)))) # (!\NCO_1MHz|y4\(14) & ((\NCO_1MHz|Add40~0_combout\ & (!\NCO_1MHz|y5[13]~25\)) # 
-- (!\NCO_1MHz|Add40~0_combout\ & ((\NCO_1MHz|y5[13]~25\) # (GND)))))
-- \NCO_1MHz|y5[14]~27\ = CARRY((\NCO_1MHz|y4\(14) & (!\NCO_1MHz|Add40~0_combout\ & !\NCO_1MHz|y5[13]~25\)) # (!\NCO_1MHz|y4\(14) & ((!\NCO_1MHz|y5[13]~25\) # (!\NCO_1MHz|Add40~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y4\(14),
	datab => \NCO_1MHz|Add40~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y5[13]~25\,
	combout => \NCO_1MHz|y5[14]~26_combout\,
	cout => \NCO_1MHz|y5[14]~27\);

-- Location: LCCOMB_X11_Y12_N24
\NCO_1MHz|y5[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y5[15]~28_combout\ = ((\NCO_1MHz|y4\(15) $ (\NCO_1MHz|Add40~0_combout\ $ (!\NCO_1MHz|y5[14]~27\)))) # (GND)
-- \NCO_1MHz|y5[15]~29\ = CARRY((\NCO_1MHz|y4\(15) & ((\NCO_1MHz|Add40~0_combout\) # (!\NCO_1MHz|y5[14]~27\))) # (!\NCO_1MHz|y4\(15) & (\NCO_1MHz|Add40~0_combout\ & !\NCO_1MHz|y5[14]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y4\(15),
	datab => \NCO_1MHz|Add40~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y5[14]~27\,
	combout => \NCO_1MHz|y5[15]~28_combout\,
	cout => \NCO_1MHz|y5[15]~29\);

-- Location: LCCOMB_X11_Y12_N26
\NCO_1MHz|y5[16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y5[16]~30_combout\ = (\NCO_1MHz|y4\(16) & ((\NCO_1MHz|Add40~0_combout\ & (\NCO_1MHz|y5[15]~29\ & VCC)) # (!\NCO_1MHz|Add40~0_combout\ & (!\NCO_1MHz|y5[15]~29\)))) # (!\NCO_1MHz|y4\(16) & ((\NCO_1MHz|Add40~0_combout\ & (!\NCO_1MHz|y5[15]~29\)) # 
-- (!\NCO_1MHz|Add40~0_combout\ & ((\NCO_1MHz|y5[15]~29\) # (GND)))))
-- \NCO_1MHz|y5[16]~31\ = CARRY((\NCO_1MHz|y4\(16) & (!\NCO_1MHz|Add40~0_combout\ & !\NCO_1MHz|y5[15]~29\)) # (!\NCO_1MHz|y4\(16) & ((!\NCO_1MHz|y5[15]~29\) # (!\NCO_1MHz|Add40~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y4\(16),
	datab => \NCO_1MHz|Add40~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y5[15]~29\,
	combout => \NCO_1MHz|y5[16]~30_combout\,
	cout => \NCO_1MHz|y5[16]~31\);

-- Location: LCCOMB_X11_Y12_N28
\NCO_1MHz|y5[17]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y5[17]~32_combout\ = ((\NCO_1MHz|y4\(17) $ (\NCO_1MHz|Add40~0_combout\ $ (!\NCO_1MHz|y5[16]~31\)))) # (GND)
-- \NCO_1MHz|y5[17]~33\ = CARRY((\NCO_1MHz|y4\(17) & ((\NCO_1MHz|Add40~0_combout\) # (!\NCO_1MHz|y5[16]~31\))) # (!\NCO_1MHz|y4\(17) & (\NCO_1MHz|Add40~0_combout\ & !\NCO_1MHz|y5[16]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y4\(17),
	datab => \NCO_1MHz|Add40~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y5[16]~31\,
	combout => \NCO_1MHz|y5[17]~32_combout\,
	cout => \NCO_1MHz|y5[17]~33\);

-- Location: LCCOMB_X11_Y12_N30
\NCO_1MHz|y5[18]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y5[18]~34_combout\ = \NCO_1MHz|y4\(18) $ (\NCO_1MHz|y5[17]~33\ $ (\NCO_1MHz|Add40~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y4\(18),
	datad => \NCO_1MHz|Add40~0_combout\,
	cin => \NCO_1MHz|y5[17]~33\,
	combout => \NCO_1MHz|y5[18]~34_combout\);

-- Location: FF_X11_Y12_N31
\NCO_1MHz|y5[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y5[18]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y5\(18));

-- Location: FF_X11_Y12_N29
\NCO_1MHz|y5[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y5[17]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y5\(17));

-- Location: FF_X11_Y12_N27
\NCO_1MHz|y5[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y5[16]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y5\(16));

-- Location: FF_X11_Y12_N25
\NCO_1MHz|y5[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y5[15]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y5\(15));

-- Location: FF_X11_Y12_N23
\NCO_1MHz|y5[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y5[14]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y5\(14));

-- Location: FF_X11_Y12_N21
\NCO_1MHz|y5[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y5[13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y5\(13));

-- Location: FF_X11_Y12_N19
\NCO_1MHz|y5[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y5[12]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y5\(12));

-- Location: FF_X11_Y12_N17
\NCO_1MHz|y5[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y5[11]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y5\(11));

-- Location: FF_X11_Y12_N15
\NCO_1MHz|y5[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y5[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y5\(10));

-- Location: FF_X11_Y12_N13
\NCO_1MHz|y5[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y5[9]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y5\(9));

-- Location: FF_X11_Y12_N11
\NCO_1MHz|y5[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y5[8]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y5\(8));

-- Location: FF_X11_Y12_N9
\NCO_1MHz|y5[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y5[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y5\(7));

-- Location: LCCOMB_X8_Y12_N0
\NCO_1MHz|y5~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y5~36_combout\ = \NCO_1MHz|x4\(11) $ (((!\NCO_1MHz|temp4\(18) & \NCO_1MHz|judge5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp4\(18),
	datac => \NCO_1MHz|x4\(11),
	datad => \NCO_1MHz|judge5~2_combout\,
	combout => \NCO_1MHz|y5~36_combout\);

-- Location: FF_X8_Y12_N1
\NCO_1MHz|y5[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y5~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y5\(6));

-- Location: LCCOMB_X10_Y12_N0
\NCO_1MHz|Add45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add45~0_combout\ = (\NCO_1MHz|y5\(18) & (\NCO_1MHz|y5\(6) $ (VCC))) # (!\NCO_1MHz|y5\(18) & (\NCO_1MHz|y5\(6) & VCC))
-- \NCO_1MHz|Add45~1\ = CARRY((\NCO_1MHz|y5\(18) & \NCO_1MHz|y5\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y5\(18),
	datab => \NCO_1MHz|y5\(6),
	datad => VCC,
	combout => \NCO_1MHz|Add45~0_combout\,
	cout => \NCO_1MHz|Add45~1\);

-- Location: LCCOMB_X10_Y12_N2
\NCO_1MHz|Add45~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add45~2_combout\ = (\NCO_1MHz|y5\(7) & (!\NCO_1MHz|Add45~1\)) # (!\NCO_1MHz|y5\(7) & ((\NCO_1MHz|Add45~1\) # (GND)))
-- \NCO_1MHz|Add45~3\ = CARRY((!\NCO_1MHz|Add45~1\) # (!\NCO_1MHz|y5\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y5\(7),
	datad => VCC,
	cin => \NCO_1MHz|Add45~1\,
	combout => \NCO_1MHz|Add45~2_combout\,
	cout => \NCO_1MHz|Add45~3\);

-- Location: LCCOMB_X10_Y12_N4
\NCO_1MHz|Add45~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add45~4_combout\ = (\NCO_1MHz|y5\(8) & (\NCO_1MHz|Add45~3\ $ (GND))) # (!\NCO_1MHz|y5\(8) & (!\NCO_1MHz|Add45~3\ & VCC))
-- \NCO_1MHz|Add45~5\ = CARRY((\NCO_1MHz|y5\(8) & !\NCO_1MHz|Add45~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y5\(8),
	datad => VCC,
	cin => \NCO_1MHz|Add45~3\,
	combout => \NCO_1MHz|Add45~4_combout\,
	cout => \NCO_1MHz|Add45~5\);

-- Location: LCCOMB_X10_Y12_N6
\NCO_1MHz|Add45~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add45~6_combout\ = (\NCO_1MHz|y5\(9) & (!\NCO_1MHz|Add45~5\)) # (!\NCO_1MHz|y5\(9) & ((\NCO_1MHz|Add45~5\) # (GND)))
-- \NCO_1MHz|Add45~7\ = CARRY((!\NCO_1MHz|Add45~5\) # (!\NCO_1MHz|y5\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y5\(9),
	datad => VCC,
	cin => \NCO_1MHz|Add45~5\,
	combout => \NCO_1MHz|Add45~6_combout\,
	cout => \NCO_1MHz|Add45~7\);

-- Location: LCCOMB_X10_Y12_N8
\NCO_1MHz|Add45~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add45~8_combout\ = (\NCO_1MHz|y5\(10) & (\NCO_1MHz|Add45~7\ $ (GND))) # (!\NCO_1MHz|y5\(10) & (!\NCO_1MHz|Add45~7\ & VCC))
-- \NCO_1MHz|Add45~9\ = CARRY((\NCO_1MHz|y5\(10) & !\NCO_1MHz|Add45~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y5\(10),
	datad => VCC,
	cin => \NCO_1MHz|Add45~7\,
	combout => \NCO_1MHz|Add45~8_combout\,
	cout => \NCO_1MHz|Add45~9\);

-- Location: LCCOMB_X10_Y12_N10
\NCO_1MHz|Add45~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add45~10_combout\ = (\NCO_1MHz|y5\(11) & (!\NCO_1MHz|Add45~9\)) # (!\NCO_1MHz|y5\(11) & ((\NCO_1MHz|Add45~9\) # (GND)))
-- \NCO_1MHz|Add45~11\ = CARRY((!\NCO_1MHz|Add45~9\) # (!\NCO_1MHz|y5\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y5\(11),
	datad => VCC,
	cin => \NCO_1MHz|Add45~9\,
	combout => \NCO_1MHz|Add45~10_combout\,
	cout => \NCO_1MHz|Add45~11\);

-- Location: LCCOMB_X10_Y12_N12
\NCO_1MHz|Add45~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add45~12_combout\ = (\NCO_1MHz|y5\(12) & (\NCO_1MHz|Add45~11\ $ (GND))) # (!\NCO_1MHz|y5\(12) & (!\NCO_1MHz|Add45~11\ & VCC))
-- \NCO_1MHz|Add45~13\ = CARRY((\NCO_1MHz|y5\(12) & !\NCO_1MHz|Add45~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y5\(12),
	datad => VCC,
	cin => \NCO_1MHz|Add45~11\,
	combout => \NCO_1MHz|Add45~12_combout\,
	cout => \NCO_1MHz|Add45~13\);

-- Location: LCCOMB_X10_Y12_N14
\NCO_1MHz|Add45~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add45~14_combout\ = (\NCO_1MHz|y5\(13) & (!\NCO_1MHz|Add45~13\)) # (!\NCO_1MHz|y5\(13) & ((\NCO_1MHz|Add45~13\) # (GND)))
-- \NCO_1MHz|Add45~15\ = CARRY((!\NCO_1MHz|Add45~13\) # (!\NCO_1MHz|y5\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y5\(13),
	datad => VCC,
	cin => \NCO_1MHz|Add45~13\,
	combout => \NCO_1MHz|Add45~14_combout\,
	cout => \NCO_1MHz|Add45~15\);

-- Location: LCCOMB_X10_Y12_N16
\NCO_1MHz|Add45~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add45~16_combout\ = (\NCO_1MHz|y5\(14) & (\NCO_1MHz|Add45~15\ $ (GND))) # (!\NCO_1MHz|y5\(14) & (!\NCO_1MHz|Add45~15\ & VCC))
-- \NCO_1MHz|Add45~17\ = CARRY((\NCO_1MHz|y5\(14) & !\NCO_1MHz|Add45~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y5\(14),
	datad => VCC,
	cin => \NCO_1MHz|Add45~15\,
	combout => \NCO_1MHz|Add45~16_combout\,
	cout => \NCO_1MHz|Add45~17\);

-- Location: LCCOMB_X10_Y12_N18
\NCO_1MHz|Add45~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add45~18_combout\ = (\NCO_1MHz|y5\(15) & (!\NCO_1MHz|Add45~17\)) # (!\NCO_1MHz|y5\(15) & ((\NCO_1MHz|Add45~17\) # (GND)))
-- \NCO_1MHz|Add45~19\ = CARRY((!\NCO_1MHz|Add45~17\) # (!\NCO_1MHz|y5\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y5\(15),
	datad => VCC,
	cin => \NCO_1MHz|Add45~17\,
	combout => \NCO_1MHz|Add45~18_combout\,
	cout => \NCO_1MHz|Add45~19\);

-- Location: LCCOMB_X10_Y12_N20
\NCO_1MHz|Add45~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add45~20_combout\ = (\NCO_1MHz|y5\(16) & (\NCO_1MHz|Add45~19\ $ (GND))) # (!\NCO_1MHz|y5\(16) & (!\NCO_1MHz|Add45~19\ & VCC))
-- \NCO_1MHz|Add45~21\ = CARRY((\NCO_1MHz|y5\(16) & !\NCO_1MHz|Add45~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y5\(16),
	datad => VCC,
	cin => \NCO_1MHz|Add45~19\,
	combout => \NCO_1MHz|Add45~20_combout\,
	cout => \NCO_1MHz|Add45~21\);

-- Location: LCCOMB_X10_Y12_N22
\NCO_1MHz|Add45~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add45~22_combout\ = (\NCO_1MHz|y5\(17) & (!\NCO_1MHz|Add45~21\)) # (!\NCO_1MHz|y5\(17) & ((\NCO_1MHz|Add45~21\) # (GND)))
-- \NCO_1MHz|Add45~23\ = CARRY((!\NCO_1MHz|Add45~21\) # (!\NCO_1MHz|y5\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y5\(17),
	datad => VCC,
	cin => \NCO_1MHz|Add45~21\,
	combout => \NCO_1MHz|Add45~22_combout\,
	cout => \NCO_1MHz|Add45~23\);

-- Location: LCCOMB_X10_Y12_N24
\NCO_1MHz|Add45~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add45~24_combout\ = (\NCO_1MHz|y5\(18) & (\NCO_1MHz|Add45~23\ $ (GND))) # (!\NCO_1MHz|y5\(18) & (!\NCO_1MHz|Add45~23\ & VCC))
-- \NCO_1MHz|Add45~25\ = CARRY((\NCO_1MHz|y5\(18) & !\NCO_1MHz|Add45~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y5\(18),
	datad => VCC,
	cin => \NCO_1MHz|Add45~23\,
	combout => \NCO_1MHz|Add45~24_combout\,
	cout => \NCO_1MHz|Add45~25\);

-- Location: LCCOMB_X10_Y12_N26
\NCO_1MHz|Add45~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add45~26_combout\ = \NCO_1MHz|y5\(18) $ (\NCO_1MHz|Add45~25\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y5\(18),
	cin => \NCO_1MHz|Add45~25\,
	combout => \NCO_1MHz|Add45~26_combout\);

-- Location: FF_X11_Y13_N21
\NCO_1MHz|x5[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x5[17]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x5\(17));

-- Location: FF_X11_Y13_N19
\NCO_1MHz|x5[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x5[16]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x5\(16));

-- Location: FF_X11_Y13_N17
\NCO_1MHz|x5[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x5[15]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x5\(15));

-- Location: FF_X11_Y13_N15
\NCO_1MHz|x5[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x5[14]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x5\(14));

-- Location: FF_X11_Y13_N13
\NCO_1MHz|x5[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x5[13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x5\(13));

-- Location: FF_X11_Y13_N11
\NCO_1MHz|x5[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x5[12]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x5\(12));

-- Location: FF_X11_Y13_N9
\NCO_1MHz|x5[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x5[11]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x5\(11));

-- Location: FF_X11_Y13_N7
\NCO_1MHz|x5[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x5[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x5\(10));

-- Location: FF_X11_Y13_N5
\NCO_1MHz|x5[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x5[9]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x5\(9));

-- Location: FF_X11_Y13_N3
\NCO_1MHz|x5[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x5[8]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x5\(8));

-- Location: FF_X11_Y13_N1
\NCO_1MHz|x5[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x5[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x5\(7));

-- Location: LCCOMB_X12_Y13_N0
\NCO_1MHz|Add34~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add34~6_combout\ = \NCO_1MHz|y4\(11) $ (((\NCO_1MHz|temp4\(18)) # (!\NCO_1MHz|judge5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp4\(18),
	datac => \NCO_1MHz|y4\(11),
	datad => \NCO_1MHz|judge5~2_combout\,
	combout => \NCO_1MHz|Add34~6_combout\);

-- Location: FF_X12_Y13_N1
\NCO_1MHz|x5[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|Add34~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x5\(6));

-- Location: LCCOMB_X9_Y14_N8
\NCO_1MHz|Add34~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add34~7_combout\ = \NCO_1MHz|y4\(10) $ (((\NCO_1MHz|temp4\(18)) # (!\NCO_1MHz|judge5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y4\(10),
	datac => \NCO_1MHz|temp4\(18),
	datad => \NCO_1MHz|judge5~2_combout\,
	combout => \NCO_1MHz|Add34~7_combout\);

-- Location: FF_X9_Y14_N9
\NCO_1MHz|y5[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|Add34~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y5\(5));

-- Location: LCCOMB_X10_Y13_N28
\NCO_1MHz|Add34~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add34~8_combout\ = \NCO_1MHz|y4\(9) $ (((\NCO_1MHz|temp4\(18)) # (!\NCO_1MHz|judge5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp4\(18),
	datac => \NCO_1MHz|y4\(9),
	datad => \NCO_1MHz|judge5~2_combout\,
	combout => \NCO_1MHz|Add34~8_combout\);

-- Location: FF_X10_Y13_N29
\NCO_1MHz|y5[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|Add34~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y5\(4));

-- Location: LCCOMB_X12_Y12_N24
\NCO_1MHz|Add34~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add34~9_combout\ = \NCO_1MHz|y4\(8) $ (((\NCO_1MHz|judge5~2_combout\ & !\NCO_1MHz|temp4\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge5~2_combout\,
	datac => \NCO_1MHz|temp4\(18),
	datad => \NCO_1MHz|y4\(8),
	combout => \NCO_1MHz|Add34~9_combout\);

-- Location: FF_X12_Y12_N25
\NCO_1MHz|y5[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|Add34~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y5\(3));

-- Location: LCCOMB_X10_Y14_N14
\NCO_1MHz|x6[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x6[0]~19_combout\ = \NCO_1MHz|Add45~0_combout\ $ (GND)
-- \NCO_1MHz|x6[0]~20\ = CARRY(!\NCO_1MHz|Add45~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|Add45~0_combout\,
	datad => VCC,
	combout => \NCO_1MHz|x6[0]~19_combout\,
	cout => \NCO_1MHz|x6[0]~20\);

-- Location: LCCOMB_X10_Y14_N16
\NCO_1MHz|x6[1]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x6[1]~21_combout\ = (\NCO_1MHz|Add45~2_combout\ & ((\NCO_1MHz|x6[0]~20\) # (GND))) # (!\NCO_1MHz|Add45~2_combout\ & (!\NCO_1MHz|x6[0]~20\))
-- \NCO_1MHz|x6[1]~22\ = CARRY((\NCO_1MHz|Add45~2_combout\) # (!\NCO_1MHz|x6[0]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|Add45~2_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x6[0]~20\,
	combout => \NCO_1MHz|x6[1]~21_combout\,
	cout => \NCO_1MHz|x6[1]~22\);

-- Location: LCCOMB_X10_Y14_N18
\NCO_1MHz|x6[2]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x6[2]~23_combout\ = (\NCO_1MHz|Add45~4_combout\ & (\NCO_1MHz|x6[1]~22\ $ (GND))) # (!\NCO_1MHz|Add45~4_combout\ & ((GND) # (!\NCO_1MHz|x6[1]~22\)))
-- \NCO_1MHz|x6[2]~24\ = CARRY((!\NCO_1MHz|x6[1]~22\) # (!\NCO_1MHz|Add45~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add45~4_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x6[1]~22\,
	combout => \NCO_1MHz|x6[2]~23_combout\,
	cout => \NCO_1MHz|x6[2]~24\);

-- Location: LCCOMB_X10_Y14_N20
\NCO_1MHz|x6[3]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x6[3]~25_combout\ = (\NCO_1MHz|Add45~6_combout\ & ((\NCO_1MHz|y5\(3) & ((\NCO_1MHz|x6[2]~24\) # (GND))) # (!\NCO_1MHz|y5\(3) & (!\NCO_1MHz|x6[2]~24\)))) # (!\NCO_1MHz|Add45~6_combout\ & ((\NCO_1MHz|y5\(3) & (!\NCO_1MHz|x6[2]~24\)) # 
-- (!\NCO_1MHz|y5\(3) & (\NCO_1MHz|x6[2]~24\ & VCC))))
-- \NCO_1MHz|x6[3]~26\ = CARRY((\NCO_1MHz|Add45~6_combout\ & ((\NCO_1MHz|y5\(3)) # (!\NCO_1MHz|x6[2]~24\))) # (!\NCO_1MHz|Add45~6_combout\ & (\NCO_1MHz|y5\(3) & !\NCO_1MHz|x6[2]~24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add45~6_combout\,
	datab => \NCO_1MHz|y5\(3),
	datad => VCC,
	cin => \NCO_1MHz|x6[2]~24\,
	combout => \NCO_1MHz|x6[3]~25_combout\,
	cout => \NCO_1MHz|x6[3]~26\);

-- Location: LCCOMB_X10_Y14_N22
\NCO_1MHz|x6[4]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x6[4]~27_combout\ = ((\NCO_1MHz|y5\(4) $ (\NCO_1MHz|Add45~8_combout\ $ (\NCO_1MHz|x6[3]~26\)))) # (GND)
-- \NCO_1MHz|x6[4]~28\ = CARRY((\NCO_1MHz|y5\(4) & ((!\NCO_1MHz|x6[3]~26\) # (!\NCO_1MHz|Add45~8_combout\))) # (!\NCO_1MHz|y5\(4) & (!\NCO_1MHz|Add45~8_combout\ & !\NCO_1MHz|x6[3]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y5\(4),
	datab => \NCO_1MHz|Add45~8_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x6[3]~26\,
	combout => \NCO_1MHz|x6[4]~27_combout\,
	cout => \NCO_1MHz|x6[4]~28\);

-- Location: LCCOMB_X10_Y14_N24
\NCO_1MHz|x6[5]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x6[5]~29_combout\ = (\NCO_1MHz|y5\(5) & ((\NCO_1MHz|Add45~10_combout\ & (!\NCO_1MHz|x6[4]~28\)) # (!\NCO_1MHz|Add45~10_combout\ & (\NCO_1MHz|x6[4]~28\ & VCC)))) # (!\NCO_1MHz|y5\(5) & ((\NCO_1MHz|Add45~10_combout\ & ((\NCO_1MHz|x6[4]~28\) # 
-- (GND))) # (!\NCO_1MHz|Add45~10_combout\ & (!\NCO_1MHz|x6[4]~28\))))
-- \NCO_1MHz|x6[5]~30\ = CARRY((\NCO_1MHz|y5\(5) & (\NCO_1MHz|Add45~10_combout\ & !\NCO_1MHz|x6[4]~28\)) # (!\NCO_1MHz|y5\(5) & ((\NCO_1MHz|Add45~10_combout\) # (!\NCO_1MHz|x6[4]~28\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y5\(5),
	datab => \NCO_1MHz|Add45~10_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x6[4]~28\,
	combout => \NCO_1MHz|x6[5]~29_combout\,
	cout => \NCO_1MHz|x6[5]~30\);

-- Location: LCCOMB_X10_Y14_N26
\NCO_1MHz|x6[6]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x6[6]~31_combout\ = ((\NCO_1MHz|Add45~12_combout\ $ (\NCO_1MHz|x5\(6) $ (\NCO_1MHz|x6[5]~30\)))) # (GND)
-- \NCO_1MHz|x6[6]~32\ = CARRY((\NCO_1MHz|Add45~12_combout\ & (\NCO_1MHz|x5\(6) & !\NCO_1MHz|x6[5]~30\)) # (!\NCO_1MHz|Add45~12_combout\ & ((\NCO_1MHz|x5\(6)) # (!\NCO_1MHz|x6[5]~30\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add45~12_combout\,
	datab => \NCO_1MHz|x5\(6),
	datad => VCC,
	cin => \NCO_1MHz|x6[5]~30\,
	combout => \NCO_1MHz|x6[6]~31_combout\,
	cout => \NCO_1MHz|x6[6]~32\);

-- Location: LCCOMB_X10_Y14_N28
\NCO_1MHz|x6[7]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x6[7]~33_combout\ = (\NCO_1MHz|Add45~14_combout\ & ((\NCO_1MHz|x5\(7) & (!\NCO_1MHz|x6[6]~32\)) # (!\NCO_1MHz|x5\(7) & ((\NCO_1MHz|x6[6]~32\) # (GND))))) # (!\NCO_1MHz|Add45~14_combout\ & ((\NCO_1MHz|x5\(7) & (\NCO_1MHz|x6[6]~32\ & VCC)) # 
-- (!\NCO_1MHz|x5\(7) & (!\NCO_1MHz|x6[6]~32\))))
-- \NCO_1MHz|x6[7]~34\ = CARRY((\NCO_1MHz|Add45~14_combout\ & ((!\NCO_1MHz|x6[6]~32\) # (!\NCO_1MHz|x5\(7)))) # (!\NCO_1MHz|Add45~14_combout\ & (!\NCO_1MHz|x5\(7) & !\NCO_1MHz|x6[6]~32\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add45~14_combout\,
	datab => \NCO_1MHz|x5\(7),
	datad => VCC,
	cin => \NCO_1MHz|x6[6]~32\,
	combout => \NCO_1MHz|x6[7]~33_combout\,
	cout => \NCO_1MHz|x6[7]~34\);

-- Location: LCCOMB_X10_Y14_N30
\NCO_1MHz|x6[8]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x6[8]~35_combout\ = ((\NCO_1MHz|x5\(8) $ (\NCO_1MHz|Add45~16_combout\ $ (\NCO_1MHz|x6[7]~34\)))) # (GND)
-- \NCO_1MHz|x6[8]~36\ = CARRY((\NCO_1MHz|x5\(8) & ((!\NCO_1MHz|x6[7]~34\) # (!\NCO_1MHz|Add45~16_combout\))) # (!\NCO_1MHz|x5\(8) & (!\NCO_1MHz|Add45~16_combout\ & !\NCO_1MHz|x6[7]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x5\(8),
	datab => \NCO_1MHz|Add45~16_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x6[7]~34\,
	combout => \NCO_1MHz|x6[8]~35_combout\,
	cout => \NCO_1MHz|x6[8]~36\);

-- Location: LCCOMB_X10_Y13_N0
\NCO_1MHz|x6[9]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x6[9]~37_combout\ = (\NCO_1MHz|Add45~18_combout\ & ((\NCO_1MHz|x5\(9) & (!\NCO_1MHz|x6[8]~36\)) # (!\NCO_1MHz|x5\(9) & ((\NCO_1MHz|x6[8]~36\) # (GND))))) # (!\NCO_1MHz|Add45~18_combout\ & ((\NCO_1MHz|x5\(9) & (\NCO_1MHz|x6[8]~36\ & VCC)) # 
-- (!\NCO_1MHz|x5\(9) & (!\NCO_1MHz|x6[8]~36\))))
-- \NCO_1MHz|x6[9]~38\ = CARRY((\NCO_1MHz|Add45~18_combout\ & ((!\NCO_1MHz|x6[8]~36\) # (!\NCO_1MHz|x5\(9)))) # (!\NCO_1MHz|Add45~18_combout\ & (!\NCO_1MHz|x5\(9) & !\NCO_1MHz|x6[8]~36\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add45~18_combout\,
	datab => \NCO_1MHz|x5\(9),
	datad => VCC,
	cin => \NCO_1MHz|x6[8]~36\,
	combout => \NCO_1MHz|x6[9]~37_combout\,
	cout => \NCO_1MHz|x6[9]~38\);

-- Location: LCCOMB_X10_Y13_N2
\NCO_1MHz|x6[10]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x6[10]~39_combout\ = ((\NCO_1MHz|x5\(10) $ (\NCO_1MHz|Add45~20_combout\ $ (\NCO_1MHz|x6[9]~38\)))) # (GND)
-- \NCO_1MHz|x6[10]~40\ = CARRY((\NCO_1MHz|x5\(10) & ((!\NCO_1MHz|x6[9]~38\) # (!\NCO_1MHz|Add45~20_combout\))) # (!\NCO_1MHz|x5\(10) & (!\NCO_1MHz|Add45~20_combout\ & !\NCO_1MHz|x6[9]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x5\(10),
	datab => \NCO_1MHz|Add45~20_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x6[9]~38\,
	combout => \NCO_1MHz|x6[10]~39_combout\,
	cout => \NCO_1MHz|x6[10]~40\);

-- Location: LCCOMB_X10_Y13_N4
\NCO_1MHz|x6[11]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x6[11]~41_combout\ = (\NCO_1MHz|x5\(11) & ((\NCO_1MHz|Add45~22_combout\ & (!\NCO_1MHz|x6[10]~40\)) # (!\NCO_1MHz|Add45~22_combout\ & (\NCO_1MHz|x6[10]~40\ & VCC)))) # (!\NCO_1MHz|x5\(11) & ((\NCO_1MHz|Add45~22_combout\ & ((\NCO_1MHz|x6[10]~40\) 
-- # (GND))) # (!\NCO_1MHz|Add45~22_combout\ & (!\NCO_1MHz|x6[10]~40\))))
-- \NCO_1MHz|x6[11]~42\ = CARRY((\NCO_1MHz|x5\(11) & (\NCO_1MHz|Add45~22_combout\ & !\NCO_1MHz|x6[10]~40\)) # (!\NCO_1MHz|x5\(11) & ((\NCO_1MHz|Add45~22_combout\) # (!\NCO_1MHz|x6[10]~40\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x5\(11),
	datab => \NCO_1MHz|Add45~22_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x6[10]~40\,
	combout => \NCO_1MHz|x6[11]~41_combout\,
	cout => \NCO_1MHz|x6[11]~42\);

-- Location: LCCOMB_X10_Y13_N6
\NCO_1MHz|x6[12]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x6[12]~43_combout\ = ((\NCO_1MHz|x5\(12) $ (\NCO_1MHz|Add45~24_combout\ $ (\NCO_1MHz|x6[11]~42\)))) # (GND)
-- \NCO_1MHz|x6[12]~44\ = CARRY((\NCO_1MHz|x5\(12) & ((!\NCO_1MHz|x6[11]~42\) # (!\NCO_1MHz|Add45~24_combout\))) # (!\NCO_1MHz|x5\(12) & (!\NCO_1MHz|Add45~24_combout\ & !\NCO_1MHz|x6[11]~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x5\(12),
	datab => \NCO_1MHz|Add45~24_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x6[11]~42\,
	combout => \NCO_1MHz|x6[12]~43_combout\,
	cout => \NCO_1MHz|x6[12]~44\);

-- Location: LCCOMB_X10_Y13_N8
\NCO_1MHz|x6[13]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x6[13]~45_combout\ = (\NCO_1MHz|Add45~26_combout\ & ((\NCO_1MHz|x5\(13) & (!\NCO_1MHz|x6[12]~44\)) # (!\NCO_1MHz|x5\(13) & ((\NCO_1MHz|x6[12]~44\) # (GND))))) # (!\NCO_1MHz|Add45~26_combout\ & ((\NCO_1MHz|x5\(13) & (\NCO_1MHz|x6[12]~44\ & VCC)) 
-- # (!\NCO_1MHz|x5\(13) & (!\NCO_1MHz|x6[12]~44\))))
-- \NCO_1MHz|x6[13]~46\ = CARRY((\NCO_1MHz|Add45~26_combout\ & ((!\NCO_1MHz|x6[12]~44\) # (!\NCO_1MHz|x5\(13)))) # (!\NCO_1MHz|Add45~26_combout\ & (!\NCO_1MHz|x5\(13) & !\NCO_1MHz|x6[12]~44\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add45~26_combout\,
	datab => \NCO_1MHz|x5\(13),
	datad => VCC,
	cin => \NCO_1MHz|x6[12]~44\,
	combout => \NCO_1MHz|x6[13]~45_combout\,
	cout => \NCO_1MHz|x6[13]~46\);

-- Location: LCCOMB_X10_Y13_N10
\NCO_1MHz|x6[14]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x6[14]~47_combout\ = ((\NCO_1MHz|Add45~26_combout\ $ (\NCO_1MHz|x5\(14) $ (\NCO_1MHz|x6[13]~46\)))) # (GND)
-- \NCO_1MHz|x6[14]~48\ = CARRY((\NCO_1MHz|Add45~26_combout\ & (\NCO_1MHz|x5\(14) & !\NCO_1MHz|x6[13]~46\)) # (!\NCO_1MHz|Add45~26_combout\ & ((\NCO_1MHz|x5\(14)) # (!\NCO_1MHz|x6[13]~46\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add45~26_combout\,
	datab => \NCO_1MHz|x5\(14),
	datad => VCC,
	cin => \NCO_1MHz|x6[13]~46\,
	combout => \NCO_1MHz|x6[14]~47_combout\,
	cout => \NCO_1MHz|x6[14]~48\);

-- Location: LCCOMB_X10_Y13_N12
\NCO_1MHz|x6[15]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x6[15]~49_combout\ = (\NCO_1MHz|Add45~26_combout\ & ((\NCO_1MHz|x5\(15) & (!\NCO_1MHz|x6[14]~48\)) # (!\NCO_1MHz|x5\(15) & ((\NCO_1MHz|x6[14]~48\) # (GND))))) # (!\NCO_1MHz|Add45~26_combout\ & ((\NCO_1MHz|x5\(15) & (\NCO_1MHz|x6[14]~48\ & VCC)) 
-- # (!\NCO_1MHz|x5\(15) & (!\NCO_1MHz|x6[14]~48\))))
-- \NCO_1MHz|x6[15]~50\ = CARRY((\NCO_1MHz|Add45~26_combout\ & ((!\NCO_1MHz|x6[14]~48\) # (!\NCO_1MHz|x5\(15)))) # (!\NCO_1MHz|Add45~26_combout\ & (!\NCO_1MHz|x5\(15) & !\NCO_1MHz|x6[14]~48\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add45~26_combout\,
	datab => \NCO_1MHz|x5\(15),
	datad => VCC,
	cin => \NCO_1MHz|x6[14]~48\,
	combout => \NCO_1MHz|x6[15]~49_combout\,
	cout => \NCO_1MHz|x6[15]~50\);

-- Location: LCCOMB_X10_Y13_N14
\NCO_1MHz|x6[16]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x6[16]~51_combout\ = ((\NCO_1MHz|Add45~26_combout\ $ (\NCO_1MHz|x5\(16) $ (\NCO_1MHz|x6[15]~50\)))) # (GND)
-- \NCO_1MHz|x6[16]~52\ = CARRY((\NCO_1MHz|Add45~26_combout\ & (\NCO_1MHz|x5\(16) & !\NCO_1MHz|x6[15]~50\)) # (!\NCO_1MHz|Add45~26_combout\ & ((\NCO_1MHz|x5\(16)) # (!\NCO_1MHz|x6[15]~50\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add45~26_combout\,
	datab => \NCO_1MHz|x5\(16),
	datad => VCC,
	cin => \NCO_1MHz|x6[15]~50\,
	combout => \NCO_1MHz|x6[16]~51_combout\,
	cout => \NCO_1MHz|x6[16]~52\);

-- Location: LCCOMB_X10_Y13_N16
\NCO_1MHz|x6[17]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x6[17]~53_combout\ = (\NCO_1MHz|Add45~26_combout\ & ((\NCO_1MHz|x5\(17) & (!\NCO_1MHz|x6[16]~52\)) # (!\NCO_1MHz|x5\(17) & ((\NCO_1MHz|x6[16]~52\) # (GND))))) # (!\NCO_1MHz|Add45~26_combout\ & ((\NCO_1MHz|x5\(17) & (\NCO_1MHz|x6[16]~52\ & VCC)) 
-- # (!\NCO_1MHz|x5\(17) & (!\NCO_1MHz|x6[16]~52\))))
-- \NCO_1MHz|x6[17]~54\ = CARRY((\NCO_1MHz|Add45~26_combout\ & ((!\NCO_1MHz|x6[16]~52\) # (!\NCO_1MHz|x5\(17)))) # (!\NCO_1MHz|Add45~26_combout\ & (!\NCO_1MHz|x5\(17) & !\NCO_1MHz|x6[16]~52\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add45~26_combout\,
	datab => \NCO_1MHz|x5\(17),
	datad => VCC,
	cin => \NCO_1MHz|x6[16]~52\,
	combout => \NCO_1MHz|x6[17]~53_combout\,
	cout => \NCO_1MHz|x6[17]~54\);

-- Location: LCCOMB_X10_Y13_N18
\NCO_1MHz|x6[18]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x6[18]~55_combout\ = \NCO_1MHz|x5\(18) $ (\NCO_1MHz|x6[17]~54\ $ (\NCO_1MHz|Add45~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x5\(18),
	datad => \NCO_1MHz|Add45~26_combout\,
	cin => \NCO_1MHz|x6[17]~54\,
	combout => \NCO_1MHz|x6[18]~55_combout\);

-- Location: LCCOMB_X9_Y14_N16
\NCO_1MHz|Add42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add42~0_combout\ = \NCO_1MHz|Add45~4_combout\ $ (VCC)
-- \NCO_1MHz|Add42~1\ = CARRY(\NCO_1MHz|Add45~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|Add45~4_combout\,
	datad => VCC,
	combout => \NCO_1MHz|Add42~0_combout\,
	cout => \NCO_1MHz|Add42~1\);

-- Location: LCCOMB_X9_Y14_N18
\NCO_1MHz|Add42~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add42~2_combout\ = (\NCO_1MHz|y5\(3) & ((\NCO_1MHz|Add45~6_combout\ & (!\NCO_1MHz|Add42~1\)) # (!\NCO_1MHz|Add45~6_combout\ & ((\NCO_1MHz|Add42~1\) # (GND))))) # (!\NCO_1MHz|y5\(3) & ((\NCO_1MHz|Add45~6_combout\ & (\NCO_1MHz|Add42~1\ & VCC)) # 
-- (!\NCO_1MHz|Add45~6_combout\ & (!\NCO_1MHz|Add42~1\))))
-- \NCO_1MHz|Add42~3\ = CARRY((\NCO_1MHz|y5\(3) & ((!\NCO_1MHz|Add42~1\) # (!\NCO_1MHz|Add45~6_combout\))) # (!\NCO_1MHz|y5\(3) & (!\NCO_1MHz|Add45~6_combout\ & !\NCO_1MHz|Add42~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y5\(3),
	datab => \NCO_1MHz|Add45~6_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add42~1\,
	combout => \NCO_1MHz|Add42~2_combout\,
	cout => \NCO_1MHz|Add42~3\);

-- Location: LCCOMB_X9_Y14_N20
\NCO_1MHz|Add42~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add42~4_combout\ = ((\NCO_1MHz|Add45~8_combout\ $ (\NCO_1MHz|y5\(4) $ (!\NCO_1MHz|Add42~3\)))) # (GND)
-- \NCO_1MHz|Add42~5\ = CARRY((\NCO_1MHz|Add45~8_combout\ & ((\NCO_1MHz|y5\(4)) # (!\NCO_1MHz|Add42~3\))) # (!\NCO_1MHz|Add45~8_combout\ & (\NCO_1MHz|y5\(4) & !\NCO_1MHz|Add42~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add45~8_combout\,
	datab => \NCO_1MHz|y5\(4),
	datad => VCC,
	cin => \NCO_1MHz|Add42~3\,
	combout => \NCO_1MHz|Add42~4_combout\,
	cout => \NCO_1MHz|Add42~5\);

-- Location: LCCOMB_X9_Y14_N22
\NCO_1MHz|Add42~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add42~6_combout\ = (\NCO_1MHz|Add45~10_combout\ & ((\NCO_1MHz|y5\(5) & (\NCO_1MHz|Add42~5\ & VCC)) # (!\NCO_1MHz|y5\(5) & (!\NCO_1MHz|Add42~5\)))) # (!\NCO_1MHz|Add45~10_combout\ & ((\NCO_1MHz|y5\(5) & (!\NCO_1MHz|Add42~5\)) # (!\NCO_1MHz|y5\(5) 
-- & ((\NCO_1MHz|Add42~5\) # (GND)))))
-- \NCO_1MHz|Add42~7\ = CARRY((\NCO_1MHz|Add45~10_combout\ & (!\NCO_1MHz|y5\(5) & !\NCO_1MHz|Add42~5\)) # (!\NCO_1MHz|Add45~10_combout\ & ((!\NCO_1MHz|Add42~5\) # (!\NCO_1MHz|y5\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add45~10_combout\,
	datab => \NCO_1MHz|y5\(5),
	datad => VCC,
	cin => \NCO_1MHz|Add42~5\,
	combout => \NCO_1MHz|Add42~6_combout\,
	cout => \NCO_1MHz|Add42~7\);

-- Location: LCCOMB_X9_Y14_N24
\NCO_1MHz|Add42~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add42~8_combout\ = ((\NCO_1MHz|x5\(6) $ (\NCO_1MHz|Add45~12_combout\ $ (!\NCO_1MHz|Add42~7\)))) # (GND)
-- \NCO_1MHz|Add42~9\ = CARRY((\NCO_1MHz|x5\(6) & ((\NCO_1MHz|Add45~12_combout\) # (!\NCO_1MHz|Add42~7\))) # (!\NCO_1MHz|x5\(6) & (\NCO_1MHz|Add45~12_combout\ & !\NCO_1MHz|Add42~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x5\(6),
	datab => \NCO_1MHz|Add45~12_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add42~7\,
	combout => \NCO_1MHz|Add42~8_combout\,
	cout => \NCO_1MHz|Add42~9\);

-- Location: LCCOMB_X9_Y14_N26
\NCO_1MHz|Add42~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add42~10_combout\ = (\NCO_1MHz|x5\(7) & ((\NCO_1MHz|Add45~14_combout\ & (\NCO_1MHz|Add42~9\ & VCC)) # (!\NCO_1MHz|Add45~14_combout\ & (!\NCO_1MHz|Add42~9\)))) # (!\NCO_1MHz|x5\(7) & ((\NCO_1MHz|Add45~14_combout\ & (!\NCO_1MHz|Add42~9\)) # 
-- (!\NCO_1MHz|Add45~14_combout\ & ((\NCO_1MHz|Add42~9\) # (GND)))))
-- \NCO_1MHz|Add42~11\ = CARRY((\NCO_1MHz|x5\(7) & (!\NCO_1MHz|Add45~14_combout\ & !\NCO_1MHz|Add42~9\)) # (!\NCO_1MHz|x5\(7) & ((!\NCO_1MHz|Add42~9\) # (!\NCO_1MHz|Add45~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x5\(7),
	datab => \NCO_1MHz|Add45~14_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add42~9\,
	combout => \NCO_1MHz|Add42~10_combout\,
	cout => \NCO_1MHz|Add42~11\);

-- Location: LCCOMB_X9_Y14_N28
\NCO_1MHz|Add42~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add42~12_combout\ = ((\NCO_1MHz|x5\(8) $ (\NCO_1MHz|Add45~16_combout\ $ (!\NCO_1MHz|Add42~11\)))) # (GND)
-- \NCO_1MHz|Add42~13\ = CARRY((\NCO_1MHz|x5\(8) & ((\NCO_1MHz|Add45~16_combout\) # (!\NCO_1MHz|Add42~11\))) # (!\NCO_1MHz|x5\(8) & (\NCO_1MHz|Add45~16_combout\ & !\NCO_1MHz|Add42~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x5\(8),
	datab => \NCO_1MHz|Add45~16_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add42~11\,
	combout => \NCO_1MHz|Add42~12_combout\,
	cout => \NCO_1MHz|Add42~13\);

-- Location: LCCOMB_X9_Y14_N30
\NCO_1MHz|Add42~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add42~14_combout\ = (\NCO_1MHz|x5\(9) & ((\NCO_1MHz|Add45~18_combout\ & (\NCO_1MHz|Add42~13\ & VCC)) # (!\NCO_1MHz|Add45~18_combout\ & (!\NCO_1MHz|Add42~13\)))) # (!\NCO_1MHz|x5\(9) & ((\NCO_1MHz|Add45~18_combout\ & (!\NCO_1MHz|Add42~13\)) # 
-- (!\NCO_1MHz|Add45~18_combout\ & ((\NCO_1MHz|Add42~13\) # (GND)))))
-- \NCO_1MHz|Add42~15\ = CARRY((\NCO_1MHz|x5\(9) & (!\NCO_1MHz|Add45~18_combout\ & !\NCO_1MHz|Add42~13\)) # (!\NCO_1MHz|x5\(9) & ((!\NCO_1MHz|Add42~13\) # (!\NCO_1MHz|Add45~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x5\(9),
	datab => \NCO_1MHz|Add45~18_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add42~13\,
	combout => \NCO_1MHz|Add42~14_combout\,
	cout => \NCO_1MHz|Add42~15\);

-- Location: LCCOMB_X9_Y13_N0
\NCO_1MHz|Add42~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add42~16_combout\ = ((\NCO_1MHz|x5\(10) $ (\NCO_1MHz|Add45~20_combout\ $ (!\NCO_1MHz|Add42~15\)))) # (GND)
-- \NCO_1MHz|Add42~17\ = CARRY((\NCO_1MHz|x5\(10) & ((\NCO_1MHz|Add45~20_combout\) # (!\NCO_1MHz|Add42~15\))) # (!\NCO_1MHz|x5\(10) & (\NCO_1MHz|Add45~20_combout\ & !\NCO_1MHz|Add42~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x5\(10),
	datab => \NCO_1MHz|Add45~20_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add42~15\,
	combout => \NCO_1MHz|Add42~16_combout\,
	cout => \NCO_1MHz|Add42~17\);

-- Location: LCCOMB_X9_Y13_N2
\NCO_1MHz|Add42~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add42~18_combout\ = (\NCO_1MHz|x5\(11) & ((\NCO_1MHz|Add45~22_combout\ & (\NCO_1MHz|Add42~17\ & VCC)) # (!\NCO_1MHz|Add45~22_combout\ & (!\NCO_1MHz|Add42~17\)))) # (!\NCO_1MHz|x5\(11) & ((\NCO_1MHz|Add45~22_combout\ & (!\NCO_1MHz|Add42~17\)) # 
-- (!\NCO_1MHz|Add45~22_combout\ & ((\NCO_1MHz|Add42~17\) # (GND)))))
-- \NCO_1MHz|Add42~19\ = CARRY((\NCO_1MHz|x5\(11) & (!\NCO_1MHz|Add45~22_combout\ & !\NCO_1MHz|Add42~17\)) # (!\NCO_1MHz|x5\(11) & ((!\NCO_1MHz|Add42~17\) # (!\NCO_1MHz|Add45~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x5\(11),
	datab => \NCO_1MHz|Add45~22_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add42~17\,
	combout => \NCO_1MHz|Add42~18_combout\,
	cout => \NCO_1MHz|Add42~19\);

-- Location: LCCOMB_X9_Y13_N4
\NCO_1MHz|Add42~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add42~20_combout\ = ((\NCO_1MHz|x5\(12) $ (\NCO_1MHz|Add45~24_combout\ $ (!\NCO_1MHz|Add42~19\)))) # (GND)
-- \NCO_1MHz|Add42~21\ = CARRY((\NCO_1MHz|x5\(12) & ((\NCO_1MHz|Add45~24_combout\) # (!\NCO_1MHz|Add42~19\))) # (!\NCO_1MHz|x5\(12) & (\NCO_1MHz|Add45~24_combout\ & !\NCO_1MHz|Add42~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x5\(12),
	datab => \NCO_1MHz|Add45~24_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add42~19\,
	combout => \NCO_1MHz|Add42~20_combout\,
	cout => \NCO_1MHz|Add42~21\);

-- Location: LCCOMB_X9_Y13_N6
\NCO_1MHz|Add42~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add42~22_combout\ = (\NCO_1MHz|x5\(13) & ((\NCO_1MHz|Add45~26_combout\ & (\NCO_1MHz|Add42~21\ & VCC)) # (!\NCO_1MHz|Add45~26_combout\ & (!\NCO_1MHz|Add42~21\)))) # (!\NCO_1MHz|x5\(13) & ((\NCO_1MHz|Add45~26_combout\ & (!\NCO_1MHz|Add42~21\)) # 
-- (!\NCO_1MHz|Add45~26_combout\ & ((\NCO_1MHz|Add42~21\) # (GND)))))
-- \NCO_1MHz|Add42~23\ = CARRY((\NCO_1MHz|x5\(13) & (!\NCO_1MHz|Add45~26_combout\ & !\NCO_1MHz|Add42~21\)) # (!\NCO_1MHz|x5\(13) & ((!\NCO_1MHz|Add42~21\) # (!\NCO_1MHz|Add45~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x5\(13),
	datab => \NCO_1MHz|Add45~26_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add42~21\,
	combout => \NCO_1MHz|Add42~22_combout\,
	cout => \NCO_1MHz|Add42~23\);

-- Location: LCCOMB_X9_Y13_N8
\NCO_1MHz|Add42~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add42~24_combout\ = ((\NCO_1MHz|x5\(14) $ (\NCO_1MHz|Add45~26_combout\ $ (!\NCO_1MHz|Add42~23\)))) # (GND)
-- \NCO_1MHz|Add42~25\ = CARRY((\NCO_1MHz|x5\(14) & ((\NCO_1MHz|Add45~26_combout\) # (!\NCO_1MHz|Add42~23\))) # (!\NCO_1MHz|x5\(14) & (\NCO_1MHz|Add45~26_combout\ & !\NCO_1MHz|Add42~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x5\(14),
	datab => \NCO_1MHz|Add45~26_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add42~23\,
	combout => \NCO_1MHz|Add42~24_combout\,
	cout => \NCO_1MHz|Add42~25\);

-- Location: LCCOMB_X9_Y13_N10
\NCO_1MHz|Add42~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add42~26_combout\ = (\NCO_1MHz|x5\(15) & ((\NCO_1MHz|Add45~26_combout\ & (\NCO_1MHz|Add42~25\ & VCC)) # (!\NCO_1MHz|Add45~26_combout\ & (!\NCO_1MHz|Add42~25\)))) # (!\NCO_1MHz|x5\(15) & ((\NCO_1MHz|Add45~26_combout\ & (!\NCO_1MHz|Add42~25\)) # 
-- (!\NCO_1MHz|Add45~26_combout\ & ((\NCO_1MHz|Add42~25\) # (GND)))))
-- \NCO_1MHz|Add42~27\ = CARRY((\NCO_1MHz|x5\(15) & (!\NCO_1MHz|Add45~26_combout\ & !\NCO_1MHz|Add42~25\)) # (!\NCO_1MHz|x5\(15) & ((!\NCO_1MHz|Add42~25\) # (!\NCO_1MHz|Add45~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x5\(15),
	datab => \NCO_1MHz|Add45~26_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add42~25\,
	combout => \NCO_1MHz|Add42~26_combout\,
	cout => \NCO_1MHz|Add42~27\);

-- Location: LCCOMB_X9_Y13_N12
\NCO_1MHz|Add42~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add42~28_combout\ = ((\NCO_1MHz|x5\(16) $ (\NCO_1MHz|Add45~26_combout\ $ (!\NCO_1MHz|Add42~27\)))) # (GND)
-- \NCO_1MHz|Add42~29\ = CARRY((\NCO_1MHz|x5\(16) & ((\NCO_1MHz|Add45~26_combout\) # (!\NCO_1MHz|Add42~27\))) # (!\NCO_1MHz|x5\(16) & (\NCO_1MHz|Add45~26_combout\ & !\NCO_1MHz|Add42~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x5\(16),
	datab => \NCO_1MHz|Add45~26_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add42~27\,
	combout => \NCO_1MHz|Add42~28_combout\,
	cout => \NCO_1MHz|Add42~29\);

-- Location: LCCOMB_X9_Y13_N14
\NCO_1MHz|Add42~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add42~30_combout\ = (\NCO_1MHz|x5\(17) & ((\NCO_1MHz|Add45~26_combout\ & (\NCO_1MHz|Add42~29\ & VCC)) # (!\NCO_1MHz|Add45~26_combout\ & (!\NCO_1MHz|Add42~29\)))) # (!\NCO_1MHz|x5\(17) & ((\NCO_1MHz|Add45~26_combout\ & (!\NCO_1MHz|Add42~29\)) # 
-- (!\NCO_1MHz|Add45~26_combout\ & ((\NCO_1MHz|Add42~29\) # (GND)))))
-- \NCO_1MHz|Add42~31\ = CARRY((\NCO_1MHz|x5\(17) & (!\NCO_1MHz|Add45~26_combout\ & !\NCO_1MHz|Add42~29\)) # (!\NCO_1MHz|x5\(17) & ((!\NCO_1MHz|Add42~29\) # (!\NCO_1MHz|Add45~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x5\(17),
	datab => \NCO_1MHz|Add45~26_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add42~29\,
	combout => \NCO_1MHz|Add42~30_combout\,
	cout => \NCO_1MHz|Add42~31\);

-- Location: LCCOMB_X9_Y13_N16
\NCO_1MHz|Add42~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add42~32_combout\ = \NCO_1MHz|Add45~26_combout\ $ (\NCO_1MHz|Add42~31\ $ (!\NCO_1MHz|x5\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|Add45~26_combout\,
	datad => \NCO_1MHz|x5\(18),
	cin => \NCO_1MHz|Add42~31\,
	combout => \NCO_1MHz|Add42~32_combout\);

-- Location: FF_X10_Y13_N19
\NCO_1MHz|x6[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x6[18]~55_combout\,
	asdata => \NCO_1MHz|Add42~32_combout\,
	sload => \NCO_1MHz|judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x6\(18));

-- Location: LCCOMB_X14_Y13_N2
\NCO_1MHz|Add47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add47~0_combout\ = (\NCO_1MHz|x5\(18) & (\NCO_1MHz|x5\(6) $ (VCC))) # (!\NCO_1MHz|x5\(18) & (\NCO_1MHz|x5\(6) & VCC))
-- \NCO_1MHz|Add47~1\ = CARRY((\NCO_1MHz|x5\(18) & \NCO_1MHz|x5\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x5\(18),
	datab => \NCO_1MHz|x5\(6),
	datad => VCC,
	combout => \NCO_1MHz|Add47~0_combout\,
	cout => \NCO_1MHz|Add47~1\);

-- Location: LCCOMB_X14_Y13_N4
\NCO_1MHz|Add47~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add47~2_combout\ = (\NCO_1MHz|x5\(7) & (!\NCO_1MHz|Add47~1\)) # (!\NCO_1MHz|x5\(7) & ((\NCO_1MHz|Add47~1\) # (GND)))
-- \NCO_1MHz|Add47~3\ = CARRY((!\NCO_1MHz|Add47~1\) # (!\NCO_1MHz|x5\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x5\(7),
	datad => VCC,
	cin => \NCO_1MHz|Add47~1\,
	combout => \NCO_1MHz|Add47~2_combout\,
	cout => \NCO_1MHz|Add47~3\);

-- Location: LCCOMB_X14_Y13_N6
\NCO_1MHz|Add47~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add47~4_combout\ = (\NCO_1MHz|x5\(8) & (\NCO_1MHz|Add47~3\ $ (GND))) # (!\NCO_1MHz|x5\(8) & (!\NCO_1MHz|Add47~3\ & VCC))
-- \NCO_1MHz|Add47~5\ = CARRY((\NCO_1MHz|x5\(8) & !\NCO_1MHz|Add47~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x5\(8),
	datad => VCC,
	cin => \NCO_1MHz|Add47~3\,
	combout => \NCO_1MHz|Add47~4_combout\,
	cout => \NCO_1MHz|Add47~5\);

-- Location: LCCOMB_X14_Y13_N8
\NCO_1MHz|Add47~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add47~6_combout\ = (\NCO_1MHz|x5\(9) & (!\NCO_1MHz|Add47~5\)) # (!\NCO_1MHz|x5\(9) & ((\NCO_1MHz|Add47~5\) # (GND)))
-- \NCO_1MHz|Add47~7\ = CARRY((!\NCO_1MHz|Add47~5\) # (!\NCO_1MHz|x5\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x5\(9),
	datad => VCC,
	cin => \NCO_1MHz|Add47~5\,
	combout => \NCO_1MHz|Add47~6_combout\,
	cout => \NCO_1MHz|Add47~7\);

-- Location: LCCOMB_X14_Y13_N10
\NCO_1MHz|Add47~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add47~8_combout\ = (\NCO_1MHz|x5\(10) & (\NCO_1MHz|Add47~7\ $ (GND))) # (!\NCO_1MHz|x5\(10) & (!\NCO_1MHz|Add47~7\ & VCC))
-- \NCO_1MHz|Add47~9\ = CARRY((\NCO_1MHz|x5\(10) & !\NCO_1MHz|Add47~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x5\(10),
	datad => VCC,
	cin => \NCO_1MHz|Add47~7\,
	combout => \NCO_1MHz|Add47~8_combout\,
	cout => \NCO_1MHz|Add47~9\);

-- Location: LCCOMB_X14_Y13_N12
\NCO_1MHz|Add47~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add47~10_combout\ = (\NCO_1MHz|x5\(11) & (!\NCO_1MHz|Add47~9\)) # (!\NCO_1MHz|x5\(11) & ((\NCO_1MHz|Add47~9\) # (GND)))
-- \NCO_1MHz|Add47~11\ = CARRY((!\NCO_1MHz|Add47~9\) # (!\NCO_1MHz|x5\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x5\(11),
	datad => VCC,
	cin => \NCO_1MHz|Add47~9\,
	combout => \NCO_1MHz|Add47~10_combout\,
	cout => \NCO_1MHz|Add47~11\);

-- Location: LCCOMB_X14_Y13_N14
\NCO_1MHz|Add47~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add47~12_combout\ = (\NCO_1MHz|x5\(12) & (\NCO_1MHz|Add47~11\ $ (GND))) # (!\NCO_1MHz|x5\(12) & (!\NCO_1MHz|Add47~11\ & VCC))
-- \NCO_1MHz|Add47~13\ = CARRY((\NCO_1MHz|x5\(12) & !\NCO_1MHz|Add47~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x5\(12),
	datad => VCC,
	cin => \NCO_1MHz|Add47~11\,
	combout => \NCO_1MHz|Add47~12_combout\,
	cout => \NCO_1MHz|Add47~13\);

-- Location: LCCOMB_X14_Y13_N16
\NCO_1MHz|Add47~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add47~14_combout\ = (\NCO_1MHz|x5\(13) & (!\NCO_1MHz|Add47~13\)) # (!\NCO_1MHz|x5\(13) & ((\NCO_1MHz|Add47~13\) # (GND)))
-- \NCO_1MHz|Add47~15\ = CARRY((!\NCO_1MHz|Add47~13\) # (!\NCO_1MHz|x5\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x5\(13),
	datad => VCC,
	cin => \NCO_1MHz|Add47~13\,
	combout => \NCO_1MHz|Add47~14_combout\,
	cout => \NCO_1MHz|Add47~15\);

-- Location: LCCOMB_X14_Y13_N18
\NCO_1MHz|Add47~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add47~16_combout\ = (\NCO_1MHz|x5\(14) & (\NCO_1MHz|Add47~15\ $ (GND))) # (!\NCO_1MHz|x5\(14) & (!\NCO_1MHz|Add47~15\ & VCC))
-- \NCO_1MHz|Add47~17\ = CARRY((\NCO_1MHz|x5\(14) & !\NCO_1MHz|Add47~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x5\(14),
	datad => VCC,
	cin => \NCO_1MHz|Add47~15\,
	combout => \NCO_1MHz|Add47~16_combout\,
	cout => \NCO_1MHz|Add47~17\);

-- Location: LCCOMB_X14_Y13_N20
\NCO_1MHz|Add47~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add47~18_combout\ = (\NCO_1MHz|x5\(15) & (!\NCO_1MHz|Add47~17\)) # (!\NCO_1MHz|x5\(15) & ((\NCO_1MHz|Add47~17\) # (GND)))
-- \NCO_1MHz|Add47~19\ = CARRY((!\NCO_1MHz|Add47~17\) # (!\NCO_1MHz|x5\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x5\(15),
	datad => VCC,
	cin => \NCO_1MHz|Add47~17\,
	combout => \NCO_1MHz|Add47~18_combout\,
	cout => \NCO_1MHz|Add47~19\);

-- Location: LCCOMB_X14_Y13_N22
\NCO_1MHz|Add47~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add47~20_combout\ = (\NCO_1MHz|x5\(16) & (\NCO_1MHz|Add47~19\ $ (GND))) # (!\NCO_1MHz|x5\(16) & (!\NCO_1MHz|Add47~19\ & VCC))
-- \NCO_1MHz|Add47~21\ = CARRY((\NCO_1MHz|x5\(16) & !\NCO_1MHz|Add47~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x5\(16),
	datad => VCC,
	cin => \NCO_1MHz|Add47~19\,
	combout => \NCO_1MHz|Add47~20_combout\,
	cout => \NCO_1MHz|Add47~21\);

-- Location: LCCOMB_X14_Y13_N24
\NCO_1MHz|Add47~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add47~22_combout\ = (\NCO_1MHz|x5\(17) & (!\NCO_1MHz|Add47~21\)) # (!\NCO_1MHz|x5\(17) & ((\NCO_1MHz|Add47~21\) # (GND)))
-- \NCO_1MHz|Add47~23\ = CARRY((!\NCO_1MHz|Add47~21\) # (!\NCO_1MHz|x5\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x5\(17),
	datad => VCC,
	cin => \NCO_1MHz|Add47~21\,
	combout => \NCO_1MHz|Add47~22_combout\,
	cout => \NCO_1MHz|Add47~23\);

-- Location: LCCOMB_X14_Y13_N26
\NCO_1MHz|Add47~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add47~24_combout\ = (\NCO_1MHz|x5\(18) & (\NCO_1MHz|Add47~23\ $ (GND))) # (!\NCO_1MHz|x5\(18) & (!\NCO_1MHz|Add47~23\ & VCC))
-- \NCO_1MHz|Add47~25\ = CARRY((\NCO_1MHz|x5\(18) & !\NCO_1MHz|Add47~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x5\(18),
	datad => VCC,
	cin => \NCO_1MHz|Add47~23\,
	combout => \NCO_1MHz|Add47~24_combout\,
	cout => \NCO_1MHz|Add47~25\);

-- Location: LCCOMB_X14_Y13_N28
\NCO_1MHz|Add47~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add47~26_combout\ = \NCO_1MHz|x5\(18) $ (\NCO_1MHz|Add47~25\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x5\(18),
	cin => \NCO_1MHz|Add47~25\,
	combout => \NCO_1MHz|Add47~26_combout\);

-- Location: LCCOMB_X15_Y12_N16
\NCO_1MHz|y6[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y6[2]~17_combout\ = \NCO_1MHz|Add47~4_combout\ $ (VCC)
-- \NCO_1MHz|y6[2]~18\ = CARRY(\NCO_1MHz|Add47~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add47~4_combout\,
	datad => VCC,
	combout => \NCO_1MHz|y6[2]~17_combout\,
	cout => \NCO_1MHz|y6[2]~18\);

-- Location: LCCOMB_X15_Y12_N18
\NCO_1MHz|y6[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y6[3]~19_combout\ = (\NCO_1MHz|Add47~6_combout\ & ((\NCO_1MHz|y5\(3) & (\NCO_1MHz|y6[2]~18\ & VCC)) # (!\NCO_1MHz|y5\(3) & (!\NCO_1MHz|y6[2]~18\)))) # (!\NCO_1MHz|Add47~6_combout\ & ((\NCO_1MHz|y5\(3) & (!\NCO_1MHz|y6[2]~18\)) # 
-- (!\NCO_1MHz|y5\(3) & ((\NCO_1MHz|y6[2]~18\) # (GND)))))
-- \NCO_1MHz|y6[3]~20\ = CARRY((\NCO_1MHz|Add47~6_combout\ & (!\NCO_1MHz|y5\(3) & !\NCO_1MHz|y6[2]~18\)) # (!\NCO_1MHz|Add47~6_combout\ & ((!\NCO_1MHz|y6[2]~18\) # (!\NCO_1MHz|y5\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add47~6_combout\,
	datab => \NCO_1MHz|y5\(3),
	datad => VCC,
	cin => \NCO_1MHz|y6[2]~18\,
	combout => \NCO_1MHz|y6[3]~19_combout\,
	cout => \NCO_1MHz|y6[3]~20\);

-- Location: LCCOMB_X15_Y12_N20
\NCO_1MHz|y6[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y6[4]~21_combout\ = ((\NCO_1MHz|y5\(4) $ (\NCO_1MHz|Add47~8_combout\ $ (!\NCO_1MHz|y6[3]~20\)))) # (GND)
-- \NCO_1MHz|y6[4]~22\ = CARRY((\NCO_1MHz|y5\(4) & ((\NCO_1MHz|Add47~8_combout\) # (!\NCO_1MHz|y6[3]~20\))) # (!\NCO_1MHz|y5\(4) & (\NCO_1MHz|Add47~8_combout\ & !\NCO_1MHz|y6[3]~20\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y5\(4),
	datab => \NCO_1MHz|Add47~8_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y6[3]~20\,
	combout => \NCO_1MHz|y6[4]~21_combout\,
	cout => \NCO_1MHz|y6[4]~22\);

-- Location: LCCOMB_X15_Y12_N22
\NCO_1MHz|y6[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y6[5]~23_combout\ = (\NCO_1MHz|Add47~10_combout\ & ((\NCO_1MHz|y5\(5) & (\NCO_1MHz|y6[4]~22\ & VCC)) # (!\NCO_1MHz|y5\(5) & (!\NCO_1MHz|y6[4]~22\)))) # (!\NCO_1MHz|Add47~10_combout\ & ((\NCO_1MHz|y5\(5) & (!\NCO_1MHz|y6[4]~22\)) # 
-- (!\NCO_1MHz|y5\(5) & ((\NCO_1MHz|y6[4]~22\) # (GND)))))
-- \NCO_1MHz|y6[5]~24\ = CARRY((\NCO_1MHz|Add47~10_combout\ & (!\NCO_1MHz|y5\(5) & !\NCO_1MHz|y6[4]~22\)) # (!\NCO_1MHz|Add47~10_combout\ & ((!\NCO_1MHz|y6[4]~22\) # (!\NCO_1MHz|y5\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add47~10_combout\,
	datab => \NCO_1MHz|y5\(5),
	datad => VCC,
	cin => \NCO_1MHz|y6[4]~22\,
	combout => \NCO_1MHz|y6[5]~23_combout\,
	cout => \NCO_1MHz|y6[5]~24\);

-- Location: LCCOMB_X15_Y12_N24
\NCO_1MHz|y6[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y6[6]~25_combout\ = ((\NCO_1MHz|Add47~12_combout\ $ (\NCO_1MHz|y5\(6) $ (!\NCO_1MHz|y6[5]~24\)))) # (GND)
-- \NCO_1MHz|y6[6]~26\ = CARRY((\NCO_1MHz|Add47~12_combout\ & ((\NCO_1MHz|y5\(6)) # (!\NCO_1MHz|y6[5]~24\))) # (!\NCO_1MHz|Add47~12_combout\ & (\NCO_1MHz|y5\(6) & !\NCO_1MHz|y6[5]~24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add47~12_combout\,
	datab => \NCO_1MHz|y5\(6),
	datad => VCC,
	cin => \NCO_1MHz|y6[5]~24\,
	combout => \NCO_1MHz|y6[6]~25_combout\,
	cout => \NCO_1MHz|y6[6]~26\);

-- Location: LCCOMB_X15_Y12_N26
\NCO_1MHz|y6[7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y6[7]~27_combout\ = (\NCO_1MHz|y5\(7) & ((\NCO_1MHz|Add47~14_combout\ & (\NCO_1MHz|y6[6]~26\ & VCC)) # (!\NCO_1MHz|Add47~14_combout\ & (!\NCO_1MHz|y6[6]~26\)))) # (!\NCO_1MHz|y5\(7) & ((\NCO_1MHz|Add47~14_combout\ & (!\NCO_1MHz|y6[6]~26\)) # 
-- (!\NCO_1MHz|Add47~14_combout\ & ((\NCO_1MHz|y6[6]~26\) # (GND)))))
-- \NCO_1MHz|y6[7]~28\ = CARRY((\NCO_1MHz|y5\(7) & (!\NCO_1MHz|Add47~14_combout\ & !\NCO_1MHz|y6[6]~26\)) # (!\NCO_1MHz|y5\(7) & ((!\NCO_1MHz|y6[6]~26\) # (!\NCO_1MHz|Add47~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y5\(7),
	datab => \NCO_1MHz|Add47~14_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y6[6]~26\,
	combout => \NCO_1MHz|y6[7]~27_combout\,
	cout => \NCO_1MHz|y6[7]~28\);

-- Location: LCCOMB_X15_Y12_N28
\NCO_1MHz|y6[8]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y6[8]~29_combout\ = ((\NCO_1MHz|y5\(8) $ (\NCO_1MHz|Add47~16_combout\ $ (!\NCO_1MHz|y6[7]~28\)))) # (GND)
-- \NCO_1MHz|y6[8]~30\ = CARRY((\NCO_1MHz|y5\(8) & ((\NCO_1MHz|Add47~16_combout\) # (!\NCO_1MHz|y6[7]~28\))) # (!\NCO_1MHz|y5\(8) & (\NCO_1MHz|Add47~16_combout\ & !\NCO_1MHz|y6[7]~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y5\(8),
	datab => \NCO_1MHz|Add47~16_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y6[7]~28\,
	combout => \NCO_1MHz|y6[8]~29_combout\,
	cout => \NCO_1MHz|y6[8]~30\);

-- Location: LCCOMB_X15_Y12_N30
\NCO_1MHz|y6[9]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y6[9]~31_combout\ = (\NCO_1MHz|y5\(9) & ((\NCO_1MHz|Add47~18_combout\ & (\NCO_1MHz|y6[8]~30\ & VCC)) # (!\NCO_1MHz|Add47~18_combout\ & (!\NCO_1MHz|y6[8]~30\)))) # (!\NCO_1MHz|y5\(9) & ((\NCO_1MHz|Add47~18_combout\ & (!\NCO_1MHz|y6[8]~30\)) # 
-- (!\NCO_1MHz|Add47~18_combout\ & ((\NCO_1MHz|y6[8]~30\) # (GND)))))
-- \NCO_1MHz|y6[9]~32\ = CARRY((\NCO_1MHz|y5\(9) & (!\NCO_1MHz|Add47~18_combout\ & !\NCO_1MHz|y6[8]~30\)) # (!\NCO_1MHz|y5\(9) & ((!\NCO_1MHz|y6[8]~30\) # (!\NCO_1MHz|Add47~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y5\(9),
	datab => \NCO_1MHz|Add47~18_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y6[8]~30\,
	combout => \NCO_1MHz|y6[9]~31_combout\,
	cout => \NCO_1MHz|y6[9]~32\);

-- Location: LCCOMB_X15_Y11_N0
\NCO_1MHz|y6[10]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y6[10]~33_combout\ = ((\NCO_1MHz|y5\(10) $ (\NCO_1MHz|Add47~20_combout\ $ (!\NCO_1MHz|y6[9]~32\)))) # (GND)
-- \NCO_1MHz|y6[10]~34\ = CARRY((\NCO_1MHz|y5\(10) & ((\NCO_1MHz|Add47~20_combout\) # (!\NCO_1MHz|y6[9]~32\))) # (!\NCO_1MHz|y5\(10) & (\NCO_1MHz|Add47~20_combout\ & !\NCO_1MHz|y6[9]~32\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y5\(10),
	datab => \NCO_1MHz|Add47~20_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y6[9]~32\,
	combout => \NCO_1MHz|y6[10]~33_combout\,
	cout => \NCO_1MHz|y6[10]~34\);

-- Location: LCCOMB_X15_Y11_N2
\NCO_1MHz|y6[11]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y6[11]~35_combout\ = (\NCO_1MHz|Add47~22_combout\ & ((\NCO_1MHz|y5\(11) & (\NCO_1MHz|y6[10]~34\ & VCC)) # (!\NCO_1MHz|y5\(11) & (!\NCO_1MHz|y6[10]~34\)))) # (!\NCO_1MHz|Add47~22_combout\ & ((\NCO_1MHz|y5\(11) & (!\NCO_1MHz|y6[10]~34\)) # 
-- (!\NCO_1MHz|y5\(11) & ((\NCO_1MHz|y6[10]~34\) # (GND)))))
-- \NCO_1MHz|y6[11]~36\ = CARRY((\NCO_1MHz|Add47~22_combout\ & (!\NCO_1MHz|y5\(11) & !\NCO_1MHz|y6[10]~34\)) # (!\NCO_1MHz|Add47~22_combout\ & ((!\NCO_1MHz|y6[10]~34\) # (!\NCO_1MHz|y5\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add47~22_combout\,
	datab => \NCO_1MHz|y5\(11),
	datad => VCC,
	cin => \NCO_1MHz|y6[10]~34\,
	combout => \NCO_1MHz|y6[11]~35_combout\,
	cout => \NCO_1MHz|y6[11]~36\);

-- Location: LCCOMB_X15_Y11_N4
\NCO_1MHz|y6[12]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y6[12]~37_combout\ = ((\NCO_1MHz|Add47~24_combout\ $ (\NCO_1MHz|y5\(12) $ (!\NCO_1MHz|y6[11]~36\)))) # (GND)
-- \NCO_1MHz|y6[12]~38\ = CARRY((\NCO_1MHz|Add47~24_combout\ & ((\NCO_1MHz|y5\(12)) # (!\NCO_1MHz|y6[11]~36\))) # (!\NCO_1MHz|Add47~24_combout\ & (\NCO_1MHz|y5\(12) & !\NCO_1MHz|y6[11]~36\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add47~24_combout\,
	datab => \NCO_1MHz|y5\(12),
	datad => VCC,
	cin => \NCO_1MHz|y6[11]~36\,
	combout => \NCO_1MHz|y6[12]~37_combout\,
	cout => \NCO_1MHz|y6[12]~38\);

-- Location: LCCOMB_X15_Y11_N6
\NCO_1MHz|y6[13]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y6[13]~39_combout\ = (\NCO_1MHz|Add47~26_combout\ & ((\NCO_1MHz|y5\(13) & (\NCO_1MHz|y6[12]~38\ & VCC)) # (!\NCO_1MHz|y5\(13) & (!\NCO_1MHz|y6[12]~38\)))) # (!\NCO_1MHz|Add47~26_combout\ & ((\NCO_1MHz|y5\(13) & (!\NCO_1MHz|y6[12]~38\)) # 
-- (!\NCO_1MHz|y5\(13) & ((\NCO_1MHz|y6[12]~38\) # (GND)))))
-- \NCO_1MHz|y6[13]~40\ = CARRY((\NCO_1MHz|Add47~26_combout\ & (!\NCO_1MHz|y5\(13) & !\NCO_1MHz|y6[12]~38\)) # (!\NCO_1MHz|Add47~26_combout\ & ((!\NCO_1MHz|y6[12]~38\) # (!\NCO_1MHz|y5\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add47~26_combout\,
	datab => \NCO_1MHz|y5\(13),
	datad => VCC,
	cin => \NCO_1MHz|y6[12]~38\,
	combout => \NCO_1MHz|y6[13]~39_combout\,
	cout => \NCO_1MHz|y6[13]~40\);

-- Location: LCCOMB_X15_Y11_N8
\NCO_1MHz|y6[14]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y6[14]~41_combout\ = ((\NCO_1MHz|Add47~26_combout\ $ (\NCO_1MHz|y5\(14) $ (!\NCO_1MHz|y6[13]~40\)))) # (GND)
-- \NCO_1MHz|y6[14]~42\ = CARRY((\NCO_1MHz|Add47~26_combout\ & ((\NCO_1MHz|y5\(14)) # (!\NCO_1MHz|y6[13]~40\))) # (!\NCO_1MHz|Add47~26_combout\ & (\NCO_1MHz|y5\(14) & !\NCO_1MHz|y6[13]~40\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add47~26_combout\,
	datab => \NCO_1MHz|y5\(14),
	datad => VCC,
	cin => \NCO_1MHz|y6[13]~40\,
	combout => \NCO_1MHz|y6[14]~41_combout\,
	cout => \NCO_1MHz|y6[14]~42\);

-- Location: LCCOMB_X15_Y11_N10
\NCO_1MHz|y6[15]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y6[15]~43_combout\ = (\NCO_1MHz|y5\(15) & ((\NCO_1MHz|Add47~26_combout\ & (\NCO_1MHz|y6[14]~42\ & VCC)) # (!\NCO_1MHz|Add47~26_combout\ & (!\NCO_1MHz|y6[14]~42\)))) # (!\NCO_1MHz|y5\(15) & ((\NCO_1MHz|Add47~26_combout\ & (!\NCO_1MHz|y6[14]~42\)) 
-- # (!\NCO_1MHz|Add47~26_combout\ & ((\NCO_1MHz|y6[14]~42\) # (GND)))))
-- \NCO_1MHz|y6[15]~44\ = CARRY((\NCO_1MHz|y5\(15) & (!\NCO_1MHz|Add47~26_combout\ & !\NCO_1MHz|y6[14]~42\)) # (!\NCO_1MHz|y5\(15) & ((!\NCO_1MHz|y6[14]~42\) # (!\NCO_1MHz|Add47~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y5\(15),
	datab => \NCO_1MHz|Add47~26_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y6[14]~42\,
	combout => \NCO_1MHz|y6[15]~43_combout\,
	cout => \NCO_1MHz|y6[15]~44\);

-- Location: LCCOMB_X15_Y11_N12
\NCO_1MHz|y6[16]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y6[16]~45_combout\ = ((\NCO_1MHz|y5\(16) $ (\NCO_1MHz|Add47~26_combout\ $ (!\NCO_1MHz|y6[15]~44\)))) # (GND)
-- \NCO_1MHz|y6[16]~46\ = CARRY((\NCO_1MHz|y5\(16) & ((\NCO_1MHz|Add47~26_combout\) # (!\NCO_1MHz|y6[15]~44\))) # (!\NCO_1MHz|y5\(16) & (\NCO_1MHz|Add47~26_combout\ & !\NCO_1MHz|y6[15]~44\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y5\(16),
	datab => \NCO_1MHz|Add47~26_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y6[15]~44\,
	combout => \NCO_1MHz|y6[16]~45_combout\,
	cout => \NCO_1MHz|y6[16]~46\);

-- Location: LCCOMB_X15_Y11_N14
\NCO_1MHz|y6[17]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y6[17]~47_combout\ = (\NCO_1MHz|Add47~26_combout\ & ((\NCO_1MHz|y5\(17) & (\NCO_1MHz|y6[16]~46\ & VCC)) # (!\NCO_1MHz|y5\(17) & (!\NCO_1MHz|y6[16]~46\)))) # (!\NCO_1MHz|Add47~26_combout\ & ((\NCO_1MHz|y5\(17) & (!\NCO_1MHz|y6[16]~46\)) # 
-- (!\NCO_1MHz|y5\(17) & ((\NCO_1MHz|y6[16]~46\) # (GND)))))
-- \NCO_1MHz|y6[17]~48\ = CARRY((\NCO_1MHz|Add47~26_combout\ & (!\NCO_1MHz|y5\(17) & !\NCO_1MHz|y6[16]~46\)) # (!\NCO_1MHz|Add47~26_combout\ & ((!\NCO_1MHz|y6[16]~46\) # (!\NCO_1MHz|y5\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add47~26_combout\,
	datab => \NCO_1MHz|y5\(17),
	datad => VCC,
	cin => \NCO_1MHz|y6[16]~46\,
	combout => \NCO_1MHz|y6[17]~47_combout\,
	cout => \NCO_1MHz|y6[17]~48\);

-- Location: LCCOMB_X15_Y11_N16
\NCO_1MHz|y6[18]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y6[18]~49_combout\ = \NCO_1MHz|Add47~26_combout\ $ (\NCO_1MHz|y6[17]~48\ $ (!\NCO_1MHz|y5\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add47~26_combout\,
	datad => \NCO_1MHz|y5\(18),
	cin => \NCO_1MHz|y6[17]~48\,
	combout => \NCO_1MHz|y6[18]~49_combout\);

-- Location: LCCOMB_X14_Y12_N14
\NCO_1MHz|Add43~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add43~1_cout\ = CARRY(!\NCO_1MHz|Add47~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|Add47~0_combout\,
	datad => VCC,
	cout => \NCO_1MHz|Add43~1_cout\);

-- Location: LCCOMB_X14_Y12_N16
\NCO_1MHz|Add43~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add43~2_combout\ = (\NCO_1MHz|Add47~2_combout\ & ((\NCO_1MHz|Add43~1_cout\) # (GND))) # (!\NCO_1MHz|Add47~2_combout\ & (!\NCO_1MHz|Add43~1_cout\))
-- \NCO_1MHz|Add43~3\ = CARRY((\NCO_1MHz|Add47~2_combout\) # (!\NCO_1MHz|Add43~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add47~2_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add43~1_cout\,
	combout => \NCO_1MHz|Add43~2_combout\,
	cout => \NCO_1MHz|Add43~3\);

-- Location: LCCOMB_X14_Y12_N18
\NCO_1MHz|Add43~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add43~4_combout\ = (\NCO_1MHz|Add47~4_combout\ & (\NCO_1MHz|Add43~3\ $ (GND))) # (!\NCO_1MHz|Add47~4_combout\ & ((GND) # (!\NCO_1MHz|Add43~3\)))
-- \NCO_1MHz|Add43~5\ = CARRY((!\NCO_1MHz|Add43~3\) # (!\NCO_1MHz|Add47~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|Add47~4_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add43~3\,
	combout => \NCO_1MHz|Add43~4_combout\,
	cout => \NCO_1MHz|Add43~5\);

-- Location: LCCOMB_X14_Y12_N20
\NCO_1MHz|Add43~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add43~6_combout\ = (\NCO_1MHz|y5\(3) & ((\NCO_1MHz|Add47~6_combout\ & (!\NCO_1MHz|Add43~5\)) # (!\NCO_1MHz|Add47~6_combout\ & (\NCO_1MHz|Add43~5\ & VCC)))) # (!\NCO_1MHz|y5\(3) & ((\NCO_1MHz|Add47~6_combout\ & ((\NCO_1MHz|Add43~5\) # (GND))) # 
-- (!\NCO_1MHz|Add47~6_combout\ & (!\NCO_1MHz|Add43~5\))))
-- \NCO_1MHz|Add43~7\ = CARRY((\NCO_1MHz|y5\(3) & (\NCO_1MHz|Add47~6_combout\ & !\NCO_1MHz|Add43~5\)) # (!\NCO_1MHz|y5\(3) & ((\NCO_1MHz|Add47~6_combout\) # (!\NCO_1MHz|Add43~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y5\(3),
	datab => \NCO_1MHz|Add47~6_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add43~5\,
	combout => \NCO_1MHz|Add43~6_combout\,
	cout => \NCO_1MHz|Add43~7\);

-- Location: LCCOMB_X14_Y12_N22
\NCO_1MHz|Add43~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add43~8_combout\ = ((\NCO_1MHz|Add47~8_combout\ $ (\NCO_1MHz|y5\(4) $ (\NCO_1MHz|Add43~7\)))) # (GND)
-- \NCO_1MHz|Add43~9\ = CARRY((\NCO_1MHz|Add47~8_combout\ & (\NCO_1MHz|y5\(4) & !\NCO_1MHz|Add43~7\)) # (!\NCO_1MHz|Add47~8_combout\ & ((\NCO_1MHz|y5\(4)) # (!\NCO_1MHz|Add43~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add47~8_combout\,
	datab => \NCO_1MHz|y5\(4),
	datad => VCC,
	cin => \NCO_1MHz|Add43~7\,
	combout => \NCO_1MHz|Add43~8_combout\,
	cout => \NCO_1MHz|Add43~9\);

-- Location: LCCOMB_X14_Y12_N24
\NCO_1MHz|Add43~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add43~10_combout\ = (\NCO_1MHz|Add47~10_combout\ & ((\NCO_1MHz|y5\(5) & (!\NCO_1MHz|Add43~9\)) # (!\NCO_1MHz|y5\(5) & ((\NCO_1MHz|Add43~9\) # (GND))))) # (!\NCO_1MHz|Add47~10_combout\ & ((\NCO_1MHz|y5\(5) & (\NCO_1MHz|Add43~9\ & VCC)) # 
-- (!\NCO_1MHz|y5\(5) & (!\NCO_1MHz|Add43~9\))))
-- \NCO_1MHz|Add43~11\ = CARRY((\NCO_1MHz|Add47~10_combout\ & ((!\NCO_1MHz|Add43~9\) # (!\NCO_1MHz|y5\(5)))) # (!\NCO_1MHz|Add47~10_combout\ & (!\NCO_1MHz|y5\(5) & !\NCO_1MHz|Add43~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add47~10_combout\,
	datab => \NCO_1MHz|y5\(5),
	datad => VCC,
	cin => \NCO_1MHz|Add43~9\,
	combout => \NCO_1MHz|Add43~10_combout\,
	cout => \NCO_1MHz|Add43~11\);

-- Location: LCCOMB_X14_Y12_N26
\NCO_1MHz|Add43~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add43~12_combout\ = ((\NCO_1MHz|Add47~12_combout\ $ (\NCO_1MHz|y5\(6) $ (\NCO_1MHz|Add43~11\)))) # (GND)
-- \NCO_1MHz|Add43~13\ = CARRY((\NCO_1MHz|Add47~12_combout\ & (\NCO_1MHz|y5\(6) & !\NCO_1MHz|Add43~11\)) # (!\NCO_1MHz|Add47~12_combout\ & ((\NCO_1MHz|y5\(6)) # (!\NCO_1MHz|Add43~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add47~12_combout\,
	datab => \NCO_1MHz|y5\(6),
	datad => VCC,
	cin => \NCO_1MHz|Add43~11\,
	combout => \NCO_1MHz|Add43~12_combout\,
	cout => \NCO_1MHz|Add43~13\);

-- Location: LCCOMB_X14_Y12_N28
\NCO_1MHz|Add43~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add43~14_combout\ = (\NCO_1MHz|Add47~14_combout\ & ((\NCO_1MHz|y5\(7) & (!\NCO_1MHz|Add43~13\)) # (!\NCO_1MHz|y5\(7) & ((\NCO_1MHz|Add43~13\) # (GND))))) # (!\NCO_1MHz|Add47~14_combout\ & ((\NCO_1MHz|y5\(7) & (\NCO_1MHz|Add43~13\ & VCC)) # 
-- (!\NCO_1MHz|y5\(7) & (!\NCO_1MHz|Add43~13\))))
-- \NCO_1MHz|Add43~15\ = CARRY((\NCO_1MHz|Add47~14_combout\ & ((!\NCO_1MHz|Add43~13\) # (!\NCO_1MHz|y5\(7)))) # (!\NCO_1MHz|Add47~14_combout\ & (!\NCO_1MHz|y5\(7) & !\NCO_1MHz|Add43~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add47~14_combout\,
	datab => \NCO_1MHz|y5\(7),
	datad => VCC,
	cin => \NCO_1MHz|Add43~13\,
	combout => \NCO_1MHz|Add43~14_combout\,
	cout => \NCO_1MHz|Add43~15\);

-- Location: LCCOMB_X14_Y12_N30
\NCO_1MHz|Add43~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add43~16_combout\ = ((\NCO_1MHz|y5\(8) $ (\NCO_1MHz|Add47~16_combout\ $ (\NCO_1MHz|Add43~15\)))) # (GND)
-- \NCO_1MHz|Add43~17\ = CARRY((\NCO_1MHz|y5\(8) & ((!\NCO_1MHz|Add43~15\) # (!\NCO_1MHz|Add47~16_combout\))) # (!\NCO_1MHz|y5\(8) & (!\NCO_1MHz|Add47~16_combout\ & !\NCO_1MHz|Add43~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y5\(8),
	datab => \NCO_1MHz|Add47~16_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add43~15\,
	combout => \NCO_1MHz|Add43~16_combout\,
	cout => \NCO_1MHz|Add43~17\);

-- Location: LCCOMB_X14_Y11_N0
\NCO_1MHz|Add43~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add43~18_combout\ = (\NCO_1MHz|Add47~18_combout\ & ((\NCO_1MHz|y5\(9) & (!\NCO_1MHz|Add43~17\)) # (!\NCO_1MHz|y5\(9) & ((\NCO_1MHz|Add43~17\) # (GND))))) # (!\NCO_1MHz|Add47~18_combout\ & ((\NCO_1MHz|y5\(9) & (\NCO_1MHz|Add43~17\ & VCC)) # 
-- (!\NCO_1MHz|y5\(9) & (!\NCO_1MHz|Add43~17\))))
-- \NCO_1MHz|Add43~19\ = CARRY((\NCO_1MHz|Add47~18_combout\ & ((!\NCO_1MHz|Add43~17\) # (!\NCO_1MHz|y5\(9)))) # (!\NCO_1MHz|Add47~18_combout\ & (!\NCO_1MHz|y5\(9) & !\NCO_1MHz|Add43~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add47~18_combout\,
	datab => \NCO_1MHz|y5\(9),
	datad => VCC,
	cin => \NCO_1MHz|Add43~17\,
	combout => \NCO_1MHz|Add43~18_combout\,
	cout => \NCO_1MHz|Add43~19\);

-- Location: LCCOMB_X14_Y11_N2
\NCO_1MHz|Add43~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add43~20_combout\ = ((\NCO_1MHz|y5\(10) $ (\NCO_1MHz|Add47~20_combout\ $ (\NCO_1MHz|Add43~19\)))) # (GND)
-- \NCO_1MHz|Add43~21\ = CARRY((\NCO_1MHz|y5\(10) & ((!\NCO_1MHz|Add43~19\) # (!\NCO_1MHz|Add47~20_combout\))) # (!\NCO_1MHz|y5\(10) & (!\NCO_1MHz|Add47~20_combout\ & !\NCO_1MHz|Add43~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y5\(10),
	datab => \NCO_1MHz|Add47~20_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add43~19\,
	combout => \NCO_1MHz|Add43~20_combout\,
	cout => \NCO_1MHz|Add43~21\);

-- Location: LCCOMB_X14_Y11_N4
\NCO_1MHz|Add43~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add43~22_combout\ = (\NCO_1MHz|y5\(11) & ((\NCO_1MHz|Add47~22_combout\ & (!\NCO_1MHz|Add43~21\)) # (!\NCO_1MHz|Add47~22_combout\ & (\NCO_1MHz|Add43~21\ & VCC)))) # (!\NCO_1MHz|y5\(11) & ((\NCO_1MHz|Add47~22_combout\ & ((\NCO_1MHz|Add43~21\) # 
-- (GND))) # (!\NCO_1MHz|Add47~22_combout\ & (!\NCO_1MHz|Add43~21\))))
-- \NCO_1MHz|Add43~23\ = CARRY((\NCO_1MHz|y5\(11) & (\NCO_1MHz|Add47~22_combout\ & !\NCO_1MHz|Add43~21\)) # (!\NCO_1MHz|y5\(11) & ((\NCO_1MHz|Add47~22_combout\) # (!\NCO_1MHz|Add43~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y5\(11),
	datab => \NCO_1MHz|Add47~22_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add43~21\,
	combout => \NCO_1MHz|Add43~22_combout\,
	cout => \NCO_1MHz|Add43~23\);

-- Location: LCCOMB_X14_Y11_N6
\NCO_1MHz|Add43~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add43~24_combout\ = ((\NCO_1MHz|Add47~24_combout\ $ (\NCO_1MHz|y5\(12) $ (\NCO_1MHz|Add43~23\)))) # (GND)
-- \NCO_1MHz|Add43~25\ = CARRY((\NCO_1MHz|Add47~24_combout\ & (\NCO_1MHz|y5\(12) & !\NCO_1MHz|Add43~23\)) # (!\NCO_1MHz|Add47~24_combout\ & ((\NCO_1MHz|y5\(12)) # (!\NCO_1MHz|Add43~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add47~24_combout\,
	datab => \NCO_1MHz|y5\(12),
	datad => VCC,
	cin => \NCO_1MHz|Add43~23\,
	combout => \NCO_1MHz|Add43~24_combout\,
	cout => \NCO_1MHz|Add43~25\);

-- Location: LCCOMB_X14_Y11_N8
\NCO_1MHz|Add43~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add43~26_combout\ = (\NCO_1MHz|y5\(13) & ((\NCO_1MHz|Add47~26_combout\ & (!\NCO_1MHz|Add43~25\)) # (!\NCO_1MHz|Add47~26_combout\ & (\NCO_1MHz|Add43~25\ & VCC)))) # (!\NCO_1MHz|y5\(13) & ((\NCO_1MHz|Add47~26_combout\ & ((\NCO_1MHz|Add43~25\) # 
-- (GND))) # (!\NCO_1MHz|Add47~26_combout\ & (!\NCO_1MHz|Add43~25\))))
-- \NCO_1MHz|Add43~27\ = CARRY((\NCO_1MHz|y5\(13) & (\NCO_1MHz|Add47~26_combout\ & !\NCO_1MHz|Add43~25\)) # (!\NCO_1MHz|y5\(13) & ((\NCO_1MHz|Add47~26_combout\) # (!\NCO_1MHz|Add43~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y5\(13),
	datab => \NCO_1MHz|Add47~26_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add43~25\,
	combout => \NCO_1MHz|Add43~26_combout\,
	cout => \NCO_1MHz|Add43~27\);

-- Location: LCCOMB_X14_Y11_N10
\NCO_1MHz|Add43~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add43~28_combout\ = ((\NCO_1MHz|y5\(14) $ (\NCO_1MHz|Add47~26_combout\ $ (\NCO_1MHz|Add43~27\)))) # (GND)
-- \NCO_1MHz|Add43~29\ = CARRY((\NCO_1MHz|y5\(14) & ((!\NCO_1MHz|Add43~27\) # (!\NCO_1MHz|Add47~26_combout\))) # (!\NCO_1MHz|y5\(14) & (!\NCO_1MHz|Add47~26_combout\ & !\NCO_1MHz|Add43~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y5\(14),
	datab => \NCO_1MHz|Add47~26_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add43~27\,
	combout => \NCO_1MHz|Add43~28_combout\,
	cout => \NCO_1MHz|Add43~29\);

-- Location: LCCOMB_X14_Y11_N12
\NCO_1MHz|Add43~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add43~30_combout\ = (\NCO_1MHz|y5\(15) & ((\NCO_1MHz|Add47~26_combout\ & (!\NCO_1MHz|Add43~29\)) # (!\NCO_1MHz|Add47~26_combout\ & (\NCO_1MHz|Add43~29\ & VCC)))) # (!\NCO_1MHz|y5\(15) & ((\NCO_1MHz|Add47~26_combout\ & ((\NCO_1MHz|Add43~29\) # 
-- (GND))) # (!\NCO_1MHz|Add47~26_combout\ & (!\NCO_1MHz|Add43~29\))))
-- \NCO_1MHz|Add43~31\ = CARRY((\NCO_1MHz|y5\(15) & (\NCO_1MHz|Add47~26_combout\ & !\NCO_1MHz|Add43~29\)) # (!\NCO_1MHz|y5\(15) & ((\NCO_1MHz|Add47~26_combout\) # (!\NCO_1MHz|Add43~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y5\(15),
	datab => \NCO_1MHz|Add47~26_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add43~29\,
	combout => \NCO_1MHz|Add43~30_combout\,
	cout => \NCO_1MHz|Add43~31\);

-- Location: LCCOMB_X14_Y11_N14
\NCO_1MHz|Add43~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add43~32_combout\ = ((\NCO_1MHz|y5\(16) $ (\NCO_1MHz|Add47~26_combout\ $ (\NCO_1MHz|Add43~31\)))) # (GND)
-- \NCO_1MHz|Add43~33\ = CARRY((\NCO_1MHz|y5\(16) & ((!\NCO_1MHz|Add43~31\) # (!\NCO_1MHz|Add47~26_combout\))) # (!\NCO_1MHz|y5\(16) & (!\NCO_1MHz|Add47~26_combout\ & !\NCO_1MHz|Add43~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y5\(16),
	datab => \NCO_1MHz|Add47~26_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add43~31\,
	combout => \NCO_1MHz|Add43~32_combout\,
	cout => \NCO_1MHz|Add43~33\);

-- Location: LCCOMB_X14_Y11_N16
\NCO_1MHz|Add43~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add43~34_combout\ = (\NCO_1MHz|y5\(17) & ((\NCO_1MHz|Add47~26_combout\ & (!\NCO_1MHz|Add43~33\)) # (!\NCO_1MHz|Add47~26_combout\ & (\NCO_1MHz|Add43~33\ & VCC)))) # (!\NCO_1MHz|y5\(17) & ((\NCO_1MHz|Add47~26_combout\ & ((\NCO_1MHz|Add43~33\) # 
-- (GND))) # (!\NCO_1MHz|Add47~26_combout\ & (!\NCO_1MHz|Add43~33\))))
-- \NCO_1MHz|Add43~35\ = CARRY((\NCO_1MHz|y5\(17) & (\NCO_1MHz|Add47~26_combout\ & !\NCO_1MHz|Add43~33\)) # (!\NCO_1MHz|y5\(17) & ((\NCO_1MHz|Add47~26_combout\) # (!\NCO_1MHz|Add43~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y5\(17),
	datab => \NCO_1MHz|Add47~26_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add43~33\,
	combout => \NCO_1MHz|Add43~34_combout\,
	cout => \NCO_1MHz|Add43~35\);

-- Location: LCCOMB_X14_Y11_N18
\NCO_1MHz|Add43~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add43~36_combout\ = \NCO_1MHz|y5\(18) $ (\NCO_1MHz|Add43~35\ $ (\NCO_1MHz|Add47~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y5\(18),
	datad => \NCO_1MHz|Add47~26_combout\,
	cin => \NCO_1MHz|Add43~35\,
	combout => \NCO_1MHz|Add43~36_combout\);

-- Location: FF_X15_Y11_N17
\NCO_1MHz|y6[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y6[18]~49_combout\,
	asdata => \NCO_1MHz|Add43~36_combout\,
	sload => \NCO_1MHz|judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y6\(18));

-- Location: FF_X15_Y11_N15
\NCO_1MHz|y6[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y6[17]~47_combout\,
	asdata => \NCO_1MHz|Add43~34_combout\,
	sload => \NCO_1MHz|judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y6\(17));

-- Location: FF_X15_Y11_N13
\NCO_1MHz|y6[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y6[16]~45_combout\,
	asdata => \NCO_1MHz|Add43~32_combout\,
	sload => \NCO_1MHz|judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y6\(16));

-- Location: FF_X15_Y11_N11
\NCO_1MHz|y6[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y6[15]~43_combout\,
	asdata => \NCO_1MHz|Add43~30_combout\,
	sload => \NCO_1MHz|judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y6\(15));

-- Location: FF_X15_Y11_N9
\NCO_1MHz|y6[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y6[14]~41_combout\,
	asdata => \NCO_1MHz|Add43~28_combout\,
	sload => \NCO_1MHz|judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y6\(14));

-- Location: FF_X15_Y11_N7
\NCO_1MHz|y6[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y6[13]~39_combout\,
	asdata => \NCO_1MHz|Add43~26_combout\,
	sload => \NCO_1MHz|judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y6\(13));

-- Location: FF_X15_Y11_N5
\NCO_1MHz|y6[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y6[12]~37_combout\,
	asdata => \NCO_1MHz|Add43~24_combout\,
	sload => \NCO_1MHz|judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y6\(12));

-- Location: FF_X15_Y11_N3
\NCO_1MHz|y6[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y6[11]~35_combout\,
	asdata => \NCO_1MHz|Add43~22_combout\,
	sload => \NCO_1MHz|judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y6\(11));

-- Location: FF_X15_Y11_N1
\NCO_1MHz|y6[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y6[10]~33_combout\,
	asdata => \NCO_1MHz|Add43~20_combout\,
	sload => \NCO_1MHz|judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y6\(10));

-- Location: FF_X15_Y12_N31
\NCO_1MHz|y6[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y6[9]~31_combout\,
	asdata => \NCO_1MHz|Add43~18_combout\,
	sload => \NCO_1MHz|judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y6\(9));

-- Location: FF_X15_Y12_N29
\NCO_1MHz|y6[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y6[8]~29_combout\,
	asdata => \NCO_1MHz|Add43~16_combout\,
	sload => \NCO_1MHz|judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y6\(8));

-- Location: FF_X15_Y12_N27
\NCO_1MHz|y6[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y6[7]~27_combout\,
	asdata => \NCO_1MHz|Add43~14_combout\,
	sload => \NCO_1MHz|judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y6\(7));

-- Location: FF_X15_Y12_N23
\NCO_1MHz|y6[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y6[5]~23_combout\,
	asdata => \NCO_1MHz|Add43~10_combout\,
	sload => \NCO_1MHz|judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y6\(5));

-- Location: FF_X15_Y12_N25
\NCO_1MHz|y6[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y6[6]~25_combout\,
	asdata => \NCO_1MHz|Add43~12_combout\,
	sload => \NCO_1MHz|judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y6\(6));

-- Location: FF_X15_Y12_N17
\NCO_1MHz|y6[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y6[2]~17_combout\,
	asdata => \NCO_1MHz|Add43~4_combout\,
	sload => \NCO_1MHz|judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y6\(2));

-- Location: LCCOMB_X15_Y12_N0
\NCO_1MHz|y6~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y6~51_combout\ = (\NCO_1MHz|judge6~3_combout\ & (\NCO_1MHz|Add43~2_combout\)) # (!\NCO_1MHz|judge6~3_combout\ & ((\NCO_1MHz|Add47~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add43~2_combout\,
	datab => \NCO_1MHz|Add47~2_combout\,
	datad => \NCO_1MHz|judge6~3_combout\,
	combout => \NCO_1MHz|y6~51_combout\);

-- Location: FF_X15_Y12_N1
\NCO_1MHz|y6[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y6~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y6\(1));

-- Location: FF_X15_Y12_N21
\NCO_1MHz|y6[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y6[4]~21_combout\,
	asdata => \NCO_1MHz|Add43~8_combout\,
	sload => \NCO_1MHz|judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y6\(4));

-- Location: LCCOMB_X14_Y13_N0
\NCO_1MHz|y6[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y6[0]~feeder_combout\ = \NCO_1MHz|Add47~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|Add47~0_combout\,
	combout => \NCO_1MHz|y6[0]~feeder_combout\);

-- Location: FF_X14_Y13_N1
\NCO_1MHz|y6[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y6[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y6\(0));

-- Location: FF_X15_Y12_N19
\NCO_1MHz|y6[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y6[3]~19_combout\,
	asdata => \NCO_1MHz|Add43~6_combout\,
	sload => \NCO_1MHz|judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y6\(3));

-- Location: LCCOMB_X17_Y14_N6
\NCO_1MHz|WideOr10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|WideOr10~0_combout\ = (\NCO_1MHz|y6\(1)) # ((\NCO_1MHz|y6\(4)) # ((\NCO_1MHz|y6\(0)) # (\NCO_1MHz|y6\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y6\(1),
	datab => \NCO_1MHz|y6\(4),
	datac => \NCO_1MHz|y6\(0),
	datad => \NCO_1MHz|y6\(3),
	combout => \NCO_1MHz|WideOr10~0_combout\);

-- Location: LCCOMB_X17_Y14_N0
\NCO_1MHz|WideOr10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|WideOr10~combout\ = (\NCO_1MHz|y6\(5)) # ((\NCO_1MHz|y6\(6)) # ((\NCO_1MHz|y6\(2)) # (\NCO_1MHz|WideOr10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y6\(5),
	datab => \NCO_1MHz|y6\(6),
	datac => \NCO_1MHz|y6\(2),
	datad => \NCO_1MHz|WideOr10~0_combout\,
	combout => \NCO_1MHz|WideOr10~combout\);

-- Location: LCCOMB_X16_Y14_N4
\NCO_1MHz|Add53~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add53~1_cout\ = CARRY((\NCO_1MHz|y6\(18) & \NCO_1MHz|WideOr10~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y6\(18),
	datab => \NCO_1MHz|WideOr10~combout\,
	datad => VCC,
	cout => \NCO_1MHz|Add53~1_cout\);

-- Location: LCCOMB_X16_Y14_N6
\NCO_1MHz|Add53~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add53~2_combout\ = (\NCO_1MHz|y6\(7) & (!\NCO_1MHz|Add53~1_cout\)) # (!\NCO_1MHz|y6\(7) & ((\NCO_1MHz|Add53~1_cout\) # (GND)))
-- \NCO_1MHz|Add53~3\ = CARRY((!\NCO_1MHz|Add53~1_cout\) # (!\NCO_1MHz|y6\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y6\(7),
	datad => VCC,
	cin => \NCO_1MHz|Add53~1_cout\,
	combout => \NCO_1MHz|Add53~2_combout\,
	cout => \NCO_1MHz|Add53~3\);

-- Location: LCCOMB_X16_Y14_N8
\NCO_1MHz|Add53~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add53~4_combout\ = (\NCO_1MHz|y6\(8) & (\NCO_1MHz|Add53~3\ $ (GND))) # (!\NCO_1MHz|y6\(8) & (!\NCO_1MHz|Add53~3\ & VCC))
-- \NCO_1MHz|Add53~5\ = CARRY((\NCO_1MHz|y6\(8) & !\NCO_1MHz|Add53~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y6\(8),
	datad => VCC,
	cin => \NCO_1MHz|Add53~3\,
	combout => \NCO_1MHz|Add53~4_combout\,
	cout => \NCO_1MHz|Add53~5\);

-- Location: LCCOMB_X16_Y14_N10
\NCO_1MHz|Add53~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add53~6_combout\ = (\NCO_1MHz|y6\(9) & (!\NCO_1MHz|Add53~5\)) # (!\NCO_1MHz|y6\(9) & ((\NCO_1MHz|Add53~5\) # (GND)))
-- \NCO_1MHz|Add53~7\ = CARRY((!\NCO_1MHz|Add53~5\) # (!\NCO_1MHz|y6\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y6\(9),
	datad => VCC,
	cin => \NCO_1MHz|Add53~5\,
	combout => \NCO_1MHz|Add53~6_combout\,
	cout => \NCO_1MHz|Add53~7\);

-- Location: LCCOMB_X16_Y14_N12
\NCO_1MHz|Add53~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add53~8_combout\ = (\NCO_1MHz|y6\(10) & (\NCO_1MHz|Add53~7\ $ (GND))) # (!\NCO_1MHz|y6\(10) & (!\NCO_1MHz|Add53~7\ & VCC))
-- \NCO_1MHz|Add53~9\ = CARRY((\NCO_1MHz|y6\(10) & !\NCO_1MHz|Add53~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y6\(10),
	datad => VCC,
	cin => \NCO_1MHz|Add53~7\,
	combout => \NCO_1MHz|Add53~8_combout\,
	cout => \NCO_1MHz|Add53~9\);

-- Location: LCCOMB_X16_Y14_N14
\NCO_1MHz|Add53~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add53~10_combout\ = (\NCO_1MHz|y6\(11) & (!\NCO_1MHz|Add53~9\)) # (!\NCO_1MHz|y6\(11) & ((\NCO_1MHz|Add53~9\) # (GND)))
-- \NCO_1MHz|Add53~11\ = CARRY((!\NCO_1MHz|Add53~9\) # (!\NCO_1MHz|y6\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y6\(11),
	datad => VCC,
	cin => \NCO_1MHz|Add53~9\,
	combout => \NCO_1MHz|Add53~10_combout\,
	cout => \NCO_1MHz|Add53~11\);

-- Location: LCCOMB_X16_Y14_N16
\NCO_1MHz|Add53~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add53~12_combout\ = (\NCO_1MHz|y6\(12) & (\NCO_1MHz|Add53~11\ $ (GND))) # (!\NCO_1MHz|y6\(12) & (!\NCO_1MHz|Add53~11\ & VCC))
-- \NCO_1MHz|Add53~13\ = CARRY((\NCO_1MHz|y6\(12) & !\NCO_1MHz|Add53~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y6\(12),
	datad => VCC,
	cin => \NCO_1MHz|Add53~11\,
	combout => \NCO_1MHz|Add53~12_combout\,
	cout => \NCO_1MHz|Add53~13\);

-- Location: LCCOMB_X16_Y14_N18
\NCO_1MHz|Add53~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add53~14_combout\ = (\NCO_1MHz|y6\(13) & (!\NCO_1MHz|Add53~13\)) # (!\NCO_1MHz|y6\(13) & ((\NCO_1MHz|Add53~13\) # (GND)))
-- \NCO_1MHz|Add53~15\ = CARRY((!\NCO_1MHz|Add53~13\) # (!\NCO_1MHz|y6\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y6\(13),
	datad => VCC,
	cin => \NCO_1MHz|Add53~13\,
	combout => \NCO_1MHz|Add53~14_combout\,
	cout => \NCO_1MHz|Add53~15\);

-- Location: LCCOMB_X16_Y14_N20
\NCO_1MHz|Add53~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add53~16_combout\ = (\NCO_1MHz|y6\(14) & (\NCO_1MHz|Add53~15\ $ (GND))) # (!\NCO_1MHz|y6\(14) & (!\NCO_1MHz|Add53~15\ & VCC))
-- \NCO_1MHz|Add53~17\ = CARRY((\NCO_1MHz|y6\(14) & !\NCO_1MHz|Add53~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y6\(14),
	datad => VCC,
	cin => \NCO_1MHz|Add53~15\,
	combout => \NCO_1MHz|Add53~16_combout\,
	cout => \NCO_1MHz|Add53~17\);

-- Location: LCCOMB_X16_Y14_N22
\NCO_1MHz|Add53~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add53~18_combout\ = (\NCO_1MHz|y6\(15) & (!\NCO_1MHz|Add53~17\)) # (!\NCO_1MHz|y6\(15) & ((\NCO_1MHz|Add53~17\) # (GND)))
-- \NCO_1MHz|Add53~19\ = CARRY((!\NCO_1MHz|Add53~17\) # (!\NCO_1MHz|y6\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y6\(15),
	datad => VCC,
	cin => \NCO_1MHz|Add53~17\,
	combout => \NCO_1MHz|Add53~18_combout\,
	cout => \NCO_1MHz|Add53~19\);

-- Location: LCCOMB_X16_Y14_N24
\NCO_1MHz|Add53~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add53~20_combout\ = (\NCO_1MHz|y6\(16) & (\NCO_1MHz|Add53~19\ $ (GND))) # (!\NCO_1MHz|y6\(16) & (!\NCO_1MHz|Add53~19\ & VCC))
-- \NCO_1MHz|Add53~21\ = CARRY((\NCO_1MHz|y6\(16) & !\NCO_1MHz|Add53~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y6\(16),
	datad => VCC,
	cin => \NCO_1MHz|Add53~19\,
	combout => \NCO_1MHz|Add53~20_combout\,
	cout => \NCO_1MHz|Add53~21\);

-- Location: LCCOMB_X16_Y14_N26
\NCO_1MHz|Add53~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add53~22_combout\ = (\NCO_1MHz|y6\(17) & (!\NCO_1MHz|Add53~21\)) # (!\NCO_1MHz|y6\(17) & ((\NCO_1MHz|Add53~21\) # (GND)))
-- \NCO_1MHz|Add53~23\ = CARRY((!\NCO_1MHz|Add53~21\) # (!\NCO_1MHz|y6\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y6\(17),
	datad => VCC,
	cin => \NCO_1MHz|Add53~21\,
	combout => \NCO_1MHz|Add53~22_combout\,
	cout => \NCO_1MHz|Add53~23\);

-- Location: LCCOMB_X16_Y14_N28
\NCO_1MHz|Add53~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add53~24_combout\ = (\NCO_1MHz|y6\(18) & (\NCO_1MHz|Add53~23\ $ (GND))) # (!\NCO_1MHz|y6\(18) & (!\NCO_1MHz|Add53~23\ & VCC))
-- \NCO_1MHz|Add53~25\ = CARRY((\NCO_1MHz|y6\(18) & !\NCO_1MHz|Add53~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y6\(18),
	datad => VCC,
	cin => \NCO_1MHz|Add53~23\,
	combout => \NCO_1MHz|Add53~24_combout\,
	cout => \NCO_1MHz|Add53~25\);

-- Location: LCCOMB_X16_Y14_N30
\NCO_1MHz|Add53~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add53~26_combout\ = \NCO_1MHz|y6\(18) $ (!\NCO_1MHz|Add53~25\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y6\(18),
	cin => \NCO_1MHz|Add53~25\,
	combout => \NCO_1MHz|Add53~26_combout\);

-- Location: LCCOMB_X15_Y13_N28
\NCO_1MHz|Add50~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add50~22_combout\ = \NCO_1MHz|Add53~26_combout\ $ (((!\NCO_1MHz|temp6\(18) & ((\NCO_1MHz|temp6\(17)) # (\NCO_1MHz|LessThan13~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(17),
	datab => \NCO_1MHz|temp6\(18),
	datac => \NCO_1MHz|Add53~26_combout\,
	datad => \NCO_1MHz|LessThan13~30_combout\,
	combout => \NCO_1MHz|Add50~22_combout\);

-- Location: FF_X10_Y13_N17
\NCO_1MHz|x6[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x6[17]~53_combout\,
	asdata => \NCO_1MHz|Add42~30_combout\,
	sload => \NCO_1MHz|judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x6\(17));

-- Location: FF_X10_Y13_N15
\NCO_1MHz|x6[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x6[16]~51_combout\,
	asdata => \NCO_1MHz|Add42~28_combout\,
	sload => \NCO_1MHz|judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x6\(16));

-- Location: FF_X10_Y13_N13
\NCO_1MHz|x6[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x6[15]~49_combout\,
	asdata => \NCO_1MHz|Add42~26_combout\,
	sload => \NCO_1MHz|judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x6\(15));

-- Location: FF_X10_Y13_N11
\NCO_1MHz|x6[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x6[14]~47_combout\,
	asdata => \NCO_1MHz|Add42~24_combout\,
	sload => \NCO_1MHz|judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x6\(14));

-- Location: FF_X10_Y13_N9
\NCO_1MHz|x6[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x6[13]~45_combout\,
	asdata => \NCO_1MHz|Add42~22_combout\,
	sload => \NCO_1MHz|judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x6\(13));

-- Location: FF_X10_Y13_N7
\NCO_1MHz|x6[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x6[12]~43_combout\,
	asdata => \NCO_1MHz|Add42~20_combout\,
	sload => \NCO_1MHz|judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x6\(12));

-- Location: LCCOMB_X15_Y13_N30
\NCO_1MHz|Add50~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add50~23_combout\ = \NCO_1MHz|Add53~24_combout\ $ (((!\NCO_1MHz|temp6\(18) & ((\NCO_1MHz|temp6\(17)) # (\NCO_1MHz|LessThan13~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(17),
	datab => \NCO_1MHz|LessThan13~30_combout\,
	datac => \NCO_1MHz|temp6\(18),
	datad => \NCO_1MHz|Add53~24_combout\,
	combout => \NCO_1MHz|Add50~23_combout\);

-- Location: FF_X10_Y13_N5
\NCO_1MHz|x6[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x6[11]~41_combout\,
	asdata => \NCO_1MHz|Add42~18_combout\,
	sload => \NCO_1MHz|judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x6\(11));

-- Location: FF_X10_Y13_N3
\NCO_1MHz|x6[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x6[10]~39_combout\,
	asdata => \NCO_1MHz|Add42~16_combout\,
	sload => \NCO_1MHz|judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x6\(10));

-- Location: LCCOMB_X15_Y13_N24
\NCO_1MHz|Add50~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add50~24_combout\ = \NCO_1MHz|Add53~22_combout\ $ (((!\NCO_1MHz|temp6\(18) & ((\NCO_1MHz|temp6\(17)) # (\NCO_1MHz|LessThan13~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(17),
	datab => \NCO_1MHz|temp6\(18),
	datac => \NCO_1MHz|Add53~22_combout\,
	datad => \NCO_1MHz|LessThan13~30_combout\,
	combout => \NCO_1MHz|Add50~24_combout\);

-- Location: LCCOMB_X15_Y13_N26
\NCO_1MHz|Add50~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add50~25_combout\ = \NCO_1MHz|Add53~20_combout\ $ (((!\NCO_1MHz|temp6\(18) & ((\NCO_1MHz|temp6\(17)) # (\NCO_1MHz|LessThan13~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(17),
	datab => \NCO_1MHz|LessThan13~30_combout\,
	datac => \NCO_1MHz|temp6\(18),
	datad => \NCO_1MHz|Add53~20_combout\,
	combout => \NCO_1MHz|Add50~25_combout\);

-- Location: FF_X10_Y13_N1
\NCO_1MHz|x6[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x6[9]~37_combout\,
	asdata => \NCO_1MHz|Add42~14_combout\,
	sload => \NCO_1MHz|judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x6\(9));

-- Location: LCCOMB_X16_Y14_N2
\NCO_1MHz|Add50~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add50~26_combout\ = \NCO_1MHz|Add53~18_combout\ $ (((!\NCO_1MHz|temp6\(18) & ((\NCO_1MHz|temp6\(17)) # (\NCO_1MHz|LessThan13~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(17),
	datab => \NCO_1MHz|LessThan13~30_combout\,
	datac => \NCO_1MHz|Add53~18_combout\,
	datad => \NCO_1MHz|temp6\(18),
	combout => \NCO_1MHz|Add50~26_combout\);

-- Location: FF_X10_Y14_N31
\NCO_1MHz|x6[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x6[8]~35_combout\,
	asdata => \NCO_1MHz|Add42~12_combout\,
	sload => \NCO_1MHz|judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x6\(8));

-- Location: FF_X10_Y14_N29
\NCO_1MHz|x6[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x6[7]~33_combout\,
	asdata => \NCO_1MHz|Add42~10_combout\,
	sload => \NCO_1MHz|judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x6\(7));

-- Location: LCCOMB_X15_Y14_N2
\NCO_1MHz|Add50~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add50~27_combout\ = \NCO_1MHz|Add53~16_combout\ $ (((!\NCO_1MHz|temp6\(18) & ((\NCO_1MHz|LessThan13~30_combout\) # (\NCO_1MHz|temp6\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan13~30_combout\,
	datab => \NCO_1MHz|temp6\(17),
	datac => \NCO_1MHz|Add53~16_combout\,
	datad => \NCO_1MHz|temp6\(18),
	combout => \NCO_1MHz|Add50~27_combout\);

-- Location: FF_X10_Y14_N27
\NCO_1MHz|x6[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x6[6]~31_combout\,
	asdata => \NCO_1MHz|Add42~8_combout\,
	sload => \NCO_1MHz|judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x6\(6));

-- Location: LCCOMB_X15_Y16_N22
\NCO_1MHz|Add50~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add50~28_combout\ = \NCO_1MHz|Add53~14_combout\ $ (((!\NCO_1MHz|temp6\(18) & ((\NCO_1MHz|temp6\(17)) # (\NCO_1MHz|LessThan13~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(17),
	datab => \NCO_1MHz|temp6\(18),
	datac => \NCO_1MHz|Add53~14_combout\,
	datad => \NCO_1MHz|LessThan13~30_combout\,
	combout => \NCO_1MHz|Add50~28_combout\);

-- Location: FF_X10_Y14_N25
\NCO_1MHz|x6[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x6[5]~29_combout\,
	asdata => \NCO_1MHz|Add42~6_combout\,
	sload => \NCO_1MHz|judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x6\(5));

-- Location: LCCOMB_X15_Y16_N24
\NCO_1MHz|Add50~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add50~29_combout\ = \NCO_1MHz|Add53~12_combout\ $ (((!\NCO_1MHz|temp6\(18) & ((\NCO_1MHz|LessThan13~30_combout\) # (\NCO_1MHz|temp6\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add53~12_combout\,
	datab => \NCO_1MHz|LessThan13~30_combout\,
	datac => \NCO_1MHz|temp6\(17),
	datad => \NCO_1MHz|temp6\(18),
	combout => \NCO_1MHz|Add50~29_combout\);

-- Location: LCCOMB_X14_Y14_N2
\NCO_1MHz|Add50~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add50~30_combout\ = \NCO_1MHz|Add53~10_combout\ $ (((!\NCO_1MHz|temp6\(18) & ((\NCO_1MHz|temp6\(17)) # (\NCO_1MHz|LessThan13~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(17),
	datab => \NCO_1MHz|LessThan13~30_combout\,
	datac => \NCO_1MHz|Add53~10_combout\,
	datad => \NCO_1MHz|temp6\(18),
	combout => \NCO_1MHz|Add50~30_combout\);

-- Location: FF_X10_Y14_N23
\NCO_1MHz|x6[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x6[4]~27_combout\,
	asdata => \NCO_1MHz|Add42~4_combout\,
	sload => \NCO_1MHz|judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x6\(4));

-- Location: FF_X10_Y14_N21
\NCO_1MHz|x6[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x6[3]~25_combout\,
	asdata => \NCO_1MHz|Add42~2_combout\,
	sload => \NCO_1MHz|judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x6\(3));

-- Location: LCCOMB_X16_Y14_N0
\NCO_1MHz|Add50~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add50~18_combout\ = \NCO_1MHz|Add53~8_combout\ $ (((!\NCO_1MHz|temp6\(18) & ((\NCO_1MHz|LessThan13~30_combout\) # (\NCO_1MHz|temp6\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan13~30_combout\,
	datab => \NCO_1MHz|temp6\(18),
	datac => \NCO_1MHz|temp6\(17),
	datad => \NCO_1MHz|Add53~8_combout\,
	combout => \NCO_1MHz|Add50~18_combout\);

-- Location: LCCOMB_X15_Y14_N6
\NCO_1MHz|Add50~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add50~19_combout\ = \NCO_1MHz|Add53~6_combout\ $ (((!\NCO_1MHz|temp6\(18) & ((\NCO_1MHz|LessThan13~30_combout\) # (\NCO_1MHz|temp6\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan13~30_combout\,
	datab => \NCO_1MHz|temp6\(17),
	datac => \NCO_1MHz|Add53~6_combout\,
	datad => \NCO_1MHz|temp6\(18),
	combout => \NCO_1MHz|Add50~19_combout\);

-- Location: FF_X10_Y14_N19
\NCO_1MHz|x6[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x6[2]~23_combout\,
	asdata => \NCO_1MHz|Add42~0_combout\,
	sload => \NCO_1MHz|judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x6\(2));

-- Location: FF_X10_Y14_N17
\NCO_1MHz|x6[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x6[1]~21_combout\,
	asdata => \NCO_1MHz|Add45~2_combout\,
	sload => \NCO_1MHz|judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x6\(1));

-- Location: LCCOMB_X14_Y14_N22
\NCO_1MHz|Add50~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add50~20_combout\ = \NCO_1MHz|Add53~4_combout\ $ (((!\NCO_1MHz|temp6\(18) & ((\NCO_1MHz|temp6\(17)) # (\NCO_1MHz|LessThan13~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(17),
	datab => \NCO_1MHz|LessThan13~30_combout\,
	datac => \NCO_1MHz|Add53~4_combout\,
	datad => \NCO_1MHz|temp6\(18),
	combout => \NCO_1MHz|Add50~20_combout\);

-- Location: FF_X10_Y14_N15
\NCO_1MHz|x6[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x6[0]~19_combout\,
	asdata => \NCO_1MHz|Add45~0_combout\,
	sload => \NCO_1MHz|judge6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x6\(0));

-- Location: LCCOMB_X15_Y14_N8
\NCO_1MHz|Add50~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add50~21_combout\ = \NCO_1MHz|Add53~2_combout\ $ (((!\NCO_1MHz|temp6\(18) & ((\NCO_1MHz|temp6\(17)) # (\NCO_1MHz|LessThan13~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(18),
	datab => \NCO_1MHz|temp6\(17),
	datac => \NCO_1MHz|LessThan13~30_combout\,
	datad => \NCO_1MHz|Add53~2_combout\,
	combout => \NCO_1MHz|Add50~21_combout\);

-- Location: LCCOMB_X15_Y16_N28
\NCO_1MHz|judge7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|judge7~1_combout\ = (\NCO_1MHz|temp6\(17)) # (\NCO_1MHz|LessThan13~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NCO_1MHz|temp6\(17),
	datad => \NCO_1MHz|LessThan13~30_combout\,
	combout => \NCO_1MHz|judge7~1_combout\);

-- Location: LCCOMB_X15_Y14_N12
\NCO_1MHz|x7[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x7[0]~20_cout\ = CARRY((\NCO_1MHz|temp6\(18)) # (!\NCO_1MHz|judge7~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge7~1_combout\,
	datab => \NCO_1MHz|temp6\(18),
	datad => VCC,
	cout => \NCO_1MHz|x7[0]~20_cout\);

-- Location: LCCOMB_X15_Y14_N14
\NCO_1MHz|x7[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x7[0]~21_combout\ = (\NCO_1MHz|x6\(0) & ((\NCO_1MHz|Add50~21_combout\ & (!\NCO_1MHz|x7[0]~20_cout\)) # (!\NCO_1MHz|Add50~21_combout\ & (\NCO_1MHz|x7[0]~20_cout\ & VCC)))) # (!\NCO_1MHz|x6\(0) & ((\NCO_1MHz|Add50~21_combout\ & 
-- ((\NCO_1MHz|x7[0]~20_cout\) # (GND))) # (!\NCO_1MHz|Add50~21_combout\ & (!\NCO_1MHz|x7[0]~20_cout\))))
-- \NCO_1MHz|x7[0]~22\ = CARRY((\NCO_1MHz|x6\(0) & (\NCO_1MHz|Add50~21_combout\ & !\NCO_1MHz|x7[0]~20_cout\)) # (!\NCO_1MHz|x6\(0) & ((\NCO_1MHz|Add50~21_combout\) # (!\NCO_1MHz|x7[0]~20_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x6\(0),
	datab => \NCO_1MHz|Add50~21_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x7[0]~20_cout\,
	combout => \NCO_1MHz|x7[0]~21_combout\,
	cout => \NCO_1MHz|x7[0]~22\);

-- Location: LCCOMB_X15_Y14_N16
\NCO_1MHz|x7[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x7[1]~23_combout\ = ((\NCO_1MHz|x6\(1) $ (\NCO_1MHz|Add50~20_combout\ $ (\NCO_1MHz|x7[0]~22\)))) # (GND)
-- \NCO_1MHz|x7[1]~24\ = CARRY((\NCO_1MHz|x6\(1) & ((!\NCO_1MHz|x7[0]~22\) # (!\NCO_1MHz|Add50~20_combout\))) # (!\NCO_1MHz|x6\(1) & (!\NCO_1MHz|Add50~20_combout\ & !\NCO_1MHz|x7[0]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x6\(1),
	datab => \NCO_1MHz|Add50~20_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x7[0]~22\,
	combout => \NCO_1MHz|x7[1]~23_combout\,
	cout => \NCO_1MHz|x7[1]~24\);

-- Location: LCCOMB_X15_Y14_N18
\NCO_1MHz|x7[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x7[2]~25_combout\ = (\NCO_1MHz|Add50~19_combout\ & ((\NCO_1MHz|x6\(2) & (!\NCO_1MHz|x7[1]~24\)) # (!\NCO_1MHz|x6\(2) & ((\NCO_1MHz|x7[1]~24\) # (GND))))) # (!\NCO_1MHz|Add50~19_combout\ & ((\NCO_1MHz|x6\(2) & (\NCO_1MHz|x7[1]~24\ & VCC)) # 
-- (!\NCO_1MHz|x6\(2) & (!\NCO_1MHz|x7[1]~24\))))
-- \NCO_1MHz|x7[2]~26\ = CARRY((\NCO_1MHz|Add50~19_combout\ & ((!\NCO_1MHz|x7[1]~24\) # (!\NCO_1MHz|x6\(2)))) # (!\NCO_1MHz|Add50~19_combout\ & (!\NCO_1MHz|x6\(2) & !\NCO_1MHz|x7[1]~24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add50~19_combout\,
	datab => \NCO_1MHz|x6\(2),
	datad => VCC,
	cin => \NCO_1MHz|x7[1]~24\,
	combout => \NCO_1MHz|x7[2]~25_combout\,
	cout => \NCO_1MHz|x7[2]~26\);

-- Location: LCCOMB_X15_Y14_N20
\NCO_1MHz|x7[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x7[3]~27_combout\ = ((\NCO_1MHz|x6\(3) $ (\NCO_1MHz|Add50~18_combout\ $ (\NCO_1MHz|x7[2]~26\)))) # (GND)
-- \NCO_1MHz|x7[3]~28\ = CARRY((\NCO_1MHz|x6\(3) & ((!\NCO_1MHz|x7[2]~26\) # (!\NCO_1MHz|Add50~18_combout\))) # (!\NCO_1MHz|x6\(3) & (!\NCO_1MHz|Add50~18_combout\ & !\NCO_1MHz|x7[2]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x6\(3),
	datab => \NCO_1MHz|Add50~18_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x7[2]~26\,
	combout => \NCO_1MHz|x7[3]~27_combout\,
	cout => \NCO_1MHz|x7[3]~28\);

-- Location: LCCOMB_X15_Y14_N22
\NCO_1MHz|x7[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x7[4]~29_combout\ = (\NCO_1MHz|Add50~30_combout\ & ((\NCO_1MHz|x6\(4) & (!\NCO_1MHz|x7[3]~28\)) # (!\NCO_1MHz|x6\(4) & ((\NCO_1MHz|x7[3]~28\) # (GND))))) # (!\NCO_1MHz|Add50~30_combout\ & ((\NCO_1MHz|x6\(4) & (\NCO_1MHz|x7[3]~28\ & VCC)) # 
-- (!\NCO_1MHz|x6\(4) & (!\NCO_1MHz|x7[3]~28\))))
-- \NCO_1MHz|x7[4]~30\ = CARRY((\NCO_1MHz|Add50~30_combout\ & ((!\NCO_1MHz|x7[3]~28\) # (!\NCO_1MHz|x6\(4)))) # (!\NCO_1MHz|Add50~30_combout\ & (!\NCO_1MHz|x6\(4) & !\NCO_1MHz|x7[3]~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add50~30_combout\,
	datab => \NCO_1MHz|x6\(4),
	datad => VCC,
	cin => \NCO_1MHz|x7[3]~28\,
	combout => \NCO_1MHz|x7[4]~29_combout\,
	cout => \NCO_1MHz|x7[4]~30\);

-- Location: LCCOMB_X15_Y14_N24
\NCO_1MHz|x7[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x7[5]~31_combout\ = ((\NCO_1MHz|x6\(5) $ (\NCO_1MHz|Add50~29_combout\ $ (\NCO_1MHz|x7[4]~30\)))) # (GND)
-- \NCO_1MHz|x7[5]~32\ = CARRY((\NCO_1MHz|x6\(5) & ((!\NCO_1MHz|x7[4]~30\) # (!\NCO_1MHz|Add50~29_combout\))) # (!\NCO_1MHz|x6\(5) & (!\NCO_1MHz|Add50~29_combout\ & !\NCO_1MHz|x7[4]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x6\(5),
	datab => \NCO_1MHz|Add50~29_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x7[4]~30\,
	combout => \NCO_1MHz|x7[5]~31_combout\,
	cout => \NCO_1MHz|x7[5]~32\);

-- Location: LCCOMB_X15_Y14_N26
\NCO_1MHz|x7[6]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x7[6]~33_combout\ = (\NCO_1MHz|x6\(6) & ((\NCO_1MHz|Add50~28_combout\ & (!\NCO_1MHz|x7[5]~32\)) # (!\NCO_1MHz|Add50~28_combout\ & (\NCO_1MHz|x7[5]~32\ & VCC)))) # (!\NCO_1MHz|x6\(6) & ((\NCO_1MHz|Add50~28_combout\ & ((\NCO_1MHz|x7[5]~32\) # 
-- (GND))) # (!\NCO_1MHz|Add50~28_combout\ & (!\NCO_1MHz|x7[5]~32\))))
-- \NCO_1MHz|x7[6]~34\ = CARRY((\NCO_1MHz|x6\(6) & (\NCO_1MHz|Add50~28_combout\ & !\NCO_1MHz|x7[5]~32\)) # (!\NCO_1MHz|x6\(6) & ((\NCO_1MHz|Add50~28_combout\) # (!\NCO_1MHz|x7[5]~32\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x6\(6),
	datab => \NCO_1MHz|Add50~28_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x7[5]~32\,
	combout => \NCO_1MHz|x7[6]~33_combout\,
	cout => \NCO_1MHz|x7[6]~34\);

-- Location: LCCOMB_X15_Y14_N28
\NCO_1MHz|x7[7]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x7[7]~35_combout\ = ((\NCO_1MHz|x6\(7) $ (\NCO_1MHz|Add50~27_combout\ $ (\NCO_1MHz|x7[6]~34\)))) # (GND)
-- \NCO_1MHz|x7[7]~36\ = CARRY((\NCO_1MHz|x6\(7) & ((!\NCO_1MHz|x7[6]~34\) # (!\NCO_1MHz|Add50~27_combout\))) # (!\NCO_1MHz|x6\(7) & (!\NCO_1MHz|Add50~27_combout\ & !\NCO_1MHz|x7[6]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x6\(7),
	datab => \NCO_1MHz|Add50~27_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x7[6]~34\,
	combout => \NCO_1MHz|x7[7]~35_combout\,
	cout => \NCO_1MHz|x7[7]~36\);

-- Location: LCCOMB_X15_Y14_N30
\NCO_1MHz|x7[8]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x7[8]~37_combout\ = (\NCO_1MHz|Add50~26_combout\ & ((\NCO_1MHz|x6\(8) & (!\NCO_1MHz|x7[7]~36\)) # (!\NCO_1MHz|x6\(8) & ((\NCO_1MHz|x7[7]~36\) # (GND))))) # (!\NCO_1MHz|Add50~26_combout\ & ((\NCO_1MHz|x6\(8) & (\NCO_1MHz|x7[7]~36\ & VCC)) # 
-- (!\NCO_1MHz|x6\(8) & (!\NCO_1MHz|x7[7]~36\))))
-- \NCO_1MHz|x7[8]~38\ = CARRY((\NCO_1MHz|Add50~26_combout\ & ((!\NCO_1MHz|x7[7]~36\) # (!\NCO_1MHz|x6\(8)))) # (!\NCO_1MHz|Add50~26_combout\ & (!\NCO_1MHz|x6\(8) & !\NCO_1MHz|x7[7]~36\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add50~26_combout\,
	datab => \NCO_1MHz|x6\(8),
	datad => VCC,
	cin => \NCO_1MHz|x7[7]~36\,
	combout => \NCO_1MHz|x7[8]~37_combout\,
	cout => \NCO_1MHz|x7[8]~38\);

-- Location: LCCOMB_X15_Y13_N0
\NCO_1MHz|x7[9]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x7[9]~39_combout\ = ((\NCO_1MHz|Add50~25_combout\ $ (\NCO_1MHz|x6\(9) $ (\NCO_1MHz|x7[8]~38\)))) # (GND)
-- \NCO_1MHz|x7[9]~40\ = CARRY((\NCO_1MHz|Add50~25_combout\ & (\NCO_1MHz|x6\(9) & !\NCO_1MHz|x7[8]~38\)) # (!\NCO_1MHz|Add50~25_combout\ & ((\NCO_1MHz|x6\(9)) # (!\NCO_1MHz|x7[8]~38\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add50~25_combout\,
	datab => \NCO_1MHz|x6\(9),
	datad => VCC,
	cin => \NCO_1MHz|x7[8]~38\,
	combout => \NCO_1MHz|x7[9]~39_combout\,
	cout => \NCO_1MHz|x7[9]~40\);

-- Location: LCCOMB_X15_Y13_N2
\NCO_1MHz|x7[10]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x7[10]~41_combout\ = (\NCO_1MHz|x6\(10) & ((\NCO_1MHz|Add50~24_combout\ & (!\NCO_1MHz|x7[9]~40\)) # (!\NCO_1MHz|Add50~24_combout\ & (\NCO_1MHz|x7[9]~40\ & VCC)))) # (!\NCO_1MHz|x6\(10) & ((\NCO_1MHz|Add50~24_combout\ & ((\NCO_1MHz|x7[9]~40\) # 
-- (GND))) # (!\NCO_1MHz|Add50~24_combout\ & (!\NCO_1MHz|x7[9]~40\))))
-- \NCO_1MHz|x7[10]~42\ = CARRY((\NCO_1MHz|x6\(10) & (\NCO_1MHz|Add50~24_combout\ & !\NCO_1MHz|x7[9]~40\)) # (!\NCO_1MHz|x6\(10) & ((\NCO_1MHz|Add50~24_combout\) # (!\NCO_1MHz|x7[9]~40\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x6\(10),
	datab => \NCO_1MHz|Add50~24_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x7[9]~40\,
	combout => \NCO_1MHz|x7[10]~41_combout\,
	cout => \NCO_1MHz|x7[10]~42\);

-- Location: LCCOMB_X15_Y13_N4
\NCO_1MHz|x7[11]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x7[11]~43_combout\ = ((\NCO_1MHz|Add50~23_combout\ $ (\NCO_1MHz|x6\(11) $ (\NCO_1MHz|x7[10]~42\)))) # (GND)
-- \NCO_1MHz|x7[11]~44\ = CARRY((\NCO_1MHz|Add50~23_combout\ & (\NCO_1MHz|x6\(11) & !\NCO_1MHz|x7[10]~42\)) # (!\NCO_1MHz|Add50~23_combout\ & ((\NCO_1MHz|x6\(11)) # (!\NCO_1MHz|x7[10]~42\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add50~23_combout\,
	datab => \NCO_1MHz|x6\(11),
	datad => VCC,
	cin => \NCO_1MHz|x7[10]~42\,
	combout => \NCO_1MHz|x7[11]~43_combout\,
	cout => \NCO_1MHz|x7[11]~44\);

-- Location: LCCOMB_X15_Y13_N6
\NCO_1MHz|x7[12]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x7[12]~45_combout\ = (\NCO_1MHz|x6\(12) & ((\NCO_1MHz|Add50~22_combout\ & (\NCO_1MHz|x7[11]~44\ & VCC)) # (!\NCO_1MHz|Add50~22_combout\ & (!\NCO_1MHz|x7[11]~44\)))) # (!\NCO_1MHz|x6\(12) & ((\NCO_1MHz|Add50~22_combout\ & (!\NCO_1MHz|x7[11]~44\)) 
-- # (!\NCO_1MHz|Add50~22_combout\ & ((\NCO_1MHz|x7[11]~44\) # (GND)))))
-- \NCO_1MHz|x7[12]~46\ = CARRY((\NCO_1MHz|x6\(12) & (!\NCO_1MHz|Add50~22_combout\ & !\NCO_1MHz|x7[11]~44\)) # (!\NCO_1MHz|x6\(12) & ((!\NCO_1MHz|x7[11]~44\) # (!\NCO_1MHz|Add50~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x6\(12),
	datab => \NCO_1MHz|Add50~22_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x7[11]~44\,
	combout => \NCO_1MHz|x7[12]~45_combout\,
	cout => \NCO_1MHz|x7[12]~46\);

-- Location: LCCOMB_X15_Y13_N8
\NCO_1MHz|x7[13]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x7[13]~47_combout\ = ((\NCO_1MHz|x6\(13) $ (\NCO_1MHz|Add50~22_combout\ $ (!\NCO_1MHz|x7[12]~46\)))) # (GND)
-- \NCO_1MHz|x7[13]~48\ = CARRY((\NCO_1MHz|x6\(13) & ((\NCO_1MHz|Add50~22_combout\) # (!\NCO_1MHz|x7[12]~46\))) # (!\NCO_1MHz|x6\(13) & (\NCO_1MHz|Add50~22_combout\ & !\NCO_1MHz|x7[12]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x6\(13),
	datab => \NCO_1MHz|Add50~22_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x7[12]~46\,
	combout => \NCO_1MHz|x7[13]~47_combout\,
	cout => \NCO_1MHz|x7[13]~48\);

-- Location: LCCOMB_X15_Y13_N10
\NCO_1MHz|x7[14]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x7[14]~49_combout\ = (\NCO_1MHz|x6\(14) & ((\NCO_1MHz|Add50~22_combout\ & (\NCO_1MHz|x7[13]~48\ & VCC)) # (!\NCO_1MHz|Add50~22_combout\ & (!\NCO_1MHz|x7[13]~48\)))) # (!\NCO_1MHz|x6\(14) & ((\NCO_1MHz|Add50~22_combout\ & (!\NCO_1MHz|x7[13]~48\)) 
-- # (!\NCO_1MHz|Add50~22_combout\ & ((\NCO_1MHz|x7[13]~48\) # (GND)))))
-- \NCO_1MHz|x7[14]~50\ = CARRY((\NCO_1MHz|x6\(14) & (!\NCO_1MHz|Add50~22_combout\ & !\NCO_1MHz|x7[13]~48\)) # (!\NCO_1MHz|x6\(14) & ((!\NCO_1MHz|x7[13]~48\) # (!\NCO_1MHz|Add50~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x6\(14),
	datab => \NCO_1MHz|Add50~22_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x7[13]~48\,
	combout => \NCO_1MHz|x7[14]~49_combout\,
	cout => \NCO_1MHz|x7[14]~50\);

-- Location: LCCOMB_X15_Y13_N12
\NCO_1MHz|x7[15]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x7[15]~51_combout\ = ((\NCO_1MHz|x6\(15) $ (\NCO_1MHz|Add50~22_combout\ $ (!\NCO_1MHz|x7[14]~50\)))) # (GND)
-- \NCO_1MHz|x7[15]~52\ = CARRY((\NCO_1MHz|x6\(15) & ((\NCO_1MHz|Add50~22_combout\) # (!\NCO_1MHz|x7[14]~50\))) # (!\NCO_1MHz|x6\(15) & (\NCO_1MHz|Add50~22_combout\ & !\NCO_1MHz|x7[14]~50\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x6\(15),
	datab => \NCO_1MHz|Add50~22_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x7[14]~50\,
	combout => \NCO_1MHz|x7[15]~51_combout\,
	cout => \NCO_1MHz|x7[15]~52\);

-- Location: LCCOMB_X15_Y13_N14
\NCO_1MHz|x7[16]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x7[16]~53_combout\ = (\NCO_1MHz|x6\(16) & ((\NCO_1MHz|Add50~22_combout\ & (\NCO_1MHz|x7[15]~52\ & VCC)) # (!\NCO_1MHz|Add50~22_combout\ & (!\NCO_1MHz|x7[15]~52\)))) # (!\NCO_1MHz|x6\(16) & ((\NCO_1MHz|Add50~22_combout\ & (!\NCO_1MHz|x7[15]~52\)) 
-- # (!\NCO_1MHz|Add50~22_combout\ & ((\NCO_1MHz|x7[15]~52\) # (GND)))))
-- \NCO_1MHz|x7[16]~54\ = CARRY((\NCO_1MHz|x6\(16) & (!\NCO_1MHz|Add50~22_combout\ & !\NCO_1MHz|x7[15]~52\)) # (!\NCO_1MHz|x6\(16) & ((!\NCO_1MHz|x7[15]~52\) # (!\NCO_1MHz|Add50~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x6\(16),
	datab => \NCO_1MHz|Add50~22_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x7[15]~52\,
	combout => \NCO_1MHz|x7[16]~53_combout\,
	cout => \NCO_1MHz|x7[16]~54\);

-- Location: LCCOMB_X15_Y13_N16
\NCO_1MHz|x7[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x7[17]~55_combout\ = ((\NCO_1MHz|x6\(17) $ (\NCO_1MHz|Add50~22_combout\ $ (!\NCO_1MHz|x7[16]~54\)))) # (GND)
-- \NCO_1MHz|x7[17]~56\ = CARRY((\NCO_1MHz|x6\(17) & ((\NCO_1MHz|Add50~22_combout\) # (!\NCO_1MHz|x7[16]~54\))) # (!\NCO_1MHz|x6\(17) & (\NCO_1MHz|Add50~22_combout\ & !\NCO_1MHz|x7[16]~54\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x6\(17),
	datab => \NCO_1MHz|Add50~22_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x7[16]~54\,
	combout => \NCO_1MHz|x7[17]~55_combout\,
	cout => \NCO_1MHz|x7[17]~56\);

-- Location: LCCOMB_X15_Y13_N18
\NCO_1MHz|x7[18]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x7[18]~57_combout\ = \NCO_1MHz|x6\(18) $ (\NCO_1MHz|x7[17]~56\ $ (\NCO_1MHz|Add50~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x6\(18),
	datad => \NCO_1MHz|Add50~22_combout\,
	cin => \NCO_1MHz|x7[17]~56\,
	combout => \NCO_1MHz|x7[18]~57_combout\);

-- Location: FF_X15_Y13_N19
\NCO_1MHz|x7[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x7[18]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x7\(18));

-- Location: LCCOMB_X10_Y14_N8
\NCO_1MHz|WideOr11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|WideOr11~0_combout\ = (\NCO_1MHz|x6\(6)) # ((\NCO_1MHz|x6\(5)) # ((\NCO_1MHz|x6\(4)) # (\NCO_1MHz|x6\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x6\(6),
	datab => \NCO_1MHz|x6\(5),
	datac => \NCO_1MHz|x6\(4),
	datad => \NCO_1MHz|x6\(3),
	combout => \NCO_1MHz|WideOr11~0_combout\);

-- Location: LCCOMB_X10_Y14_N2
\NCO_1MHz|WideOr11\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|WideOr11~combout\ = (\NCO_1MHz|x6\(0)) # ((\NCO_1MHz|x6\(1)) # ((\NCO_1MHz|WideOr11~0_combout\) # (\NCO_1MHz|x6\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x6\(0),
	datab => \NCO_1MHz|x6\(1),
	datac => \NCO_1MHz|WideOr11~0_combout\,
	datad => \NCO_1MHz|x6\(2),
	combout => \NCO_1MHz|WideOr11~combout\);

-- Location: LCCOMB_X18_Y14_N4
\NCO_1MHz|Add55~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add55~1_cout\ = CARRY((\NCO_1MHz|x6\(18) & \NCO_1MHz|WideOr11~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x6\(18),
	datab => \NCO_1MHz|WideOr11~combout\,
	datad => VCC,
	cout => \NCO_1MHz|Add55~1_cout\);

-- Location: LCCOMB_X18_Y14_N6
\NCO_1MHz|Add55~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add55~2_combout\ = (\NCO_1MHz|x6\(7) & (!\NCO_1MHz|Add55~1_cout\)) # (!\NCO_1MHz|x6\(7) & ((\NCO_1MHz|Add55~1_cout\) # (GND)))
-- \NCO_1MHz|Add55~3\ = CARRY((!\NCO_1MHz|Add55~1_cout\) # (!\NCO_1MHz|x6\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x6\(7),
	datad => VCC,
	cin => \NCO_1MHz|Add55~1_cout\,
	combout => \NCO_1MHz|Add55~2_combout\,
	cout => \NCO_1MHz|Add55~3\);

-- Location: LCCOMB_X18_Y14_N8
\NCO_1MHz|Add55~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add55~4_combout\ = (\NCO_1MHz|x6\(8) & (\NCO_1MHz|Add55~3\ $ (GND))) # (!\NCO_1MHz|x6\(8) & (!\NCO_1MHz|Add55~3\ & VCC))
-- \NCO_1MHz|Add55~5\ = CARRY((\NCO_1MHz|x6\(8) & !\NCO_1MHz|Add55~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x6\(8),
	datad => VCC,
	cin => \NCO_1MHz|Add55~3\,
	combout => \NCO_1MHz|Add55~4_combout\,
	cout => \NCO_1MHz|Add55~5\);

-- Location: LCCOMB_X18_Y14_N10
\NCO_1MHz|Add55~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add55~6_combout\ = (\NCO_1MHz|x6\(9) & (!\NCO_1MHz|Add55~5\)) # (!\NCO_1MHz|x6\(9) & ((\NCO_1MHz|Add55~5\) # (GND)))
-- \NCO_1MHz|Add55~7\ = CARRY((!\NCO_1MHz|Add55~5\) # (!\NCO_1MHz|x6\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x6\(9),
	datad => VCC,
	cin => \NCO_1MHz|Add55~5\,
	combout => \NCO_1MHz|Add55~6_combout\,
	cout => \NCO_1MHz|Add55~7\);

-- Location: LCCOMB_X18_Y14_N12
\NCO_1MHz|Add55~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add55~8_combout\ = (\NCO_1MHz|x6\(10) & (\NCO_1MHz|Add55~7\ $ (GND))) # (!\NCO_1MHz|x6\(10) & (!\NCO_1MHz|Add55~7\ & VCC))
-- \NCO_1MHz|Add55~9\ = CARRY((\NCO_1MHz|x6\(10) & !\NCO_1MHz|Add55~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x6\(10),
	datad => VCC,
	cin => \NCO_1MHz|Add55~7\,
	combout => \NCO_1MHz|Add55~8_combout\,
	cout => \NCO_1MHz|Add55~9\);

-- Location: LCCOMB_X18_Y14_N14
\NCO_1MHz|Add55~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add55~10_combout\ = (\NCO_1MHz|x6\(11) & (!\NCO_1MHz|Add55~9\)) # (!\NCO_1MHz|x6\(11) & ((\NCO_1MHz|Add55~9\) # (GND)))
-- \NCO_1MHz|Add55~11\ = CARRY((!\NCO_1MHz|Add55~9\) # (!\NCO_1MHz|x6\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x6\(11),
	datad => VCC,
	cin => \NCO_1MHz|Add55~9\,
	combout => \NCO_1MHz|Add55~10_combout\,
	cout => \NCO_1MHz|Add55~11\);

-- Location: LCCOMB_X18_Y14_N16
\NCO_1MHz|Add55~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add55~12_combout\ = (\NCO_1MHz|x6\(12) & (\NCO_1MHz|Add55~11\ $ (GND))) # (!\NCO_1MHz|x6\(12) & (!\NCO_1MHz|Add55~11\ & VCC))
-- \NCO_1MHz|Add55~13\ = CARRY((\NCO_1MHz|x6\(12) & !\NCO_1MHz|Add55~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x6\(12),
	datad => VCC,
	cin => \NCO_1MHz|Add55~11\,
	combout => \NCO_1MHz|Add55~12_combout\,
	cout => \NCO_1MHz|Add55~13\);

-- Location: LCCOMB_X18_Y14_N18
\NCO_1MHz|Add55~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add55~14_combout\ = (\NCO_1MHz|x6\(13) & (!\NCO_1MHz|Add55~13\)) # (!\NCO_1MHz|x6\(13) & ((\NCO_1MHz|Add55~13\) # (GND)))
-- \NCO_1MHz|Add55~15\ = CARRY((!\NCO_1MHz|Add55~13\) # (!\NCO_1MHz|x6\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x6\(13),
	datad => VCC,
	cin => \NCO_1MHz|Add55~13\,
	combout => \NCO_1MHz|Add55~14_combout\,
	cout => \NCO_1MHz|Add55~15\);

-- Location: LCCOMB_X18_Y14_N20
\NCO_1MHz|Add55~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add55~16_combout\ = (\NCO_1MHz|x6\(14) & (\NCO_1MHz|Add55~15\ $ (GND))) # (!\NCO_1MHz|x6\(14) & (!\NCO_1MHz|Add55~15\ & VCC))
-- \NCO_1MHz|Add55~17\ = CARRY((\NCO_1MHz|x6\(14) & !\NCO_1MHz|Add55~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x6\(14),
	datad => VCC,
	cin => \NCO_1MHz|Add55~15\,
	combout => \NCO_1MHz|Add55~16_combout\,
	cout => \NCO_1MHz|Add55~17\);

-- Location: LCCOMB_X18_Y14_N22
\NCO_1MHz|Add55~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add55~18_combout\ = (\NCO_1MHz|x6\(15) & (!\NCO_1MHz|Add55~17\)) # (!\NCO_1MHz|x6\(15) & ((\NCO_1MHz|Add55~17\) # (GND)))
-- \NCO_1MHz|Add55~19\ = CARRY((!\NCO_1MHz|Add55~17\) # (!\NCO_1MHz|x6\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x6\(15),
	datad => VCC,
	cin => \NCO_1MHz|Add55~17\,
	combout => \NCO_1MHz|Add55~18_combout\,
	cout => \NCO_1MHz|Add55~19\);

-- Location: LCCOMB_X18_Y14_N24
\NCO_1MHz|Add55~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add55~20_combout\ = (\NCO_1MHz|x6\(16) & (\NCO_1MHz|Add55~19\ $ (GND))) # (!\NCO_1MHz|x6\(16) & (!\NCO_1MHz|Add55~19\ & VCC))
-- \NCO_1MHz|Add55~21\ = CARRY((\NCO_1MHz|x6\(16) & !\NCO_1MHz|Add55~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x6\(16),
	datad => VCC,
	cin => \NCO_1MHz|Add55~19\,
	combout => \NCO_1MHz|Add55~20_combout\,
	cout => \NCO_1MHz|Add55~21\);

-- Location: LCCOMB_X18_Y14_N26
\NCO_1MHz|Add55~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add55~22_combout\ = (\NCO_1MHz|x6\(17) & (!\NCO_1MHz|Add55~21\)) # (!\NCO_1MHz|x6\(17) & ((\NCO_1MHz|Add55~21\) # (GND)))
-- \NCO_1MHz|Add55~23\ = CARRY((!\NCO_1MHz|Add55~21\) # (!\NCO_1MHz|x6\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x6\(17),
	datad => VCC,
	cin => \NCO_1MHz|Add55~21\,
	combout => \NCO_1MHz|Add55~22_combout\,
	cout => \NCO_1MHz|Add55~23\);

-- Location: LCCOMB_X18_Y14_N28
\NCO_1MHz|Add55~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add55~24_combout\ = (\NCO_1MHz|x6\(18) & (\NCO_1MHz|Add55~23\ $ (GND))) # (!\NCO_1MHz|x6\(18) & (!\NCO_1MHz|Add55~23\ & VCC))
-- \NCO_1MHz|Add55~25\ = CARRY((\NCO_1MHz|x6\(18) & !\NCO_1MHz|Add55~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x6\(18),
	datad => VCC,
	cin => \NCO_1MHz|Add55~23\,
	combout => \NCO_1MHz|Add55~24_combout\,
	cout => \NCO_1MHz|Add55~25\);

-- Location: LCCOMB_X18_Y14_N30
\NCO_1MHz|Add55~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add55~26_combout\ = \NCO_1MHz|x6\(18) $ (\NCO_1MHz|Add55~25\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x6\(18),
	cin => \NCO_1MHz|Add55~25\,
	combout => \NCO_1MHz|Add55~26_combout\);

-- Location: LCCOMB_X17_Y13_N28
\NCO_1MHz|Add51~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add51~22_combout\ = \NCO_1MHz|Add55~26_combout\ $ (((!\NCO_1MHz|temp6\(18) & ((\NCO_1MHz|LessThan13~30_combout\) # (\NCO_1MHz|temp6\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan13~30_combout\,
	datab => \NCO_1MHz|temp6\(17),
	datac => \NCO_1MHz|Add55~26_combout\,
	datad => \NCO_1MHz|temp6\(18),
	combout => \NCO_1MHz|Add51~22_combout\);

-- Location: LCCOMB_X17_Y13_N30
\NCO_1MHz|Add51~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add51~23_combout\ = \NCO_1MHz|Add55~24_combout\ $ (((!\NCO_1MHz|temp6\(18) & ((\NCO_1MHz|temp6\(17)) # (\NCO_1MHz|LessThan13~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(18),
	datab => \NCO_1MHz|temp6\(17),
	datac => \NCO_1MHz|LessThan13~30_combout\,
	datad => \NCO_1MHz|Add55~24_combout\,
	combout => \NCO_1MHz|Add51~23_combout\);

-- Location: LCCOMB_X17_Y13_N24
\NCO_1MHz|Add51~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add51~24_combout\ = \NCO_1MHz|Add55~22_combout\ $ (((!\NCO_1MHz|temp6\(18) & ((\NCO_1MHz|temp6\(17)) # (\NCO_1MHz|LessThan13~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(18),
	datab => \NCO_1MHz|temp6\(17),
	datac => \NCO_1MHz|LessThan13~30_combout\,
	datad => \NCO_1MHz|Add55~22_combout\,
	combout => \NCO_1MHz|Add51~24_combout\);

-- Location: LCCOMB_X17_Y13_N26
\NCO_1MHz|Add51~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add51~25_combout\ = \NCO_1MHz|Add55~20_combout\ $ (((!\NCO_1MHz|temp6\(18) & ((\NCO_1MHz|temp6\(17)) # (\NCO_1MHz|LessThan13~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(18),
	datab => \NCO_1MHz|temp6\(17),
	datac => \NCO_1MHz|LessThan13~30_combout\,
	datad => \NCO_1MHz|Add55~20_combout\,
	combout => \NCO_1MHz|Add51~25_combout\);

-- Location: LCCOMB_X18_Y14_N0
\NCO_1MHz|Add51~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add51~26_combout\ = \NCO_1MHz|Add55~18_combout\ $ (((!\NCO_1MHz|temp6\(18) & ((\NCO_1MHz|temp6\(17)) # (\NCO_1MHz|LessThan13~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(17),
	datab => \NCO_1MHz|LessThan13~30_combout\,
	datac => \NCO_1MHz|Add55~18_combout\,
	datad => \NCO_1MHz|temp6\(18),
	combout => \NCO_1MHz|Add51~26_combout\);

-- Location: LCCOMB_X18_Y14_N2
\NCO_1MHz|Add51~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add51~27_combout\ = \NCO_1MHz|Add55~16_combout\ $ (((!\NCO_1MHz|temp6\(18) & ((\NCO_1MHz|LessThan13~30_combout\) # (\NCO_1MHz|temp6\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan13~30_combout\,
	datab => \NCO_1MHz|temp6\(18),
	datac => \NCO_1MHz|temp6\(17),
	datad => \NCO_1MHz|Add55~16_combout\,
	combout => \NCO_1MHz|Add51~27_combout\);

-- Location: LCCOMB_X14_Y14_N16
\NCO_1MHz|Add51~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add51~28_combout\ = \NCO_1MHz|Add55~14_combout\ $ (((!\NCO_1MHz|temp6\(18) & ((\NCO_1MHz|temp6\(17)) # (\NCO_1MHz|LessThan13~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(17),
	datab => \NCO_1MHz|LessThan13~30_combout\,
	datac => \NCO_1MHz|Add55~14_combout\,
	datad => \NCO_1MHz|temp6\(18),
	combout => \NCO_1MHz|Add51~28_combout\);

-- Location: LCCOMB_X17_Y14_N2
\NCO_1MHz|Add51~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add51~29_combout\ = \NCO_1MHz|Add55~12_combout\ $ (((!\NCO_1MHz|temp6\(18) & ((\NCO_1MHz|LessThan13~30_combout\) # (\NCO_1MHz|temp6\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(18),
	datab => \NCO_1MHz|LessThan13~30_combout\,
	datac => \NCO_1MHz|temp6\(17),
	datad => \NCO_1MHz|Add55~12_combout\,
	combout => \NCO_1MHz|Add51~29_combout\);

-- Location: LCCOMB_X17_Y13_N20
\NCO_1MHz|Add51~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add51~30_combout\ = \NCO_1MHz|Add55~10_combout\ $ (((!\NCO_1MHz|temp6\(18) & ((\NCO_1MHz|temp6\(17)) # (\NCO_1MHz|LessThan13~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(18),
	datab => \NCO_1MHz|temp6\(17),
	datac => \NCO_1MHz|LessThan13~30_combout\,
	datad => \NCO_1MHz|Add55~10_combout\,
	combout => \NCO_1MHz|Add51~30_combout\);

-- Location: LCCOMB_X17_Y16_N0
\NCO_1MHz|Add51~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add51~18_combout\ = \NCO_1MHz|Add55~8_combout\ $ (((!\NCO_1MHz|temp6\(18) & ((\NCO_1MHz|LessThan13~30_combout\) # (\NCO_1MHz|temp6\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(18),
	datab => \NCO_1MHz|LessThan13~30_combout\,
	datac => \NCO_1MHz|temp6\(17),
	datad => \NCO_1MHz|Add55~8_combout\,
	combout => \NCO_1MHz|Add51~18_combout\);

-- Location: LCCOMB_X17_Y14_N8
\NCO_1MHz|Add51~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add51~19_combout\ = \NCO_1MHz|Add55~6_combout\ $ (((!\NCO_1MHz|temp6\(18) & ((\NCO_1MHz|temp6\(17)) # (\NCO_1MHz|LessThan13~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(17),
	datab => \NCO_1MHz|Add55~6_combout\,
	datac => \NCO_1MHz|temp6\(18),
	datad => \NCO_1MHz|LessThan13~30_combout\,
	combout => \NCO_1MHz|Add51~19_combout\);

-- Location: LCCOMB_X17_Y14_N10
\NCO_1MHz|Add51~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add51~20_combout\ = \NCO_1MHz|Add55~4_combout\ $ (((!\NCO_1MHz|temp6\(18) & ((\NCO_1MHz|temp6\(17)) # (\NCO_1MHz|LessThan13~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(17),
	datab => \NCO_1MHz|Add55~4_combout\,
	datac => \NCO_1MHz|temp6\(18),
	datad => \NCO_1MHz|LessThan13~30_combout\,
	combout => \NCO_1MHz|Add51~20_combout\);

-- Location: LCCOMB_X17_Y14_N4
\NCO_1MHz|Add51~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add51~21_combout\ = \NCO_1MHz|Add55~2_combout\ $ (((!\NCO_1MHz|temp6\(18) & ((\NCO_1MHz|LessThan13~30_combout\) # (\NCO_1MHz|temp6\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(18),
	datab => \NCO_1MHz|LessThan13~30_combout\,
	datac => \NCO_1MHz|temp6\(17),
	datad => \NCO_1MHz|Add55~2_combout\,
	combout => \NCO_1MHz|Add51~21_combout\);

-- Location: LCCOMB_X17_Y14_N12
\NCO_1MHz|y7[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y7[0]~20_cout\ = CARRY((!\NCO_1MHz|temp6\(18) & \NCO_1MHz|judge7~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp6\(18),
	datab => \NCO_1MHz|judge7~1_combout\,
	datad => VCC,
	cout => \NCO_1MHz|y7[0]~20_cout\);

-- Location: LCCOMB_X17_Y14_N14
\NCO_1MHz|y7[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y7[0]~21_combout\ = (\NCO_1MHz|y6\(0) & ((\NCO_1MHz|Add51~21_combout\ & (\NCO_1MHz|y7[0]~20_cout\ & VCC)) # (!\NCO_1MHz|Add51~21_combout\ & (!\NCO_1MHz|y7[0]~20_cout\)))) # (!\NCO_1MHz|y6\(0) & ((\NCO_1MHz|Add51~21_combout\ & 
-- (!\NCO_1MHz|y7[0]~20_cout\)) # (!\NCO_1MHz|Add51~21_combout\ & ((\NCO_1MHz|y7[0]~20_cout\) # (GND)))))
-- \NCO_1MHz|y7[0]~22\ = CARRY((\NCO_1MHz|y6\(0) & (!\NCO_1MHz|Add51~21_combout\ & !\NCO_1MHz|y7[0]~20_cout\)) # (!\NCO_1MHz|y6\(0) & ((!\NCO_1MHz|y7[0]~20_cout\) # (!\NCO_1MHz|Add51~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y6\(0),
	datab => \NCO_1MHz|Add51~21_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y7[0]~20_cout\,
	combout => \NCO_1MHz|y7[0]~21_combout\,
	cout => \NCO_1MHz|y7[0]~22\);

-- Location: LCCOMB_X17_Y14_N16
\NCO_1MHz|y7[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y7[1]~23_combout\ = ((\NCO_1MHz|Add51~20_combout\ $ (\NCO_1MHz|y6\(1) $ (!\NCO_1MHz|y7[0]~22\)))) # (GND)
-- \NCO_1MHz|y7[1]~24\ = CARRY((\NCO_1MHz|Add51~20_combout\ & ((\NCO_1MHz|y6\(1)) # (!\NCO_1MHz|y7[0]~22\))) # (!\NCO_1MHz|Add51~20_combout\ & (\NCO_1MHz|y6\(1) & !\NCO_1MHz|y7[0]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add51~20_combout\,
	datab => \NCO_1MHz|y6\(1),
	datad => VCC,
	cin => \NCO_1MHz|y7[0]~22\,
	combout => \NCO_1MHz|y7[1]~23_combout\,
	cout => \NCO_1MHz|y7[1]~24\);

-- Location: LCCOMB_X17_Y14_N18
\NCO_1MHz|y7[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y7[2]~25_combout\ = (\NCO_1MHz|y6\(2) & ((\NCO_1MHz|Add51~19_combout\ & (\NCO_1MHz|y7[1]~24\ & VCC)) # (!\NCO_1MHz|Add51~19_combout\ & (!\NCO_1MHz|y7[1]~24\)))) # (!\NCO_1MHz|y6\(2) & ((\NCO_1MHz|Add51~19_combout\ & (!\NCO_1MHz|y7[1]~24\)) # 
-- (!\NCO_1MHz|Add51~19_combout\ & ((\NCO_1MHz|y7[1]~24\) # (GND)))))
-- \NCO_1MHz|y7[2]~26\ = CARRY((\NCO_1MHz|y6\(2) & (!\NCO_1MHz|Add51~19_combout\ & !\NCO_1MHz|y7[1]~24\)) # (!\NCO_1MHz|y6\(2) & ((!\NCO_1MHz|y7[1]~24\) # (!\NCO_1MHz|Add51~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y6\(2),
	datab => \NCO_1MHz|Add51~19_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y7[1]~24\,
	combout => \NCO_1MHz|y7[2]~25_combout\,
	cout => \NCO_1MHz|y7[2]~26\);

-- Location: LCCOMB_X17_Y14_N20
\NCO_1MHz|y7[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y7[3]~27_combout\ = ((\NCO_1MHz|Add51~18_combout\ $ (\NCO_1MHz|y6\(3) $ (!\NCO_1MHz|y7[2]~26\)))) # (GND)
-- \NCO_1MHz|y7[3]~28\ = CARRY((\NCO_1MHz|Add51~18_combout\ & ((\NCO_1MHz|y6\(3)) # (!\NCO_1MHz|y7[2]~26\))) # (!\NCO_1MHz|Add51~18_combout\ & (\NCO_1MHz|y6\(3) & !\NCO_1MHz|y7[2]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add51~18_combout\,
	datab => \NCO_1MHz|y6\(3),
	datad => VCC,
	cin => \NCO_1MHz|y7[2]~26\,
	combout => \NCO_1MHz|y7[3]~27_combout\,
	cout => \NCO_1MHz|y7[3]~28\);

-- Location: LCCOMB_X17_Y14_N22
\NCO_1MHz|y7[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y7[4]~29_combout\ = (\NCO_1MHz|Add51~30_combout\ & ((\NCO_1MHz|y6\(4) & (\NCO_1MHz|y7[3]~28\ & VCC)) # (!\NCO_1MHz|y6\(4) & (!\NCO_1MHz|y7[3]~28\)))) # (!\NCO_1MHz|Add51~30_combout\ & ((\NCO_1MHz|y6\(4) & (!\NCO_1MHz|y7[3]~28\)) # 
-- (!\NCO_1MHz|y6\(4) & ((\NCO_1MHz|y7[3]~28\) # (GND)))))
-- \NCO_1MHz|y7[4]~30\ = CARRY((\NCO_1MHz|Add51~30_combout\ & (!\NCO_1MHz|y6\(4) & !\NCO_1MHz|y7[3]~28\)) # (!\NCO_1MHz|Add51~30_combout\ & ((!\NCO_1MHz|y7[3]~28\) # (!\NCO_1MHz|y6\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add51~30_combout\,
	datab => \NCO_1MHz|y6\(4),
	datad => VCC,
	cin => \NCO_1MHz|y7[3]~28\,
	combout => \NCO_1MHz|y7[4]~29_combout\,
	cout => \NCO_1MHz|y7[4]~30\);

-- Location: LCCOMB_X17_Y14_N24
\NCO_1MHz|y7[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y7[5]~31_combout\ = ((\NCO_1MHz|y6\(5) $ (\NCO_1MHz|Add51~29_combout\ $ (!\NCO_1MHz|y7[4]~30\)))) # (GND)
-- \NCO_1MHz|y7[5]~32\ = CARRY((\NCO_1MHz|y6\(5) & ((\NCO_1MHz|Add51~29_combout\) # (!\NCO_1MHz|y7[4]~30\))) # (!\NCO_1MHz|y6\(5) & (\NCO_1MHz|Add51~29_combout\ & !\NCO_1MHz|y7[4]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y6\(5),
	datab => \NCO_1MHz|Add51~29_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y7[4]~30\,
	combout => \NCO_1MHz|y7[5]~31_combout\,
	cout => \NCO_1MHz|y7[5]~32\);

-- Location: LCCOMB_X17_Y14_N26
\NCO_1MHz|y7[6]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y7[6]~33_combout\ = (\NCO_1MHz|Add51~28_combout\ & ((\NCO_1MHz|y6\(6) & (\NCO_1MHz|y7[5]~32\ & VCC)) # (!\NCO_1MHz|y6\(6) & (!\NCO_1MHz|y7[5]~32\)))) # (!\NCO_1MHz|Add51~28_combout\ & ((\NCO_1MHz|y6\(6) & (!\NCO_1MHz|y7[5]~32\)) # 
-- (!\NCO_1MHz|y6\(6) & ((\NCO_1MHz|y7[5]~32\) # (GND)))))
-- \NCO_1MHz|y7[6]~34\ = CARRY((\NCO_1MHz|Add51~28_combout\ & (!\NCO_1MHz|y6\(6) & !\NCO_1MHz|y7[5]~32\)) # (!\NCO_1MHz|Add51~28_combout\ & ((!\NCO_1MHz|y7[5]~32\) # (!\NCO_1MHz|y6\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add51~28_combout\,
	datab => \NCO_1MHz|y6\(6),
	datad => VCC,
	cin => \NCO_1MHz|y7[5]~32\,
	combout => \NCO_1MHz|y7[6]~33_combout\,
	cout => \NCO_1MHz|y7[6]~34\);

-- Location: LCCOMB_X17_Y14_N28
\NCO_1MHz|y7[7]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y7[7]~35_combout\ = ((\NCO_1MHz|Add51~27_combout\ $ (\NCO_1MHz|y6\(7) $ (!\NCO_1MHz|y7[6]~34\)))) # (GND)
-- \NCO_1MHz|y7[7]~36\ = CARRY((\NCO_1MHz|Add51~27_combout\ & ((\NCO_1MHz|y6\(7)) # (!\NCO_1MHz|y7[6]~34\))) # (!\NCO_1MHz|Add51~27_combout\ & (\NCO_1MHz|y6\(7) & !\NCO_1MHz|y7[6]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add51~27_combout\,
	datab => \NCO_1MHz|y6\(7),
	datad => VCC,
	cin => \NCO_1MHz|y7[6]~34\,
	combout => \NCO_1MHz|y7[7]~35_combout\,
	cout => \NCO_1MHz|y7[7]~36\);

-- Location: LCCOMB_X17_Y14_N30
\NCO_1MHz|y7[8]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y7[8]~37_combout\ = (\NCO_1MHz|y6\(8) & ((\NCO_1MHz|Add51~26_combout\ & (\NCO_1MHz|y7[7]~36\ & VCC)) # (!\NCO_1MHz|Add51~26_combout\ & (!\NCO_1MHz|y7[7]~36\)))) # (!\NCO_1MHz|y6\(8) & ((\NCO_1MHz|Add51~26_combout\ & (!\NCO_1MHz|y7[7]~36\)) # 
-- (!\NCO_1MHz|Add51~26_combout\ & ((\NCO_1MHz|y7[7]~36\) # (GND)))))
-- \NCO_1MHz|y7[8]~38\ = CARRY((\NCO_1MHz|y6\(8) & (!\NCO_1MHz|Add51~26_combout\ & !\NCO_1MHz|y7[7]~36\)) # (!\NCO_1MHz|y6\(8) & ((!\NCO_1MHz|y7[7]~36\) # (!\NCO_1MHz|Add51~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y6\(8),
	datab => \NCO_1MHz|Add51~26_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y7[7]~36\,
	combout => \NCO_1MHz|y7[8]~37_combout\,
	cout => \NCO_1MHz|y7[8]~38\);

-- Location: LCCOMB_X17_Y13_N0
\NCO_1MHz|y7[9]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y7[9]~39_combout\ = ((\NCO_1MHz|Add51~25_combout\ $ (\NCO_1MHz|y6\(9) $ (!\NCO_1MHz|y7[8]~38\)))) # (GND)
-- \NCO_1MHz|y7[9]~40\ = CARRY((\NCO_1MHz|Add51~25_combout\ & ((\NCO_1MHz|y6\(9)) # (!\NCO_1MHz|y7[8]~38\))) # (!\NCO_1MHz|Add51~25_combout\ & (\NCO_1MHz|y6\(9) & !\NCO_1MHz|y7[8]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add51~25_combout\,
	datab => \NCO_1MHz|y6\(9),
	datad => VCC,
	cin => \NCO_1MHz|y7[8]~38\,
	combout => \NCO_1MHz|y7[9]~39_combout\,
	cout => \NCO_1MHz|y7[9]~40\);

-- Location: LCCOMB_X17_Y13_N2
\NCO_1MHz|y7[10]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y7[10]~41_combout\ = (\NCO_1MHz|y6\(10) & ((\NCO_1MHz|Add51~24_combout\ & (\NCO_1MHz|y7[9]~40\ & VCC)) # (!\NCO_1MHz|Add51~24_combout\ & (!\NCO_1MHz|y7[9]~40\)))) # (!\NCO_1MHz|y6\(10) & ((\NCO_1MHz|Add51~24_combout\ & (!\NCO_1MHz|y7[9]~40\)) # 
-- (!\NCO_1MHz|Add51~24_combout\ & ((\NCO_1MHz|y7[9]~40\) # (GND)))))
-- \NCO_1MHz|y7[10]~42\ = CARRY((\NCO_1MHz|y6\(10) & (!\NCO_1MHz|Add51~24_combout\ & !\NCO_1MHz|y7[9]~40\)) # (!\NCO_1MHz|y6\(10) & ((!\NCO_1MHz|y7[9]~40\) # (!\NCO_1MHz|Add51~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y6\(10),
	datab => \NCO_1MHz|Add51~24_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y7[9]~40\,
	combout => \NCO_1MHz|y7[10]~41_combout\,
	cout => \NCO_1MHz|y7[10]~42\);

-- Location: LCCOMB_X17_Y13_N4
\NCO_1MHz|y7[11]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y7[11]~43_combout\ = ((\NCO_1MHz|Add51~23_combout\ $ (\NCO_1MHz|y6\(11) $ (!\NCO_1MHz|y7[10]~42\)))) # (GND)
-- \NCO_1MHz|y7[11]~44\ = CARRY((\NCO_1MHz|Add51~23_combout\ & ((\NCO_1MHz|y6\(11)) # (!\NCO_1MHz|y7[10]~42\))) # (!\NCO_1MHz|Add51~23_combout\ & (\NCO_1MHz|y6\(11) & !\NCO_1MHz|y7[10]~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add51~23_combout\,
	datab => \NCO_1MHz|y6\(11),
	datad => VCC,
	cin => \NCO_1MHz|y7[10]~42\,
	combout => \NCO_1MHz|y7[11]~43_combout\,
	cout => \NCO_1MHz|y7[11]~44\);

-- Location: LCCOMB_X17_Y13_N6
\NCO_1MHz|y7[12]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y7[12]~45_combout\ = (\NCO_1MHz|y6\(12) & ((\NCO_1MHz|Add51~22_combout\ & (\NCO_1MHz|y7[11]~44\ & VCC)) # (!\NCO_1MHz|Add51~22_combout\ & (!\NCO_1MHz|y7[11]~44\)))) # (!\NCO_1MHz|y6\(12) & ((\NCO_1MHz|Add51~22_combout\ & (!\NCO_1MHz|y7[11]~44\)) 
-- # (!\NCO_1MHz|Add51~22_combout\ & ((\NCO_1MHz|y7[11]~44\) # (GND)))))
-- \NCO_1MHz|y7[12]~46\ = CARRY((\NCO_1MHz|y6\(12) & (!\NCO_1MHz|Add51~22_combout\ & !\NCO_1MHz|y7[11]~44\)) # (!\NCO_1MHz|y6\(12) & ((!\NCO_1MHz|y7[11]~44\) # (!\NCO_1MHz|Add51~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y6\(12),
	datab => \NCO_1MHz|Add51~22_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y7[11]~44\,
	combout => \NCO_1MHz|y7[12]~45_combout\,
	cout => \NCO_1MHz|y7[12]~46\);

-- Location: LCCOMB_X17_Y13_N8
\NCO_1MHz|y7[13]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y7[13]~47_combout\ = ((\NCO_1MHz|y6\(13) $ (\NCO_1MHz|Add51~22_combout\ $ (!\NCO_1MHz|y7[12]~46\)))) # (GND)
-- \NCO_1MHz|y7[13]~48\ = CARRY((\NCO_1MHz|y6\(13) & ((\NCO_1MHz|Add51~22_combout\) # (!\NCO_1MHz|y7[12]~46\))) # (!\NCO_1MHz|y6\(13) & (\NCO_1MHz|Add51~22_combout\ & !\NCO_1MHz|y7[12]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y6\(13),
	datab => \NCO_1MHz|Add51~22_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y7[12]~46\,
	combout => \NCO_1MHz|y7[13]~47_combout\,
	cout => \NCO_1MHz|y7[13]~48\);

-- Location: LCCOMB_X17_Y13_N10
\NCO_1MHz|y7[14]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y7[14]~49_combout\ = (\NCO_1MHz|y6\(14) & ((\NCO_1MHz|Add51~22_combout\ & (\NCO_1MHz|y7[13]~48\ & VCC)) # (!\NCO_1MHz|Add51~22_combout\ & (!\NCO_1MHz|y7[13]~48\)))) # (!\NCO_1MHz|y6\(14) & ((\NCO_1MHz|Add51~22_combout\ & (!\NCO_1MHz|y7[13]~48\)) 
-- # (!\NCO_1MHz|Add51~22_combout\ & ((\NCO_1MHz|y7[13]~48\) # (GND)))))
-- \NCO_1MHz|y7[14]~50\ = CARRY((\NCO_1MHz|y6\(14) & (!\NCO_1MHz|Add51~22_combout\ & !\NCO_1MHz|y7[13]~48\)) # (!\NCO_1MHz|y6\(14) & ((!\NCO_1MHz|y7[13]~48\) # (!\NCO_1MHz|Add51~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y6\(14),
	datab => \NCO_1MHz|Add51~22_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y7[13]~48\,
	combout => \NCO_1MHz|y7[14]~49_combout\,
	cout => \NCO_1MHz|y7[14]~50\);

-- Location: LCCOMB_X17_Y13_N12
\NCO_1MHz|y7[15]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y7[15]~51_combout\ = ((\NCO_1MHz|y6\(15) $ (\NCO_1MHz|Add51~22_combout\ $ (!\NCO_1MHz|y7[14]~50\)))) # (GND)
-- \NCO_1MHz|y7[15]~52\ = CARRY((\NCO_1MHz|y6\(15) & ((\NCO_1MHz|Add51~22_combout\) # (!\NCO_1MHz|y7[14]~50\))) # (!\NCO_1MHz|y6\(15) & (\NCO_1MHz|Add51~22_combout\ & !\NCO_1MHz|y7[14]~50\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y6\(15),
	datab => \NCO_1MHz|Add51~22_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y7[14]~50\,
	combout => \NCO_1MHz|y7[15]~51_combout\,
	cout => \NCO_1MHz|y7[15]~52\);

-- Location: LCCOMB_X17_Y13_N14
\NCO_1MHz|y7[16]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y7[16]~53_combout\ = (\NCO_1MHz|y6\(16) & ((\NCO_1MHz|Add51~22_combout\ & (\NCO_1MHz|y7[15]~52\ & VCC)) # (!\NCO_1MHz|Add51~22_combout\ & (!\NCO_1MHz|y7[15]~52\)))) # (!\NCO_1MHz|y6\(16) & ((\NCO_1MHz|Add51~22_combout\ & (!\NCO_1MHz|y7[15]~52\)) 
-- # (!\NCO_1MHz|Add51~22_combout\ & ((\NCO_1MHz|y7[15]~52\) # (GND)))))
-- \NCO_1MHz|y7[16]~54\ = CARRY((\NCO_1MHz|y6\(16) & (!\NCO_1MHz|Add51~22_combout\ & !\NCO_1MHz|y7[15]~52\)) # (!\NCO_1MHz|y6\(16) & ((!\NCO_1MHz|y7[15]~52\) # (!\NCO_1MHz|Add51~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y6\(16),
	datab => \NCO_1MHz|Add51~22_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y7[15]~52\,
	combout => \NCO_1MHz|y7[16]~53_combout\,
	cout => \NCO_1MHz|y7[16]~54\);

-- Location: LCCOMB_X17_Y13_N16
\NCO_1MHz|y7[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y7[17]~55_combout\ = ((\NCO_1MHz|y6\(17) $ (\NCO_1MHz|Add51~22_combout\ $ (!\NCO_1MHz|y7[16]~54\)))) # (GND)
-- \NCO_1MHz|y7[17]~56\ = CARRY((\NCO_1MHz|y6\(17) & ((\NCO_1MHz|Add51~22_combout\) # (!\NCO_1MHz|y7[16]~54\))) # (!\NCO_1MHz|y6\(17) & (\NCO_1MHz|Add51~22_combout\ & !\NCO_1MHz|y7[16]~54\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y6\(17),
	datab => \NCO_1MHz|Add51~22_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y7[16]~54\,
	combout => \NCO_1MHz|y7[17]~55_combout\,
	cout => \NCO_1MHz|y7[17]~56\);

-- Location: LCCOMB_X17_Y13_N18
\NCO_1MHz|y7[18]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y7[18]~57_combout\ = \NCO_1MHz|y6\(18) $ (\NCO_1MHz|y7[17]~56\ $ (\NCO_1MHz|Add51~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y6\(18),
	datad => \NCO_1MHz|Add51~22_combout\,
	cin => \NCO_1MHz|y7[17]~56\,
	combout => \NCO_1MHz|y7[18]~57_combout\);

-- Location: FF_X17_Y13_N19
\NCO_1MHz|y7[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y7[18]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y7\(18));

-- Location: FF_X17_Y13_N17
\NCO_1MHz|y7[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y7[17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y7\(17));

-- Location: FF_X17_Y13_N15
\NCO_1MHz|y7[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y7[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y7\(16));

-- Location: FF_X17_Y13_N13
\NCO_1MHz|y7[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y7[15]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y7\(15));

-- Location: FF_X17_Y13_N11
\NCO_1MHz|y7[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y7[14]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y7\(14));

-- Location: FF_X17_Y13_N9
\NCO_1MHz|y7[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y7[13]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y7\(13));

-- Location: FF_X17_Y13_N7
\NCO_1MHz|y7[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y7[12]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y7\(12));

-- Location: FF_X17_Y13_N5
\NCO_1MHz|y7[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y7[11]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y7\(11));

-- Location: FF_X17_Y13_N3
\NCO_1MHz|y7[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y7[10]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y7\(10));

-- Location: FF_X17_Y13_N1
\NCO_1MHz|y7[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y7[9]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y7\(9));

-- Location: FF_X17_Y14_N31
\NCO_1MHz|y7[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y7[8]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y7\(8));

-- Location: FF_X17_Y14_N17
\NCO_1MHz|y7[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y7[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y7\(1));

-- Location: FF_X17_Y14_N19
\NCO_1MHz|y7[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y7[2]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y7\(2));

-- Location: FF_X17_Y14_N15
\NCO_1MHz|y7[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y7[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y7\(0));

-- Location: FF_X17_Y14_N29
\NCO_1MHz|y7[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y7[7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y7\(7));

-- Location: LCCOMB_X19_Y14_N4
\NCO_1MHz|WideOr12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|WideOr12~1_combout\ = (\NCO_1MHz|y7\(1)) # ((\NCO_1MHz|y7\(2)) # ((\NCO_1MHz|y7\(0)) # (\NCO_1MHz|y7\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y7\(1),
	datab => \NCO_1MHz|y7\(2),
	datac => \NCO_1MHz|y7\(0),
	datad => \NCO_1MHz|y7\(7),
	combout => \NCO_1MHz|WideOr12~1_combout\);

-- Location: FF_X17_Y14_N25
\NCO_1MHz|y7[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y7[5]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y7\(5));

-- Location: FF_X17_Y14_N21
\NCO_1MHz|y7[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y7[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y7\(3));

-- Location: FF_X17_Y14_N27
\NCO_1MHz|y7[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y7[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y7\(6));

-- Location: FF_X17_Y14_N23
\NCO_1MHz|y7[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y7[4]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y7\(4));

-- Location: LCCOMB_X19_Y14_N10
\NCO_1MHz|WideOr12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|WideOr12~0_combout\ = (\NCO_1MHz|y7\(5)) # ((\NCO_1MHz|y7\(3)) # ((\NCO_1MHz|y7\(6)) # (\NCO_1MHz|y7\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y7\(5),
	datab => \NCO_1MHz|y7\(3),
	datac => \NCO_1MHz|y7\(6),
	datad => \NCO_1MHz|y7\(4),
	combout => \NCO_1MHz|WideOr12~0_combout\);

-- Location: LCCOMB_X19_Y14_N0
\NCO_1MHz|WideOr12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|WideOr12~combout\ = (\NCO_1MHz|WideOr12~1_combout\) # (\NCO_1MHz|WideOr12~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|WideOr12~1_combout\,
	datad => \NCO_1MHz|WideOr12~0_combout\,
	combout => \NCO_1MHz|WideOr12~combout\);

-- Location: LCCOMB_X20_Y11_N6
\NCO_1MHz|Add61~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add61~1_cout\ = CARRY((\NCO_1MHz|WideOr12~combout\ & \NCO_1MHz|y7\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|WideOr12~combout\,
	datab => \NCO_1MHz|y7\(18),
	datad => VCC,
	cout => \NCO_1MHz|Add61~1_cout\);

-- Location: LCCOMB_X20_Y11_N8
\NCO_1MHz|Add61~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add61~2_combout\ = (\NCO_1MHz|y7\(8) & (!\NCO_1MHz|Add61~1_cout\)) # (!\NCO_1MHz|y7\(8) & ((\NCO_1MHz|Add61~1_cout\) # (GND)))
-- \NCO_1MHz|Add61~3\ = CARRY((!\NCO_1MHz|Add61~1_cout\) # (!\NCO_1MHz|y7\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y7\(8),
	datad => VCC,
	cin => \NCO_1MHz|Add61~1_cout\,
	combout => \NCO_1MHz|Add61~2_combout\,
	cout => \NCO_1MHz|Add61~3\);

-- Location: LCCOMB_X20_Y11_N10
\NCO_1MHz|Add61~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add61~4_combout\ = (\NCO_1MHz|y7\(9) & (\NCO_1MHz|Add61~3\ $ (GND))) # (!\NCO_1MHz|y7\(9) & (!\NCO_1MHz|Add61~3\ & VCC))
-- \NCO_1MHz|Add61~5\ = CARRY((\NCO_1MHz|y7\(9) & !\NCO_1MHz|Add61~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y7\(9),
	datad => VCC,
	cin => \NCO_1MHz|Add61~3\,
	combout => \NCO_1MHz|Add61~4_combout\,
	cout => \NCO_1MHz|Add61~5\);

-- Location: LCCOMB_X20_Y11_N12
\NCO_1MHz|Add61~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add61~6_combout\ = (\NCO_1MHz|y7\(10) & (!\NCO_1MHz|Add61~5\)) # (!\NCO_1MHz|y7\(10) & ((\NCO_1MHz|Add61~5\) # (GND)))
-- \NCO_1MHz|Add61~7\ = CARRY((!\NCO_1MHz|Add61~5\) # (!\NCO_1MHz|y7\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y7\(10),
	datad => VCC,
	cin => \NCO_1MHz|Add61~5\,
	combout => \NCO_1MHz|Add61~6_combout\,
	cout => \NCO_1MHz|Add61~7\);

-- Location: LCCOMB_X20_Y11_N14
\NCO_1MHz|Add61~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add61~8_combout\ = (\NCO_1MHz|y7\(11) & (\NCO_1MHz|Add61~7\ $ (GND))) # (!\NCO_1MHz|y7\(11) & (!\NCO_1MHz|Add61~7\ & VCC))
-- \NCO_1MHz|Add61~9\ = CARRY((\NCO_1MHz|y7\(11) & !\NCO_1MHz|Add61~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y7\(11),
	datad => VCC,
	cin => \NCO_1MHz|Add61~7\,
	combout => \NCO_1MHz|Add61~8_combout\,
	cout => \NCO_1MHz|Add61~9\);

-- Location: LCCOMB_X20_Y11_N16
\NCO_1MHz|Add61~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add61~10_combout\ = (\NCO_1MHz|y7\(12) & (!\NCO_1MHz|Add61~9\)) # (!\NCO_1MHz|y7\(12) & ((\NCO_1MHz|Add61~9\) # (GND)))
-- \NCO_1MHz|Add61~11\ = CARRY((!\NCO_1MHz|Add61~9\) # (!\NCO_1MHz|y7\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y7\(12),
	datad => VCC,
	cin => \NCO_1MHz|Add61~9\,
	combout => \NCO_1MHz|Add61~10_combout\,
	cout => \NCO_1MHz|Add61~11\);

-- Location: LCCOMB_X20_Y11_N18
\NCO_1MHz|Add61~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add61~12_combout\ = (\NCO_1MHz|y7\(13) & (\NCO_1MHz|Add61~11\ $ (GND))) # (!\NCO_1MHz|y7\(13) & (!\NCO_1MHz|Add61~11\ & VCC))
-- \NCO_1MHz|Add61~13\ = CARRY((\NCO_1MHz|y7\(13) & !\NCO_1MHz|Add61~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y7\(13),
	datad => VCC,
	cin => \NCO_1MHz|Add61~11\,
	combout => \NCO_1MHz|Add61~12_combout\,
	cout => \NCO_1MHz|Add61~13\);

-- Location: LCCOMB_X20_Y11_N20
\NCO_1MHz|Add61~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add61~14_combout\ = (\NCO_1MHz|y7\(14) & (!\NCO_1MHz|Add61~13\)) # (!\NCO_1MHz|y7\(14) & ((\NCO_1MHz|Add61~13\) # (GND)))
-- \NCO_1MHz|Add61~15\ = CARRY((!\NCO_1MHz|Add61~13\) # (!\NCO_1MHz|y7\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y7\(14),
	datad => VCC,
	cin => \NCO_1MHz|Add61~13\,
	combout => \NCO_1MHz|Add61~14_combout\,
	cout => \NCO_1MHz|Add61~15\);

-- Location: LCCOMB_X20_Y11_N22
\NCO_1MHz|Add61~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add61~16_combout\ = (\NCO_1MHz|y7\(15) & (\NCO_1MHz|Add61~15\ $ (GND))) # (!\NCO_1MHz|y7\(15) & (!\NCO_1MHz|Add61~15\ & VCC))
-- \NCO_1MHz|Add61~17\ = CARRY((\NCO_1MHz|y7\(15) & !\NCO_1MHz|Add61~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y7\(15),
	datad => VCC,
	cin => \NCO_1MHz|Add61~15\,
	combout => \NCO_1MHz|Add61~16_combout\,
	cout => \NCO_1MHz|Add61~17\);

-- Location: LCCOMB_X20_Y11_N24
\NCO_1MHz|Add61~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add61~18_combout\ = (\NCO_1MHz|y7\(16) & (!\NCO_1MHz|Add61~17\)) # (!\NCO_1MHz|y7\(16) & ((\NCO_1MHz|Add61~17\) # (GND)))
-- \NCO_1MHz|Add61~19\ = CARRY((!\NCO_1MHz|Add61~17\) # (!\NCO_1MHz|y7\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y7\(16),
	datad => VCC,
	cin => \NCO_1MHz|Add61~17\,
	combout => \NCO_1MHz|Add61~18_combout\,
	cout => \NCO_1MHz|Add61~19\);

-- Location: LCCOMB_X20_Y11_N26
\NCO_1MHz|Add61~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add61~20_combout\ = (\NCO_1MHz|y7\(17) & (\NCO_1MHz|Add61~19\ $ (GND))) # (!\NCO_1MHz|y7\(17) & (!\NCO_1MHz|Add61~19\ & VCC))
-- \NCO_1MHz|Add61~21\ = CARRY((\NCO_1MHz|y7\(17) & !\NCO_1MHz|Add61~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y7\(17),
	datad => VCC,
	cin => \NCO_1MHz|Add61~19\,
	combout => \NCO_1MHz|Add61~20_combout\,
	cout => \NCO_1MHz|Add61~21\);

-- Location: LCCOMB_X20_Y11_N28
\NCO_1MHz|Add61~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add61~22_combout\ = (\NCO_1MHz|y7\(18) & (!\NCO_1MHz|Add61~21\)) # (!\NCO_1MHz|y7\(18) & ((\NCO_1MHz|Add61~21\) # (GND)))
-- \NCO_1MHz|Add61~23\ = CARRY((!\NCO_1MHz|Add61~21\) # (!\NCO_1MHz|y7\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y7\(18),
	datad => VCC,
	cin => \NCO_1MHz|Add61~21\,
	combout => \NCO_1MHz|Add61~22_combout\,
	cout => \NCO_1MHz|Add61~23\);

-- Location: LCCOMB_X20_Y11_N30
\NCO_1MHz|Add61~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add61~24_combout\ = \NCO_1MHz|Add61~23\ $ (\NCO_1MHz|y7\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|y7\(18),
	cin => \NCO_1MHz|Add61~23\,
	combout => \NCO_1MHz|Add61~24_combout\);

-- Location: LCCOMB_X19_Y11_N28
\NCO_1MHz|Add58~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add58~19_combout\ = \NCO_1MHz|Add61~24_combout\ $ (((!\NCO_1MHz|temp7\(18) & ((\NCO_1MHz|temp7\(17)) # (\NCO_1MHz|LessThan15~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add61~24_combout\,
	datab => \NCO_1MHz|temp7\(18),
	datac => \NCO_1MHz|temp7\(17),
	datad => \NCO_1MHz|LessThan15~32_combout\,
	combout => \NCO_1MHz|Add58~19_combout\);

-- Location: FF_X15_Y13_N17
\NCO_1MHz|x7[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x7[17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x7\(17));

-- Location: FF_X15_Y13_N15
\NCO_1MHz|x7[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x7[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x7\(16));

-- Location: FF_X15_Y13_N13
\NCO_1MHz|x7[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x7[15]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x7\(15));

-- Location: FF_X15_Y13_N11
\NCO_1MHz|x7[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x7[14]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x7\(14));

-- Location: FF_X15_Y13_N9
\NCO_1MHz|x7[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x7[13]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x7\(13));

-- Location: FF_X15_Y13_N7
\NCO_1MHz|x7[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x7[12]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x7\(12));

-- Location: FF_X15_Y13_N5
\NCO_1MHz|x7[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x7[11]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x7\(11));

-- Location: LCCOMB_X20_Y11_N2
\NCO_1MHz|Add58~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add58~20_combout\ = \NCO_1MHz|Add61~22_combout\ $ (((!\NCO_1MHz|temp7\(18) & ((\NCO_1MHz|temp7\(17)) # (\NCO_1MHz|LessThan15~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(17),
	datab => \NCO_1MHz|LessThan15~32_combout\,
	datac => \NCO_1MHz|temp7\(18),
	datad => \NCO_1MHz|Add61~22_combout\,
	combout => \NCO_1MHz|Add58~20_combout\);

-- Location: FF_X15_Y13_N3
\NCO_1MHz|x7[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x7[10]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x7\(10));

-- Location: LCCOMB_X19_Y11_N30
\NCO_1MHz|Add58~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add58~21_combout\ = \NCO_1MHz|Add61~20_combout\ $ (((!\NCO_1MHz|temp7\(18) & ((\NCO_1MHz|LessThan15~32_combout\) # (\NCO_1MHz|temp7\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan15~32_combout\,
	datab => \NCO_1MHz|temp7\(18),
	datac => \NCO_1MHz|temp7\(17),
	datad => \NCO_1MHz|Add61~20_combout\,
	combout => \NCO_1MHz|Add58~21_combout\);

-- Location: FF_X15_Y13_N1
\NCO_1MHz|x7[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x7[9]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x7\(9));

-- Location: FF_X15_Y14_N31
\NCO_1MHz|x7[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x7[8]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x7\(8));

-- Location: LCCOMB_X20_Y11_N4
\NCO_1MHz|Add58~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add58~22_combout\ = \NCO_1MHz|Add61~18_combout\ $ (((!\NCO_1MHz|temp7\(18) & ((\NCO_1MHz|temp7\(17)) # (\NCO_1MHz|LessThan15~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(17),
	datab => \NCO_1MHz|LessThan15~32_combout\,
	datac => \NCO_1MHz|temp7\(18),
	datad => \NCO_1MHz|Add61~18_combout\,
	combout => \NCO_1MHz|Add58~22_combout\);

-- Location: FF_X15_Y14_N29
\NCO_1MHz|x7[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x7[7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x7\(7));

-- Location: LCCOMB_X19_Y11_N24
\NCO_1MHz|Add58~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add58~23_combout\ = \NCO_1MHz|Add61~16_combout\ $ (((!\NCO_1MHz|temp7\(18) & ((\NCO_1MHz|LessThan15~32_combout\) # (\NCO_1MHz|temp7\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan15~32_combout\,
	datab => \NCO_1MHz|temp7\(18),
	datac => \NCO_1MHz|temp7\(17),
	datad => \NCO_1MHz|Add61~16_combout\,
	combout => \NCO_1MHz|Add58~23_combout\);

-- Location: FF_X15_Y14_N27
\NCO_1MHz|x7[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x7[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x7\(6));

-- Location: LCCOMB_X19_Y12_N8
\NCO_1MHz|Add58~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add58~24_combout\ = \NCO_1MHz|Add61~14_combout\ $ (((!\NCO_1MHz|temp7\(18) & ((\NCO_1MHz|temp7\(17)) # (\NCO_1MHz|LessThan15~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(17),
	datab => \NCO_1MHz|LessThan15~32_combout\,
	datac => \NCO_1MHz|temp7\(18),
	datad => \NCO_1MHz|Add61~14_combout\,
	combout => \NCO_1MHz|Add58~24_combout\);

-- Location: LCCOMB_X19_Y12_N10
\NCO_1MHz|Add58~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add58~25_combout\ = \NCO_1MHz|Add61~12_combout\ $ (((!\NCO_1MHz|temp7\(18) & ((\NCO_1MHz|temp7\(17)) # (\NCO_1MHz|LessThan15~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(17),
	datab => \NCO_1MHz|LessThan15~32_combout\,
	datac => \NCO_1MHz|temp7\(18),
	datad => \NCO_1MHz|Add61~12_combout\,
	combout => \NCO_1MHz|Add58~25_combout\);

-- Location: FF_X15_Y14_N25
\NCO_1MHz|x7[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x7[5]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x7\(5));

-- Location: LCCOMB_X19_Y13_N30
\NCO_1MHz|Add58~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add58~14_combout\ = \NCO_1MHz|Add61~10_combout\ $ (((!\NCO_1MHz|temp7\(18) & ((\NCO_1MHz|temp7\(17)) # (\NCO_1MHz|LessThan15~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(17),
	datab => \NCO_1MHz|LessThan15~32_combout\,
	datac => \NCO_1MHz|Add61~10_combout\,
	datad => \NCO_1MHz|temp7\(18),
	combout => \NCO_1MHz|Add58~14_combout\);

-- Location: FF_X15_Y14_N23
\NCO_1MHz|x7[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x7[4]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x7\(4));

-- Location: FF_X15_Y14_N21
\NCO_1MHz|x7[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x7[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x7\(3));

-- Location: LCCOMB_X20_Y15_N30
\NCO_1MHz|Add58~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add58~15_combout\ = \NCO_1MHz|Add61~8_combout\ $ (((!\NCO_1MHz|temp7\(18) & ((\NCO_1MHz|temp7\(17)) # (\NCO_1MHz|LessThan15~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(17),
	datab => \NCO_1MHz|Add61~8_combout\,
	datac => \NCO_1MHz|temp7\(18),
	datad => \NCO_1MHz|LessThan15~32_combout\,
	combout => \NCO_1MHz|Add58~15_combout\);

-- Location: FF_X15_Y14_N19
\NCO_1MHz|x7[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x7[2]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x7\(2));

-- Location: LCCOMB_X20_Y11_N0
\NCO_1MHz|Add58~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add58~16_combout\ = \NCO_1MHz|Add61~6_combout\ $ (((!\NCO_1MHz|temp7\(18) & ((\NCO_1MHz|temp7\(17)) # (\NCO_1MHz|LessThan15~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(17),
	datab => \NCO_1MHz|LessThan15~32_combout\,
	datac => \NCO_1MHz|temp7\(18),
	datad => \NCO_1MHz|Add61~6_combout\,
	combout => \NCO_1MHz|Add58~16_combout\);

-- Location: FF_X15_Y14_N17
\NCO_1MHz|x7[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x7[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x7\(1));

-- Location: LCCOMB_X20_Y15_N24
\NCO_1MHz|Add58~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add58~17_combout\ = \NCO_1MHz|Add61~4_combout\ $ (((!\NCO_1MHz|temp7\(18) & ((\NCO_1MHz|LessThan15~32_combout\) # (\NCO_1MHz|temp7\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan15~32_combout\,
	datab => \NCO_1MHz|temp7\(17),
	datac => \NCO_1MHz|temp7\(18),
	datad => \NCO_1MHz|Add61~4_combout\,
	combout => \NCO_1MHz|Add58~17_combout\);

-- Location: LCCOMB_X19_Y12_N6
\NCO_1MHz|Add58~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add58~18_combout\ = \NCO_1MHz|Add61~2_combout\ $ (((!\NCO_1MHz|temp7\(18) & ((\NCO_1MHz|temp7\(17)) # (\NCO_1MHz|LessThan15~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(17),
	datab => \NCO_1MHz|Add61~2_combout\,
	datac => \NCO_1MHz|temp7\(18),
	datad => \NCO_1MHz|LessThan15~32_combout\,
	combout => \NCO_1MHz|Add58~18_combout\);

-- Location: FF_X15_Y14_N15
\NCO_1MHz|x7[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x7[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x7\(0));

-- Location: LCCOMB_X19_Y13_N20
\NCO_1MHz|judge8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|judge8~1_combout\ = (\NCO_1MHz|LessThan15~32_combout\) # (\NCO_1MHz|temp7\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|LessThan15~32_combout\,
	datac => \NCO_1MHz|temp7\(17),
	combout => \NCO_1MHz|judge8~1_combout\);

-- Location: LCCOMB_X19_Y12_N12
\NCO_1MHz|x8[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x8[0]~20_cout\ = CARRY((\NCO_1MHz|temp7\(18)) # (!\NCO_1MHz|judge8~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(18),
	datab => \NCO_1MHz|judge8~1_combout\,
	datad => VCC,
	cout => \NCO_1MHz|x8[0]~20_cout\);

-- Location: LCCOMB_X19_Y12_N14
\NCO_1MHz|x8[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x8[0]~21_combout\ = (\NCO_1MHz|Add58~18_combout\ & ((\NCO_1MHz|x7\(0) & (!\NCO_1MHz|x8[0]~20_cout\)) # (!\NCO_1MHz|x7\(0) & ((\NCO_1MHz|x8[0]~20_cout\) # (GND))))) # (!\NCO_1MHz|Add58~18_combout\ & ((\NCO_1MHz|x7\(0) & (\NCO_1MHz|x8[0]~20_cout\ 
-- & VCC)) # (!\NCO_1MHz|x7\(0) & (!\NCO_1MHz|x8[0]~20_cout\))))
-- \NCO_1MHz|x8[0]~22\ = CARRY((\NCO_1MHz|Add58~18_combout\ & ((!\NCO_1MHz|x8[0]~20_cout\) # (!\NCO_1MHz|x7\(0)))) # (!\NCO_1MHz|Add58~18_combout\ & (!\NCO_1MHz|x7\(0) & !\NCO_1MHz|x8[0]~20_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add58~18_combout\,
	datab => \NCO_1MHz|x7\(0),
	datad => VCC,
	cin => \NCO_1MHz|x8[0]~20_cout\,
	combout => \NCO_1MHz|x8[0]~21_combout\,
	cout => \NCO_1MHz|x8[0]~22\);

-- Location: LCCOMB_X19_Y12_N16
\NCO_1MHz|x8[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x8[1]~23_combout\ = ((\NCO_1MHz|x7\(1) $ (\NCO_1MHz|Add58~17_combout\ $ (\NCO_1MHz|x8[0]~22\)))) # (GND)
-- \NCO_1MHz|x8[1]~24\ = CARRY((\NCO_1MHz|x7\(1) & ((!\NCO_1MHz|x8[0]~22\) # (!\NCO_1MHz|Add58~17_combout\))) # (!\NCO_1MHz|x7\(1) & (!\NCO_1MHz|Add58~17_combout\ & !\NCO_1MHz|x8[0]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x7\(1),
	datab => \NCO_1MHz|Add58~17_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x8[0]~22\,
	combout => \NCO_1MHz|x8[1]~23_combout\,
	cout => \NCO_1MHz|x8[1]~24\);

-- Location: LCCOMB_X19_Y12_N18
\NCO_1MHz|x8[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x8[2]~25_combout\ = (\NCO_1MHz|x7\(2) & ((\NCO_1MHz|Add58~16_combout\ & (!\NCO_1MHz|x8[1]~24\)) # (!\NCO_1MHz|Add58~16_combout\ & (\NCO_1MHz|x8[1]~24\ & VCC)))) # (!\NCO_1MHz|x7\(2) & ((\NCO_1MHz|Add58~16_combout\ & ((\NCO_1MHz|x8[1]~24\) # 
-- (GND))) # (!\NCO_1MHz|Add58~16_combout\ & (!\NCO_1MHz|x8[1]~24\))))
-- \NCO_1MHz|x8[2]~26\ = CARRY((\NCO_1MHz|x7\(2) & (\NCO_1MHz|Add58~16_combout\ & !\NCO_1MHz|x8[1]~24\)) # (!\NCO_1MHz|x7\(2) & ((\NCO_1MHz|Add58~16_combout\) # (!\NCO_1MHz|x8[1]~24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x7\(2),
	datab => \NCO_1MHz|Add58~16_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x8[1]~24\,
	combout => \NCO_1MHz|x8[2]~25_combout\,
	cout => \NCO_1MHz|x8[2]~26\);

-- Location: LCCOMB_X19_Y12_N20
\NCO_1MHz|x8[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x8[3]~27_combout\ = ((\NCO_1MHz|x7\(3) $ (\NCO_1MHz|Add58~15_combout\ $ (\NCO_1MHz|x8[2]~26\)))) # (GND)
-- \NCO_1MHz|x8[3]~28\ = CARRY((\NCO_1MHz|x7\(3) & ((!\NCO_1MHz|x8[2]~26\) # (!\NCO_1MHz|Add58~15_combout\))) # (!\NCO_1MHz|x7\(3) & (!\NCO_1MHz|Add58~15_combout\ & !\NCO_1MHz|x8[2]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x7\(3),
	datab => \NCO_1MHz|Add58~15_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x8[2]~26\,
	combout => \NCO_1MHz|x8[3]~27_combout\,
	cout => \NCO_1MHz|x8[3]~28\);

-- Location: LCCOMB_X19_Y12_N22
\NCO_1MHz|x8[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x8[4]~29_combout\ = (\NCO_1MHz|Add58~14_combout\ & ((\NCO_1MHz|x7\(4) & (!\NCO_1MHz|x8[3]~28\)) # (!\NCO_1MHz|x7\(4) & ((\NCO_1MHz|x8[3]~28\) # (GND))))) # (!\NCO_1MHz|Add58~14_combout\ & ((\NCO_1MHz|x7\(4) & (\NCO_1MHz|x8[3]~28\ & VCC)) # 
-- (!\NCO_1MHz|x7\(4) & (!\NCO_1MHz|x8[3]~28\))))
-- \NCO_1MHz|x8[4]~30\ = CARRY((\NCO_1MHz|Add58~14_combout\ & ((!\NCO_1MHz|x8[3]~28\) # (!\NCO_1MHz|x7\(4)))) # (!\NCO_1MHz|Add58~14_combout\ & (!\NCO_1MHz|x7\(4) & !\NCO_1MHz|x8[3]~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add58~14_combout\,
	datab => \NCO_1MHz|x7\(4),
	datad => VCC,
	cin => \NCO_1MHz|x8[3]~28\,
	combout => \NCO_1MHz|x8[4]~29_combout\,
	cout => \NCO_1MHz|x8[4]~30\);

-- Location: LCCOMB_X19_Y12_N24
\NCO_1MHz|x8[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x8[5]~31_combout\ = ((\NCO_1MHz|Add58~25_combout\ $ (\NCO_1MHz|x7\(5) $ (\NCO_1MHz|x8[4]~30\)))) # (GND)
-- \NCO_1MHz|x8[5]~32\ = CARRY((\NCO_1MHz|Add58~25_combout\ & (\NCO_1MHz|x7\(5) & !\NCO_1MHz|x8[4]~30\)) # (!\NCO_1MHz|Add58~25_combout\ & ((\NCO_1MHz|x7\(5)) # (!\NCO_1MHz|x8[4]~30\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add58~25_combout\,
	datab => \NCO_1MHz|x7\(5),
	datad => VCC,
	cin => \NCO_1MHz|x8[4]~30\,
	combout => \NCO_1MHz|x8[5]~31_combout\,
	cout => \NCO_1MHz|x8[5]~32\);

-- Location: LCCOMB_X19_Y12_N26
\NCO_1MHz|x8[6]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x8[6]~33_combout\ = (\NCO_1MHz|x7\(6) & ((\NCO_1MHz|Add58~24_combout\ & (!\NCO_1MHz|x8[5]~32\)) # (!\NCO_1MHz|Add58~24_combout\ & (\NCO_1MHz|x8[5]~32\ & VCC)))) # (!\NCO_1MHz|x7\(6) & ((\NCO_1MHz|Add58~24_combout\ & ((\NCO_1MHz|x8[5]~32\) # 
-- (GND))) # (!\NCO_1MHz|Add58~24_combout\ & (!\NCO_1MHz|x8[5]~32\))))
-- \NCO_1MHz|x8[6]~34\ = CARRY((\NCO_1MHz|x7\(6) & (\NCO_1MHz|Add58~24_combout\ & !\NCO_1MHz|x8[5]~32\)) # (!\NCO_1MHz|x7\(6) & ((\NCO_1MHz|Add58~24_combout\) # (!\NCO_1MHz|x8[5]~32\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x7\(6),
	datab => \NCO_1MHz|Add58~24_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x8[5]~32\,
	combout => \NCO_1MHz|x8[6]~33_combout\,
	cout => \NCO_1MHz|x8[6]~34\);

-- Location: LCCOMB_X19_Y12_N28
\NCO_1MHz|x8[7]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x8[7]~35_combout\ = ((\NCO_1MHz|x7\(7) $ (\NCO_1MHz|Add58~23_combout\ $ (\NCO_1MHz|x8[6]~34\)))) # (GND)
-- \NCO_1MHz|x8[7]~36\ = CARRY((\NCO_1MHz|x7\(7) & ((!\NCO_1MHz|x8[6]~34\) # (!\NCO_1MHz|Add58~23_combout\))) # (!\NCO_1MHz|x7\(7) & (!\NCO_1MHz|Add58~23_combout\ & !\NCO_1MHz|x8[6]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x7\(7),
	datab => \NCO_1MHz|Add58~23_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x8[6]~34\,
	combout => \NCO_1MHz|x8[7]~35_combout\,
	cout => \NCO_1MHz|x8[7]~36\);

-- Location: LCCOMB_X19_Y12_N30
\NCO_1MHz|x8[8]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x8[8]~37_combout\ = (\NCO_1MHz|x7\(8) & ((\NCO_1MHz|Add58~22_combout\ & (!\NCO_1MHz|x8[7]~36\)) # (!\NCO_1MHz|Add58~22_combout\ & (\NCO_1MHz|x8[7]~36\ & VCC)))) # (!\NCO_1MHz|x7\(8) & ((\NCO_1MHz|Add58~22_combout\ & ((\NCO_1MHz|x8[7]~36\) # 
-- (GND))) # (!\NCO_1MHz|Add58~22_combout\ & (!\NCO_1MHz|x8[7]~36\))))
-- \NCO_1MHz|x8[8]~38\ = CARRY((\NCO_1MHz|x7\(8) & (\NCO_1MHz|Add58~22_combout\ & !\NCO_1MHz|x8[7]~36\)) # (!\NCO_1MHz|x7\(8) & ((\NCO_1MHz|Add58~22_combout\) # (!\NCO_1MHz|x8[7]~36\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x7\(8),
	datab => \NCO_1MHz|Add58~22_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x8[7]~36\,
	combout => \NCO_1MHz|x8[8]~37_combout\,
	cout => \NCO_1MHz|x8[8]~38\);

-- Location: LCCOMB_X19_Y11_N0
\NCO_1MHz|x8[9]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x8[9]~39_combout\ = ((\NCO_1MHz|Add58~21_combout\ $ (\NCO_1MHz|x7\(9) $ (\NCO_1MHz|x8[8]~38\)))) # (GND)
-- \NCO_1MHz|x8[9]~40\ = CARRY((\NCO_1MHz|Add58~21_combout\ & (\NCO_1MHz|x7\(9) & !\NCO_1MHz|x8[8]~38\)) # (!\NCO_1MHz|Add58~21_combout\ & ((\NCO_1MHz|x7\(9)) # (!\NCO_1MHz|x8[8]~38\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add58~21_combout\,
	datab => \NCO_1MHz|x7\(9),
	datad => VCC,
	cin => \NCO_1MHz|x8[8]~38\,
	combout => \NCO_1MHz|x8[9]~39_combout\,
	cout => \NCO_1MHz|x8[9]~40\);

-- Location: LCCOMB_X19_Y11_N2
\NCO_1MHz|x8[10]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x8[10]~41_combout\ = (\NCO_1MHz|Add58~20_combout\ & ((\NCO_1MHz|x7\(10) & (!\NCO_1MHz|x8[9]~40\)) # (!\NCO_1MHz|x7\(10) & ((\NCO_1MHz|x8[9]~40\) # (GND))))) # (!\NCO_1MHz|Add58~20_combout\ & ((\NCO_1MHz|x7\(10) & (\NCO_1MHz|x8[9]~40\ & VCC)) # 
-- (!\NCO_1MHz|x7\(10) & (!\NCO_1MHz|x8[9]~40\))))
-- \NCO_1MHz|x8[10]~42\ = CARRY((\NCO_1MHz|Add58~20_combout\ & ((!\NCO_1MHz|x8[9]~40\) # (!\NCO_1MHz|x7\(10)))) # (!\NCO_1MHz|Add58~20_combout\ & (!\NCO_1MHz|x7\(10) & !\NCO_1MHz|x8[9]~40\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add58~20_combout\,
	datab => \NCO_1MHz|x7\(10),
	datad => VCC,
	cin => \NCO_1MHz|x8[9]~40\,
	combout => \NCO_1MHz|x8[10]~41_combout\,
	cout => \NCO_1MHz|x8[10]~42\);

-- Location: LCCOMB_X19_Y11_N4
\NCO_1MHz|x8[11]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x8[11]~43_combout\ = ((\NCO_1MHz|x7\(11) $ (\NCO_1MHz|Add58~19_combout\ $ (!\NCO_1MHz|x8[10]~42\)))) # (GND)
-- \NCO_1MHz|x8[11]~44\ = CARRY((\NCO_1MHz|x7\(11) & ((\NCO_1MHz|Add58~19_combout\) # (!\NCO_1MHz|x8[10]~42\))) # (!\NCO_1MHz|x7\(11) & (\NCO_1MHz|Add58~19_combout\ & !\NCO_1MHz|x8[10]~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x7\(11),
	datab => \NCO_1MHz|Add58~19_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x8[10]~42\,
	combout => \NCO_1MHz|x8[11]~43_combout\,
	cout => \NCO_1MHz|x8[11]~44\);

-- Location: LCCOMB_X19_Y11_N6
\NCO_1MHz|x8[12]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x8[12]~45_combout\ = (\NCO_1MHz|x7\(12) & ((\NCO_1MHz|Add58~19_combout\ & (\NCO_1MHz|x8[11]~44\ & VCC)) # (!\NCO_1MHz|Add58~19_combout\ & (!\NCO_1MHz|x8[11]~44\)))) # (!\NCO_1MHz|x7\(12) & ((\NCO_1MHz|Add58~19_combout\ & (!\NCO_1MHz|x8[11]~44\)) 
-- # (!\NCO_1MHz|Add58~19_combout\ & ((\NCO_1MHz|x8[11]~44\) # (GND)))))
-- \NCO_1MHz|x8[12]~46\ = CARRY((\NCO_1MHz|x7\(12) & (!\NCO_1MHz|Add58~19_combout\ & !\NCO_1MHz|x8[11]~44\)) # (!\NCO_1MHz|x7\(12) & ((!\NCO_1MHz|x8[11]~44\) # (!\NCO_1MHz|Add58~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x7\(12),
	datab => \NCO_1MHz|Add58~19_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x8[11]~44\,
	combout => \NCO_1MHz|x8[12]~45_combout\,
	cout => \NCO_1MHz|x8[12]~46\);

-- Location: LCCOMB_X19_Y11_N8
\NCO_1MHz|x8[13]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x8[13]~47_combout\ = ((\NCO_1MHz|x7\(13) $ (\NCO_1MHz|Add58~19_combout\ $ (!\NCO_1MHz|x8[12]~46\)))) # (GND)
-- \NCO_1MHz|x8[13]~48\ = CARRY((\NCO_1MHz|x7\(13) & ((\NCO_1MHz|Add58~19_combout\) # (!\NCO_1MHz|x8[12]~46\))) # (!\NCO_1MHz|x7\(13) & (\NCO_1MHz|Add58~19_combout\ & !\NCO_1MHz|x8[12]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x7\(13),
	datab => \NCO_1MHz|Add58~19_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x8[12]~46\,
	combout => \NCO_1MHz|x8[13]~47_combout\,
	cout => \NCO_1MHz|x8[13]~48\);

-- Location: LCCOMB_X19_Y11_N10
\NCO_1MHz|x8[14]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x8[14]~49_combout\ = (\NCO_1MHz|x7\(14) & ((\NCO_1MHz|Add58~19_combout\ & (\NCO_1MHz|x8[13]~48\ & VCC)) # (!\NCO_1MHz|Add58~19_combout\ & (!\NCO_1MHz|x8[13]~48\)))) # (!\NCO_1MHz|x7\(14) & ((\NCO_1MHz|Add58~19_combout\ & (!\NCO_1MHz|x8[13]~48\)) 
-- # (!\NCO_1MHz|Add58~19_combout\ & ((\NCO_1MHz|x8[13]~48\) # (GND)))))
-- \NCO_1MHz|x8[14]~50\ = CARRY((\NCO_1MHz|x7\(14) & (!\NCO_1MHz|Add58~19_combout\ & !\NCO_1MHz|x8[13]~48\)) # (!\NCO_1MHz|x7\(14) & ((!\NCO_1MHz|x8[13]~48\) # (!\NCO_1MHz|Add58~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x7\(14),
	datab => \NCO_1MHz|Add58~19_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x8[13]~48\,
	combout => \NCO_1MHz|x8[14]~49_combout\,
	cout => \NCO_1MHz|x8[14]~50\);

-- Location: LCCOMB_X19_Y11_N12
\NCO_1MHz|x8[15]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x8[15]~51_combout\ = ((\NCO_1MHz|x7\(15) $ (\NCO_1MHz|Add58~19_combout\ $ (!\NCO_1MHz|x8[14]~50\)))) # (GND)
-- \NCO_1MHz|x8[15]~52\ = CARRY((\NCO_1MHz|x7\(15) & ((\NCO_1MHz|Add58~19_combout\) # (!\NCO_1MHz|x8[14]~50\))) # (!\NCO_1MHz|x7\(15) & (\NCO_1MHz|Add58~19_combout\ & !\NCO_1MHz|x8[14]~50\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x7\(15),
	datab => \NCO_1MHz|Add58~19_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x8[14]~50\,
	combout => \NCO_1MHz|x8[15]~51_combout\,
	cout => \NCO_1MHz|x8[15]~52\);

-- Location: LCCOMB_X19_Y11_N14
\NCO_1MHz|x8[16]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x8[16]~53_combout\ = (\NCO_1MHz|x7\(16) & ((\NCO_1MHz|Add58~19_combout\ & (\NCO_1MHz|x8[15]~52\ & VCC)) # (!\NCO_1MHz|Add58~19_combout\ & (!\NCO_1MHz|x8[15]~52\)))) # (!\NCO_1MHz|x7\(16) & ((\NCO_1MHz|Add58~19_combout\ & (!\NCO_1MHz|x8[15]~52\)) 
-- # (!\NCO_1MHz|Add58~19_combout\ & ((\NCO_1MHz|x8[15]~52\) # (GND)))))
-- \NCO_1MHz|x8[16]~54\ = CARRY((\NCO_1MHz|x7\(16) & (!\NCO_1MHz|Add58~19_combout\ & !\NCO_1MHz|x8[15]~52\)) # (!\NCO_1MHz|x7\(16) & ((!\NCO_1MHz|x8[15]~52\) # (!\NCO_1MHz|Add58~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x7\(16),
	datab => \NCO_1MHz|Add58~19_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x8[15]~52\,
	combout => \NCO_1MHz|x8[16]~53_combout\,
	cout => \NCO_1MHz|x8[16]~54\);

-- Location: LCCOMB_X19_Y11_N16
\NCO_1MHz|x8[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x8[17]~55_combout\ = ((\NCO_1MHz|x7\(17) $ (\NCO_1MHz|Add58~19_combout\ $ (!\NCO_1MHz|x8[16]~54\)))) # (GND)
-- \NCO_1MHz|x8[17]~56\ = CARRY((\NCO_1MHz|x7\(17) & ((\NCO_1MHz|Add58~19_combout\) # (!\NCO_1MHz|x8[16]~54\))) # (!\NCO_1MHz|x7\(17) & (\NCO_1MHz|Add58~19_combout\ & !\NCO_1MHz|x8[16]~54\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x7\(17),
	datab => \NCO_1MHz|Add58~19_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x8[16]~54\,
	combout => \NCO_1MHz|x8[17]~55_combout\,
	cout => \NCO_1MHz|x8[17]~56\);

-- Location: LCCOMB_X19_Y11_N18
\NCO_1MHz|x8[18]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x8[18]~57_combout\ = \NCO_1MHz|x7\(18) $ (\NCO_1MHz|x8[17]~56\ $ (\NCO_1MHz|Add58~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x7\(18),
	datad => \NCO_1MHz|Add58~19_combout\,
	cin => \NCO_1MHz|x8[17]~56\,
	combout => \NCO_1MHz|x8[18]~57_combout\);

-- Location: FF_X19_Y11_N19
\NCO_1MHz|x8[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x8[18]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x8\(18));

-- Location: FF_X19_Y11_N17
\NCO_1MHz|x8[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x8[17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x8\(17));

-- Location: FF_X19_Y11_N15
\NCO_1MHz|x8[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x8[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x8\(16));

-- Location: FF_X19_Y11_N13
\NCO_1MHz|x8[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x8[15]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x8\(15));

-- Location: FF_X19_Y11_N11
\NCO_1MHz|x8[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x8[14]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x8\(14));

-- Location: FF_X19_Y11_N9
\NCO_1MHz|x8[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x8[13]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x8\(13));

-- Location: FF_X19_Y11_N7
\NCO_1MHz|x8[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x8[12]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x8\(12));

-- Location: FF_X19_Y11_N5
\NCO_1MHz|x8[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x8[11]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x8\(11));

-- Location: FF_X19_Y11_N3
\NCO_1MHz|x8[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x8[10]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x8\(10));

-- Location: FF_X19_Y11_N1
\NCO_1MHz|x8[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x8[9]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x8\(9));

-- Location: FF_X19_Y12_N17
\NCO_1MHz|x8[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x8[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x8\(1));

-- Location: FF_X19_Y12_N31
\NCO_1MHz|x8[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x8[8]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x8\(8));

-- Location: FF_X19_Y12_N29
\NCO_1MHz|x8[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x8[7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x8\(7));

-- Location: FF_X19_Y12_N15
\NCO_1MHz|x8[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x8[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x8\(0));

-- Location: FF_X19_Y12_N19
\NCO_1MHz|x8[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x8[2]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x8\(2));

-- Location: LCCOMB_X19_Y12_N2
\NCO_1MHz|WideOr15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|WideOr15~1_combout\ = (\NCO_1MHz|x8\(8)) # ((\NCO_1MHz|x8\(7)) # ((\NCO_1MHz|x8\(0)) # (\NCO_1MHz|x8\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x8\(8),
	datab => \NCO_1MHz|x8\(7),
	datac => \NCO_1MHz|x8\(0),
	datad => \NCO_1MHz|x8\(2),
	combout => \NCO_1MHz|WideOr15~1_combout\);

-- Location: FF_X19_Y12_N27
\NCO_1MHz|x8[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x8[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x8\(6));

-- Location: FF_X19_Y12_N25
\NCO_1MHz|x8[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x8[5]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x8\(5));

-- Location: FF_X19_Y12_N23
\NCO_1MHz|x8[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x8[4]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x8\(4));

-- Location: FF_X19_Y12_N21
\NCO_1MHz|x8[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x8[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x8\(3));

-- Location: LCCOMB_X19_Y12_N0
\NCO_1MHz|WideOr15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|WideOr15~0_combout\ = (\NCO_1MHz|x8\(6)) # ((\NCO_1MHz|x8\(5)) # ((\NCO_1MHz|x8\(4)) # (\NCO_1MHz|x8\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x8\(6),
	datab => \NCO_1MHz|x8\(5),
	datac => \NCO_1MHz|x8\(4),
	datad => \NCO_1MHz|x8\(3),
	combout => \NCO_1MHz|WideOr15~0_combout\);

-- Location: LCCOMB_X19_Y12_N4
\NCO_1MHz|WideOr15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|WideOr15~2_combout\ = (\NCO_1MHz|x8\(1)) # ((\NCO_1MHz|WideOr15~1_combout\) # (\NCO_1MHz|WideOr15~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x8\(1),
	datac => \NCO_1MHz|WideOr15~1_combout\,
	datad => \NCO_1MHz|WideOr15~0_combout\,
	combout => \NCO_1MHz|WideOr15~2_combout\);

-- Location: LCCOMB_X23_Y11_N2
\NCO_1MHz|Add71~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add71~1_cout\ = CARRY((\NCO_1MHz|WideOr15~2_combout\ & \NCO_1MHz|x8\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|WideOr15~2_combout\,
	datab => \NCO_1MHz|x8\(18),
	datad => VCC,
	cout => \NCO_1MHz|Add71~1_cout\);

-- Location: LCCOMB_X23_Y11_N4
\NCO_1MHz|Add71~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add71~2_combout\ = (\NCO_1MHz|x8\(9) & (!\NCO_1MHz|Add71~1_cout\)) # (!\NCO_1MHz|x8\(9) & ((\NCO_1MHz|Add71~1_cout\) # (GND)))
-- \NCO_1MHz|Add71~3\ = CARRY((!\NCO_1MHz|Add71~1_cout\) # (!\NCO_1MHz|x8\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x8\(9),
	datad => VCC,
	cin => \NCO_1MHz|Add71~1_cout\,
	combout => \NCO_1MHz|Add71~2_combout\,
	cout => \NCO_1MHz|Add71~3\);

-- Location: LCCOMB_X23_Y11_N6
\NCO_1MHz|Add71~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add71~4_combout\ = (\NCO_1MHz|x8\(10) & (\NCO_1MHz|Add71~3\ $ (GND))) # (!\NCO_1MHz|x8\(10) & (!\NCO_1MHz|Add71~3\ & VCC))
-- \NCO_1MHz|Add71~5\ = CARRY((\NCO_1MHz|x8\(10) & !\NCO_1MHz|Add71~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x8\(10),
	datad => VCC,
	cin => \NCO_1MHz|Add71~3\,
	combout => \NCO_1MHz|Add71~4_combout\,
	cout => \NCO_1MHz|Add71~5\);

-- Location: LCCOMB_X23_Y11_N8
\NCO_1MHz|Add71~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add71~6_combout\ = (\NCO_1MHz|x8\(11) & (!\NCO_1MHz|Add71~5\)) # (!\NCO_1MHz|x8\(11) & ((\NCO_1MHz|Add71~5\) # (GND)))
-- \NCO_1MHz|Add71~7\ = CARRY((!\NCO_1MHz|Add71~5\) # (!\NCO_1MHz|x8\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x8\(11),
	datad => VCC,
	cin => \NCO_1MHz|Add71~5\,
	combout => \NCO_1MHz|Add71~6_combout\,
	cout => \NCO_1MHz|Add71~7\);

-- Location: LCCOMB_X23_Y11_N10
\NCO_1MHz|Add71~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add71~8_combout\ = (\NCO_1MHz|x8\(12) & (\NCO_1MHz|Add71~7\ $ (GND))) # (!\NCO_1MHz|x8\(12) & (!\NCO_1MHz|Add71~7\ & VCC))
-- \NCO_1MHz|Add71~9\ = CARRY((\NCO_1MHz|x8\(12) & !\NCO_1MHz|Add71~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x8\(12),
	datad => VCC,
	cin => \NCO_1MHz|Add71~7\,
	combout => \NCO_1MHz|Add71~8_combout\,
	cout => \NCO_1MHz|Add71~9\);

-- Location: LCCOMB_X23_Y11_N12
\NCO_1MHz|Add71~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add71~10_combout\ = (\NCO_1MHz|x8\(13) & (!\NCO_1MHz|Add71~9\)) # (!\NCO_1MHz|x8\(13) & ((\NCO_1MHz|Add71~9\) # (GND)))
-- \NCO_1MHz|Add71~11\ = CARRY((!\NCO_1MHz|Add71~9\) # (!\NCO_1MHz|x8\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x8\(13),
	datad => VCC,
	cin => \NCO_1MHz|Add71~9\,
	combout => \NCO_1MHz|Add71~10_combout\,
	cout => \NCO_1MHz|Add71~11\);

-- Location: LCCOMB_X23_Y11_N14
\NCO_1MHz|Add71~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add71~12_combout\ = (\NCO_1MHz|x8\(14) & (\NCO_1MHz|Add71~11\ $ (GND))) # (!\NCO_1MHz|x8\(14) & (!\NCO_1MHz|Add71~11\ & VCC))
-- \NCO_1MHz|Add71~13\ = CARRY((\NCO_1MHz|x8\(14) & !\NCO_1MHz|Add71~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x8\(14),
	datad => VCC,
	cin => \NCO_1MHz|Add71~11\,
	combout => \NCO_1MHz|Add71~12_combout\,
	cout => \NCO_1MHz|Add71~13\);

-- Location: LCCOMB_X23_Y11_N16
\NCO_1MHz|Add71~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add71~14_combout\ = (\NCO_1MHz|x8\(15) & (!\NCO_1MHz|Add71~13\)) # (!\NCO_1MHz|x8\(15) & ((\NCO_1MHz|Add71~13\) # (GND)))
-- \NCO_1MHz|Add71~15\ = CARRY((!\NCO_1MHz|Add71~13\) # (!\NCO_1MHz|x8\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x8\(15),
	datad => VCC,
	cin => \NCO_1MHz|Add71~13\,
	combout => \NCO_1MHz|Add71~14_combout\,
	cout => \NCO_1MHz|Add71~15\);

-- Location: LCCOMB_X23_Y11_N18
\NCO_1MHz|Add71~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add71~16_combout\ = (\NCO_1MHz|x8\(16) & (\NCO_1MHz|Add71~15\ $ (GND))) # (!\NCO_1MHz|x8\(16) & (!\NCO_1MHz|Add71~15\ & VCC))
-- \NCO_1MHz|Add71~17\ = CARRY((\NCO_1MHz|x8\(16) & !\NCO_1MHz|Add71~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x8\(16),
	datad => VCC,
	cin => \NCO_1MHz|Add71~15\,
	combout => \NCO_1MHz|Add71~16_combout\,
	cout => \NCO_1MHz|Add71~17\);

-- Location: LCCOMB_X23_Y11_N20
\NCO_1MHz|Add71~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add71~18_combout\ = (\NCO_1MHz|x8\(17) & (!\NCO_1MHz|Add71~17\)) # (!\NCO_1MHz|x8\(17) & ((\NCO_1MHz|Add71~17\) # (GND)))
-- \NCO_1MHz|Add71~19\ = CARRY((!\NCO_1MHz|Add71~17\) # (!\NCO_1MHz|x8\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x8\(17),
	datad => VCC,
	cin => \NCO_1MHz|Add71~17\,
	combout => \NCO_1MHz|Add71~18_combout\,
	cout => \NCO_1MHz|Add71~19\);

-- Location: LCCOMB_X23_Y11_N22
\NCO_1MHz|Add71~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add71~20_combout\ = (\NCO_1MHz|x8\(18) & (\NCO_1MHz|Add71~19\ $ (GND))) # (!\NCO_1MHz|x8\(18) & (!\NCO_1MHz|Add71~19\ & VCC))
-- \NCO_1MHz|Add71~21\ = CARRY((\NCO_1MHz|x8\(18) & !\NCO_1MHz|Add71~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x8\(18),
	datad => VCC,
	cin => \NCO_1MHz|Add71~19\,
	combout => \NCO_1MHz|Add71~20_combout\,
	cout => \NCO_1MHz|Add71~21\);

-- Location: LCCOMB_X23_Y11_N24
\NCO_1MHz|Add71~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add71~22_combout\ = \NCO_1MHz|x8\(18) $ (\NCO_1MHz|Add71~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x8\(18),
	cin => \NCO_1MHz|Add71~21\,
	combout => \NCO_1MHz|Add71~22_combout\);

-- Location: LCCOMB_X23_Y12_N30
\NCO_1MHz|Add67~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add67~18_combout\ = \NCO_1MHz|Add71~22_combout\ $ (((!\NCO_1MHz|temp8\(18) & ((\NCO_1MHz|temp8\(17)) # (\NCO_1MHz|LessThan17~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp8\(17),
	datab => \NCO_1MHz|temp8\(18),
	datac => \NCO_1MHz|LessThan17~30_combout\,
	datad => \NCO_1MHz|Add71~22_combout\,
	combout => \NCO_1MHz|Add67~18_combout\);

-- Location: LCCOMB_X15_Y14_N0
\NCO_1MHz|WideOr13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|WideOr13~0_combout\ = (\NCO_1MHz|x7\(4)) # ((\NCO_1MHz|x7\(5)) # ((\NCO_1MHz|x7\(6)) # (\NCO_1MHz|x7\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x7\(4),
	datab => \NCO_1MHz|x7\(5),
	datac => \NCO_1MHz|x7\(6),
	datad => \NCO_1MHz|x7\(3),
	combout => \NCO_1MHz|WideOr13~0_combout\);

-- Location: LCCOMB_X15_Y14_N10
\NCO_1MHz|WideOr13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|WideOr13~1_combout\ = (\NCO_1MHz|x7\(2)) # ((\NCO_1MHz|x7\(7)) # ((\NCO_1MHz|x7\(0)) # (\NCO_1MHz|x7\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x7\(2),
	datab => \NCO_1MHz|x7\(7),
	datac => \NCO_1MHz|x7\(0),
	datad => \NCO_1MHz|x7\(1),
	combout => \NCO_1MHz|WideOr13~1_combout\);

-- Location: LCCOMB_X15_Y14_N4
\NCO_1MHz|WideOr13\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|WideOr13~combout\ = (\NCO_1MHz|WideOr13~0_combout\) # (\NCO_1MHz|WideOr13~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|WideOr13~0_combout\,
	datad => \NCO_1MHz|WideOr13~1_combout\,
	combout => \NCO_1MHz|WideOr13~combout\);

-- Location: LCCOMB_X18_Y13_N2
\NCO_1MHz|Add63~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add63~1_cout\ = CARRY((\NCO_1MHz|x7\(18) & \NCO_1MHz|WideOr13~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x7\(18),
	datab => \NCO_1MHz|WideOr13~combout\,
	datad => VCC,
	cout => \NCO_1MHz|Add63~1_cout\);

-- Location: LCCOMB_X18_Y13_N4
\NCO_1MHz|Add63~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add63~2_combout\ = (\NCO_1MHz|x7\(8) & (!\NCO_1MHz|Add63~1_cout\)) # (!\NCO_1MHz|x7\(8) & ((\NCO_1MHz|Add63~1_cout\) # (GND)))
-- \NCO_1MHz|Add63~3\ = CARRY((!\NCO_1MHz|Add63~1_cout\) # (!\NCO_1MHz|x7\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x7\(8),
	datad => VCC,
	cin => \NCO_1MHz|Add63~1_cout\,
	combout => \NCO_1MHz|Add63~2_combout\,
	cout => \NCO_1MHz|Add63~3\);

-- Location: LCCOMB_X18_Y13_N6
\NCO_1MHz|Add63~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add63~4_combout\ = (\NCO_1MHz|x7\(9) & (\NCO_1MHz|Add63~3\ $ (GND))) # (!\NCO_1MHz|x7\(9) & (!\NCO_1MHz|Add63~3\ & VCC))
-- \NCO_1MHz|Add63~5\ = CARRY((\NCO_1MHz|x7\(9) & !\NCO_1MHz|Add63~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x7\(9),
	datad => VCC,
	cin => \NCO_1MHz|Add63~3\,
	combout => \NCO_1MHz|Add63~4_combout\,
	cout => \NCO_1MHz|Add63~5\);

-- Location: LCCOMB_X18_Y13_N8
\NCO_1MHz|Add63~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add63~6_combout\ = (\NCO_1MHz|x7\(10) & (!\NCO_1MHz|Add63~5\)) # (!\NCO_1MHz|x7\(10) & ((\NCO_1MHz|Add63~5\) # (GND)))
-- \NCO_1MHz|Add63~7\ = CARRY((!\NCO_1MHz|Add63~5\) # (!\NCO_1MHz|x7\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x7\(10),
	datad => VCC,
	cin => \NCO_1MHz|Add63~5\,
	combout => \NCO_1MHz|Add63~6_combout\,
	cout => \NCO_1MHz|Add63~7\);

-- Location: LCCOMB_X18_Y13_N10
\NCO_1MHz|Add63~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add63~8_combout\ = (\NCO_1MHz|x7\(11) & (\NCO_1MHz|Add63~7\ $ (GND))) # (!\NCO_1MHz|x7\(11) & (!\NCO_1MHz|Add63~7\ & VCC))
-- \NCO_1MHz|Add63~9\ = CARRY((\NCO_1MHz|x7\(11) & !\NCO_1MHz|Add63~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x7\(11),
	datad => VCC,
	cin => \NCO_1MHz|Add63~7\,
	combout => \NCO_1MHz|Add63~8_combout\,
	cout => \NCO_1MHz|Add63~9\);

-- Location: LCCOMB_X18_Y13_N12
\NCO_1MHz|Add63~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add63~10_combout\ = (\NCO_1MHz|x7\(12) & (!\NCO_1MHz|Add63~9\)) # (!\NCO_1MHz|x7\(12) & ((\NCO_1MHz|Add63~9\) # (GND)))
-- \NCO_1MHz|Add63~11\ = CARRY((!\NCO_1MHz|Add63~9\) # (!\NCO_1MHz|x7\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x7\(12),
	datad => VCC,
	cin => \NCO_1MHz|Add63~9\,
	combout => \NCO_1MHz|Add63~10_combout\,
	cout => \NCO_1MHz|Add63~11\);

-- Location: LCCOMB_X18_Y13_N14
\NCO_1MHz|Add63~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add63~12_combout\ = (\NCO_1MHz|x7\(13) & (\NCO_1MHz|Add63~11\ $ (GND))) # (!\NCO_1MHz|x7\(13) & (!\NCO_1MHz|Add63~11\ & VCC))
-- \NCO_1MHz|Add63~13\ = CARRY((\NCO_1MHz|x7\(13) & !\NCO_1MHz|Add63~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x7\(13),
	datad => VCC,
	cin => \NCO_1MHz|Add63~11\,
	combout => \NCO_1MHz|Add63~12_combout\,
	cout => \NCO_1MHz|Add63~13\);

-- Location: LCCOMB_X18_Y13_N16
\NCO_1MHz|Add63~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add63~14_combout\ = (\NCO_1MHz|x7\(14) & (!\NCO_1MHz|Add63~13\)) # (!\NCO_1MHz|x7\(14) & ((\NCO_1MHz|Add63~13\) # (GND)))
-- \NCO_1MHz|Add63~15\ = CARRY((!\NCO_1MHz|Add63~13\) # (!\NCO_1MHz|x7\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x7\(14),
	datad => VCC,
	cin => \NCO_1MHz|Add63~13\,
	combout => \NCO_1MHz|Add63~14_combout\,
	cout => \NCO_1MHz|Add63~15\);

-- Location: LCCOMB_X18_Y13_N18
\NCO_1MHz|Add63~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add63~16_combout\ = (\NCO_1MHz|x7\(15) & (\NCO_1MHz|Add63~15\ $ (GND))) # (!\NCO_1MHz|x7\(15) & (!\NCO_1MHz|Add63~15\ & VCC))
-- \NCO_1MHz|Add63~17\ = CARRY((\NCO_1MHz|x7\(15) & !\NCO_1MHz|Add63~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x7\(15),
	datad => VCC,
	cin => \NCO_1MHz|Add63~15\,
	combout => \NCO_1MHz|Add63~16_combout\,
	cout => \NCO_1MHz|Add63~17\);

-- Location: LCCOMB_X18_Y13_N20
\NCO_1MHz|Add63~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add63~18_combout\ = (\NCO_1MHz|x7\(16) & (!\NCO_1MHz|Add63~17\)) # (!\NCO_1MHz|x7\(16) & ((\NCO_1MHz|Add63~17\) # (GND)))
-- \NCO_1MHz|Add63~19\ = CARRY((!\NCO_1MHz|Add63~17\) # (!\NCO_1MHz|x7\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x7\(16),
	datad => VCC,
	cin => \NCO_1MHz|Add63~17\,
	combout => \NCO_1MHz|Add63~18_combout\,
	cout => \NCO_1MHz|Add63~19\);

-- Location: LCCOMB_X18_Y13_N22
\NCO_1MHz|Add63~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add63~20_combout\ = (\NCO_1MHz|x7\(17) & (\NCO_1MHz|Add63~19\ $ (GND))) # (!\NCO_1MHz|x7\(17) & (!\NCO_1MHz|Add63~19\ & VCC))
-- \NCO_1MHz|Add63~21\ = CARRY((\NCO_1MHz|x7\(17) & !\NCO_1MHz|Add63~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x7\(17),
	datad => VCC,
	cin => \NCO_1MHz|Add63~19\,
	combout => \NCO_1MHz|Add63~20_combout\,
	cout => \NCO_1MHz|Add63~21\);

-- Location: LCCOMB_X18_Y13_N24
\NCO_1MHz|Add63~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add63~22_combout\ = (\NCO_1MHz|x7\(18) & (!\NCO_1MHz|Add63~21\)) # (!\NCO_1MHz|x7\(18) & ((\NCO_1MHz|Add63~21\) # (GND)))
-- \NCO_1MHz|Add63~23\ = CARRY((!\NCO_1MHz|Add63~21\) # (!\NCO_1MHz|x7\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x7\(18),
	datad => VCC,
	cin => \NCO_1MHz|Add63~21\,
	combout => \NCO_1MHz|Add63~22_combout\,
	cout => \NCO_1MHz|Add63~23\);

-- Location: LCCOMB_X18_Y13_N26
\NCO_1MHz|Add63~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add63~24_combout\ = \NCO_1MHz|x7\(18) $ (!\NCO_1MHz|Add63~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x7\(18),
	cin => \NCO_1MHz|Add63~23\,
	combout => \NCO_1MHz|Add63~24_combout\);

-- Location: LCCOMB_X19_Y13_N24
\NCO_1MHz|Add59~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add59~19_combout\ = \NCO_1MHz|Add63~24_combout\ $ (((!\NCO_1MHz|temp7\(18) & ((\NCO_1MHz|LessThan15~32_combout\) # (\NCO_1MHz|temp7\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add63~24_combout\,
	datab => \NCO_1MHz|LessThan15~32_combout\,
	datac => \NCO_1MHz|temp7\(17),
	datad => \NCO_1MHz|temp7\(18),
	combout => \NCO_1MHz|Add59~19_combout\);

-- Location: LCCOMB_X19_Y13_N26
\NCO_1MHz|Add59~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add59~20_combout\ = \NCO_1MHz|Add63~22_combout\ $ (((!\NCO_1MHz|temp7\(18) & ((\NCO_1MHz|LessThan15~32_combout\) # (\NCO_1MHz|temp7\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(18),
	datab => \NCO_1MHz|LessThan15~32_combout\,
	datac => \NCO_1MHz|temp7\(17),
	datad => \NCO_1MHz|Add63~22_combout\,
	combout => \NCO_1MHz|Add59~20_combout\);

-- Location: LCCOMB_X19_Y13_N28
\NCO_1MHz|Add59~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add59~21_combout\ = \NCO_1MHz|Add63~20_combout\ $ (((!\NCO_1MHz|temp7\(18) & ((\NCO_1MHz|LessThan15~32_combout\) # (\NCO_1MHz|temp7\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(18),
	datab => \NCO_1MHz|LessThan15~32_combout\,
	datac => \NCO_1MHz|temp7\(17),
	datad => \NCO_1MHz|Add63~20_combout\,
	combout => \NCO_1MHz|Add59~21_combout\);

-- Location: LCCOMB_X20_Y13_N0
\NCO_1MHz|Add59~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add59~22_combout\ = \NCO_1MHz|Add63~18_combout\ $ (((!\NCO_1MHz|temp7\(18) & ((\NCO_1MHz|temp7\(17)) # (\NCO_1MHz|LessThan15~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(17),
	datab => \NCO_1MHz|temp7\(18),
	datac => \NCO_1MHz|LessThan15~32_combout\,
	datad => \NCO_1MHz|Add63~18_combout\,
	combout => \NCO_1MHz|Add59~22_combout\);

-- Location: LCCOMB_X19_Y13_N22
\NCO_1MHz|Add59~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add59~23_combout\ = \NCO_1MHz|Add63~16_combout\ $ (((!\NCO_1MHz|temp7\(18) & ((\NCO_1MHz|LessThan15~32_combout\) # (\NCO_1MHz|temp7\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(18),
	datab => \NCO_1MHz|LessThan15~32_combout\,
	datac => \NCO_1MHz|temp7\(17),
	datad => \NCO_1MHz|Add63~16_combout\,
	combout => \NCO_1MHz|Add59~23_combout\);

-- Location: LCCOMB_X18_Y13_N30
\NCO_1MHz|Add59~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add59~24_combout\ = \NCO_1MHz|Add63~14_combout\ $ (((!\NCO_1MHz|temp7\(18) & ((\NCO_1MHz|LessThan15~32_combout\) # (\NCO_1MHz|temp7\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan15~32_combout\,
	datab => \NCO_1MHz|temp7\(17),
	datac => \NCO_1MHz|temp7\(18),
	datad => \NCO_1MHz|Add63~14_combout\,
	combout => \NCO_1MHz|Add59~24_combout\);

-- Location: LCCOMB_X18_Y15_N26
\NCO_1MHz|Add59~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add59~25_combout\ = \NCO_1MHz|Add63~12_combout\ $ (((!\NCO_1MHz|temp7\(18) & ((\NCO_1MHz|temp7\(17)) # (\NCO_1MHz|LessThan15~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add63~12_combout\,
	datab => \NCO_1MHz|temp7\(18),
	datac => \NCO_1MHz|temp7\(17),
	datad => \NCO_1MHz|LessThan15~32_combout\,
	combout => \NCO_1MHz|Add59~25_combout\);

-- Location: LCCOMB_X19_Y14_N6
\NCO_1MHz|Add59~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add59~14_combout\ = \NCO_1MHz|Add63~10_combout\ $ (((!\NCO_1MHz|temp7\(18) & ((\NCO_1MHz|temp7\(17)) # (\NCO_1MHz|LessThan15~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(18),
	datab => \NCO_1MHz|temp7\(17),
	datac => \NCO_1MHz|LessThan15~32_combout\,
	datad => \NCO_1MHz|Add63~10_combout\,
	combout => \NCO_1MHz|Add59~14_combout\);

-- Location: LCCOMB_X18_Y13_N0
\NCO_1MHz|Add59~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add59~15_combout\ = \NCO_1MHz|Add63~8_combout\ $ (((!\NCO_1MHz|temp7\(18) & ((\NCO_1MHz|temp7\(17)) # (\NCO_1MHz|LessThan15~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add63~8_combout\,
	datab => \NCO_1MHz|temp7\(17),
	datac => \NCO_1MHz|temp7\(18),
	datad => \NCO_1MHz|LessThan15~32_combout\,
	combout => \NCO_1MHz|Add59~15_combout\);

-- Location: LCCOMB_X18_Y13_N28
\NCO_1MHz|Add59~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add59~16_combout\ = \NCO_1MHz|Add63~6_combout\ $ (((!\NCO_1MHz|temp7\(18) & ((\NCO_1MHz|temp7\(17)) # (\NCO_1MHz|LessThan15~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(18),
	datab => \NCO_1MHz|temp7\(17),
	datac => \NCO_1MHz|Add63~6_combout\,
	datad => \NCO_1MHz|LessThan15~32_combout\,
	combout => \NCO_1MHz|Add59~16_combout\);

-- Location: LCCOMB_X19_Y14_N8
\NCO_1MHz|Add59~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add59~17_combout\ = \NCO_1MHz|Add63~4_combout\ $ (((!\NCO_1MHz|temp7\(18) & ((\NCO_1MHz|LessThan15~32_combout\) # (\NCO_1MHz|temp7\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(18),
	datab => \NCO_1MHz|LessThan15~32_combout\,
	datac => \NCO_1MHz|Add63~4_combout\,
	datad => \NCO_1MHz|temp7\(17),
	combout => \NCO_1MHz|Add59~17_combout\);

-- Location: LCCOMB_X19_Y14_N2
\NCO_1MHz|Add59~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add59~18_combout\ = \NCO_1MHz|Add63~2_combout\ $ (((!\NCO_1MHz|temp7\(18) & ((\NCO_1MHz|LessThan15~32_combout\) # (\NCO_1MHz|temp7\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(18),
	datab => \NCO_1MHz|Add63~2_combout\,
	datac => \NCO_1MHz|LessThan15~32_combout\,
	datad => \NCO_1MHz|temp7\(17),
	combout => \NCO_1MHz|Add59~18_combout\);

-- Location: LCCOMB_X19_Y14_N12
\NCO_1MHz|y8[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y8[0]~20_cout\ = CARRY((!\NCO_1MHz|temp7\(18) & \NCO_1MHz|judge8~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp7\(18),
	datab => \NCO_1MHz|judge8~1_combout\,
	datad => VCC,
	cout => \NCO_1MHz|y8[0]~20_cout\);

-- Location: LCCOMB_X19_Y14_N14
\NCO_1MHz|y8[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y8[0]~21_combout\ = (\NCO_1MHz|y7\(0) & ((\NCO_1MHz|Add59~18_combout\ & (\NCO_1MHz|y8[0]~20_cout\ & VCC)) # (!\NCO_1MHz|Add59~18_combout\ & (!\NCO_1MHz|y8[0]~20_cout\)))) # (!\NCO_1MHz|y7\(0) & ((\NCO_1MHz|Add59~18_combout\ & 
-- (!\NCO_1MHz|y8[0]~20_cout\)) # (!\NCO_1MHz|Add59~18_combout\ & ((\NCO_1MHz|y8[0]~20_cout\) # (GND)))))
-- \NCO_1MHz|y8[0]~22\ = CARRY((\NCO_1MHz|y7\(0) & (!\NCO_1MHz|Add59~18_combout\ & !\NCO_1MHz|y8[0]~20_cout\)) # (!\NCO_1MHz|y7\(0) & ((!\NCO_1MHz|y8[0]~20_cout\) # (!\NCO_1MHz|Add59~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y7\(0),
	datab => \NCO_1MHz|Add59~18_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y8[0]~20_cout\,
	combout => \NCO_1MHz|y8[0]~21_combout\,
	cout => \NCO_1MHz|y8[0]~22\);

-- Location: LCCOMB_X19_Y14_N16
\NCO_1MHz|y8[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y8[1]~23_combout\ = ((\NCO_1MHz|y7\(1) $ (\NCO_1MHz|Add59~17_combout\ $ (!\NCO_1MHz|y8[0]~22\)))) # (GND)
-- \NCO_1MHz|y8[1]~24\ = CARRY((\NCO_1MHz|y7\(1) & ((\NCO_1MHz|Add59~17_combout\) # (!\NCO_1MHz|y8[0]~22\))) # (!\NCO_1MHz|y7\(1) & (\NCO_1MHz|Add59~17_combout\ & !\NCO_1MHz|y8[0]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y7\(1),
	datab => \NCO_1MHz|Add59~17_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y8[0]~22\,
	combout => \NCO_1MHz|y8[1]~23_combout\,
	cout => \NCO_1MHz|y8[1]~24\);

-- Location: LCCOMB_X19_Y14_N18
\NCO_1MHz|y8[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y8[2]~25_combout\ = (\NCO_1MHz|Add59~16_combout\ & ((\NCO_1MHz|y7\(2) & (\NCO_1MHz|y8[1]~24\ & VCC)) # (!\NCO_1MHz|y7\(2) & (!\NCO_1MHz|y8[1]~24\)))) # (!\NCO_1MHz|Add59~16_combout\ & ((\NCO_1MHz|y7\(2) & (!\NCO_1MHz|y8[1]~24\)) # 
-- (!\NCO_1MHz|y7\(2) & ((\NCO_1MHz|y8[1]~24\) # (GND)))))
-- \NCO_1MHz|y8[2]~26\ = CARRY((\NCO_1MHz|Add59~16_combout\ & (!\NCO_1MHz|y7\(2) & !\NCO_1MHz|y8[1]~24\)) # (!\NCO_1MHz|Add59~16_combout\ & ((!\NCO_1MHz|y8[1]~24\) # (!\NCO_1MHz|y7\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add59~16_combout\,
	datab => \NCO_1MHz|y7\(2),
	datad => VCC,
	cin => \NCO_1MHz|y8[1]~24\,
	combout => \NCO_1MHz|y8[2]~25_combout\,
	cout => \NCO_1MHz|y8[2]~26\);

-- Location: LCCOMB_X19_Y14_N20
\NCO_1MHz|y8[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y8[3]~27_combout\ = ((\NCO_1MHz|Add59~15_combout\ $ (\NCO_1MHz|y7\(3) $ (!\NCO_1MHz|y8[2]~26\)))) # (GND)
-- \NCO_1MHz|y8[3]~28\ = CARRY((\NCO_1MHz|Add59~15_combout\ & ((\NCO_1MHz|y7\(3)) # (!\NCO_1MHz|y8[2]~26\))) # (!\NCO_1MHz|Add59~15_combout\ & (\NCO_1MHz|y7\(3) & !\NCO_1MHz|y8[2]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add59~15_combout\,
	datab => \NCO_1MHz|y7\(3),
	datad => VCC,
	cin => \NCO_1MHz|y8[2]~26\,
	combout => \NCO_1MHz|y8[3]~27_combout\,
	cout => \NCO_1MHz|y8[3]~28\);

-- Location: LCCOMB_X19_Y14_N22
\NCO_1MHz|y8[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y8[4]~29_combout\ = (\NCO_1MHz|Add59~14_combout\ & ((\NCO_1MHz|y7\(4) & (\NCO_1MHz|y8[3]~28\ & VCC)) # (!\NCO_1MHz|y7\(4) & (!\NCO_1MHz|y8[3]~28\)))) # (!\NCO_1MHz|Add59~14_combout\ & ((\NCO_1MHz|y7\(4) & (!\NCO_1MHz|y8[3]~28\)) # 
-- (!\NCO_1MHz|y7\(4) & ((\NCO_1MHz|y8[3]~28\) # (GND)))))
-- \NCO_1MHz|y8[4]~30\ = CARRY((\NCO_1MHz|Add59~14_combout\ & (!\NCO_1MHz|y7\(4) & !\NCO_1MHz|y8[3]~28\)) # (!\NCO_1MHz|Add59~14_combout\ & ((!\NCO_1MHz|y8[3]~28\) # (!\NCO_1MHz|y7\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add59~14_combout\,
	datab => \NCO_1MHz|y7\(4),
	datad => VCC,
	cin => \NCO_1MHz|y8[3]~28\,
	combout => \NCO_1MHz|y8[4]~29_combout\,
	cout => \NCO_1MHz|y8[4]~30\);

-- Location: LCCOMB_X19_Y14_N24
\NCO_1MHz|y8[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y8[5]~31_combout\ = ((\NCO_1MHz|Add59~25_combout\ $ (\NCO_1MHz|y7\(5) $ (!\NCO_1MHz|y8[4]~30\)))) # (GND)
-- \NCO_1MHz|y8[5]~32\ = CARRY((\NCO_1MHz|Add59~25_combout\ & ((\NCO_1MHz|y7\(5)) # (!\NCO_1MHz|y8[4]~30\))) # (!\NCO_1MHz|Add59~25_combout\ & (\NCO_1MHz|y7\(5) & !\NCO_1MHz|y8[4]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add59~25_combout\,
	datab => \NCO_1MHz|y7\(5),
	datad => VCC,
	cin => \NCO_1MHz|y8[4]~30\,
	combout => \NCO_1MHz|y8[5]~31_combout\,
	cout => \NCO_1MHz|y8[5]~32\);

-- Location: LCCOMB_X19_Y14_N26
\NCO_1MHz|y8[6]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y8[6]~33_combout\ = (\NCO_1MHz|y7\(6) & ((\NCO_1MHz|Add59~24_combout\ & (\NCO_1MHz|y8[5]~32\ & VCC)) # (!\NCO_1MHz|Add59~24_combout\ & (!\NCO_1MHz|y8[5]~32\)))) # (!\NCO_1MHz|y7\(6) & ((\NCO_1MHz|Add59~24_combout\ & (!\NCO_1MHz|y8[5]~32\)) # 
-- (!\NCO_1MHz|Add59~24_combout\ & ((\NCO_1MHz|y8[5]~32\) # (GND)))))
-- \NCO_1MHz|y8[6]~34\ = CARRY((\NCO_1MHz|y7\(6) & (!\NCO_1MHz|Add59~24_combout\ & !\NCO_1MHz|y8[5]~32\)) # (!\NCO_1MHz|y7\(6) & ((!\NCO_1MHz|y8[5]~32\) # (!\NCO_1MHz|Add59~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y7\(6),
	datab => \NCO_1MHz|Add59~24_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y8[5]~32\,
	combout => \NCO_1MHz|y8[6]~33_combout\,
	cout => \NCO_1MHz|y8[6]~34\);

-- Location: LCCOMB_X19_Y14_N28
\NCO_1MHz|y8[7]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y8[7]~35_combout\ = ((\NCO_1MHz|Add59~23_combout\ $ (\NCO_1MHz|y7\(7) $ (!\NCO_1MHz|y8[6]~34\)))) # (GND)
-- \NCO_1MHz|y8[7]~36\ = CARRY((\NCO_1MHz|Add59~23_combout\ & ((\NCO_1MHz|y7\(7)) # (!\NCO_1MHz|y8[6]~34\))) # (!\NCO_1MHz|Add59~23_combout\ & (\NCO_1MHz|y7\(7) & !\NCO_1MHz|y8[6]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add59~23_combout\,
	datab => \NCO_1MHz|y7\(7),
	datad => VCC,
	cin => \NCO_1MHz|y8[6]~34\,
	combout => \NCO_1MHz|y8[7]~35_combout\,
	cout => \NCO_1MHz|y8[7]~36\);

-- Location: LCCOMB_X19_Y14_N30
\NCO_1MHz|y8[8]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y8[8]~37_combout\ = (\NCO_1MHz|Add59~22_combout\ & ((\NCO_1MHz|y7\(8) & (\NCO_1MHz|y8[7]~36\ & VCC)) # (!\NCO_1MHz|y7\(8) & (!\NCO_1MHz|y8[7]~36\)))) # (!\NCO_1MHz|Add59~22_combout\ & ((\NCO_1MHz|y7\(8) & (!\NCO_1MHz|y8[7]~36\)) # 
-- (!\NCO_1MHz|y7\(8) & ((\NCO_1MHz|y8[7]~36\) # (GND)))))
-- \NCO_1MHz|y8[8]~38\ = CARRY((\NCO_1MHz|Add59~22_combout\ & (!\NCO_1MHz|y7\(8) & !\NCO_1MHz|y8[7]~36\)) # (!\NCO_1MHz|Add59~22_combout\ & ((!\NCO_1MHz|y8[7]~36\) # (!\NCO_1MHz|y7\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add59~22_combout\,
	datab => \NCO_1MHz|y7\(8),
	datad => VCC,
	cin => \NCO_1MHz|y8[7]~36\,
	combout => \NCO_1MHz|y8[8]~37_combout\,
	cout => \NCO_1MHz|y8[8]~38\);

-- Location: LCCOMB_X19_Y13_N0
\NCO_1MHz|y8[9]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y8[9]~39_combout\ = ((\NCO_1MHz|y7\(9) $ (\NCO_1MHz|Add59~21_combout\ $ (!\NCO_1MHz|y8[8]~38\)))) # (GND)
-- \NCO_1MHz|y8[9]~40\ = CARRY((\NCO_1MHz|y7\(9) & ((\NCO_1MHz|Add59~21_combout\) # (!\NCO_1MHz|y8[8]~38\))) # (!\NCO_1MHz|y7\(9) & (\NCO_1MHz|Add59~21_combout\ & !\NCO_1MHz|y8[8]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y7\(9),
	datab => \NCO_1MHz|Add59~21_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y8[8]~38\,
	combout => \NCO_1MHz|y8[9]~39_combout\,
	cout => \NCO_1MHz|y8[9]~40\);

-- Location: LCCOMB_X19_Y13_N2
\NCO_1MHz|y8[10]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y8[10]~41_combout\ = (\NCO_1MHz|Add59~20_combout\ & ((\NCO_1MHz|y7\(10) & (\NCO_1MHz|y8[9]~40\ & VCC)) # (!\NCO_1MHz|y7\(10) & (!\NCO_1MHz|y8[9]~40\)))) # (!\NCO_1MHz|Add59~20_combout\ & ((\NCO_1MHz|y7\(10) & (!\NCO_1MHz|y8[9]~40\)) # 
-- (!\NCO_1MHz|y7\(10) & ((\NCO_1MHz|y8[9]~40\) # (GND)))))
-- \NCO_1MHz|y8[10]~42\ = CARRY((\NCO_1MHz|Add59~20_combout\ & (!\NCO_1MHz|y7\(10) & !\NCO_1MHz|y8[9]~40\)) # (!\NCO_1MHz|Add59~20_combout\ & ((!\NCO_1MHz|y8[9]~40\) # (!\NCO_1MHz|y7\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add59~20_combout\,
	datab => \NCO_1MHz|y7\(10),
	datad => VCC,
	cin => \NCO_1MHz|y8[9]~40\,
	combout => \NCO_1MHz|y8[10]~41_combout\,
	cout => \NCO_1MHz|y8[10]~42\);

-- Location: LCCOMB_X19_Y13_N4
\NCO_1MHz|y8[11]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y8[11]~43_combout\ = ((\NCO_1MHz|y7\(11) $ (\NCO_1MHz|Add59~19_combout\ $ (!\NCO_1MHz|y8[10]~42\)))) # (GND)
-- \NCO_1MHz|y8[11]~44\ = CARRY((\NCO_1MHz|y7\(11) & ((\NCO_1MHz|Add59~19_combout\) # (!\NCO_1MHz|y8[10]~42\))) # (!\NCO_1MHz|y7\(11) & (\NCO_1MHz|Add59~19_combout\ & !\NCO_1MHz|y8[10]~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y7\(11),
	datab => \NCO_1MHz|Add59~19_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y8[10]~42\,
	combout => \NCO_1MHz|y8[11]~43_combout\,
	cout => \NCO_1MHz|y8[11]~44\);

-- Location: LCCOMB_X19_Y13_N6
\NCO_1MHz|y8[12]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y8[12]~45_combout\ = (\NCO_1MHz|y7\(12) & ((\NCO_1MHz|Add59~19_combout\ & (\NCO_1MHz|y8[11]~44\ & VCC)) # (!\NCO_1MHz|Add59~19_combout\ & (!\NCO_1MHz|y8[11]~44\)))) # (!\NCO_1MHz|y7\(12) & ((\NCO_1MHz|Add59~19_combout\ & (!\NCO_1MHz|y8[11]~44\)) 
-- # (!\NCO_1MHz|Add59~19_combout\ & ((\NCO_1MHz|y8[11]~44\) # (GND)))))
-- \NCO_1MHz|y8[12]~46\ = CARRY((\NCO_1MHz|y7\(12) & (!\NCO_1MHz|Add59~19_combout\ & !\NCO_1MHz|y8[11]~44\)) # (!\NCO_1MHz|y7\(12) & ((!\NCO_1MHz|y8[11]~44\) # (!\NCO_1MHz|Add59~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y7\(12),
	datab => \NCO_1MHz|Add59~19_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y8[11]~44\,
	combout => \NCO_1MHz|y8[12]~45_combout\,
	cout => \NCO_1MHz|y8[12]~46\);

-- Location: LCCOMB_X19_Y13_N8
\NCO_1MHz|y8[13]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y8[13]~47_combout\ = ((\NCO_1MHz|y7\(13) $ (\NCO_1MHz|Add59~19_combout\ $ (!\NCO_1MHz|y8[12]~46\)))) # (GND)
-- \NCO_1MHz|y8[13]~48\ = CARRY((\NCO_1MHz|y7\(13) & ((\NCO_1MHz|Add59~19_combout\) # (!\NCO_1MHz|y8[12]~46\))) # (!\NCO_1MHz|y7\(13) & (\NCO_1MHz|Add59~19_combout\ & !\NCO_1MHz|y8[12]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y7\(13),
	datab => \NCO_1MHz|Add59~19_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y8[12]~46\,
	combout => \NCO_1MHz|y8[13]~47_combout\,
	cout => \NCO_1MHz|y8[13]~48\);

-- Location: LCCOMB_X19_Y13_N10
\NCO_1MHz|y8[14]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y8[14]~49_combout\ = (\NCO_1MHz|y7\(14) & ((\NCO_1MHz|Add59~19_combout\ & (\NCO_1MHz|y8[13]~48\ & VCC)) # (!\NCO_1MHz|Add59~19_combout\ & (!\NCO_1MHz|y8[13]~48\)))) # (!\NCO_1MHz|y7\(14) & ((\NCO_1MHz|Add59~19_combout\ & (!\NCO_1MHz|y8[13]~48\)) 
-- # (!\NCO_1MHz|Add59~19_combout\ & ((\NCO_1MHz|y8[13]~48\) # (GND)))))
-- \NCO_1MHz|y8[14]~50\ = CARRY((\NCO_1MHz|y7\(14) & (!\NCO_1MHz|Add59~19_combout\ & !\NCO_1MHz|y8[13]~48\)) # (!\NCO_1MHz|y7\(14) & ((!\NCO_1MHz|y8[13]~48\) # (!\NCO_1MHz|Add59~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y7\(14),
	datab => \NCO_1MHz|Add59~19_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y8[13]~48\,
	combout => \NCO_1MHz|y8[14]~49_combout\,
	cout => \NCO_1MHz|y8[14]~50\);

-- Location: LCCOMB_X19_Y13_N12
\NCO_1MHz|y8[15]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y8[15]~51_combout\ = ((\NCO_1MHz|y7\(15) $ (\NCO_1MHz|Add59~19_combout\ $ (!\NCO_1MHz|y8[14]~50\)))) # (GND)
-- \NCO_1MHz|y8[15]~52\ = CARRY((\NCO_1MHz|y7\(15) & ((\NCO_1MHz|Add59~19_combout\) # (!\NCO_1MHz|y8[14]~50\))) # (!\NCO_1MHz|y7\(15) & (\NCO_1MHz|Add59~19_combout\ & !\NCO_1MHz|y8[14]~50\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y7\(15),
	datab => \NCO_1MHz|Add59~19_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y8[14]~50\,
	combout => \NCO_1MHz|y8[15]~51_combout\,
	cout => \NCO_1MHz|y8[15]~52\);

-- Location: LCCOMB_X19_Y13_N14
\NCO_1MHz|y8[16]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y8[16]~53_combout\ = (\NCO_1MHz|y7\(16) & ((\NCO_1MHz|Add59~19_combout\ & (\NCO_1MHz|y8[15]~52\ & VCC)) # (!\NCO_1MHz|Add59~19_combout\ & (!\NCO_1MHz|y8[15]~52\)))) # (!\NCO_1MHz|y7\(16) & ((\NCO_1MHz|Add59~19_combout\ & (!\NCO_1MHz|y8[15]~52\)) 
-- # (!\NCO_1MHz|Add59~19_combout\ & ((\NCO_1MHz|y8[15]~52\) # (GND)))))
-- \NCO_1MHz|y8[16]~54\ = CARRY((\NCO_1MHz|y7\(16) & (!\NCO_1MHz|Add59~19_combout\ & !\NCO_1MHz|y8[15]~52\)) # (!\NCO_1MHz|y7\(16) & ((!\NCO_1MHz|y8[15]~52\) # (!\NCO_1MHz|Add59~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y7\(16),
	datab => \NCO_1MHz|Add59~19_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y8[15]~52\,
	combout => \NCO_1MHz|y8[16]~53_combout\,
	cout => \NCO_1MHz|y8[16]~54\);

-- Location: LCCOMB_X19_Y13_N16
\NCO_1MHz|y8[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y8[17]~55_combout\ = ((\NCO_1MHz|y7\(17) $ (\NCO_1MHz|Add59~19_combout\ $ (!\NCO_1MHz|y8[16]~54\)))) # (GND)
-- \NCO_1MHz|y8[17]~56\ = CARRY((\NCO_1MHz|y7\(17) & ((\NCO_1MHz|Add59~19_combout\) # (!\NCO_1MHz|y8[16]~54\))) # (!\NCO_1MHz|y7\(17) & (\NCO_1MHz|Add59~19_combout\ & !\NCO_1MHz|y8[16]~54\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y7\(17),
	datab => \NCO_1MHz|Add59~19_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y8[16]~54\,
	combout => \NCO_1MHz|y8[17]~55_combout\,
	cout => \NCO_1MHz|y8[17]~56\);

-- Location: LCCOMB_X19_Y13_N18
\NCO_1MHz|y8[18]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y8[18]~57_combout\ = \NCO_1MHz|y7\(18) $ (\NCO_1MHz|y8[17]~56\ $ (\NCO_1MHz|Add59~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y7\(18),
	datad => \NCO_1MHz|Add59~19_combout\,
	cin => \NCO_1MHz|y8[17]~56\,
	combout => \NCO_1MHz|y8[18]~57_combout\);

-- Location: FF_X19_Y13_N19
\NCO_1MHz|y8[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y8[18]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y8\(18));

-- Location: FF_X19_Y13_N17
\NCO_1MHz|y8[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y8[17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y8\(17));

-- Location: FF_X19_Y13_N15
\NCO_1MHz|y8[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y8[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y8\(16));

-- Location: FF_X19_Y13_N13
\NCO_1MHz|y8[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y8[15]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y8\(15));

-- Location: FF_X19_Y13_N11
\NCO_1MHz|y8[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y8[14]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y8\(14));

-- Location: FF_X19_Y13_N9
\NCO_1MHz|y8[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y8[13]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y8\(13));

-- Location: FF_X19_Y13_N7
\NCO_1MHz|y8[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y8[12]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y8\(12));

-- Location: FF_X19_Y13_N5
\NCO_1MHz|y8[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y8[11]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y8\(11));

-- Location: FF_X19_Y13_N3
\NCO_1MHz|y8[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y8[10]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y8\(10));

-- Location: FF_X19_Y13_N1
\NCO_1MHz|y8[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y8[9]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y8\(9));

-- Location: LCCOMB_X23_Y12_N24
\NCO_1MHz|Add67~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add67~19_combout\ = \NCO_1MHz|Add71~20_combout\ $ (((!\NCO_1MHz|temp8\(18) & ((\NCO_1MHz|LessThan17~30_combout\) # (\NCO_1MHz|temp8\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan17~30_combout\,
	datab => \NCO_1MHz|temp8\(18),
	datac => \NCO_1MHz|Add71~20_combout\,
	datad => \NCO_1MHz|temp8\(17),
	combout => \NCO_1MHz|Add67~19_combout\);

-- Location: FF_X19_Y14_N31
\NCO_1MHz|y8[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y8[8]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y8\(8));

-- Location: LCCOMB_X23_Y11_N28
\NCO_1MHz|Add67~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add67~20_combout\ = \NCO_1MHz|Add71~18_combout\ $ (((!\NCO_1MHz|temp8\(18) & ((\NCO_1MHz|LessThan17~30_combout\) # (\NCO_1MHz|temp8\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp8\(18),
	datab => \NCO_1MHz|LessThan17~30_combout\,
	datac => \NCO_1MHz|temp8\(17),
	datad => \NCO_1MHz|Add71~18_combout\,
	combout => \NCO_1MHz|Add67~20_combout\);

-- Location: LCCOMB_X23_Y11_N30
\NCO_1MHz|Add67~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add67~21_combout\ = \NCO_1MHz|Add71~16_combout\ $ (((!\NCO_1MHz|temp8\(18) & ((\NCO_1MHz|temp8\(17)) # (\NCO_1MHz|LessThan17~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp8\(18),
	datab => \NCO_1MHz|Add71~16_combout\,
	datac => \NCO_1MHz|temp8\(17),
	datad => \NCO_1MHz|LessThan17~30_combout\,
	combout => \NCO_1MHz|Add67~21_combout\);

-- Location: FF_X19_Y14_N29
\NCO_1MHz|y8[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y8[7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y8\(7));

-- Location: LCCOMB_X23_Y13_N10
\NCO_1MHz|Add67~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add67~22_combout\ = \NCO_1MHz|Add71~14_combout\ $ (((!\NCO_1MHz|temp8\(18) & ((\NCO_1MHz|temp8\(17)) # (\NCO_1MHz|LessThan17~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp8\(18),
	datab => \NCO_1MHz|Add71~14_combout\,
	datac => \NCO_1MHz|temp8\(17),
	datad => \NCO_1MHz|LessThan17~30_combout\,
	combout => \NCO_1MHz|Add67~22_combout\);

-- Location: FF_X19_Y14_N27
\NCO_1MHz|y8[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y8[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y8\(6));

-- Location: FF_X19_Y14_N25
\NCO_1MHz|y8[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y8[5]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y8\(5));

-- Location: LCCOMB_X21_Y13_N22
\NCO_1MHz|Add67~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add67~23_combout\ = \NCO_1MHz|Add71~12_combout\ $ (((!\NCO_1MHz|temp8\(18) & ((\NCO_1MHz|temp8\(17)) # (\NCO_1MHz|LessThan17~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp8\(17),
	datab => \NCO_1MHz|LessThan17~30_combout\,
	datac => \NCO_1MHz|temp8\(18),
	datad => \NCO_1MHz|Add71~12_combout\,
	combout => \NCO_1MHz|Add67~23_combout\);

-- Location: FF_X19_Y14_N23
\NCO_1MHz|y8[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y8[4]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y8\(4));

-- Location: LCCOMB_X23_Y13_N4
\NCO_1MHz|Add67~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add67~24_combout\ = \NCO_1MHz|Add71~10_combout\ $ (((!\NCO_1MHz|temp8\(18) & ((\NCO_1MHz|temp8\(17)) # (\NCO_1MHz|LessThan17~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp8\(18),
	datab => \NCO_1MHz|Add71~10_combout\,
	datac => \NCO_1MHz|temp8\(17),
	datad => \NCO_1MHz|LessThan17~30_combout\,
	combout => \NCO_1MHz|Add67~24_combout\);

-- Location: FF_X19_Y14_N21
\NCO_1MHz|y8[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y8[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y8\(3));

-- Location: LCCOMB_X23_Y13_N8
\NCO_1MHz|Add67~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add67~14_combout\ = \NCO_1MHz|Add71~8_combout\ $ (((!\NCO_1MHz|temp8\(18) & ((\NCO_1MHz|temp8\(17)) # (\NCO_1MHz|LessThan17~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp8\(18),
	datab => \NCO_1MHz|Add71~8_combout\,
	datac => \NCO_1MHz|temp8\(17),
	datad => \NCO_1MHz|LessThan17~30_combout\,
	combout => \NCO_1MHz|Add67~14_combout\);

-- Location: FF_X19_Y14_N19
\NCO_1MHz|y8[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y8[2]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y8\(2));

-- Location: LCCOMB_X23_Y11_N0
\NCO_1MHz|Add67~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add67~15_combout\ = \NCO_1MHz|Add71~6_combout\ $ (((!\NCO_1MHz|temp8\(18) & ((\NCO_1MHz|temp8\(17)) # (\NCO_1MHz|LessThan17~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp8\(18),
	datab => \NCO_1MHz|temp8\(17),
	datac => \NCO_1MHz|Add71~6_combout\,
	datad => \NCO_1MHz|LessThan17~30_combout\,
	combout => \NCO_1MHz|Add67~15_combout\);

-- Location: FF_X19_Y14_N17
\NCO_1MHz|y8[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y8[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y8\(1));

-- Location: LCCOMB_X21_Y13_N20
\NCO_1MHz|Add67~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add67~16_combout\ = \NCO_1MHz|Add71~4_combout\ $ (((!\NCO_1MHz|temp8\(18) & ((\NCO_1MHz|temp8\(17)) # (\NCO_1MHz|LessThan17~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp8\(17),
	datab => \NCO_1MHz|LessThan17~30_combout\,
	datac => \NCO_1MHz|temp8\(18),
	datad => \NCO_1MHz|Add71~4_combout\,
	combout => \NCO_1MHz|Add67~16_combout\);

-- Location: LCCOMB_X23_Y11_N26
\NCO_1MHz|Add67~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add67~17_combout\ = \NCO_1MHz|Add71~2_combout\ $ (((!\NCO_1MHz|temp8\(18) & ((\NCO_1MHz|temp8\(17)) # (\NCO_1MHz|LessThan17~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp8\(18),
	datab => \NCO_1MHz|temp8\(17),
	datac => \NCO_1MHz|Add71~2_combout\,
	datad => \NCO_1MHz|LessThan17~30_combout\,
	combout => \NCO_1MHz|Add67~17_combout\);

-- Location: FF_X19_Y14_N15
\NCO_1MHz|y8[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y8[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y8\(0));

-- Location: LCCOMB_X23_Y12_N28
\NCO_1MHz|judge9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|judge9~1_combout\ = (\NCO_1MHz|LessThan17~30_combout\) # (\NCO_1MHz|temp8\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NCO_1MHz|LessThan17~30_combout\,
	datad => \NCO_1MHz|temp8\(17),
	combout => \NCO_1MHz|judge9~1_combout\);

-- Location: LCCOMB_X23_Y13_N12
\NCO_1MHz|y9[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y9[0]~20_cout\ = CARRY((\NCO_1MHz|judge9~1_combout\ & !\NCO_1MHz|temp8\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge9~1_combout\,
	datab => \NCO_1MHz|temp8\(18),
	datad => VCC,
	cout => \NCO_1MHz|y9[0]~20_cout\);

-- Location: LCCOMB_X23_Y13_N14
\NCO_1MHz|y9[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y9[0]~21_combout\ = (\NCO_1MHz|Add67~17_combout\ & ((\NCO_1MHz|y8\(0) & (\NCO_1MHz|y9[0]~20_cout\ & VCC)) # (!\NCO_1MHz|y8\(0) & (!\NCO_1MHz|y9[0]~20_cout\)))) # (!\NCO_1MHz|Add67~17_combout\ & ((\NCO_1MHz|y8\(0) & (!\NCO_1MHz|y9[0]~20_cout\)) # 
-- (!\NCO_1MHz|y8\(0) & ((\NCO_1MHz|y9[0]~20_cout\) # (GND)))))
-- \NCO_1MHz|y9[0]~22\ = CARRY((\NCO_1MHz|Add67~17_combout\ & (!\NCO_1MHz|y8\(0) & !\NCO_1MHz|y9[0]~20_cout\)) # (!\NCO_1MHz|Add67~17_combout\ & ((!\NCO_1MHz|y9[0]~20_cout\) # (!\NCO_1MHz|y8\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add67~17_combout\,
	datab => \NCO_1MHz|y8\(0),
	datad => VCC,
	cin => \NCO_1MHz|y9[0]~20_cout\,
	combout => \NCO_1MHz|y9[0]~21_combout\,
	cout => \NCO_1MHz|y9[0]~22\);

-- Location: LCCOMB_X23_Y13_N16
\NCO_1MHz|y9[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y9[1]~23_combout\ = ((\NCO_1MHz|y8\(1) $ (\NCO_1MHz|Add67~16_combout\ $ (!\NCO_1MHz|y9[0]~22\)))) # (GND)
-- \NCO_1MHz|y9[1]~24\ = CARRY((\NCO_1MHz|y8\(1) & ((\NCO_1MHz|Add67~16_combout\) # (!\NCO_1MHz|y9[0]~22\))) # (!\NCO_1MHz|y8\(1) & (\NCO_1MHz|Add67~16_combout\ & !\NCO_1MHz|y9[0]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y8\(1),
	datab => \NCO_1MHz|Add67~16_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y9[0]~22\,
	combout => \NCO_1MHz|y9[1]~23_combout\,
	cout => \NCO_1MHz|y9[1]~24\);

-- Location: LCCOMB_X23_Y13_N18
\NCO_1MHz|y9[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y9[2]~25_combout\ = (\NCO_1MHz|y8\(2) & ((\NCO_1MHz|Add67~15_combout\ & (\NCO_1MHz|y9[1]~24\ & VCC)) # (!\NCO_1MHz|Add67~15_combout\ & (!\NCO_1MHz|y9[1]~24\)))) # (!\NCO_1MHz|y8\(2) & ((\NCO_1MHz|Add67~15_combout\ & (!\NCO_1MHz|y9[1]~24\)) # 
-- (!\NCO_1MHz|Add67~15_combout\ & ((\NCO_1MHz|y9[1]~24\) # (GND)))))
-- \NCO_1MHz|y9[2]~26\ = CARRY((\NCO_1MHz|y8\(2) & (!\NCO_1MHz|Add67~15_combout\ & !\NCO_1MHz|y9[1]~24\)) # (!\NCO_1MHz|y8\(2) & ((!\NCO_1MHz|y9[1]~24\) # (!\NCO_1MHz|Add67~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y8\(2),
	datab => \NCO_1MHz|Add67~15_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y9[1]~24\,
	combout => \NCO_1MHz|y9[2]~25_combout\,
	cout => \NCO_1MHz|y9[2]~26\);

-- Location: LCCOMB_X23_Y13_N20
\NCO_1MHz|y9[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y9[3]~27_combout\ = ((\NCO_1MHz|y8\(3) $ (\NCO_1MHz|Add67~14_combout\ $ (!\NCO_1MHz|y9[2]~26\)))) # (GND)
-- \NCO_1MHz|y9[3]~28\ = CARRY((\NCO_1MHz|y8\(3) & ((\NCO_1MHz|Add67~14_combout\) # (!\NCO_1MHz|y9[2]~26\))) # (!\NCO_1MHz|y8\(3) & (\NCO_1MHz|Add67~14_combout\ & !\NCO_1MHz|y9[2]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y8\(3),
	datab => \NCO_1MHz|Add67~14_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y9[2]~26\,
	combout => \NCO_1MHz|y9[3]~27_combout\,
	cout => \NCO_1MHz|y9[3]~28\);

-- Location: LCCOMB_X23_Y13_N22
\NCO_1MHz|y9[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y9[4]~29_combout\ = (\NCO_1MHz|y8\(4) & ((\NCO_1MHz|Add67~24_combout\ & (\NCO_1MHz|y9[3]~28\ & VCC)) # (!\NCO_1MHz|Add67~24_combout\ & (!\NCO_1MHz|y9[3]~28\)))) # (!\NCO_1MHz|y8\(4) & ((\NCO_1MHz|Add67~24_combout\ & (!\NCO_1MHz|y9[3]~28\)) # 
-- (!\NCO_1MHz|Add67~24_combout\ & ((\NCO_1MHz|y9[3]~28\) # (GND)))))
-- \NCO_1MHz|y9[4]~30\ = CARRY((\NCO_1MHz|y8\(4) & (!\NCO_1MHz|Add67~24_combout\ & !\NCO_1MHz|y9[3]~28\)) # (!\NCO_1MHz|y8\(4) & ((!\NCO_1MHz|y9[3]~28\) # (!\NCO_1MHz|Add67~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y8\(4),
	datab => \NCO_1MHz|Add67~24_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y9[3]~28\,
	combout => \NCO_1MHz|y9[4]~29_combout\,
	cout => \NCO_1MHz|y9[4]~30\);

-- Location: LCCOMB_X23_Y13_N24
\NCO_1MHz|y9[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y9[5]~31_combout\ = ((\NCO_1MHz|y8\(5) $ (\NCO_1MHz|Add67~23_combout\ $ (!\NCO_1MHz|y9[4]~30\)))) # (GND)
-- \NCO_1MHz|y9[5]~32\ = CARRY((\NCO_1MHz|y8\(5) & ((\NCO_1MHz|Add67~23_combout\) # (!\NCO_1MHz|y9[4]~30\))) # (!\NCO_1MHz|y8\(5) & (\NCO_1MHz|Add67~23_combout\ & !\NCO_1MHz|y9[4]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y8\(5),
	datab => \NCO_1MHz|Add67~23_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y9[4]~30\,
	combout => \NCO_1MHz|y9[5]~31_combout\,
	cout => \NCO_1MHz|y9[5]~32\);

-- Location: LCCOMB_X23_Y13_N26
\NCO_1MHz|y9[6]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y9[6]~33_combout\ = (\NCO_1MHz|Add67~22_combout\ & ((\NCO_1MHz|y8\(6) & (\NCO_1MHz|y9[5]~32\ & VCC)) # (!\NCO_1MHz|y8\(6) & (!\NCO_1MHz|y9[5]~32\)))) # (!\NCO_1MHz|Add67~22_combout\ & ((\NCO_1MHz|y8\(6) & (!\NCO_1MHz|y9[5]~32\)) # 
-- (!\NCO_1MHz|y8\(6) & ((\NCO_1MHz|y9[5]~32\) # (GND)))))
-- \NCO_1MHz|y9[6]~34\ = CARRY((\NCO_1MHz|Add67~22_combout\ & (!\NCO_1MHz|y8\(6) & !\NCO_1MHz|y9[5]~32\)) # (!\NCO_1MHz|Add67~22_combout\ & ((!\NCO_1MHz|y9[5]~32\) # (!\NCO_1MHz|y8\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add67~22_combout\,
	datab => \NCO_1MHz|y8\(6),
	datad => VCC,
	cin => \NCO_1MHz|y9[5]~32\,
	combout => \NCO_1MHz|y9[6]~33_combout\,
	cout => \NCO_1MHz|y9[6]~34\);

-- Location: LCCOMB_X23_Y13_N28
\NCO_1MHz|y9[7]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y9[7]~35_combout\ = ((\NCO_1MHz|Add67~21_combout\ $ (\NCO_1MHz|y8\(7) $ (!\NCO_1MHz|y9[6]~34\)))) # (GND)
-- \NCO_1MHz|y9[7]~36\ = CARRY((\NCO_1MHz|Add67~21_combout\ & ((\NCO_1MHz|y8\(7)) # (!\NCO_1MHz|y9[6]~34\))) # (!\NCO_1MHz|Add67~21_combout\ & (\NCO_1MHz|y8\(7) & !\NCO_1MHz|y9[6]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add67~21_combout\,
	datab => \NCO_1MHz|y8\(7),
	datad => VCC,
	cin => \NCO_1MHz|y9[6]~34\,
	combout => \NCO_1MHz|y9[7]~35_combout\,
	cout => \NCO_1MHz|y9[7]~36\);

-- Location: LCCOMB_X23_Y13_N30
\NCO_1MHz|y9[8]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y9[8]~37_combout\ = (\NCO_1MHz|y8\(8) & ((\NCO_1MHz|Add67~20_combout\ & (\NCO_1MHz|y9[7]~36\ & VCC)) # (!\NCO_1MHz|Add67~20_combout\ & (!\NCO_1MHz|y9[7]~36\)))) # (!\NCO_1MHz|y8\(8) & ((\NCO_1MHz|Add67~20_combout\ & (!\NCO_1MHz|y9[7]~36\)) # 
-- (!\NCO_1MHz|Add67~20_combout\ & ((\NCO_1MHz|y9[7]~36\) # (GND)))))
-- \NCO_1MHz|y9[8]~38\ = CARRY((\NCO_1MHz|y8\(8) & (!\NCO_1MHz|Add67~20_combout\ & !\NCO_1MHz|y9[7]~36\)) # (!\NCO_1MHz|y8\(8) & ((!\NCO_1MHz|y9[7]~36\) # (!\NCO_1MHz|Add67~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y8\(8),
	datab => \NCO_1MHz|Add67~20_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y9[7]~36\,
	combout => \NCO_1MHz|y9[8]~37_combout\,
	cout => \NCO_1MHz|y9[8]~38\);

-- Location: LCCOMB_X23_Y12_N0
\NCO_1MHz|y9[9]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y9[9]~39_combout\ = ((\NCO_1MHz|y8\(9) $ (\NCO_1MHz|Add67~19_combout\ $ (!\NCO_1MHz|y9[8]~38\)))) # (GND)
-- \NCO_1MHz|y9[9]~40\ = CARRY((\NCO_1MHz|y8\(9) & ((\NCO_1MHz|Add67~19_combout\) # (!\NCO_1MHz|y9[8]~38\))) # (!\NCO_1MHz|y8\(9) & (\NCO_1MHz|Add67~19_combout\ & !\NCO_1MHz|y9[8]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y8\(9),
	datab => \NCO_1MHz|Add67~19_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y9[8]~38\,
	combout => \NCO_1MHz|y9[9]~39_combout\,
	cout => \NCO_1MHz|y9[9]~40\);

-- Location: LCCOMB_X23_Y12_N2
\NCO_1MHz|y9[10]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y9[10]~41_combout\ = (\NCO_1MHz|Add67~18_combout\ & ((\NCO_1MHz|y8\(10) & (\NCO_1MHz|y9[9]~40\ & VCC)) # (!\NCO_1MHz|y8\(10) & (!\NCO_1MHz|y9[9]~40\)))) # (!\NCO_1MHz|Add67~18_combout\ & ((\NCO_1MHz|y8\(10) & (!\NCO_1MHz|y9[9]~40\)) # 
-- (!\NCO_1MHz|y8\(10) & ((\NCO_1MHz|y9[9]~40\) # (GND)))))
-- \NCO_1MHz|y9[10]~42\ = CARRY((\NCO_1MHz|Add67~18_combout\ & (!\NCO_1MHz|y8\(10) & !\NCO_1MHz|y9[9]~40\)) # (!\NCO_1MHz|Add67~18_combout\ & ((!\NCO_1MHz|y9[9]~40\) # (!\NCO_1MHz|y8\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add67~18_combout\,
	datab => \NCO_1MHz|y8\(10),
	datad => VCC,
	cin => \NCO_1MHz|y9[9]~40\,
	combout => \NCO_1MHz|y9[10]~41_combout\,
	cout => \NCO_1MHz|y9[10]~42\);

-- Location: LCCOMB_X23_Y12_N4
\NCO_1MHz|y9[11]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y9[11]~43_combout\ = ((\NCO_1MHz|Add67~18_combout\ $ (\NCO_1MHz|y8\(11) $ (!\NCO_1MHz|y9[10]~42\)))) # (GND)
-- \NCO_1MHz|y9[11]~44\ = CARRY((\NCO_1MHz|Add67~18_combout\ & ((\NCO_1MHz|y8\(11)) # (!\NCO_1MHz|y9[10]~42\))) # (!\NCO_1MHz|Add67~18_combout\ & (\NCO_1MHz|y8\(11) & !\NCO_1MHz|y9[10]~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add67~18_combout\,
	datab => \NCO_1MHz|y8\(11),
	datad => VCC,
	cin => \NCO_1MHz|y9[10]~42\,
	combout => \NCO_1MHz|y9[11]~43_combout\,
	cout => \NCO_1MHz|y9[11]~44\);

-- Location: LCCOMB_X23_Y12_N6
\NCO_1MHz|y9[12]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y9[12]~45_combout\ = (\NCO_1MHz|Add67~18_combout\ & ((\NCO_1MHz|y8\(12) & (\NCO_1MHz|y9[11]~44\ & VCC)) # (!\NCO_1MHz|y8\(12) & (!\NCO_1MHz|y9[11]~44\)))) # (!\NCO_1MHz|Add67~18_combout\ & ((\NCO_1MHz|y8\(12) & (!\NCO_1MHz|y9[11]~44\)) # 
-- (!\NCO_1MHz|y8\(12) & ((\NCO_1MHz|y9[11]~44\) # (GND)))))
-- \NCO_1MHz|y9[12]~46\ = CARRY((\NCO_1MHz|Add67~18_combout\ & (!\NCO_1MHz|y8\(12) & !\NCO_1MHz|y9[11]~44\)) # (!\NCO_1MHz|Add67~18_combout\ & ((!\NCO_1MHz|y9[11]~44\) # (!\NCO_1MHz|y8\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add67~18_combout\,
	datab => \NCO_1MHz|y8\(12),
	datad => VCC,
	cin => \NCO_1MHz|y9[11]~44\,
	combout => \NCO_1MHz|y9[12]~45_combout\,
	cout => \NCO_1MHz|y9[12]~46\);

-- Location: LCCOMB_X23_Y12_N8
\NCO_1MHz|y9[13]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y9[13]~47_combout\ = ((\NCO_1MHz|Add67~18_combout\ $ (\NCO_1MHz|y8\(13) $ (!\NCO_1MHz|y9[12]~46\)))) # (GND)
-- \NCO_1MHz|y9[13]~48\ = CARRY((\NCO_1MHz|Add67~18_combout\ & ((\NCO_1MHz|y8\(13)) # (!\NCO_1MHz|y9[12]~46\))) # (!\NCO_1MHz|Add67~18_combout\ & (\NCO_1MHz|y8\(13) & !\NCO_1MHz|y9[12]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add67~18_combout\,
	datab => \NCO_1MHz|y8\(13),
	datad => VCC,
	cin => \NCO_1MHz|y9[12]~46\,
	combout => \NCO_1MHz|y9[13]~47_combout\,
	cout => \NCO_1MHz|y9[13]~48\);

-- Location: LCCOMB_X23_Y12_N10
\NCO_1MHz|y9[14]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y9[14]~49_combout\ = (\NCO_1MHz|Add67~18_combout\ & ((\NCO_1MHz|y8\(14) & (\NCO_1MHz|y9[13]~48\ & VCC)) # (!\NCO_1MHz|y8\(14) & (!\NCO_1MHz|y9[13]~48\)))) # (!\NCO_1MHz|Add67~18_combout\ & ((\NCO_1MHz|y8\(14) & (!\NCO_1MHz|y9[13]~48\)) # 
-- (!\NCO_1MHz|y8\(14) & ((\NCO_1MHz|y9[13]~48\) # (GND)))))
-- \NCO_1MHz|y9[14]~50\ = CARRY((\NCO_1MHz|Add67~18_combout\ & (!\NCO_1MHz|y8\(14) & !\NCO_1MHz|y9[13]~48\)) # (!\NCO_1MHz|Add67~18_combout\ & ((!\NCO_1MHz|y9[13]~48\) # (!\NCO_1MHz|y8\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add67~18_combout\,
	datab => \NCO_1MHz|y8\(14),
	datad => VCC,
	cin => \NCO_1MHz|y9[13]~48\,
	combout => \NCO_1MHz|y9[14]~49_combout\,
	cout => \NCO_1MHz|y9[14]~50\);

-- Location: LCCOMB_X23_Y12_N12
\NCO_1MHz|y9[15]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y9[15]~51_combout\ = ((\NCO_1MHz|Add67~18_combout\ $ (\NCO_1MHz|y8\(15) $ (!\NCO_1MHz|y9[14]~50\)))) # (GND)
-- \NCO_1MHz|y9[15]~52\ = CARRY((\NCO_1MHz|Add67~18_combout\ & ((\NCO_1MHz|y8\(15)) # (!\NCO_1MHz|y9[14]~50\))) # (!\NCO_1MHz|Add67~18_combout\ & (\NCO_1MHz|y8\(15) & !\NCO_1MHz|y9[14]~50\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add67~18_combout\,
	datab => \NCO_1MHz|y8\(15),
	datad => VCC,
	cin => \NCO_1MHz|y9[14]~50\,
	combout => \NCO_1MHz|y9[15]~51_combout\,
	cout => \NCO_1MHz|y9[15]~52\);

-- Location: LCCOMB_X23_Y12_N14
\NCO_1MHz|y9[16]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y9[16]~53_combout\ = (\NCO_1MHz|Add67~18_combout\ & ((\NCO_1MHz|y8\(16) & (\NCO_1MHz|y9[15]~52\ & VCC)) # (!\NCO_1MHz|y8\(16) & (!\NCO_1MHz|y9[15]~52\)))) # (!\NCO_1MHz|Add67~18_combout\ & ((\NCO_1MHz|y8\(16) & (!\NCO_1MHz|y9[15]~52\)) # 
-- (!\NCO_1MHz|y8\(16) & ((\NCO_1MHz|y9[15]~52\) # (GND)))))
-- \NCO_1MHz|y9[16]~54\ = CARRY((\NCO_1MHz|Add67~18_combout\ & (!\NCO_1MHz|y8\(16) & !\NCO_1MHz|y9[15]~52\)) # (!\NCO_1MHz|Add67~18_combout\ & ((!\NCO_1MHz|y9[15]~52\) # (!\NCO_1MHz|y8\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add67~18_combout\,
	datab => \NCO_1MHz|y8\(16),
	datad => VCC,
	cin => \NCO_1MHz|y9[15]~52\,
	combout => \NCO_1MHz|y9[16]~53_combout\,
	cout => \NCO_1MHz|y9[16]~54\);

-- Location: LCCOMB_X23_Y12_N16
\NCO_1MHz|y9[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y9[17]~55_combout\ = ((\NCO_1MHz|Add67~18_combout\ $ (\NCO_1MHz|y8\(17) $ (!\NCO_1MHz|y9[16]~54\)))) # (GND)
-- \NCO_1MHz|y9[17]~56\ = CARRY((\NCO_1MHz|Add67~18_combout\ & ((\NCO_1MHz|y8\(17)) # (!\NCO_1MHz|y9[16]~54\))) # (!\NCO_1MHz|Add67~18_combout\ & (\NCO_1MHz|y8\(17) & !\NCO_1MHz|y9[16]~54\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add67~18_combout\,
	datab => \NCO_1MHz|y8\(17),
	datad => VCC,
	cin => \NCO_1MHz|y9[16]~54\,
	combout => \NCO_1MHz|y9[17]~55_combout\,
	cout => \NCO_1MHz|y9[17]~56\);

-- Location: LCCOMB_X23_Y12_N18
\NCO_1MHz|y9[18]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y9[18]~57_combout\ = \NCO_1MHz|Add67~18_combout\ $ (\NCO_1MHz|y9[17]~56\ $ (\NCO_1MHz|y8\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add67~18_combout\,
	datad => \NCO_1MHz|y8\(18),
	cin => \NCO_1MHz|y9[17]~56\,
	combout => \NCO_1MHz|y9[18]~57_combout\);

-- Location: FF_X23_Y12_N19
\NCO_1MHz|y9[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y9[18]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y9\(18));

-- Location: LCCOMB_X21_Y14_N10
\NCO_1MHz|WideOr14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|WideOr14~1_combout\ = (\NCO_1MHz|y8\(7)) # ((\NCO_1MHz|y8\(2)) # ((\NCO_1MHz|y8\(0)) # (\NCO_1MHz|y8\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y8\(7),
	datab => \NCO_1MHz|y8\(2),
	datac => \NCO_1MHz|y8\(0),
	datad => \NCO_1MHz|y8\(8),
	combout => \NCO_1MHz|WideOr14~1_combout\);

-- Location: LCCOMB_X21_Y14_N0
\NCO_1MHz|WideOr14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|WideOr14~0_combout\ = (\NCO_1MHz|y8\(3)) # ((\NCO_1MHz|y8\(4)) # ((\NCO_1MHz|y8\(6)) # (\NCO_1MHz|y8\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y8\(3),
	datab => \NCO_1MHz|y8\(4),
	datac => \NCO_1MHz|y8\(6),
	datad => \NCO_1MHz|y8\(5),
	combout => \NCO_1MHz|WideOr14~0_combout\);

-- Location: LCCOMB_X21_Y14_N4
\NCO_1MHz|WideOr14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|WideOr14~2_combout\ = (\NCO_1MHz|WideOr14~1_combout\) # ((\NCO_1MHz|y8\(1)) # (\NCO_1MHz|WideOr14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|WideOr14~1_combout\,
	datac => \NCO_1MHz|y8\(1),
	datad => \NCO_1MHz|WideOr14~0_combout\,
	combout => \NCO_1MHz|WideOr14~2_combout\);

-- Location: LCCOMB_X20_Y12_N6
\NCO_1MHz|Add69~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add69~1_cout\ = CARRY((\NCO_1MHz|y8\(18) & \NCO_1MHz|WideOr14~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y8\(18),
	datab => \NCO_1MHz|WideOr14~2_combout\,
	datad => VCC,
	cout => \NCO_1MHz|Add69~1_cout\);

-- Location: LCCOMB_X20_Y12_N8
\NCO_1MHz|Add69~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add69~2_combout\ = (\NCO_1MHz|y8\(9) & (!\NCO_1MHz|Add69~1_cout\)) # (!\NCO_1MHz|y8\(9) & ((\NCO_1MHz|Add69~1_cout\) # (GND)))
-- \NCO_1MHz|Add69~3\ = CARRY((!\NCO_1MHz|Add69~1_cout\) # (!\NCO_1MHz|y8\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y8\(9),
	datad => VCC,
	cin => \NCO_1MHz|Add69~1_cout\,
	combout => \NCO_1MHz|Add69~2_combout\,
	cout => \NCO_1MHz|Add69~3\);

-- Location: LCCOMB_X20_Y12_N10
\NCO_1MHz|Add69~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add69~4_combout\ = (\NCO_1MHz|y8\(10) & (\NCO_1MHz|Add69~3\ $ (GND))) # (!\NCO_1MHz|y8\(10) & (!\NCO_1MHz|Add69~3\ & VCC))
-- \NCO_1MHz|Add69~5\ = CARRY((\NCO_1MHz|y8\(10) & !\NCO_1MHz|Add69~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y8\(10),
	datad => VCC,
	cin => \NCO_1MHz|Add69~3\,
	combout => \NCO_1MHz|Add69~4_combout\,
	cout => \NCO_1MHz|Add69~5\);

-- Location: LCCOMB_X20_Y12_N12
\NCO_1MHz|Add69~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add69~6_combout\ = (\NCO_1MHz|y8\(11) & (!\NCO_1MHz|Add69~5\)) # (!\NCO_1MHz|y8\(11) & ((\NCO_1MHz|Add69~5\) # (GND)))
-- \NCO_1MHz|Add69~7\ = CARRY((!\NCO_1MHz|Add69~5\) # (!\NCO_1MHz|y8\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y8\(11),
	datad => VCC,
	cin => \NCO_1MHz|Add69~5\,
	combout => \NCO_1MHz|Add69~6_combout\,
	cout => \NCO_1MHz|Add69~7\);

-- Location: LCCOMB_X20_Y12_N14
\NCO_1MHz|Add69~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add69~8_combout\ = (\NCO_1MHz|y8\(12) & (\NCO_1MHz|Add69~7\ $ (GND))) # (!\NCO_1MHz|y8\(12) & (!\NCO_1MHz|Add69~7\ & VCC))
-- \NCO_1MHz|Add69~9\ = CARRY((\NCO_1MHz|y8\(12) & !\NCO_1MHz|Add69~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y8\(12),
	datad => VCC,
	cin => \NCO_1MHz|Add69~7\,
	combout => \NCO_1MHz|Add69~8_combout\,
	cout => \NCO_1MHz|Add69~9\);

-- Location: LCCOMB_X20_Y12_N16
\NCO_1MHz|Add69~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add69~10_combout\ = (\NCO_1MHz|y8\(13) & (!\NCO_1MHz|Add69~9\)) # (!\NCO_1MHz|y8\(13) & ((\NCO_1MHz|Add69~9\) # (GND)))
-- \NCO_1MHz|Add69~11\ = CARRY((!\NCO_1MHz|Add69~9\) # (!\NCO_1MHz|y8\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y8\(13),
	datad => VCC,
	cin => \NCO_1MHz|Add69~9\,
	combout => \NCO_1MHz|Add69~10_combout\,
	cout => \NCO_1MHz|Add69~11\);

-- Location: LCCOMB_X20_Y12_N18
\NCO_1MHz|Add69~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add69~12_combout\ = (\NCO_1MHz|y8\(14) & (\NCO_1MHz|Add69~11\ $ (GND))) # (!\NCO_1MHz|y8\(14) & (!\NCO_1MHz|Add69~11\ & VCC))
-- \NCO_1MHz|Add69~13\ = CARRY((\NCO_1MHz|y8\(14) & !\NCO_1MHz|Add69~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y8\(14),
	datad => VCC,
	cin => \NCO_1MHz|Add69~11\,
	combout => \NCO_1MHz|Add69~12_combout\,
	cout => \NCO_1MHz|Add69~13\);

-- Location: LCCOMB_X20_Y12_N20
\NCO_1MHz|Add69~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add69~14_combout\ = (\NCO_1MHz|y8\(15) & (!\NCO_1MHz|Add69~13\)) # (!\NCO_1MHz|y8\(15) & ((\NCO_1MHz|Add69~13\) # (GND)))
-- \NCO_1MHz|Add69~15\ = CARRY((!\NCO_1MHz|Add69~13\) # (!\NCO_1MHz|y8\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y8\(15),
	datad => VCC,
	cin => \NCO_1MHz|Add69~13\,
	combout => \NCO_1MHz|Add69~14_combout\,
	cout => \NCO_1MHz|Add69~15\);

-- Location: LCCOMB_X20_Y12_N22
\NCO_1MHz|Add69~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add69~16_combout\ = (\NCO_1MHz|y8\(16) & (\NCO_1MHz|Add69~15\ $ (GND))) # (!\NCO_1MHz|y8\(16) & (!\NCO_1MHz|Add69~15\ & VCC))
-- \NCO_1MHz|Add69~17\ = CARRY((\NCO_1MHz|y8\(16) & !\NCO_1MHz|Add69~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y8\(16),
	datad => VCC,
	cin => \NCO_1MHz|Add69~15\,
	combout => \NCO_1MHz|Add69~16_combout\,
	cout => \NCO_1MHz|Add69~17\);

-- Location: LCCOMB_X20_Y12_N24
\NCO_1MHz|Add69~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add69~18_combout\ = (\NCO_1MHz|y8\(17) & (!\NCO_1MHz|Add69~17\)) # (!\NCO_1MHz|y8\(17) & ((\NCO_1MHz|Add69~17\) # (GND)))
-- \NCO_1MHz|Add69~19\ = CARRY((!\NCO_1MHz|Add69~17\) # (!\NCO_1MHz|y8\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y8\(17),
	datad => VCC,
	cin => \NCO_1MHz|Add69~17\,
	combout => \NCO_1MHz|Add69~18_combout\,
	cout => \NCO_1MHz|Add69~19\);

-- Location: LCCOMB_X20_Y12_N26
\NCO_1MHz|Add69~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add69~20_combout\ = (\NCO_1MHz|y8\(18) & (\NCO_1MHz|Add69~19\ $ (GND))) # (!\NCO_1MHz|y8\(18) & (!\NCO_1MHz|Add69~19\ & VCC))
-- \NCO_1MHz|Add69~21\ = CARRY((\NCO_1MHz|y8\(18) & !\NCO_1MHz|Add69~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y8\(18),
	datad => VCC,
	cin => \NCO_1MHz|Add69~19\,
	combout => \NCO_1MHz|Add69~20_combout\,
	cout => \NCO_1MHz|Add69~21\);

-- Location: LCCOMB_X20_Y12_N28
\NCO_1MHz|Add69~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add69~22_combout\ = \NCO_1MHz|y8\(18) $ (!\NCO_1MHz|Add69~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y8\(18),
	cin => \NCO_1MHz|Add69~21\,
	combout => \NCO_1MHz|Add69~22_combout\);

-- Location: LCCOMB_X18_Y11_N28
\NCO_1MHz|Add66~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add66~18_combout\ = \NCO_1MHz|Add69~22_combout\ $ (((!\NCO_1MHz|temp8\(18) & ((\NCO_1MHz|LessThan17~30_combout\) # (\NCO_1MHz|temp8\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add69~22_combout\,
	datab => \NCO_1MHz|LessThan17~30_combout\,
	datac => \NCO_1MHz|temp8\(17),
	datad => \NCO_1MHz|temp8\(18),
	combout => \NCO_1MHz|Add66~18_combout\);

-- Location: LCCOMB_X18_Y11_N30
\NCO_1MHz|Add66~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add66~19_combout\ = \NCO_1MHz|Add69~20_combout\ $ (((!\NCO_1MHz|temp8\(18) & ((\NCO_1MHz|temp8\(17)) # (\NCO_1MHz|LessThan17~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add69~20_combout\,
	datab => \NCO_1MHz|temp8\(18),
	datac => \NCO_1MHz|temp8\(17),
	datad => \NCO_1MHz|LessThan17~30_combout\,
	combout => \NCO_1MHz|Add66~19_combout\);

-- Location: LCCOMB_X20_Y12_N2
\NCO_1MHz|Add66~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add66~20_combout\ = \NCO_1MHz|Add69~18_combout\ $ (((!\NCO_1MHz|temp8\(18) & ((\NCO_1MHz|LessThan17~30_combout\) # (\NCO_1MHz|temp8\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan17~30_combout\,
	datab => \NCO_1MHz|temp8\(18),
	datac => \NCO_1MHz|temp8\(17),
	datad => \NCO_1MHz|Add69~18_combout\,
	combout => \NCO_1MHz|Add66~20_combout\);

-- Location: LCCOMB_X20_Y12_N4
\NCO_1MHz|Add66~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add66~21_combout\ = \NCO_1MHz|Add69~16_combout\ $ (((!\NCO_1MHz|temp8\(18) & ((\NCO_1MHz|LessThan17~30_combout\) # (\NCO_1MHz|temp8\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan17~30_combout\,
	datab => \NCO_1MHz|temp8\(18),
	datac => \NCO_1MHz|temp8\(17),
	datad => \NCO_1MHz|Add69~16_combout\,
	combout => \NCO_1MHz|Add66~21_combout\);

-- Location: LCCOMB_X20_Y12_N30
\NCO_1MHz|Add66~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add66~22_combout\ = \NCO_1MHz|Add69~14_combout\ $ (((!\NCO_1MHz|temp8\(18) & ((\NCO_1MHz|LessThan17~30_combout\) # (\NCO_1MHz|temp8\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan17~30_combout\,
	datab => \NCO_1MHz|temp8\(18),
	datac => \NCO_1MHz|temp8\(17),
	datad => \NCO_1MHz|Add69~14_combout\,
	combout => \NCO_1MHz|Add66~22_combout\);

-- Location: LCCOMB_X18_Y12_N6
\NCO_1MHz|Add66~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add66~23_combout\ = \NCO_1MHz|Add69~12_combout\ $ (((!\NCO_1MHz|temp8\(18) & ((\NCO_1MHz|temp8\(17)) # (\NCO_1MHz|LessThan17~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp8\(18),
	datab => \NCO_1MHz|temp8\(17),
	datac => \NCO_1MHz|LessThan17~30_combout\,
	datad => \NCO_1MHz|Add69~12_combout\,
	combout => \NCO_1MHz|Add66~23_combout\);

-- Location: LCCOMB_X18_Y12_N0
\NCO_1MHz|Add66~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add66~24_combout\ = \NCO_1MHz|Add69~10_combout\ $ (((!\NCO_1MHz|temp8\(18) & ((\NCO_1MHz|temp8\(17)) # (\NCO_1MHz|LessThan17~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp8\(18),
	datab => \NCO_1MHz|temp8\(17),
	datac => \NCO_1MHz|LessThan17~30_combout\,
	datad => \NCO_1MHz|Add69~10_combout\,
	combout => \NCO_1MHz|Add66~24_combout\);

-- Location: LCCOMB_X20_Y12_N0
\NCO_1MHz|Add66~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add66~14_combout\ = \NCO_1MHz|Add69~8_combout\ $ (((!\NCO_1MHz|temp8\(18) & ((\NCO_1MHz|LessThan17~30_combout\) # (\NCO_1MHz|temp8\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan17~30_combout\,
	datab => \NCO_1MHz|temp8\(18),
	datac => \NCO_1MHz|temp8\(17),
	datad => \NCO_1MHz|Add69~8_combout\,
	combout => \NCO_1MHz|Add66~14_combout\);

-- Location: LCCOMB_X18_Y12_N8
\NCO_1MHz|Add66~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add66~15_combout\ = \NCO_1MHz|Add69~6_combout\ $ (((!\NCO_1MHz|temp8\(18) & ((\NCO_1MHz|temp8\(17)) # (\NCO_1MHz|LessThan17~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp8\(18),
	datab => \NCO_1MHz|temp8\(17),
	datac => \NCO_1MHz|LessThan17~30_combout\,
	datad => \NCO_1MHz|Add69~6_combout\,
	combout => \NCO_1MHz|Add66~15_combout\);

-- Location: LCCOMB_X18_Y12_N2
\NCO_1MHz|Add66~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add66~16_combout\ = \NCO_1MHz|Add69~4_combout\ $ (((!\NCO_1MHz|temp8\(18) & ((\NCO_1MHz|LessThan17~30_combout\) # (\NCO_1MHz|temp8\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp8\(18),
	datab => \NCO_1MHz|Add69~4_combout\,
	datac => \NCO_1MHz|LessThan17~30_combout\,
	datad => \NCO_1MHz|temp8\(17),
	combout => \NCO_1MHz|Add66~16_combout\);

-- Location: LCCOMB_X18_Y12_N4
\NCO_1MHz|Add66~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add66~17_combout\ = \NCO_1MHz|Add69~2_combout\ $ (((!\NCO_1MHz|temp8\(18) & ((\NCO_1MHz|temp8\(17)) # (\NCO_1MHz|LessThan17~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp8\(18),
	datab => \NCO_1MHz|temp8\(17),
	datac => \NCO_1MHz|LessThan17~30_combout\,
	datad => \NCO_1MHz|Add69~2_combout\,
	combout => \NCO_1MHz|Add66~17_combout\);

-- Location: LCCOMB_X18_Y12_N12
\NCO_1MHz|x9[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x9[0]~20_cout\ = CARRY((\NCO_1MHz|temp8\(18)) # (!\NCO_1MHz|judge9~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp8\(18),
	datab => \NCO_1MHz|judge9~1_combout\,
	datad => VCC,
	cout => \NCO_1MHz|x9[0]~20_cout\);

-- Location: LCCOMB_X18_Y12_N14
\NCO_1MHz|x9[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x9[0]~21_combout\ = (\NCO_1MHz|Add66~17_combout\ & ((\NCO_1MHz|x8\(0) & (!\NCO_1MHz|x9[0]~20_cout\)) # (!\NCO_1MHz|x8\(0) & ((\NCO_1MHz|x9[0]~20_cout\) # (GND))))) # (!\NCO_1MHz|Add66~17_combout\ & ((\NCO_1MHz|x8\(0) & (\NCO_1MHz|x9[0]~20_cout\ 
-- & VCC)) # (!\NCO_1MHz|x8\(0) & (!\NCO_1MHz|x9[0]~20_cout\))))
-- \NCO_1MHz|x9[0]~22\ = CARRY((\NCO_1MHz|Add66~17_combout\ & ((!\NCO_1MHz|x9[0]~20_cout\) # (!\NCO_1MHz|x8\(0)))) # (!\NCO_1MHz|Add66~17_combout\ & (!\NCO_1MHz|x8\(0) & !\NCO_1MHz|x9[0]~20_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add66~17_combout\,
	datab => \NCO_1MHz|x8\(0),
	datad => VCC,
	cin => \NCO_1MHz|x9[0]~20_cout\,
	combout => \NCO_1MHz|x9[0]~21_combout\,
	cout => \NCO_1MHz|x9[0]~22\);

-- Location: LCCOMB_X18_Y12_N16
\NCO_1MHz|x9[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x9[1]~23_combout\ = ((\NCO_1MHz|x8\(1) $ (\NCO_1MHz|Add66~16_combout\ $ (\NCO_1MHz|x9[0]~22\)))) # (GND)
-- \NCO_1MHz|x9[1]~24\ = CARRY((\NCO_1MHz|x8\(1) & ((!\NCO_1MHz|x9[0]~22\) # (!\NCO_1MHz|Add66~16_combout\))) # (!\NCO_1MHz|x8\(1) & (!\NCO_1MHz|Add66~16_combout\ & !\NCO_1MHz|x9[0]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x8\(1),
	datab => \NCO_1MHz|Add66~16_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x9[0]~22\,
	combout => \NCO_1MHz|x9[1]~23_combout\,
	cout => \NCO_1MHz|x9[1]~24\);

-- Location: LCCOMB_X18_Y12_N18
\NCO_1MHz|x9[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x9[2]~25_combout\ = (\NCO_1MHz|Add66~15_combout\ & ((\NCO_1MHz|x8\(2) & (!\NCO_1MHz|x9[1]~24\)) # (!\NCO_1MHz|x8\(2) & ((\NCO_1MHz|x9[1]~24\) # (GND))))) # (!\NCO_1MHz|Add66~15_combout\ & ((\NCO_1MHz|x8\(2) & (\NCO_1MHz|x9[1]~24\ & VCC)) # 
-- (!\NCO_1MHz|x8\(2) & (!\NCO_1MHz|x9[1]~24\))))
-- \NCO_1MHz|x9[2]~26\ = CARRY((\NCO_1MHz|Add66~15_combout\ & ((!\NCO_1MHz|x9[1]~24\) # (!\NCO_1MHz|x8\(2)))) # (!\NCO_1MHz|Add66~15_combout\ & (!\NCO_1MHz|x8\(2) & !\NCO_1MHz|x9[1]~24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add66~15_combout\,
	datab => \NCO_1MHz|x8\(2),
	datad => VCC,
	cin => \NCO_1MHz|x9[1]~24\,
	combout => \NCO_1MHz|x9[2]~25_combout\,
	cout => \NCO_1MHz|x9[2]~26\);

-- Location: LCCOMB_X18_Y12_N20
\NCO_1MHz|x9[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x9[3]~27_combout\ = ((\NCO_1MHz|x8\(3) $ (\NCO_1MHz|Add66~14_combout\ $ (\NCO_1MHz|x9[2]~26\)))) # (GND)
-- \NCO_1MHz|x9[3]~28\ = CARRY((\NCO_1MHz|x8\(3) & ((!\NCO_1MHz|x9[2]~26\) # (!\NCO_1MHz|Add66~14_combout\))) # (!\NCO_1MHz|x8\(3) & (!\NCO_1MHz|Add66~14_combout\ & !\NCO_1MHz|x9[2]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x8\(3),
	datab => \NCO_1MHz|Add66~14_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x9[2]~26\,
	combout => \NCO_1MHz|x9[3]~27_combout\,
	cout => \NCO_1MHz|x9[3]~28\);

-- Location: LCCOMB_X18_Y12_N22
\NCO_1MHz|x9[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x9[4]~29_combout\ = (\NCO_1MHz|x8\(4) & ((\NCO_1MHz|Add66~24_combout\ & (!\NCO_1MHz|x9[3]~28\)) # (!\NCO_1MHz|Add66~24_combout\ & (\NCO_1MHz|x9[3]~28\ & VCC)))) # (!\NCO_1MHz|x8\(4) & ((\NCO_1MHz|Add66~24_combout\ & ((\NCO_1MHz|x9[3]~28\) # 
-- (GND))) # (!\NCO_1MHz|Add66~24_combout\ & (!\NCO_1MHz|x9[3]~28\))))
-- \NCO_1MHz|x9[4]~30\ = CARRY((\NCO_1MHz|x8\(4) & (\NCO_1MHz|Add66~24_combout\ & !\NCO_1MHz|x9[3]~28\)) # (!\NCO_1MHz|x8\(4) & ((\NCO_1MHz|Add66~24_combout\) # (!\NCO_1MHz|x9[3]~28\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x8\(4),
	datab => \NCO_1MHz|Add66~24_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x9[3]~28\,
	combout => \NCO_1MHz|x9[4]~29_combout\,
	cout => \NCO_1MHz|x9[4]~30\);

-- Location: LCCOMB_X18_Y12_N24
\NCO_1MHz|x9[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x9[5]~31_combout\ = ((\NCO_1MHz|x8\(5) $ (\NCO_1MHz|Add66~23_combout\ $ (\NCO_1MHz|x9[4]~30\)))) # (GND)
-- \NCO_1MHz|x9[5]~32\ = CARRY((\NCO_1MHz|x8\(5) & ((!\NCO_1MHz|x9[4]~30\) # (!\NCO_1MHz|Add66~23_combout\))) # (!\NCO_1MHz|x8\(5) & (!\NCO_1MHz|Add66~23_combout\ & !\NCO_1MHz|x9[4]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x8\(5),
	datab => \NCO_1MHz|Add66~23_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x9[4]~30\,
	combout => \NCO_1MHz|x9[5]~31_combout\,
	cout => \NCO_1MHz|x9[5]~32\);

-- Location: LCCOMB_X18_Y12_N26
\NCO_1MHz|x9[6]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x9[6]~33_combout\ = (\NCO_1MHz|Add66~22_combout\ & ((\NCO_1MHz|x8\(6) & (!\NCO_1MHz|x9[5]~32\)) # (!\NCO_1MHz|x8\(6) & ((\NCO_1MHz|x9[5]~32\) # (GND))))) # (!\NCO_1MHz|Add66~22_combout\ & ((\NCO_1MHz|x8\(6) & (\NCO_1MHz|x9[5]~32\ & VCC)) # 
-- (!\NCO_1MHz|x8\(6) & (!\NCO_1MHz|x9[5]~32\))))
-- \NCO_1MHz|x9[6]~34\ = CARRY((\NCO_1MHz|Add66~22_combout\ & ((!\NCO_1MHz|x9[5]~32\) # (!\NCO_1MHz|x8\(6)))) # (!\NCO_1MHz|Add66~22_combout\ & (!\NCO_1MHz|x8\(6) & !\NCO_1MHz|x9[5]~32\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add66~22_combout\,
	datab => \NCO_1MHz|x8\(6),
	datad => VCC,
	cin => \NCO_1MHz|x9[5]~32\,
	combout => \NCO_1MHz|x9[6]~33_combout\,
	cout => \NCO_1MHz|x9[6]~34\);

-- Location: LCCOMB_X18_Y12_N28
\NCO_1MHz|x9[7]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x9[7]~35_combout\ = ((\NCO_1MHz|Add66~21_combout\ $ (\NCO_1MHz|x8\(7) $ (\NCO_1MHz|x9[6]~34\)))) # (GND)
-- \NCO_1MHz|x9[7]~36\ = CARRY((\NCO_1MHz|Add66~21_combout\ & (\NCO_1MHz|x8\(7) & !\NCO_1MHz|x9[6]~34\)) # (!\NCO_1MHz|Add66~21_combout\ & ((\NCO_1MHz|x8\(7)) # (!\NCO_1MHz|x9[6]~34\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add66~21_combout\,
	datab => \NCO_1MHz|x8\(7),
	datad => VCC,
	cin => \NCO_1MHz|x9[6]~34\,
	combout => \NCO_1MHz|x9[7]~35_combout\,
	cout => \NCO_1MHz|x9[7]~36\);

-- Location: LCCOMB_X18_Y12_N30
\NCO_1MHz|x9[8]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x9[8]~37_combout\ = (\NCO_1MHz|x8\(8) & ((\NCO_1MHz|Add66~20_combout\ & (!\NCO_1MHz|x9[7]~36\)) # (!\NCO_1MHz|Add66~20_combout\ & (\NCO_1MHz|x9[7]~36\ & VCC)))) # (!\NCO_1MHz|x8\(8) & ((\NCO_1MHz|Add66~20_combout\ & ((\NCO_1MHz|x9[7]~36\) # 
-- (GND))) # (!\NCO_1MHz|Add66~20_combout\ & (!\NCO_1MHz|x9[7]~36\))))
-- \NCO_1MHz|x9[8]~38\ = CARRY((\NCO_1MHz|x8\(8) & (\NCO_1MHz|Add66~20_combout\ & !\NCO_1MHz|x9[7]~36\)) # (!\NCO_1MHz|x8\(8) & ((\NCO_1MHz|Add66~20_combout\) # (!\NCO_1MHz|x9[7]~36\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x8\(8),
	datab => \NCO_1MHz|Add66~20_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x9[7]~36\,
	combout => \NCO_1MHz|x9[8]~37_combout\,
	cout => \NCO_1MHz|x9[8]~38\);

-- Location: LCCOMB_X18_Y11_N0
\NCO_1MHz|x9[9]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x9[9]~39_combout\ = ((\NCO_1MHz|x8\(9) $ (\NCO_1MHz|Add66~19_combout\ $ (\NCO_1MHz|x9[8]~38\)))) # (GND)
-- \NCO_1MHz|x9[9]~40\ = CARRY((\NCO_1MHz|x8\(9) & ((!\NCO_1MHz|x9[8]~38\) # (!\NCO_1MHz|Add66~19_combout\))) # (!\NCO_1MHz|x8\(9) & (!\NCO_1MHz|Add66~19_combout\ & !\NCO_1MHz|x9[8]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x8\(9),
	datab => \NCO_1MHz|Add66~19_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x9[8]~38\,
	combout => \NCO_1MHz|x9[9]~39_combout\,
	cout => \NCO_1MHz|x9[9]~40\);

-- Location: LCCOMB_X18_Y11_N2
\NCO_1MHz|x9[10]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x9[10]~41_combout\ = (\NCO_1MHz|x8\(10) & ((\NCO_1MHz|Add66~18_combout\ & (\NCO_1MHz|x9[9]~40\ & VCC)) # (!\NCO_1MHz|Add66~18_combout\ & (!\NCO_1MHz|x9[9]~40\)))) # (!\NCO_1MHz|x8\(10) & ((\NCO_1MHz|Add66~18_combout\ & (!\NCO_1MHz|x9[9]~40\)) # 
-- (!\NCO_1MHz|Add66~18_combout\ & ((\NCO_1MHz|x9[9]~40\) # (GND)))))
-- \NCO_1MHz|x9[10]~42\ = CARRY((\NCO_1MHz|x8\(10) & (!\NCO_1MHz|Add66~18_combout\ & !\NCO_1MHz|x9[9]~40\)) # (!\NCO_1MHz|x8\(10) & ((!\NCO_1MHz|x9[9]~40\) # (!\NCO_1MHz|Add66~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x8\(10),
	datab => \NCO_1MHz|Add66~18_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x9[9]~40\,
	combout => \NCO_1MHz|x9[10]~41_combout\,
	cout => \NCO_1MHz|x9[10]~42\);

-- Location: LCCOMB_X18_Y11_N4
\NCO_1MHz|x9[11]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x9[11]~43_combout\ = ((\NCO_1MHz|x8\(11) $ (\NCO_1MHz|Add66~18_combout\ $ (!\NCO_1MHz|x9[10]~42\)))) # (GND)
-- \NCO_1MHz|x9[11]~44\ = CARRY((\NCO_1MHz|x8\(11) & ((\NCO_1MHz|Add66~18_combout\) # (!\NCO_1MHz|x9[10]~42\))) # (!\NCO_1MHz|x8\(11) & (\NCO_1MHz|Add66~18_combout\ & !\NCO_1MHz|x9[10]~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x8\(11),
	datab => \NCO_1MHz|Add66~18_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x9[10]~42\,
	combout => \NCO_1MHz|x9[11]~43_combout\,
	cout => \NCO_1MHz|x9[11]~44\);

-- Location: LCCOMB_X18_Y11_N6
\NCO_1MHz|x9[12]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x9[12]~45_combout\ = (\NCO_1MHz|x8\(12) & ((\NCO_1MHz|Add66~18_combout\ & (\NCO_1MHz|x9[11]~44\ & VCC)) # (!\NCO_1MHz|Add66~18_combout\ & (!\NCO_1MHz|x9[11]~44\)))) # (!\NCO_1MHz|x8\(12) & ((\NCO_1MHz|Add66~18_combout\ & (!\NCO_1MHz|x9[11]~44\)) 
-- # (!\NCO_1MHz|Add66~18_combout\ & ((\NCO_1MHz|x9[11]~44\) # (GND)))))
-- \NCO_1MHz|x9[12]~46\ = CARRY((\NCO_1MHz|x8\(12) & (!\NCO_1MHz|Add66~18_combout\ & !\NCO_1MHz|x9[11]~44\)) # (!\NCO_1MHz|x8\(12) & ((!\NCO_1MHz|x9[11]~44\) # (!\NCO_1MHz|Add66~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x8\(12),
	datab => \NCO_1MHz|Add66~18_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x9[11]~44\,
	combout => \NCO_1MHz|x9[12]~45_combout\,
	cout => \NCO_1MHz|x9[12]~46\);

-- Location: LCCOMB_X18_Y11_N8
\NCO_1MHz|x9[13]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x9[13]~47_combout\ = ((\NCO_1MHz|x8\(13) $ (\NCO_1MHz|Add66~18_combout\ $ (!\NCO_1MHz|x9[12]~46\)))) # (GND)
-- \NCO_1MHz|x9[13]~48\ = CARRY((\NCO_1MHz|x8\(13) & ((\NCO_1MHz|Add66~18_combout\) # (!\NCO_1MHz|x9[12]~46\))) # (!\NCO_1MHz|x8\(13) & (\NCO_1MHz|Add66~18_combout\ & !\NCO_1MHz|x9[12]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x8\(13),
	datab => \NCO_1MHz|Add66~18_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x9[12]~46\,
	combout => \NCO_1MHz|x9[13]~47_combout\,
	cout => \NCO_1MHz|x9[13]~48\);

-- Location: LCCOMB_X18_Y11_N10
\NCO_1MHz|x9[14]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x9[14]~49_combout\ = (\NCO_1MHz|x8\(14) & ((\NCO_1MHz|Add66~18_combout\ & (\NCO_1MHz|x9[13]~48\ & VCC)) # (!\NCO_1MHz|Add66~18_combout\ & (!\NCO_1MHz|x9[13]~48\)))) # (!\NCO_1MHz|x8\(14) & ((\NCO_1MHz|Add66~18_combout\ & (!\NCO_1MHz|x9[13]~48\)) 
-- # (!\NCO_1MHz|Add66~18_combout\ & ((\NCO_1MHz|x9[13]~48\) # (GND)))))
-- \NCO_1MHz|x9[14]~50\ = CARRY((\NCO_1MHz|x8\(14) & (!\NCO_1MHz|Add66~18_combout\ & !\NCO_1MHz|x9[13]~48\)) # (!\NCO_1MHz|x8\(14) & ((!\NCO_1MHz|x9[13]~48\) # (!\NCO_1MHz|Add66~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x8\(14),
	datab => \NCO_1MHz|Add66~18_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x9[13]~48\,
	combout => \NCO_1MHz|x9[14]~49_combout\,
	cout => \NCO_1MHz|x9[14]~50\);

-- Location: LCCOMB_X18_Y11_N12
\NCO_1MHz|x9[15]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x9[15]~51_combout\ = ((\NCO_1MHz|x8\(15) $ (\NCO_1MHz|Add66~18_combout\ $ (!\NCO_1MHz|x9[14]~50\)))) # (GND)
-- \NCO_1MHz|x9[15]~52\ = CARRY((\NCO_1MHz|x8\(15) & ((\NCO_1MHz|Add66~18_combout\) # (!\NCO_1MHz|x9[14]~50\))) # (!\NCO_1MHz|x8\(15) & (\NCO_1MHz|Add66~18_combout\ & !\NCO_1MHz|x9[14]~50\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x8\(15),
	datab => \NCO_1MHz|Add66~18_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x9[14]~50\,
	combout => \NCO_1MHz|x9[15]~51_combout\,
	cout => \NCO_1MHz|x9[15]~52\);

-- Location: LCCOMB_X18_Y11_N14
\NCO_1MHz|x9[16]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x9[16]~53_combout\ = (\NCO_1MHz|x8\(16) & ((\NCO_1MHz|Add66~18_combout\ & (\NCO_1MHz|x9[15]~52\ & VCC)) # (!\NCO_1MHz|Add66~18_combout\ & (!\NCO_1MHz|x9[15]~52\)))) # (!\NCO_1MHz|x8\(16) & ((\NCO_1MHz|Add66~18_combout\ & (!\NCO_1MHz|x9[15]~52\)) 
-- # (!\NCO_1MHz|Add66~18_combout\ & ((\NCO_1MHz|x9[15]~52\) # (GND)))))
-- \NCO_1MHz|x9[16]~54\ = CARRY((\NCO_1MHz|x8\(16) & (!\NCO_1MHz|Add66~18_combout\ & !\NCO_1MHz|x9[15]~52\)) # (!\NCO_1MHz|x8\(16) & ((!\NCO_1MHz|x9[15]~52\) # (!\NCO_1MHz|Add66~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x8\(16),
	datab => \NCO_1MHz|Add66~18_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x9[15]~52\,
	combout => \NCO_1MHz|x9[16]~53_combout\,
	cout => \NCO_1MHz|x9[16]~54\);

-- Location: LCCOMB_X18_Y11_N16
\NCO_1MHz|x9[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x9[17]~55_combout\ = ((\NCO_1MHz|x8\(17) $ (\NCO_1MHz|Add66~18_combout\ $ (!\NCO_1MHz|x9[16]~54\)))) # (GND)
-- \NCO_1MHz|x9[17]~56\ = CARRY((\NCO_1MHz|x8\(17) & ((\NCO_1MHz|Add66~18_combout\) # (!\NCO_1MHz|x9[16]~54\))) # (!\NCO_1MHz|x8\(17) & (\NCO_1MHz|Add66~18_combout\ & !\NCO_1MHz|x9[16]~54\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x8\(17),
	datab => \NCO_1MHz|Add66~18_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x9[16]~54\,
	combout => \NCO_1MHz|x9[17]~55_combout\,
	cout => \NCO_1MHz|x9[17]~56\);

-- Location: LCCOMB_X18_Y11_N18
\NCO_1MHz|x9[18]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x9[18]~57_combout\ = \NCO_1MHz|x8\(18) $ (\NCO_1MHz|x9[17]~56\ $ (\NCO_1MHz|Add66~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x8\(18),
	datad => \NCO_1MHz|Add66~18_combout\,
	cin => \NCO_1MHz|x9[17]~56\,
	combout => \NCO_1MHz|x9[18]~57_combout\);

-- Location: FF_X18_Y11_N19
\NCO_1MHz|x9[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x9[18]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x9\(18));

-- Location: LCCOMB_X26_Y14_N24
\NCO_1MHz|Add75~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add75~0_combout\ = \NCO_1MHz|x9\(18) $ (((!\NCO_1MHz|temp9\(18) & ((\NCO_1MHz|LessThan19~30_combout\) # (\NCO_1MHz|temp9\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan19~30_combout\,
	datab => \NCO_1MHz|temp9\(17),
	datac => \NCO_1MHz|x9\(18),
	datad => \NCO_1MHz|temp9\(18),
	combout => \NCO_1MHz|Add75~0_combout\);

-- Location: FF_X23_Y12_N17
\NCO_1MHz|y9[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y9[17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y9\(17));

-- Location: FF_X23_Y12_N15
\NCO_1MHz|y9[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y9[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y9\(16));

-- Location: FF_X23_Y12_N13
\NCO_1MHz|y9[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y9[15]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y9\(15));

-- Location: FF_X23_Y12_N11
\NCO_1MHz|y9[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y9[14]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y9\(14));

-- Location: FF_X23_Y12_N9
\NCO_1MHz|y9[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y9[13]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y9\(13));

-- Location: FF_X23_Y12_N7
\NCO_1MHz|y9[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y9[12]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y9\(12));

-- Location: FF_X23_Y12_N5
\NCO_1MHz|y9[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y9[11]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y9\(11));

-- Location: FF_X23_Y12_N3
\NCO_1MHz|y9[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y9[10]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y9\(10));

-- Location: FF_X23_Y12_N1
\NCO_1MHz|y9[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y9[9]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y9\(9));

-- Location: FF_X23_Y13_N31
\NCO_1MHz|y9[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y9[8]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y9\(8));

-- Location: FF_X18_Y11_N17
\NCO_1MHz|x9[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x9[17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x9\(17));

-- Location: LCCOMB_X26_Y14_N26
\NCO_1MHz|Add75~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add75~1_combout\ = \NCO_1MHz|x9\(17) $ (((!\NCO_1MHz|temp9\(18) & ((\NCO_1MHz|LessThan19~30_combout\) # (\NCO_1MHz|temp9\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan19~30_combout\,
	datab => \NCO_1MHz|x9\(17),
	datac => \NCO_1MHz|temp9\(17),
	datad => \NCO_1MHz|temp9\(18),
	combout => \NCO_1MHz|Add75~1_combout\);

-- Location: FF_X23_Y13_N29
\NCO_1MHz|y9[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y9[7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y9\(7));

-- Location: FF_X23_Y13_N27
\NCO_1MHz|y9[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y9[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y9\(6));

-- Location: FF_X18_Y11_N15
\NCO_1MHz|x9[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x9[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x9\(16));

-- Location: LCCOMB_X24_Y15_N2
\NCO_1MHz|Add75~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add75~2_combout\ = \NCO_1MHz|x9\(16) $ (((!\NCO_1MHz|temp9\(18) & ((\NCO_1MHz|LessThan19~30_combout\) # (\NCO_1MHz|temp9\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x9\(16),
	datab => \NCO_1MHz|temp9\(18),
	datac => \NCO_1MHz|LessThan19~30_combout\,
	datad => \NCO_1MHz|temp9\(17),
	combout => \NCO_1MHz|Add75~2_combout\);

-- Location: FF_X23_Y13_N25
\NCO_1MHz|y9[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y9[5]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y9\(5));

-- Location: FF_X18_Y11_N13
\NCO_1MHz|x9[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x9[15]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x9\(15));

-- Location: LCCOMB_X24_Y15_N4
\NCO_1MHz|Add75~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add75~3_combout\ = \NCO_1MHz|x9\(15) $ (((!\NCO_1MHz|temp9\(18) & ((\NCO_1MHz|LessThan19~30_combout\) # (\NCO_1MHz|temp9\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x9\(15),
	datab => \NCO_1MHz|temp9\(18),
	datac => \NCO_1MHz|LessThan19~30_combout\,
	datad => \NCO_1MHz|temp9\(17),
	combout => \NCO_1MHz|Add75~3_combout\);

-- Location: FF_X23_Y13_N23
\NCO_1MHz|y9[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y9[4]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y9\(4));

-- Location: FF_X18_Y11_N11
\NCO_1MHz|x9[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x9[14]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x9\(14));

-- Location: LCCOMB_X26_Y15_N2
\NCO_1MHz|Add75~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add75~4_combout\ = \NCO_1MHz|x9\(14) $ (((!\NCO_1MHz|temp9\(18) & ((\NCO_1MHz|temp9\(17)) # (\NCO_1MHz|LessThan19~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x9\(14),
	datab => \NCO_1MHz|temp9\(17),
	datac => \NCO_1MHz|temp9\(18),
	datad => \NCO_1MHz|LessThan19~30_combout\,
	combout => \NCO_1MHz|Add75~4_combout\);

-- Location: FF_X23_Y13_N21
\NCO_1MHz|y9[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y9[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y9\(3));

-- Location: FF_X18_Y11_N9
\NCO_1MHz|x9[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x9[13]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x9\(13));

-- Location: LCCOMB_X26_Y15_N4
\NCO_1MHz|Add75~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add75~5_combout\ = \NCO_1MHz|x9\(13) $ (((!\NCO_1MHz|temp9\(18) & ((\NCO_1MHz|temp9\(17)) # (\NCO_1MHz|LessThan19~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x9\(13),
	datab => \NCO_1MHz|temp9\(17),
	datac => \NCO_1MHz|temp9\(18),
	datad => \NCO_1MHz|LessThan19~30_combout\,
	combout => \NCO_1MHz|Add75~5_combout\);

-- Location: FF_X18_Y11_N7
\NCO_1MHz|x9[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x9[12]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x9\(12));

-- Location: LCCOMB_X26_Y15_N6
\NCO_1MHz|Add75~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add75~6_combout\ = \NCO_1MHz|x9\(12) $ (((!\NCO_1MHz|temp9\(18) & ((\NCO_1MHz|temp9\(17)) # (\NCO_1MHz|LessThan19~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp9\(18),
	datab => \NCO_1MHz|x9\(12),
	datac => \NCO_1MHz|temp9\(17),
	datad => \NCO_1MHz|LessThan19~30_combout\,
	combout => \NCO_1MHz|Add75~6_combout\);

-- Location: FF_X23_Y13_N19
\NCO_1MHz|y9[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y9[2]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y9\(2));

-- Location: FF_X23_Y13_N17
\NCO_1MHz|y9[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y9[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y9\(1));

-- Location: FF_X18_Y11_N5
\NCO_1MHz|x9[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x9[11]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x9\(11));

-- Location: LCCOMB_X26_Y15_N8
\NCO_1MHz|Add75~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add75~7_combout\ = \NCO_1MHz|x9\(11) $ (((!\NCO_1MHz|temp9\(18) & ((\NCO_1MHz|temp9\(17)) # (\NCO_1MHz|LessThan19~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x9\(11),
	datab => \NCO_1MHz|temp9\(17),
	datac => \NCO_1MHz|temp9\(18),
	datad => \NCO_1MHz|LessThan19~30_combout\,
	combout => \NCO_1MHz|Add75~7_combout\);

-- Location: FF_X18_Y11_N3
\NCO_1MHz|x9[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x9[10]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x9\(10));

-- Location: LCCOMB_X26_Y15_N10
\NCO_1MHz|Add75~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add75~8_combout\ = \NCO_1MHz|x9\(10) $ (((!\NCO_1MHz|temp9\(18) & ((\NCO_1MHz|temp9\(17)) # (\NCO_1MHz|LessThan19~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x9\(10),
	datab => \NCO_1MHz|temp9\(17),
	datac => \NCO_1MHz|temp9\(18),
	datad => \NCO_1MHz|LessThan19~30_combout\,
	combout => \NCO_1MHz|Add75~8_combout\);

-- Location: FF_X23_Y13_N15
\NCO_1MHz|y9[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y9[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y9\(0));

-- Location: LCCOMB_X26_Y15_N0
\NCO_1MHz|judge10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|judge10~0_combout\ = (\NCO_1MHz|temp9\(17)) # (\NCO_1MHz|LessThan19~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NCO_1MHz|temp9\(17),
	datad => \NCO_1MHz|LessThan19~30_combout\,
	combout => \NCO_1MHz|judge10~0_combout\);

-- Location: LCCOMB_X26_Y15_N12
\NCO_1MHz|y10[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y10[0]~20_cout\ = CARRY((!\NCO_1MHz|temp9\(18) & \NCO_1MHz|judge10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp9\(18),
	datab => \NCO_1MHz|judge10~0_combout\,
	datad => VCC,
	cout => \NCO_1MHz|y10[0]~20_cout\);

-- Location: LCCOMB_X26_Y15_N14
\NCO_1MHz|y10[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y10[0]~21_combout\ = (\NCO_1MHz|Add75~8_combout\ & ((\NCO_1MHz|y9\(0) & (\NCO_1MHz|y10[0]~20_cout\ & VCC)) # (!\NCO_1MHz|y9\(0) & (!\NCO_1MHz|y10[0]~20_cout\)))) # (!\NCO_1MHz|Add75~8_combout\ & ((\NCO_1MHz|y9\(0) & (!\NCO_1MHz|y10[0]~20_cout\)) 
-- # (!\NCO_1MHz|y9\(0) & ((\NCO_1MHz|y10[0]~20_cout\) # (GND)))))
-- \NCO_1MHz|y10[0]~22\ = CARRY((\NCO_1MHz|Add75~8_combout\ & (!\NCO_1MHz|y9\(0) & !\NCO_1MHz|y10[0]~20_cout\)) # (!\NCO_1MHz|Add75~8_combout\ & ((!\NCO_1MHz|y10[0]~20_cout\) # (!\NCO_1MHz|y9\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add75~8_combout\,
	datab => \NCO_1MHz|y9\(0),
	datad => VCC,
	cin => \NCO_1MHz|y10[0]~20_cout\,
	combout => \NCO_1MHz|y10[0]~21_combout\,
	cout => \NCO_1MHz|y10[0]~22\);

-- Location: LCCOMB_X26_Y15_N16
\NCO_1MHz|y10[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y10[1]~23_combout\ = ((\NCO_1MHz|y9\(1) $ (\NCO_1MHz|Add75~7_combout\ $ (!\NCO_1MHz|y10[0]~22\)))) # (GND)
-- \NCO_1MHz|y10[1]~24\ = CARRY((\NCO_1MHz|y9\(1) & ((\NCO_1MHz|Add75~7_combout\) # (!\NCO_1MHz|y10[0]~22\))) # (!\NCO_1MHz|y9\(1) & (\NCO_1MHz|Add75~7_combout\ & !\NCO_1MHz|y10[0]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y9\(1),
	datab => \NCO_1MHz|Add75~7_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y10[0]~22\,
	combout => \NCO_1MHz|y10[1]~23_combout\,
	cout => \NCO_1MHz|y10[1]~24\);

-- Location: LCCOMB_X26_Y15_N18
\NCO_1MHz|y10[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y10[2]~25_combout\ = (\NCO_1MHz|Add75~6_combout\ & ((\NCO_1MHz|y9\(2) & (\NCO_1MHz|y10[1]~24\ & VCC)) # (!\NCO_1MHz|y9\(2) & (!\NCO_1MHz|y10[1]~24\)))) # (!\NCO_1MHz|Add75~6_combout\ & ((\NCO_1MHz|y9\(2) & (!\NCO_1MHz|y10[1]~24\)) # 
-- (!\NCO_1MHz|y9\(2) & ((\NCO_1MHz|y10[1]~24\) # (GND)))))
-- \NCO_1MHz|y10[2]~26\ = CARRY((\NCO_1MHz|Add75~6_combout\ & (!\NCO_1MHz|y9\(2) & !\NCO_1MHz|y10[1]~24\)) # (!\NCO_1MHz|Add75~6_combout\ & ((!\NCO_1MHz|y10[1]~24\) # (!\NCO_1MHz|y9\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add75~6_combout\,
	datab => \NCO_1MHz|y9\(2),
	datad => VCC,
	cin => \NCO_1MHz|y10[1]~24\,
	combout => \NCO_1MHz|y10[2]~25_combout\,
	cout => \NCO_1MHz|y10[2]~26\);

-- Location: LCCOMB_X26_Y15_N20
\NCO_1MHz|y10[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y10[3]~27_combout\ = ((\NCO_1MHz|y9\(3) $ (\NCO_1MHz|Add75~5_combout\ $ (!\NCO_1MHz|y10[2]~26\)))) # (GND)
-- \NCO_1MHz|y10[3]~28\ = CARRY((\NCO_1MHz|y9\(3) & ((\NCO_1MHz|Add75~5_combout\) # (!\NCO_1MHz|y10[2]~26\))) # (!\NCO_1MHz|y9\(3) & (\NCO_1MHz|Add75~5_combout\ & !\NCO_1MHz|y10[2]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y9\(3),
	datab => \NCO_1MHz|Add75~5_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y10[2]~26\,
	combout => \NCO_1MHz|y10[3]~27_combout\,
	cout => \NCO_1MHz|y10[3]~28\);

-- Location: LCCOMB_X26_Y15_N22
\NCO_1MHz|y10[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y10[4]~29_combout\ = (\NCO_1MHz|y9\(4) & ((\NCO_1MHz|Add75~4_combout\ & (\NCO_1MHz|y10[3]~28\ & VCC)) # (!\NCO_1MHz|Add75~4_combout\ & (!\NCO_1MHz|y10[3]~28\)))) # (!\NCO_1MHz|y9\(4) & ((\NCO_1MHz|Add75~4_combout\ & (!\NCO_1MHz|y10[3]~28\)) # 
-- (!\NCO_1MHz|Add75~4_combout\ & ((\NCO_1MHz|y10[3]~28\) # (GND)))))
-- \NCO_1MHz|y10[4]~30\ = CARRY((\NCO_1MHz|y9\(4) & (!\NCO_1MHz|Add75~4_combout\ & !\NCO_1MHz|y10[3]~28\)) # (!\NCO_1MHz|y9\(4) & ((!\NCO_1MHz|y10[3]~28\) # (!\NCO_1MHz|Add75~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y9\(4),
	datab => \NCO_1MHz|Add75~4_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y10[3]~28\,
	combout => \NCO_1MHz|y10[4]~29_combout\,
	cout => \NCO_1MHz|y10[4]~30\);

-- Location: LCCOMB_X26_Y15_N24
\NCO_1MHz|y10[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y10[5]~31_combout\ = ((\NCO_1MHz|y9\(5) $ (\NCO_1MHz|Add75~3_combout\ $ (!\NCO_1MHz|y10[4]~30\)))) # (GND)
-- \NCO_1MHz|y10[5]~32\ = CARRY((\NCO_1MHz|y9\(5) & ((\NCO_1MHz|Add75~3_combout\) # (!\NCO_1MHz|y10[4]~30\))) # (!\NCO_1MHz|y9\(5) & (\NCO_1MHz|Add75~3_combout\ & !\NCO_1MHz|y10[4]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y9\(5),
	datab => \NCO_1MHz|Add75~3_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y10[4]~30\,
	combout => \NCO_1MHz|y10[5]~31_combout\,
	cout => \NCO_1MHz|y10[5]~32\);

-- Location: LCCOMB_X26_Y15_N26
\NCO_1MHz|y10[6]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y10[6]~33_combout\ = (\NCO_1MHz|y9\(6) & ((\NCO_1MHz|Add75~2_combout\ & (\NCO_1MHz|y10[5]~32\ & VCC)) # (!\NCO_1MHz|Add75~2_combout\ & (!\NCO_1MHz|y10[5]~32\)))) # (!\NCO_1MHz|y9\(6) & ((\NCO_1MHz|Add75~2_combout\ & (!\NCO_1MHz|y10[5]~32\)) # 
-- (!\NCO_1MHz|Add75~2_combout\ & ((\NCO_1MHz|y10[5]~32\) # (GND)))))
-- \NCO_1MHz|y10[6]~34\ = CARRY((\NCO_1MHz|y9\(6) & (!\NCO_1MHz|Add75~2_combout\ & !\NCO_1MHz|y10[5]~32\)) # (!\NCO_1MHz|y9\(6) & ((!\NCO_1MHz|y10[5]~32\) # (!\NCO_1MHz|Add75~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y9\(6),
	datab => \NCO_1MHz|Add75~2_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y10[5]~32\,
	combout => \NCO_1MHz|y10[6]~33_combout\,
	cout => \NCO_1MHz|y10[6]~34\);

-- Location: LCCOMB_X26_Y15_N28
\NCO_1MHz|y10[7]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y10[7]~35_combout\ = ((\NCO_1MHz|Add75~1_combout\ $ (\NCO_1MHz|y9\(7) $ (!\NCO_1MHz|y10[6]~34\)))) # (GND)
-- \NCO_1MHz|y10[7]~36\ = CARRY((\NCO_1MHz|Add75~1_combout\ & ((\NCO_1MHz|y9\(7)) # (!\NCO_1MHz|y10[6]~34\))) # (!\NCO_1MHz|Add75~1_combout\ & (\NCO_1MHz|y9\(7) & !\NCO_1MHz|y10[6]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add75~1_combout\,
	datab => \NCO_1MHz|y9\(7),
	datad => VCC,
	cin => \NCO_1MHz|y10[6]~34\,
	combout => \NCO_1MHz|y10[7]~35_combout\,
	cout => \NCO_1MHz|y10[7]~36\);

-- Location: LCCOMB_X26_Y15_N30
\NCO_1MHz|y10[8]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y10[8]~37_combout\ = (\NCO_1MHz|y9\(8) & ((\NCO_1MHz|Add75~0_combout\ & (\NCO_1MHz|y10[7]~36\ & VCC)) # (!\NCO_1MHz|Add75~0_combout\ & (!\NCO_1MHz|y10[7]~36\)))) # (!\NCO_1MHz|y9\(8) & ((\NCO_1MHz|Add75~0_combout\ & (!\NCO_1MHz|y10[7]~36\)) # 
-- (!\NCO_1MHz|Add75~0_combout\ & ((\NCO_1MHz|y10[7]~36\) # (GND)))))
-- \NCO_1MHz|y10[8]~38\ = CARRY((\NCO_1MHz|y9\(8) & (!\NCO_1MHz|Add75~0_combout\ & !\NCO_1MHz|y10[7]~36\)) # (!\NCO_1MHz|y9\(8) & ((!\NCO_1MHz|y10[7]~36\) # (!\NCO_1MHz|Add75~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y9\(8),
	datab => \NCO_1MHz|Add75~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y10[7]~36\,
	combout => \NCO_1MHz|y10[8]~37_combout\,
	cout => \NCO_1MHz|y10[8]~38\);

-- Location: LCCOMB_X26_Y14_N0
\NCO_1MHz|y10[9]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y10[9]~39_combout\ = ((\NCO_1MHz|y9\(9) $ (\NCO_1MHz|Add75~0_combout\ $ (!\NCO_1MHz|y10[8]~38\)))) # (GND)
-- \NCO_1MHz|y10[9]~40\ = CARRY((\NCO_1MHz|y9\(9) & ((\NCO_1MHz|Add75~0_combout\) # (!\NCO_1MHz|y10[8]~38\))) # (!\NCO_1MHz|y9\(9) & (\NCO_1MHz|Add75~0_combout\ & !\NCO_1MHz|y10[8]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y9\(9),
	datab => \NCO_1MHz|Add75~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y10[8]~38\,
	combout => \NCO_1MHz|y10[9]~39_combout\,
	cout => \NCO_1MHz|y10[9]~40\);

-- Location: LCCOMB_X26_Y14_N2
\NCO_1MHz|y10[10]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y10[10]~41_combout\ = (\NCO_1MHz|y9\(10) & ((\NCO_1MHz|Add75~0_combout\ & (\NCO_1MHz|y10[9]~40\ & VCC)) # (!\NCO_1MHz|Add75~0_combout\ & (!\NCO_1MHz|y10[9]~40\)))) # (!\NCO_1MHz|y9\(10) & ((\NCO_1MHz|Add75~0_combout\ & (!\NCO_1MHz|y10[9]~40\)) # 
-- (!\NCO_1MHz|Add75~0_combout\ & ((\NCO_1MHz|y10[9]~40\) # (GND)))))
-- \NCO_1MHz|y10[10]~42\ = CARRY((\NCO_1MHz|y9\(10) & (!\NCO_1MHz|Add75~0_combout\ & !\NCO_1MHz|y10[9]~40\)) # (!\NCO_1MHz|y9\(10) & ((!\NCO_1MHz|y10[9]~40\) # (!\NCO_1MHz|Add75~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y9\(10),
	datab => \NCO_1MHz|Add75~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y10[9]~40\,
	combout => \NCO_1MHz|y10[10]~41_combout\,
	cout => \NCO_1MHz|y10[10]~42\);

-- Location: LCCOMB_X26_Y14_N4
\NCO_1MHz|y10[11]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y10[11]~43_combout\ = ((\NCO_1MHz|y9\(11) $ (\NCO_1MHz|Add75~0_combout\ $ (!\NCO_1MHz|y10[10]~42\)))) # (GND)
-- \NCO_1MHz|y10[11]~44\ = CARRY((\NCO_1MHz|y9\(11) & ((\NCO_1MHz|Add75~0_combout\) # (!\NCO_1MHz|y10[10]~42\))) # (!\NCO_1MHz|y9\(11) & (\NCO_1MHz|Add75~0_combout\ & !\NCO_1MHz|y10[10]~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y9\(11),
	datab => \NCO_1MHz|Add75~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y10[10]~42\,
	combout => \NCO_1MHz|y10[11]~43_combout\,
	cout => \NCO_1MHz|y10[11]~44\);

-- Location: LCCOMB_X26_Y14_N6
\NCO_1MHz|y10[12]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y10[12]~45_combout\ = (\NCO_1MHz|y9\(12) & ((\NCO_1MHz|Add75~0_combout\ & (\NCO_1MHz|y10[11]~44\ & VCC)) # (!\NCO_1MHz|Add75~0_combout\ & (!\NCO_1MHz|y10[11]~44\)))) # (!\NCO_1MHz|y9\(12) & ((\NCO_1MHz|Add75~0_combout\ & 
-- (!\NCO_1MHz|y10[11]~44\)) # (!\NCO_1MHz|Add75~0_combout\ & ((\NCO_1MHz|y10[11]~44\) # (GND)))))
-- \NCO_1MHz|y10[12]~46\ = CARRY((\NCO_1MHz|y9\(12) & (!\NCO_1MHz|Add75~0_combout\ & !\NCO_1MHz|y10[11]~44\)) # (!\NCO_1MHz|y9\(12) & ((!\NCO_1MHz|y10[11]~44\) # (!\NCO_1MHz|Add75~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y9\(12),
	datab => \NCO_1MHz|Add75~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y10[11]~44\,
	combout => \NCO_1MHz|y10[12]~45_combout\,
	cout => \NCO_1MHz|y10[12]~46\);

-- Location: LCCOMB_X26_Y14_N8
\NCO_1MHz|y10[13]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y10[13]~47_combout\ = ((\NCO_1MHz|y9\(13) $ (\NCO_1MHz|Add75~0_combout\ $ (!\NCO_1MHz|y10[12]~46\)))) # (GND)
-- \NCO_1MHz|y10[13]~48\ = CARRY((\NCO_1MHz|y9\(13) & ((\NCO_1MHz|Add75~0_combout\) # (!\NCO_1MHz|y10[12]~46\))) # (!\NCO_1MHz|y9\(13) & (\NCO_1MHz|Add75~0_combout\ & !\NCO_1MHz|y10[12]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y9\(13),
	datab => \NCO_1MHz|Add75~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y10[12]~46\,
	combout => \NCO_1MHz|y10[13]~47_combout\,
	cout => \NCO_1MHz|y10[13]~48\);

-- Location: LCCOMB_X26_Y14_N10
\NCO_1MHz|y10[14]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y10[14]~49_combout\ = (\NCO_1MHz|y9\(14) & ((\NCO_1MHz|Add75~0_combout\ & (\NCO_1MHz|y10[13]~48\ & VCC)) # (!\NCO_1MHz|Add75~0_combout\ & (!\NCO_1MHz|y10[13]~48\)))) # (!\NCO_1MHz|y9\(14) & ((\NCO_1MHz|Add75~0_combout\ & 
-- (!\NCO_1MHz|y10[13]~48\)) # (!\NCO_1MHz|Add75~0_combout\ & ((\NCO_1MHz|y10[13]~48\) # (GND)))))
-- \NCO_1MHz|y10[14]~50\ = CARRY((\NCO_1MHz|y9\(14) & (!\NCO_1MHz|Add75~0_combout\ & !\NCO_1MHz|y10[13]~48\)) # (!\NCO_1MHz|y9\(14) & ((!\NCO_1MHz|y10[13]~48\) # (!\NCO_1MHz|Add75~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y9\(14),
	datab => \NCO_1MHz|Add75~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y10[13]~48\,
	combout => \NCO_1MHz|y10[14]~49_combout\,
	cout => \NCO_1MHz|y10[14]~50\);

-- Location: LCCOMB_X26_Y14_N12
\NCO_1MHz|y10[15]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y10[15]~51_combout\ = ((\NCO_1MHz|y9\(15) $ (\NCO_1MHz|Add75~0_combout\ $ (!\NCO_1MHz|y10[14]~50\)))) # (GND)
-- \NCO_1MHz|y10[15]~52\ = CARRY((\NCO_1MHz|y9\(15) & ((\NCO_1MHz|Add75~0_combout\) # (!\NCO_1MHz|y10[14]~50\))) # (!\NCO_1MHz|y9\(15) & (\NCO_1MHz|Add75~0_combout\ & !\NCO_1MHz|y10[14]~50\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y9\(15),
	datab => \NCO_1MHz|Add75~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y10[14]~50\,
	combout => \NCO_1MHz|y10[15]~51_combout\,
	cout => \NCO_1MHz|y10[15]~52\);

-- Location: LCCOMB_X26_Y14_N14
\NCO_1MHz|y10[16]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y10[16]~53_combout\ = (\NCO_1MHz|y9\(16) & ((\NCO_1MHz|Add75~0_combout\ & (\NCO_1MHz|y10[15]~52\ & VCC)) # (!\NCO_1MHz|Add75~0_combout\ & (!\NCO_1MHz|y10[15]~52\)))) # (!\NCO_1MHz|y9\(16) & ((\NCO_1MHz|Add75~0_combout\ & 
-- (!\NCO_1MHz|y10[15]~52\)) # (!\NCO_1MHz|Add75~0_combout\ & ((\NCO_1MHz|y10[15]~52\) # (GND)))))
-- \NCO_1MHz|y10[16]~54\ = CARRY((\NCO_1MHz|y9\(16) & (!\NCO_1MHz|Add75~0_combout\ & !\NCO_1MHz|y10[15]~52\)) # (!\NCO_1MHz|y9\(16) & ((!\NCO_1MHz|y10[15]~52\) # (!\NCO_1MHz|Add75~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y9\(16),
	datab => \NCO_1MHz|Add75~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y10[15]~52\,
	combout => \NCO_1MHz|y10[16]~53_combout\,
	cout => \NCO_1MHz|y10[16]~54\);

-- Location: LCCOMB_X26_Y14_N16
\NCO_1MHz|y10[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y10[17]~55_combout\ = ((\NCO_1MHz|y9\(17) $ (\NCO_1MHz|Add75~0_combout\ $ (!\NCO_1MHz|y10[16]~54\)))) # (GND)
-- \NCO_1MHz|y10[17]~56\ = CARRY((\NCO_1MHz|y9\(17) & ((\NCO_1MHz|Add75~0_combout\) # (!\NCO_1MHz|y10[16]~54\))) # (!\NCO_1MHz|y9\(17) & (\NCO_1MHz|Add75~0_combout\ & !\NCO_1MHz|y10[16]~54\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y9\(17),
	datab => \NCO_1MHz|Add75~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y10[16]~54\,
	combout => \NCO_1MHz|y10[17]~55_combout\,
	cout => \NCO_1MHz|y10[17]~56\);

-- Location: LCCOMB_X26_Y14_N18
\NCO_1MHz|y10[18]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y10[18]~57_combout\ = \NCO_1MHz|y9\(18) $ (\NCO_1MHz|y10[17]~56\ $ (\NCO_1MHz|Add75~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y9\(18),
	datad => \NCO_1MHz|Add75~0_combout\,
	cin => \NCO_1MHz|y10[17]~56\,
	combout => \NCO_1MHz|y10[18]~57_combout\);

-- Location: FF_X26_Y14_N19
\NCO_1MHz|y10[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y10[18]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y10\(18));

-- Location: LCCOMB_X24_Y17_N20
\NCO_1MHz|Add80~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add80~0_combout\ = \NCO_1MHz|y10\(18) $ (((!\NCO_1MHz|temp10\(18) & ((\NCO_1MHz|LessThan21~32_combout\) # (\NCO_1MHz|temp10\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan21~32_combout\,
	datab => \NCO_1MHz|temp10\(17),
	datac => \NCO_1MHz|temp10\(18),
	datad => \NCO_1MHz|y10\(18),
	combout => \NCO_1MHz|Add80~0_combout\);

-- Location: LCCOMB_X26_Y14_N28
\NCO_1MHz|Add74~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add74~0_combout\ = \NCO_1MHz|y9\(18) $ (((!\NCO_1MHz|temp9\(18) & ((\NCO_1MHz|LessThan19~30_combout\) # (\NCO_1MHz|temp9\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp9\(18),
	datab => \NCO_1MHz|y9\(18),
	datac => \NCO_1MHz|LessThan19~30_combout\,
	datad => \NCO_1MHz|temp9\(17),
	combout => \NCO_1MHz|Add74~0_combout\);

-- Location: FF_X18_Y11_N1
\NCO_1MHz|x9[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x9[9]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x9\(9));

-- Location: FF_X18_Y12_N31
\NCO_1MHz|x9[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x9[8]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x9\(8));

-- Location: FF_X18_Y12_N29
\NCO_1MHz|x9[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x9[7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x9\(7));

-- Location: LCCOMB_X26_Y14_N22
\NCO_1MHz|Add74~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add74~1_combout\ = \NCO_1MHz|y9\(17) $ (((!\NCO_1MHz|temp9\(18) & ((\NCO_1MHz|LessThan19~30_combout\) # (\NCO_1MHz|temp9\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp9\(18),
	datab => \NCO_1MHz|y9\(17),
	datac => \NCO_1MHz|LessThan19~30_combout\,
	datad => \NCO_1MHz|temp9\(17),
	combout => \NCO_1MHz|Add74~1_combout\);

-- Location: LCCOMB_X24_Y15_N16
\NCO_1MHz|Add74~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add74~2_combout\ = \NCO_1MHz|y9\(16) $ (((!\NCO_1MHz|temp9\(18) & ((\NCO_1MHz|temp9\(17)) # (\NCO_1MHz|LessThan19~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp9\(17),
	datab => \NCO_1MHz|temp9\(18),
	datac => \NCO_1MHz|LessThan19~30_combout\,
	datad => \NCO_1MHz|y9\(16),
	combout => \NCO_1MHz|Add74~2_combout\);

-- Location: FF_X18_Y12_N27
\NCO_1MHz|x9[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x9[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x9\(6));

-- Location: FF_X18_Y12_N25
\NCO_1MHz|x9[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x9[5]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x9\(5));

-- Location: LCCOMB_X25_Y15_N0
\NCO_1MHz|Add74~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add74~3_combout\ = \NCO_1MHz|y9\(15) $ (((!\NCO_1MHz|temp9\(18) & ((\NCO_1MHz|LessThan19~30_combout\) # (\NCO_1MHz|temp9\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan19~30_combout\,
	datab => \NCO_1MHz|temp9\(18),
	datac => \NCO_1MHz|y9\(15),
	datad => \NCO_1MHz|temp9\(17),
	combout => \NCO_1MHz|Add74~3_combout\);

-- Location: FF_X18_Y12_N23
\NCO_1MHz|x9[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x9[4]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x9\(4));

-- Location: LCCOMB_X25_Y15_N2
\NCO_1MHz|Add74~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add74~4_combout\ = \NCO_1MHz|y9\(14) $ (((!\NCO_1MHz|temp9\(18) & ((\NCO_1MHz|temp9\(17)) # (\NCO_1MHz|LessThan19~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp9\(17),
	datab => \NCO_1MHz|temp9\(18),
	datac => \NCO_1MHz|LessThan19~30_combout\,
	datad => \NCO_1MHz|y9\(14),
	combout => \NCO_1MHz|Add74~4_combout\);

-- Location: FF_X18_Y12_N21
\NCO_1MHz|x9[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x9[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x9\(3));

-- Location: LCCOMB_X25_Y15_N4
\NCO_1MHz|Add74~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add74~5_combout\ = \NCO_1MHz|y9\(13) $ (((!\NCO_1MHz|temp9\(18) & ((\NCO_1MHz|temp9\(17)) # (\NCO_1MHz|LessThan19~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp9\(17),
	datab => \NCO_1MHz|temp9\(18),
	datac => \NCO_1MHz|LessThan19~30_combout\,
	datad => \NCO_1MHz|y9\(13),
	combout => \NCO_1MHz|Add74~5_combout\);

-- Location: LCCOMB_X25_Y15_N6
\NCO_1MHz|Add74~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add74~6_combout\ = \NCO_1MHz|y9\(12) $ (((!\NCO_1MHz|temp9\(18) & ((\NCO_1MHz|temp9\(17)) # (\NCO_1MHz|LessThan19~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp9\(17),
	datab => \NCO_1MHz|temp9\(18),
	datac => \NCO_1MHz|LessThan19~30_combout\,
	datad => \NCO_1MHz|y9\(12),
	combout => \NCO_1MHz|Add74~6_combout\);

-- Location: FF_X18_Y12_N19
\NCO_1MHz|x9[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x9[2]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x9\(2));

-- Location: FF_X18_Y12_N17
\NCO_1MHz|x9[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x9[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x9\(1));

-- Location: LCCOMB_X25_Y15_N8
\NCO_1MHz|Add74~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add74~7_combout\ = \NCO_1MHz|y9\(11) $ (((!\NCO_1MHz|temp9\(18) & ((\NCO_1MHz|temp9\(17)) # (\NCO_1MHz|LessThan19~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp9\(17),
	datab => \NCO_1MHz|temp9\(18),
	datac => \NCO_1MHz|LessThan19~30_combout\,
	datad => \NCO_1MHz|y9\(11),
	combout => \NCO_1MHz|Add74~7_combout\);

-- Location: LCCOMB_X25_Y15_N10
\NCO_1MHz|Add74~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add74~8_combout\ = \NCO_1MHz|y9\(10) $ (((!\NCO_1MHz|temp9\(18) & ((\NCO_1MHz|LessThan19~30_combout\) # (\NCO_1MHz|temp9\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan19~30_combout\,
	datab => \NCO_1MHz|temp9\(18),
	datac => \NCO_1MHz|y9\(10),
	datad => \NCO_1MHz|temp9\(17),
	combout => \NCO_1MHz|Add74~8_combout\);

-- Location: FF_X18_Y12_N15
\NCO_1MHz|x9[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x9[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x9\(0));

-- Location: LCCOMB_X25_Y15_N12
\NCO_1MHz|x10[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x10[0]~20_cout\ = CARRY((\NCO_1MHz|temp9\(18)) # (!\NCO_1MHz|judge10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge10~0_combout\,
	datab => \NCO_1MHz|temp9\(18),
	datad => VCC,
	cout => \NCO_1MHz|x10[0]~20_cout\);

-- Location: LCCOMB_X25_Y15_N14
\NCO_1MHz|x10[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x10[0]~21_combout\ = (\NCO_1MHz|Add74~8_combout\ & ((\NCO_1MHz|x9\(0) & (!\NCO_1MHz|x10[0]~20_cout\)) # (!\NCO_1MHz|x9\(0) & ((\NCO_1MHz|x10[0]~20_cout\) # (GND))))) # (!\NCO_1MHz|Add74~8_combout\ & ((\NCO_1MHz|x9\(0) & 
-- (\NCO_1MHz|x10[0]~20_cout\ & VCC)) # (!\NCO_1MHz|x9\(0) & (!\NCO_1MHz|x10[0]~20_cout\))))
-- \NCO_1MHz|x10[0]~22\ = CARRY((\NCO_1MHz|Add74~8_combout\ & ((!\NCO_1MHz|x10[0]~20_cout\) # (!\NCO_1MHz|x9\(0)))) # (!\NCO_1MHz|Add74~8_combout\ & (!\NCO_1MHz|x9\(0) & !\NCO_1MHz|x10[0]~20_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add74~8_combout\,
	datab => \NCO_1MHz|x9\(0),
	datad => VCC,
	cin => \NCO_1MHz|x10[0]~20_cout\,
	combout => \NCO_1MHz|x10[0]~21_combout\,
	cout => \NCO_1MHz|x10[0]~22\);

-- Location: LCCOMB_X25_Y15_N16
\NCO_1MHz|x10[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x10[1]~23_combout\ = ((\NCO_1MHz|x9\(1) $ (\NCO_1MHz|Add74~7_combout\ $ (\NCO_1MHz|x10[0]~22\)))) # (GND)
-- \NCO_1MHz|x10[1]~24\ = CARRY((\NCO_1MHz|x9\(1) & ((!\NCO_1MHz|x10[0]~22\) # (!\NCO_1MHz|Add74~7_combout\))) # (!\NCO_1MHz|x9\(1) & (!\NCO_1MHz|Add74~7_combout\ & !\NCO_1MHz|x10[0]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x9\(1),
	datab => \NCO_1MHz|Add74~7_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x10[0]~22\,
	combout => \NCO_1MHz|x10[1]~23_combout\,
	cout => \NCO_1MHz|x10[1]~24\);

-- Location: LCCOMB_X25_Y15_N18
\NCO_1MHz|x10[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x10[2]~25_combout\ = (\NCO_1MHz|Add74~6_combout\ & ((\NCO_1MHz|x9\(2) & (!\NCO_1MHz|x10[1]~24\)) # (!\NCO_1MHz|x9\(2) & ((\NCO_1MHz|x10[1]~24\) # (GND))))) # (!\NCO_1MHz|Add74~6_combout\ & ((\NCO_1MHz|x9\(2) & (\NCO_1MHz|x10[1]~24\ & VCC)) # 
-- (!\NCO_1MHz|x9\(2) & (!\NCO_1MHz|x10[1]~24\))))
-- \NCO_1MHz|x10[2]~26\ = CARRY((\NCO_1MHz|Add74~6_combout\ & ((!\NCO_1MHz|x10[1]~24\) # (!\NCO_1MHz|x9\(2)))) # (!\NCO_1MHz|Add74~6_combout\ & (!\NCO_1MHz|x9\(2) & !\NCO_1MHz|x10[1]~24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add74~6_combout\,
	datab => \NCO_1MHz|x9\(2),
	datad => VCC,
	cin => \NCO_1MHz|x10[1]~24\,
	combout => \NCO_1MHz|x10[2]~25_combout\,
	cout => \NCO_1MHz|x10[2]~26\);

-- Location: LCCOMB_X25_Y15_N20
\NCO_1MHz|x10[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x10[3]~27_combout\ = ((\NCO_1MHz|x9\(3) $ (\NCO_1MHz|Add74~5_combout\ $ (\NCO_1MHz|x10[2]~26\)))) # (GND)
-- \NCO_1MHz|x10[3]~28\ = CARRY((\NCO_1MHz|x9\(3) & ((!\NCO_1MHz|x10[2]~26\) # (!\NCO_1MHz|Add74~5_combout\))) # (!\NCO_1MHz|x9\(3) & (!\NCO_1MHz|Add74~5_combout\ & !\NCO_1MHz|x10[2]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x9\(3),
	datab => \NCO_1MHz|Add74~5_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x10[2]~26\,
	combout => \NCO_1MHz|x10[3]~27_combout\,
	cout => \NCO_1MHz|x10[3]~28\);

-- Location: LCCOMB_X25_Y15_N22
\NCO_1MHz|x10[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x10[4]~29_combout\ = (\NCO_1MHz|x9\(4) & ((\NCO_1MHz|Add74~4_combout\ & (!\NCO_1MHz|x10[3]~28\)) # (!\NCO_1MHz|Add74~4_combout\ & (\NCO_1MHz|x10[3]~28\ & VCC)))) # (!\NCO_1MHz|x9\(4) & ((\NCO_1MHz|Add74~4_combout\ & ((\NCO_1MHz|x10[3]~28\) # 
-- (GND))) # (!\NCO_1MHz|Add74~4_combout\ & (!\NCO_1MHz|x10[3]~28\))))
-- \NCO_1MHz|x10[4]~30\ = CARRY((\NCO_1MHz|x9\(4) & (\NCO_1MHz|Add74~4_combout\ & !\NCO_1MHz|x10[3]~28\)) # (!\NCO_1MHz|x9\(4) & ((\NCO_1MHz|Add74~4_combout\) # (!\NCO_1MHz|x10[3]~28\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x9\(4),
	datab => \NCO_1MHz|Add74~4_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x10[3]~28\,
	combout => \NCO_1MHz|x10[4]~29_combout\,
	cout => \NCO_1MHz|x10[4]~30\);

-- Location: LCCOMB_X25_Y15_N24
\NCO_1MHz|x10[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x10[5]~31_combout\ = ((\NCO_1MHz|x9\(5) $ (\NCO_1MHz|Add74~3_combout\ $ (\NCO_1MHz|x10[4]~30\)))) # (GND)
-- \NCO_1MHz|x10[5]~32\ = CARRY((\NCO_1MHz|x9\(5) & ((!\NCO_1MHz|x10[4]~30\) # (!\NCO_1MHz|Add74~3_combout\))) # (!\NCO_1MHz|x9\(5) & (!\NCO_1MHz|Add74~3_combout\ & !\NCO_1MHz|x10[4]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x9\(5),
	datab => \NCO_1MHz|Add74~3_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x10[4]~30\,
	combout => \NCO_1MHz|x10[5]~31_combout\,
	cout => \NCO_1MHz|x10[5]~32\);

-- Location: LCCOMB_X25_Y15_N26
\NCO_1MHz|x10[6]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x10[6]~33_combout\ = (\NCO_1MHz|Add74~2_combout\ & ((\NCO_1MHz|x9\(6) & (!\NCO_1MHz|x10[5]~32\)) # (!\NCO_1MHz|x9\(6) & ((\NCO_1MHz|x10[5]~32\) # (GND))))) # (!\NCO_1MHz|Add74~2_combout\ & ((\NCO_1MHz|x9\(6) & (\NCO_1MHz|x10[5]~32\ & VCC)) # 
-- (!\NCO_1MHz|x9\(6) & (!\NCO_1MHz|x10[5]~32\))))
-- \NCO_1MHz|x10[6]~34\ = CARRY((\NCO_1MHz|Add74~2_combout\ & ((!\NCO_1MHz|x10[5]~32\) # (!\NCO_1MHz|x9\(6)))) # (!\NCO_1MHz|Add74~2_combout\ & (!\NCO_1MHz|x9\(6) & !\NCO_1MHz|x10[5]~32\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add74~2_combout\,
	datab => \NCO_1MHz|x9\(6),
	datad => VCC,
	cin => \NCO_1MHz|x10[5]~32\,
	combout => \NCO_1MHz|x10[6]~33_combout\,
	cout => \NCO_1MHz|x10[6]~34\);

-- Location: LCCOMB_X25_Y15_N28
\NCO_1MHz|x10[7]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x10[7]~35_combout\ = ((\NCO_1MHz|x9\(7) $ (\NCO_1MHz|Add74~1_combout\ $ (\NCO_1MHz|x10[6]~34\)))) # (GND)
-- \NCO_1MHz|x10[7]~36\ = CARRY((\NCO_1MHz|x9\(7) & ((!\NCO_1MHz|x10[6]~34\) # (!\NCO_1MHz|Add74~1_combout\))) # (!\NCO_1MHz|x9\(7) & (!\NCO_1MHz|Add74~1_combout\ & !\NCO_1MHz|x10[6]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x9\(7),
	datab => \NCO_1MHz|Add74~1_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x10[6]~34\,
	combout => \NCO_1MHz|x10[7]~35_combout\,
	cout => \NCO_1MHz|x10[7]~36\);

-- Location: LCCOMB_X25_Y15_N30
\NCO_1MHz|x10[8]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x10[8]~37_combout\ = (\NCO_1MHz|x9\(8) & ((\NCO_1MHz|Add74~0_combout\ & (!\NCO_1MHz|x10[7]~36\)) # (!\NCO_1MHz|Add74~0_combout\ & (\NCO_1MHz|x10[7]~36\ & VCC)))) # (!\NCO_1MHz|x9\(8) & ((\NCO_1MHz|Add74~0_combout\ & ((\NCO_1MHz|x10[7]~36\) # 
-- (GND))) # (!\NCO_1MHz|Add74~0_combout\ & (!\NCO_1MHz|x10[7]~36\))))
-- \NCO_1MHz|x10[8]~38\ = CARRY((\NCO_1MHz|x9\(8) & (\NCO_1MHz|Add74~0_combout\ & !\NCO_1MHz|x10[7]~36\)) # (!\NCO_1MHz|x9\(8) & ((\NCO_1MHz|Add74~0_combout\) # (!\NCO_1MHz|x10[7]~36\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x9\(8),
	datab => \NCO_1MHz|Add74~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x10[7]~36\,
	combout => \NCO_1MHz|x10[8]~37_combout\,
	cout => \NCO_1MHz|x10[8]~38\);

-- Location: LCCOMB_X25_Y14_N0
\NCO_1MHz|x10[9]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x10[9]~39_combout\ = ((\NCO_1MHz|x9\(9) $ (\NCO_1MHz|Add74~0_combout\ $ (\NCO_1MHz|x10[8]~38\)))) # (GND)
-- \NCO_1MHz|x10[9]~40\ = CARRY((\NCO_1MHz|x9\(9) & ((!\NCO_1MHz|x10[8]~38\) # (!\NCO_1MHz|Add74~0_combout\))) # (!\NCO_1MHz|x9\(9) & (!\NCO_1MHz|Add74~0_combout\ & !\NCO_1MHz|x10[8]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x9\(9),
	datab => \NCO_1MHz|Add74~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x10[8]~38\,
	combout => \NCO_1MHz|x10[9]~39_combout\,
	cout => \NCO_1MHz|x10[9]~40\);

-- Location: LCCOMB_X25_Y14_N2
\NCO_1MHz|x10[10]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x10[10]~41_combout\ = (\NCO_1MHz|x9\(10) & ((\NCO_1MHz|Add74~0_combout\ & (!\NCO_1MHz|x10[9]~40\)) # (!\NCO_1MHz|Add74~0_combout\ & (\NCO_1MHz|x10[9]~40\ & VCC)))) # (!\NCO_1MHz|x9\(10) & ((\NCO_1MHz|Add74~0_combout\ & ((\NCO_1MHz|x10[9]~40\) # 
-- (GND))) # (!\NCO_1MHz|Add74~0_combout\ & (!\NCO_1MHz|x10[9]~40\))))
-- \NCO_1MHz|x10[10]~42\ = CARRY((\NCO_1MHz|x9\(10) & (\NCO_1MHz|Add74~0_combout\ & !\NCO_1MHz|x10[9]~40\)) # (!\NCO_1MHz|x9\(10) & ((\NCO_1MHz|Add74~0_combout\) # (!\NCO_1MHz|x10[9]~40\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x9\(10),
	datab => \NCO_1MHz|Add74~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x10[9]~40\,
	combout => \NCO_1MHz|x10[10]~41_combout\,
	cout => \NCO_1MHz|x10[10]~42\);

-- Location: LCCOMB_X25_Y14_N4
\NCO_1MHz|x10[11]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x10[11]~43_combout\ = ((\NCO_1MHz|x9\(11) $ (\NCO_1MHz|Add74~0_combout\ $ (\NCO_1MHz|x10[10]~42\)))) # (GND)
-- \NCO_1MHz|x10[11]~44\ = CARRY((\NCO_1MHz|x9\(11) & ((!\NCO_1MHz|x10[10]~42\) # (!\NCO_1MHz|Add74~0_combout\))) # (!\NCO_1MHz|x9\(11) & (!\NCO_1MHz|Add74~0_combout\ & !\NCO_1MHz|x10[10]~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x9\(11),
	datab => \NCO_1MHz|Add74~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x10[10]~42\,
	combout => \NCO_1MHz|x10[11]~43_combout\,
	cout => \NCO_1MHz|x10[11]~44\);

-- Location: LCCOMB_X25_Y14_N6
\NCO_1MHz|x10[12]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x10[12]~45_combout\ = (\NCO_1MHz|x9\(12) & ((\NCO_1MHz|Add74~0_combout\ & (!\NCO_1MHz|x10[11]~44\)) # (!\NCO_1MHz|Add74~0_combout\ & (\NCO_1MHz|x10[11]~44\ & VCC)))) # (!\NCO_1MHz|x9\(12) & ((\NCO_1MHz|Add74~0_combout\ & ((\NCO_1MHz|x10[11]~44\) 
-- # (GND))) # (!\NCO_1MHz|Add74~0_combout\ & (!\NCO_1MHz|x10[11]~44\))))
-- \NCO_1MHz|x10[12]~46\ = CARRY((\NCO_1MHz|x9\(12) & (\NCO_1MHz|Add74~0_combout\ & !\NCO_1MHz|x10[11]~44\)) # (!\NCO_1MHz|x9\(12) & ((\NCO_1MHz|Add74~0_combout\) # (!\NCO_1MHz|x10[11]~44\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x9\(12),
	datab => \NCO_1MHz|Add74~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x10[11]~44\,
	combout => \NCO_1MHz|x10[12]~45_combout\,
	cout => \NCO_1MHz|x10[12]~46\);

-- Location: LCCOMB_X25_Y14_N8
\NCO_1MHz|x10[13]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x10[13]~47_combout\ = ((\NCO_1MHz|x9\(13) $ (\NCO_1MHz|Add74~0_combout\ $ (\NCO_1MHz|x10[12]~46\)))) # (GND)
-- \NCO_1MHz|x10[13]~48\ = CARRY((\NCO_1MHz|x9\(13) & ((!\NCO_1MHz|x10[12]~46\) # (!\NCO_1MHz|Add74~0_combout\))) # (!\NCO_1MHz|x9\(13) & (!\NCO_1MHz|Add74~0_combout\ & !\NCO_1MHz|x10[12]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x9\(13),
	datab => \NCO_1MHz|Add74~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x10[12]~46\,
	combout => \NCO_1MHz|x10[13]~47_combout\,
	cout => \NCO_1MHz|x10[13]~48\);

-- Location: LCCOMB_X25_Y14_N10
\NCO_1MHz|x10[14]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x10[14]~49_combout\ = (\NCO_1MHz|x9\(14) & ((\NCO_1MHz|Add74~0_combout\ & (!\NCO_1MHz|x10[13]~48\)) # (!\NCO_1MHz|Add74~0_combout\ & (\NCO_1MHz|x10[13]~48\ & VCC)))) # (!\NCO_1MHz|x9\(14) & ((\NCO_1MHz|Add74~0_combout\ & ((\NCO_1MHz|x10[13]~48\) 
-- # (GND))) # (!\NCO_1MHz|Add74~0_combout\ & (!\NCO_1MHz|x10[13]~48\))))
-- \NCO_1MHz|x10[14]~50\ = CARRY((\NCO_1MHz|x9\(14) & (\NCO_1MHz|Add74~0_combout\ & !\NCO_1MHz|x10[13]~48\)) # (!\NCO_1MHz|x9\(14) & ((\NCO_1MHz|Add74~0_combout\) # (!\NCO_1MHz|x10[13]~48\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x9\(14),
	datab => \NCO_1MHz|Add74~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x10[13]~48\,
	combout => \NCO_1MHz|x10[14]~49_combout\,
	cout => \NCO_1MHz|x10[14]~50\);

-- Location: LCCOMB_X25_Y14_N12
\NCO_1MHz|x10[15]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x10[15]~51_combout\ = ((\NCO_1MHz|x9\(15) $ (\NCO_1MHz|Add74~0_combout\ $ (\NCO_1MHz|x10[14]~50\)))) # (GND)
-- \NCO_1MHz|x10[15]~52\ = CARRY((\NCO_1MHz|x9\(15) & ((!\NCO_1MHz|x10[14]~50\) # (!\NCO_1MHz|Add74~0_combout\))) # (!\NCO_1MHz|x9\(15) & (!\NCO_1MHz|Add74~0_combout\ & !\NCO_1MHz|x10[14]~50\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x9\(15),
	datab => \NCO_1MHz|Add74~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x10[14]~50\,
	combout => \NCO_1MHz|x10[15]~51_combout\,
	cout => \NCO_1MHz|x10[15]~52\);

-- Location: LCCOMB_X25_Y14_N14
\NCO_1MHz|x10[16]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x10[16]~53_combout\ = (\NCO_1MHz|x9\(16) & ((\NCO_1MHz|Add74~0_combout\ & (!\NCO_1MHz|x10[15]~52\)) # (!\NCO_1MHz|Add74~0_combout\ & (\NCO_1MHz|x10[15]~52\ & VCC)))) # (!\NCO_1MHz|x9\(16) & ((\NCO_1MHz|Add74~0_combout\ & ((\NCO_1MHz|x10[15]~52\) 
-- # (GND))) # (!\NCO_1MHz|Add74~0_combout\ & (!\NCO_1MHz|x10[15]~52\))))
-- \NCO_1MHz|x10[16]~54\ = CARRY((\NCO_1MHz|x9\(16) & (\NCO_1MHz|Add74~0_combout\ & !\NCO_1MHz|x10[15]~52\)) # (!\NCO_1MHz|x9\(16) & ((\NCO_1MHz|Add74~0_combout\) # (!\NCO_1MHz|x10[15]~52\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x9\(16),
	datab => \NCO_1MHz|Add74~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x10[15]~52\,
	combout => \NCO_1MHz|x10[16]~53_combout\,
	cout => \NCO_1MHz|x10[16]~54\);

-- Location: LCCOMB_X25_Y14_N16
\NCO_1MHz|x10[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x10[17]~55_combout\ = ((\NCO_1MHz|x9\(17) $ (\NCO_1MHz|Add74~0_combout\ $ (\NCO_1MHz|x10[16]~54\)))) # (GND)
-- \NCO_1MHz|x10[17]~56\ = CARRY((\NCO_1MHz|x9\(17) & ((!\NCO_1MHz|x10[16]~54\) # (!\NCO_1MHz|Add74~0_combout\))) # (!\NCO_1MHz|x9\(17) & (!\NCO_1MHz|Add74~0_combout\ & !\NCO_1MHz|x10[16]~54\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x9\(17),
	datab => \NCO_1MHz|Add74~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x10[16]~54\,
	combout => \NCO_1MHz|x10[17]~55_combout\,
	cout => \NCO_1MHz|x10[17]~56\);

-- Location: LCCOMB_X25_Y14_N18
\NCO_1MHz|x10[18]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x10[18]~57_combout\ = \NCO_1MHz|x9\(18) $ (\NCO_1MHz|x10[17]~56\ $ (!\NCO_1MHz|Add74~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x9\(18),
	datad => \NCO_1MHz|Add74~0_combout\,
	cin => \NCO_1MHz|x10[17]~56\,
	combout => \NCO_1MHz|x10[18]~57_combout\);

-- Location: FF_X25_Y14_N19
\NCO_1MHz|x10[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x10[18]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x10\(18));

-- Location: FF_X25_Y14_N17
\NCO_1MHz|x10[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x10[17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x10\(17));

-- Location: FF_X25_Y14_N15
\NCO_1MHz|x10[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x10[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x10\(16));

-- Location: FF_X25_Y14_N13
\NCO_1MHz|x10[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x10[15]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x10\(15));

-- Location: FF_X25_Y14_N11
\NCO_1MHz|x10[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x10[14]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x10\(14));

-- Location: FF_X25_Y14_N9
\NCO_1MHz|x10[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x10[13]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x10\(13));

-- Location: FF_X25_Y14_N7
\NCO_1MHz|x10[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x10[12]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x10\(12));

-- Location: FF_X25_Y14_N5
\NCO_1MHz|x10[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x10[11]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x10\(11));

-- Location: FF_X25_Y14_N3
\NCO_1MHz|x10[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x10[10]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x10\(10));

-- Location: FF_X25_Y14_N1
\NCO_1MHz|x10[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x10[9]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x10\(9));

-- Location: FF_X25_Y15_N31
\NCO_1MHz|x10[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x10[8]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x10\(8));

-- Location: FF_X25_Y15_N29
\NCO_1MHz|x10[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x10[7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x10\(7));

-- Location: FF_X25_Y15_N27
\NCO_1MHz|x10[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x10[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x10\(6));

-- Location: FF_X26_Y14_N17
\NCO_1MHz|y10[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y10[17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y10\(17));

-- Location: LCCOMB_X24_Y18_N0
\NCO_1MHz|Add80~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add80~1_combout\ = \NCO_1MHz|y10\(17) $ (((!\NCO_1MHz|temp10\(18) & ((\NCO_1MHz|temp10\(17)) # (\NCO_1MHz|LessThan21~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp10\(17),
	datab => \NCO_1MHz|temp10\(18),
	datac => \NCO_1MHz|y10\(17),
	datad => \NCO_1MHz|LessThan21~32_combout\,
	combout => \NCO_1MHz|Add80~1_combout\);

-- Location: FF_X25_Y15_N25
\NCO_1MHz|x10[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x10[5]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x10\(5));

-- Location: FF_X26_Y14_N15
\NCO_1MHz|y10[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y10[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y10\(16));

-- Location: LCCOMB_X24_Y17_N22
\NCO_1MHz|Add80~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add80~2_combout\ = \NCO_1MHz|y10\(16) $ (((!\NCO_1MHz|temp10\(18) & ((\NCO_1MHz|LessThan21~32_combout\) # (\NCO_1MHz|temp10\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan21~32_combout\,
	datab => \NCO_1MHz|temp10\(17),
	datac => \NCO_1MHz|temp10\(18),
	datad => \NCO_1MHz|y10\(16),
	combout => \NCO_1MHz|Add80~2_combout\);

-- Location: FF_X26_Y14_N13
\NCO_1MHz|y10[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y10[15]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y10\(15));

-- Location: LCCOMB_X24_Y18_N2
\NCO_1MHz|Add80~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add80~3_combout\ = \NCO_1MHz|y10\(15) $ (((!\NCO_1MHz|temp10\(18) & ((\NCO_1MHz|temp10\(17)) # (\NCO_1MHz|LessThan21~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y10\(15),
	datab => \NCO_1MHz|temp10\(18),
	datac => \NCO_1MHz|temp10\(17),
	datad => \NCO_1MHz|LessThan21~32_combout\,
	combout => \NCO_1MHz|Add80~3_combout\);

-- Location: FF_X25_Y15_N23
\NCO_1MHz|x10[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x10[4]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x10\(4));

-- Location: FF_X25_Y15_N21
\NCO_1MHz|x10[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x10[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x10\(3));

-- Location: FF_X26_Y14_N11
\NCO_1MHz|y10[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y10[14]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y10\(14));

-- Location: LCCOMB_X24_Y18_N4
\NCO_1MHz|Add80~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add80~4_combout\ = \NCO_1MHz|y10\(14) $ (((!\NCO_1MHz|temp10\(18) & ((\NCO_1MHz|temp10\(17)) # (\NCO_1MHz|LessThan21~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp10\(17),
	datab => \NCO_1MHz|temp10\(18),
	datac => \NCO_1MHz|y10\(14),
	datad => \NCO_1MHz|LessThan21~32_combout\,
	combout => \NCO_1MHz|Add80~4_combout\);

-- Location: FF_X26_Y14_N9
\NCO_1MHz|y10[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y10[13]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y10\(13));

-- Location: LCCOMB_X24_Y18_N6
\NCO_1MHz|Add80~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add80~5_combout\ = \NCO_1MHz|y10\(13) $ (((!\NCO_1MHz|temp10\(18) & ((\NCO_1MHz|temp10\(17)) # (\NCO_1MHz|LessThan21~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp10\(17),
	datab => \NCO_1MHz|temp10\(18),
	datac => \NCO_1MHz|y10\(13),
	datad => \NCO_1MHz|LessThan21~32_combout\,
	combout => \NCO_1MHz|Add80~5_combout\);

-- Location: FF_X25_Y15_N19
\NCO_1MHz|x10[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x10[2]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x10\(2));

-- Location: FF_X25_Y15_N17
\NCO_1MHz|x10[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x10[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x10\(1));

-- Location: FF_X26_Y14_N7
\NCO_1MHz|y10[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y10[12]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y10\(12));

-- Location: LCCOMB_X24_Y18_N8
\NCO_1MHz|Add80~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add80~6_combout\ = \NCO_1MHz|y10\(12) $ (((!\NCO_1MHz|temp10\(18) & ((\NCO_1MHz|temp10\(17)) # (\NCO_1MHz|LessThan21~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y10\(12),
	datab => \NCO_1MHz|temp10\(18),
	datac => \NCO_1MHz|temp10\(17),
	datad => \NCO_1MHz|LessThan21~32_combout\,
	combout => \NCO_1MHz|Add80~6_combout\);

-- Location: FF_X26_Y14_N5
\NCO_1MHz|y10[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y10[11]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y10\(11));

-- Location: LCCOMB_X24_Y18_N10
\NCO_1MHz|Add80~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add80~7_combout\ = \NCO_1MHz|y10\(11) $ (((!\NCO_1MHz|temp10\(18) & ((\NCO_1MHz|temp10\(17)) # (\NCO_1MHz|LessThan21~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y10\(11),
	datab => \NCO_1MHz|temp10\(18),
	datac => \NCO_1MHz|temp10\(17),
	datad => \NCO_1MHz|LessThan21~32_combout\,
	combout => \NCO_1MHz|Add80~7_combout\);

-- Location: FF_X25_Y15_N15
\NCO_1MHz|x10[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x10[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x10\(0));

-- Location: LCCOMB_X26_Y17_N2
\NCO_1MHz|judge11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|judge11~0_combout\ = (\NCO_1MHz|LessThan21~32_combout\) # (\NCO_1MHz|temp10\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NCO_1MHz|LessThan21~32_combout\,
	datad => \NCO_1MHz|temp10\(17),
	combout => \NCO_1MHz|judge11~0_combout\);

-- Location: LCCOMB_X24_Y18_N12
\NCO_1MHz|x11[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x11[0]~20_cout\ = CARRY((\NCO_1MHz|temp10\(18)) # (!\NCO_1MHz|judge11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge11~0_combout\,
	datab => \NCO_1MHz|temp10\(18),
	datad => VCC,
	cout => \NCO_1MHz|x11[0]~20_cout\);

-- Location: LCCOMB_X24_Y18_N14
\NCO_1MHz|x11[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x11[0]~21_combout\ = (\NCO_1MHz|Add80~7_combout\ & ((\NCO_1MHz|x10\(0) & (!\NCO_1MHz|x11[0]~20_cout\)) # (!\NCO_1MHz|x10\(0) & ((\NCO_1MHz|x11[0]~20_cout\) # (GND))))) # (!\NCO_1MHz|Add80~7_combout\ & ((\NCO_1MHz|x10\(0) & 
-- (\NCO_1MHz|x11[0]~20_cout\ & VCC)) # (!\NCO_1MHz|x10\(0) & (!\NCO_1MHz|x11[0]~20_cout\))))
-- \NCO_1MHz|x11[0]~22\ = CARRY((\NCO_1MHz|Add80~7_combout\ & ((!\NCO_1MHz|x11[0]~20_cout\) # (!\NCO_1MHz|x10\(0)))) # (!\NCO_1MHz|Add80~7_combout\ & (!\NCO_1MHz|x10\(0) & !\NCO_1MHz|x11[0]~20_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add80~7_combout\,
	datab => \NCO_1MHz|x10\(0),
	datad => VCC,
	cin => \NCO_1MHz|x11[0]~20_cout\,
	combout => \NCO_1MHz|x11[0]~21_combout\,
	cout => \NCO_1MHz|x11[0]~22\);

-- Location: LCCOMB_X24_Y18_N16
\NCO_1MHz|x11[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x11[1]~23_combout\ = ((\NCO_1MHz|x10\(1) $ (\NCO_1MHz|Add80~6_combout\ $ (\NCO_1MHz|x11[0]~22\)))) # (GND)
-- \NCO_1MHz|x11[1]~24\ = CARRY((\NCO_1MHz|x10\(1) & ((!\NCO_1MHz|x11[0]~22\) # (!\NCO_1MHz|Add80~6_combout\))) # (!\NCO_1MHz|x10\(1) & (!\NCO_1MHz|Add80~6_combout\ & !\NCO_1MHz|x11[0]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x10\(1),
	datab => \NCO_1MHz|Add80~6_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x11[0]~22\,
	combout => \NCO_1MHz|x11[1]~23_combout\,
	cout => \NCO_1MHz|x11[1]~24\);

-- Location: LCCOMB_X24_Y18_N18
\NCO_1MHz|x11[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x11[2]~25_combout\ = (\NCO_1MHz|Add80~5_combout\ & ((\NCO_1MHz|x10\(2) & (!\NCO_1MHz|x11[1]~24\)) # (!\NCO_1MHz|x10\(2) & ((\NCO_1MHz|x11[1]~24\) # (GND))))) # (!\NCO_1MHz|Add80~5_combout\ & ((\NCO_1MHz|x10\(2) & (\NCO_1MHz|x11[1]~24\ & VCC)) # 
-- (!\NCO_1MHz|x10\(2) & (!\NCO_1MHz|x11[1]~24\))))
-- \NCO_1MHz|x11[2]~26\ = CARRY((\NCO_1MHz|Add80~5_combout\ & ((!\NCO_1MHz|x11[1]~24\) # (!\NCO_1MHz|x10\(2)))) # (!\NCO_1MHz|Add80~5_combout\ & (!\NCO_1MHz|x10\(2) & !\NCO_1MHz|x11[1]~24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add80~5_combout\,
	datab => \NCO_1MHz|x10\(2),
	datad => VCC,
	cin => \NCO_1MHz|x11[1]~24\,
	combout => \NCO_1MHz|x11[2]~25_combout\,
	cout => \NCO_1MHz|x11[2]~26\);

-- Location: LCCOMB_X24_Y18_N20
\NCO_1MHz|x11[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x11[3]~27_combout\ = ((\NCO_1MHz|x10\(3) $ (\NCO_1MHz|Add80~4_combout\ $ (\NCO_1MHz|x11[2]~26\)))) # (GND)
-- \NCO_1MHz|x11[3]~28\ = CARRY((\NCO_1MHz|x10\(3) & ((!\NCO_1MHz|x11[2]~26\) # (!\NCO_1MHz|Add80~4_combout\))) # (!\NCO_1MHz|x10\(3) & (!\NCO_1MHz|Add80~4_combout\ & !\NCO_1MHz|x11[2]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x10\(3),
	datab => \NCO_1MHz|Add80~4_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x11[2]~26\,
	combout => \NCO_1MHz|x11[3]~27_combout\,
	cout => \NCO_1MHz|x11[3]~28\);

-- Location: LCCOMB_X24_Y18_N22
\NCO_1MHz|x11[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x11[4]~29_combout\ = (\NCO_1MHz|Add80~3_combout\ & ((\NCO_1MHz|x10\(4) & (!\NCO_1MHz|x11[3]~28\)) # (!\NCO_1MHz|x10\(4) & ((\NCO_1MHz|x11[3]~28\) # (GND))))) # (!\NCO_1MHz|Add80~3_combout\ & ((\NCO_1MHz|x10\(4) & (\NCO_1MHz|x11[3]~28\ & VCC)) # 
-- (!\NCO_1MHz|x10\(4) & (!\NCO_1MHz|x11[3]~28\))))
-- \NCO_1MHz|x11[4]~30\ = CARRY((\NCO_1MHz|Add80~3_combout\ & ((!\NCO_1MHz|x11[3]~28\) # (!\NCO_1MHz|x10\(4)))) # (!\NCO_1MHz|Add80~3_combout\ & (!\NCO_1MHz|x10\(4) & !\NCO_1MHz|x11[3]~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add80~3_combout\,
	datab => \NCO_1MHz|x10\(4),
	datad => VCC,
	cin => \NCO_1MHz|x11[3]~28\,
	combout => \NCO_1MHz|x11[4]~29_combout\,
	cout => \NCO_1MHz|x11[4]~30\);

-- Location: LCCOMB_X24_Y18_N24
\NCO_1MHz|x11[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x11[5]~31_combout\ = ((\NCO_1MHz|x10\(5) $ (\NCO_1MHz|Add80~2_combout\ $ (\NCO_1MHz|x11[4]~30\)))) # (GND)
-- \NCO_1MHz|x11[5]~32\ = CARRY((\NCO_1MHz|x10\(5) & ((!\NCO_1MHz|x11[4]~30\) # (!\NCO_1MHz|Add80~2_combout\))) # (!\NCO_1MHz|x10\(5) & (!\NCO_1MHz|Add80~2_combout\ & !\NCO_1MHz|x11[4]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x10\(5),
	datab => \NCO_1MHz|Add80~2_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x11[4]~30\,
	combout => \NCO_1MHz|x11[5]~31_combout\,
	cout => \NCO_1MHz|x11[5]~32\);

-- Location: LCCOMB_X24_Y18_N26
\NCO_1MHz|x11[6]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x11[6]~33_combout\ = (\NCO_1MHz|x10\(6) & ((\NCO_1MHz|Add80~1_combout\ & (!\NCO_1MHz|x11[5]~32\)) # (!\NCO_1MHz|Add80~1_combout\ & (\NCO_1MHz|x11[5]~32\ & VCC)))) # (!\NCO_1MHz|x10\(6) & ((\NCO_1MHz|Add80~1_combout\ & ((\NCO_1MHz|x11[5]~32\) # 
-- (GND))) # (!\NCO_1MHz|Add80~1_combout\ & (!\NCO_1MHz|x11[5]~32\))))
-- \NCO_1MHz|x11[6]~34\ = CARRY((\NCO_1MHz|x10\(6) & (\NCO_1MHz|Add80~1_combout\ & !\NCO_1MHz|x11[5]~32\)) # (!\NCO_1MHz|x10\(6) & ((\NCO_1MHz|Add80~1_combout\) # (!\NCO_1MHz|x11[5]~32\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x10\(6),
	datab => \NCO_1MHz|Add80~1_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x11[5]~32\,
	combout => \NCO_1MHz|x11[6]~33_combout\,
	cout => \NCO_1MHz|x11[6]~34\);

-- Location: LCCOMB_X24_Y18_N28
\NCO_1MHz|x11[7]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x11[7]~35_combout\ = ((\NCO_1MHz|x10\(7) $ (\NCO_1MHz|Add80~0_combout\ $ (\NCO_1MHz|x11[6]~34\)))) # (GND)
-- \NCO_1MHz|x11[7]~36\ = CARRY((\NCO_1MHz|x10\(7) & ((!\NCO_1MHz|x11[6]~34\) # (!\NCO_1MHz|Add80~0_combout\))) # (!\NCO_1MHz|x10\(7) & (!\NCO_1MHz|Add80~0_combout\ & !\NCO_1MHz|x11[6]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x10\(7),
	datab => \NCO_1MHz|Add80~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x11[6]~34\,
	combout => \NCO_1MHz|x11[7]~35_combout\,
	cout => \NCO_1MHz|x11[7]~36\);

-- Location: LCCOMB_X24_Y18_N30
\NCO_1MHz|x11[8]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x11[8]~37_combout\ = (\NCO_1MHz|x10\(8) & ((\NCO_1MHz|Add80~0_combout\ & (!\NCO_1MHz|x11[7]~36\)) # (!\NCO_1MHz|Add80~0_combout\ & (\NCO_1MHz|x11[7]~36\ & VCC)))) # (!\NCO_1MHz|x10\(8) & ((\NCO_1MHz|Add80~0_combout\ & ((\NCO_1MHz|x11[7]~36\) # 
-- (GND))) # (!\NCO_1MHz|Add80~0_combout\ & (!\NCO_1MHz|x11[7]~36\))))
-- \NCO_1MHz|x11[8]~38\ = CARRY((\NCO_1MHz|x10\(8) & (\NCO_1MHz|Add80~0_combout\ & !\NCO_1MHz|x11[7]~36\)) # (!\NCO_1MHz|x10\(8) & ((\NCO_1MHz|Add80~0_combout\) # (!\NCO_1MHz|x11[7]~36\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x10\(8),
	datab => \NCO_1MHz|Add80~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x11[7]~36\,
	combout => \NCO_1MHz|x11[8]~37_combout\,
	cout => \NCO_1MHz|x11[8]~38\);

-- Location: LCCOMB_X24_Y17_N0
\NCO_1MHz|x11[9]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x11[9]~39_combout\ = ((\NCO_1MHz|x10\(9) $ (\NCO_1MHz|Add80~0_combout\ $ (\NCO_1MHz|x11[8]~38\)))) # (GND)
-- \NCO_1MHz|x11[9]~40\ = CARRY((\NCO_1MHz|x10\(9) & ((!\NCO_1MHz|x11[8]~38\) # (!\NCO_1MHz|Add80~0_combout\))) # (!\NCO_1MHz|x10\(9) & (!\NCO_1MHz|Add80~0_combout\ & !\NCO_1MHz|x11[8]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x10\(9),
	datab => \NCO_1MHz|Add80~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x11[8]~38\,
	combout => \NCO_1MHz|x11[9]~39_combout\,
	cout => \NCO_1MHz|x11[9]~40\);

-- Location: LCCOMB_X24_Y17_N2
\NCO_1MHz|x11[10]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x11[10]~41_combout\ = (\NCO_1MHz|x10\(10) & ((\NCO_1MHz|Add80~0_combout\ & (!\NCO_1MHz|x11[9]~40\)) # (!\NCO_1MHz|Add80~0_combout\ & (\NCO_1MHz|x11[9]~40\ & VCC)))) # (!\NCO_1MHz|x10\(10) & ((\NCO_1MHz|Add80~0_combout\ & ((\NCO_1MHz|x11[9]~40\) 
-- # (GND))) # (!\NCO_1MHz|Add80~0_combout\ & (!\NCO_1MHz|x11[9]~40\))))
-- \NCO_1MHz|x11[10]~42\ = CARRY((\NCO_1MHz|x10\(10) & (\NCO_1MHz|Add80~0_combout\ & !\NCO_1MHz|x11[9]~40\)) # (!\NCO_1MHz|x10\(10) & ((\NCO_1MHz|Add80~0_combout\) # (!\NCO_1MHz|x11[9]~40\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x10\(10),
	datab => \NCO_1MHz|Add80~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x11[9]~40\,
	combout => \NCO_1MHz|x11[10]~41_combout\,
	cout => \NCO_1MHz|x11[10]~42\);

-- Location: LCCOMB_X24_Y17_N4
\NCO_1MHz|x11[11]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x11[11]~43_combout\ = ((\NCO_1MHz|x10\(11) $ (\NCO_1MHz|Add80~0_combout\ $ (\NCO_1MHz|x11[10]~42\)))) # (GND)
-- \NCO_1MHz|x11[11]~44\ = CARRY((\NCO_1MHz|x10\(11) & ((!\NCO_1MHz|x11[10]~42\) # (!\NCO_1MHz|Add80~0_combout\))) # (!\NCO_1MHz|x10\(11) & (!\NCO_1MHz|Add80~0_combout\ & !\NCO_1MHz|x11[10]~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x10\(11),
	datab => \NCO_1MHz|Add80~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x11[10]~42\,
	combout => \NCO_1MHz|x11[11]~43_combout\,
	cout => \NCO_1MHz|x11[11]~44\);

-- Location: LCCOMB_X24_Y17_N6
\NCO_1MHz|x11[12]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x11[12]~45_combout\ = (\NCO_1MHz|x10\(12) & ((\NCO_1MHz|Add80~0_combout\ & (!\NCO_1MHz|x11[11]~44\)) # (!\NCO_1MHz|Add80~0_combout\ & (\NCO_1MHz|x11[11]~44\ & VCC)))) # (!\NCO_1MHz|x10\(12) & ((\NCO_1MHz|Add80~0_combout\ & 
-- ((\NCO_1MHz|x11[11]~44\) # (GND))) # (!\NCO_1MHz|Add80~0_combout\ & (!\NCO_1MHz|x11[11]~44\))))
-- \NCO_1MHz|x11[12]~46\ = CARRY((\NCO_1MHz|x10\(12) & (\NCO_1MHz|Add80~0_combout\ & !\NCO_1MHz|x11[11]~44\)) # (!\NCO_1MHz|x10\(12) & ((\NCO_1MHz|Add80~0_combout\) # (!\NCO_1MHz|x11[11]~44\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x10\(12),
	datab => \NCO_1MHz|Add80~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x11[11]~44\,
	combout => \NCO_1MHz|x11[12]~45_combout\,
	cout => \NCO_1MHz|x11[12]~46\);

-- Location: LCCOMB_X24_Y17_N8
\NCO_1MHz|x11[13]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x11[13]~47_combout\ = ((\NCO_1MHz|x10\(13) $ (\NCO_1MHz|Add80~0_combout\ $ (\NCO_1MHz|x11[12]~46\)))) # (GND)
-- \NCO_1MHz|x11[13]~48\ = CARRY((\NCO_1MHz|x10\(13) & ((!\NCO_1MHz|x11[12]~46\) # (!\NCO_1MHz|Add80~0_combout\))) # (!\NCO_1MHz|x10\(13) & (!\NCO_1MHz|Add80~0_combout\ & !\NCO_1MHz|x11[12]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x10\(13),
	datab => \NCO_1MHz|Add80~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x11[12]~46\,
	combout => \NCO_1MHz|x11[13]~47_combout\,
	cout => \NCO_1MHz|x11[13]~48\);

-- Location: LCCOMB_X24_Y17_N10
\NCO_1MHz|x11[14]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x11[14]~49_combout\ = (\NCO_1MHz|x10\(14) & ((\NCO_1MHz|Add80~0_combout\ & (!\NCO_1MHz|x11[13]~48\)) # (!\NCO_1MHz|Add80~0_combout\ & (\NCO_1MHz|x11[13]~48\ & VCC)))) # (!\NCO_1MHz|x10\(14) & ((\NCO_1MHz|Add80~0_combout\ & 
-- ((\NCO_1MHz|x11[13]~48\) # (GND))) # (!\NCO_1MHz|Add80~0_combout\ & (!\NCO_1MHz|x11[13]~48\))))
-- \NCO_1MHz|x11[14]~50\ = CARRY((\NCO_1MHz|x10\(14) & (\NCO_1MHz|Add80~0_combout\ & !\NCO_1MHz|x11[13]~48\)) # (!\NCO_1MHz|x10\(14) & ((\NCO_1MHz|Add80~0_combout\) # (!\NCO_1MHz|x11[13]~48\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x10\(14),
	datab => \NCO_1MHz|Add80~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x11[13]~48\,
	combout => \NCO_1MHz|x11[14]~49_combout\,
	cout => \NCO_1MHz|x11[14]~50\);

-- Location: LCCOMB_X24_Y17_N12
\NCO_1MHz|x11[15]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x11[15]~51_combout\ = ((\NCO_1MHz|x10\(15) $ (\NCO_1MHz|Add80~0_combout\ $ (\NCO_1MHz|x11[14]~50\)))) # (GND)
-- \NCO_1MHz|x11[15]~52\ = CARRY((\NCO_1MHz|x10\(15) & ((!\NCO_1MHz|x11[14]~50\) # (!\NCO_1MHz|Add80~0_combout\))) # (!\NCO_1MHz|x10\(15) & (!\NCO_1MHz|Add80~0_combout\ & !\NCO_1MHz|x11[14]~50\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x10\(15),
	datab => \NCO_1MHz|Add80~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x11[14]~50\,
	combout => \NCO_1MHz|x11[15]~51_combout\,
	cout => \NCO_1MHz|x11[15]~52\);

-- Location: LCCOMB_X24_Y17_N14
\NCO_1MHz|x11[16]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x11[16]~53_combout\ = (\NCO_1MHz|Add80~0_combout\ & ((\NCO_1MHz|x10\(16) & (!\NCO_1MHz|x11[15]~52\)) # (!\NCO_1MHz|x10\(16) & ((\NCO_1MHz|x11[15]~52\) # (GND))))) # (!\NCO_1MHz|Add80~0_combout\ & ((\NCO_1MHz|x10\(16) & (\NCO_1MHz|x11[15]~52\ & 
-- VCC)) # (!\NCO_1MHz|x10\(16) & (!\NCO_1MHz|x11[15]~52\))))
-- \NCO_1MHz|x11[16]~54\ = CARRY((\NCO_1MHz|Add80~0_combout\ & ((!\NCO_1MHz|x11[15]~52\) # (!\NCO_1MHz|x10\(16)))) # (!\NCO_1MHz|Add80~0_combout\ & (!\NCO_1MHz|x10\(16) & !\NCO_1MHz|x11[15]~52\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add80~0_combout\,
	datab => \NCO_1MHz|x10\(16),
	datad => VCC,
	cin => \NCO_1MHz|x11[15]~52\,
	combout => \NCO_1MHz|x11[16]~53_combout\,
	cout => \NCO_1MHz|x11[16]~54\);

-- Location: LCCOMB_X24_Y17_N16
\NCO_1MHz|x11[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x11[17]~55_combout\ = ((\NCO_1MHz|Add80~0_combout\ $ (\NCO_1MHz|x10\(17) $ (\NCO_1MHz|x11[16]~54\)))) # (GND)
-- \NCO_1MHz|x11[17]~56\ = CARRY((\NCO_1MHz|Add80~0_combout\ & (\NCO_1MHz|x10\(17) & !\NCO_1MHz|x11[16]~54\)) # (!\NCO_1MHz|Add80~0_combout\ & ((\NCO_1MHz|x10\(17)) # (!\NCO_1MHz|x11[16]~54\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add80~0_combout\,
	datab => \NCO_1MHz|x10\(17),
	datad => VCC,
	cin => \NCO_1MHz|x11[16]~54\,
	combout => \NCO_1MHz|x11[17]~55_combout\,
	cout => \NCO_1MHz|x11[17]~56\);

-- Location: LCCOMB_X24_Y17_N18
\NCO_1MHz|x11[18]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x11[18]~57_combout\ = \NCO_1MHz|Add80~0_combout\ $ (\NCO_1MHz|x11[17]~56\ $ (!\NCO_1MHz|x10\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|Add80~0_combout\,
	datad => \NCO_1MHz|x10\(18),
	cin => \NCO_1MHz|x11[17]~56\,
	combout => \NCO_1MHz|x11[18]~57_combout\);

-- Location: FF_X24_Y17_N19
\NCO_1MHz|x11[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x11[18]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x11\(18));

-- Location: LCCOMB_X25_Y17_N30
\NCO_1MHz|Add87~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add87~0_combout\ = \NCO_1MHz|x11\(18) $ (((!\NCO_1MHz|temp11\(18) & ((\NCO_1MHz|LessThan23~32_combout\) # (\NCO_1MHz|temp11\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan23~32_combout\,
	datab => \NCO_1MHz|temp11\(18),
	datac => \NCO_1MHz|temp11\(17),
	datad => \NCO_1MHz|x11\(18),
	combout => \NCO_1MHz|Add87~0_combout\);

-- Location: LCCOMB_X24_Y17_N28
\NCO_1MHz|Add81~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add81~0_combout\ = \NCO_1MHz|x10\(18) $ (((!\NCO_1MHz|temp10\(18) & ((\NCO_1MHz|temp10\(17)) # (\NCO_1MHz|LessThan21~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp10\(18),
	datab => \NCO_1MHz|temp10\(17),
	datac => \NCO_1MHz|LessThan21~32_combout\,
	datad => \NCO_1MHz|x10\(18),
	combout => \NCO_1MHz|Add81~0_combout\);

-- Location: FF_X26_Y14_N3
\NCO_1MHz|y10[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y10[10]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y10\(10));

-- Location: FF_X26_Y14_N1
\NCO_1MHz|y10[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y10[9]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y10\(9));

-- Location: FF_X26_Y15_N31
\NCO_1MHz|y10[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y10[8]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y10\(8));

-- Location: FF_X26_Y15_N29
\NCO_1MHz|y10[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y10[7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y10\(7));

-- Location: LCCOMB_X24_Y17_N30
\NCO_1MHz|Add81~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add81~1_combout\ = \NCO_1MHz|x10\(17) $ (((!\NCO_1MHz|temp10\(18) & ((\NCO_1MHz|temp10\(17)) # (\NCO_1MHz|LessThan21~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp10\(18),
	datab => \NCO_1MHz|temp10\(17),
	datac => \NCO_1MHz|LessThan21~32_combout\,
	datad => \NCO_1MHz|x10\(17),
	combout => \NCO_1MHz|Add81~1_combout\);

-- Location: FF_X26_Y15_N27
\NCO_1MHz|y10[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y10[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y10\(6));

-- Location: LCCOMB_X24_Y17_N24
\NCO_1MHz|Add81~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add81~2_combout\ = \NCO_1MHz|x10\(16) $ (((!\NCO_1MHz|temp10\(18) & ((\NCO_1MHz|temp10\(17)) # (\NCO_1MHz|LessThan21~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp10\(18),
	datab => \NCO_1MHz|x10\(16),
	datac => \NCO_1MHz|temp10\(17),
	datad => \NCO_1MHz|LessThan21~32_combout\,
	combout => \NCO_1MHz|Add81~2_combout\);

-- Location: FF_X26_Y15_N25
\NCO_1MHz|y10[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y10[5]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y10\(5));

-- Location: FF_X26_Y15_N23
\NCO_1MHz|y10[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y10[4]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y10\(4));

-- Location: LCCOMB_X26_Y17_N0
\NCO_1MHz|Add81~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add81~3_combout\ = \NCO_1MHz|x10\(15) $ (((!\NCO_1MHz|temp10\(18) & ((\NCO_1MHz|LessThan21~32_combout\) # (\NCO_1MHz|temp10\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x10\(15),
	datab => \NCO_1MHz|temp10\(18),
	datac => \NCO_1MHz|LessThan21~32_combout\,
	datad => \NCO_1MHz|temp10\(17),
	combout => \NCO_1MHz|Add81~3_combout\);

-- Location: LCCOMB_X26_Y17_N10
\NCO_1MHz|Add81~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add81~4_combout\ = \NCO_1MHz|x10\(14) $ (((!\NCO_1MHz|temp10\(18) & ((\NCO_1MHz|LessThan21~32_combout\) # (\NCO_1MHz|temp10\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan21~32_combout\,
	datab => \NCO_1MHz|temp10\(18),
	datac => \NCO_1MHz|x10\(14),
	datad => \NCO_1MHz|temp10\(17),
	combout => \NCO_1MHz|Add81~4_combout\);

-- Location: FF_X26_Y15_N21
\NCO_1MHz|y10[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y10[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y10\(3));

-- Location: FF_X26_Y15_N19
\NCO_1MHz|y10[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y10[2]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y10\(2));

-- Location: LCCOMB_X26_Y17_N4
\NCO_1MHz|Add81~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add81~5_combout\ = \NCO_1MHz|x10\(13) $ (((!\NCO_1MHz|temp10\(18) & ((\NCO_1MHz|LessThan21~32_combout\) # (\NCO_1MHz|temp10\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan21~32_combout\,
	datab => \NCO_1MHz|temp10\(17),
	datac => \NCO_1MHz|temp10\(18),
	datad => \NCO_1MHz|x10\(13),
	combout => \NCO_1MHz|Add81~5_combout\);

-- Location: LCCOMB_X26_Y17_N6
\NCO_1MHz|Add81~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add81~6_combout\ = \NCO_1MHz|x10\(12) $ (((!\NCO_1MHz|temp10\(18) & ((\NCO_1MHz|LessThan21~32_combout\) # (\NCO_1MHz|temp10\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan21~32_combout\,
	datab => \NCO_1MHz|temp10\(18),
	datac => \NCO_1MHz|x10\(12),
	datad => \NCO_1MHz|temp10\(17),
	combout => \NCO_1MHz|Add81~6_combout\);

-- Location: FF_X26_Y15_N17
\NCO_1MHz|y10[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y10[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y10\(1));

-- Location: FF_X26_Y15_N15
\NCO_1MHz|y10[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y10[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y10\(0));

-- Location: LCCOMB_X26_Y17_N8
\NCO_1MHz|Add81~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add81~7_combout\ = \NCO_1MHz|x10\(11) $ (((!\NCO_1MHz|temp10\(18) & ((\NCO_1MHz|LessThan21~32_combout\) # (\NCO_1MHz|temp10\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan21~32_combout\,
	datab => \NCO_1MHz|temp10\(18),
	datac => \NCO_1MHz|x10\(11),
	datad => \NCO_1MHz|temp10\(17),
	combout => \NCO_1MHz|Add81~7_combout\);

-- Location: LCCOMB_X26_Y17_N12
\NCO_1MHz|y11[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y11[0]~20_cout\ = CARRY((!\NCO_1MHz|temp10\(18) & \NCO_1MHz|judge11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp10\(18),
	datab => \NCO_1MHz|judge11~0_combout\,
	datad => VCC,
	cout => \NCO_1MHz|y11[0]~20_cout\);

-- Location: LCCOMB_X26_Y17_N14
\NCO_1MHz|y11[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y11[0]~21_combout\ = (\NCO_1MHz|y10\(0) & ((\NCO_1MHz|Add81~7_combout\ & (\NCO_1MHz|y11[0]~20_cout\ & VCC)) # (!\NCO_1MHz|Add81~7_combout\ & (!\NCO_1MHz|y11[0]~20_cout\)))) # (!\NCO_1MHz|y10\(0) & ((\NCO_1MHz|Add81~7_combout\ & 
-- (!\NCO_1MHz|y11[0]~20_cout\)) # (!\NCO_1MHz|Add81~7_combout\ & ((\NCO_1MHz|y11[0]~20_cout\) # (GND)))))
-- \NCO_1MHz|y11[0]~22\ = CARRY((\NCO_1MHz|y10\(0) & (!\NCO_1MHz|Add81~7_combout\ & !\NCO_1MHz|y11[0]~20_cout\)) # (!\NCO_1MHz|y10\(0) & ((!\NCO_1MHz|y11[0]~20_cout\) # (!\NCO_1MHz|Add81~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y10\(0),
	datab => \NCO_1MHz|Add81~7_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y11[0]~20_cout\,
	combout => \NCO_1MHz|y11[0]~21_combout\,
	cout => \NCO_1MHz|y11[0]~22\);

-- Location: LCCOMB_X26_Y17_N16
\NCO_1MHz|y11[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y11[1]~23_combout\ = ((\NCO_1MHz|Add81~6_combout\ $ (\NCO_1MHz|y10\(1) $ (!\NCO_1MHz|y11[0]~22\)))) # (GND)
-- \NCO_1MHz|y11[1]~24\ = CARRY((\NCO_1MHz|Add81~6_combout\ & ((\NCO_1MHz|y10\(1)) # (!\NCO_1MHz|y11[0]~22\))) # (!\NCO_1MHz|Add81~6_combout\ & (\NCO_1MHz|y10\(1) & !\NCO_1MHz|y11[0]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add81~6_combout\,
	datab => \NCO_1MHz|y10\(1),
	datad => VCC,
	cin => \NCO_1MHz|y11[0]~22\,
	combout => \NCO_1MHz|y11[1]~23_combout\,
	cout => \NCO_1MHz|y11[1]~24\);

-- Location: LCCOMB_X26_Y17_N18
\NCO_1MHz|y11[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y11[2]~25_combout\ = (\NCO_1MHz|y10\(2) & ((\NCO_1MHz|Add81~5_combout\ & (\NCO_1MHz|y11[1]~24\ & VCC)) # (!\NCO_1MHz|Add81~5_combout\ & (!\NCO_1MHz|y11[1]~24\)))) # (!\NCO_1MHz|y10\(2) & ((\NCO_1MHz|Add81~5_combout\ & (!\NCO_1MHz|y11[1]~24\)) # 
-- (!\NCO_1MHz|Add81~5_combout\ & ((\NCO_1MHz|y11[1]~24\) # (GND)))))
-- \NCO_1MHz|y11[2]~26\ = CARRY((\NCO_1MHz|y10\(2) & (!\NCO_1MHz|Add81~5_combout\ & !\NCO_1MHz|y11[1]~24\)) # (!\NCO_1MHz|y10\(2) & ((!\NCO_1MHz|y11[1]~24\) # (!\NCO_1MHz|Add81~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y10\(2),
	datab => \NCO_1MHz|Add81~5_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y11[1]~24\,
	combout => \NCO_1MHz|y11[2]~25_combout\,
	cout => \NCO_1MHz|y11[2]~26\);

-- Location: LCCOMB_X26_Y17_N20
\NCO_1MHz|y11[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y11[3]~27_combout\ = ((\NCO_1MHz|Add81~4_combout\ $ (\NCO_1MHz|y10\(3) $ (!\NCO_1MHz|y11[2]~26\)))) # (GND)
-- \NCO_1MHz|y11[3]~28\ = CARRY((\NCO_1MHz|Add81~4_combout\ & ((\NCO_1MHz|y10\(3)) # (!\NCO_1MHz|y11[2]~26\))) # (!\NCO_1MHz|Add81~4_combout\ & (\NCO_1MHz|y10\(3) & !\NCO_1MHz|y11[2]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add81~4_combout\,
	datab => \NCO_1MHz|y10\(3),
	datad => VCC,
	cin => \NCO_1MHz|y11[2]~26\,
	combout => \NCO_1MHz|y11[3]~27_combout\,
	cout => \NCO_1MHz|y11[3]~28\);

-- Location: LCCOMB_X26_Y17_N22
\NCO_1MHz|y11[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y11[4]~29_combout\ = (\NCO_1MHz|y10\(4) & ((\NCO_1MHz|Add81~3_combout\ & (\NCO_1MHz|y11[3]~28\ & VCC)) # (!\NCO_1MHz|Add81~3_combout\ & (!\NCO_1MHz|y11[3]~28\)))) # (!\NCO_1MHz|y10\(4) & ((\NCO_1MHz|Add81~3_combout\ & (!\NCO_1MHz|y11[3]~28\)) # 
-- (!\NCO_1MHz|Add81~3_combout\ & ((\NCO_1MHz|y11[3]~28\) # (GND)))))
-- \NCO_1MHz|y11[4]~30\ = CARRY((\NCO_1MHz|y10\(4) & (!\NCO_1MHz|Add81~3_combout\ & !\NCO_1MHz|y11[3]~28\)) # (!\NCO_1MHz|y10\(4) & ((!\NCO_1MHz|y11[3]~28\) # (!\NCO_1MHz|Add81~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y10\(4),
	datab => \NCO_1MHz|Add81~3_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y11[3]~28\,
	combout => \NCO_1MHz|y11[4]~29_combout\,
	cout => \NCO_1MHz|y11[4]~30\);

-- Location: LCCOMB_X26_Y17_N24
\NCO_1MHz|y11[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y11[5]~31_combout\ = ((\NCO_1MHz|Add81~2_combout\ $ (\NCO_1MHz|y10\(5) $ (!\NCO_1MHz|y11[4]~30\)))) # (GND)
-- \NCO_1MHz|y11[5]~32\ = CARRY((\NCO_1MHz|Add81~2_combout\ & ((\NCO_1MHz|y10\(5)) # (!\NCO_1MHz|y11[4]~30\))) # (!\NCO_1MHz|Add81~2_combout\ & (\NCO_1MHz|y10\(5) & !\NCO_1MHz|y11[4]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add81~2_combout\,
	datab => \NCO_1MHz|y10\(5),
	datad => VCC,
	cin => \NCO_1MHz|y11[4]~30\,
	combout => \NCO_1MHz|y11[5]~31_combout\,
	cout => \NCO_1MHz|y11[5]~32\);

-- Location: LCCOMB_X26_Y17_N26
\NCO_1MHz|y11[6]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y11[6]~33_combout\ = (\NCO_1MHz|Add81~1_combout\ & ((\NCO_1MHz|y10\(6) & (\NCO_1MHz|y11[5]~32\ & VCC)) # (!\NCO_1MHz|y10\(6) & (!\NCO_1MHz|y11[5]~32\)))) # (!\NCO_1MHz|Add81~1_combout\ & ((\NCO_1MHz|y10\(6) & (!\NCO_1MHz|y11[5]~32\)) # 
-- (!\NCO_1MHz|y10\(6) & ((\NCO_1MHz|y11[5]~32\) # (GND)))))
-- \NCO_1MHz|y11[6]~34\ = CARRY((\NCO_1MHz|Add81~1_combout\ & (!\NCO_1MHz|y10\(6) & !\NCO_1MHz|y11[5]~32\)) # (!\NCO_1MHz|Add81~1_combout\ & ((!\NCO_1MHz|y11[5]~32\) # (!\NCO_1MHz|y10\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add81~1_combout\,
	datab => \NCO_1MHz|y10\(6),
	datad => VCC,
	cin => \NCO_1MHz|y11[5]~32\,
	combout => \NCO_1MHz|y11[6]~33_combout\,
	cout => \NCO_1MHz|y11[6]~34\);

-- Location: LCCOMB_X26_Y17_N28
\NCO_1MHz|y11[7]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y11[7]~35_combout\ = ((\NCO_1MHz|Add81~0_combout\ $ (\NCO_1MHz|y10\(7) $ (!\NCO_1MHz|y11[6]~34\)))) # (GND)
-- \NCO_1MHz|y11[7]~36\ = CARRY((\NCO_1MHz|Add81~0_combout\ & ((\NCO_1MHz|y10\(7)) # (!\NCO_1MHz|y11[6]~34\))) # (!\NCO_1MHz|Add81~0_combout\ & (\NCO_1MHz|y10\(7) & !\NCO_1MHz|y11[6]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add81~0_combout\,
	datab => \NCO_1MHz|y10\(7),
	datad => VCC,
	cin => \NCO_1MHz|y11[6]~34\,
	combout => \NCO_1MHz|y11[7]~35_combout\,
	cout => \NCO_1MHz|y11[7]~36\);

-- Location: LCCOMB_X26_Y17_N30
\NCO_1MHz|y11[8]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y11[8]~37_combout\ = (\NCO_1MHz|y10\(8) & ((\NCO_1MHz|Add81~0_combout\ & (\NCO_1MHz|y11[7]~36\ & VCC)) # (!\NCO_1MHz|Add81~0_combout\ & (!\NCO_1MHz|y11[7]~36\)))) # (!\NCO_1MHz|y10\(8) & ((\NCO_1MHz|Add81~0_combout\ & (!\NCO_1MHz|y11[7]~36\)) # 
-- (!\NCO_1MHz|Add81~0_combout\ & ((\NCO_1MHz|y11[7]~36\) # (GND)))))
-- \NCO_1MHz|y11[8]~38\ = CARRY((\NCO_1MHz|y10\(8) & (!\NCO_1MHz|Add81~0_combout\ & !\NCO_1MHz|y11[7]~36\)) # (!\NCO_1MHz|y10\(8) & ((!\NCO_1MHz|y11[7]~36\) # (!\NCO_1MHz|Add81~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y10\(8),
	datab => \NCO_1MHz|Add81~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y11[7]~36\,
	combout => \NCO_1MHz|y11[8]~37_combout\,
	cout => \NCO_1MHz|y11[8]~38\);

-- Location: LCCOMB_X26_Y16_N0
\NCO_1MHz|y11[9]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y11[9]~39_combout\ = ((\NCO_1MHz|Add81~0_combout\ $ (\NCO_1MHz|y10\(9) $ (!\NCO_1MHz|y11[8]~38\)))) # (GND)
-- \NCO_1MHz|y11[9]~40\ = CARRY((\NCO_1MHz|Add81~0_combout\ & ((\NCO_1MHz|y10\(9)) # (!\NCO_1MHz|y11[8]~38\))) # (!\NCO_1MHz|Add81~0_combout\ & (\NCO_1MHz|y10\(9) & !\NCO_1MHz|y11[8]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add81~0_combout\,
	datab => \NCO_1MHz|y10\(9),
	datad => VCC,
	cin => \NCO_1MHz|y11[8]~38\,
	combout => \NCO_1MHz|y11[9]~39_combout\,
	cout => \NCO_1MHz|y11[9]~40\);

-- Location: LCCOMB_X26_Y16_N2
\NCO_1MHz|y11[10]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y11[10]~41_combout\ = (\NCO_1MHz|y10\(10) & ((\NCO_1MHz|Add81~0_combout\ & (\NCO_1MHz|y11[9]~40\ & VCC)) # (!\NCO_1MHz|Add81~0_combout\ & (!\NCO_1MHz|y11[9]~40\)))) # (!\NCO_1MHz|y10\(10) & ((\NCO_1MHz|Add81~0_combout\ & (!\NCO_1MHz|y11[9]~40\)) 
-- # (!\NCO_1MHz|Add81~0_combout\ & ((\NCO_1MHz|y11[9]~40\) # (GND)))))
-- \NCO_1MHz|y11[10]~42\ = CARRY((\NCO_1MHz|y10\(10) & (!\NCO_1MHz|Add81~0_combout\ & !\NCO_1MHz|y11[9]~40\)) # (!\NCO_1MHz|y10\(10) & ((!\NCO_1MHz|y11[9]~40\) # (!\NCO_1MHz|Add81~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y10\(10),
	datab => \NCO_1MHz|Add81~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y11[9]~40\,
	combout => \NCO_1MHz|y11[10]~41_combout\,
	cout => \NCO_1MHz|y11[10]~42\);

-- Location: LCCOMB_X26_Y16_N4
\NCO_1MHz|y11[11]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y11[11]~43_combout\ = ((\NCO_1MHz|y10\(11) $ (\NCO_1MHz|Add81~0_combout\ $ (!\NCO_1MHz|y11[10]~42\)))) # (GND)
-- \NCO_1MHz|y11[11]~44\ = CARRY((\NCO_1MHz|y10\(11) & ((\NCO_1MHz|Add81~0_combout\) # (!\NCO_1MHz|y11[10]~42\))) # (!\NCO_1MHz|y10\(11) & (\NCO_1MHz|Add81~0_combout\ & !\NCO_1MHz|y11[10]~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y10\(11),
	datab => \NCO_1MHz|Add81~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y11[10]~42\,
	combout => \NCO_1MHz|y11[11]~43_combout\,
	cout => \NCO_1MHz|y11[11]~44\);

-- Location: LCCOMB_X26_Y16_N6
\NCO_1MHz|y11[12]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y11[12]~45_combout\ = (\NCO_1MHz|Add81~0_combout\ & ((\NCO_1MHz|y10\(12) & (\NCO_1MHz|y11[11]~44\ & VCC)) # (!\NCO_1MHz|y10\(12) & (!\NCO_1MHz|y11[11]~44\)))) # (!\NCO_1MHz|Add81~0_combout\ & ((\NCO_1MHz|y10\(12) & (!\NCO_1MHz|y11[11]~44\)) # 
-- (!\NCO_1MHz|y10\(12) & ((\NCO_1MHz|y11[11]~44\) # (GND)))))
-- \NCO_1MHz|y11[12]~46\ = CARRY((\NCO_1MHz|Add81~0_combout\ & (!\NCO_1MHz|y10\(12) & !\NCO_1MHz|y11[11]~44\)) # (!\NCO_1MHz|Add81~0_combout\ & ((!\NCO_1MHz|y11[11]~44\) # (!\NCO_1MHz|y10\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add81~0_combout\,
	datab => \NCO_1MHz|y10\(12),
	datad => VCC,
	cin => \NCO_1MHz|y11[11]~44\,
	combout => \NCO_1MHz|y11[12]~45_combout\,
	cout => \NCO_1MHz|y11[12]~46\);

-- Location: LCCOMB_X26_Y16_N8
\NCO_1MHz|y11[13]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y11[13]~47_combout\ = ((\NCO_1MHz|y10\(13) $ (\NCO_1MHz|Add81~0_combout\ $ (!\NCO_1MHz|y11[12]~46\)))) # (GND)
-- \NCO_1MHz|y11[13]~48\ = CARRY((\NCO_1MHz|y10\(13) & ((\NCO_1MHz|Add81~0_combout\) # (!\NCO_1MHz|y11[12]~46\))) # (!\NCO_1MHz|y10\(13) & (\NCO_1MHz|Add81~0_combout\ & !\NCO_1MHz|y11[12]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y10\(13),
	datab => \NCO_1MHz|Add81~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y11[12]~46\,
	combout => \NCO_1MHz|y11[13]~47_combout\,
	cout => \NCO_1MHz|y11[13]~48\);

-- Location: LCCOMB_X26_Y16_N10
\NCO_1MHz|y11[14]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y11[14]~49_combout\ = (\NCO_1MHz|y10\(14) & ((\NCO_1MHz|Add81~0_combout\ & (\NCO_1MHz|y11[13]~48\ & VCC)) # (!\NCO_1MHz|Add81~0_combout\ & (!\NCO_1MHz|y11[13]~48\)))) # (!\NCO_1MHz|y10\(14) & ((\NCO_1MHz|Add81~0_combout\ & 
-- (!\NCO_1MHz|y11[13]~48\)) # (!\NCO_1MHz|Add81~0_combout\ & ((\NCO_1MHz|y11[13]~48\) # (GND)))))
-- \NCO_1MHz|y11[14]~50\ = CARRY((\NCO_1MHz|y10\(14) & (!\NCO_1MHz|Add81~0_combout\ & !\NCO_1MHz|y11[13]~48\)) # (!\NCO_1MHz|y10\(14) & ((!\NCO_1MHz|y11[13]~48\) # (!\NCO_1MHz|Add81~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y10\(14),
	datab => \NCO_1MHz|Add81~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y11[13]~48\,
	combout => \NCO_1MHz|y11[14]~49_combout\,
	cout => \NCO_1MHz|y11[14]~50\);

-- Location: LCCOMB_X26_Y16_N12
\NCO_1MHz|y11[15]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y11[15]~51_combout\ = ((\NCO_1MHz|y10\(15) $ (\NCO_1MHz|Add81~0_combout\ $ (!\NCO_1MHz|y11[14]~50\)))) # (GND)
-- \NCO_1MHz|y11[15]~52\ = CARRY((\NCO_1MHz|y10\(15) & ((\NCO_1MHz|Add81~0_combout\) # (!\NCO_1MHz|y11[14]~50\))) # (!\NCO_1MHz|y10\(15) & (\NCO_1MHz|Add81~0_combout\ & !\NCO_1MHz|y11[14]~50\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y10\(15),
	datab => \NCO_1MHz|Add81~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y11[14]~50\,
	combout => \NCO_1MHz|y11[15]~51_combout\,
	cout => \NCO_1MHz|y11[15]~52\);

-- Location: LCCOMB_X26_Y16_N14
\NCO_1MHz|y11[16]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y11[16]~53_combout\ = (\NCO_1MHz|y10\(16) & ((\NCO_1MHz|Add81~0_combout\ & (\NCO_1MHz|y11[15]~52\ & VCC)) # (!\NCO_1MHz|Add81~0_combout\ & (!\NCO_1MHz|y11[15]~52\)))) # (!\NCO_1MHz|y10\(16) & ((\NCO_1MHz|Add81~0_combout\ & 
-- (!\NCO_1MHz|y11[15]~52\)) # (!\NCO_1MHz|Add81~0_combout\ & ((\NCO_1MHz|y11[15]~52\) # (GND)))))
-- \NCO_1MHz|y11[16]~54\ = CARRY((\NCO_1MHz|y10\(16) & (!\NCO_1MHz|Add81~0_combout\ & !\NCO_1MHz|y11[15]~52\)) # (!\NCO_1MHz|y10\(16) & ((!\NCO_1MHz|y11[15]~52\) # (!\NCO_1MHz|Add81~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y10\(16),
	datab => \NCO_1MHz|Add81~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y11[15]~52\,
	combout => \NCO_1MHz|y11[16]~53_combout\,
	cout => \NCO_1MHz|y11[16]~54\);

-- Location: LCCOMB_X26_Y16_N16
\NCO_1MHz|y11[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y11[17]~55_combout\ = ((\NCO_1MHz|Add81~0_combout\ $ (\NCO_1MHz|y10\(17) $ (!\NCO_1MHz|y11[16]~54\)))) # (GND)
-- \NCO_1MHz|y11[17]~56\ = CARRY((\NCO_1MHz|Add81~0_combout\ & ((\NCO_1MHz|y10\(17)) # (!\NCO_1MHz|y11[16]~54\))) # (!\NCO_1MHz|Add81~0_combout\ & (\NCO_1MHz|y10\(17) & !\NCO_1MHz|y11[16]~54\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add81~0_combout\,
	datab => \NCO_1MHz|y10\(17),
	datad => VCC,
	cin => \NCO_1MHz|y11[16]~54\,
	combout => \NCO_1MHz|y11[17]~55_combout\,
	cout => \NCO_1MHz|y11[17]~56\);

-- Location: LCCOMB_X26_Y16_N18
\NCO_1MHz|y11[18]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y11[18]~57_combout\ = \NCO_1MHz|y10\(18) $ (\NCO_1MHz|y11[17]~56\ $ (\NCO_1MHz|Add81~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y10\(18),
	datad => \NCO_1MHz|Add81~0_combout\,
	cin => \NCO_1MHz|y11[17]~56\,
	combout => \NCO_1MHz|y11[18]~57_combout\);

-- Location: FF_X26_Y16_N19
\NCO_1MHz|y11[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y11[18]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y11\(18));

-- Location: FF_X26_Y16_N17
\NCO_1MHz|y11[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y11[17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y11\(17));

-- Location: FF_X26_Y16_N15
\NCO_1MHz|y11[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y11[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y11\(16));

-- Location: FF_X26_Y16_N13
\NCO_1MHz|y11[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y11[15]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y11\(15));

-- Location: FF_X26_Y16_N11
\NCO_1MHz|y11[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y11[14]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y11\(14));

-- Location: FF_X26_Y16_N9
\NCO_1MHz|y11[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y11[13]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y11\(13));

-- Location: FF_X26_Y16_N7
\NCO_1MHz|y11[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y11[12]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y11\(12));

-- Location: FF_X26_Y16_N5
\NCO_1MHz|y11[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y11[11]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y11\(11));

-- Location: FF_X26_Y16_N3
\NCO_1MHz|y11[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y11[10]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y11\(10));

-- Location: FF_X26_Y16_N1
\NCO_1MHz|y11[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y11[9]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y11\(9));

-- Location: FF_X26_Y17_N31
\NCO_1MHz|y11[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y11[8]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y11\(8));

-- Location: FF_X26_Y17_N29
\NCO_1MHz|y11[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y11[7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y11\(7));

-- Location: FF_X26_Y17_N27
\NCO_1MHz|y11[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y11[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y11\(6));

-- Location: FF_X24_Y17_N17
\NCO_1MHz|x11[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x11[17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x11\(17));

-- Location: LCCOMB_X25_Y17_N24
\NCO_1MHz|Add87~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add87~1_combout\ = \NCO_1MHz|x11\(17) $ (((!\NCO_1MHz|temp11\(18) & ((\NCO_1MHz|LessThan23~32_combout\) # (\NCO_1MHz|temp11\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan23~32_combout\,
	datab => \NCO_1MHz|temp11\(17),
	datac => \NCO_1MHz|x11\(17),
	datad => \NCO_1MHz|temp11\(18),
	combout => \NCO_1MHz|Add87~1_combout\);

-- Location: FF_X26_Y17_N25
\NCO_1MHz|y11[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y11[5]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y11\(5));

-- Location: FF_X26_Y17_N23
\NCO_1MHz|y11[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y11[4]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y11\(4));

-- Location: FF_X24_Y17_N15
\NCO_1MHz|x11[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x11[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x11\(16));

-- Location: LCCOMB_X26_Y19_N2
\NCO_1MHz|Add87~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add87~2_combout\ = \NCO_1MHz|x11\(16) $ (((!\NCO_1MHz|temp11\(18) & ((\NCO_1MHz|LessThan23~32_combout\) # (\NCO_1MHz|temp11\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan23~32_combout\,
	datab => \NCO_1MHz|x11\(16),
	datac => \NCO_1MHz|temp11\(18),
	datad => \NCO_1MHz|temp11\(17),
	combout => \NCO_1MHz|Add87~2_combout\);

-- Location: FF_X26_Y17_N21
\NCO_1MHz|y11[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y11[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y11\(3));

-- Location: FF_X24_Y17_N13
\NCO_1MHz|x11[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x11[15]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x11\(15));

-- Location: LCCOMB_X26_Y19_N4
\NCO_1MHz|Add87~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add87~3_combout\ = \NCO_1MHz|x11\(15) $ (((!\NCO_1MHz|temp11\(18) & ((\NCO_1MHz|LessThan23~32_combout\) # (\NCO_1MHz|temp11\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x11\(15),
	datab => \NCO_1MHz|LessThan23~32_combout\,
	datac => \NCO_1MHz|temp11\(18),
	datad => \NCO_1MHz|temp11\(17),
	combout => \NCO_1MHz|Add87~3_combout\);

-- Location: FF_X24_Y17_N11
\NCO_1MHz|x11[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x11[14]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x11\(14));

-- Location: LCCOMB_X26_Y19_N6
\NCO_1MHz|Add87~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add87~4_combout\ = \NCO_1MHz|x11\(14) $ (((!\NCO_1MHz|temp11\(18) & ((\NCO_1MHz|LessThan23~32_combout\) # (\NCO_1MHz|temp11\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan23~32_combout\,
	datab => \NCO_1MHz|x11\(14),
	datac => \NCO_1MHz|temp11\(18),
	datad => \NCO_1MHz|temp11\(17),
	combout => \NCO_1MHz|Add87~4_combout\);

-- Location: FF_X26_Y17_N19
\NCO_1MHz|y11[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y11[2]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y11\(2));

-- Location: FF_X26_Y17_N17
\NCO_1MHz|y11[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y11[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y11\(1));

-- Location: FF_X24_Y17_N9
\NCO_1MHz|x11[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x11[13]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x11\(13));

-- Location: LCCOMB_X26_Y19_N8
\NCO_1MHz|Add87~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add87~5_combout\ = \NCO_1MHz|x11\(13) $ (((!\NCO_1MHz|temp11\(18) & ((\NCO_1MHz|LessThan23~32_combout\) # (\NCO_1MHz|temp11\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan23~32_combout\,
	datab => \NCO_1MHz|x11\(13),
	datac => \NCO_1MHz|temp11\(18),
	datad => \NCO_1MHz|temp11\(17),
	combout => \NCO_1MHz|Add87~5_combout\);

-- Location: FF_X24_Y17_N7
\NCO_1MHz|x11[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x11[12]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x11\(12));

-- Location: LCCOMB_X26_Y19_N10
\NCO_1MHz|Add87~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add87~6_combout\ = \NCO_1MHz|x11\(12) $ (((!\NCO_1MHz|temp11\(18) & ((\NCO_1MHz|temp11\(17)) # (\NCO_1MHz|LessThan23~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp11\(18),
	datab => \NCO_1MHz|temp11\(17),
	datac => \NCO_1MHz|x11\(12),
	datad => \NCO_1MHz|LessThan23~32_combout\,
	combout => \NCO_1MHz|Add87~6_combout\);

-- Location: FF_X26_Y17_N15
\NCO_1MHz|y11[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y11[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y11\(0));

-- Location: LCCOMB_X26_Y19_N0
\NCO_1MHz|judge12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|judge12~0_combout\ = (\NCO_1MHz|temp11\(17)) # (\NCO_1MHz|LessThan23~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp11\(17),
	datad => \NCO_1MHz|LessThan23~32_combout\,
	combout => \NCO_1MHz|judge12~0_combout\);

-- Location: LCCOMB_X26_Y19_N12
\NCO_1MHz|y12[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y12[0]~20_cout\ = CARRY((!\NCO_1MHz|temp11\(18) & \NCO_1MHz|judge12~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp11\(18),
	datab => \NCO_1MHz|judge12~0_combout\,
	datad => VCC,
	cout => \NCO_1MHz|y12[0]~20_cout\);

-- Location: LCCOMB_X26_Y19_N14
\NCO_1MHz|y12[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y12[0]~21_combout\ = (\NCO_1MHz|Add87~6_combout\ & ((\NCO_1MHz|y11\(0) & (\NCO_1MHz|y12[0]~20_cout\ & VCC)) # (!\NCO_1MHz|y11\(0) & (!\NCO_1MHz|y12[0]~20_cout\)))) # (!\NCO_1MHz|Add87~6_combout\ & ((\NCO_1MHz|y11\(0) & 
-- (!\NCO_1MHz|y12[0]~20_cout\)) # (!\NCO_1MHz|y11\(0) & ((\NCO_1MHz|y12[0]~20_cout\) # (GND)))))
-- \NCO_1MHz|y12[0]~22\ = CARRY((\NCO_1MHz|Add87~6_combout\ & (!\NCO_1MHz|y11\(0) & !\NCO_1MHz|y12[0]~20_cout\)) # (!\NCO_1MHz|Add87~6_combout\ & ((!\NCO_1MHz|y12[0]~20_cout\) # (!\NCO_1MHz|y11\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add87~6_combout\,
	datab => \NCO_1MHz|y11\(0),
	datad => VCC,
	cin => \NCO_1MHz|y12[0]~20_cout\,
	combout => \NCO_1MHz|y12[0]~21_combout\,
	cout => \NCO_1MHz|y12[0]~22\);

-- Location: LCCOMB_X26_Y19_N16
\NCO_1MHz|y12[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y12[1]~23_combout\ = ((\NCO_1MHz|y11\(1) $ (\NCO_1MHz|Add87~5_combout\ $ (!\NCO_1MHz|y12[0]~22\)))) # (GND)
-- \NCO_1MHz|y12[1]~24\ = CARRY((\NCO_1MHz|y11\(1) & ((\NCO_1MHz|Add87~5_combout\) # (!\NCO_1MHz|y12[0]~22\))) # (!\NCO_1MHz|y11\(1) & (\NCO_1MHz|Add87~5_combout\ & !\NCO_1MHz|y12[0]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y11\(1),
	datab => \NCO_1MHz|Add87~5_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y12[0]~22\,
	combout => \NCO_1MHz|y12[1]~23_combout\,
	cout => \NCO_1MHz|y12[1]~24\);

-- Location: LCCOMB_X26_Y19_N18
\NCO_1MHz|y12[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y12[2]~25_combout\ = (\NCO_1MHz|Add87~4_combout\ & ((\NCO_1MHz|y11\(2) & (\NCO_1MHz|y12[1]~24\ & VCC)) # (!\NCO_1MHz|y11\(2) & (!\NCO_1MHz|y12[1]~24\)))) # (!\NCO_1MHz|Add87~4_combout\ & ((\NCO_1MHz|y11\(2) & (!\NCO_1MHz|y12[1]~24\)) # 
-- (!\NCO_1MHz|y11\(2) & ((\NCO_1MHz|y12[1]~24\) # (GND)))))
-- \NCO_1MHz|y12[2]~26\ = CARRY((\NCO_1MHz|Add87~4_combout\ & (!\NCO_1MHz|y11\(2) & !\NCO_1MHz|y12[1]~24\)) # (!\NCO_1MHz|Add87~4_combout\ & ((!\NCO_1MHz|y12[1]~24\) # (!\NCO_1MHz|y11\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add87~4_combout\,
	datab => \NCO_1MHz|y11\(2),
	datad => VCC,
	cin => \NCO_1MHz|y12[1]~24\,
	combout => \NCO_1MHz|y12[2]~25_combout\,
	cout => \NCO_1MHz|y12[2]~26\);

-- Location: LCCOMB_X26_Y19_N20
\NCO_1MHz|y12[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y12[3]~27_combout\ = ((\NCO_1MHz|y11\(3) $ (\NCO_1MHz|Add87~3_combout\ $ (!\NCO_1MHz|y12[2]~26\)))) # (GND)
-- \NCO_1MHz|y12[3]~28\ = CARRY((\NCO_1MHz|y11\(3) & ((\NCO_1MHz|Add87~3_combout\) # (!\NCO_1MHz|y12[2]~26\))) # (!\NCO_1MHz|y11\(3) & (\NCO_1MHz|Add87~3_combout\ & !\NCO_1MHz|y12[2]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y11\(3),
	datab => \NCO_1MHz|Add87~3_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y12[2]~26\,
	combout => \NCO_1MHz|y12[3]~27_combout\,
	cout => \NCO_1MHz|y12[3]~28\);

-- Location: LCCOMB_X26_Y19_N22
\NCO_1MHz|y12[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y12[4]~29_combout\ = (\NCO_1MHz|y11\(4) & ((\NCO_1MHz|Add87~2_combout\ & (\NCO_1MHz|y12[3]~28\ & VCC)) # (!\NCO_1MHz|Add87~2_combout\ & (!\NCO_1MHz|y12[3]~28\)))) # (!\NCO_1MHz|y11\(4) & ((\NCO_1MHz|Add87~2_combout\ & (!\NCO_1MHz|y12[3]~28\)) # 
-- (!\NCO_1MHz|Add87~2_combout\ & ((\NCO_1MHz|y12[3]~28\) # (GND)))))
-- \NCO_1MHz|y12[4]~30\ = CARRY((\NCO_1MHz|y11\(4) & (!\NCO_1MHz|Add87~2_combout\ & !\NCO_1MHz|y12[3]~28\)) # (!\NCO_1MHz|y11\(4) & ((!\NCO_1MHz|y12[3]~28\) # (!\NCO_1MHz|Add87~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y11\(4),
	datab => \NCO_1MHz|Add87~2_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y12[3]~28\,
	combout => \NCO_1MHz|y12[4]~29_combout\,
	cout => \NCO_1MHz|y12[4]~30\);

-- Location: LCCOMB_X26_Y19_N24
\NCO_1MHz|y12[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y12[5]~31_combout\ = ((\NCO_1MHz|Add87~1_combout\ $ (\NCO_1MHz|y11\(5) $ (!\NCO_1MHz|y12[4]~30\)))) # (GND)
-- \NCO_1MHz|y12[5]~32\ = CARRY((\NCO_1MHz|Add87~1_combout\ & ((\NCO_1MHz|y11\(5)) # (!\NCO_1MHz|y12[4]~30\))) # (!\NCO_1MHz|Add87~1_combout\ & (\NCO_1MHz|y11\(5) & !\NCO_1MHz|y12[4]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add87~1_combout\,
	datab => \NCO_1MHz|y11\(5),
	datad => VCC,
	cin => \NCO_1MHz|y12[4]~30\,
	combout => \NCO_1MHz|y12[5]~31_combout\,
	cout => \NCO_1MHz|y12[5]~32\);

-- Location: LCCOMB_X26_Y19_N26
\NCO_1MHz|y12[6]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y12[6]~33_combout\ = (\NCO_1MHz|y11\(6) & ((\NCO_1MHz|Add87~0_combout\ & (\NCO_1MHz|y12[5]~32\ & VCC)) # (!\NCO_1MHz|Add87~0_combout\ & (!\NCO_1MHz|y12[5]~32\)))) # (!\NCO_1MHz|y11\(6) & ((\NCO_1MHz|Add87~0_combout\ & (!\NCO_1MHz|y12[5]~32\)) # 
-- (!\NCO_1MHz|Add87~0_combout\ & ((\NCO_1MHz|y12[5]~32\) # (GND)))))
-- \NCO_1MHz|y12[6]~34\ = CARRY((\NCO_1MHz|y11\(6) & (!\NCO_1MHz|Add87~0_combout\ & !\NCO_1MHz|y12[5]~32\)) # (!\NCO_1MHz|y11\(6) & ((!\NCO_1MHz|y12[5]~32\) # (!\NCO_1MHz|Add87~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y11\(6),
	datab => \NCO_1MHz|Add87~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y12[5]~32\,
	combout => \NCO_1MHz|y12[6]~33_combout\,
	cout => \NCO_1MHz|y12[6]~34\);

-- Location: LCCOMB_X26_Y19_N28
\NCO_1MHz|y12[7]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y12[7]~35_combout\ = ((\NCO_1MHz|y11\(7) $ (\NCO_1MHz|Add87~0_combout\ $ (!\NCO_1MHz|y12[6]~34\)))) # (GND)
-- \NCO_1MHz|y12[7]~36\ = CARRY((\NCO_1MHz|y11\(7) & ((\NCO_1MHz|Add87~0_combout\) # (!\NCO_1MHz|y12[6]~34\))) # (!\NCO_1MHz|y11\(7) & (\NCO_1MHz|Add87~0_combout\ & !\NCO_1MHz|y12[6]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y11\(7),
	datab => \NCO_1MHz|Add87~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y12[6]~34\,
	combout => \NCO_1MHz|y12[7]~35_combout\,
	cout => \NCO_1MHz|y12[7]~36\);

-- Location: LCCOMB_X26_Y19_N30
\NCO_1MHz|y12[8]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y12[8]~37_combout\ = (\NCO_1MHz|y11\(8) & ((\NCO_1MHz|Add87~0_combout\ & (\NCO_1MHz|y12[7]~36\ & VCC)) # (!\NCO_1MHz|Add87~0_combout\ & (!\NCO_1MHz|y12[7]~36\)))) # (!\NCO_1MHz|y11\(8) & ((\NCO_1MHz|Add87~0_combout\ & (!\NCO_1MHz|y12[7]~36\)) # 
-- (!\NCO_1MHz|Add87~0_combout\ & ((\NCO_1MHz|y12[7]~36\) # (GND)))))
-- \NCO_1MHz|y12[8]~38\ = CARRY((\NCO_1MHz|y11\(8) & (!\NCO_1MHz|Add87~0_combout\ & !\NCO_1MHz|y12[7]~36\)) # (!\NCO_1MHz|y11\(8) & ((!\NCO_1MHz|y12[7]~36\) # (!\NCO_1MHz|Add87~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y11\(8),
	datab => \NCO_1MHz|Add87~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y12[7]~36\,
	combout => \NCO_1MHz|y12[8]~37_combout\,
	cout => \NCO_1MHz|y12[8]~38\);

-- Location: LCCOMB_X26_Y18_N0
\NCO_1MHz|y12[9]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y12[9]~39_combout\ = ((\NCO_1MHz|Add87~0_combout\ $ (\NCO_1MHz|y11\(9) $ (!\NCO_1MHz|y12[8]~38\)))) # (GND)
-- \NCO_1MHz|y12[9]~40\ = CARRY((\NCO_1MHz|Add87~0_combout\ & ((\NCO_1MHz|y11\(9)) # (!\NCO_1MHz|y12[8]~38\))) # (!\NCO_1MHz|Add87~0_combout\ & (\NCO_1MHz|y11\(9) & !\NCO_1MHz|y12[8]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add87~0_combout\,
	datab => \NCO_1MHz|y11\(9),
	datad => VCC,
	cin => \NCO_1MHz|y12[8]~38\,
	combout => \NCO_1MHz|y12[9]~39_combout\,
	cout => \NCO_1MHz|y12[9]~40\);

-- Location: LCCOMB_X26_Y18_N2
\NCO_1MHz|y12[10]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y12[10]~41_combout\ = (\NCO_1MHz|Add87~0_combout\ & ((\NCO_1MHz|y11\(10) & (\NCO_1MHz|y12[9]~40\ & VCC)) # (!\NCO_1MHz|y11\(10) & (!\NCO_1MHz|y12[9]~40\)))) # (!\NCO_1MHz|Add87~0_combout\ & ((\NCO_1MHz|y11\(10) & (!\NCO_1MHz|y12[9]~40\)) # 
-- (!\NCO_1MHz|y11\(10) & ((\NCO_1MHz|y12[9]~40\) # (GND)))))
-- \NCO_1MHz|y12[10]~42\ = CARRY((\NCO_1MHz|Add87~0_combout\ & (!\NCO_1MHz|y11\(10) & !\NCO_1MHz|y12[9]~40\)) # (!\NCO_1MHz|Add87~0_combout\ & ((!\NCO_1MHz|y12[9]~40\) # (!\NCO_1MHz|y11\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add87~0_combout\,
	datab => \NCO_1MHz|y11\(10),
	datad => VCC,
	cin => \NCO_1MHz|y12[9]~40\,
	combout => \NCO_1MHz|y12[10]~41_combout\,
	cout => \NCO_1MHz|y12[10]~42\);

-- Location: LCCOMB_X26_Y18_N4
\NCO_1MHz|y12[11]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y12[11]~43_combout\ = ((\NCO_1MHz|Add87~0_combout\ $ (\NCO_1MHz|y11\(11) $ (!\NCO_1MHz|y12[10]~42\)))) # (GND)
-- \NCO_1MHz|y12[11]~44\ = CARRY((\NCO_1MHz|Add87~0_combout\ & ((\NCO_1MHz|y11\(11)) # (!\NCO_1MHz|y12[10]~42\))) # (!\NCO_1MHz|Add87~0_combout\ & (\NCO_1MHz|y11\(11) & !\NCO_1MHz|y12[10]~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add87~0_combout\,
	datab => \NCO_1MHz|y11\(11),
	datad => VCC,
	cin => \NCO_1MHz|y12[10]~42\,
	combout => \NCO_1MHz|y12[11]~43_combout\,
	cout => \NCO_1MHz|y12[11]~44\);

-- Location: LCCOMB_X26_Y18_N6
\NCO_1MHz|y12[12]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y12[12]~45_combout\ = (\NCO_1MHz|Add87~0_combout\ & ((\NCO_1MHz|y11\(12) & (\NCO_1MHz|y12[11]~44\ & VCC)) # (!\NCO_1MHz|y11\(12) & (!\NCO_1MHz|y12[11]~44\)))) # (!\NCO_1MHz|Add87~0_combout\ & ((\NCO_1MHz|y11\(12) & (!\NCO_1MHz|y12[11]~44\)) # 
-- (!\NCO_1MHz|y11\(12) & ((\NCO_1MHz|y12[11]~44\) # (GND)))))
-- \NCO_1MHz|y12[12]~46\ = CARRY((\NCO_1MHz|Add87~0_combout\ & (!\NCO_1MHz|y11\(12) & !\NCO_1MHz|y12[11]~44\)) # (!\NCO_1MHz|Add87~0_combout\ & ((!\NCO_1MHz|y12[11]~44\) # (!\NCO_1MHz|y11\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add87~0_combout\,
	datab => \NCO_1MHz|y11\(12),
	datad => VCC,
	cin => \NCO_1MHz|y12[11]~44\,
	combout => \NCO_1MHz|y12[12]~45_combout\,
	cout => \NCO_1MHz|y12[12]~46\);

-- Location: LCCOMB_X26_Y18_N8
\NCO_1MHz|y12[13]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y12[13]~47_combout\ = ((\NCO_1MHz|y11\(13) $ (\NCO_1MHz|Add87~0_combout\ $ (!\NCO_1MHz|y12[12]~46\)))) # (GND)
-- \NCO_1MHz|y12[13]~48\ = CARRY((\NCO_1MHz|y11\(13) & ((\NCO_1MHz|Add87~0_combout\) # (!\NCO_1MHz|y12[12]~46\))) # (!\NCO_1MHz|y11\(13) & (\NCO_1MHz|Add87~0_combout\ & !\NCO_1MHz|y12[12]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y11\(13),
	datab => \NCO_1MHz|Add87~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y12[12]~46\,
	combout => \NCO_1MHz|y12[13]~47_combout\,
	cout => \NCO_1MHz|y12[13]~48\);

-- Location: LCCOMB_X26_Y18_N10
\NCO_1MHz|y12[14]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y12[14]~49_combout\ = (\NCO_1MHz|Add87~0_combout\ & ((\NCO_1MHz|y11\(14) & (\NCO_1MHz|y12[13]~48\ & VCC)) # (!\NCO_1MHz|y11\(14) & (!\NCO_1MHz|y12[13]~48\)))) # (!\NCO_1MHz|Add87~0_combout\ & ((\NCO_1MHz|y11\(14) & (!\NCO_1MHz|y12[13]~48\)) # 
-- (!\NCO_1MHz|y11\(14) & ((\NCO_1MHz|y12[13]~48\) # (GND)))))
-- \NCO_1MHz|y12[14]~50\ = CARRY((\NCO_1MHz|Add87~0_combout\ & (!\NCO_1MHz|y11\(14) & !\NCO_1MHz|y12[13]~48\)) # (!\NCO_1MHz|Add87~0_combout\ & ((!\NCO_1MHz|y12[13]~48\) # (!\NCO_1MHz|y11\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add87~0_combout\,
	datab => \NCO_1MHz|y11\(14),
	datad => VCC,
	cin => \NCO_1MHz|y12[13]~48\,
	combout => \NCO_1MHz|y12[14]~49_combout\,
	cout => \NCO_1MHz|y12[14]~50\);

-- Location: LCCOMB_X26_Y18_N12
\NCO_1MHz|y12[15]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y12[15]~51_combout\ = ((\NCO_1MHz|Add87~0_combout\ $ (\NCO_1MHz|y11\(15) $ (!\NCO_1MHz|y12[14]~50\)))) # (GND)
-- \NCO_1MHz|y12[15]~52\ = CARRY((\NCO_1MHz|Add87~0_combout\ & ((\NCO_1MHz|y11\(15)) # (!\NCO_1MHz|y12[14]~50\))) # (!\NCO_1MHz|Add87~0_combout\ & (\NCO_1MHz|y11\(15) & !\NCO_1MHz|y12[14]~50\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add87~0_combout\,
	datab => \NCO_1MHz|y11\(15),
	datad => VCC,
	cin => \NCO_1MHz|y12[14]~50\,
	combout => \NCO_1MHz|y12[15]~51_combout\,
	cout => \NCO_1MHz|y12[15]~52\);

-- Location: LCCOMB_X26_Y18_N14
\NCO_1MHz|y12[16]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y12[16]~53_combout\ = (\NCO_1MHz|Add87~0_combout\ & ((\NCO_1MHz|y11\(16) & (\NCO_1MHz|y12[15]~52\ & VCC)) # (!\NCO_1MHz|y11\(16) & (!\NCO_1MHz|y12[15]~52\)))) # (!\NCO_1MHz|Add87~0_combout\ & ((\NCO_1MHz|y11\(16) & (!\NCO_1MHz|y12[15]~52\)) # 
-- (!\NCO_1MHz|y11\(16) & ((\NCO_1MHz|y12[15]~52\) # (GND)))))
-- \NCO_1MHz|y12[16]~54\ = CARRY((\NCO_1MHz|Add87~0_combout\ & (!\NCO_1MHz|y11\(16) & !\NCO_1MHz|y12[15]~52\)) # (!\NCO_1MHz|Add87~0_combout\ & ((!\NCO_1MHz|y12[15]~52\) # (!\NCO_1MHz|y11\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add87~0_combout\,
	datab => \NCO_1MHz|y11\(16),
	datad => VCC,
	cin => \NCO_1MHz|y12[15]~52\,
	combout => \NCO_1MHz|y12[16]~53_combout\,
	cout => \NCO_1MHz|y12[16]~54\);

-- Location: LCCOMB_X26_Y18_N16
\NCO_1MHz|y12[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y12[17]~55_combout\ = ((\NCO_1MHz|Add87~0_combout\ $ (\NCO_1MHz|y11\(17) $ (!\NCO_1MHz|y12[16]~54\)))) # (GND)
-- \NCO_1MHz|y12[17]~56\ = CARRY((\NCO_1MHz|Add87~0_combout\ & ((\NCO_1MHz|y11\(17)) # (!\NCO_1MHz|y12[16]~54\))) # (!\NCO_1MHz|Add87~0_combout\ & (\NCO_1MHz|y11\(17) & !\NCO_1MHz|y12[16]~54\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add87~0_combout\,
	datab => \NCO_1MHz|y11\(17),
	datad => VCC,
	cin => \NCO_1MHz|y12[16]~54\,
	combout => \NCO_1MHz|y12[17]~55_combout\,
	cout => \NCO_1MHz|y12[17]~56\);

-- Location: LCCOMB_X26_Y18_N18
\NCO_1MHz|y12[18]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y12[18]~57_combout\ = \NCO_1MHz|Add87~0_combout\ $ (\NCO_1MHz|y12[17]~56\ $ (\NCO_1MHz|y11\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add87~0_combout\,
	datad => \NCO_1MHz|y11\(18),
	cin => \NCO_1MHz|y12[17]~56\,
	combout => \NCO_1MHz|y12[18]~57_combout\);

-- Location: FF_X26_Y18_N19
\NCO_1MHz|y12[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y12[18]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y12\(18));

-- Location: LCCOMB_X24_Y21_N22
\NCO_1MHz|Add92~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add92~0_combout\ = \NCO_1MHz|y12\(18) $ (((!\NCO_1MHz|temp12\(18) & ((\NCO_1MHz|temp12\(17)) # (\NCO_1MHz|LessThan25~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp12\(18),
	datab => \NCO_1MHz|temp12\(17),
	datac => \NCO_1MHz|y12\(18),
	datad => \NCO_1MHz|LessThan25~32_combout\,
	combout => \NCO_1MHz|Add92~0_combout\);

-- Location: LCCOMB_X25_Y17_N28
\NCO_1MHz|Add86~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add86~0_combout\ = \NCO_1MHz|y11\(18) $ (((!\NCO_1MHz|temp11\(18) & ((\NCO_1MHz|LessThan23~32_combout\) # (\NCO_1MHz|temp11\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan23~32_combout\,
	datab => \NCO_1MHz|temp11\(17),
	datac => \NCO_1MHz|y11\(18),
	datad => \NCO_1MHz|temp11\(18),
	combout => \NCO_1MHz|Add86~0_combout\);

-- Location: FF_X24_Y17_N5
\NCO_1MHz|x11[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x11[11]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x11\(11));

-- Location: FF_X24_Y17_N3
\NCO_1MHz|x11[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x11[10]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x11\(10));

-- Location: FF_X24_Y17_N1
\NCO_1MHz|x11[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x11[9]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x11\(9));

-- Location: FF_X24_Y18_N31
\NCO_1MHz|x11[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x11[8]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x11\(8));

-- Location: FF_X24_Y18_N29
\NCO_1MHz|x11[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x11[7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x11\(7));

-- Location: FF_X24_Y18_N27
\NCO_1MHz|x11[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x11[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x11\(6));

-- Location: FF_X24_Y18_N25
\NCO_1MHz|x11[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x11[5]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x11\(5));

-- Location: LCCOMB_X25_Y18_N0
\NCO_1MHz|Add86~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add86~1_combout\ = \NCO_1MHz|y11\(17) $ (((!\NCO_1MHz|temp11\(18) & ((\NCO_1MHz|temp11\(17)) # (\NCO_1MHz|LessThan23~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp11\(18),
	datab => \NCO_1MHz|y11\(17),
	datac => \NCO_1MHz|temp11\(17),
	datad => \NCO_1MHz|LessThan23~32_combout\,
	combout => \NCO_1MHz|Add86~1_combout\);

-- Location: FF_X24_Y18_N23
\NCO_1MHz|x11[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x11[4]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x11\(4));

-- Location: LCCOMB_X25_Y18_N2
\NCO_1MHz|Add86~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add86~2_combout\ = \NCO_1MHz|y11\(16) $ (((!\NCO_1MHz|temp11\(18) & ((\NCO_1MHz|temp11\(17)) # (\NCO_1MHz|LessThan23~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y11\(16),
	datab => \NCO_1MHz|temp11\(17),
	datac => \NCO_1MHz|temp11\(18),
	datad => \NCO_1MHz|LessThan23~32_combout\,
	combout => \NCO_1MHz|Add86~2_combout\);

-- Location: FF_X24_Y18_N21
\NCO_1MHz|x11[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x11[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x11\(3));

-- Location: LCCOMB_X25_Y18_N4
\NCO_1MHz|Add86~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add86~3_combout\ = \NCO_1MHz|y11\(15) $ (((!\NCO_1MHz|temp11\(18) & ((\NCO_1MHz|temp11\(17)) # (\NCO_1MHz|LessThan23~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp11\(18),
	datab => \NCO_1MHz|temp11\(17),
	datac => \NCO_1MHz|y11\(15),
	datad => \NCO_1MHz|LessThan23~32_combout\,
	combout => \NCO_1MHz|Add86~3_combout\);

-- Location: LCCOMB_X25_Y18_N6
\NCO_1MHz|Add86~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add86~4_combout\ = \NCO_1MHz|y11\(14) $ (((!\NCO_1MHz|temp11\(18) & ((\NCO_1MHz|temp11\(17)) # (\NCO_1MHz|LessThan23~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y11\(14),
	datab => \NCO_1MHz|temp11\(17),
	datac => \NCO_1MHz|temp11\(18),
	datad => \NCO_1MHz|LessThan23~32_combout\,
	combout => \NCO_1MHz|Add86~4_combout\);

-- Location: FF_X24_Y18_N19
\NCO_1MHz|x11[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x11[2]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x11\(2));

-- Location: FF_X24_Y18_N17
\NCO_1MHz|x11[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x11[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x11\(1));

-- Location: LCCOMB_X25_Y18_N8
\NCO_1MHz|Add86~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add86~5_combout\ = \NCO_1MHz|y11\(13) $ (((!\NCO_1MHz|temp11\(18) & ((\NCO_1MHz|temp11\(17)) # (\NCO_1MHz|LessThan23~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp11\(18),
	datab => \NCO_1MHz|temp11\(17),
	datac => \NCO_1MHz|y11\(13),
	datad => \NCO_1MHz|LessThan23~32_combout\,
	combout => \NCO_1MHz|Add86~5_combout\);

-- Location: LCCOMB_X25_Y18_N10
\NCO_1MHz|Add86~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add86~6_combout\ = \NCO_1MHz|y11\(12) $ (((!\NCO_1MHz|temp11\(18) & ((\NCO_1MHz|temp11\(17)) # (\NCO_1MHz|LessThan23~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp11\(18),
	datab => \NCO_1MHz|y11\(12),
	datac => \NCO_1MHz|temp11\(17),
	datad => \NCO_1MHz|LessThan23~32_combout\,
	combout => \NCO_1MHz|Add86~6_combout\);

-- Location: FF_X24_Y18_N15
\NCO_1MHz|x11[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x11[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x11\(0));

-- Location: LCCOMB_X25_Y18_N12
\NCO_1MHz|x12[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x12[0]~20_cout\ = CARRY((\NCO_1MHz|temp11\(18)) # (!\NCO_1MHz|judge12~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp11\(18),
	datab => \NCO_1MHz|judge12~0_combout\,
	datad => VCC,
	cout => \NCO_1MHz|x12[0]~20_cout\);

-- Location: LCCOMB_X25_Y18_N14
\NCO_1MHz|x12[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x12[0]~21_combout\ = (\NCO_1MHz|Add86~6_combout\ & ((\NCO_1MHz|x11\(0) & (!\NCO_1MHz|x12[0]~20_cout\)) # (!\NCO_1MHz|x11\(0) & ((\NCO_1MHz|x12[0]~20_cout\) # (GND))))) # (!\NCO_1MHz|Add86~6_combout\ & ((\NCO_1MHz|x11\(0) & 
-- (\NCO_1MHz|x12[0]~20_cout\ & VCC)) # (!\NCO_1MHz|x11\(0) & (!\NCO_1MHz|x12[0]~20_cout\))))
-- \NCO_1MHz|x12[0]~22\ = CARRY((\NCO_1MHz|Add86~6_combout\ & ((!\NCO_1MHz|x12[0]~20_cout\) # (!\NCO_1MHz|x11\(0)))) # (!\NCO_1MHz|Add86~6_combout\ & (!\NCO_1MHz|x11\(0) & !\NCO_1MHz|x12[0]~20_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add86~6_combout\,
	datab => \NCO_1MHz|x11\(0),
	datad => VCC,
	cin => \NCO_1MHz|x12[0]~20_cout\,
	combout => \NCO_1MHz|x12[0]~21_combout\,
	cout => \NCO_1MHz|x12[0]~22\);

-- Location: LCCOMB_X25_Y18_N16
\NCO_1MHz|x12[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x12[1]~23_combout\ = ((\NCO_1MHz|x11\(1) $ (\NCO_1MHz|Add86~5_combout\ $ (\NCO_1MHz|x12[0]~22\)))) # (GND)
-- \NCO_1MHz|x12[1]~24\ = CARRY((\NCO_1MHz|x11\(1) & ((!\NCO_1MHz|x12[0]~22\) # (!\NCO_1MHz|Add86~5_combout\))) # (!\NCO_1MHz|x11\(1) & (!\NCO_1MHz|Add86~5_combout\ & !\NCO_1MHz|x12[0]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x11\(1),
	datab => \NCO_1MHz|Add86~5_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x12[0]~22\,
	combout => \NCO_1MHz|x12[1]~23_combout\,
	cout => \NCO_1MHz|x12[1]~24\);

-- Location: LCCOMB_X25_Y18_N18
\NCO_1MHz|x12[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x12[2]~25_combout\ = (\NCO_1MHz|Add86~4_combout\ & ((\NCO_1MHz|x11\(2) & (!\NCO_1MHz|x12[1]~24\)) # (!\NCO_1MHz|x11\(2) & ((\NCO_1MHz|x12[1]~24\) # (GND))))) # (!\NCO_1MHz|Add86~4_combout\ & ((\NCO_1MHz|x11\(2) & (\NCO_1MHz|x12[1]~24\ & VCC)) # 
-- (!\NCO_1MHz|x11\(2) & (!\NCO_1MHz|x12[1]~24\))))
-- \NCO_1MHz|x12[2]~26\ = CARRY((\NCO_1MHz|Add86~4_combout\ & ((!\NCO_1MHz|x12[1]~24\) # (!\NCO_1MHz|x11\(2)))) # (!\NCO_1MHz|Add86~4_combout\ & (!\NCO_1MHz|x11\(2) & !\NCO_1MHz|x12[1]~24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add86~4_combout\,
	datab => \NCO_1MHz|x11\(2),
	datad => VCC,
	cin => \NCO_1MHz|x12[1]~24\,
	combout => \NCO_1MHz|x12[2]~25_combout\,
	cout => \NCO_1MHz|x12[2]~26\);

-- Location: LCCOMB_X25_Y18_N20
\NCO_1MHz|x12[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x12[3]~27_combout\ = ((\NCO_1MHz|x11\(3) $ (\NCO_1MHz|Add86~3_combout\ $ (\NCO_1MHz|x12[2]~26\)))) # (GND)
-- \NCO_1MHz|x12[3]~28\ = CARRY((\NCO_1MHz|x11\(3) & ((!\NCO_1MHz|x12[2]~26\) # (!\NCO_1MHz|Add86~3_combout\))) # (!\NCO_1MHz|x11\(3) & (!\NCO_1MHz|Add86~3_combout\ & !\NCO_1MHz|x12[2]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x11\(3),
	datab => \NCO_1MHz|Add86~3_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x12[2]~26\,
	combout => \NCO_1MHz|x12[3]~27_combout\,
	cout => \NCO_1MHz|x12[3]~28\);

-- Location: LCCOMB_X25_Y18_N22
\NCO_1MHz|x12[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x12[4]~29_combout\ = (\NCO_1MHz|x11\(4) & ((\NCO_1MHz|Add86~2_combout\ & (!\NCO_1MHz|x12[3]~28\)) # (!\NCO_1MHz|Add86~2_combout\ & (\NCO_1MHz|x12[3]~28\ & VCC)))) # (!\NCO_1MHz|x11\(4) & ((\NCO_1MHz|Add86~2_combout\ & ((\NCO_1MHz|x12[3]~28\) # 
-- (GND))) # (!\NCO_1MHz|Add86~2_combout\ & (!\NCO_1MHz|x12[3]~28\))))
-- \NCO_1MHz|x12[4]~30\ = CARRY((\NCO_1MHz|x11\(4) & (\NCO_1MHz|Add86~2_combout\ & !\NCO_1MHz|x12[3]~28\)) # (!\NCO_1MHz|x11\(4) & ((\NCO_1MHz|Add86~2_combout\) # (!\NCO_1MHz|x12[3]~28\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x11\(4),
	datab => \NCO_1MHz|Add86~2_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x12[3]~28\,
	combout => \NCO_1MHz|x12[4]~29_combout\,
	cout => \NCO_1MHz|x12[4]~30\);

-- Location: LCCOMB_X25_Y18_N24
\NCO_1MHz|x12[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x12[5]~31_combout\ = ((\NCO_1MHz|x11\(5) $ (\NCO_1MHz|Add86~1_combout\ $ (\NCO_1MHz|x12[4]~30\)))) # (GND)
-- \NCO_1MHz|x12[5]~32\ = CARRY((\NCO_1MHz|x11\(5) & ((!\NCO_1MHz|x12[4]~30\) # (!\NCO_1MHz|Add86~1_combout\))) # (!\NCO_1MHz|x11\(5) & (!\NCO_1MHz|Add86~1_combout\ & !\NCO_1MHz|x12[4]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x11\(5),
	datab => \NCO_1MHz|Add86~1_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x12[4]~30\,
	combout => \NCO_1MHz|x12[5]~31_combout\,
	cout => \NCO_1MHz|x12[5]~32\);

-- Location: LCCOMB_X25_Y18_N26
\NCO_1MHz|x12[6]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x12[6]~33_combout\ = (\NCO_1MHz|x11\(6) & ((\NCO_1MHz|Add86~0_combout\ & (!\NCO_1MHz|x12[5]~32\)) # (!\NCO_1MHz|Add86~0_combout\ & (\NCO_1MHz|x12[5]~32\ & VCC)))) # (!\NCO_1MHz|x11\(6) & ((\NCO_1MHz|Add86~0_combout\ & ((\NCO_1MHz|x12[5]~32\) # 
-- (GND))) # (!\NCO_1MHz|Add86~0_combout\ & (!\NCO_1MHz|x12[5]~32\))))
-- \NCO_1MHz|x12[6]~34\ = CARRY((\NCO_1MHz|x11\(6) & (\NCO_1MHz|Add86~0_combout\ & !\NCO_1MHz|x12[5]~32\)) # (!\NCO_1MHz|x11\(6) & ((\NCO_1MHz|Add86~0_combout\) # (!\NCO_1MHz|x12[5]~32\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x11\(6),
	datab => \NCO_1MHz|Add86~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x12[5]~32\,
	combout => \NCO_1MHz|x12[6]~33_combout\,
	cout => \NCO_1MHz|x12[6]~34\);

-- Location: LCCOMB_X25_Y18_N28
\NCO_1MHz|x12[7]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x12[7]~35_combout\ = ((\NCO_1MHz|x11\(7) $ (\NCO_1MHz|Add86~0_combout\ $ (\NCO_1MHz|x12[6]~34\)))) # (GND)
-- \NCO_1MHz|x12[7]~36\ = CARRY((\NCO_1MHz|x11\(7) & ((!\NCO_1MHz|x12[6]~34\) # (!\NCO_1MHz|Add86~0_combout\))) # (!\NCO_1MHz|x11\(7) & (!\NCO_1MHz|Add86~0_combout\ & !\NCO_1MHz|x12[6]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x11\(7),
	datab => \NCO_1MHz|Add86~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x12[6]~34\,
	combout => \NCO_1MHz|x12[7]~35_combout\,
	cout => \NCO_1MHz|x12[7]~36\);

-- Location: LCCOMB_X25_Y18_N30
\NCO_1MHz|x12[8]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x12[8]~37_combout\ = (\NCO_1MHz|x11\(8) & ((\NCO_1MHz|Add86~0_combout\ & (!\NCO_1MHz|x12[7]~36\)) # (!\NCO_1MHz|Add86~0_combout\ & (\NCO_1MHz|x12[7]~36\ & VCC)))) # (!\NCO_1MHz|x11\(8) & ((\NCO_1MHz|Add86~0_combout\ & ((\NCO_1MHz|x12[7]~36\) # 
-- (GND))) # (!\NCO_1MHz|Add86~0_combout\ & (!\NCO_1MHz|x12[7]~36\))))
-- \NCO_1MHz|x12[8]~38\ = CARRY((\NCO_1MHz|x11\(8) & (\NCO_1MHz|Add86~0_combout\ & !\NCO_1MHz|x12[7]~36\)) # (!\NCO_1MHz|x11\(8) & ((\NCO_1MHz|Add86~0_combout\) # (!\NCO_1MHz|x12[7]~36\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x11\(8),
	datab => \NCO_1MHz|Add86~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x12[7]~36\,
	combout => \NCO_1MHz|x12[8]~37_combout\,
	cout => \NCO_1MHz|x12[8]~38\);

-- Location: LCCOMB_X25_Y17_N0
\NCO_1MHz|x12[9]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x12[9]~39_combout\ = ((\NCO_1MHz|x11\(9) $ (\NCO_1MHz|Add86~0_combout\ $ (\NCO_1MHz|x12[8]~38\)))) # (GND)
-- \NCO_1MHz|x12[9]~40\ = CARRY((\NCO_1MHz|x11\(9) & ((!\NCO_1MHz|x12[8]~38\) # (!\NCO_1MHz|Add86~0_combout\))) # (!\NCO_1MHz|x11\(9) & (!\NCO_1MHz|Add86~0_combout\ & !\NCO_1MHz|x12[8]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x11\(9),
	datab => \NCO_1MHz|Add86~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x12[8]~38\,
	combout => \NCO_1MHz|x12[9]~39_combout\,
	cout => \NCO_1MHz|x12[9]~40\);

-- Location: LCCOMB_X25_Y17_N2
\NCO_1MHz|x12[10]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x12[10]~41_combout\ = (\NCO_1MHz|x11\(10) & ((\NCO_1MHz|Add86~0_combout\ & (!\NCO_1MHz|x12[9]~40\)) # (!\NCO_1MHz|Add86~0_combout\ & (\NCO_1MHz|x12[9]~40\ & VCC)))) # (!\NCO_1MHz|x11\(10) & ((\NCO_1MHz|Add86~0_combout\ & ((\NCO_1MHz|x12[9]~40\) 
-- # (GND))) # (!\NCO_1MHz|Add86~0_combout\ & (!\NCO_1MHz|x12[9]~40\))))
-- \NCO_1MHz|x12[10]~42\ = CARRY((\NCO_1MHz|x11\(10) & (\NCO_1MHz|Add86~0_combout\ & !\NCO_1MHz|x12[9]~40\)) # (!\NCO_1MHz|x11\(10) & ((\NCO_1MHz|Add86~0_combout\) # (!\NCO_1MHz|x12[9]~40\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x11\(10),
	datab => \NCO_1MHz|Add86~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x12[9]~40\,
	combout => \NCO_1MHz|x12[10]~41_combout\,
	cout => \NCO_1MHz|x12[10]~42\);

-- Location: LCCOMB_X25_Y17_N4
\NCO_1MHz|x12[11]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x12[11]~43_combout\ = ((\NCO_1MHz|x11\(11) $ (\NCO_1MHz|Add86~0_combout\ $ (\NCO_1MHz|x12[10]~42\)))) # (GND)
-- \NCO_1MHz|x12[11]~44\ = CARRY((\NCO_1MHz|x11\(11) & ((!\NCO_1MHz|x12[10]~42\) # (!\NCO_1MHz|Add86~0_combout\))) # (!\NCO_1MHz|x11\(11) & (!\NCO_1MHz|Add86~0_combout\ & !\NCO_1MHz|x12[10]~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x11\(11),
	datab => \NCO_1MHz|Add86~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x12[10]~42\,
	combout => \NCO_1MHz|x12[11]~43_combout\,
	cout => \NCO_1MHz|x12[11]~44\);

-- Location: LCCOMB_X25_Y17_N6
\NCO_1MHz|x12[12]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x12[12]~45_combout\ = (\NCO_1MHz|Add86~0_combout\ & ((\NCO_1MHz|x11\(12) & (!\NCO_1MHz|x12[11]~44\)) # (!\NCO_1MHz|x11\(12) & ((\NCO_1MHz|x12[11]~44\) # (GND))))) # (!\NCO_1MHz|Add86~0_combout\ & ((\NCO_1MHz|x11\(12) & (\NCO_1MHz|x12[11]~44\ & 
-- VCC)) # (!\NCO_1MHz|x11\(12) & (!\NCO_1MHz|x12[11]~44\))))
-- \NCO_1MHz|x12[12]~46\ = CARRY((\NCO_1MHz|Add86~0_combout\ & ((!\NCO_1MHz|x12[11]~44\) # (!\NCO_1MHz|x11\(12)))) # (!\NCO_1MHz|Add86~0_combout\ & (!\NCO_1MHz|x11\(12) & !\NCO_1MHz|x12[11]~44\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add86~0_combout\,
	datab => \NCO_1MHz|x11\(12),
	datad => VCC,
	cin => \NCO_1MHz|x12[11]~44\,
	combout => \NCO_1MHz|x12[12]~45_combout\,
	cout => \NCO_1MHz|x12[12]~46\);

-- Location: LCCOMB_X25_Y17_N8
\NCO_1MHz|x12[13]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x12[13]~47_combout\ = ((\NCO_1MHz|x11\(13) $ (\NCO_1MHz|Add86~0_combout\ $ (\NCO_1MHz|x12[12]~46\)))) # (GND)
-- \NCO_1MHz|x12[13]~48\ = CARRY((\NCO_1MHz|x11\(13) & ((!\NCO_1MHz|x12[12]~46\) # (!\NCO_1MHz|Add86~0_combout\))) # (!\NCO_1MHz|x11\(13) & (!\NCO_1MHz|Add86~0_combout\ & !\NCO_1MHz|x12[12]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x11\(13),
	datab => \NCO_1MHz|Add86~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x12[12]~46\,
	combout => \NCO_1MHz|x12[13]~47_combout\,
	cout => \NCO_1MHz|x12[13]~48\);

-- Location: LCCOMB_X25_Y17_N10
\NCO_1MHz|x12[14]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x12[14]~49_combout\ = (\NCO_1MHz|x11\(14) & ((\NCO_1MHz|Add86~0_combout\ & (!\NCO_1MHz|x12[13]~48\)) # (!\NCO_1MHz|Add86~0_combout\ & (\NCO_1MHz|x12[13]~48\ & VCC)))) # (!\NCO_1MHz|x11\(14) & ((\NCO_1MHz|Add86~0_combout\ & 
-- ((\NCO_1MHz|x12[13]~48\) # (GND))) # (!\NCO_1MHz|Add86~0_combout\ & (!\NCO_1MHz|x12[13]~48\))))
-- \NCO_1MHz|x12[14]~50\ = CARRY((\NCO_1MHz|x11\(14) & (\NCO_1MHz|Add86~0_combout\ & !\NCO_1MHz|x12[13]~48\)) # (!\NCO_1MHz|x11\(14) & ((\NCO_1MHz|Add86~0_combout\) # (!\NCO_1MHz|x12[13]~48\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x11\(14),
	datab => \NCO_1MHz|Add86~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x12[13]~48\,
	combout => \NCO_1MHz|x12[14]~49_combout\,
	cout => \NCO_1MHz|x12[14]~50\);

-- Location: LCCOMB_X25_Y17_N12
\NCO_1MHz|x12[15]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x12[15]~51_combout\ = ((\NCO_1MHz|x11\(15) $ (\NCO_1MHz|Add86~0_combout\ $ (\NCO_1MHz|x12[14]~50\)))) # (GND)
-- \NCO_1MHz|x12[15]~52\ = CARRY((\NCO_1MHz|x11\(15) & ((!\NCO_1MHz|x12[14]~50\) # (!\NCO_1MHz|Add86~0_combout\))) # (!\NCO_1MHz|x11\(15) & (!\NCO_1MHz|Add86~0_combout\ & !\NCO_1MHz|x12[14]~50\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x11\(15),
	datab => \NCO_1MHz|Add86~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x12[14]~50\,
	combout => \NCO_1MHz|x12[15]~51_combout\,
	cout => \NCO_1MHz|x12[15]~52\);

-- Location: LCCOMB_X25_Y17_N14
\NCO_1MHz|x12[16]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x12[16]~53_combout\ = (\NCO_1MHz|x11\(16) & ((\NCO_1MHz|Add86~0_combout\ & (!\NCO_1MHz|x12[15]~52\)) # (!\NCO_1MHz|Add86~0_combout\ & (\NCO_1MHz|x12[15]~52\ & VCC)))) # (!\NCO_1MHz|x11\(16) & ((\NCO_1MHz|Add86~0_combout\ & 
-- ((\NCO_1MHz|x12[15]~52\) # (GND))) # (!\NCO_1MHz|Add86~0_combout\ & (!\NCO_1MHz|x12[15]~52\))))
-- \NCO_1MHz|x12[16]~54\ = CARRY((\NCO_1MHz|x11\(16) & (\NCO_1MHz|Add86~0_combout\ & !\NCO_1MHz|x12[15]~52\)) # (!\NCO_1MHz|x11\(16) & ((\NCO_1MHz|Add86~0_combout\) # (!\NCO_1MHz|x12[15]~52\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x11\(16),
	datab => \NCO_1MHz|Add86~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x12[15]~52\,
	combout => \NCO_1MHz|x12[16]~53_combout\,
	cout => \NCO_1MHz|x12[16]~54\);

-- Location: LCCOMB_X25_Y17_N16
\NCO_1MHz|x12[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x12[17]~55_combout\ = ((\NCO_1MHz|x11\(17) $ (\NCO_1MHz|Add86~0_combout\ $ (\NCO_1MHz|x12[16]~54\)))) # (GND)
-- \NCO_1MHz|x12[17]~56\ = CARRY((\NCO_1MHz|x11\(17) & ((!\NCO_1MHz|x12[16]~54\) # (!\NCO_1MHz|Add86~0_combout\))) # (!\NCO_1MHz|x11\(17) & (!\NCO_1MHz|Add86~0_combout\ & !\NCO_1MHz|x12[16]~54\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x11\(17),
	datab => \NCO_1MHz|Add86~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x12[16]~54\,
	combout => \NCO_1MHz|x12[17]~55_combout\,
	cout => \NCO_1MHz|x12[17]~56\);

-- Location: FF_X25_Y17_N17
\NCO_1MHz|x12[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x12[17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x12\(17));

-- Location: FF_X25_Y17_N15
\NCO_1MHz|x12[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x12[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x12\(16));

-- Location: FF_X25_Y17_N13
\NCO_1MHz|x12[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x12[15]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x12\(15));

-- Location: FF_X25_Y17_N11
\NCO_1MHz|x12[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x12[14]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x12\(14));

-- Location: FF_X25_Y17_N9
\NCO_1MHz|x12[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x12[13]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x12\(13));

-- Location: FF_X25_Y17_N7
\NCO_1MHz|x12[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x12[12]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x12\(12));

-- Location: FF_X25_Y17_N5
\NCO_1MHz|x12[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x12[11]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x12\(11));

-- Location: FF_X25_Y17_N3
\NCO_1MHz|x12[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x12[10]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x12\(10));

-- Location: FF_X25_Y17_N1
\NCO_1MHz|x12[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x12[9]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x12\(9));

-- Location: FF_X25_Y18_N31
\NCO_1MHz|x12[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x12[8]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x12\(8));

-- Location: FF_X25_Y18_N29
\NCO_1MHz|x12[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x12[7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x12\(7));

-- Location: FF_X25_Y18_N27
\NCO_1MHz|x12[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x12[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x12\(6));

-- Location: FF_X25_Y18_N25
\NCO_1MHz|x12[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x12[5]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x12\(5));

-- Location: FF_X26_Y18_N17
\NCO_1MHz|y12[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y12[17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y12\(17));

-- Location: LCCOMB_X24_Y22_N2
\NCO_1MHz|Add92~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add92~1_combout\ = \NCO_1MHz|y12\(17) $ (((!\NCO_1MHz|temp12\(18) & ((\NCO_1MHz|LessThan25~32_combout\) # (\NCO_1MHz|temp12\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan25~32_combout\,
	datab => \NCO_1MHz|temp12\(18),
	datac => \NCO_1MHz|temp12\(17),
	datad => \NCO_1MHz|y12\(17),
	combout => \NCO_1MHz|Add92~1_combout\);

-- Location: FF_X25_Y18_N23
\NCO_1MHz|x12[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x12[4]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x12\(4));

-- Location: FF_X26_Y18_N15
\NCO_1MHz|y12[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y12[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y12\(16));

-- Location: LCCOMB_X24_Y22_N4
\NCO_1MHz|Add92~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add92~2_combout\ = \NCO_1MHz|y12\(16) $ (((!\NCO_1MHz|temp12\(18) & ((\NCO_1MHz|LessThan25~32_combout\) # (\NCO_1MHz|temp12\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan25~32_combout\,
	datab => \NCO_1MHz|temp12\(18),
	datac => \NCO_1MHz|temp12\(17),
	datad => \NCO_1MHz|y12\(16),
	combout => \NCO_1MHz|Add92~2_combout\);

-- Location: FF_X25_Y18_N21
\NCO_1MHz|x12[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x12[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x12\(3));

-- Location: FF_X25_Y18_N19
\NCO_1MHz|x12[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x12[2]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x12\(2));

-- Location: FF_X26_Y18_N13
\NCO_1MHz|y12[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y12[15]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y12\(15));

-- Location: LCCOMB_X24_Y22_N6
\NCO_1MHz|Add92~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add92~3_combout\ = \NCO_1MHz|y12\(15) $ (((!\NCO_1MHz|temp12\(18) & ((\NCO_1MHz|LessThan25~32_combout\) # (\NCO_1MHz|temp12\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan25~32_combout\,
	datab => \NCO_1MHz|temp12\(18),
	datac => \NCO_1MHz|temp12\(17),
	datad => \NCO_1MHz|y12\(15),
	combout => \NCO_1MHz|Add92~3_combout\);

-- Location: FF_X26_Y18_N11
\NCO_1MHz|y12[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y12[14]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y12\(14));

-- Location: LCCOMB_X24_Y22_N8
\NCO_1MHz|Add92~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add92~4_combout\ = \NCO_1MHz|y12\(14) $ (((!\NCO_1MHz|temp12\(18) & ((\NCO_1MHz|LessThan25~32_combout\) # (\NCO_1MHz|temp12\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan25~32_combout\,
	datab => \NCO_1MHz|temp12\(18),
	datac => \NCO_1MHz|temp12\(17),
	datad => \NCO_1MHz|y12\(14),
	combout => \NCO_1MHz|Add92~4_combout\);

-- Location: FF_X25_Y18_N17
\NCO_1MHz|x12[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x12[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x12\(1));

-- Location: FF_X26_Y18_N9
\NCO_1MHz|y12[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y12[13]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y12\(13));

-- Location: LCCOMB_X24_Y22_N10
\NCO_1MHz|Add92~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add92~5_combout\ = \NCO_1MHz|y12\(13) $ (((!\NCO_1MHz|temp12\(18) & ((\NCO_1MHz|LessThan25~32_combout\) # (\NCO_1MHz|temp12\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan25~32_combout\,
	datab => \NCO_1MHz|temp12\(18),
	datac => \NCO_1MHz|temp12\(17),
	datad => \NCO_1MHz|y12\(13),
	combout => \NCO_1MHz|Add92~5_combout\);

-- Location: FF_X25_Y18_N15
\NCO_1MHz|x12[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x12[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x12\(0));

-- Location: LCCOMB_X24_Y22_N0
\NCO_1MHz|judge13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|judge13~0_combout\ = (\NCO_1MHz|temp12\(17)) # (\NCO_1MHz|LessThan25~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp12\(17),
	datac => \NCO_1MHz|LessThan25~32_combout\,
	combout => \NCO_1MHz|judge13~0_combout\);

-- Location: LCCOMB_X24_Y22_N12
\NCO_1MHz|x13[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x13[0]~20_cout\ = CARRY((\NCO_1MHz|temp12\(18)) # (!\NCO_1MHz|judge13~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp12\(18),
	datab => \NCO_1MHz|judge13~0_combout\,
	datad => VCC,
	cout => \NCO_1MHz|x13[0]~20_cout\);

-- Location: LCCOMB_X24_Y22_N14
\NCO_1MHz|x13[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x13[0]~21_combout\ = (\NCO_1MHz|Add92~5_combout\ & ((\NCO_1MHz|x12\(0) & (!\NCO_1MHz|x13[0]~20_cout\)) # (!\NCO_1MHz|x12\(0) & ((\NCO_1MHz|x13[0]~20_cout\) # (GND))))) # (!\NCO_1MHz|Add92~5_combout\ & ((\NCO_1MHz|x12\(0) & 
-- (\NCO_1MHz|x13[0]~20_cout\ & VCC)) # (!\NCO_1MHz|x12\(0) & (!\NCO_1MHz|x13[0]~20_cout\))))
-- \NCO_1MHz|x13[0]~22\ = CARRY((\NCO_1MHz|Add92~5_combout\ & ((!\NCO_1MHz|x13[0]~20_cout\) # (!\NCO_1MHz|x12\(0)))) # (!\NCO_1MHz|Add92~5_combout\ & (!\NCO_1MHz|x12\(0) & !\NCO_1MHz|x13[0]~20_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add92~5_combout\,
	datab => \NCO_1MHz|x12\(0),
	datad => VCC,
	cin => \NCO_1MHz|x13[0]~20_cout\,
	combout => \NCO_1MHz|x13[0]~21_combout\,
	cout => \NCO_1MHz|x13[0]~22\);

-- Location: LCCOMB_X24_Y22_N16
\NCO_1MHz|x13[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x13[1]~23_combout\ = ((\NCO_1MHz|Add92~4_combout\ $ (\NCO_1MHz|x12\(1) $ (\NCO_1MHz|x13[0]~22\)))) # (GND)
-- \NCO_1MHz|x13[1]~24\ = CARRY((\NCO_1MHz|Add92~4_combout\ & (\NCO_1MHz|x12\(1) & !\NCO_1MHz|x13[0]~22\)) # (!\NCO_1MHz|Add92~4_combout\ & ((\NCO_1MHz|x12\(1)) # (!\NCO_1MHz|x13[0]~22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add92~4_combout\,
	datab => \NCO_1MHz|x12\(1),
	datad => VCC,
	cin => \NCO_1MHz|x13[0]~22\,
	combout => \NCO_1MHz|x13[1]~23_combout\,
	cout => \NCO_1MHz|x13[1]~24\);

-- Location: LCCOMB_X24_Y22_N18
\NCO_1MHz|x13[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x13[2]~25_combout\ = (\NCO_1MHz|x12\(2) & ((\NCO_1MHz|Add92~3_combout\ & (!\NCO_1MHz|x13[1]~24\)) # (!\NCO_1MHz|Add92~3_combout\ & (\NCO_1MHz|x13[1]~24\ & VCC)))) # (!\NCO_1MHz|x12\(2) & ((\NCO_1MHz|Add92~3_combout\ & ((\NCO_1MHz|x13[1]~24\) # 
-- (GND))) # (!\NCO_1MHz|Add92~3_combout\ & (!\NCO_1MHz|x13[1]~24\))))
-- \NCO_1MHz|x13[2]~26\ = CARRY((\NCO_1MHz|x12\(2) & (\NCO_1MHz|Add92~3_combout\ & !\NCO_1MHz|x13[1]~24\)) # (!\NCO_1MHz|x12\(2) & ((\NCO_1MHz|Add92~3_combout\) # (!\NCO_1MHz|x13[1]~24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x12\(2),
	datab => \NCO_1MHz|Add92~3_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x13[1]~24\,
	combout => \NCO_1MHz|x13[2]~25_combout\,
	cout => \NCO_1MHz|x13[2]~26\);

-- Location: LCCOMB_X24_Y22_N20
\NCO_1MHz|x13[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x13[3]~27_combout\ = ((\NCO_1MHz|Add92~2_combout\ $ (\NCO_1MHz|x12\(3) $ (\NCO_1MHz|x13[2]~26\)))) # (GND)
-- \NCO_1MHz|x13[3]~28\ = CARRY((\NCO_1MHz|Add92~2_combout\ & (\NCO_1MHz|x12\(3) & !\NCO_1MHz|x13[2]~26\)) # (!\NCO_1MHz|Add92~2_combout\ & ((\NCO_1MHz|x12\(3)) # (!\NCO_1MHz|x13[2]~26\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add92~2_combout\,
	datab => \NCO_1MHz|x12\(3),
	datad => VCC,
	cin => \NCO_1MHz|x13[2]~26\,
	combout => \NCO_1MHz|x13[3]~27_combout\,
	cout => \NCO_1MHz|x13[3]~28\);

-- Location: LCCOMB_X24_Y22_N22
\NCO_1MHz|x13[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x13[4]~29_combout\ = (\NCO_1MHz|Add92~1_combout\ & ((\NCO_1MHz|x12\(4) & (!\NCO_1MHz|x13[3]~28\)) # (!\NCO_1MHz|x12\(4) & ((\NCO_1MHz|x13[3]~28\) # (GND))))) # (!\NCO_1MHz|Add92~1_combout\ & ((\NCO_1MHz|x12\(4) & (\NCO_1MHz|x13[3]~28\ & VCC)) # 
-- (!\NCO_1MHz|x12\(4) & (!\NCO_1MHz|x13[3]~28\))))
-- \NCO_1MHz|x13[4]~30\ = CARRY((\NCO_1MHz|Add92~1_combout\ & ((!\NCO_1MHz|x13[3]~28\) # (!\NCO_1MHz|x12\(4)))) # (!\NCO_1MHz|Add92~1_combout\ & (!\NCO_1MHz|x12\(4) & !\NCO_1MHz|x13[3]~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add92~1_combout\,
	datab => \NCO_1MHz|x12\(4),
	datad => VCC,
	cin => \NCO_1MHz|x13[3]~28\,
	combout => \NCO_1MHz|x13[4]~29_combout\,
	cout => \NCO_1MHz|x13[4]~30\);

-- Location: LCCOMB_X24_Y22_N24
\NCO_1MHz|x13[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x13[5]~31_combout\ = ((\NCO_1MHz|Add92~0_combout\ $ (\NCO_1MHz|x12\(5) $ (\NCO_1MHz|x13[4]~30\)))) # (GND)
-- \NCO_1MHz|x13[5]~32\ = CARRY((\NCO_1MHz|Add92~0_combout\ & (\NCO_1MHz|x12\(5) & !\NCO_1MHz|x13[4]~30\)) # (!\NCO_1MHz|Add92~0_combout\ & ((\NCO_1MHz|x12\(5)) # (!\NCO_1MHz|x13[4]~30\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add92~0_combout\,
	datab => \NCO_1MHz|x12\(5),
	datad => VCC,
	cin => \NCO_1MHz|x13[4]~30\,
	combout => \NCO_1MHz|x13[5]~31_combout\,
	cout => \NCO_1MHz|x13[5]~32\);

-- Location: LCCOMB_X24_Y22_N26
\NCO_1MHz|x13[6]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x13[6]~33_combout\ = (\NCO_1MHz|Add92~0_combout\ & ((\NCO_1MHz|x12\(6) & (!\NCO_1MHz|x13[5]~32\)) # (!\NCO_1MHz|x12\(6) & ((\NCO_1MHz|x13[5]~32\) # (GND))))) # (!\NCO_1MHz|Add92~0_combout\ & ((\NCO_1MHz|x12\(6) & (\NCO_1MHz|x13[5]~32\ & VCC)) # 
-- (!\NCO_1MHz|x12\(6) & (!\NCO_1MHz|x13[5]~32\))))
-- \NCO_1MHz|x13[6]~34\ = CARRY((\NCO_1MHz|Add92~0_combout\ & ((!\NCO_1MHz|x13[5]~32\) # (!\NCO_1MHz|x12\(6)))) # (!\NCO_1MHz|Add92~0_combout\ & (!\NCO_1MHz|x12\(6) & !\NCO_1MHz|x13[5]~32\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add92~0_combout\,
	datab => \NCO_1MHz|x12\(6),
	datad => VCC,
	cin => \NCO_1MHz|x13[5]~32\,
	combout => \NCO_1MHz|x13[6]~33_combout\,
	cout => \NCO_1MHz|x13[6]~34\);

-- Location: LCCOMB_X24_Y22_N28
\NCO_1MHz|x13[7]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x13[7]~35_combout\ = ((\NCO_1MHz|Add92~0_combout\ $ (\NCO_1MHz|x12\(7) $ (\NCO_1MHz|x13[6]~34\)))) # (GND)
-- \NCO_1MHz|x13[7]~36\ = CARRY((\NCO_1MHz|Add92~0_combout\ & (\NCO_1MHz|x12\(7) & !\NCO_1MHz|x13[6]~34\)) # (!\NCO_1MHz|Add92~0_combout\ & ((\NCO_1MHz|x12\(7)) # (!\NCO_1MHz|x13[6]~34\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add92~0_combout\,
	datab => \NCO_1MHz|x12\(7),
	datad => VCC,
	cin => \NCO_1MHz|x13[6]~34\,
	combout => \NCO_1MHz|x13[7]~35_combout\,
	cout => \NCO_1MHz|x13[7]~36\);

-- Location: LCCOMB_X24_Y22_N30
\NCO_1MHz|x13[8]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x13[8]~37_combout\ = (\NCO_1MHz|Add92~0_combout\ & ((\NCO_1MHz|x12\(8) & (!\NCO_1MHz|x13[7]~36\)) # (!\NCO_1MHz|x12\(8) & ((\NCO_1MHz|x13[7]~36\) # (GND))))) # (!\NCO_1MHz|Add92~0_combout\ & ((\NCO_1MHz|x12\(8) & (\NCO_1MHz|x13[7]~36\ & VCC)) # 
-- (!\NCO_1MHz|x12\(8) & (!\NCO_1MHz|x13[7]~36\))))
-- \NCO_1MHz|x13[8]~38\ = CARRY((\NCO_1MHz|Add92~0_combout\ & ((!\NCO_1MHz|x13[7]~36\) # (!\NCO_1MHz|x12\(8)))) # (!\NCO_1MHz|Add92~0_combout\ & (!\NCO_1MHz|x12\(8) & !\NCO_1MHz|x13[7]~36\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add92~0_combout\,
	datab => \NCO_1MHz|x12\(8),
	datad => VCC,
	cin => \NCO_1MHz|x13[7]~36\,
	combout => \NCO_1MHz|x13[8]~37_combout\,
	cout => \NCO_1MHz|x13[8]~38\);

-- Location: LCCOMB_X24_Y21_N0
\NCO_1MHz|x13[9]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x13[9]~39_combout\ = ((\NCO_1MHz|x12\(9) $ (\NCO_1MHz|Add92~0_combout\ $ (\NCO_1MHz|x13[8]~38\)))) # (GND)
-- \NCO_1MHz|x13[9]~40\ = CARRY((\NCO_1MHz|x12\(9) & ((!\NCO_1MHz|x13[8]~38\) # (!\NCO_1MHz|Add92~0_combout\))) # (!\NCO_1MHz|x12\(9) & (!\NCO_1MHz|Add92~0_combout\ & !\NCO_1MHz|x13[8]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x12\(9),
	datab => \NCO_1MHz|Add92~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x13[8]~38\,
	combout => \NCO_1MHz|x13[9]~39_combout\,
	cout => \NCO_1MHz|x13[9]~40\);

-- Location: LCCOMB_X24_Y21_N2
\NCO_1MHz|x13[10]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x13[10]~41_combout\ = (\NCO_1MHz|x12\(10) & ((\NCO_1MHz|Add92~0_combout\ & (!\NCO_1MHz|x13[9]~40\)) # (!\NCO_1MHz|Add92~0_combout\ & (\NCO_1MHz|x13[9]~40\ & VCC)))) # (!\NCO_1MHz|x12\(10) & ((\NCO_1MHz|Add92~0_combout\ & ((\NCO_1MHz|x13[9]~40\) 
-- # (GND))) # (!\NCO_1MHz|Add92~0_combout\ & (!\NCO_1MHz|x13[9]~40\))))
-- \NCO_1MHz|x13[10]~42\ = CARRY((\NCO_1MHz|x12\(10) & (\NCO_1MHz|Add92~0_combout\ & !\NCO_1MHz|x13[9]~40\)) # (!\NCO_1MHz|x12\(10) & ((\NCO_1MHz|Add92~0_combout\) # (!\NCO_1MHz|x13[9]~40\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x12\(10),
	datab => \NCO_1MHz|Add92~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x13[9]~40\,
	combout => \NCO_1MHz|x13[10]~41_combout\,
	cout => \NCO_1MHz|x13[10]~42\);

-- Location: LCCOMB_X24_Y21_N4
\NCO_1MHz|x13[11]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x13[11]~43_combout\ = ((\NCO_1MHz|x12\(11) $ (\NCO_1MHz|Add92~0_combout\ $ (\NCO_1MHz|x13[10]~42\)))) # (GND)
-- \NCO_1MHz|x13[11]~44\ = CARRY((\NCO_1MHz|x12\(11) & ((!\NCO_1MHz|x13[10]~42\) # (!\NCO_1MHz|Add92~0_combout\))) # (!\NCO_1MHz|x12\(11) & (!\NCO_1MHz|Add92~0_combout\ & !\NCO_1MHz|x13[10]~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x12\(11),
	datab => \NCO_1MHz|Add92~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x13[10]~42\,
	combout => \NCO_1MHz|x13[11]~43_combout\,
	cout => \NCO_1MHz|x13[11]~44\);

-- Location: LCCOMB_X24_Y21_N6
\NCO_1MHz|x13[12]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x13[12]~45_combout\ = (\NCO_1MHz|Add92~0_combout\ & ((\NCO_1MHz|x12\(12) & (!\NCO_1MHz|x13[11]~44\)) # (!\NCO_1MHz|x12\(12) & ((\NCO_1MHz|x13[11]~44\) # (GND))))) # (!\NCO_1MHz|Add92~0_combout\ & ((\NCO_1MHz|x12\(12) & (\NCO_1MHz|x13[11]~44\ & 
-- VCC)) # (!\NCO_1MHz|x12\(12) & (!\NCO_1MHz|x13[11]~44\))))
-- \NCO_1MHz|x13[12]~46\ = CARRY((\NCO_1MHz|Add92~0_combout\ & ((!\NCO_1MHz|x13[11]~44\) # (!\NCO_1MHz|x12\(12)))) # (!\NCO_1MHz|Add92~0_combout\ & (!\NCO_1MHz|x12\(12) & !\NCO_1MHz|x13[11]~44\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add92~0_combout\,
	datab => \NCO_1MHz|x12\(12),
	datad => VCC,
	cin => \NCO_1MHz|x13[11]~44\,
	combout => \NCO_1MHz|x13[12]~45_combout\,
	cout => \NCO_1MHz|x13[12]~46\);

-- Location: LCCOMB_X24_Y21_N8
\NCO_1MHz|x13[13]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x13[13]~47_combout\ = ((\NCO_1MHz|Add92~0_combout\ $ (\NCO_1MHz|x12\(13) $ (\NCO_1MHz|x13[12]~46\)))) # (GND)
-- \NCO_1MHz|x13[13]~48\ = CARRY((\NCO_1MHz|Add92~0_combout\ & (\NCO_1MHz|x12\(13) & !\NCO_1MHz|x13[12]~46\)) # (!\NCO_1MHz|Add92~0_combout\ & ((\NCO_1MHz|x12\(13)) # (!\NCO_1MHz|x13[12]~46\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add92~0_combout\,
	datab => \NCO_1MHz|x12\(13),
	datad => VCC,
	cin => \NCO_1MHz|x13[12]~46\,
	combout => \NCO_1MHz|x13[13]~47_combout\,
	cout => \NCO_1MHz|x13[13]~48\);

-- Location: LCCOMB_X24_Y21_N10
\NCO_1MHz|x13[14]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x13[14]~49_combout\ = (\NCO_1MHz|x12\(14) & ((\NCO_1MHz|Add92~0_combout\ & (!\NCO_1MHz|x13[13]~48\)) # (!\NCO_1MHz|Add92~0_combout\ & (\NCO_1MHz|x13[13]~48\ & VCC)))) # (!\NCO_1MHz|x12\(14) & ((\NCO_1MHz|Add92~0_combout\ & 
-- ((\NCO_1MHz|x13[13]~48\) # (GND))) # (!\NCO_1MHz|Add92~0_combout\ & (!\NCO_1MHz|x13[13]~48\))))
-- \NCO_1MHz|x13[14]~50\ = CARRY((\NCO_1MHz|x12\(14) & (\NCO_1MHz|Add92~0_combout\ & !\NCO_1MHz|x13[13]~48\)) # (!\NCO_1MHz|x12\(14) & ((\NCO_1MHz|Add92~0_combout\) # (!\NCO_1MHz|x13[13]~48\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x12\(14),
	datab => \NCO_1MHz|Add92~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x13[13]~48\,
	combout => \NCO_1MHz|x13[14]~49_combout\,
	cout => \NCO_1MHz|x13[14]~50\);

-- Location: LCCOMB_X24_Y21_N12
\NCO_1MHz|x13[15]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x13[15]~51_combout\ = ((\NCO_1MHz|Add92~0_combout\ $ (\NCO_1MHz|x12\(15) $ (\NCO_1MHz|x13[14]~50\)))) # (GND)
-- \NCO_1MHz|x13[15]~52\ = CARRY((\NCO_1MHz|Add92~0_combout\ & (\NCO_1MHz|x12\(15) & !\NCO_1MHz|x13[14]~50\)) # (!\NCO_1MHz|Add92~0_combout\ & ((\NCO_1MHz|x12\(15)) # (!\NCO_1MHz|x13[14]~50\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add92~0_combout\,
	datab => \NCO_1MHz|x12\(15),
	datad => VCC,
	cin => \NCO_1MHz|x13[14]~50\,
	combout => \NCO_1MHz|x13[15]~51_combout\,
	cout => \NCO_1MHz|x13[15]~52\);

-- Location: LCCOMB_X24_Y21_N14
\NCO_1MHz|x13[16]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x13[16]~53_combout\ = (\NCO_1MHz|Add92~0_combout\ & ((\NCO_1MHz|x12\(16) & (!\NCO_1MHz|x13[15]~52\)) # (!\NCO_1MHz|x12\(16) & ((\NCO_1MHz|x13[15]~52\) # (GND))))) # (!\NCO_1MHz|Add92~0_combout\ & ((\NCO_1MHz|x12\(16) & (\NCO_1MHz|x13[15]~52\ & 
-- VCC)) # (!\NCO_1MHz|x12\(16) & (!\NCO_1MHz|x13[15]~52\))))
-- \NCO_1MHz|x13[16]~54\ = CARRY((\NCO_1MHz|Add92~0_combout\ & ((!\NCO_1MHz|x13[15]~52\) # (!\NCO_1MHz|x12\(16)))) # (!\NCO_1MHz|Add92~0_combout\ & (!\NCO_1MHz|x12\(16) & !\NCO_1MHz|x13[15]~52\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add92~0_combout\,
	datab => \NCO_1MHz|x12\(16),
	datad => VCC,
	cin => \NCO_1MHz|x13[15]~52\,
	combout => \NCO_1MHz|x13[16]~53_combout\,
	cout => \NCO_1MHz|x13[16]~54\);

-- Location: LCCOMB_X24_Y21_N16
\NCO_1MHz|x13[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x13[17]~55_combout\ = ((\NCO_1MHz|Add92~0_combout\ $ (\NCO_1MHz|x12\(17) $ (\NCO_1MHz|x13[16]~54\)))) # (GND)
-- \NCO_1MHz|x13[17]~56\ = CARRY((\NCO_1MHz|Add92~0_combout\ & (\NCO_1MHz|x12\(17) & !\NCO_1MHz|x13[16]~54\)) # (!\NCO_1MHz|Add92~0_combout\ & ((\NCO_1MHz|x12\(17)) # (!\NCO_1MHz|x13[16]~54\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add92~0_combout\,
	datab => \NCO_1MHz|x12\(17),
	datad => VCC,
	cin => \NCO_1MHz|x13[16]~54\,
	combout => \NCO_1MHz|x13[17]~55_combout\,
	cout => \NCO_1MHz|x13[17]~56\);

-- Location: FF_X24_Y21_N17
\NCO_1MHz|x13[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x13[17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x13\(17));

-- Location: FF_X21_Y22_N15
\NCO_1MHz|temp13[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp13[17]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp13\(17));

-- Location: LCCOMB_X24_Y24_N10
\NCO_1MHz|Add99~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add99~1_combout\ = \NCO_1MHz|x13\(17) $ (((!\NCO_1MHz|temp13\(18) & ((\NCO_1MHz|LessThan27~32_combout\) # (\NCO_1MHz|temp13\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp13\(18),
	datab => \NCO_1MHz|LessThan27~32_combout\,
	datac => \NCO_1MHz|x13\(17),
	datad => \NCO_1MHz|temp13\(17),
	combout => \NCO_1MHz|Add99~1_combout\);

-- Location: FF_X26_Y19_N21
\NCO_1MHz|y12[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y12[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y12\(3));

-- Location: LCCOMB_X25_Y21_N2
\NCO_1MHz|Add93~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add93~2_combout\ = \NCO_1MHz|x12\(16) $ (((!\NCO_1MHz|temp12\(18) & ((\NCO_1MHz|temp12\(17)) # (\NCO_1MHz|LessThan25~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x12\(16),
	datab => \NCO_1MHz|temp12\(18),
	datac => \NCO_1MHz|temp12\(17),
	datad => \NCO_1MHz|LessThan25~32_combout\,
	combout => \NCO_1MHz|Add93~2_combout\);

-- Location: FF_X26_Y19_N19
\NCO_1MHz|y12[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y12[2]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y12\(2));

-- Location: LCCOMB_X25_Y21_N4
\NCO_1MHz|Add93~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add93~3_combout\ = \NCO_1MHz|x12\(15) $ (((!\NCO_1MHz|temp12\(18) & ((\NCO_1MHz|temp12\(17)) # (\NCO_1MHz|LessThan25~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x12\(15),
	datab => \NCO_1MHz|temp12\(18),
	datac => \NCO_1MHz|temp12\(17),
	datad => \NCO_1MHz|LessThan25~32_combout\,
	combout => \NCO_1MHz|Add93~3_combout\);

-- Location: LCCOMB_X25_Y21_N6
\NCO_1MHz|Add93~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add93~4_combout\ = \NCO_1MHz|x12\(14) $ (((!\NCO_1MHz|temp12\(18) & ((\NCO_1MHz|temp12\(17)) # (\NCO_1MHz|LessThan25~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x12\(14),
	datab => \NCO_1MHz|temp12\(18),
	datac => \NCO_1MHz|temp12\(17),
	datad => \NCO_1MHz|LessThan25~32_combout\,
	combout => \NCO_1MHz|Add93~4_combout\);

-- Location: FF_X26_Y19_N17
\NCO_1MHz|y12[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y12[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y12\(1));

-- Location: FF_X26_Y19_N15
\NCO_1MHz|y12[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y12[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y12\(0));

-- Location: LCCOMB_X25_Y21_N8
\NCO_1MHz|Add93~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add93~5_combout\ = \NCO_1MHz|x12\(13) $ (((!\NCO_1MHz|temp12\(18) & ((\NCO_1MHz|temp12\(17)) # (\NCO_1MHz|LessThan25~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x12\(13),
	datab => \NCO_1MHz|temp12\(18),
	datac => \NCO_1MHz|temp12\(17),
	datad => \NCO_1MHz|LessThan25~32_combout\,
	combout => \NCO_1MHz|Add93~5_combout\);

-- Location: LCCOMB_X25_Y21_N12
\NCO_1MHz|y13[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y13[0]~20_cout\ = CARRY((\NCO_1MHz|judge13~0_combout\ & !\NCO_1MHz|temp12\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge13~0_combout\,
	datab => \NCO_1MHz|temp12\(18),
	datad => VCC,
	cout => \NCO_1MHz|y13[0]~20_cout\);

-- Location: LCCOMB_X25_Y21_N14
\NCO_1MHz|y13[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y13[0]~21_combout\ = (\NCO_1MHz|y12\(0) & ((\NCO_1MHz|Add93~5_combout\ & (\NCO_1MHz|y13[0]~20_cout\ & VCC)) # (!\NCO_1MHz|Add93~5_combout\ & (!\NCO_1MHz|y13[0]~20_cout\)))) # (!\NCO_1MHz|y12\(0) & ((\NCO_1MHz|Add93~5_combout\ & 
-- (!\NCO_1MHz|y13[0]~20_cout\)) # (!\NCO_1MHz|Add93~5_combout\ & ((\NCO_1MHz|y13[0]~20_cout\) # (GND)))))
-- \NCO_1MHz|y13[0]~22\ = CARRY((\NCO_1MHz|y12\(0) & (!\NCO_1MHz|Add93~5_combout\ & !\NCO_1MHz|y13[0]~20_cout\)) # (!\NCO_1MHz|y12\(0) & ((!\NCO_1MHz|y13[0]~20_cout\) # (!\NCO_1MHz|Add93~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y12\(0),
	datab => \NCO_1MHz|Add93~5_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y13[0]~20_cout\,
	combout => \NCO_1MHz|y13[0]~21_combout\,
	cout => \NCO_1MHz|y13[0]~22\);

-- Location: LCCOMB_X25_Y21_N16
\NCO_1MHz|y13[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y13[1]~23_combout\ = ((\NCO_1MHz|Add93~4_combout\ $ (\NCO_1MHz|y12\(1) $ (!\NCO_1MHz|y13[0]~22\)))) # (GND)
-- \NCO_1MHz|y13[1]~24\ = CARRY((\NCO_1MHz|Add93~4_combout\ & ((\NCO_1MHz|y12\(1)) # (!\NCO_1MHz|y13[0]~22\))) # (!\NCO_1MHz|Add93~4_combout\ & (\NCO_1MHz|y12\(1) & !\NCO_1MHz|y13[0]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add93~4_combout\,
	datab => \NCO_1MHz|y12\(1),
	datad => VCC,
	cin => \NCO_1MHz|y13[0]~22\,
	combout => \NCO_1MHz|y13[1]~23_combout\,
	cout => \NCO_1MHz|y13[1]~24\);

-- Location: LCCOMB_X25_Y21_N18
\NCO_1MHz|y13[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y13[2]~25_combout\ = (\NCO_1MHz|y12\(2) & ((\NCO_1MHz|Add93~3_combout\ & (\NCO_1MHz|y13[1]~24\ & VCC)) # (!\NCO_1MHz|Add93~3_combout\ & (!\NCO_1MHz|y13[1]~24\)))) # (!\NCO_1MHz|y12\(2) & ((\NCO_1MHz|Add93~3_combout\ & (!\NCO_1MHz|y13[1]~24\)) # 
-- (!\NCO_1MHz|Add93~3_combout\ & ((\NCO_1MHz|y13[1]~24\) # (GND)))))
-- \NCO_1MHz|y13[2]~26\ = CARRY((\NCO_1MHz|y12\(2) & (!\NCO_1MHz|Add93~3_combout\ & !\NCO_1MHz|y13[1]~24\)) # (!\NCO_1MHz|y12\(2) & ((!\NCO_1MHz|y13[1]~24\) # (!\NCO_1MHz|Add93~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y12\(2),
	datab => \NCO_1MHz|Add93~3_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y13[1]~24\,
	combout => \NCO_1MHz|y13[2]~25_combout\,
	cout => \NCO_1MHz|y13[2]~26\);

-- Location: LCCOMB_X25_Y21_N20
\NCO_1MHz|y13[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y13[3]~27_combout\ = ((\NCO_1MHz|y12\(3) $ (\NCO_1MHz|Add93~2_combout\ $ (!\NCO_1MHz|y13[2]~26\)))) # (GND)
-- \NCO_1MHz|y13[3]~28\ = CARRY((\NCO_1MHz|y12\(3) & ((\NCO_1MHz|Add93~2_combout\) # (!\NCO_1MHz|y13[2]~26\))) # (!\NCO_1MHz|y12\(3) & (\NCO_1MHz|Add93~2_combout\ & !\NCO_1MHz|y13[2]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y12\(3),
	datab => \NCO_1MHz|Add93~2_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y13[2]~26\,
	combout => \NCO_1MHz|y13[3]~27_combout\,
	cout => \NCO_1MHz|y13[3]~28\);

-- Location: FF_X25_Y21_N21
\NCO_1MHz|y13[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y13[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y13\(3));

-- Location: FF_X24_Y21_N15
\NCO_1MHz|x13[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x13[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x13\(16));

-- Location: LCCOMB_X24_Y24_N4
\NCO_1MHz|Add99~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add99~2_combout\ = \NCO_1MHz|x13\(16) $ (((!\NCO_1MHz|temp13\(18) & ((\NCO_1MHz|temp13\(17)) # (\NCO_1MHz|LessThan27~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x13\(16),
	datab => \NCO_1MHz|temp13\(17),
	datac => \NCO_1MHz|LessThan27~32_combout\,
	datad => \NCO_1MHz|temp13\(18),
	combout => \NCO_1MHz|Add99~2_combout\);

-- Location: FF_X25_Y21_N19
\NCO_1MHz|y13[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y13[2]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y13\(2));

-- Location: FF_X24_Y21_N13
\NCO_1MHz|x13[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x13[15]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x13\(15));

-- Location: LCCOMB_X24_Y24_N6
\NCO_1MHz|Add99~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add99~3_combout\ = \NCO_1MHz|x13\(15) $ (((!\NCO_1MHz|temp13\(18) & ((\NCO_1MHz|LessThan27~32_combout\) # (\NCO_1MHz|temp13\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp13\(18),
	datab => \NCO_1MHz|x13\(15),
	datac => \NCO_1MHz|LessThan27~32_combout\,
	datad => \NCO_1MHz|temp13\(17),
	combout => \NCO_1MHz|Add99~3_combout\);

-- Location: FF_X25_Y21_N17
\NCO_1MHz|y13[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y13[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y13\(1));

-- Location: FF_X24_Y21_N11
\NCO_1MHz|x13[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x13[14]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x13\(14));

-- Location: LCCOMB_X24_Y24_N0
\NCO_1MHz|Add99~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add99~4_combout\ = \NCO_1MHz|x13\(14) $ (((!\NCO_1MHz|temp13\(18) & ((\NCO_1MHz|temp13\(17)) # (\NCO_1MHz|LessThan27~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x13\(14),
	datab => \NCO_1MHz|temp13\(17),
	datac => \NCO_1MHz|LessThan27~32_combout\,
	datad => \NCO_1MHz|temp13\(18),
	combout => \NCO_1MHz|Add99~4_combout\);

-- Location: FF_X25_Y21_N15
\NCO_1MHz|y13[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y13[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y13\(0));

-- Location: LCCOMB_X24_Y26_N2
\NCO_1MHz|judge14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|judge14~0_combout\ = (\NCO_1MHz|LessThan27~32_combout\) # (\NCO_1MHz|temp13\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NCO_1MHz|LessThan27~32_combout\,
	datad => \NCO_1MHz|temp13\(17),
	combout => \NCO_1MHz|judge14~0_combout\);

-- Location: LCCOMB_X24_Y24_N12
\NCO_1MHz|y14[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y14[0]~20_cout\ = CARRY((!\NCO_1MHz|temp13\(18) & \NCO_1MHz|judge14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp13\(18),
	datab => \NCO_1MHz|judge14~0_combout\,
	datad => VCC,
	cout => \NCO_1MHz|y14[0]~20_cout\);

-- Location: LCCOMB_X24_Y24_N14
\NCO_1MHz|y14[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y14[0]~21_combout\ = (\NCO_1MHz|Add99~4_combout\ & ((\NCO_1MHz|y13\(0) & (\NCO_1MHz|y14[0]~20_cout\ & VCC)) # (!\NCO_1MHz|y13\(0) & (!\NCO_1MHz|y14[0]~20_cout\)))) # (!\NCO_1MHz|Add99~4_combout\ & ((\NCO_1MHz|y13\(0) & 
-- (!\NCO_1MHz|y14[0]~20_cout\)) # (!\NCO_1MHz|y13\(0) & ((\NCO_1MHz|y14[0]~20_cout\) # (GND)))))
-- \NCO_1MHz|y14[0]~22\ = CARRY((\NCO_1MHz|Add99~4_combout\ & (!\NCO_1MHz|y13\(0) & !\NCO_1MHz|y14[0]~20_cout\)) # (!\NCO_1MHz|Add99~4_combout\ & ((!\NCO_1MHz|y14[0]~20_cout\) # (!\NCO_1MHz|y13\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add99~4_combout\,
	datab => \NCO_1MHz|y13\(0),
	datad => VCC,
	cin => \NCO_1MHz|y14[0]~20_cout\,
	combout => \NCO_1MHz|y14[0]~21_combout\,
	cout => \NCO_1MHz|y14[0]~22\);

-- Location: LCCOMB_X24_Y24_N16
\NCO_1MHz|y14[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y14[1]~23_combout\ = ((\NCO_1MHz|Add99~3_combout\ $ (\NCO_1MHz|y13\(1) $ (!\NCO_1MHz|y14[0]~22\)))) # (GND)
-- \NCO_1MHz|y14[1]~24\ = CARRY((\NCO_1MHz|Add99~3_combout\ & ((\NCO_1MHz|y13\(1)) # (!\NCO_1MHz|y14[0]~22\))) # (!\NCO_1MHz|Add99~3_combout\ & (\NCO_1MHz|y13\(1) & !\NCO_1MHz|y14[0]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add99~3_combout\,
	datab => \NCO_1MHz|y13\(1),
	datad => VCC,
	cin => \NCO_1MHz|y14[0]~22\,
	combout => \NCO_1MHz|y14[1]~23_combout\,
	cout => \NCO_1MHz|y14[1]~24\);

-- Location: LCCOMB_X24_Y24_N18
\NCO_1MHz|y14[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y14[2]~25_combout\ = (\NCO_1MHz|Add99~2_combout\ & ((\NCO_1MHz|y13\(2) & (\NCO_1MHz|y14[1]~24\ & VCC)) # (!\NCO_1MHz|y13\(2) & (!\NCO_1MHz|y14[1]~24\)))) # (!\NCO_1MHz|Add99~2_combout\ & ((\NCO_1MHz|y13\(2) & (!\NCO_1MHz|y14[1]~24\)) # 
-- (!\NCO_1MHz|y13\(2) & ((\NCO_1MHz|y14[1]~24\) # (GND)))))
-- \NCO_1MHz|y14[2]~26\ = CARRY((\NCO_1MHz|Add99~2_combout\ & (!\NCO_1MHz|y13\(2) & !\NCO_1MHz|y14[1]~24\)) # (!\NCO_1MHz|Add99~2_combout\ & ((!\NCO_1MHz|y14[1]~24\) # (!\NCO_1MHz|y13\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add99~2_combout\,
	datab => \NCO_1MHz|y13\(2),
	datad => VCC,
	cin => \NCO_1MHz|y14[1]~24\,
	combout => \NCO_1MHz|y14[2]~25_combout\,
	cout => \NCO_1MHz|y14[2]~26\);

-- Location: LCCOMB_X24_Y24_N20
\NCO_1MHz|y14[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y14[3]~27_combout\ = ((\NCO_1MHz|Add99~1_combout\ $ (\NCO_1MHz|y13\(3) $ (!\NCO_1MHz|y14[2]~26\)))) # (GND)
-- \NCO_1MHz|y14[3]~28\ = CARRY((\NCO_1MHz|Add99~1_combout\ & ((\NCO_1MHz|y13\(3)) # (!\NCO_1MHz|y14[2]~26\))) # (!\NCO_1MHz|Add99~1_combout\ & (\NCO_1MHz|y13\(3) & !\NCO_1MHz|y14[2]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add99~1_combout\,
	datab => \NCO_1MHz|y13\(3),
	datad => VCC,
	cin => \NCO_1MHz|y14[2]~26\,
	combout => \NCO_1MHz|y14[3]~27_combout\,
	cout => \NCO_1MHz|y14[3]~28\);

-- Location: FF_X24_Y24_N21
\NCO_1MHz|y14[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y14[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y14\(3));

-- Location: LCCOMB_X19_Y23_N14
\NCO_1MHz|temp14[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp14[1]~18_combout\ = \NCO_1MHz|temp13\(1) $ (VCC)
-- \NCO_1MHz|temp14[1]~19\ = CARRY(\NCO_1MHz|temp13\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp13\(1),
	datad => VCC,
	combout => \NCO_1MHz|temp14[1]~18_combout\,
	cout => \NCO_1MHz|temp14[1]~19\);

-- Location: LCCOMB_X19_Y23_N16
\NCO_1MHz|temp14[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp14[2]~20_combout\ = (\NCO_1MHz|temp13\(2) & (\NCO_1MHz|temp14[1]~19\ & VCC)) # (!\NCO_1MHz|temp13\(2) & (!\NCO_1MHz|temp14[1]~19\))
-- \NCO_1MHz|temp14[2]~21\ = CARRY((!\NCO_1MHz|temp13\(2) & !\NCO_1MHz|temp14[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp13\(2),
	datad => VCC,
	cin => \NCO_1MHz|temp14[1]~19\,
	combout => \NCO_1MHz|temp14[2]~20_combout\,
	cout => \NCO_1MHz|temp14[2]~21\);

-- Location: LCCOMB_X19_Y23_N18
\NCO_1MHz|temp14[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp14[3]~22_combout\ = (\NCO_1MHz|temp13\(3) & (\NCO_1MHz|temp14[2]~21\ $ (GND))) # (!\NCO_1MHz|temp13\(3) & (!\NCO_1MHz|temp14[2]~21\ & VCC))
-- \NCO_1MHz|temp14[3]~23\ = CARRY((\NCO_1MHz|temp13\(3) & !\NCO_1MHz|temp14[2]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp13\(3),
	datad => VCC,
	cin => \NCO_1MHz|temp14[2]~21\,
	combout => \NCO_1MHz|temp14[3]~22_combout\,
	cout => \NCO_1MHz|temp14[3]~23\);

-- Location: LCCOMB_X19_Y23_N20
\NCO_1MHz|temp14[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp14[4]~24_combout\ = (\NCO_1MHz|temp13\(4) & (!\NCO_1MHz|temp14[3]~23\)) # (!\NCO_1MHz|temp13\(4) & ((\NCO_1MHz|temp14[3]~23\) # (GND)))
-- \NCO_1MHz|temp14[4]~25\ = CARRY((!\NCO_1MHz|temp14[3]~23\) # (!\NCO_1MHz|temp13\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp13\(4),
	datad => VCC,
	cin => \NCO_1MHz|temp14[3]~23\,
	combout => \NCO_1MHz|temp14[4]~24_combout\,
	cout => \NCO_1MHz|temp14[4]~25\);

-- Location: LCCOMB_X19_Y23_N22
\NCO_1MHz|temp14[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp14[5]~26_combout\ = (\NCO_1MHz|temp13\(5) & (\NCO_1MHz|temp14[4]~25\ $ (GND))) # (!\NCO_1MHz|temp13\(5) & (!\NCO_1MHz|temp14[4]~25\ & VCC))
-- \NCO_1MHz|temp14[5]~27\ = CARRY((\NCO_1MHz|temp13\(5) & !\NCO_1MHz|temp14[4]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp13\(5),
	datad => VCC,
	cin => \NCO_1MHz|temp14[4]~25\,
	combout => \NCO_1MHz|temp14[5]~26_combout\,
	cout => \NCO_1MHz|temp14[5]~27\);

-- Location: LCCOMB_X19_Y23_N24
\NCO_1MHz|temp14[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp14[6]~28_combout\ = (\NCO_1MHz|temp13\(6) & (!\NCO_1MHz|temp14[5]~27\)) # (!\NCO_1MHz|temp13\(6) & ((\NCO_1MHz|temp14[5]~27\) # (GND)))
-- \NCO_1MHz|temp14[6]~29\ = CARRY((!\NCO_1MHz|temp14[5]~27\) # (!\NCO_1MHz|temp13\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp13\(6),
	datad => VCC,
	cin => \NCO_1MHz|temp14[5]~27\,
	combout => \NCO_1MHz|temp14[6]~28_combout\,
	cout => \NCO_1MHz|temp14[6]~29\);

-- Location: LCCOMB_X19_Y23_N26
\NCO_1MHz|temp14[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp14[7]~30_combout\ = (\NCO_1MHz|temp13\(7) & (\NCO_1MHz|temp14[6]~29\ $ (GND))) # (!\NCO_1MHz|temp13\(7) & (!\NCO_1MHz|temp14[6]~29\ & VCC))
-- \NCO_1MHz|temp14[7]~31\ = CARRY((\NCO_1MHz|temp13\(7) & !\NCO_1MHz|temp14[6]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp13\(7),
	datad => VCC,
	cin => \NCO_1MHz|temp14[6]~29\,
	combout => \NCO_1MHz|temp14[7]~30_combout\,
	cout => \NCO_1MHz|temp14[7]~31\);

-- Location: LCCOMB_X19_Y23_N28
\NCO_1MHz|temp14[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp14[8]~32_combout\ = (\NCO_1MHz|temp13\(8) & (!\NCO_1MHz|temp14[7]~31\)) # (!\NCO_1MHz|temp13\(8) & ((\NCO_1MHz|temp14[7]~31\) # (GND)))
-- \NCO_1MHz|temp14[8]~33\ = CARRY((!\NCO_1MHz|temp14[7]~31\) # (!\NCO_1MHz|temp13\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp13\(8),
	datad => VCC,
	cin => \NCO_1MHz|temp14[7]~31\,
	combout => \NCO_1MHz|temp14[8]~32_combout\,
	cout => \NCO_1MHz|temp14[8]~33\);

-- Location: LCCOMB_X19_Y23_N30
\NCO_1MHz|temp14[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp14[9]~34_combout\ = (\NCO_1MHz|temp13\(9) & (\NCO_1MHz|temp14[8]~33\ $ (GND))) # (!\NCO_1MHz|temp13\(9) & (!\NCO_1MHz|temp14[8]~33\ & VCC))
-- \NCO_1MHz|temp14[9]~35\ = CARRY((\NCO_1MHz|temp13\(9) & !\NCO_1MHz|temp14[8]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp13\(9),
	datad => VCC,
	cin => \NCO_1MHz|temp14[8]~33\,
	combout => \NCO_1MHz|temp14[9]~34_combout\,
	cout => \NCO_1MHz|temp14[9]~35\);

-- Location: LCCOMB_X19_Y22_N0
\NCO_1MHz|temp14[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp14[10]~36_combout\ = (\NCO_1MHz|temp13\(10) & (!\NCO_1MHz|temp14[9]~35\)) # (!\NCO_1MHz|temp13\(10) & ((\NCO_1MHz|temp14[9]~35\) # (GND)))
-- \NCO_1MHz|temp14[10]~37\ = CARRY((!\NCO_1MHz|temp14[9]~35\) # (!\NCO_1MHz|temp13\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp13\(10),
	datad => VCC,
	cin => \NCO_1MHz|temp14[9]~35\,
	combout => \NCO_1MHz|temp14[10]~36_combout\,
	cout => \NCO_1MHz|temp14[10]~37\);

-- Location: LCCOMB_X19_Y22_N2
\NCO_1MHz|temp14[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp14[11]~38_combout\ = (\NCO_1MHz|temp13\(11) & (\NCO_1MHz|temp14[10]~37\ $ (GND))) # (!\NCO_1MHz|temp13\(11) & (!\NCO_1MHz|temp14[10]~37\ & VCC))
-- \NCO_1MHz|temp14[11]~39\ = CARRY((\NCO_1MHz|temp13\(11) & !\NCO_1MHz|temp14[10]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp13\(11),
	datad => VCC,
	cin => \NCO_1MHz|temp14[10]~37\,
	combout => \NCO_1MHz|temp14[11]~38_combout\,
	cout => \NCO_1MHz|temp14[11]~39\);

-- Location: LCCOMB_X19_Y22_N4
\NCO_1MHz|temp14[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp14[12]~40_combout\ = (\NCO_1MHz|temp13\(12) & (!\NCO_1MHz|temp14[11]~39\)) # (!\NCO_1MHz|temp13\(12) & ((\NCO_1MHz|temp14[11]~39\) # (GND)))
-- \NCO_1MHz|temp14[12]~41\ = CARRY((!\NCO_1MHz|temp14[11]~39\) # (!\NCO_1MHz|temp13\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp13\(12),
	datad => VCC,
	cin => \NCO_1MHz|temp14[11]~39\,
	combout => \NCO_1MHz|temp14[12]~40_combout\,
	cout => \NCO_1MHz|temp14[12]~41\);

-- Location: LCCOMB_X19_Y22_N6
\NCO_1MHz|temp14[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp14[13]~42_combout\ = (\NCO_1MHz|temp13\(13) & (\NCO_1MHz|temp14[12]~41\ $ (GND))) # (!\NCO_1MHz|temp13\(13) & (!\NCO_1MHz|temp14[12]~41\ & VCC))
-- \NCO_1MHz|temp14[13]~43\ = CARRY((\NCO_1MHz|temp13\(13) & !\NCO_1MHz|temp14[12]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp13\(13),
	datad => VCC,
	cin => \NCO_1MHz|temp14[12]~41\,
	combout => \NCO_1MHz|temp14[13]~42_combout\,
	cout => \NCO_1MHz|temp14[13]~43\);

-- Location: LCCOMB_X19_Y22_N8
\NCO_1MHz|temp14[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp14[14]~44_combout\ = (\NCO_1MHz|temp13\(14) & (!\NCO_1MHz|temp14[13]~43\)) # (!\NCO_1MHz|temp13\(14) & ((\NCO_1MHz|temp14[13]~43\) # (GND)))
-- \NCO_1MHz|temp14[14]~45\ = CARRY((!\NCO_1MHz|temp14[13]~43\) # (!\NCO_1MHz|temp13\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp13\(14),
	datad => VCC,
	cin => \NCO_1MHz|temp14[13]~43\,
	combout => \NCO_1MHz|temp14[14]~44_combout\,
	cout => \NCO_1MHz|temp14[14]~45\);

-- Location: LCCOMB_X19_Y22_N10
\NCO_1MHz|temp14[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp14[15]~46_combout\ = (\NCO_1MHz|temp13\(15) & (\NCO_1MHz|temp14[14]~45\ $ (GND))) # (!\NCO_1MHz|temp13\(15) & (!\NCO_1MHz|temp14[14]~45\ & VCC))
-- \NCO_1MHz|temp14[15]~47\ = CARRY((\NCO_1MHz|temp13\(15) & !\NCO_1MHz|temp14[14]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp13\(15),
	datad => VCC,
	cin => \NCO_1MHz|temp14[14]~45\,
	combout => \NCO_1MHz|temp14[15]~46_combout\,
	cout => \NCO_1MHz|temp14[15]~47\);

-- Location: LCCOMB_X19_Y22_N12
\NCO_1MHz|temp14[16]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp14[16]~48_combout\ = (\NCO_1MHz|temp13\(16) & (!\NCO_1MHz|temp14[15]~47\)) # (!\NCO_1MHz|temp13\(16) & ((\NCO_1MHz|temp14[15]~47\) # (GND)))
-- \NCO_1MHz|temp14[16]~49\ = CARRY((!\NCO_1MHz|temp14[15]~47\) # (!\NCO_1MHz|temp13\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp13\(16),
	datad => VCC,
	cin => \NCO_1MHz|temp14[15]~47\,
	combout => \NCO_1MHz|temp14[16]~48_combout\,
	cout => \NCO_1MHz|temp14[16]~49\);

-- Location: LCCOMB_X19_Y22_N14
\NCO_1MHz|temp14[17]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp14[17]~50_combout\ = (\NCO_1MHz|temp13\(17) & (\NCO_1MHz|temp14[16]~49\ $ (GND))) # (!\NCO_1MHz|temp13\(17) & (!\NCO_1MHz|temp14[16]~49\ & VCC))
-- \NCO_1MHz|temp14[17]~51\ = CARRY((\NCO_1MHz|temp13\(17) & !\NCO_1MHz|temp14[16]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp13\(17),
	datad => VCC,
	cin => \NCO_1MHz|temp14[16]~49\,
	combout => \NCO_1MHz|temp14[17]~50_combout\,
	cout => \NCO_1MHz|temp14[17]~51\);

-- Location: LCCOMB_X19_Y22_N16
\NCO_1MHz|temp14[18]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp14[18]~52_combout\ = \NCO_1MHz|temp14[17]~51\ $ (\NCO_1MHz|temp13\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|temp13\(18),
	cin => \NCO_1MHz|temp14[17]~51\,
	combout => \NCO_1MHz|temp14[18]~52_combout\);

-- Location: LCCOMB_X18_Y23_N16
\NCO_1MHz|Add97~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add97~1_cout\ = CARRY(\NCO_1MHz|temp13\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp13\(2),
	datad => VCC,
	cout => \NCO_1MHz|Add97~1_cout\);

-- Location: LCCOMB_X18_Y23_N18
\NCO_1MHz|Add97~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add97~2_combout\ = (\NCO_1MHz|temp13\(3) & (\NCO_1MHz|Add97~1_cout\ & VCC)) # (!\NCO_1MHz|temp13\(3) & (!\NCO_1MHz|Add97~1_cout\))
-- \NCO_1MHz|Add97~3\ = CARRY((!\NCO_1MHz|temp13\(3) & !\NCO_1MHz|Add97~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp13\(3),
	datad => VCC,
	cin => \NCO_1MHz|Add97~1_cout\,
	combout => \NCO_1MHz|Add97~2_combout\,
	cout => \NCO_1MHz|Add97~3\);

-- Location: LCCOMB_X18_Y23_N20
\NCO_1MHz|Add97~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add97~4_combout\ = (\NCO_1MHz|temp13\(4) & ((GND) # (!\NCO_1MHz|Add97~3\))) # (!\NCO_1MHz|temp13\(4) & (\NCO_1MHz|Add97~3\ $ (GND)))
-- \NCO_1MHz|Add97~5\ = CARRY((\NCO_1MHz|temp13\(4)) # (!\NCO_1MHz|Add97~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp13\(4),
	datad => VCC,
	cin => \NCO_1MHz|Add97~3\,
	combout => \NCO_1MHz|Add97~4_combout\,
	cout => \NCO_1MHz|Add97~5\);

-- Location: LCCOMB_X18_Y23_N22
\NCO_1MHz|Add97~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add97~6_combout\ = (\NCO_1MHz|temp13\(5) & (\NCO_1MHz|Add97~5\ & VCC)) # (!\NCO_1MHz|temp13\(5) & (!\NCO_1MHz|Add97~5\))
-- \NCO_1MHz|Add97~7\ = CARRY((!\NCO_1MHz|temp13\(5) & !\NCO_1MHz|Add97~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp13\(5),
	datad => VCC,
	cin => \NCO_1MHz|Add97~5\,
	combout => \NCO_1MHz|Add97~6_combout\,
	cout => \NCO_1MHz|Add97~7\);

-- Location: LCCOMB_X18_Y23_N24
\NCO_1MHz|Add97~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add97~8_combout\ = (\NCO_1MHz|temp13\(6) & ((GND) # (!\NCO_1MHz|Add97~7\))) # (!\NCO_1MHz|temp13\(6) & (\NCO_1MHz|Add97~7\ $ (GND)))
-- \NCO_1MHz|Add97~9\ = CARRY((\NCO_1MHz|temp13\(6)) # (!\NCO_1MHz|Add97~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp13\(6),
	datad => VCC,
	cin => \NCO_1MHz|Add97~7\,
	combout => \NCO_1MHz|Add97~8_combout\,
	cout => \NCO_1MHz|Add97~9\);

-- Location: LCCOMB_X18_Y23_N26
\NCO_1MHz|Add97~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add97~10_combout\ = (\NCO_1MHz|temp13\(7) & (\NCO_1MHz|Add97~9\ & VCC)) # (!\NCO_1MHz|temp13\(7) & (!\NCO_1MHz|Add97~9\))
-- \NCO_1MHz|Add97~11\ = CARRY((!\NCO_1MHz|temp13\(7) & !\NCO_1MHz|Add97~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp13\(7),
	datad => VCC,
	cin => \NCO_1MHz|Add97~9\,
	combout => \NCO_1MHz|Add97~10_combout\,
	cout => \NCO_1MHz|Add97~11\);

-- Location: LCCOMB_X18_Y23_N28
\NCO_1MHz|Add97~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add97~12_combout\ = (\NCO_1MHz|temp13\(8) & ((GND) # (!\NCO_1MHz|Add97~11\))) # (!\NCO_1MHz|temp13\(8) & (\NCO_1MHz|Add97~11\ $ (GND)))
-- \NCO_1MHz|Add97~13\ = CARRY((\NCO_1MHz|temp13\(8)) # (!\NCO_1MHz|Add97~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp13\(8),
	datad => VCC,
	cin => \NCO_1MHz|Add97~11\,
	combout => \NCO_1MHz|Add97~12_combout\,
	cout => \NCO_1MHz|Add97~13\);

-- Location: LCCOMB_X18_Y23_N30
\NCO_1MHz|Add97~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add97~14_combout\ = (\NCO_1MHz|temp13\(9) & (\NCO_1MHz|Add97~13\ & VCC)) # (!\NCO_1MHz|temp13\(9) & (!\NCO_1MHz|Add97~13\))
-- \NCO_1MHz|Add97~15\ = CARRY((!\NCO_1MHz|temp13\(9) & !\NCO_1MHz|Add97~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp13\(9),
	datad => VCC,
	cin => \NCO_1MHz|Add97~13\,
	combout => \NCO_1MHz|Add97~14_combout\,
	cout => \NCO_1MHz|Add97~15\);

-- Location: LCCOMB_X18_Y22_N0
\NCO_1MHz|Add97~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add97~16_combout\ = (\NCO_1MHz|temp13\(10) & ((GND) # (!\NCO_1MHz|Add97~15\))) # (!\NCO_1MHz|temp13\(10) & (\NCO_1MHz|Add97~15\ $ (GND)))
-- \NCO_1MHz|Add97~17\ = CARRY((\NCO_1MHz|temp13\(10)) # (!\NCO_1MHz|Add97~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp13\(10),
	datad => VCC,
	cin => \NCO_1MHz|Add97~15\,
	combout => \NCO_1MHz|Add97~16_combout\,
	cout => \NCO_1MHz|Add97~17\);

-- Location: LCCOMB_X18_Y22_N2
\NCO_1MHz|Add97~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add97~18_combout\ = (\NCO_1MHz|temp13\(11) & (\NCO_1MHz|Add97~17\ & VCC)) # (!\NCO_1MHz|temp13\(11) & (!\NCO_1MHz|Add97~17\))
-- \NCO_1MHz|Add97~19\ = CARRY((!\NCO_1MHz|temp13\(11) & !\NCO_1MHz|Add97~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp13\(11),
	datad => VCC,
	cin => \NCO_1MHz|Add97~17\,
	combout => \NCO_1MHz|Add97~18_combout\,
	cout => \NCO_1MHz|Add97~19\);

-- Location: LCCOMB_X18_Y22_N4
\NCO_1MHz|Add97~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add97~20_combout\ = (\NCO_1MHz|temp13\(12) & ((GND) # (!\NCO_1MHz|Add97~19\))) # (!\NCO_1MHz|temp13\(12) & (\NCO_1MHz|Add97~19\ $ (GND)))
-- \NCO_1MHz|Add97~21\ = CARRY((\NCO_1MHz|temp13\(12)) # (!\NCO_1MHz|Add97~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp13\(12),
	datad => VCC,
	cin => \NCO_1MHz|Add97~19\,
	combout => \NCO_1MHz|Add97~20_combout\,
	cout => \NCO_1MHz|Add97~21\);

-- Location: LCCOMB_X18_Y22_N6
\NCO_1MHz|Add97~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add97~22_combout\ = (\NCO_1MHz|temp13\(13) & (\NCO_1MHz|Add97~21\ & VCC)) # (!\NCO_1MHz|temp13\(13) & (!\NCO_1MHz|Add97~21\))
-- \NCO_1MHz|Add97~23\ = CARRY((!\NCO_1MHz|temp13\(13) & !\NCO_1MHz|Add97~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp13\(13),
	datad => VCC,
	cin => \NCO_1MHz|Add97~21\,
	combout => \NCO_1MHz|Add97~22_combout\,
	cout => \NCO_1MHz|Add97~23\);

-- Location: LCCOMB_X18_Y22_N8
\NCO_1MHz|Add97~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add97~24_combout\ = (\NCO_1MHz|temp13\(14) & ((GND) # (!\NCO_1MHz|Add97~23\))) # (!\NCO_1MHz|temp13\(14) & (\NCO_1MHz|Add97~23\ $ (GND)))
-- \NCO_1MHz|Add97~25\ = CARRY((\NCO_1MHz|temp13\(14)) # (!\NCO_1MHz|Add97~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp13\(14),
	datad => VCC,
	cin => \NCO_1MHz|Add97~23\,
	combout => \NCO_1MHz|Add97~24_combout\,
	cout => \NCO_1MHz|Add97~25\);

-- Location: LCCOMB_X18_Y22_N10
\NCO_1MHz|Add97~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add97~26_combout\ = (\NCO_1MHz|temp13\(15) & (\NCO_1MHz|Add97~25\ & VCC)) # (!\NCO_1MHz|temp13\(15) & (!\NCO_1MHz|Add97~25\))
-- \NCO_1MHz|Add97~27\ = CARRY((!\NCO_1MHz|temp13\(15) & !\NCO_1MHz|Add97~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp13\(15),
	datad => VCC,
	cin => \NCO_1MHz|Add97~25\,
	combout => \NCO_1MHz|Add97~26_combout\,
	cout => \NCO_1MHz|Add97~27\);

-- Location: LCCOMB_X18_Y22_N12
\NCO_1MHz|Add97~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add97~28_combout\ = (\NCO_1MHz|temp13\(16) & ((GND) # (!\NCO_1MHz|Add97~27\))) # (!\NCO_1MHz|temp13\(16) & (\NCO_1MHz|Add97~27\ $ (GND)))
-- \NCO_1MHz|Add97~29\ = CARRY((\NCO_1MHz|temp13\(16)) # (!\NCO_1MHz|Add97~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp13\(16),
	datad => VCC,
	cin => \NCO_1MHz|Add97~27\,
	combout => \NCO_1MHz|Add97~28_combout\,
	cout => \NCO_1MHz|Add97~29\);

-- Location: LCCOMB_X18_Y22_N14
\NCO_1MHz|Add97~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add97~30_combout\ = (\NCO_1MHz|temp13\(17) & (\NCO_1MHz|Add97~29\ & VCC)) # (!\NCO_1MHz|temp13\(17) & (!\NCO_1MHz|Add97~29\))
-- \NCO_1MHz|Add97~31\ = CARRY((!\NCO_1MHz|temp13\(17) & !\NCO_1MHz|Add97~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp13\(17),
	datad => VCC,
	cin => \NCO_1MHz|Add97~29\,
	combout => \NCO_1MHz|Add97~30_combout\,
	cout => \NCO_1MHz|Add97~31\);

-- Location: LCCOMB_X18_Y22_N16
\NCO_1MHz|Add97~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add97~32_combout\ = \NCO_1MHz|Add97~31\ $ (\NCO_1MHz|temp13\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|temp13\(18),
	cin => \NCO_1MHz|Add97~31\,
	combout => \NCO_1MHz|Add97~32_combout\);

-- Location: LCCOMB_X20_Y22_N24
\NCO_1MHz|judge14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|judge14~1_combout\ = (!\NCO_1MHz|temp13\(18) & ((\NCO_1MHz|temp13\(17)) # (\NCO_1MHz|LessThan27~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp13\(17),
	datab => \NCO_1MHz|LessThan27~32_combout\,
	datad => \NCO_1MHz|temp13\(18),
	combout => \NCO_1MHz|judge14~1_combout\);

-- Location: FF_X19_Y22_N17
\NCO_1MHz|temp14[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp14[18]~52_combout\,
	asdata => \NCO_1MHz|Add97~32_combout\,
	sload => \NCO_1MHz|judge14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp14\(18));

-- Location: FF_X19_Y22_N15
\NCO_1MHz|temp14[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp14[17]~50_combout\,
	asdata => \NCO_1MHz|Add97~30_combout\,
	sload => \NCO_1MHz|judge14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp14\(17));

-- Location: FF_X19_Y22_N13
\NCO_1MHz|temp14[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp14[16]~48_combout\,
	asdata => \NCO_1MHz|Add97~28_combout\,
	sload => \NCO_1MHz|judge14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp14\(16));

-- Location: FF_X20_Y22_N3
\NCO_1MHz|phase14[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase13\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase14\(16));

-- Location: FF_X19_Y22_N11
\NCO_1MHz|temp14[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp14[15]~46_combout\,
	asdata => \NCO_1MHz|Add97~26_combout\,
	sload => \NCO_1MHz|judge14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp14\(15));

-- Location: FF_X18_Y22_N27
\NCO_1MHz|phase14[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase13\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase14\(15));

-- Location: FF_X19_Y22_N9
\NCO_1MHz|temp14[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp14[14]~44_combout\,
	asdata => \NCO_1MHz|Add97~24_combout\,
	sload => \NCO_1MHz|judge14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp14\(14));

-- Location: LCCOMB_X18_Y22_N20
\NCO_1MHz|phase14[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase14[14]~feeder_combout\ = \NCO_1MHz|phase13\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase13\(14),
	combout => \NCO_1MHz|phase14[14]~feeder_combout\);

-- Location: FF_X18_Y22_N21
\NCO_1MHz|phase14[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase14[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase14\(14));

-- Location: LCCOMB_X18_Y24_N22
\NCO_1MHz|phase14[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase14[13]~feeder_combout\ = \NCO_1MHz|phase13\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase13\(13),
	combout => \NCO_1MHz|phase14[13]~feeder_combout\);

-- Location: FF_X18_Y24_N23
\NCO_1MHz|phase14[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase14[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase14\(13));

-- Location: FF_X19_Y22_N7
\NCO_1MHz|temp14[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp14[13]~42_combout\,
	asdata => \NCO_1MHz|Add97~22_combout\,
	sload => \NCO_1MHz|judge14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp14\(13));

-- Location: FF_X19_Y24_N11
\NCO_1MHz|phase14[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase13\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase14\(12));

-- Location: FF_X19_Y22_N5
\NCO_1MHz|temp14[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp14[12]~40_combout\,
	asdata => \NCO_1MHz|Add97~20_combout\,
	sload => \NCO_1MHz|judge14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp14\(12));

-- Location: FF_X19_Y22_N3
\NCO_1MHz|temp14[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp14[11]~38_combout\,
	asdata => \NCO_1MHz|Add97~18_combout\,
	sload => \NCO_1MHz|judge14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp14\(11));

-- Location: FF_X19_Y24_N29
\NCO_1MHz|phase14[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase13\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase14\(11));

-- Location: LCCOMB_X19_Y22_N26
\NCO_1MHz|phase14[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase14[10]~feeder_combout\ = \NCO_1MHz|phase13\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase13\(10),
	combout => \NCO_1MHz|phase14[10]~feeder_combout\);

-- Location: FF_X19_Y22_N27
\NCO_1MHz|phase14[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase14[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase14\(10));

-- Location: FF_X19_Y22_N1
\NCO_1MHz|temp14[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp14[10]~36_combout\,
	asdata => \NCO_1MHz|Add97~16_combout\,
	sload => \NCO_1MHz|judge14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp14\(10));

-- Location: FF_X19_Y23_N31
\NCO_1MHz|temp14[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp14[9]~34_combout\,
	asdata => \NCO_1MHz|Add97~14_combout\,
	sload => \NCO_1MHz|judge14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp14\(9));

-- Location: FF_X19_Y24_N3
\NCO_1MHz|phase14[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase13\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase14\(9));

-- Location: LCCOMB_X19_Y22_N20
\NCO_1MHz|phase14[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase14[8]~feeder_combout\ = \NCO_1MHz|phase13\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase13\(8),
	combout => \NCO_1MHz|phase14[8]~feeder_combout\);

-- Location: FF_X19_Y22_N21
\NCO_1MHz|phase14[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase14[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase14\(8));

-- Location: FF_X19_Y23_N29
\NCO_1MHz|temp14[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp14[8]~32_combout\,
	asdata => \NCO_1MHz|Add97~12_combout\,
	sload => \NCO_1MHz|judge14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp14\(8));

-- Location: FF_X19_Y23_N27
\NCO_1MHz|temp14[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp14[7]~30_combout\,
	asdata => \NCO_1MHz|Add97~10_combout\,
	sload => \NCO_1MHz|judge14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp14\(7));

-- Location: LCCOMB_X18_Y23_N2
\NCO_1MHz|phase14[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase14[7]~feeder_combout\ = \NCO_1MHz|phase13\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase13\(7),
	combout => \NCO_1MHz|phase14[7]~feeder_combout\);

-- Location: FF_X18_Y23_N3
\NCO_1MHz|phase14[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase14[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase14\(7));

-- Location: FF_X19_Y24_N17
\NCO_1MHz|phase14[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase13\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase14\(6));

-- Location: FF_X19_Y23_N25
\NCO_1MHz|temp14[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp14[6]~28_combout\,
	asdata => \NCO_1MHz|Add97~8_combout\,
	sload => \NCO_1MHz|judge14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp14\(6));

-- Location: FF_X19_Y23_N23
\NCO_1MHz|temp14[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp14[5]~26_combout\,
	asdata => \NCO_1MHz|Add97~6_combout\,
	sload => \NCO_1MHz|judge14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp14\(5));

-- Location: FF_X19_Y24_N19
\NCO_1MHz|phase14[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase13\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase14\(5));

-- Location: FF_X19_Y24_N13
\NCO_1MHz|phase14[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase13\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase14\(4));

-- Location: FF_X19_Y23_N21
\NCO_1MHz|temp14[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp14[4]~24_combout\,
	asdata => \NCO_1MHz|Add97~4_combout\,
	sload => \NCO_1MHz|judge14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp14\(4));

-- Location: FF_X19_Y24_N7
\NCO_1MHz|phase14[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase13\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase14\(3));

-- Location: FF_X19_Y23_N19
\NCO_1MHz|temp14[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp14[3]~22_combout\,
	asdata => \NCO_1MHz|Add97~2_combout\,
	sload => \NCO_1MHz|judge14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp14\(3));

-- Location: LCCOMB_X19_Y23_N0
\NCO_1MHz|phase14[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase14[2]~feeder_combout\ = \NCO_1MHz|phase13\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NCO_1MHz|phase13\(2),
	combout => \NCO_1MHz|phase14[2]~feeder_combout\);

-- Location: FF_X19_Y23_N1
\NCO_1MHz|phase14[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase14[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase14\(2));

-- Location: LCCOMB_X19_Y23_N4
\NCO_1MHz|temp13[2]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp13[2]~_wirecell_combout\ = !\NCO_1MHz|temp13\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NCO_1MHz|temp13\(2),
	combout => \NCO_1MHz|temp13[2]~_wirecell_combout\);

-- Location: FF_X19_Y23_N17
\NCO_1MHz|temp14[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp14[2]~20_combout\,
	asdata => \NCO_1MHz|temp13[2]~_wirecell_combout\,
	sload => \NCO_1MHz|judge14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp14\(2));

-- Location: FF_X19_Y23_N15
\NCO_1MHz|temp14[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp14[1]~18_combout\,
	asdata => \NCO_1MHz|temp13\(1),
	sload => \NCO_1MHz|judge14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp14\(1));

-- Location: FF_X19_Y24_N15
\NCO_1MHz|phase14[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase13\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase14\(1));

-- Location: LCCOMB_X19_Y24_N0
\NCO_1MHz|LessThan29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan29~1_cout\ = CARRY((\NCO_1MHz|temp14\(1) & !\NCO_1MHz|phase14\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp14\(1),
	datab => \NCO_1MHz|phase14\(1),
	datad => VCC,
	cout => \NCO_1MHz|LessThan29~1_cout\);

-- Location: LCCOMB_X19_Y24_N2
\NCO_1MHz|LessThan29~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan29~3_cout\ = CARRY((\NCO_1MHz|phase14\(2) & ((!\NCO_1MHz|LessThan29~1_cout\) # (!\NCO_1MHz|temp14\(2)))) # (!\NCO_1MHz|phase14\(2) & (!\NCO_1MHz|temp14\(2) & !\NCO_1MHz|LessThan29~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase14\(2),
	datab => \NCO_1MHz|temp14\(2),
	datad => VCC,
	cin => \NCO_1MHz|LessThan29~1_cout\,
	cout => \NCO_1MHz|LessThan29~3_cout\);

-- Location: LCCOMB_X19_Y24_N4
\NCO_1MHz|LessThan29~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan29~5_cout\ = CARRY((\NCO_1MHz|phase14\(3) & (\NCO_1MHz|temp14\(3) & !\NCO_1MHz|LessThan29~3_cout\)) # (!\NCO_1MHz|phase14\(3) & ((\NCO_1MHz|temp14\(3)) # (!\NCO_1MHz|LessThan29~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase14\(3),
	datab => \NCO_1MHz|temp14\(3),
	datad => VCC,
	cin => \NCO_1MHz|LessThan29~3_cout\,
	cout => \NCO_1MHz|LessThan29~5_cout\);

-- Location: LCCOMB_X19_Y24_N6
\NCO_1MHz|LessThan29~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan29~7_cout\ = CARRY((\NCO_1MHz|phase14\(4) & ((!\NCO_1MHz|LessThan29~5_cout\) # (!\NCO_1MHz|temp14\(4)))) # (!\NCO_1MHz|phase14\(4) & (!\NCO_1MHz|temp14\(4) & !\NCO_1MHz|LessThan29~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase14\(4),
	datab => \NCO_1MHz|temp14\(4),
	datad => VCC,
	cin => \NCO_1MHz|LessThan29~5_cout\,
	cout => \NCO_1MHz|LessThan29~7_cout\);

-- Location: LCCOMB_X19_Y24_N8
\NCO_1MHz|LessThan29~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan29~9_cout\ = CARRY((\NCO_1MHz|temp14\(5) & ((!\NCO_1MHz|LessThan29~7_cout\) # (!\NCO_1MHz|phase14\(5)))) # (!\NCO_1MHz|temp14\(5) & (!\NCO_1MHz|phase14\(5) & !\NCO_1MHz|LessThan29~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp14\(5),
	datab => \NCO_1MHz|phase14\(5),
	datad => VCC,
	cin => \NCO_1MHz|LessThan29~7_cout\,
	cout => \NCO_1MHz|LessThan29~9_cout\);

-- Location: LCCOMB_X19_Y24_N10
\NCO_1MHz|LessThan29~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan29~11_cout\ = CARRY((\NCO_1MHz|phase14\(6) & ((!\NCO_1MHz|LessThan29~9_cout\) # (!\NCO_1MHz|temp14\(6)))) # (!\NCO_1MHz|phase14\(6) & (!\NCO_1MHz|temp14\(6) & !\NCO_1MHz|LessThan29~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase14\(6),
	datab => \NCO_1MHz|temp14\(6),
	datad => VCC,
	cin => \NCO_1MHz|LessThan29~9_cout\,
	cout => \NCO_1MHz|LessThan29~11_cout\);

-- Location: LCCOMB_X19_Y24_N12
\NCO_1MHz|LessThan29~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan29~13_cout\ = CARRY((\NCO_1MHz|temp14\(7) & ((!\NCO_1MHz|LessThan29~11_cout\) # (!\NCO_1MHz|phase14\(7)))) # (!\NCO_1MHz|temp14\(7) & (!\NCO_1MHz|phase14\(7) & !\NCO_1MHz|LessThan29~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp14\(7),
	datab => \NCO_1MHz|phase14\(7),
	datad => VCC,
	cin => \NCO_1MHz|LessThan29~11_cout\,
	cout => \NCO_1MHz|LessThan29~13_cout\);

-- Location: LCCOMB_X19_Y24_N14
\NCO_1MHz|LessThan29~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan29~15_cout\ = CARRY((\NCO_1MHz|phase14\(8) & ((!\NCO_1MHz|LessThan29~13_cout\) # (!\NCO_1MHz|temp14\(8)))) # (!\NCO_1MHz|phase14\(8) & (!\NCO_1MHz|temp14\(8) & !\NCO_1MHz|LessThan29~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase14\(8),
	datab => \NCO_1MHz|temp14\(8),
	datad => VCC,
	cin => \NCO_1MHz|LessThan29~13_cout\,
	cout => \NCO_1MHz|LessThan29~15_cout\);

-- Location: LCCOMB_X19_Y24_N16
\NCO_1MHz|LessThan29~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan29~17_cout\ = CARRY((\NCO_1MHz|temp14\(9) & ((!\NCO_1MHz|LessThan29~15_cout\) # (!\NCO_1MHz|phase14\(9)))) # (!\NCO_1MHz|temp14\(9) & (!\NCO_1MHz|phase14\(9) & !\NCO_1MHz|LessThan29~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp14\(9),
	datab => \NCO_1MHz|phase14\(9),
	datad => VCC,
	cin => \NCO_1MHz|LessThan29~15_cout\,
	cout => \NCO_1MHz|LessThan29~17_cout\);

-- Location: LCCOMB_X19_Y24_N18
\NCO_1MHz|LessThan29~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan29~19_cout\ = CARRY((\NCO_1MHz|phase14\(10) & ((!\NCO_1MHz|LessThan29~17_cout\) # (!\NCO_1MHz|temp14\(10)))) # (!\NCO_1MHz|phase14\(10) & (!\NCO_1MHz|temp14\(10) & !\NCO_1MHz|LessThan29~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase14\(10),
	datab => \NCO_1MHz|temp14\(10),
	datad => VCC,
	cin => \NCO_1MHz|LessThan29~17_cout\,
	cout => \NCO_1MHz|LessThan29~19_cout\);

-- Location: LCCOMB_X19_Y24_N20
\NCO_1MHz|LessThan29~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan29~21_cout\ = CARRY((\NCO_1MHz|temp14\(11) & ((!\NCO_1MHz|LessThan29~19_cout\) # (!\NCO_1MHz|phase14\(11)))) # (!\NCO_1MHz|temp14\(11) & (!\NCO_1MHz|phase14\(11) & !\NCO_1MHz|LessThan29~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp14\(11),
	datab => \NCO_1MHz|phase14\(11),
	datad => VCC,
	cin => \NCO_1MHz|LessThan29~19_cout\,
	cout => \NCO_1MHz|LessThan29~21_cout\);

-- Location: LCCOMB_X19_Y24_N22
\NCO_1MHz|LessThan29~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan29~23_cout\ = CARRY((\NCO_1MHz|phase14\(12) & ((!\NCO_1MHz|LessThan29~21_cout\) # (!\NCO_1MHz|temp14\(12)))) # (!\NCO_1MHz|phase14\(12) & (!\NCO_1MHz|temp14\(12) & !\NCO_1MHz|LessThan29~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase14\(12),
	datab => \NCO_1MHz|temp14\(12),
	datad => VCC,
	cin => \NCO_1MHz|LessThan29~21_cout\,
	cout => \NCO_1MHz|LessThan29~23_cout\);

-- Location: LCCOMB_X19_Y24_N24
\NCO_1MHz|LessThan29~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan29~25_cout\ = CARRY((\NCO_1MHz|phase14\(13) & (\NCO_1MHz|temp14\(13) & !\NCO_1MHz|LessThan29~23_cout\)) # (!\NCO_1MHz|phase14\(13) & ((\NCO_1MHz|temp14\(13)) # (!\NCO_1MHz|LessThan29~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase14\(13),
	datab => \NCO_1MHz|temp14\(13),
	datad => VCC,
	cin => \NCO_1MHz|LessThan29~23_cout\,
	cout => \NCO_1MHz|LessThan29~25_cout\);

-- Location: LCCOMB_X19_Y24_N26
\NCO_1MHz|LessThan29~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan29~27_cout\ = CARRY((\NCO_1MHz|temp14\(14) & (\NCO_1MHz|phase14\(14) & !\NCO_1MHz|LessThan29~25_cout\)) # (!\NCO_1MHz|temp14\(14) & ((\NCO_1MHz|phase14\(14)) # (!\NCO_1MHz|LessThan29~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp14\(14),
	datab => \NCO_1MHz|phase14\(14),
	datad => VCC,
	cin => \NCO_1MHz|LessThan29~25_cout\,
	cout => \NCO_1MHz|LessThan29~27_cout\);

-- Location: LCCOMB_X19_Y24_N28
\NCO_1MHz|LessThan29~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan29~29_cout\ = CARRY((\NCO_1MHz|temp14\(15) & ((!\NCO_1MHz|LessThan29~27_cout\) # (!\NCO_1MHz|phase14\(15)))) # (!\NCO_1MHz|temp14\(15) & (!\NCO_1MHz|phase14\(15) & !\NCO_1MHz|LessThan29~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp14\(15),
	datab => \NCO_1MHz|phase14\(15),
	datad => VCC,
	cin => \NCO_1MHz|LessThan29~27_cout\,
	cout => \NCO_1MHz|LessThan29~29_cout\);

-- Location: LCCOMB_X19_Y24_N30
\NCO_1MHz|LessThan29~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan29~30_combout\ = (\NCO_1MHz|temp14\(16) & ((\NCO_1MHz|LessThan29~29_cout\) # (!\NCO_1MHz|phase14\(16)))) # (!\NCO_1MHz|temp14\(16) & (\NCO_1MHz|LessThan29~29_cout\ & !\NCO_1MHz|phase14\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp14\(16),
	datad => \NCO_1MHz|phase14\(16),
	cin => \NCO_1MHz|LessThan29~29_cout\,
	combout => \NCO_1MHz|LessThan29~30_combout\);

-- Location: LCCOMB_X25_Y17_N18
\NCO_1MHz|x12[18]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x12[18]~57_combout\ = \NCO_1MHz|Add86~0_combout\ $ (\NCO_1MHz|x12[17]~56\ $ (!\NCO_1MHz|x11\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|Add86~0_combout\,
	datad => \NCO_1MHz|x11\(18),
	cin => \NCO_1MHz|x12[17]~56\,
	combout => \NCO_1MHz|x12[18]~57_combout\);

-- Location: FF_X25_Y17_N19
\NCO_1MHz|x12[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x12[18]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x12\(18));

-- Location: LCCOMB_X24_Y21_N18
\NCO_1MHz|x13[18]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x13[18]~57_combout\ = \NCO_1MHz|x12\(18) $ (\NCO_1MHz|x13[17]~56\ $ (!\NCO_1MHz|Add92~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x12\(18),
	datad => \NCO_1MHz|Add92~0_combout\,
	cin => \NCO_1MHz|x13[17]~56\,
	combout => \NCO_1MHz|x13[18]~57_combout\);

-- Location: FF_X24_Y21_N19
\NCO_1MHz|x13[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x13[18]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x13\(18));

-- Location: LCCOMB_X24_Y21_N28
\NCO_1MHz|Add93~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add93~0_combout\ = \NCO_1MHz|x12\(18) $ (((!\NCO_1MHz|temp12\(18) & ((\NCO_1MHz|temp12\(17)) # (\NCO_1MHz|LessThan25~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp12\(18),
	datab => \NCO_1MHz|temp12\(17),
	datac => \NCO_1MHz|x12\(18),
	datad => \NCO_1MHz|LessThan25~32_combout\,
	combout => \NCO_1MHz|Add93~0_combout\);

-- Location: FF_X26_Y18_N7
\NCO_1MHz|y12[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y12[12]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y12\(12));

-- Location: FF_X26_Y18_N5
\NCO_1MHz|y12[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y12[11]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y12\(11));

-- Location: FF_X26_Y18_N3
\NCO_1MHz|y12[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y12[10]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y12\(10));

-- Location: FF_X26_Y18_N1
\NCO_1MHz|y12[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y12[9]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y12\(9));

-- Location: FF_X26_Y19_N31
\NCO_1MHz|y12[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y12[8]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y12\(8));

-- Location: FF_X26_Y19_N29
\NCO_1MHz|y12[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y12[7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y12\(7));

-- Location: FF_X26_Y19_N27
\NCO_1MHz|y12[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y12[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y12\(6));

-- Location: FF_X26_Y19_N25
\NCO_1MHz|y12[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y12[5]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y12\(5));

-- Location: LCCOMB_X25_Y21_N0
\NCO_1MHz|Add93~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add93~1_combout\ = \NCO_1MHz|x12\(17) $ (((!\NCO_1MHz|temp12\(18) & ((\NCO_1MHz|temp12\(17)) # (\NCO_1MHz|LessThan25~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x12\(17),
	datab => \NCO_1MHz|temp12\(18),
	datac => \NCO_1MHz|temp12\(17),
	datad => \NCO_1MHz|LessThan25~32_combout\,
	combout => \NCO_1MHz|Add93~1_combout\);

-- Location: FF_X26_Y19_N23
\NCO_1MHz|y12[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y12[4]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y12\(4));

-- Location: LCCOMB_X25_Y21_N22
\NCO_1MHz|y13[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y13[4]~29_combout\ = (\NCO_1MHz|Add93~1_combout\ & ((\NCO_1MHz|y12\(4) & (\NCO_1MHz|y13[3]~28\ & VCC)) # (!\NCO_1MHz|y12\(4) & (!\NCO_1MHz|y13[3]~28\)))) # (!\NCO_1MHz|Add93~1_combout\ & ((\NCO_1MHz|y12\(4) & (!\NCO_1MHz|y13[3]~28\)) # 
-- (!\NCO_1MHz|y12\(4) & ((\NCO_1MHz|y13[3]~28\) # (GND)))))
-- \NCO_1MHz|y13[4]~30\ = CARRY((\NCO_1MHz|Add93~1_combout\ & (!\NCO_1MHz|y12\(4) & !\NCO_1MHz|y13[3]~28\)) # (!\NCO_1MHz|Add93~1_combout\ & ((!\NCO_1MHz|y13[3]~28\) # (!\NCO_1MHz|y12\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add93~1_combout\,
	datab => \NCO_1MHz|y12\(4),
	datad => VCC,
	cin => \NCO_1MHz|y13[3]~28\,
	combout => \NCO_1MHz|y13[4]~29_combout\,
	cout => \NCO_1MHz|y13[4]~30\);

-- Location: LCCOMB_X25_Y21_N24
\NCO_1MHz|y13[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y13[5]~31_combout\ = ((\NCO_1MHz|y12\(5) $ (\NCO_1MHz|Add93~0_combout\ $ (!\NCO_1MHz|y13[4]~30\)))) # (GND)
-- \NCO_1MHz|y13[5]~32\ = CARRY((\NCO_1MHz|y12\(5) & ((\NCO_1MHz|Add93~0_combout\) # (!\NCO_1MHz|y13[4]~30\))) # (!\NCO_1MHz|y12\(5) & (\NCO_1MHz|Add93~0_combout\ & !\NCO_1MHz|y13[4]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y12\(5),
	datab => \NCO_1MHz|Add93~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y13[4]~30\,
	combout => \NCO_1MHz|y13[5]~31_combout\,
	cout => \NCO_1MHz|y13[5]~32\);

-- Location: LCCOMB_X25_Y21_N26
\NCO_1MHz|y13[6]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y13[6]~33_combout\ = (\NCO_1MHz|Add93~0_combout\ & ((\NCO_1MHz|y12\(6) & (\NCO_1MHz|y13[5]~32\ & VCC)) # (!\NCO_1MHz|y12\(6) & (!\NCO_1MHz|y13[5]~32\)))) # (!\NCO_1MHz|Add93~0_combout\ & ((\NCO_1MHz|y12\(6) & (!\NCO_1MHz|y13[5]~32\)) # 
-- (!\NCO_1MHz|y12\(6) & ((\NCO_1MHz|y13[5]~32\) # (GND)))))
-- \NCO_1MHz|y13[6]~34\ = CARRY((\NCO_1MHz|Add93~0_combout\ & (!\NCO_1MHz|y12\(6) & !\NCO_1MHz|y13[5]~32\)) # (!\NCO_1MHz|Add93~0_combout\ & ((!\NCO_1MHz|y13[5]~32\) # (!\NCO_1MHz|y12\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add93~0_combout\,
	datab => \NCO_1MHz|y12\(6),
	datad => VCC,
	cin => \NCO_1MHz|y13[5]~32\,
	combout => \NCO_1MHz|y13[6]~33_combout\,
	cout => \NCO_1MHz|y13[6]~34\);

-- Location: LCCOMB_X25_Y21_N28
\NCO_1MHz|y13[7]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y13[7]~35_combout\ = ((\NCO_1MHz|y12\(7) $ (\NCO_1MHz|Add93~0_combout\ $ (!\NCO_1MHz|y13[6]~34\)))) # (GND)
-- \NCO_1MHz|y13[7]~36\ = CARRY((\NCO_1MHz|y12\(7) & ((\NCO_1MHz|Add93~0_combout\) # (!\NCO_1MHz|y13[6]~34\))) # (!\NCO_1MHz|y12\(7) & (\NCO_1MHz|Add93~0_combout\ & !\NCO_1MHz|y13[6]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y12\(7),
	datab => \NCO_1MHz|Add93~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y13[6]~34\,
	combout => \NCO_1MHz|y13[7]~35_combout\,
	cout => \NCO_1MHz|y13[7]~36\);

-- Location: LCCOMB_X25_Y21_N30
\NCO_1MHz|y13[8]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y13[8]~37_combout\ = (\NCO_1MHz|y12\(8) & ((\NCO_1MHz|Add93~0_combout\ & (\NCO_1MHz|y13[7]~36\ & VCC)) # (!\NCO_1MHz|Add93~0_combout\ & (!\NCO_1MHz|y13[7]~36\)))) # (!\NCO_1MHz|y12\(8) & ((\NCO_1MHz|Add93~0_combout\ & (!\NCO_1MHz|y13[7]~36\)) # 
-- (!\NCO_1MHz|Add93~0_combout\ & ((\NCO_1MHz|y13[7]~36\) # (GND)))))
-- \NCO_1MHz|y13[8]~38\ = CARRY((\NCO_1MHz|y12\(8) & (!\NCO_1MHz|Add93~0_combout\ & !\NCO_1MHz|y13[7]~36\)) # (!\NCO_1MHz|y12\(8) & ((!\NCO_1MHz|y13[7]~36\) # (!\NCO_1MHz|Add93~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y12\(8),
	datab => \NCO_1MHz|Add93~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y13[7]~36\,
	combout => \NCO_1MHz|y13[8]~37_combout\,
	cout => \NCO_1MHz|y13[8]~38\);

-- Location: LCCOMB_X25_Y20_N0
\NCO_1MHz|y13[9]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y13[9]~39_combout\ = ((\NCO_1MHz|Add93~0_combout\ $ (\NCO_1MHz|y12\(9) $ (!\NCO_1MHz|y13[8]~38\)))) # (GND)
-- \NCO_1MHz|y13[9]~40\ = CARRY((\NCO_1MHz|Add93~0_combout\ & ((\NCO_1MHz|y12\(9)) # (!\NCO_1MHz|y13[8]~38\))) # (!\NCO_1MHz|Add93~0_combout\ & (\NCO_1MHz|y12\(9) & !\NCO_1MHz|y13[8]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add93~0_combout\,
	datab => \NCO_1MHz|y12\(9),
	datad => VCC,
	cin => \NCO_1MHz|y13[8]~38\,
	combout => \NCO_1MHz|y13[9]~39_combout\,
	cout => \NCO_1MHz|y13[9]~40\);

-- Location: LCCOMB_X25_Y20_N2
\NCO_1MHz|y13[10]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y13[10]~41_combout\ = (\NCO_1MHz|Add93~0_combout\ & ((\NCO_1MHz|y12\(10) & (\NCO_1MHz|y13[9]~40\ & VCC)) # (!\NCO_1MHz|y12\(10) & (!\NCO_1MHz|y13[9]~40\)))) # (!\NCO_1MHz|Add93~0_combout\ & ((\NCO_1MHz|y12\(10) & (!\NCO_1MHz|y13[9]~40\)) # 
-- (!\NCO_1MHz|y12\(10) & ((\NCO_1MHz|y13[9]~40\) # (GND)))))
-- \NCO_1MHz|y13[10]~42\ = CARRY((\NCO_1MHz|Add93~0_combout\ & (!\NCO_1MHz|y12\(10) & !\NCO_1MHz|y13[9]~40\)) # (!\NCO_1MHz|Add93~0_combout\ & ((!\NCO_1MHz|y13[9]~40\) # (!\NCO_1MHz|y12\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add93~0_combout\,
	datab => \NCO_1MHz|y12\(10),
	datad => VCC,
	cin => \NCO_1MHz|y13[9]~40\,
	combout => \NCO_1MHz|y13[10]~41_combout\,
	cout => \NCO_1MHz|y13[10]~42\);

-- Location: LCCOMB_X25_Y20_N4
\NCO_1MHz|y13[11]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y13[11]~43_combout\ = ((\NCO_1MHz|Add93~0_combout\ $ (\NCO_1MHz|y12\(11) $ (!\NCO_1MHz|y13[10]~42\)))) # (GND)
-- \NCO_1MHz|y13[11]~44\ = CARRY((\NCO_1MHz|Add93~0_combout\ & ((\NCO_1MHz|y12\(11)) # (!\NCO_1MHz|y13[10]~42\))) # (!\NCO_1MHz|Add93~0_combout\ & (\NCO_1MHz|y12\(11) & !\NCO_1MHz|y13[10]~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add93~0_combout\,
	datab => \NCO_1MHz|y12\(11),
	datad => VCC,
	cin => \NCO_1MHz|y13[10]~42\,
	combout => \NCO_1MHz|y13[11]~43_combout\,
	cout => \NCO_1MHz|y13[11]~44\);

-- Location: LCCOMB_X25_Y20_N6
\NCO_1MHz|y13[12]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y13[12]~45_combout\ = (\NCO_1MHz|Add93~0_combout\ & ((\NCO_1MHz|y12\(12) & (\NCO_1MHz|y13[11]~44\ & VCC)) # (!\NCO_1MHz|y12\(12) & (!\NCO_1MHz|y13[11]~44\)))) # (!\NCO_1MHz|Add93~0_combout\ & ((\NCO_1MHz|y12\(12) & (!\NCO_1MHz|y13[11]~44\)) # 
-- (!\NCO_1MHz|y12\(12) & ((\NCO_1MHz|y13[11]~44\) # (GND)))))
-- \NCO_1MHz|y13[12]~46\ = CARRY((\NCO_1MHz|Add93~0_combout\ & (!\NCO_1MHz|y12\(12) & !\NCO_1MHz|y13[11]~44\)) # (!\NCO_1MHz|Add93~0_combout\ & ((!\NCO_1MHz|y13[11]~44\) # (!\NCO_1MHz|y12\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add93~0_combout\,
	datab => \NCO_1MHz|y12\(12),
	datad => VCC,
	cin => \NCO_1MHz|y13[11]~44\,
	combout => \NCO_1MHz|y13[12]~45_combout\,
	cout => \NCO_1MHz|y13[12]~46\);

-- Location: LCCOMB_X25_Y20_N8
\NCO_1MHz|y13[13]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y13[13]~47_combout\ = ((\NCO_1MHz|y12\(13) $ (\NCO_1MHz|Add93~0_combout\ $ (!\NCO_1MHz|y13[12]~46\)))) # (GND)
-- \NCO_1MHz|y13[13]~48\ = CARRY((\NCO_1MHz|y12\(13) & ((\NCO_1MHz|Add93~0_combout\) # (!\NCO_1MHz|y13[12]~46\))) # (!\NCO_1MHz|y12\(13) & (\NCO_1MHz|Add93~0_combout\ & !\NCO_1MHz|y13[12]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y12\(13),
	datab => \NCO_1MHz|Add93~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y13[12]~46\,
	combout => \NCO_1MHz|y13[13]~47_combout\,
	cout => \NCO_1MHz|y13[13]~48\);

-- Location: LCCOMB_X25_Y20_N10
\NCO_1MHz|y13[14]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y13[14]~49_combout\ = (\NCO_1MHz|Add93~0_combout\ & ((\NCO_1MHz|y12\(14) & (\NCO_1MHz|y13[13]~48\ & VCC)) # (!\NCO_1MHz|y12\(14) & (!\NCO_1MHz|y13[13]~48\)))) # (!\NCO_1MHz|Add93~0_combout\ & ((\NCO_1MHz|y12\(14) & (!\NCO_1MHz|y13[13]~48\)) # 
-- (!\NCO_1MHz|y12\(14) & ((\NCO_1MHz|y13[13]~48\) # (GND)))))
-- \NCO_1MHz|y13[14]~50\ = CARRY((\NCO_1MHz|Add93~0_combout\ & (!\NCO_1MHz|y12\(14) & !\NCO_1MHz|y13[13]~48\)) # (!\NCO_1MHz|Add93~0_combout\ & ((!\NCO_1MHz|y13[13]~48\) # (!\NCO_1MHz|y12\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add93~0_combout\,
	datab => \NCO_1MHz|y12\(14),
	datad => VCC,
	cin => \NCO_1MHz|y13[13]~48\,
	combout => \NCO_1MHz|y13[14]~49_combout\,
	cout => \NCO_1MHz|y13[14]~50\);

-- Location: LCCOMB_X25_Y20_N12
\NCO_1MHz|y13[15]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y13[15]~51_combout\ = ((\NCO_1MHz|Add93~0_combout\ $ (\NCO_1MHz|y12\(15) $ (!\NCO_1MHz|y13[14]~50\)))) # (GND)
-- \NCO_1MHz|y13[15]~52\ = CARRY((\NCO_1MHz|Add93~0_combout\ & ((\NCO_1MHz|y12\(15)) # (!\NCO_1MHz|y13[14]~50\))) # (!\NCO_1MHz|Add93~0_combout\ & (\NCO_1MHz|y12\(15) & !\NCO_1MHz|y13[14]~50\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add93~0_combout\,
	datab => \NCO_1MHz|y12\(15),
	datad => VCC,
	cin => \NCO_1MHz|y13[14]~50\,
	combout => \NCO_1MHz|y13[15]~51_combout\,
	cout => \NCO_1MHz|y13[15]~52\);

-- Location: LCCOMB_X25_Y20_N14
\NCO_1MHz|y13[16]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y13[16]~53_combout\ = (\NCO_1MHz|Add93~0_combout\ & ((\NCO_1MHz|y12\(16) & (\NCO_1MHz|y13[15]~52\ & VCC)) # (!\NCO_1MHz|y12\(16) & (!\NCO_1MHz|y13[15]~52\)))) # (!\NCO_1MHz|Add93~0_combout\ & ((\NCO_1MHz|y12\(16) & (!\NCO_1MHz|y13[15]~52\)) # 
-- (!\NCO_1MHz|y12\(16) & ((\NCO_1MHz|y13[15]~52\) # (GND)))))
-- \NCO_1MHz|y13[16]~54\ = CARRY((\NCO_1MHz|Add93~0_combout\ & (!\NCO_1MHz|y12\(16) & !\NCO_1MHz|y13[15]~52\)) # (!\NCO_1MHz|Add93~0_combout\ & ((!\NCO_1MHz|y13[15]~52\) # (!\NCO_1MHz|y12\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add93~0_combout\,
	datab => \NCO_1MHz|y12\(16),
	datad => VCC,
	cin => \NCO_1MHz|y13[15]~52\,
	combout => \NCO_1MHz|y13[16]~53_combout\,
	cout => \NCO_1MHz|y13[16]~54\);

-- Location: LCCOMB_X25_Y20_N16
\NCO_1MHz|y13[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y13[17]~55_combout\ = ((\NCO_1MHz|Add93~0_combout\ $ (\NCO_1MHz|y12\(17) $ (!\NCO_1MHz|y13[16]~54\)))) # (GND)
-- \NCO_1MHz|y13[17]~56\ = CARRY((\NCO_1MHz|Add93~0_combout\ & ((\NCO_1MHz|y12\(17)) # (!\NCO_1MHz|y13[16]~54\))) # (!\NCO_1MHz|Add93~0_combout\ & (\NCO_1MHz|y12\(17) & !\NCO_1MHz|y13[16]~54\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add93~0_combout\,
	datab => \NCO_1MHz|y12\(17),
	datad => VCC,
	cin => \NCO_1MHz|y13[16]~54\,
	combout => \NCO_1MHz|y13[17]~55_combout\,
	cout => \NCO_1MHz|y13[17]~56\);

-- Location: LCCOMB_X25_Y20_N18
\NCO_1MHz|y13[18]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y13[18]~57_combout\ = \NCO_1MHz|Add93~0_combout\ $ (\NCO_1MHz|y12\(18) $ (\NCO_1MHz|y13[17]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add93~0_combout\,
	datab => \NCO_1MHz|y12\(18),
	cin => \NCO_1MHz|y13[17]~56\,
	combout => \NCO_1MHz|y13[18]~57_combout\);

-- Location: FF_X25_Y20_N19
\NCO_1MHz|y13[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y13[18]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y13\(18));

-- Location: LCCOMB_X24_Y26_N8
\NCO_1MHz|Add98~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add98~0_combout\ = \NCO_1MHz|y13\(18) $ (((!\NCO_1MHz|temp13\(18) & ((\NCO_1MHz|LessThan27~32_combout\) # (\NCO_1MHz|temp13\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp13\(18),
	datab => \NCO_1MHz|y13\(18),
	datac => \NCO_1MHz|LessThan27~32_combout\,
	datad => \NCO_1MHz|temp13\(17),
	combout => \NCO_1MHz|Add98~0_combout\);

-- Location: FF_X24_Y21_N9
\NCO_1MHz|x13[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x13[13]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x13\(13));

-- Location: FF_X24_Y21_N7
\NCO_1MHz|x13[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x13[12]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x13\(12));

-- Location: FF_X24_Y21_N5
\NCO_1MHz|x13[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x13[11]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x13\(11));

-- Location: FF_X24_Y21_N3
\NCO_1MHz|x13[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x13[10]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x13\(10));

-- Location: FF_X24_Y21_N1
\NCO_1MHz|x13[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x13[9]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x13\(9));

-- Location: FF_X24_Y22_N31
\NCO_1MHz|x13[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x13[8]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x13\(8));

-- Location: FF_X24_Y22_N29
\NCO_1MHz|x13[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x13[7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x13\(7));

-- Location: FF_X24_Y22_N27
\NCO_1MHz|x13[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x13[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x13\(6));

-- Location: FF_X24_Y22_N25
\NCO_1MHz|x13[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x13[5]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x13\(5));

-- Location: FF_X24_Y22_N23
\NCO_1MHz|x13[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x13[4]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x13\(4));

-- Location: FF_X25_Y20_N17
\NCO_1MHz|y13[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y13[17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y13\(17));

-- Location: LCCOMB_X24_Y26_N10
\NCO_1MHz|Add98~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add98~1_combout\ = \NCO_1MHz|y13\(17) $ (((!\NCO_1MHz|temp13\(18) & ((\NCO_1MHz|LessThan27~32_combout\) # (\NCO_1MHz|temp13\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp13\(18),
	datab => \NCO_1MHz|y13\(17),
	datac => \NCO_1MHz|LessThan27~32_combout\,
	datad => \NCO_1MHz|temp13\(17),
	combout => \NCO_1MHz|Add98~1_combout\);

-- Location: FF_X24_Y22_N21
\NCO_1MHz|x13[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x13[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x13\(3));

-- Location: FF_X24_Y22_N19
\NCO_1MHz|x13[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x13[2]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x13\(2));

-- Location: FF_X25_Y20_N15
\NCO_1MHz|y13[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y13[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y13\(16));

-- Location: LCCOMB_X24_Y26_N4
\NCO_1MHz|Add98~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add98~2_combout\ = \NCO_1MHz|y13\(16) $ (((!\NCO_1MHz|temp13\(18) & ((\NCO_1MHz|LessThan27~32_combout\) # (\NCO_1MHz|temp13\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan27~32_combout\,
	datab => \NCO_1MHz|y13\(16),
	datac => \NCO_1MHz|temp13\(18),
	datad => \NCO_1MHz|temp13\(17),
	combout => \NCO_1MHz|Add98~2_combout\);

-- Location: FF_X25_Y20_N13
\NCO_1MHz|y13[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y13[15]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y13\(15));

-- Location: LCCOMB_X24_Y26_N6
\NCO_1MHz|Add98~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add98~3_combout\ = \NCO_1MHz|y13\(15) $ (((!\NCO_1MHz|temp13\(18) & ((\NCO_1MHz|LessThan27~32_combout\) # (\NCO_1MHz|temp13\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp13\(18),
	datab => \NCO_1MHz|y13\(15),
	datac => \NCO_1MHz|LessThan27~32_combout\,
	datad => \NCO_1MHz|temp13\(17),
	combout => \NCO_1MHz|Add98~3_combout\);

-- Location: FF_X24_Y22_N17
\NCO_1MHz|x13[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x13[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x13\(1));

-- Location: FF_X24_Y22_N15
\NCO_1MHz|x13[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x13[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x13\(0));

-- Location: FF_X25_Y20_N11
\NCO_1MHz|y13[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y13[14]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y13\(14));

-- Location: LCCOMB_X24_Y26_N0
\NCO_1MHz|Add98~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add98~4_combout\ = \NCO_1MHz|y13\(14) $ (((!\NCO_1MHz|temp13\(18) & ((\NCO_1MHz|LessThan27~32_combout\) # (\NCO_1MHz|temp13\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan27~32_combout\,
	datab => \NCO_1MHz|temp13\(17),
	datac => \NCO_1MHz|temp13\(18),
	datad => \NCO_1MHz|y13\(14),
	combout => \NCO_1MHz|Add98~4_combout\);

-- Location: LCCOMB_X24_Y26_N12
\NCO_1MHz|x14[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x14[0]~20_cout\ = CARRY((\NCO_1MHz|temp13\(18)) # (!\NCO_1MHz|judge14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp13\(18),
	datab => \NCO_1MHz|judge14~0_combout\,
	datad => VCC,
	cout => \NCO_1MHz|x14[0]~20_cout\);

-- Location: LCCOMB_X24_Y26_N14
\NCO_1MHz|x14[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x14[0]~21_combout\ = (\NCO_1MHz|x13\(0) & ((\NCO_1MHz|Add98~4_combout\ & (!\NCO_1MHz|x14[0]~20_cout\)) # (!\NCO_1MHz|Add98~4_combout\ & (\NCO_1MHz|x14[0]~20_cout\ & VCC)))) # (!\NCO_1MHz|x13\(0) & ((\NCO_1MHz|Add98~4_combout\ & 
-- ((\NCO_1MHz|x14[0]~20_cout\) # (GND))) # (!\NCO_1MHz|Add98~4_combout\ & (!\NCO_1MHz|x14[0]~20_cout\))))
-- \NCO_1MHz|x14[0]~22\ = CARRY((\NCO_1MHz|x13\(0) & (\NCO_1MHz|Add98~4_combout\ & !\NCO_1MHz|x14[0]~20_cout\)) # (!\NCO_1MHz|x13\(0) & ((\NCO_1MHz|Add98~4_combout\) # (!\NCO_1MHz|x14[0]~20_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x13\(0),
	datab => \NCO_1MHz|Add98~4_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x14[0]~20_cout\,
	combout => \NCO_1MHz|x14[0]~21_combout\,
	cout => \NCO_1MHz|x14[0]~22\);

-- Location: LCCOMB_X24_Y26_N16
\NCO_1MHz|x14[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x14[1]~23_combout\ = ((\NCO_1MHz|Add98~3_combout\ $ (\NCO_1MHz|x13\(1) $ (\NCO_1MHz|x14[0]~22\)))) # (GND)
-- \NCO_1MHz|x14[1]~24\ = CARRY((\NCO_1MHz|Add98~3_combout\ & (\NCO_1MHz|x13\(1) & !\NCO_1MHz|x14[0]~22\)) # (!\NCO_1MHz|Add98~3_combout\ & ((\NCO_1MHz|x13\(1)) # (!\NCO_1MHz|x14[0]~22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add98~3_combout\,
	datab => \NCO_1MHz|x13\(1),
	datad => VCC,
	cin => \NCO_1MHz|x14[0]~22\,
	combout => \NCO_1MHz|x14[1]~23_combout\,
	cout => \NCO_1MHz|x14[1]~24\);

-- Location: LCCOMB_X24_Y26_N18
\NCO_1MHz|x14[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x14[2]~25_combout\ = (\NCO_1MHz|x13\(2) & ((\NCO_1MHz|Add98~2_combout\ & (!\NCO_1MHz|x14[1]~24\)) # (!\NCO_1MHz|Add98~2_combout\ & (\NCO_1MHz|x14[1]~24\ & VCC)))) # (!\NCO_1MHz|x13\(2) & ((\NCO_1MHz|Add98~2_combout\ & ((\NCO_1MHz|x14[1]~24\) # 
-- (GND))) # (!\NCO_1MHz|Add98~2_combout\ & (!\NCO_1MHz|x14[1]~24\))))
-- \NCO_1MHz|x14[2]~26\ = CARRY((\NCO_1MHz|x13\(2) & (\NCO_1MHz|Add98~2_combout\ & !\NCO_1MHz|x14[1]~24\)) # (!\NCO_1MHz|x13\(2) & ((\NCO_1MHz|Add98~2_combout\) # (!\NCO_1MHz|x14[1]~24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x13\(2),
	datab => \NCO_1MHz|Add98~2_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x14[1]~24\,
	combout => \NCO_1MHz|x14[2]~25_combout\,
	cout => \NCO_1MHz|x14[2]~26\);

-- Location: LCCOMB_X24_Y26_N20
\NCO_1MHz|x14[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x14[3]~27_combout\ = ((\NCO_1MHz|Add98~1_combout\ $ (\NCO_1MHz|x13\(3) $ (\NCO_1MHz|x14[2]~26\)))) # (GND)
-- \NCO_1MHz|x14[3]~28\ = CARRY((\NCO_1MHz|Add98~1_combout\ & (\NCO_1MHz|x13\(3) & !\NCO_1MHz|x14[2]~26\)) # (!\NCO_1MHz|Add98~1_combout\ & ((\NCO_1MHz|x13\(3)) # (!\NCO_1MHz|x14[2]~26\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add98~1_combout\,
	datab => \NCO_1MHz|x13\(3),
	datad => VCC,
	cin => \NCO_1MHz|x14[2]~26\,
	combout => \NCO_1MHz|x14[3]~27_combout\,
	cout => \NCO_1MHz|x14[3]~28\);

-- Location: LCCOMB_X24_Y26_N22
\NCO_1MHz|x14[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x14[4]~29_combout\ = (\NCO_1MHz|x13\(4) & ((\NCO_1MHz|Add98~0_combout\ & (!\NCO_1MHz|x14[3]~28\)) # (!\NCO_1MHz|Add98~0_combout\ & (\NCO_1MHz|x14[3]~28\ & VCC)))) # (!\NCO_1MHz|x13\(4) & ((\NCO_1MHz|Add98~0_combout\ & ((\NCO_1MHz|x14[3]~28\) # 
-- (GND))) # (!\NCO_1MHz|Add98~0_combout\ & (!\NCO_1MHz|x14[3]~28\))))
-- \NCO_1MHz|x14[4]~30\ = CARRY((\NCO_1MHz|x13\(4) & (\NCO_1MHz|Add98~0_combout\ & !\NCO_1MHz|x14[3]~28\)) # (!\NCO_1MHz|x13\(4) & ((\NCO_1MHz|Add98~0_combout\) # (!\NCO_1MHz|x14[3]~28\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x13\(4),
	datab => \NCO_1MHz|Add98~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x14[3]~28\,
	combout => \NCO_1MHz|x14[4]~29_combout\,
	cout => \NCO_1MHz|x14[4]~30\);

-- Location: LCCOMB_X24_Y26_N24
\NCO_1MHz|x14[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x14[5]~31_combout\ = ((\NCO_1MHz|Add98~0_combout\ $ (\NCO_1MHz|x13\(5) $ (\NCO_1MHz|x14[4]~30\)))) # (GND)
-- \NCO_1MHz|x14[5]~32\ = CARRY((\NCO_1MHz|Add98~0_combout\ & (\NCO_1MHz|x13\(5) & !\NCO_1MHz|x14[4]~30\)) # (!\NCO_1MHz|Add98~0_combout\ & ((\NCO_1MHz|x13\(5)) # (!\NCO_1MHz|x14[4]~30\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add98~0_combout\,
	datab => \NCO_1MHz|x13\(5),
	datad => VCC,
	cin => \NCO_1MHz|x14[4]~30\,
	combout => \NCO_1MHz|x14[5]~31_combout\,
	cout => \NCO_1MHz|x14[5]~32\);

-- Location: LCCOMB_X24_Y26_N26
\NCO_1MHz|x14[6]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x14[6]~33_combout\ = (\NCO_1MHz|x13\(6) & ((\NCO_1MHz|Add98~0_combout\ & (!\NCO_1MHz|x14[5]~32\)) # (!\NCO_1MHz|Add98~0_combout\ & (\NCO_1MHz|x14[5]~32\ & VCC)))) # (!\NCO_1MHz|x13\(6) & ((\NCO_1MHz|Add98~0_combout\ & ((\NCO_1MHz|x14[5]~32\) # 
-- (GND))) # (!\NCO_1MHz|Add98~0_combout\ & (!\NCO_1MHz|x14[5]~32\))))
-- \NCO_1MHz|x14[6]~34\ = CARRY((\NCO_1MHz|x13\(6) & (\NCO_1MHz|Add98~0_combout\ & !\NCO_1MHz|x14[5]~32\)) # (!\NCO_1MHz|x13\(6) & ((\NCO_1MHz|Add98~0_combout\) # (!\NCO_1MHz|x14[5]~32\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x13\(6),
	datab => \NCO_1MHz|Add98~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x14[5]~32\,
	combout => \NCO_1MHz|x14[6]~33_combout\,
	cout => \NCO_1MHz|x14[6]~34\);

-- Location: LCCOMB_X24_Y26_N28
\NCO_1MHz|x14[7]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x14[7]~35_combout\ = ((\NCO_1MHz|x13\(7) $ (\NCO_1MHz|Add98~0_combout\ $ (\NCO_1MHz|x14[6]~34\)))) # (GND)
-- \NCO_1MHz|x14[7]~36\ = CARRY((\NCO_1MHz|x13\(7) & ((!\NCO_1MHz|x14[6]~34\) # (!\NCO_1MHz|Add98~0_combout\))) # (!\NCO_1MHz|x13\(7) & (!\NCO_1MHz|Add98~0_combout\ & !\NCO_1MHz|x14[6]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x13\(7),
	datab => \NCO_1MHz|Add98~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x14[6]~34\,
	combout => \NCO_1MHz|x14[7]~35_combout\,
	cout => \NCO_1MHz|x14[7]~36\);

-- Location: LCCOMB_X24_Y26_N30
\NCO_1MHz|x14[8]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x14[8]~37_combout\ = (\NCO_1MHz|Add98~0_combout\ & ((\NCO_1MHz|x13\(8) & (!\NCO_1MHz|x14[7]~36\)) # (!\NCO_1MHz|x13\(8) & ((\NCO_1MHz|x14[7]~36\) # (GND))))) # (!\NCO_1MHz|Add98~0_combout\ & ((\NCO_1MHz|x13\(8) & (\NCO_1MHz|x14[7]~36\ & VCC)) # 
-- (!\NCO_1MHz|x13\(8) & (!\NCO_1MHz|x14[7]~36\))))
-- \NCO_1MHz|x14[8]~38\ = CARRY((\NCO_1MHz|Add98~0_combout\ & ((!\NCO_1MHz|x14[7]~36\) # (!\NCO_1MHz|x13\(8)))) # (!\NCO_1MHz|Add98~0_combout\ & (!\NCO_1MHz|x13\(8) & !\NCO_1MHz|x14[7]~36\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add98~0_combout\,
	datab => \NCO_1MHz|x13\(8),
	datad => VCC,
	cin => \NCO_1MHz|x14[7]~36\,
	combout => \NCO_1MHz|x14[8]~37_combout\,
	cout => \NCO_1MHz|x14[8]~38\);

-- Location: LCCOMB_X24_Y25_N0
\NCO_1MHz|x14[9]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x14[9]~39_combout\ = ((\NCO_1MHz|x13\(9) $ (\NCO_1MHz|Add98~0_combout\ $ (\NCO_1MHz|x14[8]~38\)))) # (GND)
-- \NCO_1MHz|x14[9]~40\ = CARRY((\NCO_1MHz|x13\(9) & ((!\NCO_1MHz|x14[8]~38\) # (!\NCO_1MHz|Add98~0_combout\))) # (!\NCO_1MHz|x13\(9) & (!\NCO_1MHz|Add98~0_combout\ & !\NCO_1MHz|x14[8]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x13\(9),
	datab => \NCO_1MHz|Add98~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x14[8]~38\,
	combout => \NCO_1MHz|x14[9]~39_combout\,
	cout => \NCO_1MHz|x14[9]~40\);

-- Location: LCCOMB_X24_Y25_N2
\NCO_1MHz|x14[10]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x14[10]~41_combout\ = (\NCO_1MHz|x13\(10) & ((\NCO_1MHz|Add98~0_combout\ & (!\NCO_1MHz|x14[9]~40\)) # (!\NCO_1MHz|Add98~0_combout\ & (\NCO_1MHz|x14[9]~40\ & VCC)))) # (!\NCO_1MHz|x13\(10) & ((\NCO_1MHz|Add98~0_combout\ & ((\NCO_1MHz|x14[9]~40\) 
-- # (GND))) # (!\NCO_1MHz|Add98~0_combout\ & (!\NCO_1MHz|x14[9]~40\))))
-- \NCO_1MHz|x14[10]~42\ = CARRY((\NCO_1MHz|x13\(10) & (\NCO_1MHz|Add98~0_combout\ & !\NCO_1MHz|x14[9]~40\)) # (!\NCO_1MHz|x13\(10) & ((\NCO_1MHz|Add98~0_combout\) # (!\NCO_1MHz|x14[9]~40\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x13\(10),
	datab => \NCO_1MHz|Add98~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x14[9]~40\,
	combout => \NCO_1MHz|x14[10]~41_combout\,
	cout => \NCO_1MHz|x14[10]~42\);

-- Location: LCCOMB_X24_Y25_N4
\NCO_1MHz|x14[11]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x14[11]~43_combout\ = ((\NCO_1MHz|x13\(11) $ (\NCO_1MHz|Add98~0_combout\ $ (\NCO_1MHz|x14[10]~42\)))) # (GND)
-- \NCO_1MHz|x14[11]~44\ = CARRY((\NCO_1MHz|x13\(11) & ((!\NCO_1MHz|x14[10]~42\) # (!\NCO_1MHz|Add98~0_combout\))) # (!\NCO_1MHz|x13\(11) & (!\NCO_1MHz|Add98~0_combout\ & !\NCO_1MHz|x14[10]~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x13\(11),
	datab => \NCO_1MHz|Add98~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x14[10]~42\,
	combout => \NCO_1MHz|x14[11]~43_combout\,
	cout => \NCO_1MHz|x14[11]~44\);

-- Location: LCCOMB_X24_Y25_N6
\NCO_1MHz|x14[12]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x14[12]~45_combout\ = (\NCO_1MHz|x13\(12) & ((\NCO_1MHz|Add98~0_combout\ & (!\NCO_1MHz|x14[11]~44\)) # (!\NCO_1MHz|Add98~0_combout\ & (\NCO_1MHz|x14[11]~44\ & VCC)))) # (!\NCO_1MHz|x13\(12) & ((\NCO_1MHz|Add98~0_combout\ & 
-- ((\NCO_1MHz|x14[11]~44\) # (GND))) # (!\NCO_1MHz|Add98~0_combout\ & (!\NCO_1MHz|x14[11]~44\))))
-- \NCO_1MHz|x14[12]~46\ = CARRY((\NCO_1MHz|x13\(12) & (\NCO_1MHz|Add98~0_combout\ & !\NCO_1MHz|x14[11]~44\)) # (!\NCO_1MHz|x13\(12) & ((\NCO_1MHz|Add98~0_combout\) # (!\NCO_1MHz|x14[11]~44\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x13\(12),
	datab => \NCO_1MHz|Add98~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x14[11]~44\,
	combout => \NCO_1MHz|x14[12]~45_combout\,
	cout => \NCO_1MHz|x14[12]~46\);

-- Location: LCCOMB_X24_Y25_N8
\NCO_1MHz|x14[13]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x14[13]~47_combout\ = ((\NCO_1MHz|x13\(13) $ (\NCO_1MHz|Add98~0_combout\ $ (\NCO_1MHz|x14[12]~46\)))) # (GND)
-- \NCO_1MHz|x14[13]~48\ = CARRY((\NCO_1MHz|x13\(13) & ((!\NCO_1MHz|x14[12]~46\) # (!\NCO_1MHz|Add98~0_combout\))) # (!\NCO_1MHz|x13\(13) & (!\NCO_1MHz|Add98~0_combout\ & !\NCO_1MHz|x14[12]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x13\(13),
	datab => \NCO_1MHz|Add98~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x14[12]~46\,
	combout => \NCO_1MHz|x14[13]~47_combout\,
	cout => \NCO_1MHz|x14[13]~48\);

-- Location: LCCOMB_X24_Y25_N10
\NCO_1MHz|x14[14]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x14[14]~49_combout\ = (\NCO_1MHz|x13\(14) & ((\NCO_1MHz|Add98~0_combout\ & (!\NCO_1MHz|x14[13]~48\)) # (!\NCO_1MHz|Add98~0_combout\ & (\NCO_1MHz|x14[13]~48\ & VCC)))) # (!\NCO_1MHz|x13\(14) & ((\NCO_1MHz|Add98~0_combout\ & 
-- ((\NCO_1MHz|x14[13]~48\) # (GND))) # (!\NCO_1MHz|Add98~0_combout\ & (!\NCO_1MHz|x14[13]~48\))))
-- \NCO_1MHz|x14[14]~50\ = CARRY((\NCO_1MHz|x13\(14) & (\NCO_1MHz|Add98~0_combout\ & !\NCO_1MHz|x14[13]~48\)) # (!\NCO_1MHz|x13\(14) & ((\NCO_1MHz|Add98~0_combout\) # (!\NCO_1MHz|x14[13]~48\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x13\(14),
	datab => \NCO_1MHz|Add98~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x14[13]~48\,
	combout => \NCO_1MHz|x14[14]~49_combout\,
	cout => \NCO_1MHz|x14[14]~50\);

-- Location: LCCOMB_X24_Y25_N12
\NCO_1MHz|x14[15]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x14[15]~51_combout\ = ((\NCO_1MHz|x13\(15) $ (\NCO_1MHz|Add98~0_combout\ $ (\NCO_1MHz|x14[14]~50\)))) # (GND)
-- \NCO_1MHz|x14[15]~52\ = CARRY((\NCO_1MHz|x13\(15) & ((!\NCO_1MHz|x14[14]~50\) # (!\NCO_1MHz|Add98~0_combout\))) # (!\NCO_1MHz|x13\(15) & (!\NCO_1MHz|Add98~0_combout\ & !\NCO_1MHz|x14[14]~50\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x13\(15),
	datab => \NCO_1MHz|Add98~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x14[14]~50\,
	combout => \NCO_1MHz|x14[15]~51_combout\,
	cout => \NCO_1MHz|x14[15]~52\);

-- Location: LCCOMB_X24_Y25_N14
\NCO_1MHz|x14[16]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x14[16]~53_combout\ = (\NCO_1MHz|x13\(16) & ((\NCO_1MHz|Add98~0_combout\ & (!\NCO_1MHz|x14[15]~52\)) # (!\NCO_1MHz|Add98~0_combout\ & (\NCO_1MHz|x14[15]~52\ & VCC)))) # (!\NCO_1MHz|x13\(16) & ((\NCO_1MHz|Add98~0_combout\ & 
-- ((\NCO_1MHz|x14[15]~52\) # (GND))) # (!\NCO_1MHz|Add98~0_combout\ & (!\NCO_1MHz|x14[15]~52\))))
-- \NCO_1MHz|x14[16]~54\ = CARRY((\NCO_1MHz|x13\(16) & (\NCO_1MHz|Add98~0_combout\ & !\NCO_1MHz|x14[15]~52\)) # (!\NCO_1MHz|x13\(16) & ((\NCO_1MHz|Add98~0_combout\) # (!\NCO_1MHz|x14[15]~52\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x13\(16),
	datab => \NCO_1MHz|Add98~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x14[15]~52\,
	combout => \NCO_1MHz|x14[16]~53_combout\,
	cout => \NCO_1MHz|x14[16]~54\);

-- Location: LCCOMB_X24_Y25_N16
\NCO_1MHz|x14[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x14[17]~55_combout\ = ((\NCO_1MHz|x13\(17) $ (\NCO_1MHz|Add98~0_combout\ $ (\NCO_1MHz|x14[16]~54\)))) # (GND)
-- \NCO_1MHz|x14[17]~56\ = CARRY((\NCO_1MHz|x13\(17) & ((!\NCO_1MHz|x14[16]~54\) # (!\NCO_1MHz|Add98~0_combout\))) # (!\NCO_1MHz|x13\(17) & (!\NCO_1MHz|Add98~0_combout\ & !\NCO_1MHz|x14[16]~54\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x13\(17),
	datab => \NCO_1MHz|Add98~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x14[16]~54\,
	combout => \NCO_1MHz|x14[17]~55_combout\,
	cout => \NCO_1MHz|x14[17]~56\);

-- Location: LCCOMB_X24_Y25_N18
\NCO_1MHz|x14[18]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x14[18]~57_combout\ = \NCO_1MHz|x13\(18) $ (\NCO_1MHz|x14[17]~56\ $ (!\NCO_1MHz|Add98~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x13\(18),
	datad => \NCO_1MHz|Add98~0_combout\,
	cin => \NCO_1MHz|x14[17]~56\,
	combout => \NCO_1MHz|x14[18]~57_combout\);

-- Location: FF_X24_Y25_N19
\NCO_1MHz|x14[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x14[18]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x14\(18));

-- Location: LCCOMB_X23_Y28_N0
\NCO_1MHz|Add105~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add105~0_combout\ = \NCO_1MHz|x14\(18) $ (((!\NCO_1MHz|temp14\(18) & ((\NCO_1MHz|temp14\(17)) # (\NCO_1MHz|LessThan29~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp14\(18),
	datab => \NCO_1MHz|temp14\(17),
	datac => \NCO_1MHz|LessThan29~30_combout\,
	datad => \NCO_1MHz|x14\(18),
	combout => \NCO_1MHz|Add105~0_combout\);

-- Location: FF_X24_Y24_N19
\NCO_1MHz|y14[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y14[2]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y14\(2));

-- Location: FF_X24_Y25_N17
\NCO_1MHz|x14[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x14[17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x14\(17));

-- Location: LCCOMB_X23_Y28_N2
\NCO_1MHz|Add105~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add105~1_combout\ = \NCO_1MHz|x14\(17) $ (((!\NCO_1MHz|temp14\(18) & ((\NCO_1MHz|temp14\(17)) # (\NCO_1MHz|LessThan29~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp14\(18),
	datab => \NCO_1MHz|temp14\(17),
	datac => \NCO_1MHz|LessThan29~30_combout\,
	datad => \NCO_1MHz|x14\(17),
	combout => \NCO_1MHz|Add105~1_combout\);

-- Location: FF_X24_Y24_N17
\NCO_1MHz|y14[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y14[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y14\(1));

-- Location: FF_X24_Y25_N15
\NCO_1MHz|x14[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x14[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x14\(16));

-- Location: LCCOMB_X23_Y28_N4
\NCO_1MHz|Add105~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add105~2_combout\ = \NCO_1MHz|x14\(16) $ (((!\NCO_1MHz|temp14\(18) & ((\NCO_1MHz|temp14\(17)) # (\NCO_1MHz|LessThan29~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp14\(18),
	datab => \NCO_1MHz|temp14\(17),
	datac => \NCO_1MHz|LessThan29~30_combout\,
	datad => \NCO_1MHz|x14\(16),
	combout => \NCO_1MHz|Add105~2_combout\);

-- Location: FF_X24_Y25_N13
\NCO_1MHz|x14[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x14[15]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x14\(15));

-- Location: LCCOMB_X23_Y28_N6
\NCO_1MHz|Add105~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add105~3_combout\ = \NCO_1MHz|x14\(15) $ (((!\NCO_1MHz|temp14\(18) & ((\NCO_1MHz|LessThan29~30_combout\) # (\NCO_1MHz|temp14\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan29~30_combout\,
	datab => \NCO_1MHz|temp14\(17),
	datac => \NCO_1MHz|x14\(15),
	datad => \NCO_1MHz|temp14\(18),
	combout => \NCO_1MHz|Add105~3_combout\);

-- Location: FF_X24_Y24_N15
\NCO_1MHz|y14[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y14[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y14\(0));

-- Location: LCCOMB_X23_Y28_N8
\NCO_1MHz|judge15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|judge15~0_combout\ = (\NCO_1MHz|temp14\(17)) # (\NCO_1MHz|LessThan29~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp14\(17),
	datac => \NCO_1MHz|LessThan29~30_combout\,
	combout => \NCO_1MHz|judge15~0_combout\);

-- Location: LCCOMB_X23_Y28_N12
\NCO_1MHz|y15[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y15[0]~20_cout\ = CARRY((!\NCO_1MHz|temp14\(18) & \NCO_1MHz|judge15~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp14\(18),
	datab => \NCO_1MHz|judge15~0_combout\,
	datad => VCC,
	cout => \NCO_1MHz|y15[0]~20_cout\);

-- Location: LCCOMB_X23_Y28_N14
\NCO_1MHz|y15[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y15[0]~21_combout\ = (\NCO_1MHz|Add105~3_combout\ & ((\NCO_1MHz|y14\(0) & (\NCO_1MHz|y15[0]~20_cout\ & VCC)) # (!\NCO_1MHz|y14\(0) & (!\NCO_1MHz|y15[0]~20_cout\)))) # (!\NCO_1MHz|Add105~3_combout\ & ((\NCO_1MHz|y14\(0) & 
-- (!\NCO_1MHz|y15[0]~20_cout\)) # (!\NCO_1MHz|y14\(0) & ((\NCO_1MHz|y15[0]~20_cout\) # (GND)))))
-- \NCO_1MHz|y15[0]~22\ = CARRY((\NCO_1MHz|Add105~3_combout\ & (!\NCO_1MHz|y14\(0) & !\NCO_1MHz|y15[0]~20_cout\)) # (!\NCO_1MHz|Add105~3_combout\ & ((!\NCO_1MHz|y15[0]~20_cout\) # (!\NCO_1MHz|y14\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add105~3_combout\,
	datab => \NCO_1MHz|y14\(0),
	datad => VCC,
	cin => \NCO_1MHz|y15[0]~20_cout\,
	combout => \NCO_1MHz|y15[0]~21_combout\,
	cout => \NCO_1MHz|y15[0]~22\);

-- Location: LCCOMB_X23_Y28_N16
\NCO_1MHz|y15[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y15[1]~23_combout\ = ((\NCO_1MHz|y14\(1) $ (\NCO_1MHz|Add105~2_combout\ $ (!\NCO_1MHz|y15[0]~22\)))) # (GND)
-- \NCO_1MHz|y15[1]~24\ = CARRY((\NCO_1MHz|y14\(1) & ((\NCO_1MHz|Add105~2_combout\) # (!\NCO_1MHz|y15[0]~22\))) # (!\NCO_1MHz|y14\(1) & (\NCO_1MHz|Add105~2_combout\ & !\NCO_1MHz|y15[0]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y14\(1),
	datab => \NCO_1MHz|Add105~2_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y15[0]~22\,
	combout => \NCO_1MHz|y15[1]~23_combout\,
	cout => \NCO_1MHz|y15[1]~24\);

-- Location: LCCOMB_X23_Y28_N18
\NCO_1MHz|y15[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y15[2]~25_combout\ = (\NCO_1MHz|y14\(2) & ((\NCO_1MHz|Add105~1_combout\ & (\NCO_1MHz|y15[1]~24\ & VCC)) # (!\NCO_1MHz|Add105~1_combout\ & (!\NCO_1MHz|y15[1]~24\)))) # (!\NCO_1MHz|y14\(2) & ((\NCO_1MHz|Add105~1_combout\ & (!\NCO_1MHz|y15[1]~24\)) 
-- # (!\NCO_1MHz|Add105~1_combout\ & ((\NCO_1MHz|y15[1]~24\) # (GND)))))
-- \NCO_1MHz|y15[2]~26\ = CARRY((\NCO_1MHz|y14\(2) & (!\NCO_1MHz|Add105~1_combout\ & !\NCO_1MHz|y15[1]~24\)) # (!\NCO_1MHz|y14\(2) & ((!\NCO_1MHz|y15[1]~24\) # (!\NCO_1MHz|Add105~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y14\(2),
	datab => \NCO_1MHz|Add105~1_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y15[1]~24\,
	combout => \NCO_1MHz|y15[2]~25_combout\,
	cout => \NCO_1MHz|y15[2]~26\);

-- Location: LCCOMB_X23_Y28_N20
\NCO_1MHz|y15[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y15[3]~27_combout\ = ((\NCO_1MHz|y14\(3) $ (\NCO_1MHz|Add105~0_combout\ $ (!\NCO_1MHz|y15[2]~26\)))) # (GND)
-- \NCO_1MHz|y15[3]~28\ = CARRY((\NCO_1MHz|y14\(3) & ((\NCO_1MHz|Add105~0_combout\) # (!\NCO_1MHz|y15[2]~26\))) # (!\NCO_1MHz|y14\(3) & (\NCO_1MHz|Add105~0_combout\ & !\NCO_1MHz|y15[2]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y14\(3),
	datab => \NCO_1MHz|Add105~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y15[2]~26\,
	combout => \NCO_1MHz|y15[3]~27_combout\,
	cout => \NCO_1MHz|y15[3]~28\);

-- Location: FF_X23_Y28_N21
\NCO_1MHz|y15[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y15[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y15\(3));

-- Location: LCCOMB_X18_Y23_N0
\NCO_1MHz|phase15[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase15[16]~feeder_combout\ = \NCO_1MHz|phase14\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase14\(16),
	combout => \NCO_1MHz|phase15[16]~feeder_combout\);

-- Location: FF_X18_Y23_N1
\NCO_1MHz|phase15[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase15[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase15\(16));

-- Location: LCCOMB_X18_Y24_N24
\NCO_1MHz|judge15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|judge15~1_combout\ = (!\NCO_1MHz|temp14\(18) & ((\NCO_1MHz|LessThan29~30_combout\) # (\NCO_1MHz|temp14\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp14\(18),
	datac => \NCO_1MHz|LessThan29~30_combout\,
	datad => \NCO_1MHz|temp14\(17),
	combout => \NCO_1MHz|judge15~1_combout\);

-- Location: LCCOMB_X18_Y25_N14
\NCO_1MHz|temp15[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp15[1]~18_combout\ = \NCO_1MHz|temp14\(1) $ (VCC)
-- \NCO_1MHz|temp15[1]~19\ = CARRY(\NCO_1MHz|temp14\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp14\(1),
	datad => VCC,
	combout => \NCO_1MHz|temp15[1]~18_combout\,
	cout => \NCO_1MHz|temp15[1]~19\);

-- Location: LCCOMB_X18_Y25_N16
\NCO_1MHz|temp15[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp15[2]~20_combout\ = (\NCO_1MHz|judge15~1_combout\ & ((\NCO_1MHz|temp14\(2) & (\NCO_1MHz|temp15[1]~19\ & VCC)) # (!\NCO_1MHz|temp14\(2) & (!\NCO_1MHz|temp15[1]~19\)))) # (!\NCO_1MHz|judge15~1_combout\ & ((\NCO_1MHz|temp14\(2) & 
-- (!\NCO_1MHz|temp15[1]~19\)) # (!\NCO_1MHz|temp14\(2) & ((\NCO_1MHz|temp15[1]~19\) # (GND)))))
-- \NCO_1MHz|temp15[2]~21\ = CARRY((\NCO_1MHz|judge15~1_combout\ & (!\NCO_1MHz|temp14\(2) & !\NCO_1MHz|temp15[1]~19\)) # (!\NCO_1MHz|judge15~1_combout\ & ((!\NCO_1MHz|temp15[1]~19\) # (!\NCO_1MHz|temp14\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge15~1_combout\,
	datab => \NCO_1MHz|temp14\(2),
	datad => VCC,
	cin => \NCO_1MHz|temp15[1]~19\,
	combout => \NCO_1MHz|temp15[2]~20_combout\,
	cout => \NCO_1MHz|temp15[2]~21\);

-- Location: LCCOMB_X18_Y25_N18
\NCO_1MHz|temp15[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp15[3]~22_combout\ = ((\NCO_1MHz|temp14\(3) $ (\NCO_1MHz|judge15~1_combout\ $ (!\NCO_1MHz|temp15[2]~21\)))) # (GND)
-- \NCO_1MHz|temp15[3]~23\ = CARRY((\NCO_1MHz|temp14\(3) & ((\NCO_1MHz|judge15~1_combout\) # (!\NCO_1MHz|temp15[2]~21\))) # (!\NCO_1MHz|temp14\(3) & (\NCO_1MHz|judge15~1_combout\ & !\NCO_1MHz|temp15[2]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp14\(3),
	datab => \NCO_1MHz|judge15~1_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp15[2]~21\,
	combout => \NCO_1MHz|temp15[3]~22_combout\,
	cout => \NCO_1MHz|temp15[3]~23\);

-- Location: LCCOMB_X18_Y25_N20
\NCO_1MHz|temp15[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp15[4]~24_combout\ = (\NCO_1MHz|temp14\(4) & ((\NCO_1MHz|judge15~1_combout\ & (\NCO_1MHz|temp15[3]~23\ & VCC)) # (!\NCO_1MHz|judge15~1_combout\ & (!\NCO_1MHz|temp15[3]~23\)))) # (!\NCO_1MHz|temp14\(4) & ((\NCO_1MHz|judge15~1_combout\ & 
-- (!\NCO_1MHz|temp15[3]~23\)) # (!\NCO_1MHz|judge15~1_combout\ & ((\NCO_1MHz|temp15[3]~23\) # (GND)))))
-- \NCO_1MHz|temp15[4]~25\ = CARRY((\NCO_1MHz|temp14\(4) & (!\NCO_1MHz|judge15~1_combout\ & !\NCO_1MHz|temp15[3]~23\)) # (!\NCO_1MHz|temp14\(4) & ((!\NCO_1MHz|temp15[3]~23\) # (!\NCO_1MHz|judge15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp14\(4),
	datab => \NCO_1MHz|judge15~1_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp15[3]~23\,
	combout => \NCO_1MHz|temp15[4]~24_combout\,
	cout => \NCO_1MHz|temp15[4]~25\);

-- Location: LCCOMB_X18_Y25_N22
\NCO_1MHz|temp15[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp15[5]~26_combout\ = ((\NCO_1MHz|temp14\(5) $ (\NCO_1MHz|judge15~1_combout\ $ (!\NCO_1MHz|temp15[4]~25\)))) # (GND)
-- \NCO_1MHz|temp15[5]~27\ = CARRY((\NCO_1MHz|temp14\(5) & ((\NCO_1MHz|judge15~1_combout\) # (!\NCO_1MHz|temp15[4]~25\))) # (!\NCO_1MHz|temp14\(5) & (\NCO_1MHz|judge15~1_combout\ & !\NCO_1MHz|temp15[4]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp14\(5),
	datab => \NCO_1MHz|judge15~1_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp15[4]~25\,
	combout => \NCO_1MHz|temp15[5]~26_combout\,
	cout => \NCO_1MHz|temp15[5]~27\);

-- Location: LCCOMB_X18_Y25_N24
\NCO_1MHz|temp15[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp15[6]~28_combout\ = (\NCO_1MHz|temp14\(6) & ((\NCO_1MHz|judge15~1_combout\ & (\NCO_1MHz|temp15[5]~27\ & VCC)) # (!\NCO_1MHz|judge15~1_combout\ & (!\NCO_1MHz|temp15[5]~27\)))) # (!\NCO_1MHz|temp14\(6) & ((\NCO_1MHz|judge15~1_combout\ & 
-- (!\NCO_1MHz|temp15[5]~27\)) # (!\NCO_1MHz|judge15~1_combout\ & ((\NCO_1MHz|temp15[5]~27\) # (GND)))))
-- \NCO_1MHz|temp15[6]~29\ = CARRY((\NCO_1MHz|temp14\(6) & (!\NCO_1MHz|judge15~1_combout\ & !\NCO_1MHz|temp15[5]~27\)) # (!\NCO_1MHz|temp14\(6) & ((!\NCO_1MHz|temp15[5]~27\) # (!\NCO_1MHz|judge15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp14\(6),
	datab => \NCO_1MHz|judge15~1_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp15[5]~27\,
	combout => \NCO_1MHz|temp15[6]~28_combout\,
	cout => \NCO_1MHz|temp15[6]~29\);

-- Location: LCCOMB_X18_Y25_N26
\NCO_1MHz|temp15[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp15[7]~30_combout\ = ((\NCO_1MHz|judge15~1_combout\ $ (\NCO_1MHz|temp14\(7) $ (!\NCO_1MHz|temp15[6]~29\)))) # (GND)
-- \NCO_1MHz|temp15[7]~31\ = CARRY((\NCO_1MHz|judge15~1_combout\ & ((\NCO_1MHz|temp14\(7)) # (!\NCO_1MHz|temp15[6]~29\))) # (!\NCO_1MHz|judge15~1_combout\ & (\NCO_1MHz|temp14\(7) & !\NCO_1MHz|temp15[6]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge15~1_combout\,
	datab => \NCO_1MHz|temp14\(7),
	datad => VCC,
	cin => \NCO_1MHz|temp15[6]~29\,
	combout => \NCO_1MHz|temp15[7]~30_combout\,
	cout => \NCO_1MHz|temp15[7]~31\);

-- Location: LCCOMB_X18_Y25_N28
\NCO_1MHz|temp15[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp15[8]~32_combout\ = (\NCO_1MHz|temp14\(8) & ((\NCO_1MHz|judge15~1_combout\ & (\NCO_1MHz|temp15[7]~31\ & VCC)) # (!\NCO_1MHz|judge15~1_combout\ & (!\NCO_1MHz|temp15[7]~31\)))) # (!\NCO_1MHz|temp14\(8) & ((\NCO_1MHz|judge15~1_combout\ & 
-- (!\NCO_1MHz|temp15[7]~31\)) # (!\NCO_1MHz|judge15~1_combout\ & ((\NCO_1MHz|temp15[7]~31\) # (GND)))))
-- \NCO_1MHz|temp15[8]~33\ = CARRY((\NCO_1MHz|temp14\(8) & (!\NCO_1MHz|judge15~1_combout\ & !\NCO_1MHz|temp15[7]~31\)) # (!\NCO_1MHz|temp14\(8) & ((!\NCO_1MHz|temp15[7]~31\) # (!\NCO_1MHz|judge15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp14\(8),
	datab => \NCO_1MHz|judge15~1_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp15[7]~31\,
	combout => \NCO_1MHz|temp15[8]~32_combout\,
	cout => \NCO_1MHz|temp15[8]~33\);

-- Location: LCCOMB_X18_Y25_N30
\NCO_1MHz|temp15[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp15[9]~34_combout\ = ((\NCO_1MHz|temp14\(9) $ (\NCO_1MHz|judge15~1_combout\ $ (!\NCO_1MHz|temp15[8]~33\)))) # (GND)
-- \NCO_1MHz|temp15[9]~35\ = CARRY((\NCO_1MHz|temp14\(9) & ((\NCO_1MHz|judge15~1_combout\) # (!\NCO_1MHz|temp15[8]~33\))) # (!\NCO_1MHz|temp14\(9) & (\NCO_1MHz|judge15~1_combout\ & !\NCO_1MHz|temp15[8]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp14\(9),
	datab => \NCO_1MHz|judge15~1_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp15[8]~33\,
	combout => \NCO_1MHz|temp15[9]~34_combout\,
	cout => \NCO_1MHz|temp15[9]~35\);

-- Location: LCCOMB_X18_Y24_N0
\NCO_1MHz|temp15[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp15[10]~36_combout\ = (\NCO_1MHz|temp14\(10) & ((\NCO_1MHz|judge15~1_combout\ & (\NCO_1MHz|temp15[9]~35\ & VCC)) # (!\NCO_1MHz|judge15~1_combout\ & (!\NCO_1MHz|temp15[9]~35\)))) # (!\NCO_1MHz|temp14\(10) & ((\NCO_1MHz|judge15~1_combout\ & 
-- (!\NCO_1MHz|temp15[9]~35\)) # (!\NCO_1MHz|judge15~1_combout\ & ((\NCO_1MHz|temp15[9]~35\) # (GND)))))
-- \NCO_1MHz|temp15[10]~37\ = CARRY((\NCO_1MHz|temp14\(10) & (!\NCO_1MHz|judge15~1_combout\ & !\NCO_1MHz|temp15[9]~35\)) # (!\NCO_1MHz|temp14\(10) & ((!\NCO_1MHz|temp15[9]~35\) # (!\NCO_1MHz|judge15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp14\(10),
	datab => \NCO_1MHz|judge15~1_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp15[9]~35\,
	combout => \NCO_1MHz|temp15[10]~36_combout\,
	cout => \NCO_1MHz|temp15[10]~37\);

-- Location: LCCOMB_X18_Y24_N2
\NCO_1MHz|temp15[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp15[11]~38_combout\ = ((\NCO_1MHz|temp14\(11) $ (\NCO_1MHz|judge15~1_combout\ $ (!\NCO_1MHz|temp15[10]~37\)))) # (GND)
-- \NCO_1MHz|temp15[11]~39\ = CARRY((\NCO_1MHz|temp14\(11) & ((\NCO_1MHz|judge15~1_combout\) # (!\NCO_1MHz|temp15[10]~37\))) # (!\NCO_1MHz|temp14\(11) & (\NCO_1MHz|judge15~1_combout\ & !\NCO_1MHz|temp15[10]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp14\(11),
	datab => \NCO_1MHz|judge15~1_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp15[10]~37\,
	combout => \NCO_1MHz|temp15[11]~38_combout\,
	cout => \NCO_1MHz|temp15[11]~39\);

-- Location: LCCOMB_X18_Y24_N4
\NCO_1MHz|temp15[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp15[12]~40_combout\ = (\NCO_1MHz|temp14\(12) & ((\NCO_1MHz|judge15~1_combout\ & (\NCO_1MHz|temp15[11]~39\ & VCC)) # (!\NCO_1MHz|judge15~1_combout\ & (!\NCO_1MHz|temp15[11]~39\)))) # (!\NCO_1MHz|temp14\(12) & ((\NCO_1MHz|judge15~1_combout\ & 
-- (!\NCO_1MHz|temp15[11]~39\)) # (!\NCO_1MHz|judge15~1_combout\ & ((\NCO_1MHz|temp15[11]~39\) # (GND)))))
-- \NCO_1MHz|temp15[12]~41\ = CARRY((\NCO_1MHz|temp14\(12) & (!\NCO_1MHz|judge15~1_combout\ & !\NCO_1MHz|temp15[11]~39\)) # (!\NCO_1MHz|temp14\(12) & ((!\NCO_1MHz|temp15[11]~39\) # (!\NCO_1MHz|judge15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp14\(12),
	datab => \NCO_1MHz|judge15~1_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp15[11]~39\,
	combout => \NCO_1MHz|temp15[12]~40_combout\,
	cout => \NCO_1MHz|temp15[12]~41\);

-- Location: LCCOMB_X18_Y24_N6
\NCO_1MHz|temp15[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp15[13]~42_combout\ = ((\NCO_1MHz|judge15~1_combout\ $ (\NCO_1MHz|temp14\(13) $ (!\NCO_1MHz|temp15[12]~41\)))) # (GND)
-- \NCO_1MHz|temp15[13]~43\ = CARRY((\NCO_1MHz|judge15~1_combout\ & ((\NCO_1MHz|temp14\(13)) # (!\NCO_1MHz|temp15[12]~41\))) # (!\NCO_1MHz|judge15~1_combout\ & (\NCO_1MHz|temp14\(13) & !\NCO_1MHz|temp15[12]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge15~1_combout\,
	datab => \NCO_1MHz|temp14\(13),
	datad => VCC,
	cin => \NCO_1MHz|temp15[12]~41\,
	combout => \NCO_1MHz|temp15[13]~42_combout\,
	cout => \NCO_1MHz|temp15[13]~43\);

-- Location: LCCOMB_X18_Y24_N8
\NCO_1MHz|temp15[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp15[14]~44_combout\ = (\NCO_1MHz|temp14\(14) & ((\NCO_1MHz|judge15~1_combout\ & (\NCO_1MHz|temp15[13]~43\ & VCC)) # (!\NCO_1MHz|judge15~1_combout\ & (!\NCO_1MHz|temp15[13]~43\)))) # (!\NCO_1MHz|temp14\(14) & ((\NCO_1MHz|judge15~1_combout\ & 
-- (!\NCO_1MHz|temp15[13]~43\)) # (!\NCO_1MHz|judge15~1_combout\ & ((\NCO_1MHz|temp15[13]~43\) # (GND)))))
-- \NCO_1MHz|temp15[14]~45\ = CARRY((\NCO_1MHz|temp14\(14) & (!\NCO_1MHz|judge15~1_combout\ & !\NCO_1MHz|temp15[13]~43\)) # (!\NCO_1MHz|temp14\(14) & ((!\NCO_1MHz|temp15[13]~43\) # (!\NCO_1MHz|judge15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp14\(14),
	datab => \NCO_1MHz|judge15~1_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp15[13]~43\,
	combout => \NCO_1MHz|temp15[14]~44_combout\,
	cout => \NCO_1MHz|temp15[14]~45\);

-- Location: LCCOMB_X18_Y24_N10
\NCO_1MHz|temp15[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp15[15]~46_combout\ = ((\NCO_1MHz|temp14\(15) $ (\NCO_1MHz|judge15~1_combout\ $ (!\NCO_1MHz|temp15[14]~45\)))) # (GND)
-- \NCO_1MHz|temp15[15]~47\ = CARRY((\NCO_1MHz|temp14\(15) & ((\NCO_1MHz|judge15~1_combout\) # (!\NCO_1MHz|temp15[14]~45\))) # (!\NCO_1MHz|temp14\(15) & (\NCO_1MHz|judge15~1_combout\ & !\NCO_1MHz|temp15[14]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp14\(15),
	datab => \NCO_1MHz|judge15~1_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp15[14]~45\,
	combout => \NCO_1MHz|temp15[15]~46_combout\,
	cout => \NCO_1MHz|temp15[15]~47\);

-- Location: LCCOMB_X18_Y24_N12
\NCO_1MHz|temp15[16]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp15[16]~48_combout\ = (\NCO_1MHz|judge15~1_combout\ & ((\NCO_1MHz|temp14\(16) & (\NCO_1MHz|temp15[15]~47\ & VCC)) # (!\NCO_1MHz|temp14\(16) & (!\NCO_1MHz|temp15[15]~47\)))) # (!\NCO_1MHz|judge15~1_combout\ & ((\NCO_1MHz|temp14\(16) & 
-- (!\NCO_1MHz|temp15[15]~47\)) # (!\NCO_1MHz|temp14\(16) & ((\NCO_1MHz|temp15[15]~47\) # (GND)))))
-- \NCO_1MHz|temp15[16]~49\ = CARRY((\NCO_1MHz|judge15~1_combout\ & (!\NCO_1MHz|temp14\(16) & !\NCO_1MHz|temp15[15]~47\)) # (!\NCO_1MHz|judge15~1_combout\ & ((!\NCO_1MHz|temp15[15]~47\) # (!\NCO_1MHz|temp14\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge15~1_combout\,
	datab => \NCO_1MHz|temp14\(16),
	datad => VCC,
	cin => \NCO_1MHz|temp15[15]~47\,
	combout => \NCO_1MHz|temp15[16]~48_combout\,
	cout => \NCO_1MHz|temp15[16]~49\);

-- Location: FF_X18_Y24_N13
\NCO_1MHz|temp15[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp15[16]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp15\(16));

-- Location: FF_X18_Y24_N11
\NCO_1MHz|temp15[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp15[15]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp15\(15));

-- Location: FF_X19_Y24_N23
\NCO_1MHz|phase15[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase14\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase15\(15));

-- Location: FF_X18_Y24_N9
\NCO_1MHz|temp15[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp15[14]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp15\(14));

-- Location: FF_X19_Y24_N31
\NCO_1MHz|phase15[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase14\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase15\(14));

-- Location: FF_X18_Y24_N7
\NCO_1MHz|temp15[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp15[13]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp15\(13));

-- Location: LCCOMB_X21_Y24_N8
\NCO_1MHz|phase15[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase15[13]~feeder_combout\ = \NCO_1MHz|phase14\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase14\(13),
	combout => \NCO_1MHz|phase15[13]~feeder_combout\);

-- Location: FF_X21_Y24_N9
\NCO_1MHz|phase15[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase15[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase15\(13));

-- Location: FF_X17_Y24_N27
\NCO_1MHz|phase15[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase14\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase15\(12));

-- Location: FF_X18_Y24_N5
\NCO_1MHz|temp15[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp15[12]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp15\(12));

-- Location: LCCOMB_X18_Y24_N28
\NCO_1MHz|phase15[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase15[11]~feeder_combout\ = \NCO_1MHz|phase14\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase14\(11),
	combout => \NCO_1MHz|phase15[11]~feeder_combout\);

-- Location: FF_X18_Y24_N29
\NCO_1MHz|phase15[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase15[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase15\(11));

-- Location: FF_X18_Y24_N3
\NCO_1MHz|temp15[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp15[11]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp15\(11));

-- Location: FF_X19_Y24_N9
\NCO_1MHz|phase15[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase14\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase15\(10));

-- Location: FF_X18_Y24_N1
\NCO_1MHz|temp15[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp15[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp15\(10));

-- Location: FF_X18_Y25_N31
\NCO_1MHz|temp15[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp15[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp15\(9));

-- Location: FF_X19_Y24_N5
\NCO_1MHz|phase15[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase14\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase15\(9));

-- Location: FF_X19_Y24_N1
\NCO_1MHz|phase15[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase14\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase15\(8));

-- Location: FF_X18_Y25_N29
\NCO_1MHz|temp15[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp15[8]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp15\(8));

-- Location: FF_X20_Y24_N31
\NCO_1MHz|phase15[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase14\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase15\(7));

-- Location: FF_X18_Y25_N27
\NCO_1MHz|temp15[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp15[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp15\(7));

-- Location: LCCOMB_X17_Y25_N8
\NCO_1MHz|phase15[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase15[6]~feeder_combout\ = \NCO_1MHz|phase14\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase14\(6),
	combout => \NCO_1MHz|phase15[6]~feeder_combout\);

-- Location: FF_X17_Y25_N9
\NCO_1MHz|phase15[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase15[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase15\(6));

-- Location: FF_X18_Y25_N25
\NCO_1MHz|temp15[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp15[6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp15\(6));

-- Location: FF_X18_Y25_N23
\NCO_1MHz|temp15[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp15[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp15\(5));

-- Location: FF_X19_Y24_N25
\NCO_1MHz|phase15[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase14\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase15\(5));

-- Location: FF_X18_Y25_N21
\NCO_1MHz|temp15[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp15[4]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp15\(4));

-- Location: FF_X19_Y24_N21
\NCO_1MHz|phase15[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase14\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase15\(4));

-- Location: FF_X18_Y25_N19
\NCO_1MHz|temp15[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp15[3]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp15\(3));

-- Location: FF_X20_Y24_N17
\NCO_1MHz|phase15[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase14\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase15\(3));

-- Location: FF_X19_Y24_N27
\NCO_1MHz|phase15[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase14\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase15\(2));

-- Location: FF_X18_Y25_N17
\NCO_1MHz|temp15[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp15[2]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp15\(2));

-- Location: FF_X18_Y25_N15
\NCO_1MHz|temp15[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp15[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp15\(1));

-- Location: LCCOMB_X19_Y25_N8
\NCO_1MHz|phase15[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase15[1]~feeder_combout\ = \NCO_1MHz|phase14\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|phase14\(1),
	combout => \NCO_1MHz|phase15[1]~feeder_combout\);

-- Location: FF_X19_Y25_N9
\NCO_1MHz|phase15[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase15[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase15\(1));

-- Location: LCCOMB_X20_Y24_N0
\NCO_1MHz|LessThan31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan31~1_cout\ = CARRY((\NCO_1MHz|temp15\(1) & !\NCO_1MHz|phase15\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp15\(1),
	datab => \NCO_1MHz|phase15\(1),
	datad => VCC,
	cout => \NCO_1MHz|LessThan31~1_cout\);

-- Location: LCCOMB_X20_Y24_N2
\NCO_1MHz|LessThan31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan31~3_cout\ = CARRY((\NCO_1MHz|phase15\(2) & ((!\NCO_1MHz|LessThan31~1_cout\) # (!\NCO_1MHz|temp15\(2)))) # (!\NCO_1MHz|phase15\(2) & (!\NCO_1MHz|temp15\(2) & !\NCO_1MHz|LessThan31~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase15\(2),
	datab => \NCO_1MHz|temp15\(2),
	datad => VCC,
	cin => \NCO_1MHz|LessThan31~1_cout\,
	cout => \NCO_1MHz|LessThan31~3_cout\);

-- Location: LCCOMB_X20_Y24_N4
\NCO_1MHz|LessThan31~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan31~5_cout\ = CARRY((\NCO_1MHz|temp15\(3) & ((!\NCO_1MHz|LessThan31~3_cout\) # (!\NCO_1MHz|phase15\(3)))) # (!\NCO_1MHz|temp15\(3) & (!\NCO_1MHz|phase15\(3) & !\NCO_1MHz|LessThan31~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp15\(3),
	datab => \NCO_1MHz|phase15\(3),
	datad => VCC,
	cin => \NCO_1MHz|LessThan31~3_cout\,
	cout => \NCO_1MHz|LessThan31~5_cout\);

-- Location: LCCOMB_X20_Y24_N6
\NCO_1MHz|LessThan31~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan31~7_cout\ = CARRY((\NCO_1MHz|temp15\(4) & (\NCO_1MHz|phase15\(4) & !\NCO_1MHz|LessThan31~5_cout\)) # (!\NCO_1MHz|temp15\(4) & ((\NCO_1MHz|phase15\(4)) # (!\NCO_1MHz|LessThan31~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp15\(4),
	datab => \NCO_1MHz|phase15\(4),
	datad => VCC,
	cin => \NCO_1MHz|LessThan31~5_cout\,
	cout => \NCO_1MHz|LessThan31~7_cout\);

-- Location: LCCOMB_X20_Y24_N8
\NCO_1MHz|LessThan31~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan31~9_cout\ = CARRY((\NCO_1MHz|temp15\(5) & ((!\NCO_1MHz|LessThan31~7_cout\) # (!\NCO_1MHz|phase15\(5)))) # (!\NCO_1MHz|temp15\(5) & (!\NCO_1MHz|phase15\(5) & !\NCO_1MHz|LessThan31~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp15\(5),
	datab => \NCO_1MHz|phase15\(5),
	datad => VCC,
	cin => \NCO_1MHz|LessThan31~7_cout\,
	cout => \NCO_1MHz|LessThan31~9_cout\);

-- Location: LCCOMB_X20_Y24_N10
\NCO_1MHz|LessThan31~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan31~11_cout\ = CARRY((\NCO_1MHz|phase15\(6) & ((!\NCO_1MHz|LessThan31~9_cout\) # (!\NCO_1MHz|temp15\(6)))) # (!\NCO_1MHz|phase15\(6) & (!\NCO_1MHz|temp15\(6) & !\NCO_1MHz|LessThan31~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase15\(6),
	datab => \NCO_1MHz|temp15\(6),
	datad => VCC,
	cin => \NCO_1MHz|LessThan31~9_cout\,
	cout => \NCO_1MHz|LessThan31~11_cout\);

-- Location: LCCOMB_X20_Y24_N12
\NCO_1MHz|LessThan31~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan31~13_cout\ = CARRY((\NCO_1MHz|phase15\(7) & (\NCO_1MHz|temp15\(7) & !\NCO_1MHz|LessThan31~11_cout\)) # (!\NCO_1MHz|phase15\(7) & ((\NCO_1MHz|temp15\(7)) # (!\NCO_1MHz|LessThan31~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase15\(7),
	datab => \NCO_1MHz|temp15\(7),
	datad => VCC,
	cin => \NCO_1MHz|LessThan31~11_cout\,
	cout => \NCO_1MHz|LessThan31~13_cout\);

-- Location: LCCOMB_X20_Y24_N14
\NCO_1MHz|LessThan31~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan31~15_cout\ = CARRY((\NCO_1MHz|phase15\(8) & ((!\NCO_1MHz|LessThan31~13_cout\) # (!\NCO_1MHz|temp15\(8)))) # (!\NCO_1MHz|phase15\(8) & (!\NCO_1MHz|temp15\(8) & !\NCO_1MHz|LessThan31~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase15\(8),
	datab => \NCO_1MHz|temp15\(8),
	datad => VCC,
	cin => \NCO_1MHz|LessThan31~13_cout\,
	cout => \NCO_1MHz|LessThan31~15_cout\);

-- Location: LCCOMB_X20_Y24_N16
\NCO_1MHz|LessThan31~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan31~17_cout\ = CARRY((\NCO_1MHz|temp15\(9) & ((!\NCO_1MHz|LessThan31~15_cout\) # (!\NCO_1MHz|phase15\(9)))) # (!\NCO_1MHz|temp15\(9) & (!\NCO_1MHz|phase15\(9) & !\NCO_1MHz|LessThan31~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp15\(9),
	datab => \NCO_1MHz|phase15\(9),
	datad => VCC,
	cin => \NCO_1MHz|LessThan31~15_cout\,
	cout => \NCO_1MHz|LessThan31~17_cout\);

-- Location: LCCOMB_X20_Y24_N18
\NCO_1MHz|LessThan31~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan31~19_cout\ = CARRY((\NCO_1MHz|phase15\(10) & ((!\NCO_1MHz|LessThan31~17_cout\) # (!\NCO_1MHz|temp15\(10)))) # (!\NCO_1MHz|phase15\(10) & (!\NCO_1MHz|temp15\(10) & !\NCO_1MHz|LessThan31~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase15\(10),
	datab => \NCO_1MHz|temp15\(10),
	datad => VCC,
	cin => \NCO_1MHz|LessThan31~17_cout\,
	cout => \NCO_1MHz|LessThan31~19_cout\);

-- Location: LCCOMB_X20_Y24_N20
\NCO_1MHz|LessThan31~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan31~21_cout\ = CARRY((\NCO_1MHz|phase15\(11) & (\NCO_1MHz|temp15\(11) & !\NCO_1MHz|LessThan31~19_cout\)) # (!\NCO_1MHz|phase15\(11) & ((\NCO_1MHz|temp15\(11)) # (!\NCO_1MHz|LessThan31~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase15\(11),
	datab => \NCO_1MHz|temp15\(11),
	datad => VCC,
	cin => \NCO_1MHz|LessThan31~19_cout\,
	cout => \NCO_1MHz|LessThan31~21_cout\);

-- Location: LCCOMB_X20_Y24_N22
\NCO_1MHz|LessThan31~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan31~23_cout\ = CARRY((\NCO_1MHz|phase15\(12) & ((!\NCO_1MHz|LessThan31~21_cout\) # (!\NCO_1MHz|temp15\(12)))) # (!\NCO_1MHz|phase15\(12) & (!\NCO_1MHz|temp15\(12) & !\NCO_1MHz|LessThan31~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase15\(12),
	datab => \NCO_1MHz|temp15\(12),
	datad => VCC,
	cin => \NCO_1MHz|LessThan31~21_cout\,
	cout => \NCO_1MHz|LessThan31~23_cout\);

-- Location: LCCOMB_X20_Y24_N24
\NCO_1MHz|LessThan31~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan31~25_cout\ = CARRY((\NCO_1MHz|temp15\(13) & ((!\NCO_1MHz|LessThan31~23_cout\) # (!\NCO_1MHz|phase15\(13)))) # (!\NCO_1MHz|temp15\(13) & (!\NCO_1MHz|phase15\(13) & !\NCO_1MHz|LessThan31~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp15\(13),
	datab => \NCO_1MHz|phase15\(13),
	datad => VCC,
	cin => \NCO_1MHz|LessThan31~23_cout\,
	cout => \NCO_1MHz|LessThan31~25_cout\);

-- Location: LCCOMB_X20_Y24_N26
\NCO_1MHz|LessThan31~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan31~27_cout\ = CARRY((\NCO_1MHz|temp15\(14) & (\NCO_1MHz|phase15\(14) & !\NCO_1MHz|LessThan31~25_cout\)) # (!\NCO_1MHz|temp15\(14) & ((\NCO_1MHz|phase15\(14)) # (!\NCO_1MHz|LessThan31~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp15\(14),
	datab => \NCO_1MHz|phase15\(14),
	datad => VCC,
	cin => \NCO_1MHz|LessThan31~25_cout\,
	cout => \NCO_1MHz|LessThan31~27_cout\);

-- Location: LCCOMB_X20_Y24_N28
\NCO_1MHz|LessThan31~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan31~29_cout\ = CARRY((\NCO_1MHz|temp15\(15) & ((!\NCO_1MHz|LessThan31~27_cout\) # (!\NCO_1MHz|phase15\(15)))) # (!\NCO_1MHz|temp15\(15) & (!\NCO_1MHz|phase15\(15) & !\NCO_1MHz|LessThan31~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp15\(15),
	datab => \NCO_1MHz|phase15\(15),
	datad => VCC,
	cin => \NCO_1MHz|LessThan31~27_cout\,
	cout => \NCO_1MHz|LessThan31~29_cout\);

-- Location: LCCOMB_X20_Y24_N30
\NCO_1MHz|LessThan31~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan31~30_combout\ = (\NCO_1MHz|phase15\(16) & (\NCO_1MHz|LessThan31~29_cout\ & \NCO_1MHz|temp15\(16))) # (!\NCO_1MHz|phase15\(16) & ((\NCO_1MHz|LessThan31~29_cout\) # (\NCO_1MHz|temp15\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase15\(16),
	datad => \NCO_1MHz|temp15\(16),
	cin => \NCO_1MHz|LessThan31~29_cout\,
	combout => \NCO_1MHz|LessThan31~30_combout\);

-- Location: LCCOMB_X18_Y24_N14
\NCO_1MHz|temp15[17]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp15[17]~50_combout\ = ((\NCO_1MHz|temp14\(17) $ (\NCO_1MHz|judge15~1_combout\ $ (!\NCO_1MHz|temp15[16]~49\)))) # (GND)
-- \NCO_1MHz|temp15[17]~51\ = CARRY((\NCO_1MHz|temp14\(17) & ((\NCO_1MHz|judge15~1_combout\) # (!\NCO_1MHz|temp15[16]~49\))) # (!\NCO_1MHz|temp14\(17) & (\NCO_1MHz|judge15~1_combout\ & !\NCO_1MHz|temp15[16]~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp14\(17),
	datab => \NCO_1MHz|judge15~1_combout\,
	datad => VCC,
	cin => \NCO_1MHz|temp15[16]~49\,
	combout => \NCO_1MHz|temp15[17]~50_combout\,
	cout => \NCO_1MHz|temp15[17]~51\);

-- Location: LCCOMB_X18_Y24_N16
\NCO_1MHz|temp15[18]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp15[18]~52_combout\ = \NCO_1MHz|temp14\(18) $ (\NCO_1MHz|temp15[17]~51\ $ (\NCO_1MHz|judge15~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp14\(18),
	datad => \NCO_1MHz|judge15~1_combout\,
	cin => \NCO_1MHz|temp15[17]~51\,
	combout => \NCO_1MHz|temp15[18]~52_combout\);

-- Location: FF_X18_Y24_N17
\NCO_1MHz|temp15[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp15[18]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp15\(18));

-- Location: LCCOMB_X24_Y24_N8
\NCO_1MHz|Add99~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add99~0_combout\ = \NCO_1MHz|x13\(18) $ (((!\NCO_1MHz|temp13\(18) & ((\NCO_1MHz|LessThan27~32_combout\) # (\NCO_1MHz|temp13\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp13\(18),
	datab => \NCO_1MHz|x13\(18),
	datac => \NCO_1MHz|LessThan27~32_combout\,
	datad => \NCO_1MHz|temp13\(17),
	combout => \NCO_1MHz|Add99~0_combout\);

-- Location: FF_X25_Y20_N9
\NCO_1MHz|y13[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y13[13]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y13\(13));

-- Location: FF_X25_Y20_N7
\NCO_1MHz|y13[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y13[12]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y13\(12));

-- Location: FF_X25_Y20_N5
\NCO_1MHz|y13[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y13[11]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y13\(11));

-- Location: FF_X25_Y20_N3
\NCO_1MHz|y13[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y13[10]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y13\(10));

-- Location: FF_X25_Y20_N1
\NCO_1MHz|y13[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y13[9]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y13\(9));

-- Location: FF_X25_Y21_N31
\NCO_1MHz|y13[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y13[8]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y13\(8));

-- Location: FF_X25_Y21_N29
\NCO_1MHz|y13[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y13[7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y13\(7));

-- Location: FF_X25_Y21_N27
\NCO_1MHz|y13[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y13[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y13\(6));

-- Location: FF_X25_Y21_N25
\NCO_1MHz|y13[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y13[5]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y13\(5));

-- Location: FF_X25_Y21_N23
\NCO_1MHz|y13[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y13[4]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y13\(4));

-- Location: LCCOMB_X24_Y24_N22
\NCO_1MHz|y14[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y14[4]~29_combout\ = (\NCO_1MHz|y13\(4) & ((\NCO_1MHz|Add99~0_combout\ & (\NCO_1MHz|y14[3]~28\ & VCC)) # (!\NCO_1MHz|Add99~0_combout\ & (!\NCO_1MHz|y14[3]~28\)))) # (!\NCO_1MHz|y13\(4) & ((\NCO_1MHz|Add99~0_combout\ & (!\NCO_1MHz|y14[3]~28\)) # 
-- (!\NCO_1MHz|Add99~0_combout\ & ((\NCO_1MHz|y14[3]~28\) # (GND)))))
-- \NCO_1MHz|y14[4]~30\ = CARRY((\NCO_1MHz|y13\(4) & (!\NCO_1MHz|Add99~0_combout\ & !\NCO_1MHz|y14[3]~28\)) # (!\NCO_1MHz|y13\(4) & ((!\NCO_1MHz|y14[3]~28\) # (!\NCO_1MHz|Add99~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y13\(4),
	datab => \NCO_1MHz|Add99~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y14[3]~28\,
	combout => \NCO_1MHz|y14[4]~29_combout\,
	cout => \NCO_1MHz|y14[4]~30\);

-- Location: LCCOMB_X24_Y24_N24
\NCO_1MHz|y14[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y14[5]~31_combout\ = ((\NCO_1MHz|y13\(5) $ (\NCO_1MHz|Add99~0_combout\ $ (!\NCO_1MHz|y14[4]~30\)))) # (GND)
-- \NCO_1MHz|y14[5]~32\ = CARRY((\NCO_1MHz|y13\(5) & ((\NCO_1MHz|Add99~0_combout\) # (!\NCO_1MHz|y14[4]~30\))) # (!\NCO_1MHz|y13\(5) & (\NCO_1MHz|Add99~0_combout\ & !\NCO_1MHz|y14[4]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y13\(5),
	datab => \NCO_1MHz|Add99~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y14[4]~30\,
	combout => \NCO_1MHz|y14[5]~31_combout\,
	cout => \NCO_1MHz|y14[5]~32\);

-- Location: LCCOMB_X24_Y24_N26
\NCO_1MHz|y14[6]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y14[6]~33_combout\ = (\NCO_1MHz|y13\(6) & ((\NCO_1MHz|Add99~0_combout\ & (\NCO_1MHz|y14[5]~32\ & VCC)) # (!\NCO_1MHz|Add99~0_combout\ & (!\NCO_1MHz|y14[5]~32\)))) # (!\NCO_1MHz|y13\(6) & ((\NCO_1MHz|Add99~0_combout\ & (!\NCO_1MHz|y14[5]~32\)) # 
-- (!\NCO_1MHz|Add99~0_combout\ & ((\NCO_1MHz|y14[5]~32\) # (GND)))))
-- \NCO_1MHz|y14[6]~34\ = CARRY((\NCO_1MHz|y13\(6) & (!\NCO_1MHz|Add99~0_combout\ & !\NCO_1MHz|y14[5]~32\)) # (!\NCO_1MHz|y13\(6) & ((!\NCO_1MHz|y14[5]~32\) # (!\NCO_1MHz|Add99~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y13\(6),
	datab => \NCO_1MHz|Add99~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y14[5]~32\,
	combout => \NCO_1MHz|y14[6]~33_combout\,
	cout => \NCO_1MHz|y14[6]~34\);

-- Location: LCCOMB_X24_Y24_N28
\NCO_1MHz|y14[7]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y14[7]~35_combout\ = ((\NCO_1MHz|Add99~0_combout\ $ (\NCO_1MHz|y13\(7) $ (!\NCO_1MHz|y14[6]~34\)))) # (GND)
-- \NCO_1MHz|y14[7]~36\ = CARRY((\NCO_1MHz|Add99~0_combout\ & ((\NCO_1MHz|y13\(7)) # (!\NCO_1MHz|y14[6]~34\))) # (!\NCO_1MHz|Add99~0_combout\ & (\NCO_1MHz|y13\(7) & !\NCO_1MHz|y14[6]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add99~0_combout\,
	datab => \NCO_1MHz|y13\(7),
	datad => VCC,
	cin => \NCO_1MHz|y14[6]~34\,
	combout => \NCO_1MHz|y14[7]~35_combout\,
	cout => \NCO_1MHz|y14[7]~36\);

-- Location: LCCOMB_X24_Y24_N30
\NCO_1MHz|y14[8]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y14[8]~37_combout\ = (\NCO_1MHz|y13\(8) & ((\NCO_1MHz|Add99~0_combout\ & (\NCO_1MHz|y14[7]~36\ & VCC)) # (!\NCO_1MHz|Add99~0_combout\ & (!\NCO_1MHz|y14[7]~36\)))) # (!\NCO_1MHz|y13\(8) & ((\NCO_1MHz|Add99~0_combout\ & (!\NCO_1MHz|y14[7]~36\)) # 
-- (!\NCO_1MHz|Add99~0_combout\ & ((\NCO_1MHz|y14[7]~36\) # (GND)))))
-- \NCO_1MHz|y14[8]~38\ = CARRY((\NCO_1MHz|y13\(8) & (!\NCO_1MHz|Add99~0_combout\ & !\NCO_1MHz|y14[7]~36\)) # (!\NCO_1MHz|y13\(8) & ((!\NCO_1MHz|y14[7]~36\) # (!\NCO_1MHz|Add99~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y13\(8),
	datab => \NCO_1MHz|Add99~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y14[7]~36\,
	combout => \NCO_1MHz|y14[8]~37_combout\,
	cout => \NCO_1MHz|y14[8]~38\);

-- Location: LCCOMB_X24_Y23_N0
\NCO_1MHz|y14[9]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y14[9]~39_combout\ = ((\NCO_1MHz|y13\(9) $ (\NCO_1MHz|Add99~0_combout\ $ (!\NCO_1MHz|y14[8]~38\)))) # (GND)
-- \NCO_1MHz|y14[9]~40\ = CARRY((\NCO_1MHz|y13\(9) & ((\NCO_1MHz|Add99~0_combout\) # (!\NCO_1MHz|y14[8]~38\))) # (!\NCO_1MHz|y13\(9) & (\NCO_1MHz|Add99~0_combout\ & !\NCO_1MHz|y14[8]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y13\(9),
	datab => \NCO_1MHz|Add99~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y14[8]~38\,
	combout => \NCO_1MHz|y14[9]~39_combout\,
	cout => \NCO_1MHz|y14[9]~40\);

-- Location: LCCOMB_X24_Y23_N2
\NCO_1MHz|y14[10]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y14[10]~41_combout\ = (\NCO_1MHz|y13\(10) & ((\NCO_1MHz|Add99~0_combout\ & (\NCO_1MHz|y14[9]~40\ & VCC)) # (!\NCO_1MHz|Add99~0_combout\ & (!\NCO_1MHz|y14[9]~40\)))) # (!\NCO_1MHz|y13\(10) & ((\NCO_1MHz|Add99~0_combout\ & (!\NCO_1MHz|y14[9]~40\)) 
-- # (!\NCO_1MHz|Add99~0_combout\ & ((\NCO_1MHz|y14[9]~40\) # (GND)))))
-- \NCO_1MHz|y14[10]~42\ = CARRY((\NCO_1MHz|y13\(10) & (!\NCO_1MHz|Add99~0_combout\ & !\NCO_1MHz|y14[9]~40\)) # (!\NCO_1MHz|y13\(10) & ((!\NCO_1MHz|y14[9]~40\) # (!\NCO_1MHz|Add99~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y13\(10),
	datab => \NCO_1MHz|Add99~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y14[9]~40\,
	combout => \NCO_1MHz|y14[10]~41_combout\,
	cout => \NCO_1MHz|y14[10]~42\);

-- Location: LCCOMB_X24_Y23_N4
\NCO_1MHz|y14[11]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y14[11]~43_combout\ = ((\NCO_1MHz|y13\(11) $ (\NCO_1MHz|Add99~0_combout\ $ (!\NCO_1MHz|y14[10]~42\)))) # (GND)
-- \NCO_1MHz|y14[11]~44\ = CARRY((\NCO_1MHz|y13\(11) & ((\NCO_1MHz|Add99~0_combout\) # (!\NCO_1MHz|y14[10]~42\))) # (!\NCO_1MHz|y13\(11) & (\NCO_1MHz|Add99~0_combout\ & !\NCO_1MHz|y14[10]~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y13\(11),
	datab => \NCO_1MHz|Add99~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y14[10]~42\,
	combout => \NCO_1MHz|y14[11]~43_combout\,
	cout => \NCO_1MHz|y14[11]~44\);

-- Location: LCCOMB_X24_Y23_N6
\NCO_1MHz|y14[12]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y14[12]~45_combout\ = (\NCO_1MHz|y13\(12) & ((\NCO_1MHz|Add99~0_combout\ & (\NCO_1MHz|y14[11]~44\ & VCC)) # (!\NCO_1MHz|Add99~0_combout\ & (!\NCO_1MHz|y14[11]~44\)))) # (!\NCO_1MHz|y13\(12) & ((\NCO_1MHz|Add99~0_combout\ & 
-- (!\NCO_1MHz|y14[11]~44\)) # (!\NCO_1MHz|Add99~0_combout\ & ((\NCO_1MHz|y14[11]~44\) # (GND)))))
-- \NCO_1MHz|y14[12]~46\ = CARRY((\NCO_1MHz|y13\(12) & (!\NCO_1MHz|Add99~0_combout\ & !\NCO_1MHz|y14[11]~44\)) # (!\NCO_1MHz|y13\(12) & ((!\NCO_1MHz|y14[11]~44\) # (!\NCO_1MHz|Add99~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y13\(12),
	datab => \NCO_1MHz|Add99~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y14[11]~44\,
	combout => \NCO_1MHz|y14[12]~45_combout\,
	cout => \NCO_1MHz|y14[12]~46\);

-- Location: LCCOMB_X24_Y23_N8
\NCO_1MHz|y14[13]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y14[13]~47_combout\ = ((\NCO_1MHz|y13\(13) $ (\NCO_1MHz|Add99~0_combout\ $ (!\NCO_1MHz|y14[12]~46\)))) # (GND)
-- \NCO_1MHz|y14[13]~48\ = CARRY((\NCO_1MHz|y13\(13) & ((\NCO_1MHz|Add99~0_combout\) # (!\NCO_1MHz|y14[12]~46\))) # (!\NCO_1MHz|y13\(13) & (\NCO_1MHz|Add99~0_combout\ & !\NCO_1MHz|y14[12]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y13\(13),
	datab => \NCO_1MHz|Add99~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y14[12]~46\,
	combout => \NCO_1MHz|y14[13]~47_combout\,
	cout => \NCO_1MHz|y14[13]~48\);

-- Location: LCCOMB_X24_Y23_N10
\NCO_1MHz|y14[14]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y14[14]~49_combout\ = (\NCO_1MHz|y13\(14) & ((\NCO_1MHz|Add99~0_combout\ & (\NCO_1MHz|y14[13]~48\ & VCC)) # (!\NCO_1MHz|Add99~0_combout\ & (!\NCO_1MHz|y14[13]~48\)))) # (!\NCO_1MHz|y13\(14) & ((\NCO_1MHz|Add99~0_combout\ & 
-- (!\NCO_1MHz|y14[13]~48\)) # (!\NCO_1MHz|Add99~0_combout\ & ((\NCO_1MHz|y14[13]~48\) # (GND)))))
-- \NCO_1MHz|y14[14]~50\ = CARRY((\NCO_1MHz|y13\(14) & (!\NCO_1MHz|Add99~0_combout\ & !\NCO_1MHz|y14[13]~48\)) # (!\NCO_1MHz|y13\(14) & ((!\NCO_1MHz|y14[13]~48\) # (!\NCO_1MHz|Add99~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y13\(14),
	datab => \NCO_1MHz|Add99~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y14[13]~48\,
	combout => \NCO_1MHz|y14[14]~49_combout\,
	cout => \NCO_1MHz|y14[14]~50\);

-- Location: LCCOMB_X24_Y23_N12
\NCO_1MHz|y14[15]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y14[15]~51_combout\ = ((\NCO_1MHz|y13\(15) $ (\NCO_1MHz|Add99~0_combout\ $ (!\NCO_1MHz|y14[14]~50\)))) # (GND)
-- \NCO_1MHz|y14[15]~52\ = CARRY((\NCO_1MHz|y13\(15) & ((\NCO_1MHz|Add99~0_combout\) # (!\NCO_1MHz|y14[14]~50\))) # (!\NCO_1MHz|y13\(15) & (\NCO_1MHz|Add99~0_combout\ & !\NCO_1MHz|y14[14]~50\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y13\(15),
	datab => \NCO_1MHz|Add99~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y14[14]~50\,
	combout => \NCO_1MHz|y14[15]~51_combout\,
	cout => \NCO_1MHz|y14[15]~52\);

-- Location: LCCOMB_X24_Y23_N14
\NCO_1MHz|y14[16]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y14[16]~53_combout\ = (\NCO_1MHz|y13\(16) & ((\NCO_1MHz|Add99~0_combout\ & (\NCO_1MHz|y14[15]~52\ & VCC)) # (!\NCO_1MHz|Add99~0_combout\ & (!\NCO_1MHz|y14[15]~52\)))) # (!\NCO_1MHz|y13\(16) & ((\NCO_1MHz|Add99~0_combout\ & 
-- (!\NCO_1MHz|y14[15]~52\)) # (!\NCO_1MHz|Add99~0_combout\ & ((\NCO_1MHz|y14[15]~52\) # (GND)))))
-- \NCO_1MHz|y14[16]~54\ = CARRY((\NCO_1MHz|y13\(16) & (!\NCO_1MHz|Add99~0_combout\ & !\NCO_1MHz|y14[15]~52\)) # (!\NCO_1MHz|y13\(16) & ((!\NCO_1MHz|y14[15]~52\) # (!\NCO_1MHz|Add99~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y13\(16),
	datab => \NCO_1MHz|Add99~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y14[15]~52\,
	combout => \NCO_1MHz|y14[16]~53_combout\,
	cout => \NCO_1MHz|y14[16]~54\);

-- Location: LCCOMB_X24_Y23_N16
\NCO_1MHz|y14[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y14[17]~55_combout\ = ((\NCO_1MHz|y13\(17) $ (\NCO_1MHz|Add99~0_combout\ $ (!\NCO_1MHz|y14[16]~54\)))) # (GND)
-- \NCO_1MHz|y14[17]~56\ = CARRY((\NCO_1MHz|y13\(17) & ((\NCO_1MHz|Add99~0_combout\) # (!\NCO_1MHz|y14[16]~54\))) # (!\NCO_1MHz|y13\(17) & (\NCO_1MHz|Add99~0_combout\ & !\NCO_1MHz|y14[16]~54\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y13\(17),
	datab => \NCO_1MHz|Add99~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y14[16]~54\,
	combout => \NCO_1MHz|y14[17]~55_combout\,
	cout => \NCO_1MHz|y14[17]~56\);

-- Location: LCCOMB_X24_Y23_N18
\NCO_1MHz|y14[18]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y14[18]~57_combout\ = \NCO_1MHz|Add99~0_combout\ $ (\NCO_1MHz|y14[17]~56\ $ (\NCO_1MHz|y13\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|Add99~0_combout\,
	datad => \NCO_1MHz|y13\(18),
	cin => \NCO_1MHz|y14[17]~56\,
	combout => \NCO_1MHz|y14[18]~57_combout\);

-- Location: FF_X24_Y23_N19
\NCO_1MHz|y14[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y14[18]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y14\(18));

-- Location: LCCOMB_X23_Y26_N8
\NCO_1MHz|Add104~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add104~0_combout\ = \NCO_1MHz|y14\(18) $ (((!\NCO_1MHz|temp14\(18) & ((\NCO_1MHz|temp14\(17)) # (\NCO_1MHz|LessThan29~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp14\(18),
	datab => \NCO_1MHz|temp14\(17),
	datac => \NCO_1MHz|y14\(18),
	datad => \NCO_1MHz|LessThan29~30_combout\,
	combout => \NCO_1MHz|Add104~0_combout\);

-- Location: FF_X24_Y25_N11
\NCO_1MHz|x14[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x14[14]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x14\(14));

-- Location: FF_X24_Y25_N9
\NCO_1MHz|x14[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x14[13]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x14\(13));

-- Location: FF_X24_Y25_N7
\NCO_1MHz|x14[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x14[12]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x14\(12));

-- Location: FF_X24_Y25_N5
\NCO_1MHz|x14[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x14[11]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x14\(11));

-- Location: FF_X24_Y25_N3
\NCO_1MHz|x14[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x14[10]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x14\(10));

-- Location: FF_X24_Y25_N1
\NCO_1MHz|x14[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x14[9]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x14\(9));

-- Location: FF_X24_Y26_N31
\NCO_1MHz|x14[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x14[8]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x14\(8));

-- Location: FF_X24_Y26_N29
\NCO_1MHz|x14[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x14[7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x14\(7));

-- Location: FF_X24_Y26_N27
\NCO_1MHz|x14[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x14[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x14\(6));

-- Location: FF_X24_Y26_N25
\NCO_1MHz|x14[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x14[5]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x14\(5));

-- Location: FF_X24_Y26_N23
\NCO_1MHz|x14[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x14[4]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x14\(4));

-- Location: FF_X24_Y26_N21
\NCO_1MHz|x14[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x14[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x14\(3));

-- Location: FF_X24_Y23_N17
\NCO_1MHz|y14[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y14[17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y14\(17));

-- Location: LCCOMB_X23_Y26_N10
\NCO_1MHz|Add104~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add104~1_combout\ = \NCO_1MHz|y14\(17) $ (((!\NCO_1MHz|temp14\(18) & ((\NCO_1MHz|temp14\(17)) # (\NCO_1MHz|LessThan29~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp14\(18),
	datab => \NCO_1MHz|y14\(17),
	datac => \NCO_1MHz|temp14\(17),
	datad => \NCO_1MHz|LessThan29~30_combout\,
	combout => \NCO_1MHz|Add104~1_combout\);

-- Location: FF_X24_Y26_N19
\NCO_1MHz|x14[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x14[2]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x14\(2));

-- Location: FF_X24_Y26_N17
\NCO_1MHz|x14[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x14[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x14\(1));

-- Location: FF_X24_Y23_N15
\NCO_1MHz|y14[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y14[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y14\(16));

-- Location: LCCOMB_X23_Y26_N4
\NCO_1MHz|Add104~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add104~2_combout\ = \NCO_1MHz|y14\(16) $ (((!\NCO_1MHz|temp14\(18) & ((\NCO_1MHz|temp14\(17)) # (\NCO_1MHz|LessThan29~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp14\(18),
	datab => \NCO_1MHz|temp14\(17),
	datac => \NCO_1MHz|y14\(16),
	datad => \NCO_1MHz|LessThan29~30_combout\,
	combout => \NCO_1MHz|Add104~2_combout\);

-- Location: FF_X24_Y23_N13
\NCO_1MHz|y14[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y14[15]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y14\(15));

-- Location: LCCOMB_X23_Y26_N6
\NCO_1MHz|Add104~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add104~3_combout\ = \NCO_1MHz|y14\(15) $ (((!\NCO_1MHz|temp14\(18) & ((\NCO_1MHz|temp14\(17)) # (\NCO_1MHz|LessThan29~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp14\(18),
	datab => \NCO_1MHz|temp14\(17),
	datac => \NCO_1MHz|y14\(15),
	datad => \NCO_1MHz|LessThan29~30_combout\,
	combout => \NCO_1MHz|Add104~3_combout\);

-- Location: FF_X24_Y26_N15
\NCO_1MHz|x14[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x14[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x14\(0));

-- Location: LCCOMB_X23_Y26_N12
\NCO_1MHz|x15[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x15[0]~20_cout\ = CARRY((\NCO_1MHz|temp14\(18)) # (!\NCO_1MHz|judge15~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp14\(18),
	datab => \NCO_1MHz|judge15~0_combout\,
	datad => VCC,
	cout => \NCO_1MHz|x15[0]~20_cout\);

-- Location: LCCOMB_X23_Y26_N14
\NCO_1MHz|x15[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x15[0]~21_combout\ = (\NCO_1MHz|Add104~3_combout\ & ((\NCO_1MHz|x14\(0) & (!\NCO_1MHz|x15[0]~20_cout\)) # (!\NCO_1MHz|x14\(0) & ((\NCO_1MHz|x15[0]~20_cout\) # (GND))))) # (!\NCO_1MHz|Add104~3_combout\ & ((\NCO_1MHz|x14\(0) & 
-- (\NCO_1MHz|x15[0]~20_cout\ & VCC)) # (!\NCO_1MHz|x14\(0) & (!\NCO_1MHz|x15[0]~20_cout\))))
-- \NCO_1MHz|x15[0]~22\ = CARRY((\NCO_1MHz|Add104~3_combout\ & ((!\NCO_1MHz|x15[0]~20_cout\) # (!\NCO_1MHz|x14\(0)))) # (!\NCO_1MHz|Add104~3_combout\ & (!\NCO_1MHz|x14\(0) & !\NCO_1MHz|x15[0]~20_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add104~3_combout\,
	datab => \NCO_1MHz|x14\(0),
	datad => VCC,
	cin => \NCO_1MHz|x15[0]~20_cout\,
	combout => \NCO_1MHz|x15[0]~21_combout\,
	cout => \NCO_1MHz|x15[0]~22\);

-- Location: LCCOMB_X23_Y26_N16
\NCO_1MHz|x15[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x15[1]~23_combout\ = ((\NCO_1MHz|x14\(1) $ (\NCO_1MHz|Add104~2_combout\ $ (\NCO_1MHz|x15[0]~22\)))) # (GND)
-- \NCO_1MHz|x15[1]~24\ = CARRY((\NCO_1MHz|x14\(1) & ((!\NCO_1MHz|x15[0]~22\) # (!\NCO_1MHz|Add104~2_combout\))) # (!\NCO_1MHz|x14\(1) & (!\NCO_1MHz|Add104~2_combout\ & !\NCO_1MHz|x15[0]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x14\(1),
	datab => \NCO_1MHz|Add104~2_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x15[0]~22\,
	combout => \NCO_1MHz|x15[1]~23_combout\,
	cout => \NCO_1MHz|x15[1]~24\);

-- Location: LCCOMB_X23_Y26_N18
\NCO_1MHz|x15[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x15[2]~25_combout\ = (\NCO_1MHz|Add104~1_combout\ & ((\NCO_1MHz|x14\(2) & (!\NCO_1MHz|x15[1]~24\)) # (!\NCO_1MHz|x14\(2) & ((\NCO_1MHz|x15[1]~24\) # (GND))))) # (!\NCO_1MHz|Add104~1_combout\ & ((\NCO_1MHz|x14\(2) & (\NCO_1MHz|x15[1]~24\ & VCC)) 
-- # (!\NCO_1MHz|x14\(2) & (!\NCO_1MHz|x15[1]~24\))))
-- \NCO_1MHz|x15[2]~26\ = CARRY((\NCO_1MHz|Add104~1_combout\ & ((!\NCO_1MHz|x15[1]~24\) # (!\NCO_1MHz|x14\(2)))) # (!\NCO_1MHz|Add104~1_combout\ & (!\NCO_1MHz|x14\(2) & !\NCO_1MHz|x15[1]~24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add104~1_combout\,
	datab => \NCO_1MHz|x14\(2),
	datad => VCC,
	cin => \NCO_1MHz|x15[1]~24\,
	combout => \NCO_1MHz|x15[2]~25_combout\,
	cout => \NCO_1MHz|x15[2]~26\);

-- Location: LCCOMB_X23_Y26_N20
\NCO_1MHz|x15[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x15[3]~27_combout\ = ((\NCO_1MHz|x14\(3) $ (\NCO_1MHz|Add104~0_combout\ $ (\NCO_1MHz|x15[2]~26\)))) # (GND)
-- \NCO_1MHz|x15[3]~28\ = CARRY((\NCO_1MHz|x14\(3) & ((!\NCO_1MHz|x15[2]~26\) # (!\NCO_1MHz|Add104~0_combout\))) # (!\NCO_1MHz|x14\(3) & (!\NCO_1MHz|Add104~0_combout\ & !\NCO_1MHz|x15[2]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x14\(3),
	datab => \NCO_1MHz|Add104~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x15[2]~26\,
	combout => \NCO_1MHz|x15[3]~27_combout\,
	cout => \NCO_1MHz|x15[3]~28\);

-- Location: LCCOMB_X23_Y26_N22
\NCO_1MHz|x15[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x15[4]~29_combout\ = (\NCO_1MHz|x14\(4) & ((\NCO_1MHz|Add104~0_combout\ & (!\NCO_1MHz|x15[3]~28\)) # (!\NCO_1MHz|Add104~0_combout\ & (\NCO_1MHz|x15[3]~28\ & VCC)))) # (!\NCO_1MHz|x14\(4) & ((\NCO_1MHz|Add104~0_combout\ & ((\NCO_1MHz|x15[3]~28\) 
-- # (GND))) # (!\NCO_1MHz|Add104~0_combout\ & (!\NCO_1MHz|x15[3]~28\))))
-- \NCO_1MHz|x15[4]~30\ = CARRY((\NCO_1MHz|x14\(4) & (\NCO_1MHz|Add104~0_combout\ & !\NCO_1MHz|x15[3]~28\)) # (!\NCO_1MHz|x14\(4) & ((\NCO_1MHz|Add104~0_combout\) # (!\NCO_1MHz|x15[3]~28\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x14\(4),
	datab => \NCO_1MHz|Add104~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x15[3]~28\,
	combout => \NCO_1MHz|x15[4]~29_combout\,
	cout => \NCO_1MHz|x15[4]~30\);

-- Location: LCCOMB_X23_Y26_N24
\NCO_1MHz|x15[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x15[5]~31_combout\ = ((\NCO_1MHz|x14\(5) $ (\NCO_1MHz|Add104~0_combout\ $ (\NCO_1MHz|x15[4]~30\)))) # (GND)
-- \NCO_1MHz|x15[5]~32\ = CARRY((\NCO_1MHz|x14\(5) & ((!\NCO_1MHz|x15[4]~30\) # (!\NCO_1MHz|Add104~0_combout\))) # (!\NCO_1MHz|x14\(5) & (!\NCO_1MHz|Add104~0_combout\ & !\NCO_1MHz|x15[4]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x14\(5),
	datab => \NCO_1MHz|Add104~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x15[4]~30\,
	combout => \NCO_1MHz|x15[5]~31_combout\,
	cout => \NCO_1MHz|x15[5]~32\);

-- Location: LCCOMB_X23_Y26_N26
\NCO_1MHz|x15[6]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x15[6]~33_combout\ = (\NCO_1MHz|Add104~0_combout\ & ((\NCO_1MHz|x14\(6) & (!\NCO_1MHz|x15[5]~32\)) # (!\NCO_1MHz|x14\(6) & ((\NCO_1MHz|x15[5]~32\) # (GND))))) # (!\NCO_1MHz|Add104~0_combout\ & ((\NCO_1MHz|x14\(6) & (\NCO_1MHz|x15[5]~32\ & VCC)) 
-- # (!\NCO_1MHz|x14\(6) & (!\NCO_1MHz|x15[5]~32\))))
-- \NCO_1MHz|x15[6]~34\ = CARRY((\NCO_1MHz|Add104~0_combout\ & ((!\NCO_1MHz|x15[5]~32\) # (!\NCO_1MHz|x14\(6)))) # (!\NCO_1MHz|Add104~0_combout\ & (!\NCO_1MHz|x14\(6) & !\NCO_1MHz|x15[5]~32\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add104~0_combout\,
	datab => \NCO_1MHz|x14\(6),
	datad => VCC,
	cin => \NCO_1MHz|x15[5]~32\,
	combout => \NCO_1MHz|x15[6]~33_combout\,
	cout => \NCO_1MHz|x15[6]~34\);

-- Location: LCCOMB_X23_Y26_N28
\NCO_1MHz|x15[7]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x15[7]~35_combout\ = ((\NCO_1MHz|Add104~0_combout\ $ (\NCO_1MHz|x14\(7) $ (\NCO_1MHz|x15[6]~34\)))) # (GND)
-- \NCO_1MHz|x15[7]~36\ = CARRY((\NCO_1MHz|Add104~0_combout\ & (\NCO_1MHz|x14\(7) & !\NCO_1MHz|x15[6]~34\)) # (!\NCO_1MHz|Add104~0_combout\ & ((\NCO_1MHz|x14\(7)) # (!\NCO_1MHz|x15[6]~34\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add104~0_combout\,
	datab => \NCO_1MHz|x14\(7),
	datad => VCC,
	cin => \NCO_1MHz|x15[6]~34\,
	combout => \NCO_1MHz|x15[7]~35_combout\,
	cout => \NCO_1MHz|x15[7]~36\);

-- Location: LCCOMB_X23_Y26_N30
\NCO_1MHz|x15[8]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x15[8]~37_combout\ = (\NCO_1MHz|x14\(8) & ((\NCO_1MHz|Add104~0_combout\ & (!\NCO_1MHz|x15[7]~36\)) # (!\NCO_1MHz|Add104~0_combout\ & (\NCO_1MHz|x15[7]~36\ & VCC)))) # (!\NCO_1MHz|x14\(8) & ((\NCO_1MHz|Add104~0_combout\ & ((\NCO_1MHz|x15[7]~36\) 
-- # (GND))) # (!\NCO_1MHz|Add104~0_combout\ & (!\NCO_1MHz|x15[7]~36\))))
-- \NCO_1MHz|x15[8]~38\ = CARRY((\NCO_1MHz|x14\(8) & (\NCO_1MHz|Add104~0_combout\ & !\NCO_1MHz|x15[7]~36\)) # (!\NCO_1MHz|x14\(8) & ((\NCO_1MHz|Add104~0_combout\) # (!\NCO_1MHz|x15[7]~36\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x14\(8),
	datab => \NCO_1MHz|Add104~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x15[7]~36\,
	combout => \NCO_1MHz|x15[8]~37_combout\,
	cout => \NCO_1MHz|x15[8]~38\);

-- Location: LCCOMB_X23_Y25_N0
\NCO_1MHz|x15[9]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x15[9]~39_combout\ = ((\NCO_1MHz|x14\(9) $ (\NCO_1MHz|Add104~0_combout\ $ (\NCO_1MHz|x15[8]~38\)))) # (GND)
-- \NCO_1MHz|x15[9]~40\ = CARRY((\NCO_1MHz|x14\(9) & ((!\NCO_1MHz|x15[8]~38\) # (!\NCO_1MHz|Add104~0_combout\))) # (!\NCO_1MHz|x14\(9) & (!\NCO_1MHz|Add104~0_combout\ & !\NCO_1MHz|x15[8]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x14\(9),
	datab => \NCO_1MHz|Add104~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x15[8]~38\,
	combout => \NCO_1MHz|x15[9]~39_combout\,
	cout => \NCO_1MHz|x15[9]~40\);

-- Location: LCCOMB_X23_Y25_N2
\NCO_1MHz|x15[10]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x15[10]~41_combout\ = (\NCO_1MHz|x14\(10) & ((\NCO_1MHz|Add104~0_combout\ & (!\NCO_1MHz|x15[9]~40\)) # (!\NCO_1MHz|Add104~0_combout\ & (\NCO_1MHz|x15[9]~40\ & VCC)))) # (!\NCO_1MHz|x14\(10) & ((\NCO_1MHz|Add104~0_combout\ & 
-- ((\NCO_1MHz|x15[9]~40\) # (GND))) # (!\NCO_1MHz|Add104~0_combout\ & (!\NCO_1MHz|x15[9]~40\))))
-- \NCO_1MHz|x15[10]~42\ = CARRY((\NCO_1MHz|x14\(10) & (\NCO_1MHz|Add104~0_combout\ & !\NCO_1MHz|x15[9]~40\)) # (!\NCO_1MHz|x14\(10) & ((\NCO_1MHz|Add104~0_combout\) # (!\NCO_1MHz|x15[9]~40\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x14\(10),
	datab => \NCO_1MHz|Add104~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x15[9]~40\,
	combout => \NCO_1MHz|x15[10]~41_combout\,
	cout => \NCO_1MHz|x15[10]~42\);

-- Location: LCCOMB_X23_Y25_N4
\NCO_1MHz|x15[11]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x15[11]~43_combout\ = ((\NCO_1MHz|x14\(11) $ (\NCO_1MHz|Add104~0_combout\ $ (\NCO_1MHz|x15[10]~42\)))) # (GND)
-- \NCO_1MHz|x15[11]~44\ = CARRY((\NCO_1MHz|x14\(11) & ((!\NCO_1MHz|x15[10]~42\) # (!\NCO_1MHz|Add104~0_combout\))) # (!\NCO_1MHz|x14\(11) & (!\NCO_1MHz|Add104~0_combout\ & !\NCO_1MHz|x15[10]~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x14\(11),
	datab => \NCO_1MHz|Add104~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x15[10]~42\,
	combout => \NCO_1MHz|x15[11]~43_combout\,
	cout => \NCO_1MHz|x15[11]~44\);

-- Location: LCCOMB_X23_Y25_N6
\NCO_1MHz|x15[12]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x15[12]~45_combout\ = (\NCO_1MHz|x14\(12) & ((\NCO_1MHz|Add104~0_combout\ & (!\NCO_1MHz|x15[11]~44\)) # (!\NCO_1MHz|Add104~0_combout\ & (\NCO_1MHz|x15[11]~44\ & VCC)))) # (!\NCO_1MHz|x14\(12) & ((\NCO_1MHz|Add104~0_combout\ & 
-- ((\NCO_1MHz|x15[11]~44\) # (GND))) # (!\NCO_1MHz|Add104~0_combout\ & (!\NCO_1MHz|x15[11]~44\))))
-- \NCO_1MHz|x15[12]~46\ = CARRY((\NCO_1MHz|x14\(12) & (\NCO_1MHz|Add104~0_combout\ & !\NCO_1MHz|x15[11]~44\)) # (!\NCO_1MHz|x14\(12) & ((\NCO_1MHz|Add104~0_combout\) # (!\NCO_1MHz|x15[11]~44\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x14\(12),
	datab => \NCO_1MHz|Add104~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x15[11]~44\,
	combout => \NCO_1MHz|x15[12]~45_combout\,
	cout => \NCO_1MHz|x15[12]~46\);

-- Location: LCCOMB_X23_Y25_N8
\NCO_1MHz|x15[13]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x15[13]~47_combout\ = ((\NCO_1MHz|x14\(13) $ (\NCO_1MHz|Add104~0_combout\ $ (\NCO_1MHz|x15[12]~46\)))) # (GND)
-- \NCO_1MHz|x15[13]~48\ = CARRY((\NCO_1MHz|x14\(13) & ((!\NCO_1MHz|x15[12]~46\) # (!\NCO_1MHz|Add104~0_combout\))) # (!\NCO_1MHz|x14\(13) & (!\NCO_1MHz|Add104~0_combout\ & !\NCO_1MHz|x15[12]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x14\(13),
	datab => \NCO_1MHz|Add104~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x15[12]~46\,
	combout => \NCO_1MHz|x15[13]~47_combout\,
	cout => \NCO_1MHz|x15[13]~48\);

-- Location: LCCOMB_X23_Y25_N10
\NCO_1MHz|x15[14]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x15[14]~49_combout\ = (\NCO_1MHz|x14\(14) & ((\NCO_1MHz|Add104~0_combout\ & (!\NCO_1MHz|x15[13]~48\)) # (!\NCO_1MHz|Add104~0_combout\ & (\NCO_1MHz|x15[13]~48\ & VCC)))) # (!\NCO_1MHz|x14\(14) & ((\NCO_1MHz|Add104~0_combout\ & 
-- ((\NCO_1MHz|x15[13]~48\) # (GND))) # (!\NCO_1MHz|Add104~0_combout\ & (!\NCO_1MHz|x15[13]~48\))))
-- \NCO_1MHz|x15[14]~50\ = CARRY((\NCO_1MHz|x14\(14) & (\NCO_1MHz|Add104~0_combout\ & !\NCO_1MHz|x15[13]~48\)) # (!\NCO_1MHz|x14\(14) & ((\NCO_1MHz|Add104~0_combout\) # (!\NCO_1MHz|x15[13]~48\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x14\(14),
	datab => \NCO_1MHz|Add104~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x15[13]~48\,
	combout => \NCO_1MHz|x15[14]~49_combout\,
	cout => \NCO_1MHz|x15[14]~50\);

-- Location: LCCOMB_X23_Y25_N12
\NCO_1MHz|x15[15]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x15[15]~51_combout\ = ((\NCO_1MHz|x14\(15) $ (\NCO_1MHz|Add104~0_combout\ $ (\NCO_1MHz|x15[14]~50\)))) # (GND)
-- \NCO_1MHz|x15[15]~52\ = CARRY((\NCO_1MHz|x14\(15) & ((!\NCO_1MHz|x15[14]~50\) # (!\NCO_1MHz|Add104~0_combout\))) # (!\NCO_1MHz|x14\(15) & (!\NCO_1MHz|Add104~0_combout\ & !\NCO_1MHz|x15[14]~50\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x14\(15),
	datab => \NCO_1MHz|Add104~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x15[14]~50\,
	combout => \NCO_1MHz|x15[15]~51_combout\,
	cout => \NCO_1MHz|x15[15]~52\);

-- Location: LCCOMB_X23_Y25_N14
\NCO_1MHz|x15[16]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x15[16]~53_combout\ = (\NCO_1MHz|x14\(16) & ((\NCO_1MHz|Add104~0_combout\ & (!\NCO_1MHz|x15[15]~52\)) # (!\NCO_1MHz|Add104~0_combout\ & (\NCO_1MHz|x15[15]~52\ & VCC)))) # (!\NCO_1MHz|x14\(16) & ((\NCO_1MHz|Add104~0_combout\ & 
-- ((\NCO_1MHz|x15[15]~52\) # (GND))) # (!\NCO_1MHz|Add104~0_combout\ & (!\NCO_1MHz|x15[15]~52\))))
-- \NCO_1MHz|x15[16]~54\ = CARRY((\NCO_1MHz|x14\(16) & (\NCO_1MHz|Add104~0_combout\ & !\NCO_1MHz|x15[15]~52\)) # (!\NCO_1MHz|x14\(16) & ((\NCO_1MHz|Add104~0_combout\) # (!\NCO_1MHz|x15[15]~52\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x14\(16),
	datab => \NCO_1MHz|Add104~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x15[15]~52\,
	combout => \NCO_1MHz|x15[16]~53_combout\,
	cout => \NCO_1MHz|x15[16]~54\);

-- Location: LCCOMB_X23_Y25_N16
\NCO_1MHz|x15[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x15[17]~55_combout\ = ((\NCO_1MHz|x14\(17) $ (\NCO_1MHz|Add104~0_combout\ $ (\NCO_1MHz|x15[16]~54\)))) # (GND)
-- \NCO_1MHz|x15[17]~56\ = CARRY((\NCO_1MHz|x14\(17) & ((!\NCO_1MHz|x15[16]~54\) # (!\NCO_1MHz|Add104~0_combout\))) # (!\NCO_1MHz|x14\(17) & (!\NCO_1MHz|Add104~0_combout\ & !\NCO_1MHz|x15[16]~54\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x14\(17),
	datab => \NCO_1MHz|Add104~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x15[16]~54\,
	combout => \NCO_1MHz|x15[17]~55_combout\,
	cout => \NCO_1MHz|x15[17]~56\);

-- Location: LCCOMB_X23_Y25_N18
\NCO_1MHz|x15[18]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x15[18]~57_combout\ = \NCO_1MHz|Add104~0_combout\ $ (\NCO_1MHz|x15[17]~56\ $ (!\NCO_1MHz|x14\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|Add104~0_combout\,
	datad => \NCO_1MHz|x14\(18),
	cin => \NCO_1MHz|x15[17]~56\,
	combout => \NCO_1MHz|x15[18]~57_combout\);

-- Location: FF_X23_Y25_N19
\NCO_1MHz|x15[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x15[18]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x15\(18));

-- Location: FF_X18_Y24_N15
\NCO_1MHz|temp15[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp15[17]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp15\(17));

-- Location: LCCOMB_X19_Y27_N20
\NCO_1MHz|Add111~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add111~0_combout\ = \NCO_1MHz|x15\(18) $ (((!\NCO_1MHz|temp15\(18) & ((\NCO_1MHz|LessThan31~30_combout\) # (\NCO_1MHz|temp15\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan31~30_combout\,
	datab => \NCO_1MHz|temp15\(18),
	datac => \NCO_1MHz|x15\(18),
	datad => \NCO_1MHz|temp15\(17),
	combout => \NCO_1MHz|Add111~0_combout\);

-- Location: FF_X23_Y28_N19
\NCO_1MHz|y15[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y15[2]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y15\(2));

-- Location: FF_X23_Y25_N17
\NCO_1MHz|x15[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x15[17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x15\(17));

-- Location: LCCOMB_X19_Y28_N6
\NCO_1MHz|Add111~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add111~1_combout\ = \NCO_1MHz|x15\(17) $ (((!\NCO_1MHz|temp15\(18) & ((\NCO_1MHz|temp15\(17)) # (\NCO_1MHz|LessThan31~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp15\(17),
	datab => \NCO_1MHz|temp15\(18),
	datac => \NCO_1MHz|LessThan31~30_combout\,
	datad => \NCO_1MHz|x15\(17),
	combout => \NCO_1MHz|Add111~1_combout\);

-- Location: FF_X23_Y28_N17
\NCO_1MHz|y15[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y15[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y15\(1));

-- Location: FF_X23_Y28_N15
\NCO_1MHz|y15[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y15[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y15\(0));

-- Location: FF_X23_Y25_N15
\NCO_1MHz|x15[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x15[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x15\(16));

-- Location: LCCOMB_X19_Y28_N8
\NCO_1MHz|Add111~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add111~2_combout\ = \NCO_1MHz|x15\(16) $ (((!\NCO_1MHz|temp15\(18) & ((\NCO_1MHz|LessThan31~30_combout\) # (\NCO_1MHz|temp15\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan31~30_combout\,
	datab => \NCO_1MHz|temp15\(18),
	datac => \NCO_1MHz|x15\(16),
	datad => \NCO_1MHz|temp15\(17),
	combout => \NCO_1MHz|Add111~2_combout\);

-- Location: LCCOMB_X19_Y28_N4
\NCO_1MHz|temp16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp16~0_combout\ = (\NCO_1MHz|LessThan31~30_combout\) # (\NCO_1MHz|temp15\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NCO_1MHz|LessThan31~30_combout\,
	datad => \NCO_1MHz|temp15\(17),
	combout => \NCO_1MHz|temp16~0_combout\);

-- Location: LCCOMB_X19_Y28_N12
\NCO_1MHz|y16[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y16[0]~20_cout\ = CARRY((!\NCO_1MHz|temp15\(18) & \NCO_1MHz|temp16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp15\(18),
	datab => \NCO_1MHz|temp16~0_combout\,
	datad => VCC,
	cout => \NCO_1MHz|y16[0]~20_cout\);

-- Location: LCCOMB_X19_Y28_N14
\NCO_1MHz|y16[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y16[0]~21_combout\ = (\NCO_1MHz|y15\(0) & ((\NCO_1MHz|Add111~2_combout\ & (\NCO_1MHz|y16[0]~20_cout\ & VCC)) # (!\NCO_1MHz|Add111~2_combout\ & (!\NCO_1MHz|y16[0]~20_cout\)))) # (!\NCO_1MHz|y15\(0) & ((\NCO_1MHz|Add111~2_combout\ & 
-- (!\NCO_1MHz|y16[0]~20_cout\)) # (!\NCO_1MHz|Add111~2_combout\ & ((\NCO_1MHz|y16[0]~20_cout\) # (GND)))))
-- \NCO_1MHz|y16[0]~22\ = CARRY((\NCO_1MHz|y15\(0) & (!\NCO_1MHz|Add111~2_combout\ & !\NCO_1MHz|y16[0]~20_cout\)) # (!\NCO_1MHz|y15\(0) & ((!\NCO_1MHz|y16[0]~20_cout\) # (!\NCO_1MHz|Add111~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y15\(0),
	datab => \NCO_1MHz|Add111~2_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y16[0]~20_cout\,
	combout => \NCO_1MHz|y16[0]~21_combout\,
	cout => \NCO_1MHz|y16[0]~22\);

-- Location: LCCOMB_X19_Y28_N16
\NCO_1MHz|y16[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y16[1]~23_combout\ = ((\NCO_1MHz|Add111~1_combout\ $ (\NCO_1MHz|y15\(1) $ (!\NCO_1MHz|y16[0]~22\)))) # (GND)
-- \NCO_1MHz|y16[1]~24\ = CARRY((\NCO_1MHz|Add111~1_combout\ & ((\NCO_1MHz|y15\(1)) # (!\NCO_1MHz|y16[0]~22\))) # (!\NCO_1MHz|Add111~1_combout\ & (\NCO_1MHz|y15\(1) & !\NCO_1MHz|y16[0]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add111~1_combout\,
	datab => \NCO_1MHz|y15\(1),
	datad => VCC,
	cin => \NCO_1MHz|y16[0]~22\,
	combout => \NCO_1MHz|y16[1]~23_combout\,
	cout => \NCO_1MHz|y16[1]~24\);

-- Location: LCCOMB_X19_Y28_N18
\NCO_1MHz|y16[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y16[2]~25_combout\ = (\NCO_1MHz|y15\(2) & ((\NCO_1MHz|Add111~0_combout\ & (\NCO_1MHz|y16[1]~24\ & VCC)) # (!\NCO_1MHz|Add111~0_combout\ & (!\NCO_1MHz|y16[1]~24\)))) # (!\NCO_1MHz|y15\(2) & ((\NCO_1MHz|Add111~0_combout\ & (!\NCO_1MHz|y16[1]~24\)) 
-- # (!\NCO_1MHz|Add111~0_combout\ & ((\NCO_1MHz|y16[1]~24\) # (GND)))))
-- \NCO_1MHz|y16[2]~26\ = CARRY((\NCO_1MHz|y15\(2) & (!\NCO_1MHz|Add111~0_combout\ & !\NCO_1MHz|y16[1]~24\)) # (!\NCO_1MHz|y15\(2) & ((!\NCO_1MHz|y16[1]~24\) # (!\NCO_1MHz|Add111~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y15\(2),
	datab => \NCO_1MHz|Add111~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y16[1]~24\,
	combout => \NCO_1MHz|y16[2]~25_combout\,
	cout => \NCO_1MHz|y16[2]~26\);

-- Location: LCCOMB_X19_Y28_N20
\NCO_1MHz|y16[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y16[3]~27_combout\ = ((\NCO_1MHz|y15\(3) $ (\NCO_1MHz|Add111~0_combout\ $ (!\NCO_1MHz|y16[2]~26\)))) # (GND)
-- \NCO_1MHz|y16[3]~28\ = CARRY((\NCO_1MHz|y15\(3) & ((\NCO_1MHz|Add111~0_combout\) # (!\NCO_1MHz|y16[2]~26\))) # (!\NCO_1MHz|y15\(3) & (\NCO_1MHz|Add111~0_combout\ & !\NCO_1MHz|y16[2]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y15\(3),
	datab => \NCO_1MHz|Add111~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y16[2]~26\,
	combout => \NCO_1MHz|y16[3]~27_combout\,
	cout => \NCO_1MHz|y16[3]~28\);

-- Location: FF_X19_Y28_N21
\NCO_1MHz|y16[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y16[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y16\(3));

-- Location: FF_X24_Y23_N11
\NCO_1MHz|y14[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y14[14]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y14\(14));

-- Location: FF_X24_Y23_N9
\NCO_1MHz|y14[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y14[13]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y14\(13));

-- Location: FF_X24_Y23_N7
\NCO_1MHz|y14[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y14[12]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y14\(12));

-- Location: FF_X24_Y23_N5
\NCO_1MHz|y14[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y14[11]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y14\(11));

-- Location: FF_X24_Y23_N3
\NCO_1MHz|y14[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y14[10]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y14\(10));

-- Location: FF_X24_Y23_N1
\NCO_1MHz|y14[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y14[9]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y14\(9));

-- Location: FF_X24_Y24_N31
\NCO_1MHz|y14[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y14[8]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y14\(8));

-- Location: FF_X24_Y24_N29
\NCO_1MHz|y14[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y14[7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y14\(7));

-- Location: FF_X24_Y24_N27
\NCO_1MHz|y14[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y14[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y14\(6));

-- Location: FF_X24_Y24_N25
\NCO_1MHz|y14[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y14[5]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y14\(5));

-- Location: FF_X24_Y24_N23
\NCO_1MHz|y14[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y14[4]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y14\(4));

-- Location: LCCOMB_X23_Y28_N22
\NCO_1MHz|y15[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y15[4]~29_combout\ = (\NCO_1MHz|Add105~0_combout\ & ((\NCO_1MHz|y14\(4) & (\NCO_1MHz|y15[3]~28\ & VCC)) # (!\NCO_1MHz|y14\(4) & (!\NCO_1MHz|y15[3]~28\)))) # (!\NCO_1MHz|Add105~0_combout\ & ((\NCO_1MHz|y14\(4) & (!\NCO_1MHz|y15[3]~28\)) # 
-- (!\NCO_1MHz|y14\(4) & ((\NCO_1MHz|y15[3]~28\) # (GND)))))
-- \NCO_1MHz|y15[4]~30\ = CARRY((\NCO_1MHz|Add105~0_combout\ & (!\NCO_1MHz|y14\(4) & !\NCO_1MHz|y15[3]~28\)) # (!\NCO_1MHz|Add105~0_combout\ & ((!\NCO_1MHz|y15[3]~28\) # (!\NCO_1MHz|y14\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add105~0_combout\,
	datab => \NCO_1MHz|y14\(4),
	datad => VCC,
	cin => \NCO_1MHz|y15[3]~28\,
	combout => \NCO_1MHz|y15[4]~29_combout\,
	cout => \NCO_1MHz|y15[4]~30\);

-- Location: LCCOMB_X23_Y28_N24
\NCO_1MHz|y15[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y15[5]~31_combout\ = ((\NCO_1MHz|Add105~0_combout\ $ (\NCO_1MHz|y14\(5) $ (!\NCO_1MHz|y15[4]~30\)))) # (GND)
-- \NCO_1MHz|y15[5]~32\ = CARRY((\NCO_1MHz|Add105~0_combout\ & ((\NCO_1MHz|y14\(5)) # (!\NCO_1MHz|y15[4]~30\))) # (!\NCO_1MHz|Add105~0_combout\ & (\NCO_1MHz|y14\(5) & !\NCO_1MHz|y15[4]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add105~0_combout\,
	datab => \NCO_1MHz|y14\(5),
	datad => VCC,
	cin => \NCO_1MHz|y15[4]~30\,
	combout => \NCO_1MHz|y15[5]~31_combout\,
	cout => \NCO_1MHz|y15[5]~32\);

-- Location: LCCOMB_X23_Y28_N26
\NCO_1MHz|y15[6]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y15[6]~33_combout\ = (\NCO_1MHz|Add105~0_combout\ & ((\NCO_1MHz|y14\(6) & (\NCO_1MHz|y15[5]~32\ & VCC)) # (!\NCO_1MHz|y14\(6) & (!\NCO_1MHz|y15[5]~32\)))) # (!\NCO_1MHz|Add105~0_combout\ & ((\NCO_1MHz|y14\(6) & (!\NCO_1MHz|y15[5]~32\)) # 
-- (!\NCO_1MHz|y14\(6) & ((\NCO_1MHz|y15[5]~32\) # (GND)))))
-- \NCO_1MHz|y15[6]~34\ = CARRY((\NCO_1MHz|Add105~0_combout\ & (!\NCO_1MHz|y14\(6) & !\NCO_1MHz|y15[5]~32\)) # (!\NCO_1MHz|Add105~0_combout\ & ((!\NCO_1MHz|y15[5]~32\) # (!\NCO_1MHz|y14\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add105~0_combout\,
	datab => \NCO_1MHz|y14\(6),
	datad => VCC,
	cin => \NCO_1MHz|y15[5]~32\,
	combout => \NCO_1MHz|y15[6]~33_combout\,
	cout => \NCO_1MHz|y15[6]~34\);

-- Location: LCCOMB_X23_Y28_N28
\NCO_1MHz|y15[7]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y15[7]~35_combout\ = ((\NCO_1MHz|y14\(7) $ (\NCO_1MHz|Add105~0_combout\ $ (!\NCO_1MHz|y15[6]~34\)))) # (GND)
-- \NCO_1MHz|y15[7]~36\ = CARRY((\NCO_1MHz|y14\(7) & ((\NCO_1MHz|Add105~0_combout\) # (!\NCO_1MHz|y15[6]~34\))) # (!\NCO_1MHz|y14\(7) & (\NCO_1MHz|Add105~0_combout\ & !\NCO_1MHz|y15[6]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y14\(7),
	datab => \NCO_1MHz|Add105~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y15[6]~34\,
	combout => \NCO_1MHz|y15[7]~35_combout\,
	cout => \NCO_1MHz|y15[7]~36\);

-- Location: LCCOMB_X23_Y28_N30
\NCO_1MHz|y15[8]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y15[8]~37_combout\ = (\NCO_1MHz|y14\(8) & ((\NCO_1MHz|Add105~0_combout\ & (\NCO_1MHz|y15[7]~36\ & VCC)) # (!\NCO_1MHz|Add105~0_combout\ & (!\NCO_1MHz|y15[7]~36\)))) # (!\NCO_1MHz|y14\(8) & ((\NCO_1MHz|Add105~0_combout\ & (!\NCO_1MHz|y15[7]~36\)) 
-- # (!\NCO_1MHz|Add105~0_combout\ & ((\NCO_1MHz|y15[7]~36\) # (GND)))))
-- \NCO_1MHz|y15[8]~38\ = CARRY((\NCO_1MHz|y14\(8) & (!\NCO_1MHz|Add105~0_combout\ & !\NCO_1MHz|y15[7]~36\)) # (!\NCO_1MHz|y14\(8) & ((!\NCO_1MHz|y15[7]~36\) # (!\NCO_1MHz|Add105~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y14\(8),
	datab => \NCO_1MHz|Add105~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y15[7]~36\,
	combout => \NCO_1MHz|y15[8]~37_combout\,
	cout => \NCO_1MHz|y15[8]~38\);

-- Location: LCCOMB_X23_Y27_N0
\NCO_1MHz|y15[9]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y15[9]~39_combout\ = ((\NCO_1MHz|Add105~0_combout\ $ (\NCO_1MHz|y14\(9) $ (!\NCO_1MHz|y15[8]~38\)))) # (GND)
-- \NCO_1MHz|y15[9]~40\ = CARRY((\NCO_1MHz|Add105~0_combout\ & ((\NCO_1MHz|y14\(9)) # (!\NCO_1MHz|y15[8]~38\))) # (!\NCO_1MHz|Add105~0_combout\ & (\NCO_1MHz|y14\(9) & !\NCO_1MHz|y15[8]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add105~0_combout\,
	datab => \NCO_1MHz|y14\(9),
	datad => VCC,
	cin => \NCO_1MHz|y15[8]~38\,
	combout => \NCO_1MHz|y15[9]~39_combout\,
	cout => \NCO_1MHz|y15[9]~40\);

-- Location: LCCOMB_X23_Y27_N2
\NCO_1MHz|y15[10]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y15[10]~41_combout\ = (\NCO_1MHz|Add105~0_combout\ & ((\NCO_1MHz|y14\(10) & (\NCO_1MHz|y15[9]~40\ & VCC)) # (!\NCO_1MHz|y14\(10) & (!\NCO_1MHz|y15[9]~40\)))) # (!\NCO_1MHz|Add105~0_combout\ & ((\NCO_1MHz|y14\(10) & (!\NCO_1MHz|y15[9]~40\)) # 
-- (!\NCO_1MHz|y14\(10) & ((\NCO_1MHz|y15[9]~40\) # (GND)))))
-- \NCO_1MHz|y15[10]~42\ = CARRY((\NCO_1MHz|Add105~0_combout\ & (!\NCO_1MHz|y14\(10) & !\NCO_1MHz|y15[9]~40\)) # (!\NCO_1MHz|Add105~0_combout\ & ((!\NCO_1MHz|y15[9]~40\) # (!\NCO_1MHz|y14\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add105~0_combout\,
	datab => \NCO_1MHz|y14\(10),
	datad => VCC,
	cin => \NCO_1MHz|y15[9]~40\,
	combout => \NCO_1MHz|y15[10]~41_combout\,
	cout => \NCO_1MHz|y15[10]~42\);

-- Location: LCCOMB_X23_Y27_N4
\NCO_1MHz|y15[11]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y15[11]~43_combout\ = ((\NCO_1MHz|Add105~0_combout\ $ (\NCO_1MHz|y14\(11) $ (!\NCO_1MHz|y15[10]~42\)))) # (GND)
-- \NCO_1MHz|y15[11]~44\ = CARRY((\NCO_1MHz|Add105~0_combout\ & ((\NCO_1MHz|y14\(11)) # (!\NCO_1MHz|y15[10]~42\))) # (!\NCO_1MHz|Add105~0_combout\ & (\NCO_1MHz|y14\(11) & !\NCO_1MHz|y15[10]~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add105~0_combout\,
	datab => \NCO_1MHz|y14\(11),
	datad => VCC,
	cin => \NCO_1MHz|y15[10]~42\,
	combout => \NCO_1MHz|y15[11]~43_combout\,
	cout => \NCO_1MHz|y15[11]~44\);

-- Location: LCCOMB_X23_Y27_N6
\NCO_1MHz|y15[12]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y15[12]~45_combout\ = (\NCO_1MHz|y14\(12) & ((\NCO_1MHz|Add105~0_combout\ & (\NCO_1MHz|y15[11]~44\ & VCC)) # (!\NCO_1MHz|Add105~0_combout\ & (!\NCO_1MHz|y15[11]~44\)))) # (!\NCO_1MHz|y14\(12) & ((\NCO_1MHz|Add105~0_combout\ & 
-- (!\NCO_1MHz|y15[11]~44\)) # (!\NCO_1MHz|Add105~0_combout\ & ((\NCO_1MHz|y15[11]~44\) # (GND)))))
-- \NCO_1MHz|y15[12]~46\ = CARRY((\NCO_1MHz|y14\(12) & (!\NCO_1MHz|Add105~0_combout\ & !\NCO_1MHz|y15[11]~44\)) # (!\NCO_1MHz|y14\(12) & ((!\NCO_1MHz|y15[11]~44\) # (!\NCO_1MHz|Add105~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y14\(12),
	datab => \NCO_1MHz|Add105~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y15[11]~44\,
	combout => \NCO_1MHz|y15[12]~45_combout\,
	cout => \NCO_1MHz|y15[12]~46\);

-- Location: LCCOMB_X23_Y27_N8
\NCO_1MHz|y15[13]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y15[13]~47_combout\ = ((\NCO_1MHz|Add105~0_combout\ $ (\NCO_1MHz|y14\(13) $ (!\NCO_1MHz|y15[12]~46\)))) # (GND)
-- \NCO_1MHz|y15[13]~48\ = CARRY((\NCO_1MHz|Add105~0_combout\ & ((\NCO_1MHz|y14\(13)) # (!\NCO_1MHz|y15[12]~46\))) # (!\NCO_1MHz|Add105~0_combout\ & (\NCO_1MHz|y14\(13) & !\NCO_1MHz|y15[12]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add105~0_combout\,
	datab => \NCO_1MHz|y14\(13),
	datad => VCC,
	cin => \NCO_1MHz|y15[12]~46\,
	combout => \NCO_1MHz|y15[13]~47_combout\,
	cout => \NCO_1MHz|y15[13]~48\);

-- Location: LCCOMB_X23_Y27_N10
\NCO_1MHz|y15[14]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y15[14]~49_combout\ = (\NCO_1MHz|Add105~0_combout\ & ((\NCO_1MHz|y14\(14) & (\NCO_1MHz|y15[13]~48\ & VCC)) # (!\NCO_1MHz|y14\(14) & (!\NCO_1MHz|y15[13]~48\)))) # (!\NCO_1MHz|Add105~0_combout\ & ((\NCO_1MHz|y14\(14) & (!\NCO_1MHz|y15[13]~48\)) # 
-- (!\NCO_1MHz|y14\(14) & ((\NCO_1MHz|y15[13]~48\) # (GND)))))
-- \NCO_1MHz|y15[14]~50\ = CARRY((\NCO_1MHz|Add105~0_combout\ & (!\NCO_1MHz|y14\(14) & !\NCO_1MHz|y15[13]~48\)) # (!\NCO_1MHz|Add105~0_combout\ & ((!\NCO_1MHz|y15[13]~48\) # (!\NCO_1MHz|y14\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add105~0_combout\,
	datab => \NCO_1MHz|y14\(14),
	datad => VCC,
	cin => \NCO_1MHz|y15[13]~48\,
	combout => \NCO_1MHz|y15[14]~49_combout\,
	cout => \NCO_1MHz|y15[14]~50\);

-- Location: LCCOMB_X23_Y27_N12
\NCO_1MHz|y15[15]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y15[15]~51_combout\ = ((\NCO_1MHz|Add105~0_combout\ $ (\NCO_1MHz|y14\(15) $ (!\NCO_1MHz|y15[14]~50\)))) # (GND)
-- \NCO_1MHz|y15[15]~52\ = CARRY((\NCO_1MHz|Add105~0_combout\ & ((\NCO_1MHz|y14\(15)) # (!\NCO_1MHz|y15[14]~50\))) # (!\NCO_1MHz|Add105~0_combout\ & (\NCO_1MHz|y14\(15) & !\NCO_1MHz|y15[14]~50\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add105~0_combout\,
	datab => \NCO_1MHz|y14\(15),
	datad => VCC,
	cin => \NCO_1MHz|y15[14]~50\,
	combout => \NCO_1MHz|y15[15]~51_combout\,
	cout => \NCO_1MHz|y15[15]~52\);

-- Location: LCCOMB_X23_Y27_N14
\NCO_1MHz|y15[16]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y15[16]~53_combout\ = (\NCO_1MHz|Add105~0_combout\ & ((\NCO_1MHz|y14\(16) & (\NCO_1MHz|y15[15]~52\ & VCC)) # (!\NCO_1MHz|y14\(16) & (!\NCO_1MHz|y15[15]~52\)))) # (!\NCO_1MHz|Add105~0_combout\ & ((\NCO_1MHz|y14\(16) & (!\NCO_1MHz|y15[15]~52\)) # 
-- (!\NCO_1MHz|y14\(16) & ((\NCO_1MHz|y15[15]~52\) # (GND)))))
-- \NCO_1MHz|y15[16]~54\ = CARRY((\NCO_1MHz|Add105~0_combout\ & (!\NCO_1MHz|y14\(16) & !\NCO_1MHz|y15[15]~52\)) # (!\NCO_1MHz|Add105~0_combout\ & ((!\NCO_1MHz|y15[15]~52\) # (!\NCO_1MHz|y14\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add105~0_combout\,
	datab => \NCO_1MHz|y14\(16),
	datad => VCC,
	cin => \NCO_1MHz|y15[15]~52\,
	combout => \NCO_1MHz|y15[16]~53_combout\,
	cout => \NCO_1MHz|y15[16]~54\);

-- Location: LCCOMB_X23_Y27_N16
\NCO_1MHz|y15[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y15[17]~55_combout\ = ((\NCO_1MHz|Add105~0_combout\ $ (\NCO_1MHz|y14\(17) $ (!\NCO_1MHz|y15[16]~54\)))) # (GND)
-- \NCO_1MHz|y15[17]~56\ = CARRY((\NCO_1MHz|Add105~0_combout\ & ((\NCO_1MHz|y14\(17)) # (!\NCO_1MHz|y15[16]~54\))) # (!\NCO_1MHz|Add105~0_combout\ & (\NCO_1MHz|y14\(17) & !\NCO_1MHz|y15[16]~54\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add105~0_combout\,
	datab => \NCO_1MHz|y14\(17),
	datad => VCC,
	cin => \NCO_1MHz|y15[16]~54\,
	combout => \NCO_1MHz|y15[17]~55_combout\,
	cout => \NCO_1MHz|y15[17]~56\);

-- Location: LCCOMB_X23_Y27_N18
\NCO_1MHz|y15[18]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y15[18]~57_combout\ = \NCO_1MHz|Add105~0_combout\ $ (\NCO_1MHz|y15[17]~56\ $ (\NCO_1MHz|y14\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add105~0_combout\,
	datad => \NCO_1MHz|y14\(18),
	cin => \NCO_1MHz|y15[17]~56\,
	combout => \NCO_1MHz|y15[18]~57_combout\);

-- Location: FF_X23_Y27_N19
\NCO_1MHz|y15[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y15[18]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y15\(18));

-- Location: LCCOMB_X19_Y27_N30
\NCO_1MHz|Add110~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add110~0_combout\ = \NCO_1MHz|y15\(18) $ (((!\NCO_1MHz|temp15\(18) & ((\NCO_1MHz|temp15\(17)) # (\NCO_1MHz|LessThan31~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp15\(17),
	datab => \NCO_1MHz|temp15\(18),
	datac => \NCO_1MHz|LessThan31~30_combout\,
	datad => \NCO_1MHz|y15\(18),
	combout => \NCO_1MHz|Add110~0_combout\);

-- Location: FF_X23_Y25_N13
\NCO_1MHz|x15[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x15[15]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x15\(15));

-- Location: FF_X23_Y25_N11
\NCO_1MHz|x15[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x15[14]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x15\(14));

-- Location: FF_X23_Y25_N9
\NCO_1MHz|x15[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x15[13]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x15\(13));

-- Location: FF_X23_Y25_N7
\NCO_1MHz|x15[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x15[12]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x15\(12));

-- Location: FF_X23_Y25_N5
\NCO_1MHz|x15[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x15[11]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x15\(11));

-- Location: FF_X23_Y25_N3
\NCO_1MHz|x15[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x15[10]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x15\(10));

-- Location: FF_X23_Y25_N1
\NCO_1MHz|x15[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x15[9]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x15\(9));

-- Location: FF_X23_Y26_N31
\NCO_1MHz|x15[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x15[8]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x15\(8));

-- Location: FF_X23_Y26_N29
\NCO_1MHz|x15[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x15[7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x15\(7));

-- Location: FF_X23_Y26_N27
\NCO_1MHz|x15[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x15[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x15\(6));

-- Location: FF_X23_Y26_N25
\NCO_1MHz|x15[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x15[5]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x15\(5));

-- Location: FF_X23_Y26_N23
\NCO_1MHz|x15[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x15[4]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x15\(4));

-- Location: FF_X23_Y26_N21
\NCO_1MHz|x15[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x15[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x15\(3));

-- Location: FF_X23_Y26_N19
\NCO_1MHz|x15[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x15[2]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x15\(2));

-- Location: FF_X23_Y26_N17
\NCO_1MHz|x15[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x15[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x15\(1));

-- Location: FF_X23_Y27_N17
\NCO_1MHz|y15[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y15[17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y15\(17));

-- Location: LCCOMB_X19_Y27_N24
\NCO_1MHz|Add110~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add110~1_combout\ = \NCO_1MHz|y15\(17) $ (((!\NCO_1MHz|temp15\(18) & ((\NCO_1MHz|LessThan31~30_combout\) # (\NCO_1MHz|temp15\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|LessThan31~30_combout\,
	datab => \NCO_1MHz|temp15\(18),
	datac => \NCO_1MHz|y15\(17),
	datad => \NCO_1MHz|temp15\(17),
	combout => \NCO_1MHz|Add110~1_combout\);

-- Location: FF_X23_Y27_N15
\NCO_1MHz|y15[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y15[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y15\(16));

-- Location: LCCOMB_X19_Y27_N26
\NCO_1MHz|Add110~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add110~2_combout\ = \NCO_1MHz|y15\(16) $ (((!\NCO_1MHz|temp15\(18) & ((\NCO_1MHz|temp15\(17)) # (\NCO_1MHz|LessThan31~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp15\(17),
	datab => \NCO_1MHz|temp15\(18),
	datac => \NCO_1MHz|LessThan31~30_combout\,
	datad => \NCO_1MHz|y15\(16),
	combout => \NCO_1MHz|Add110~2_combout\);

-- Location: FF_X23_Y26_N15
\NCO_1MHz|x15[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x15[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x15\(0));

-- Location: LCCOMB_X19_Y30_N12
\NCO_1MHz|x16[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x16[0]~20_cout\ = CARRY((\NCO_1MHz|temp15\(18)) # (!\NCO_1MHz|temp16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp15\(18),
	datab => \NCO_1MHz|temp16~0_combout\,
	datad => VCC,
	cout => \NCO_1MHz|x16[0]~20_cout\);

-- Location: LCCOMB_X19_Y30_N14
\NCO_1MHz|x16[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x16[0]~21_combout\ = (\NCO_1MHz|Add110~2_combout\ & ((\NCO_1MHz|x15\(0) & (!\NCO_1MHz|x16[0]~20_cout\)) # (!\NCO_1MHz|x15\(0) & ((\NCO_1MHz|x16[0]~20_cout\) # (GND))))) # (!\NCO_1MHz|Add110~2_combout\ & ((\NCO_1MHz|x15\(0) & 
-- (\NCO_1MHz|x16[0]~20_cout\ & VCC)) # (!\NCO_1MHz|x15\(0) & (!\NCO_1MHz|x16[0]~20_cout\))))
-- \NCO_1MHz|x16[0]~22\ = CARRY((\NCO_1MHz|Add110~2_combout\ & ((!\NCO_1MHz|x16[0]~20_cout\) # (!\NCO_1MHz|x15\(0)))) # (!\NCO_1MHz|Add110~2_combout\ & (!\NCO_1MHz|x15\(0) & !\NCO_1MHz|x16[0]~20_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add110~2_combout\,
	datab => \NCO_1MHz|x15\(0),
	datad => VCC,
	cin => \NCO_1MHz|x16[0]~20_cout\,
	combout => \NCO_1MHz|x16[0]~21_combout\,
	cout => \NCO_1MHz|x16[0]~22\);

-- Location: LCCOMB_X19_Y30_N16
\NCO_1MHz|x16[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x16[1]~23_combout\ = ((\NCO_1MHz|x15\(1) $ (\NCO_1MHz|Add110~1_combout\ $ (\NCO_1MHz|x16[0]~22\)))) # (GND)
-- \NCO_1MHz|x16[1]~24\ = CARRY((\NCO_1MHz|x15\(1) & ((!\NCO_1MHz|x16[0]~22\) # (!\NCO_1MHz|Add110~1_combout\))) # (!\NCO_1MHz|x15\(1) & (!\NCO_1MHz|Add110~1_combout\ & !\NCO_1MHz|x16[0]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x15\(1),
	datab => \NCO_1MHz|Add110~1_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x16[0]~22\,
	combout => \NCO_1MHz|x16[1]~23_combout\,
	cout => \NCO_1MHz|x16[1]~24\);

-- Location: LCCOMB_X19_Y30_N18
\NCO_1MHz|x16[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x16[2]~25_combout\ = (\NCO_1MHz|Add110~0_combout\ & ((\NCO_1MHz|x15\(2) & (!\NCO_1MHz|x16[1]~24\)) # (!\NCO_1MHz|x15\(2) & ((\NCO_1MHz|x16[1]~24\) # (GND))))) # (!\NCO_1MHz|Add110~0_combout\ & ((\NCO_1MHz|x15\(2) & (\NCO_1MHz|x16[1]~24\ & VCC)) 
-- # (!\NCO_1MHz|x15\(2) & (!\NCO_1MHz|x16[1]~24\))))
-- \NCO_1MHz|x16[2]~26\ = CARRY((\NCO_1MHz|Add110~0_combout\ & ((!\NCO_1MHz|x16[1]~24\) # (!\NCO_1MHz|x15\(2)))) # (!\NCO_1MHz|Add110~0_combout\ & (!\NCO_1MHz|x15\(2) & !\NCO_1MHz|x16[1]~24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add110~0_combout\,
	datab => \NCO_1MHz|x15\(2),
	datad => VCC,
	cin => \NCO_1MHz|x16[1]~24\,
	combout => \NCO_1MHz|x16[2]~25_combout\,
	cout => \NCO_1MHz|x16[2]~26\);

-- Location: LCCOMB_X19_Y30_N20
\NCO_1MHz|x16[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x16[3]~27_combout\ = ((\NCO_1MHz|Add110~0_combout\ $ (\NCO_1MHz|x15\(3) $ (\NCO_1MHz|x16[2]~26\)))) # (GND)
-- \NCO_1MHz|x16[3]~28\ = CARRY((\NCO_1MHz|Add110~0_combout\ & (\NCO_1MHz|x15\(3) & !\NCO_1MHz|x16[2]~26\)) # (!\NCO_1MHz|Add110~0_combout\ & ((\NCO_1MHz|x15\(3)) # (!\NCO_1MHz|x16[2]~26\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add110~0_combout\,
	datab => \NCO_1MHz|x15\(3),
	datad => VCC,
	cin => \NCO_1MHz|x16[2]~26\,
	combout => \NCO_1MHz|x16[3]~27_combout\,
	cout => \NCO_1MHz|x16[3]~28\);

-- Location: LCCOMB_X19_Y30_N22
\NCO_1MHz|x16[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x16[4]~29_combout\ = (\NCO_1MHz|Add110~0_combout\ & ((\NCO_1MHz|x15\(4) & (!\NCO_1MHz|x16[3]~28\)) # (!\NCO_1MHz|x15\(4) & ((\NCO_1MHz|x16[3]~28\) # (GND))))) # (!\NCO_1MHz|Add110~0_combout\ & ((\NCO_1MHz|x15\(4) & (\NCO_1MHz|x16[3]~28\ & VCC)) 
-- # (!\NCO_1MHz|x15\(4) & (!\NCO_1MHz|x16[3]~28\))))
-- \NCO_1MHz|x16[4]~30\ = CARRY((\NCO_1MHz|Add110~0_combout\ & ((!\NCO_1MHz|x16[3]~28\) # (!\NCO_1MHz|x15\(4)))) # (!\NCO_1MHz|Add110~0_combout\ & (!\NCO_1MHz|x15\(4) & !\NCO_1MHz|x16[3]~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add110~0_combout\,
	datab => \NCO_1MHz|x15\(4),
	datad => VCC,
	cin => \NCO_1MHz|x16[3]~28\,
	combout => \NCO_1MHz|x16[4]~29_combout\,
	cout => \NCO_1MHz|x16[4]~30\);

-- Location: LCCOMB_X19_Y30_N24
\NCO_1MHz|x16[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x16[5]~31_combout\ = ((\NCO_1MHz|Add110~0_combout\ $ (\NCO_1MHz|x15\(5) $ (\NCO_1MHz|x16[4]~30\)))) # (GND)
-- \NCO_1MHz|x16[5]~32\ = CARRY((\NCO_1MHz|Add110~0_combout\ & (\NCO_1MHz|x15\(5) & !\NCO_1MHz|x16[4]~30\)) # (!\NCO_1MHz|Add110~0_combout\ & ((\NCO_1MHz|x15\(5)) # (!\NCO_1MHz|x16[4]~30\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add110~0_combout\,
	datab => \NCO_1MHz|x15\(5),
	datad => VCC,
	cin => \NCO_1MHz|x16[4]~30\,
	combout => \NCO_1MHz|x16[5]~31_combout\,
	cout => \NCO_1MHz|x16[5]~32\);

-- Location: LCCOMB_X19_Y30_N26
\NCO_1MHz|x16[6]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x16[6]~33_combout\ = (\NCO_1MHz|Add110~0_combout\ & ((\NCO_1MHz|x15\(6) & (!\NCO_1MHz|x16[5]~32\)) # (!\NCO_1MHz|x15\(6) & ((\NCO_1MHz|x16[5]~32\) # (GND))))) # (!\NCO_1MHz|Add110~0_combout\ & ((\NCO_1MHz|x15\(6) & (\NCO_1MHz|x16[5]~32\ & VCC)) 
-- # (!\NCO_1MHz|x15\(6) & (!\NCO_1MHz|x16[5]~32\))))
-- \NCO_1MHz|x16[6]~34\ = CARRY((\NCO_1MHz|Add110~0_combout\ & ((!\NCO_1MHz|x16[5]~32\) # (!\NCO_1MHz|x15\(6)))) # (!\NCO_1MHz|Add110~0_combout\ & (!\NCO_1MHz|x15\(6) & !\NCO_1MHz|x16[5]~32\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add110~0_combout\,
	datab => \NCO_1MHz|x15\(6),
	datad => VCC,
	cin => \NCO_1MHz|x16[5]~32\,
	combout => \NCO_1MHz|x16[6]~33_combout\,
	cout => \NCO_1MHz|x16[6]~34\);

-- Location: LCCOMB_X19_Y30_N28
\NCO_1MHz|x16[7]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x16[7]~35_combout\ = ((\NCO_1MHz|Add110~0_combout\ $ (\NCO_1MHz|x15\(7) $ (\NCO_1MHz|x16[6]~34\)))) # (GND)
-- \NCO_1MHz|x16[7]~36\ = CARRY((\NCO_1MHz|Add110~0_combout\ & (\NCO_1MHz|x15\(7) & !\NCO_1MHz|x16[6]~34\)) # (!\NCO_1MHz|Add110~0_combout\ & ((\NCO_1MHz|x15\(7)) # (!\NCO_1MHz|x16[6]~34\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add110~0_combout\,
	datab => \NCO_1MHz|x15\(7),
	datad => VCC,
	cin => \NCO_1MHz|x16[6]~34\,
	combout => \NCO_1MHz|x16[7]~35_combout\,
	cout => \NCO_1MHz|x16[7]~36\);

-- Location: LCCOMB_X19_Y30_N30
\NCO_1MHz|x16[8]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x16[8]~37_combout\ = (\NCO_1MHz|Add110~0_combout\ & ((\NCO_1MHz|x15\(8) & (!\NCO_1MHz|x16[7]~36\)) # (!\NCO_1MHz|x15\(8) & ((\NCO_1MHz|x16[7]~36\) # (GND))))) # (!\NCO_1MHz|Add110~0_combout\ & ((\NCO_1MHz|x15\(8) & (\NCO_1MHz|x16[7]~36\ & VCC)) 
-- # (!\NCO_1MHz|x15\(8) & (!\NCO_1MHz|x16[7]~36\))))
-- \NCO_1MHz|x16[8]~38\ = CARRY((\NCO_1MHz|Add110~0_combout\ & ((!\NCO_1MHz|x16[7]~36\) # (!\NCO_1MHz|x15\(8)))) # (!\NCO_1MHz|Add110~0_combout\ & (!\NCO_1MHz|x15\(8) & !\NCO_1MHz|x16[7]~36\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add110~0_combout\,
	datab => \NCO_1MHz|x15\(8),
	datad => VCC,
	cin => \NCO_1MHz|x16[7]~36\,
	combout => \NCO_1MHz|x16[8]~37_combout\,
	cout => \NCO_1MHz|x16[8]~38\);

-- Location: LCCOMB_X19_Y29_N0
\NCO_1MHz|x16[9]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x16[9]~39_combout\ = ((\NCO_1MHz|x15\(9) $ (\NCO_1MHz|Add110~0_combout\ $ (\NCO_1MHz|x16[8]~38\)))) # (GND)
-- \NCO_1MHz|x16[9]~40\ = CARRY((\NCO_1MHz|x15\(9) & ((!\NCO_1MHz|x16[8]~38\) # (!\NCO_1MHz|Add110~0_combout\))) # (!\NCO_1MHz|x15\(9) & (!\NCO_1MHz|Add110~0_combout\ & !\NCO_1MHz|x16[8]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x15\(9),
	datab => \NCO_1MHz|Add110~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x16[8]~38\,
	combout => \NCO_1MHz|x16[9]~39_combout\,
	cout => \NCO_1MHz|x16[9]~40\);

-- Location: LCCOMB_X19_Y29_N2
\NCO_1MHz|x16[10]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x16[10]~41_combout\ = (\NCO_1MHz|x15\(10) & ((\NCO_1MHz|Add110~0_combout\ & (!\NCO_1MHz|x16[9]~40\)) # (!\NCO_1MHz|Add110~0_combout\ & (\NCO_1MHz|x16[9]~40\ & VCC)))) # (!\NCO_1MHz|x15\(10) & ((\NCO_1MHz|Add110~0_combout\ & 
-- ((\NCO_1MHz|x16[9]~40\) # (GND))) # (!\NCO_1MHz|Add110~0_combout\ & (!\NCO_1MHz|x16[9]~40\))))
-- \NCO_1MHz|x16[10]~42\ = CARRY((\NCO_1MHz|x15\(10) & (\NCO_1MHz|Add110~0_combout\ & !\NCO_1MHz|x16[9]~40\)) # (!\NCO_1MHz|x15\(10) & ((\NCO_1MHz|Add110~0_combout\) # (!\NCO_1MHz|x16[9]~40\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x15\(10),
	datab => \NCO_1MHz|Add110~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x16[9]~40\,
	combout => \NCO_1MHz|x16[10]~41_combout\,
	cout => \NCO_1MHz|x16[10]~42\);

-- Location: LCCOMB_X19_Y29_N4
\NCO_1MHz|x16[11]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x16[11]~43_combout\ = ((\NCO_1MHz|x15\(11) $ (\NCO_1MHz|Add110~0_combout\ $ (\NCO_1MHz|x16[10]~42\)))) # (GND)
-- \NCO_1MHz|x16[11]~44\ = CARRY((\NCO_1MHz|x15\(11) & ((!\NCO_1MHz|x16[10]~42\) # (!\NCO_1MHz|Add110~0_combout\))) # (!\NCO_1MHz|x15\(11) & (!\NCO_1MHz|Add110~0_combout\ & !\NCO_1MHz|x16[10]~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x15\(11),
	datab => \NCO_1MHz|Add110~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x16[10]~42\,
	combout => \NCO_1MHz|x16[11]~43_combout\,
	cout => \NCO_1MHz|x16[11]~44\);

-- Location: LCCOMB_X19_Y29_N6
\NCO_1MHz|x16[12]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x16[12]~45_combout\ = (\NCO_1MHz|x15\(12) & ((\NCO_1MHz|Add110~0_combout\ & (!\NCO_1MHz|x16[11]~44\)) # (!\NCO_1MHz|Add110~0_combout\ & (\NCO_1MHz|x16[11]~44\ & VCC)))) # (!\NCO_1MHz|x15\(12) & ((\NCO_1MHz|Add110~0_combout\ & 
-- ((\NCO_1MHz|x16[11]~44\) # (GND))) # (!\NCO_1MHz|Add110~0_combout\ & (!\NCO_1MHz|x16[11]~44\))))
-- \NCO_1MHz|x16[12]~46\ = CARRY((\NCO_1MHz|x15\(12) & (\NCO_1MHz|Add110~0_combout\ & !\NCO_1MHz|x16[11]~44\)) # (!\NCO_1MHz|x15\(12) & ((\NCO_1MHz|Add110~0_combout\) # (!\NCO_1MHz|x16[11]~44\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x15\(12),
	datab => \NCO_1MHz|Add110~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x16[11]~44\,
	combout => \NCO_1MHz|x16[12]~45_combout\,
	cout => \NCO_1MHz|x16[12]~46\);

-- Location: LCCOMB_X19_Y29_N8
\NCO_1MHz|x16[13]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x16[13]~47_combout\ = ((\NCO_1MHz|x15\(13) $ (\NCO_1MHz|Add110~0_combout\ $ (\NCO_1MHz|x16[12]~46\)))) # (GND)
-- \NCO_1MHz|x16[13]~48\ = CARRY((\NCO_1MHz|x15\(13) & ((!\NCO_1MHz|x16[12]~46\) # (!\NCO_1MHz|Add110~0_combout\))) # (!\NCO_1MHz|x15\(13) & (!\NCO_1MHz|Add110~0_combout\ & !\NCO_1MHz|x16[12]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x15\(13),
	datab => \NCO_1MHz|Add110~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x16[12]~46\,
	combout => \NCO_1MHz|x16[13]~47_combout\,
	cout => \NCO_1MHz|x16[13]~48\);

-- Location: LCCOMB_X19_Y29_N10
\NCO_1MHz|x16[14]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x16[14]~49_combout\ = (\NCO_1MHz|x15\(14) & ((\NCO_1MHz|Add110~0_combout\ & (!\NCO_1MHz|x16[13]~48\)) # (!\NCO_1MHz|Add110~0_combout\ & (\NCO_1MHz|x16[13]~48\ & VCC)))) # (!\NCO_1MHz|x15\(14) & ((\NCO_1MHz|Add110~0_combout\ & 
-- ((\NCO_1MHz|x16[13]~48\) # (GND))) # (!\NCO_1MHz|Add110~0_combout\ & (!\NCO_1MHz|x16[13]~48\))))
-- \NCO_1MHz|x16[14]~50\ = CARRY((\NCO_1MHz|x15\(14) & (\NCO_1MHz|Add110~0_combout\ & !\NCO_1MHz|x16[13]~48\)) # (!\NCO_1MHz|x15\(14) & ((\NCO_1MHz|Add110~0_combout\) # (!\NCO_1MHz|x16[13]~48\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x15\(14),
	datab => \NCO_1MHz|Add110~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x16[13]~48\,
	combout => \NCO_1MHz|x16[14]~49_combout\,
	cout => \NCO_1MHz|x16[14]~50\);

-- Location: LCCOMB_X19_Y29_N12
\NCO_1MHz|x16[15]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x16[15]~51_combout\ = ((\NCO_1MHz|x15\(15) $ (\NCO_1MHz|Add110~0_combout\ $ (\NCO_1MHz|x16[14]~50\)))) # (GND)
-- \NCO_1MHz|x16[15]~52\ = CARRY((\NCO_1MHz|x15\(15) & ((!\NCO_1MHz|x16[14]~50\) # (!\NCO_1MHz|Add110~0_combout\))) # (!\NCO_1MHz|x15\(15) & (!\NCO_1MHz|Add110~0_combout\ & !\NCO_1MHz|x16[14]~50\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x15\(15),
	datab => \NCO_1MHz|Add110~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x16[14]~50\,
	combout => \NCO_1MHz|x16[15]~51_combout\,
	cout => \NCO_1MHz|x16[15]~52\);

-- Location: LCCOMB_X19_Y29_N14
\NCO_1MHz|x16[16]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x16[16]~53_combout\ = (\NCO_1MHz|Add110~0_combout\ & ((\NCO_1MHz|x15\(16) & (!\NCO_1MHz|x16[15]~52\)) # (!\NCO_1MHz|x15\(16) & ((\NCO_1MHz|x16[15]~52\) # (GND))))) # (!\NCO_1MHz|Add110~0_combout\ & ((\NCO_1MHz|x15\(16) & (\NCO_1MHz|x16[15]~52\ & 
-- VCC)) # (!\NCO_1MHz|x15\(16) & (!\NCO_1MHz|x16[15]~52\))))
-- \NCO_1MHz|x16[16]~54\ = CARRY((\NCO_1MHz|Add110~0_combout\ & ((!\NCO_1MHz|x16[15]~52\) # (!\NCO_1MHz|x15\(16)))) # (!\NCO_1MHz|Add110~0_combout\ & (!\NCO_1MHz|x15\(16) & !\NCO_1MHz|x16[15]~52\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add110~0_combout\,
	datab => \NCO_1MHz|x15\(16),
	datad => VCC,
	cin => \NCO_1MHz|x16[15]~52\,
	combout => \NCO_1MHz|x16[16]~53_combout\,
	cout => \NCO_1MHz|x16[16]~54\);

-- Location: LCCOMB_X19_Y29_N16
\NCO_1MHz|x16[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x16[17]~55_combout\ = ((\NCO_1MHz|x15\(17) $ (\NCO_1MHz|Add110~0_combout\ $ (\NCO_1MHz|x16[16]~54\)))) # (GND)
-- \NCO_1MHz|x16[17]~56\ = CARRY((\NCO_1MHz|x15\(17) & ((!\NCO_1MHz|x16[16]~54\) # (!\NCO_1MHz|Add110~0_combout\))) # (!\NCO_1MHz|x15\(17) & (!\NCO_1MHz|Add110~0_combout\ & !\NCO_1MHz|x16[16]~54\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x15\(17),
	datab => \NCO_1MHz|Add110~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x16[16]~54\,
	combout => \NCO_1MHz|x16[17]~55_combout\,
	cout => \NCO_1MHz|x16[17]~56\);

-- Location: LCCOMB_X19_Y29_N18
\NCO_1MHz|x16[18]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x16[18]~57_combout\ = \NCO_1MHz|Add110~0_combout\ $ (\NCO_1MHz|x16[17]~56\ $ (!\NCO_1MHz|x15\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|Add110~0_combout\,
	datad => \NCO_1MHz|x15\(18),
	cin => \NCO_1MHz|x16[17]~56\,
	combout => \NCO_1MHz|x16[18]~57_combout\);

-- Location: FF_X19_Y29_N19
\NCO_1MHz|x16[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x16[18]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x16\(18));

-- Location: LCCOMB_X16_Y25_N14
\NCO_1MHz|Add109~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add109~0_combout\ = \NCO_1MHz|temp15\(1) $ (VCC)
-- \NCO_1MHz|Add109~1\ = CARRY(\NCO_1MHz|temp15\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp15\(1),
	datad => VCC,
	combout => \NCO_1MHz|Add109~0_combout\,
	cout => \NCO_1MHz|Add109~1\);

-- Location: LCCOMB_X16_Y25_N16
\NCO_1MHz|Add109~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add109~2_combout\ = (\NCO_1MHz|temp15\(2) & (\NCO_1MHz|Add109~1\ & VCC)) # (!\NCO_1MHz|temp15\(2) & (!\NCO_1MHz|Add109~1\))
-- \NCO_1MHz|Add109~3\ = CARRY((!\NCO_1MHz|temp15\(2) & !\NCO_1MHz|Add109~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp15\(2),
	datad => VCC,
	cin => \NCO_1MHz|Add109~1\,
	combout => \NCO_1MHz|Add109~2_combout\,
	cout => \NCO_1MHz|Add109~3\);

-- Location: LCCOMB_X16_Y25_N18
\NCO_1MHz|Add109~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add109~4_combout\ = (\NCO_1MHz|temp15\(3) & ((GND) # (!\NCO_1MHz|Add109~3\))) # (!\NCO_1MHz|temp15\(3) & (\NCO_1MHz|Add109~3\ $ (GND)))
-- \NCO_1MHz|Add109~5\ = CARRY((\NCO_1MHz|temp15\(3)) # (!\NCO_1MHz|Add109~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp15\(3),
	datad => VCC,
	cin => \NCO_1MHz|Add109~3\,
	combout => \NCO_1MHz|Add109~4_combout\,
	cout => \NCO_1MHz|Add109~5\);

-- Location: LCCOMB_X16_Y25_N20
\NCO_1MHz|Add109~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add109~6_combout\ = (\NCO_1MHz|temp15\(4) & (\NCO_1MHz|Add109~5\ & VCC)) # (!\NCO_1MHz|temp15\(4) & (!\NCO_1MHz|Add109~5\))
-- \NCO_1MHz|Add109~7\ = CARRY((!\NCO_1MHz|temp15\(4) & !\NCO_1MHz|Add109~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp15\(4),
	datad => VCC,
	cin => \NCO_1MHz|Add109~5\,
	combout => \NCO_1MHz|Add109~6_combout\,
	cout => \NCO_1MHz|Add109~7\);

-- Location: LCCOMB_X16_Y25_N22
\NCO_1MHz|Add109~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add109~8_combout\ = (\NCO_1MHz|temp15\(5) & ((GND) # (!\NCO_1MHz|Add109~7\))) # (!\NCO_1MHz|temp15\(5) & (\NCO_1MHz|Add109~7\ $ (GND)))
-- \NCO_1MHz|Add109~9\ = CARRY((\NCO_1MHz|temp15\(5)) # (!\NCO_1MHz|Add109~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp15\(5),
	datad => VCC,
	cin => \NCO_1MHz|Add109~7\,
	combout => \NCO_1MHz|Add109~8_combout\,
	cout => \NCO_1MHz|Add109~9\);

-- Location: LCCOMB_X16_Y25_N24
\NCO_1MHz|Add109~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add109~10_combout\ = (\NCO_1MHz|temp15\(6) & (\NCO_1MHz|Add109~9\ & VCC)) # (!\NCO_1MHz|temp15\(6) & (!\NCO_1MHz|Add109~9\))
-- \NCO_1MHz|Add109~11\ = CARRY((!\NCO_1MHz|temp15\(6) & !\NCO_1MHz|Add109~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp15\(6),
	datad => VCC,
	cin => \NCO_1MHz|Add109~9\,
	combout => \NCO_1MHz|Add109~10_combout\,
	cout => \NCO_1MHz|Add109~11\);

-- Location: LCCOMB_X16_Y25_N26
\NCO_1MHz|Add109~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add109~12_combout\ = (\NCO_1MHz|temp15\(7) & ((GND) # (!\NCO_1MHz|Add109~11\))) # (!\NCO_1MHz|temp15\(7) & (\NCO_1MHz|Add109~11\ $ (GND)))
-- \NCO_1MHz|Add109~13\ = CARRY((\NCO_1MHz|temp15\(7)) # (!\NCO_1MHz|Add109~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp15\(7),
	datad => VCC,
	cin => \NCO_1MHz|Add109~11\,
	combout => \NCO_1MHz|Add109~12_combout\,
	cout => \NCO_1MHz|Add109~13\);

-- Location: LCCOMB_X16_Y25_N28
\NCO_1MHz|Add109~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add109~14_combout\ = (\NCO_1MHz|temp15\(8) & (\NCO_1MHz|Add109~13\ & VCC)) # (!\NCO_1MHz|temp15\(8) & (!\NCO_1MHz|Add109~13\))
-- \NCO_1MHz|Add109~15\ = CARRY((!\NCO_1MHz|temp15\(8) & !\NCO_1MHz|Add109~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp15\(8),
	datad => VCC,
	cin => \NCO_1MHz|Add109~13\,
	combout => \NCO_1MHz|Add109~14_combout\,
	cout => \NCO_1MHz|Add109~15\);

-- Location: LCCOMB_X16_Y25_N30
\NCO_1MHz|Add109~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add109~16_combout\ = (\NCO_1MHz|temp15\(9) & ((GND) # (!\NCO_1MHz|Add109~15\))) # (!\NCO_1MHz|temp15\(9) & (\NCO_1MHz|Add109~15\ $ (GND)))
-- \NCO_1MHz|Add109~17\ = CARRY((\NCO_1MHz|temp15\(9)) # (!\NCO_1MHz|Add109~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp15\(9),
	datad => VCC,
	cin => \NCO_1MHz|Add109~15\,
	combout => \NCO_1MHz|Add109~16_combout\,
	cout => \NCO_1MHz|Add109~17\);

-- Location: LCCOMB_X16_Y24_N0
\NCO_1MHz|Add109~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add109~18_combout\ = (\NCO_1MHz|temp15\(10) & (\NCO_1MHz|Add109~17\ & VCC)) # (!\NCO_1MHz|temp15\(10) & (!\NCO_1MHz|Add109~17\))
-- \NCO_1MHz|Add109~19\ = CARRY((!\NCO_1MHz|temp15\(10) & !\NCO_1MHz|Add109~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp15\(10),
	datad => VCC,
	cin => \NCO_1MHz|Add109~17\,
	combout => \NCO_1MHz|Add109~18_combout\,
	cout => \NCO_1MHz|Add109~19\);

-- Location: LCCOMB_X16_Y24_N2
\NCO_1MHz|Add109~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add109~20_combout\ = (\NCO_1MHz|temp15\(11) & ((GND) # (!\NCO_1MHz|Add109~19\))) # (!\NCO_1MHz|temp15\(11) & (\NCO_1MHz|Add109~19\ $ (GND)))
-- \NCO_1MHz|Add109~21\ = CARRY((\NCO_1MHz|temp15\(11)) # (!\NCO_1MHz|Add109~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp15\(11),
	datad => VCC,
	cin => \NCO_1MHz|Add109~19\,
	combout => \NCO_1MHz|Add109~20_combout\,
	cout => \NCO_1MHz|Add109~21\);

-- Location: LCCOMB_X16_Y24_N4
\NCO_1MHz|Add109~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add109~22_combout\ = (\NCO_1MHz|temp15\(12) & (\NCO_1MHz|Add109~21\ & VCC)) # (!\NCO_1MHz|temp15\(12) & (!\NCO_1MHz|Add109~21\))
-- \NCO_1MHz|Add109~23\ = CARRY((!\NCO_1MHz|temp15\(12) & !\NCO_1MHz|Add109~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp15\(12),
	datad => VCC,
	cin => \NCO_1MHz|Add109~21\,
	combout => \NCO_1MHz|Add109~22_combout\,
	cout => \NCO_1MHz|Add109~23\);

-- Location: LCCOMB_X16_Y24_N6
\NCO_1MHz|Add109~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add109~24_combout\ = (\NCO_1MHz|temp15\(13) & ((GND) # (!\NCO_1MHz|Add109~23\))) # (!\NCO_1MHz|temp15\(13) & (\NCO_1MHz|Add109~23\ $ (GND)))
-- \NCO_1MHz|Add109~25\ = CARRY((\NCO_1MHz|temp15\(13)) # (!\NCO_1MHz|Add109~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp15\(13),
	datad => VCC,
	cin => \NCO_1MHz|Add109~23\,
	combout => \NCO_1MHz|Add109~24_combout\,
	cout => \NCO_1MHz|Add109~25\);

-- Location: LCCOMB_X16_Y24_N8
\NCO_1MHz|Add109~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add109~26_combout\ = (\NCO_1MHz|temp15\(14) & (\NCO_1MHz|Add109~25\ & VCC)) # (!\NCO_1MHz|temp15\(14) & (!\NCO_1MHz|Add109~25\))
-- \NCO_1MHz|Add109~27\ = CARRY((!\NCO_1MHz|temp15\(14) & !\NCO_1MHz|Add109~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp15\(14),
	datad => VCC,
	cin => \NCO_1MHz|Add109~25\,
	combout => \NCO_1MHz|Add109~26_combout\,
	cout => \NCO_1MHz|Add109~27\);

-- Location: LCCOMB_X16_Y24_N10
\NCO_1MHz|Add109~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add109~28_combout\ = (\NCO_1MHz|temp15\(15) & ((GND) # (!\NCO_1MHz|Add109~27\))) # (!\NCO_1MHz|temp15\(15) & (\NCO_1MHz|Add109~27\ $ (GND)))
-- \NCO_1MHz|Add109~29\ = CARRY((\NCO_1MHz|temp15\(15)) # (!\NCO_1MHz|Add109~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp15\(15),
	datad => VCC,
	cin => \NCO_1MHz|Add109~27\,
	combout => \NCO_1MHz|Add109~28_combout\,
	cout => \NCO_1MHz|Add109~29\);

-- Location: LCCOMB_X16_Y24_N12
\NCO_1MHz|Add109~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add109~30_combout\ = (\NCO_1MHz|temp15\(16) & (\NCO_1MHz|Add109~29\ & VCC)) # (!\NCO_1MHz|temp15\(16) & (!\NCO_1MHz|Add109~29\))
-- \NCO_1MHz|Add109~31\ = CARRY((!\NCO_1MHz|temp15\(16) & !\NCO_1MHz|Add109~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp15\(16),
	datad => VCC,
	cin => \NCO_1MHz|Add109~29\,
	combout => \NCO_1MHz|Add109~30_combout\,
	cout => \NCO_1MHz|Add109~31\);

-- Location: LCCOMB_X16_Y24_N14
\NCO_1MHz|Add109~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add109~32_combout\ = (\NCO_1MHz|temp15\(17) & ((GND) # (!\NCO_1MHz|Add109~31\))) # (!\NCO_1MHz|temp15\(17) & (\NCO_1MHz|Add109~31\ $ (GND)))
-- \NCO_1MHz|Add109~33\ = CARRY((\NCO_1MHz|temp15\(17)) # (!\NCO_1MHz|Add109~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp15\(17),
	datad => VCC,
	cin => \NCO_1MHz|Add109~31\,
	combout => \NCO_1MHz|Add109~32_combout\,
	cout => \NCO_1MHz|Add109~33\);

-- Location: LCCOMB_X16_Y24_N16
\NCO_1MHz|Add109~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add109~34_combout\ = \NCO_1MHz|Add109~33\ $ (!\NCO_1MHz|temp15\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|temp15\(18),
	cin => \NCO_1MHz|Add109~33\,
	combout => \NCO_1MHz|Add109~34_combout\);

-- Location: LCCOMB_X19_Y27_N28
\NCO_1MHz|temp16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp16~1_combout\ = (\NCO_1MHz|temp15\(18)) # ((\NCO_1MHz|Add109~34_combout\ & ((\NCO_1MHz|LessThan31~30_combout\) # (\NCO_1MHz|temp15\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add109~34_combout\,
	datab => \NCO_1MHz|temp15\(18),
	datac => \NCO_1MHz|LessThan31~30_combout\,
	datad => \NCO_1MHz|temp15\(17),
	combout => \NCO_1MHz|temp16~1_combout\);

-- Location: FF_X19_Y27_N29
\NCO_1MHz|temp16[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp16~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp16\(18));

-- Location: LCCOMB_X16_Y24_N18
\NCO_1MHz|temp16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp16~3_combout\ = (\NCO_1MHz|temp15\(18) & (((\NCO_1MHz|temp15\(16))))) # (!\NCO_1MHz|temp15\(18) & ((\NCO_1MHz|temp16~0_combout\ & (\NCO_1MHz|Add109~30_combout\)) # (!\NCO_1MHz|temp16~0_combout\ & ((\NCO_1MHz|temp15\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp15\(18),
	datab => \NCO_1MHz|Add109~30_combout\,
	datac => \NCO_1MHz|temp15\(16),
	datad => \NCO_1MHz|temp16~0_combout\,
	combout => \NCO_1MHz|temp16~3_combout\);

-- Location: FF_X16_Y24_N19
\NCO_1MHz|temp16[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp16~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp16\(16));

-- Location: FF_X17_Y24_N17
\NCO_1MHz|phase16[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase15\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase16\(16));

-- Location: FF_X17_Y24_N15
\NCO_1MHz|phase16[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase15\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase16\(15));

-- Location: LCCOMB_X16_Y24_N28
\NCO_1MHz|temp16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp16~4_combout\ = (\NCO_1MHz|temp15\(18) & (((\NCO_1MHz|temp15\(15))))) # (!\NCO_1MHz|temp15\(18) & ((\NCO_1MHz|temp16~0_combout\ & (\NCO_1MHz|Add109~28_combout\)) # (!\NCO_1MHz|temp16~0_combout\ & ((\NCO_1MHz|temp15\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp15\(18),
	datab => \NCO_1MHz|Add109~28_combout\,
	datac => \NCO_1MHz|temp15\(15),
	datad => \NCO_1MHz|temp16~0_combout\,
	combout => \NCO_1MHz|temp16~4_combout\);

-- Location: FF_X16_Y24_N29
\NCO_1MHz|temp16[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp16~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp16\(15));

-- Location: FF_X17_Y24_N13
\NCO_1MHz|phase16[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase15\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase16\(14));

-- Location: LCCOMB_X16_Y24_N30
\NCO_1MHz|temp16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp16~5_combout\ = (\NCO_1MHz|temp15\(18) & (\NCO_1MHz|temp15\(14))) # (!\NCO_1MHz|temp15\(18) & ((\NCO_1MHz|temp16~0_combout\ & ((\NCO_1MHz|Add109~26_combout\))) # (!\NCO_1MHz|temp16~0_combout\ & (\NCO_1MHz|temp15\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp15\(18),
	datab => \NCO_1MHz|temp15\(14),
	datac => \NCO_1MHz|Add109~26_combout\,
	datad => \NCO_1MHz|temp16~0_combout\,
	combout => \NCO_1MHz|temp16~5_combout\);

-- Location: FF_X16_Y24_N31
\NCO_1MHz|temp16[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp16~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp16\(14));

-- Location: FF_X17_Y24_N11
\NCO_1MHz|phase16[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase15\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase16\(13));

-- Location: LCCOMB_X16_Y24_N24
\NCO_1MHz|temp16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp16~6_combout\ = (\NCO_1MHz|temp15\(18) & (((\NCO_1MHz|temp15\(13))))) # (!\NCO_1MHz|temp15\(18) & ((\NCO_1MHz|temp16~0_combout\ & (\NCO_1MHz|Add109~24_combout\)) # (!\NCO_1MHz|temp16~0_combout\ & ((\NCO_1MHz|temp15\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp15\(18),
	datab => \NCO_1MHz|Add109~24_combout\,
	datac => \NCO_1MHz|temp15\(13),
	datad => \NCO_1MHz|temp16~0_combout\,
	combout => \NCO_1MHz|temp16~6_combout\);

-- Location: FF_X16_Y24_N25
\NCO_1MHz|temp16[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp16~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp16\(13));

-- Location: LCCOMB_X16_Y24_N26
\NCO_1MHz|temp16~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp16~7_combout\ = (\NCO_1MHz|temp15\(18) & (((\NCO_1MHz|temp15\(12))))) # (!\NCO_1MHz|temp15\(18) & ((\NCO_1MHz|temp16~0_combout\ & (\NCO_1MHz|Add109~22_combout\)) # (!\NCO_1MHz|temp16~0_combout\ & ((\NCO_1MHz|temp15\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp15\(18),
	datab => \NCO_1MHz|Add109~22_combout\,
	datac => \NCO_1MHz|temp15\(12),
	datad => \NCO_1MHz|temp16~0_combout\,
	combout => \NCO_1MHz|temp16~7_combout\);

-- Location: FF_X16_Y24_N27
\NCO_1MHz|temp16[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp16~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp16\(12));

-- Location: FF_X17_Y24_N9
\NCO_1MHz|phase16[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase15\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase16\(12));

-- Location: FF_X17_Y24_N7
\NCO_1MHz|phase16[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase15\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase16\(11));

-- Location: LCCOMB_X16_Y24_N20
\NCO_1MHz|temp16~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp16~8_combout\ = (\NCO_1MHz|temp15\(18) & (((\NCO_1MHz|temp15\(11))))) # (!\NCO_1MHz|temp15\(18) & ((\NCO_1MHz|temp16~0_combout\ & (\NCO_1MHz|Add109~20_combout\)) # (!\NCO_1MHz|temp16~0_combout\ & ((\NCO_1MHz|temp15\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp15\(18),
	datab => \NCO_1MHz|Add109~20_combout\,
	datac => \NCO_1MHz|temp15\(11),
	datad => \NCO_1MHz|temp16~0_combout\,
	combout => \NCO_1MHz|temp16~8_combout\);

-- Location: FF_X16_Y24_N21
\NCO_1MHz|temp16[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp16~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp16\(11));

-- Location: FF_X17_Y24_N5
\NCO_1MHz|phase16[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase15\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase16\(10));

-- Location: LCCOMB_X16_Y24_N22
\NCO_1MHz|temp16~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp16~9_combout\ = (\NCO_1MHz|temp15\(18) & (((\NCO_1MHz|temp15\(10))))) # (!\NCO_1MHz|temp15\(18) & ((\NCO_1MHz|temp16~0_combout\ & (\NCO_1MHz|Add109~18_combout\)) # (!\NCO_1MHz|temp16~0_combout\ & ((\NCO_1MHz|temp15\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp15\(18),
	datab => \NCO_1MHz|Add109~18_combout\,
	datac => \NCO_1MHz|temp15\(10),
	datad => \NCO_1MHz|temp16~0_combout\,
	combout => \NCO_1MHz|temp16~9_combout\);

-- Location: FF_X16_Y24_N23
\NCO_1MHz|temp16[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp16~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp16\(10));

-- Location: LCCOMB_X19_Y28_N0
\NCO_1MHz|temp16~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp16~10_combout\ = (\NCO_1MHz|temp15\(18) & (((\NCO_1MHz|temp15\(9))))) # (!\NCO_1MHz|temp15\(18) & ((\NCO_1MHz|temp16~0_combout\ & (\NCO_1MHz|Add109~16_combout\)) # (!\NCO_1MHz|temp16~0_combout\ & ((\NCO_1MHz|temp15\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add109~16_combout\,
	datab => \NCO_1MHz|temp15\(18),
	datac => \NCO_1MHz|temp16~0_combout\,
	datad => \NCO_1MHz|temp15\(9),
	combout => \NCO_1MHz|temp16~10_combout\);

-- Location: FF_X19_Y28_N1
\NCO_1MHz|temp16[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp16~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp16\(9));

-- Location: FF_X17_Y24_N3
\NCO_1MHz|phase16[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase15\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase16\(9));

-- Location: LCCOMB_X16_Y25_N8
\NCO_1MHz|temp16~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp16~11_combout\ = (\NCO_1MHz|temp15\(18) & (\NCO_1MHz|temp15\(8))) # (!\NCO_1MHz|temp15\(18) & ((\NCO_1MHz|temp16~0_combout\ & ((\NCO_1MHz|Add109~14_combout\))) # (!\NCO_1MHz|temp16~0_combout\ & (\NCO_1MHz|temp15\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp15\(18),
	datab => \NCO_1MHz|temp15\(8),
	datac => \NCO_1MHz|temp16~0_combout\,
	datad => \NCO_1MHz|Add109~14_combout\,
	combout => \NCO_1MHz|temp16~11_combout\);

-- Location: FF_X16_Y25_N9
\NCO_1MHz|temp16[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp16~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp16\(8));

-- Location: FF_X17_Y24_N1
\NCO_1MHz|phase16[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase15\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase16\(8));

-- Location: FF_X17_Y25_N31
\NCO_1MHz|phase16[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase15\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase16\(7));

-- Location: LCCOMB_X16_Y25_N10
\NCO_1MHz|temp16~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp16~12_combout\ = (\NCO_1MHz|temp15\(18) & (\NCO_1MHz|temp15\(7))) # (!\NCO_1MHz|temp15\(18) & ((\NCO_1MHz|temp16~0_combout\ & ((\NCO_1MHz|Add109~12_combout\))) # (!\NCO_1MHz|temp16~0_combout\ & (\NCO_1MHz|temp15\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp15\(18),
	datab => \NCO_1MHz|temp15\(7),
	datac => \NCO_1MHz|Add109~12_combout\,
	datad => \NCO_1MHz|temp16~0_combout\,
	combout => \NCO_1MHz|temp16~12_combout\);

-- Location: FF_X16_Y25_N11
\NCO_1MHz|temp16[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp16~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp16\(7));

-- Location: LCCOMB_X16_Y25_N4
\NCO_1MHz|temp16~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp16~13_combout\ = (\NCO_1MHz|temp15\(18) & (((\NCO_1MHz|temp15\(6))))) # (!\NCO_1MHz|temp15\(18) & ((\NCO_1MHz|temp16~0_combout\ & (\NCO_1MHz|Add109~10_combout\)) # (!\NCO_1MHz|temp16~0_combout\ & ((\NCO_1MHz|temp15\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp15\(18),
	datab => \NCO_1MHz|Add109~10_combout\,
	datac => \NCO_1MHz|temp15\(6),
	datad => \NCO_1MHz|temp16~0_combout\,
	combout => \NCO_1MHz|temp16~13_combout\);

-- Location: FF_X16_Y25_N5
\NCO_1MHz|temp16[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp16~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp16\(6));

-- Location: FF_X17_Y25_N29
\NCO_1MHz|phase16[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase15\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase16\(6));

-- Location: FF_X17_Y25_N27
\NCO_1MHz|phase16[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase15\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase16\(5));

-- Location: LCCOMB_X19_Y28_N2
\NCO_1MHz|temp16~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp16~14_combout\ = (\NCO_1MHz|temp15\(18) & (((\NCO_1MHz|temp15\(5))))) # (!\NCO_1MHz|temp15\(18) & ((\NCO_1MHz|temp16~0_combout\ & (\NCO_1MHz|Add109~8_combout\)) # (!\NCO_1MHz|temp16~0_combout\ & ((\NCO_1MHz|temp15\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add109~8_combout\,
	datab => \NCO_1MHz|temp15\(18),
	datac => \NCO_1MHz|temp16~0_combout\,
	datad => \NCO_1MHz|temp15\(5),
	combout => \NCO_1MHz|temp16~14_combout\);

-- Location: FF_X19_Y28_N3
\NCO_1MHz|temp16[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp16~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp16\(5));

-- Location: LCCOMB_X16_Y25_N6
\NCO_1MHz|temp16~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp16~15_combout\ = (\NCO_1MHz|temp15\(18) & (\NCO_1MHz|temp15\(4))) # (!\NCO_1MHz|temp15\(18) & ((\NCO_1MHz|temp16~0_combout\ & ((\NCO_1MHz|Add109~6_combout\))) # (!\NCO_1MHz|temp16~0_combout\ & (\NCO_1MHz|temp15\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp15\(18),
	datab => \NCO_1MHz|temp15\(4),
	datac => \NCO_1MHz|temp16~0_combout\,
	datad => \NCO_1MHz|Add109~6_combout\,
	combout => \NCO_1MHz|temp16~15_combout\);

-- Location: FF_X16_Y25_N7
\NCO_1MHz|temp16[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp16~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp16\(4));

-- Location: FF_X17_Y25_N25
\NCO_1MHz|phase16[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase15\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase16\(4));

-- Location: LCCOMB_X16_Y25_N0
\NCO_1MHz|temp16~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp16~16_combout\ = (\NCO_1MHz|temp16~0_combout\ & ((\NCO_1MHz|temp15\(18) & (\NCO_1MHz|temp15\(3))) # (!\NCO_1MHz|temp15\(18) & ((\NCO_1MHz|Add109~4_combout\))))) # (!\NCO_1MHz|temp16~0_combout\ & (\NCO_1MHz|temp15\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp15\(3),
	datab => \NCO_1MHz|Add109~4_combout\,
	datac => \NCO_1MHz|temp16~0_combout\,
	datad => \NCO_1MHz|temp15\(18),
	combout => \NCO_1MHz|temp16~16_combout\);

-- Location: FF_X16_Y25_N1
\NCO_1MHz|temp16[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp16~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp16\(3));

-- Location: FF_X17_Y25_N23
\NCO_1MHz|phase16[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase15\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase16\(3));

-- Location: LCCOMB_X16_Y25_N2
\NCO_1MHz|temp16~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp16~17_combout\ = (\NCO_1MHz|temp15\(18) & (((\NCO_1MHz|temp15\(2))))) # (!\NCO_1MHz|temp15\(18) & ((\NCO_1MHz|temp16~0_combout\ & (\NCO_1MHz|Add109~2_combout\)) # (!\NCO_1MHz|temp16~0_combout\ & ((\NCO_1MHz|temp15\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp15\(18),
	datab => \NCO_1MHz|Add109~2_combout\,
	datac => \NCO_1MHz|temp15\(2),
	datad => \NCO_1MHz|temp16~0_combout\,
	combout => \NCO_1MHz|temp16~17_combout\);

-- Location: FF_X16_Y25_N3
\NCO_1MHz|temp16[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp16~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp16\(2));

-- Location: FF_X17_Y25_N21
\NCO_1MHz|phase16[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase15\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase16\(2));

-- Location: LCCOMB_X16_Y25_N12
\NCO_1MHz|temp16~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp16~18_combout\ = (\NCO_1MHz|temp15\(18) & (\NCO_1MHz|temp15\(1))) # (!\NCO_1MHz|temp15\(18) & ((\NCO_1MHz|temp16~0_combout\ & ((\NCO_1MHz|Add109~0_combout\))) # (!\NCO_1MHz|temp16~0_combout\ & (\NCO_1MHz|temp15\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp15\(18),
	datab => \NCO_1MHz|temp15\(1),
	datac => \NCO_1MHz|Add109~0_combout\,
	datad => \NCO_1MHz|temp16~0_combout\,
	combout => \NCO_1MHz|temp16~18_combout\);

-- Location: FF_X16_Y25_N13
\NCO_1MHz|temp16[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp16~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp16\(1));

-- Location: FF_X17_Y25_N19
\NCO_1MHz|phase16[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase15\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase16\(1));

-- Location: LCCOMB_X19_Y23_N10
\NCO_1MHz|phase14[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase14[0]~feeder_combout\ = \NCO_1MHz|phase13\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NCO_1MHz|phase13\(0),
	combout => \NCO_1MHz|phase14[0]~feeder_combout\);

-- Location: FF_X19_Y23_N11
\NCO_1MHz|phase14[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase14[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase14\(0));

-- Location: FF_X18_Y23_N17
\NCO_1MHz|phase15[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase14\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase15\(0));

-- Location: FF_X17_Y25_N17
\NCO_1MHz|phase16[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \NCO_1MHz|phase15\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase16\(0));

-- Location: LCCOMB_X17_Y25_N16
\NCO_1MHz|LessThan33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan33~1_cout\ = CARRY(\NCO_1MHz|phase16\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase16\(0),
	datad => VCC,
	cout => \NCO_1MHz|LessThan33~1_cout\);

-- Location: LCCOMB_X17_Y25_N18
\NCO_1MHz|LessThan33~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan33~3_cout\ = CARRY((\NCO_1MHz|temp16\(1) & ((!\NCO_1MHz|LessThan33~1_cout\) # (!\NCO_1MHz|phase16\(1)))) # (!\NCO_1MHz|temp16\(1) & (!\NCO_1MHz|phase16\(1) & !\NCO_1MHz|LessThan33~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp16\(1),
	datab => \NCO_1MHz|phase16\(1),
	datad => VCC,
	cin => \NCO_1MHz|LessThan33~1_cout\,
	cout => \NCO_1MHz|LessThan33~3_cout\);

-- Location: LCCOMB_X17_Y25_N20
\NCO_1MHz|LessThan33~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan33~5_cout\ = CARRY((\NCO_1MHz|temp16\(2) & (\NCO_1MHz|phase16\(2) & !\NCO_1MHz|LessThan33~3_cout\)) # (!\NCO_1MHz|temp16\(2) & ((\NCO_1MHz|phase16\(2)) # (!\NCO_1MHz|LessThan33~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp16\(2),
	datab => \NCO_1MHz|phase16\(2),
	datad => VCC,
	cin => \NCO_1MHz|LessThan33~3_cout\,
	cout => \NCO_1MHz|LessThan33~5_cout\);

-- Location: LCCOMB_X17_Y25_N22
\NCO_1MHz|LessThan33~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan33~7_cout\ = CARRY((\NCO_1MHz|temp16\(3) & ((!\NCO_1MHz|LessThan33~5_cout\) # (!\NCO_1MHz|phase16\(3)))) # (!\NCO_1MHz|temp16\(3) & (!\NCO_1MHz|phase16\(3) & !\NCO_1MHz|LessThan33~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp16\(3),
	datab => \NCO_1MHz|phase16\(3),
	datad => VCC,
	cin => \NCO_1MHz|LessThan33~5_cout\,
	cout => \NCO_1MHz|LessThan33~7_cout\);

-- Location: LCCOMB_X17_Y25_N24
\NCO_1MHz|LessThan33~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan33~9_cout\ = CARRY((\NCO_1MHz|temp16\(4) & (\NCO_1MHz|phase16\(4) & !\NCO_1MHz|LessThan33~7_cout\)) # (!\NCO_1MHz|temp16\(4) & ((\NCO_1MHz|phase16\(4)) # (!\NCO_1MHz|LessThan33~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp16\(4),
	datab => \NCO_1MHz|phase16\(4),
	datad => VCC,
	cin => \NCO_1MHz|LessThan33~7_cout\,
	cout => \NCO_1MHz|LessThan33~9_cout\);

-- Location: LCCOMB_X17_Y25_N26
\NCO_1MHz|LessThan33~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan33~11_cout\ = CARRY((\NCO_1MHz|phase16\(5) & (\NCO_1MHz|temp16\(5) & !\NCO_1MHz|LessThan33~9_cout\)) # (!\NCO_1MHz|phase16\(5) & ((\NCO_1MHz|temp16\(5)) # (!\NCO_1MHz|LessThan33~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase16\(5),
	datab => \NCO_1MHz|temp16\(5),
	datad => VCC,
	cin => \NCO_1MHz|LessThan33~9_cout\,
	cout => \NCO_1MHz|LessThan33~11_cout\);

-- Location: LCCOMB_X17_Y25_N28
\NCO_1MHz|LessThan33~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan33~13_cout\ = CARRY((\NCO_1MHz|temp16\(6) & (\NCO_1MHz|phase16\(6) & !\NCO_1MHz|LessThan33~11_cout\)) # (!\NCO_1MHz|temp16\(6) & ((\NCO_1MHz|phase16\(6)) # (!\NCO_1MHz|LessThan33~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp16\(6),
	datab => \NCO_1MHz|phase16\(6),
	datad => VCC,
	cin => \NCO_1MHz|LessThan33~11_cout\,
	cout => \NCO_1MHz|LessThan33~13_cout\);

-- Location: LCCOMB_X17_Y25_N30
\NCO_1MHz|LessThan33~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan33~15_cout\ = CARRY((\NCO_1MHz|phase16\(7) & (\NCO_1MHz|temp16\(7) & !\NCO_1MHz|LessThan33~13_cout\)) # (!\NCO_1MHz|phase16\(7) & ((\NCO_1MHz|temp16\(7)) # (!\NCO_1MHz|LessThan33~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase16\(7),
	datab => \NCO_1MHz|temp16\(7),
	datad => VCC,
	cin => \NCO_1MHz|LessThan33~13_cout\,
	cout => \NCO_1MHz|LessThan33~15_cout\);

-- Location: LCCOMB_X17_Y24_N0
\NCO_1MHz|LessThan33~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan33~17_cout\ = CARRY((\NCO_1MHz|temp16\(8) & (\NCO_1MHz|phase16\(8) & !\NCO_1MHz|LessThan33~15_cout\)) # (!\NCO_1MHz|temp16\(8) & ((\NCO_1MHz|phase16\(8)) # (!\NCO_1MHz|LessThan33~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp16\(8),
	datab => \NCO_1MHz|phase16\(8),
	datad => VCC,
	cin => \NCO_1MHz|LessThan33~15_cout\,
	cout => \NCO_1MHz|LessThan33~17_cout\);

-- Location: LCCOMB_X17_Y24_N2
\NCO_1MHz|LessThan33~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan33~19_cout\ = CARRY((\NCO_1MHz|temp16\(9) & ((!\NCO_1MHz|LessThan33~17_cout\) # (!\NCO_1MHz|phase16\(9)))) # (!\NCO_1MHz|temp16\(9) & (!\NCO_1MHz|phase16\(9) & !\NCO_1MHz|LessThan33~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp16\(9),
	datab => \NCO_1MHz|phase16\(9),
	datad => VCC,
	cin => \NCO_1MHz|LessThan33~17_cout\,
	cout => \NCO_1MHz|LessThan33~19_cout\);

-- Location: LCCOMB_X17_Y24_N4
\NCO_1MHz|LessThan33~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan33~21_cout\ = CARRY((\NCO_1MHz|phase16\(10) & ((!\NCO_1MHz|LessThan33~19_cout\) # (!\NCO_1MHz|temp16\(10)))) # (!\NCO_1MHz|phase16\(10) & (!\NCO_1MHz|temp16\(10) & !\NCO_1MHz|LessThan33~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase16\(10),
	datab => \NCO_1MHz|temp16\(10),
	datad => VCC,
	cin => \NCO_1MHz|LessThan33~19_cout\,
	cout => \NCO_1MHz|LessThan33~21_cout\);

-- Location: LCCOMB_X17_Y24_N6
\NCO_1MHz|LessThan33~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan33~23_cout\ = CARRY((\NCO_1MHz|phase16\(11) & (\NCO_1MHz|temp16\(11) & !\NCO_1MHz|LessThan33~21_cout\)) # (!\NCO_1MHz|phase16\(11) & ((\NCO_1MHz|temp16\(11)) # (!\NCO_1MHz|LessThan33~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase16\(11),
	datab => \NCO_1MHz|temp16\(11),
	datad => VCC,
	cin => \NCO_1MHz|LessThan33~21_cout\,
	cout => \NCO_1MHz|LessThan33~23_cout\);

-- Location: LCCOMB_X17_Y24_N8
\NCO_1MHz|LessThan33~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan33~25_cout\ = CARRY((\NCO_1MHz|temp16\(12) & (\NCO_1MHz|phase16\(12) & !\NCO_1MHz|LessThan33~23_cout\)) # (!\NCO_1MHz|temp16\(12) & ((\NCO_1MHz|phase16\(12)) # (!\NCO_1MHz|LessThan33~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp16\(12),
	datab => \NCO_1MHz|phase16\(12),
	datad => VCC,
	cin => \NCO_1MHz|LessThan33~23_cout\,
	cout => \NCO_1MHz|LessThan33~25_cout\);

-- Location: LCCOMB_X17_Y24_N10
\NCO_1MHz|LessThan33~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan33~27_cout\ = CARRY((\NCO_1MHz|phase16\(13) & (\NCO_1MHz|temp16\(13) & !\NCO_1MHz|LessThan33~25_cout\)) # (!\NCO_1MHz|phase16\(13) & ((\NCO_1MHz|temp16\(13)) # (!\NCO_1MHz|LessThan33~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase16\(13),
	datab => \NCO_1MHz|temp16\(13),
	datad => VCC,
	cin => \NCO_1MHz|LessThan33~25_cout\,
	cout => \NCO_1MHz|LessThan33~27_cout\);

-- Location: LCCOMB_X17_Y24_N12
\NCO_1MHz|LessThan33~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan33~29_cout\ = CARRY((\NCO_1MHz|phase16\(14) & ((!\NCO_1MHz|LessThan33~27_cout\) # (!\NCO_1MHz|temp16\(14)))) # (!\NCO_1MHz|phase16\(14) & (!\NCO_1MHz|temp16\(14) & !\NCO_1MHz|LessThan33~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase16\(14),
	datab => \NCO_1MHz|temp16\(14),
	datad => VCC,
	cin => \NCO_1MHz|LessThan33~27_cout\,
	cout => \NCO_1MHz|LessThan33~29_cout\);

-- Location: LCCOMB_X17_Y24_N14
\NCO_1MHz|LessThan33~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan33~31_cout\ = CARRY((\NCO_1MHz|phase16\(15) & (\NCO_1MHz|temp16\(15) & !\NCO_1MHz|LessThan33~29_cout\)) # (!\NCO_1MHz|phase16\(15) & ((\NCO_1MHz|temp16\(15)) # (!\NCO_1MHz|LessThan33~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase16\(15),
	datab => \NCO_1MHz|temp16\(15),
	datad => VCC,
	cin => \NCO_1MHz|LessThan33~29_cout\,
	cout => \NCO_1MHz|LessThan33~31_cout\);

-- Location: LCCOMB_X17_Y24_N16
\NCO_1MHz|LessThan33~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|LessThan33~32_combout\ = (\NCO_1MHz|temp16\(16) & ((\NCO_1MHz|LessThan33~31_cout\) # (!\NCO_1MHz|phase16\(16)))) # (!\NCO_1MHz|temp16\(16) & (\NCO_1MHz|LessThan33~31_cout\ & !\NCO_1MHz|phase16\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|temp16\(16),
	datad => \NCO_1MHz|phase16\(16),
	cin => \NCO_1MHz|LessThan33~31_cout\,
	combout => \NCO_1MHz|LessThan33~32_combout\);

-- Location: LCCOMB_X18_Y24_N26
\NCO_1MHz|temp16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|temp16~2_combout\ = (\NCO_1MHz|temp15\(18) & (((\NCO_1MHz|temp15\(17))))) # (!\NCO_1MHz|temp15\(18) & (\NCO_1MHz|Add109~32_combout\ & ((\NCO_1MHz|temp15\(17)) # (\NCO_1MHz|LessThan31~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add109~32_combout\,
	datab => \NCO_1MHz|temp15\(18),
	datac => \NCO_1MHz|temp15\(17),
	datad => \NCO_1MHz|LessThan31~30_combout\,
	combout => \NCO_1MHz|temp16~2_combout\);

-- Location: FF_X18_Y24_N27
\NCO_1MHz|temp16[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|temp16~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|temp16\(17));

-- Location: LCCOMB_X18_Y28_N8
\NCO_1MHz|Add116~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add116~0_combout\ = \NCO_1MHz|x16\(18) $ (((!\NCO_1MHz|temp16\(18) & ((\NCO_1MHz|LessThan33~32_combout\) # (\NCO_1MHz|temp16\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x16\(18),
	datab => \NCO_1MHz|temp16\(18),
	datac => \NCO_1MHz|LessThan33~32_combout\,
	datad => \NCO_1MHz|temp16\(17),
	combout => \NCO_1MHz|Add116~0_combout\);

-- Location: FF_X19_Y28_N19
\NCO_1MHz|y16[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y16[2]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y16\(2));

-- Location: FF_X19_Y28_N17
\NCO_1MHz|y16[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y16[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y16\(1));

-- Location: FF_X19_Y29_N17
\NCO_1MHz|x16[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x16[17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x16\(17));

-- Location: LCCOMB_X18_Y28_N10
\NCO_1MHz|Add116~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add116~1_combout\ = \NCO_1MHz|x16\(17) $ (((!\NCO_1MHz|temp16\(18) & ((\NCO_1MHz|LessThan33~32_combout\) # (\NCO_1MHz|temp16\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x16\(17),
	datab => \NCO_1MHz|temp16\(18),
	datac => \NCO_1MHz|LessThan33~32_combout\,
	datad => \NCO_1MHz|temp16\(17),
	combout => \NCO_1MHz|Add116~1_combout\);

-- Location: FF_X19_Y28_N15
\NCO_1MHz|y16[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y16[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y16\(0));

-- Location: LCCOMB_X18_Y28_N4
\NCO_1MHz|judge17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|judge17~0_combout\ = (\NCO_1MHz|LessThan33~32_combout\) # (\NCO_1MHz|temp16\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NCO_1MHz|LessThan33~32_combout\,
	datad => \NCO_1MHz|temp16\(17),
	combout => \NCO_1MHz|judge17~0_combout\);

-- Location: LCCOMB_X18_Y28_N12
\NCO_1MHz|y17[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y17[0]~20_cout\ = CARRY((\NCO_1MHz|judge17~0_combout\ & !\NCO_1MHz|temp16\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|judge17~0_combout\,
	datab => \NCO_1MHz|temp16\(18),
	datad => VCC,
	cout => \NCO_1MHz|y17[0]~20_cout\);

-- Location: LCCOMB_X18_Y28_N14
\NCO_1MHz|y17[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y17[0]~21_combout\ = (\NCO_1MHz|Add116~1_combout\ & ((\NCO_1MHz|y16\(0) & (\NCO_1MHz|y17[0]~20_cout\ & VCC)) # (!\NCO_1MHz|y16\(0) & (!\NCO_1MHz|y17[0]~20_cout\)))) # (!\NCO_1MHz|Add116~1_combout\ & ((\NCO_1MHz|y16\(0) & 
-- (!\NCO_1MHz|y17[0]~20_cout\)) # (!\NCO_1MHz|y16\(0) & ((\NCO_1MHz|y17[0]~20_cout\) # (GND)))))
-- \NCO_1MHz|y17[0]~22\ = CARRY((\NCO_1MHz|Add116~1_combout\ & (!\NCO_1MHz|y16\(0) & !\NCO_1MHz|y17[0]~20_cout\)) # (!\NCO_1MHz|Add116~1_combout\ & ((!\NCO_1MHz|y17[0]~20_cout\) # (!\NCO_1MHz|y16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add116~1_combout\,
	datab => \NCO_1MHz|y16\(0),
	datad => VCC,
	cin => \NCO_1MHz|y17[0]~20_cout\,
	combout => \NCO_1MHz|y17[0]~21_combout\,
	cout => \NCO_1MHz|y17[0]~22\);

-- Location: LCCOMB_X18_Y28_N16
\NCO_1MHz|y17[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y17[1]~23_combout\ = ((\NCO_1MHz|y16\(1) $ (\NCO_1MHz|Add116~0_combout\ $ (!\NCO_1MHz|y17[0]~22\)))) # (GND)
-- \NCO_1MHz|y17[1]~24\ = CARRY((\NCO_1MHz|y16\(1) & ((\NCO_1MHz|Add116~0_combout\) # (!\NCO_1MHz|y17[0]~22\))) # (!\NCO_1MHz|y16\(1) & (\NCO_1MHz|Add116~0_combout\ & !\NCO_1MHz|y17[0]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y16\(1),
	datab => \NCO_1MHz|Add116~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y17[0]~22\,
	combout => \NCO_1MHz|y17[1]~23_combout\,
	cout => \NCO_1MHz|y17[1]~24\);

-- Location: LCCOMB_X18_Y28_N18
\NCO_1MHz|y17[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y17[2]~25_combout\ = (\NCO_1MHz|y16\(2) & ((\NCO_1MHz|Add116~0_combout\ & (\NCO_1MHz|y17[1]~24\ & VCC)) # (!\NCO_1MHz|Add116~0_combout\ & (!\NCO_1MHz|y17[1]~24\)))) # (!\NCO_1MHz|y16\(2) & ((\NCO_1MHz|Add116~0_combout\ & (!\NCO_1MHz|y17[1]~24\)) 
-- # (!\NCO_1MHz|Add116~0_combout\ & ((\NCO_1MHz|y17[1]~24\) # (GND)))))
-- \NCO_1MHz|y17[2]~26\ = CARRY((\NCO_1MHz|y16\(2) & (!\NCO_1MHz|Add116~0_combout\ & !\NCO_1MHz|y17[1]~24\)) # (!\NCO_1MHz|y16\(2) & ((!\NCO_1MHz|y17[1]~24\) # (!\NCO_1MHz|Add116~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y16\(2),
	datab => \NCO_1MHz|Add116~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y17[1]~24\,
	combout => \NCO_1MHz|y17[2]~25_combout\,
	cout => \NCO_1MHz|y17[2]~26\);

-- Location: LCCOMB_X18_Y28_N20
\NCO_1MHz|y17[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y17[3]~27_combout\ = ((\NCO_1MHz|y16\(3) $ (\NCO_1MHz|Add116~0_combout\ $ (!\NCO_1MHz|y17[2]~26\)))) # (GND)
-- \NCO_1MHz|y17[3]~28\ = CARRY((\NCO_1MHz|y16\(3) & ((\NCO_1MHz|Add116~0_combout\) # (!\NCO_1MHz|y17[2]~26\))) # (!\NCO_1MHz|y16\(3) & (\NCO_1MHz|Add116~0_combout\ & !\NCO_1MHz|y17[2]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y16\(3),
	datab => \NCO_1MHz|Add116~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y17[2]~26\,
	combout => \NCO_1MHz|y17[3]~27_combout\,
	cout => \NCO_1MHz|y17[3]~28\);

-- Location: FF_X18_Y28_N21
\NCO_1MHz|y17[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y17[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y17\(3));

-- Location: FF_X23_Y27_N13
\NCO_1MHz|y15[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y15[15]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y15\(15));

-- Location: FF_X23_Y27_N11
\NCO_1MHz|y15[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y15[14]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y15\(14));

-- Location: FF_X23_Y27_N9
\NCO_1MHz|y15[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y15[13]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y15\(13));

-- Location: FF_X23_Y27_N7
\NCO_1MHz|y15[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y15[12]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y15\(12));

-- Location: FF_X23_Y27_N5
\NCO_1MHz|y15[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y15[11]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y15\(11));

-- Location: FF_X23_Y27_N3
\NCO_1MHz|y15[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y15[10]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y15\(10));

-- Location: FF_X23_Y27_N1
\NCO_1MHz|y15[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y15[9]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y15\(9));

-- Location: FF_X23_Y28_N31
\NCO_1MHz|y15[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y15[8]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y15\(8));

-- Location: FF_X23_Y28_N29
\NCO_1MHz|y15[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y15[7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y15\(7));

-- Location: FF_X23_Y28_N27
\NCO_1MHz|y15[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y15[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y15\(6));

-- Location: FF_X23_Y28_N25
\NCO_1MHz|y15[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y15[5]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y15\(5));

-- Location: FF_X23_Y28_N23
\NCO_1MHz|y15[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y15[4]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y15\(4));

-- Location: LCCOMB_X19_Y28_N22
\NCO_1MHz|y16[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y16[4]~29_combout\ = (\NCO_1MHz|y15\(4) & ((\NCO_1MHz|Add111~0_combout\ & (\NCO_1MHz|y16[3]~28\ & VCC)) # (!\NCO_1MHz|Add111~0_combout\ & (!\NCO_1MHz|y16[3]~28\)))) # (!\NCO_1MHz|y15\(4) & ((\NCO_1MHz|Add111~0_combout\ & (!\NCO_1MHz|y16[3]~28\)) 
-- # (!\NCO_1MHz|Add111~0_combout\ & ((\NCO_1MHz|y16[3]~28\) # (GND)))))
-- \NCO_1MHz|y16[4]~30\ = CARRY((\NCO_1MHz|y15\(4) & (!\NCO_1MHz|Add111~0_combout\ & !\NCO_1MHz|y16[3]~28\)) # (!\NCO_1MHz|y15\(4) & ((!\NCO_1MHz|y16[3]~28\) # (!\NCO_1MHz|Add111~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y15\(4),
	datab => \NCO_1MHz|Add111~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y16[3]~28\,
	combout => \NCO_1MHz|y16[4]~29_combout\,
	cout => \NCO_1MHz|y16[4]~30\);

-- Location: LCCOMB_X19_Y28_N24
\NCO_1MHz|y16[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y16[5]~31_combout\ = ((\NCO_1MHz|y15\(5) $ (\NCO_1MHz|Add111~0_combout\ $ (!\NCO_1MHz|y16[4]~30\)))) # (GND)
-- \NCO_1MHz|y16[5]~32\ = CARRY((\NCO_1MHz|y15\(5) & ((\NCO_1MHz|Add111~0_combout\) # (!\NCO_1MHz|y16[4]~30\))) # (!\NCO_1MHz|y15\(5) & (\NCO_1MHz|Add111~0_combout\ & !\NCO_1MHz|y16[4]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y15\(5),
	datab => \NCO_1MHz|Add111~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y16[4]~30\,
	combout => \NCO_1MHz|y16[5]~31_combout\,
	cout => \NCO_1MHz|y16[5]~32\);

-- Location: LCCOMB_X19_Y28_N26
\NCO_1MHz|y16[6]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y16[6]~33_combout\ = (\NCO_1MHz|y15\(6) & ((\NCO_1MHz|Add111~0_combout\ & (\NCO_1MHz|y16[5]~32\ & VCC)) # (!\NCO_1MHz|Add111~0_combout\ & (!\NCO_1MHz|y16[5]~32\)))) # (!\NCO_1MHz|y15\(6) & ((\NCO_1MHz|Add111~0_combout\ & (!\NCO_1MHz|y16[5]~32\)) 
-- # (!\NCO_1MHz|Add111~0_combout\ & ((\NCO_1MHz|y16[5]~32\) # (GND)))))
-- \NCO_1MHz|y16[6]~34\ = CARRY((\NCO_1MHz|y15\(6) & (!\NCO_1MHz|Add111~0_combout\ & !\NCO_1MHz|y16[5]~32\)) # (!\NCO_1MHz|y15\(6) & ((!\NCO_1MHz|y16[5]~32\) # (!\NCO_1MHz|Add111~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y15\(6),
	datab => \NCO_1MHz|Add111~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y16[5]~32\,
	combout => \NCO_1MHz|y16[6]~33_combout\,
	cout => \NCO_1MHz|y16[6]~34\);

-- Location: LCCOMB_X19_Y28_N28
\NCO_1MHz|y16[7]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y16[7]~35_combout\ = ((\NCO_1MHz|y15\(7) $ (\NCO_1MHz|Add111~0_combout\ $ (!\NCO_1MHz|y16[6]~34\)))) # (GND)
-- \NCO_1MHz|y16[7]~36\ = CARRY((\NCO_1MHz|y15\(7) & ((\NCO_1MHz|Add111~0_combout\) # (!\NCO_1MHz|y16[6]~34\))) # (!\NCO_1MHz|y15\(7) & (\NCO_1MHz|Add111~0_combout\ & !\NCO_1MHz|y16[6]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y15\(7),
	datab => \NCO_1MHz|Add111~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y16[6]~34\,
	combout => \NCO_1MHz|y16[7]~35_combout\,
	cout => \NCO_1MHz|y16[7]~36\);

-- Location: LCCOMB_X19_Y28_N30
\NCO_1MHz|y16[8]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y16[8]~37_combout\ = (\NCO_1MHz|y15\(8) & ((\NCO_1MHz|Add111~0_combout\ & (\NCO_1MHz|y16[7]~36\ & VCC)) # (!\NCO_1MHz|Add111~0_combout\ & (!\NCO_1MHz|y16[7]~36\)))) # (!\NCO_1MHz|y15\(8) & ((\NCO_1MHz|Add111~0_combout\ & (!\NCO_1MHz|y16[7]~36\)) 
-- # (!\NCO_1MHz|Add111~0_combout\ & ((\NCO_1MHz|y16[7]~36\) # (GND)))))
-- \NCO_1MHz|y16[8]~38\ = CARRY((\NCO_1MHz|y15\(8) & (!\NCO_1MHz|Add111~0_combout\ & !\NCO_1MHz|y16[7]~36\)) # (!\NCO_1MHz|y15\(8) & ((!\NCO_1MHz|y16[7]~36\) # (!\NCO_1MHz|Add111~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y15\(8),
	datab => \NCO_1MHz|Add111~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y16[7]~36\,
	combout => \NCO_1MHz|y16[8]~37_combout\,
	cout => \NCO_1MHz|y16[8]~38\);

-- Location: LCCOMB_X19_Y27_N0
\NCO_1MHz|y16[9]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y16[9]~39_combout\ = ((\NCO_1MHz|y15\(9) $ (\NCO_1MHz|Add111~0_combout\ $ (!\NCO_1MHz|y16[8]~38\)))) # (GND)
-- \NCO_1MHz|y16[9]~40\ = CARRY((\NCO_1MHz|y15\(9) & ((\NCO_1MHz|Add111~0_combout\) # (!\NCO_1MHz|y16[8]~38\))) # (!\NCO_1MHz|y15\(9) & (\NCO_1MHz|Add111~0_combout\ & !\NCO_1MHz|y16[8]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y15\(9),
	datab => \NCO_1MHz|Add111~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y16[8]~38\,
	combout => \NCO_1MHz|y16[9]~39_combout\,
	cout => \NCO_1MHz|y16[9]~40\);

-- Location: LCCOMB_X19_Y27_N2
\NCO_1MHz|y16[10]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y16[10]~41_combout\ = (\NCO_1MHz|y15\(10) & ((\NCO_1MHz|Add111~0_combout\ & (\NCO_1MHz|y16[9]~40\ & VCC)) # (!\NCO_1MHz|Add111~0_combout\ & (!\NCO_1MHz|y16[9]~40\)))) # (!\NCO_1MHz|y15\(10) & ((\NCO_1MHz|Add111~0_combout\ & 
-- (!\NCO_1MHz|y16[9]~40\)) # (!\NCO_1MHz|Add111~0_combout\ & ((\NCO_1MHz|y16[9]~40\) # (GND)))))
-- \NCO_1MHz|y16[10]~42\ = CARRY((\NCO_1MHz|y15\(10) & (!\NCO_1MHz|Add111~0_combout\ & !\NCO_1MHz|y16[9]~40\)) # (!\NCO_1MHz|y15\(10) & ((!\NCO_1MHz|y16[9]~40\) # (!\NCO_1MHz|Add111~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y15\(10),
	datab => \NCO_1MHz|Add111~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y16[9]~40\,
	combout => \NCO_1MHz|y16[10]~41_combout\,
	cout => \NCO_1MHz|y16[10]~42\);

-- Location: LCCOMB_X19_Y27_N4
\NCO_1MHz|y16[11]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y16[11]~43_combout\ = ((\NCO_1MHz|y15\(11) $ (\NCO_1MHz|Add111~0_combout\ $ (!\NCO_1MHz|y16[10]~42\)))) # (GND)
-- \NCO_1MHz|y16[11]~44\ = CARRY((\NCO_1MHz|y15\(11) & ((\NCO_1MHz|Add111~0_combout\) # (!\NCO_1MHz|y16[10]~42\))) # (!\NCO_1MHz|y15\(11) & (\NCO_1MHz|Add111~0_combout\ & !\NCO_1MHz|y16[10]~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y15\(11),
	datab => \NCO_1MHz|Add111~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y16[10]~42\,
	combout => \NCO_1MHz|y16[11]~43_combout\,
	cout => \NCO_1MHz|y16[11]~44\);

-- Location: LCCOMB_X19_Y27_N6
\NCO_1MHz|y16[12]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y16[12]~45_combout\ = (\NCO_1MHz|y15\(12) & ((\NCO_1MHz|Add111~0_combout\ & (\NCO_1MHz|y16[11]~44\ & VCC)) # (!\NCO_1MHz|Add111~0_combout\ & (!\NCO_1MHz|y16[11]~44\)))) # (!\NCO_1MHz|y15\(12) & ((\NCO_1MHz|Add111~0_combout\ & 
-- (!\NCO_1MHz|y16[11]~44\)) # (!\NCO_1MHz|Add111~0_combout\ & ((\NCO_1MHz|y16[11]~44\) # (GND)))))
-- \NCO_1MHz|y16[12]~46\ = CARRY((\NCO_1MHz|y15\(12) & (!\NCO_1MHz|Add111~0_combout\ & !\NCO_1MHz|y16[11]~44\)) # (!\NCO_1MHz|y15\(12) & ((!\NCO_1MHz|y16[11]~44\) # (!\NCO_1MHz|Add111~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y15\(12),
	datab => \NCO_1MHz|Add111~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y16[11]~44\,
	combout => \NCO_1MHz|y16[12]~45_combout\,
	cout => \NCO_1MHz|y16[12]~46\);

-- Location: LCCOMB_X19_Y27_N8
\NCO_1MHz|y16[13]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y16[13]~47_combout\ = ((\NCO_1MHz|y15\(13) $ (\NCO_1MHz|Add111~0_combout\ $ (!\NCO_1MHz|y16[12]~46\)))) # (GND)
-- \NCO_1MHz|y16[13]~48\ = CARRY((\NCO_1MHz|y15\(13) & ((\NCO_1MHz|Add111~0_combout\) # (!\NCO_1MHz|y16[12]~46\))) # (!\NCO_1MHz|y15\(13) & (\NCO_1MHz|Add111~0_combout\ & !\NCO_1MHz|y16[12]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y15\(13),
	datab => \NCO_1MHz|Add111~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y16[12]~46\,
	combout => \NCO_1MHz|y16[13]~47_combout\,
	cout => \NCO_1MHz|y16[13]~48\);

-- Location: LCCOMB_X19_Y27_N10
\NCO_1MHz|y16[14]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y16[14]~49_combout\ = (\NCO_1MHz|y15\(14) & ((\NCO_1MHz|Add111~0_combout\ & (\NCO_1MHz|y16[13]~48\ & VCC)) # (!\NCO_1MHz|Add111~0_combout\ & (!\NCO_1MHz|y16[13]~48\)))) # (!\NCO_1MHz|y15\(14) & ((\NCO_1MHz|Add111~0_combout\ & 
-- (!\NCO_1MHz|y16[13]~48\)) # (!\NCO_1MHz|Add111~0_combout\ & ((\NCO_1MHz|y16[13]~48\) # (GND)))))
-- \NCO_1MHz|y16[14]~50\ = CARRY((\NCO_1MHz|y15\(14) & (!\NCO_1MHz|Add111~0_combout\ & !\NCO_1MHz|y16[13]~48\)) # (!\NCO_1MHz|y15\(14) & ((!\NCO_1MHz|y16[13]~48\) # (!\NCO_1MHz|Add111~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y15\(14),
	datab => \NCO_1MHz|Add111~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y16[13]~48\,
	combout => \NCO_1MHz|y16[14]~49_combout\,
	cout => \NCO_1MHz|y16[14]~50\);

-- Location: LCCOMB_X19_Y27_N12
\NCO_1MHz|y16[15]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y16[15]~51_combout\ = ((\NCO_1MHz|y15\(15) $ (\NCO_1MHz|Add111~0_combout\ $ (!\NCO_1MHz|y16[14]~50\)))) # (GND)
-- \NCO_1MHz|y16[15]~52\ = CARRY((\NCO_1MHz|y15\(15) & ((\NCO_1MHz|Add111~0_combout\) # (!\NCO_1MHz|y16[14]~50\))) # (!\NCO_1MHz|y15\(15) & (\NCO_1MHz|Add111~0_combout\ & !\NCO_1MHz|y16[14]~50\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y15\(15),
	datab => \NCO_1MHz|Add111~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y16[14]~50\,
	combout => \NCO_1MHz|y16[15]~51_combout\,
	cout => \NCO_1MHz|y16[15]~52\);

-- Location: LCCOMB_X19_Y27_N14
\NCO_1MHz|y16[16]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y16[16]~53_combout\ = (\NCO_1MHz|y15\(16) & ((\NCO_1MHz|Add111~0_combout\ & (\NCO_1MHz|y16[15]~52\ & VCC)) # (!\NCO_1MHz|Add111~0_combout\ & (!\NCO_1MHz|y16[15]~52\)))) # (!\NCO_1MHz|y15\(16) & ((\NCO_1MHz|Add111~0_combout\ & 
-- (!\NCO_1MHz|y16[15]~52\)) # (!\NCO_1MHz|Add111~0_combout\ & ((\NCO_1MHz|y16[15]~52\) # (GND)))))
-- \NCO_1MHz|y16[16]~54\ = CARRY((\NCO_1MHz|y15\(16) & (!\NCO_1MHz|Add111~0_combout\ & !\NCO_1MHz|y16[15]~52\)) # (!\NCO_1MHz|y15\(16) & ((!\NCO_1MHz|y16[15]~52\) # (!\NCO_1MHz|Add111~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y15\(16),
	datab => \NCO_1MHz|Add111~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y16[15]~52\,
	combout => \NCO_1MHz|y16[16]~53_combout\,
	cout => \NCO_1MHz|y16[16]~54\);

-- Location: LCCOMB_X19_Y27_N16
\NCO_1MHz|y16[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y16[17]~55_combout\ = ((\NCO_1MHz|y15\(17) $ (\NCO_1MHz|Add111~0_combout\ $ (!\NCO_1MHz|y16[16]~54\)))) # (GND)
-- \NCO_1MHz|y16[17]~56\ = CARRY((\NCO_1MHz|y15\(17) & ((\NCO_1MHz|Add111~0_combout\) # (!\NCO_1MHz|y16[16]~54\))) # (!\NCO_1MHz|y15\(17) & (\NCO_1MHz|Add111~0_combout\ & !\NCO_1MHz|y16[16]~54\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y15\(17),
	datab => \NCO_1MHz|Add111~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y16[16]~54\,
	combout => \NCO_1MHz|y16[17]~55_combout\,
	cout => \NCO_1MHz|y16[17]~56\);

-- Location: LCCOMB_X19_Y27_N18
\NCO_1MHz|y16[18]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y16[18]~57_combout\ = \NCO_1MHz|Add111~0_combout\ $ (\NCO_1MHz|y16[17]~56\ $ (\NCO_1MHz|y15\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|Add111~0_combout\,
	datad => \NCO_1MHz|y15\(18),
	cin => \NCO_1MHz|y16[17]~56\,
	combout => \NCO_1MHz|y16[18]~57_combout\);

-- Location: FF_X19_Y27_N19
\NCO_1MHz|y16[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y16[18]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y16\(18));

-- Location: FF_X19_Y27_N17
\NCO_1MHz|y16[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y16[17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y16\(17));

-- Location: FF_X19_Y27_N15
\NCO_1MHz|y16[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y16[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y16\(16));

-- Location: FF_X19_Y27_N13
\NCO_1MHz|y16[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y16[15]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y16\(15));

-- Location: FF_X19_Y27_N11
\NCO_1MHz|y16[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y16[14]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y16\(14));

-- Location: FF_X19_Y27_N9
\NCO_1MHz|y16[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y16[13]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y16\(13));

-- Location: FF_X19_Y27_N7
\NCO_1MHz|y16[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y16[12]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y16\(12));

-- Location: FF_X19_Y27_N5
\NCO_1MHz|y16[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y16[11]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y16\(11));

-- Location: FF_X19_Y27_N3
\NCO_1MHz|y16[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y16[10]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y16\(10));

-- Location: FF_X19_Y27_N1
\NCO_1MHz|y16[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y16[9]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y16\(9));

-- Location: FF_X19_Y28_N31
\NCO_1MHz|y16[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y16[8]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y16\(8));

-- Location: FF_X19_Y28_N29
\NCO_1MHz|y16[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y16[7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y16\(7));

-- Location: FF_X19_Y28_N27
\NCO_1MHz|y16[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y16[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y16\(6));

-- Location: FF_X19_Y28_N25
\NCO_1MHz|y16[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y16[5]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y16\(5));

-- Location: FF_X19_Y28_N23
\NCO_1MHz|y16[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y16[4]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y16\(4));

-- Location: LCCOMB_X18_Y28_N22
\NCO_1MHz|y17[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y17[4]~29_combout\ = (\NCO_1MHz|y16\(4) & ((\NCO_1MHz|Add116~0_combout\ & (\NCO_1MHz|y17[3]~28\ & VCC)) # (!\NCO_1MHz|Add116~0_combout\ & (!\NCO_1MHz|y17[3]~28\)))) # (!\NCO_1MHz|y16\(4) & ((\NCO_1MHz|Add116~0_combout\ & (!\NCO_1MHz|y17[3]~28\)) 
-- # (!\NCO_1MHz|Add116~0_combout\ & ((\NCO_1MHz|y17[3]~28\) # (GND)))))
-- \NCO_1MHz|y17[4]~30\ = CARRY((\NCO_1MHz|y16\(4) & (!\NCO_1MHz|Add116~0_combout\ & !\NCO_1MHz|y17[3]~28\)) # (!\NCO_1MHz|y16\(4) & ((!\NCO_1MHz|y17[3]~28\) # (!\NCO_1MHz|Add116~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y16\(4),
	datab => \NCO_1MHz|Add116~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y17[3]~28\,
	combout => \NCO_1MHz|y17[4]~29_combout\,
	cout => \NCO_1MHz|y17[4]~30\);

-- Location: LCCOMB_X18_Y28_N24
\NCO_1MHz|y17[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y17[5]~31_combout\ = ((\NCO_1MHz|y16\(5) $ (\NCO_1MHz|Add116~0_combout\ $ (!\NCO_1MHz|y17[4]~30\)))) # (GND)
-- \NCO_1MHz|y17[5]~32\ = CARRY((\NCO_1MHz|y16\(5) & ((\NCO_1MHz|Add116~0_combout\) # (!\NCO_1MHz|y17[4]~30\))) # (!\NCO_1MHz|y16\(5) & (\NCO_1MHz|Add116~0_combout\ & !\NCO_1MHz|y17[4]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y16\(5),
	datab => \NCO_1MHz|Add116~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y17[4]~30\,
	combout => \NCO_1MHz|y17[5]~31_combout\,
	cout => \NCO_1MHz|y17[5]~32\);

-- Location: LCCOMB_X18_Y28_N26
\NCO_1MHz|y17[6]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y17[6]~33_combout\ = (\NCO_1MHz|Add116~0_combout\ & ((\NCO_1MHz|y16\(6) & (\NCO_1MHz|y17[5]~32\ & VCC)) # (!\NCO_1MHz|y16\(6) & (!\NCO_1MHz|y17[5]~32\)))) # (!\NCO_1MHz|Add116~0_combout\ & ((\NCO_1MHz|y16\(6) & (!\NCO_1MHz|y17[5]~32\)) # 
-- (!\NCO_1MHz|y16\(6) & ((\NCO_1MHz|y17[5]~32\) # (GND)))))
-- \NCO_1MHz|y17[6]~34\ = CARRY((\NCO_1MHz|Add116~0_combout\ & (!\NCO_1MHz|y16\(6) & !\NCO_1MHz|y17[5]~32\)) # (!\NCO_1MHz|Add116~0_combout\ & ((!\NCO_1MHz|y17[5]~32\) # (!\NCO_1MHz|y16\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add116~0_combout\,
	datab => \NCO_1MHz|y16\(6),
	datad => VCC,
	cin => \NCO_1MHz|y17[5]~32\,
	combout => \NCO_1MHz|y17[6]~33_combout\,
	cout => \NCO_1MHz|y17[6]~34\);

-- Location: LCCOMB_X18_Y28_N28
\NCO_1MHz|y17[7]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y17[7]~35_combout\ = ((\NCO_1MHz|y16\(7) $ (\NCO_1MHz|Add116~0_combout\ $ (!\NCO_1MHz|y17[6]~34\)))) # (GND)
-- \NCO_1MHz|y17[7]~36\ = CARRY((\NCO_1MHz|y16\(7) & ((\NCO_1MHz|Add116~0_combout\) # (!\NCO_1MHz|y17[6]~34\))) # (!\NCO_1MHz|y16\(7) & (\NCO_1MHz|Add116~0_combout\ & !\NCO_1MHz|y17[6]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y16\(7),
	datab => \NCO_1MHz|Add116~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y17[6]~34\,
	combout => \NCO_1MHz|y17[7]~35_combout\,
	cout => \NCO_1MHz|y17[7]~36\);

-- Location: LCCOMB_X18_Y28_N30
\NCO_1MHz|y17[8]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y17[8]~37_combout\ = (\NCO_1MHz|Add116~0_combout\ & ((\NCO_1MHz|y16\(8) & (\NCO_1MHz|y17[7]~36\ & VCC)) # (!\NCO_1MHz|y16\(8) & (!\NCO_1MHz|y17[7]~36\)))) # (!\NCO_1MHz|Add116~0_combout\ & ((\NCO_1MHz|y16\(8) & (!\NCO_1MHz|y17[7]~36\)) # 
-- (!\NCO_1MHz|y16\(8) & ((\NCO_1MHz|y17[7]~36\) # (GND)))))
-- \NCO_1MHz|y17[8]~38\ = CARRY((\NCO_1MHz|Add116~0_combout\ & (!\NCO_1MHz|y16\(8) & !\NCO_1MHz|y17[7]~36\)) # (!\NCO_1MHz|Add116~0_combout\ & ((!\NCO_1MHz|y17[7]~36\) # (!\NCO_1MHz|y16\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add116~0_combout\,
	datab => \NCO_1MHz|y16\(8),
	datad => VCC,
	cin => \NCO_1MHz|y17[7]~36\,
	combout => \NCO_1MHz|y17[8]~37_combout\,
	cout => \NCO_1MHz|y17[8]~38\);

-- Location: LCCOMB_X18_Y27_N0
\NCO_1MHz|y17[9]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y17[9]~39_combout\ = ((\NCO_1MHz|y16\(9) $ (\NCO_1MHz|Add116~0_combout\ $ (!\NCO_1MHz|y17[8]~38\)))) # (GND)
-- \NCO_1MHz|y17[9]~40\ = CARRY((\NCO_1MHz|y16\(9) & ((\NCO_1MHz|Add116~0_combout\) # (!\NCO_1MHz|y17[8]~38\))) # (!\NCO_1MHz|y16\(9) & (\NCO_1MHz|Add116~0_combout\ & !\NCO_1MHz|y17[8]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y16\(9),
	datab => \NCO_1MHz|Add116~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y17[8]~38\,
	combout => \NCO_1MHz|y17[9]~39_combout\,
	cout => \NCO_1MHz|y17[9]~40\);

-- Location: LCCOMB_X18_Y27_N2
\NCO_1MHz|y17[10]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y17[10]~41_combout\ = (\NCO_1MHz|y16\(10) & ((\NCO_1MHz|Add116~0_combout\ & (\NCO_1MHz|y17[9]~40\ & VCC)) # (!\NCO_1MHz|Add116~0_combout\ & (!\NCO_1MHz|y17[9]~40\)))) # (!\NCO_1MHz|y16\(10) & ((\NCO_1MHz|Add116~0_combout\ & 
-- (!\NCO_1MHz|y17[9]~40\)) # (!\NCO_1MHz|Add116~0_combout\ & ((\NCO_1MHz|y17[9]~40\) # (GND)))))
-- \NCO_1MHz|y17[10]~42\ = CARRY((\NCO_1MHz|y16\(10) & (!\NCO_1MHz|Add116~0_combout\ & !\NCO_1MHz|y17[9]~40\)) # (!\NCO_1MHz|y16\(10) & ((!\NCO_1MHz|y17[9]~40\) # (!\NCO_1MHz|Add116~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y16\(10),
	datab => \NCO_1MHz|Add116~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y17[9]~40\,
	combout => \NCO_1MHz|y17[10]~41_combout\,
	cout => \NCO_1MHz|y17[10]~42\);

-- Location: LCCOMB_X18_Y27_N4
\NCO_1MHz|y17[11]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y17[11]~43_combout\ = ((\NCO_1MHz|y16\(11) $ (\NCO_1MHz|Add116~0_combout\ $ (!\NCO_1MHz|y17[10]~42\)))) # (GND)
-- \NCO_1MHz|y17[11]~44\ = CARRY((\NCO_1MHz|y16\(11) & ((\NCO_1MHz|Add116~0_combout\) # (!\NCO_1MHz|y17[10]~42\))) # (!\NCO_1MHz|y16\(11) & (\NCO_1MHz|Add116~0_combout\ & !\NCO_1MHz|y17[10]~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y16\(11),
	datab => \NCO_1MHz|Add116~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y17[10]~42\,
	combout => \NCO_1MHz|y17[11]~43_combout\,
	cout => \NCO_1MHz|y17[11]~44\);

-- Location: LCCOMB_X18_Y27_N6
\NCO_1MHz|y17[12]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y17[12]~45_combout\ = (\NCO_1MHz|y16\(12) & ((\NCO_1MHz|Add116~0_combout\ & (\NCO_1MHz|y17[11]~44\ & VCC)) # (!\NCO_1MHz|Add116~0_combout\ & (!\NCO_1MHz|y17[11]~44\)))) # (!\NCO_1MHz|y16\(12) & ((\NCO_1MHz|Add116~0_combout\ & 
-- (!\NCO_1MHz|y17[11]~44\)) # (!\NCO_1MHz|Add116~0_combout\ & ((\NCO_1MHz|y17[11]~44\) # (GND)))))
-- \NCO_1MHz|y17[12]~46\ = CARRY((\NCO_1MHz|y16\(12) & (!\NCO_1MHz|Add116~0_combout\ & !\NCO_1MHz|y17[11]~44\)) # (!\NCO_1MHz|y16\(12) & ((!\NCO_1MHz|y17[11]~44\) # (!\NCO_1MHz|Add116~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y16\(12),
	datab => \NCO_1MHz|Add116~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y17[11]~44\,
	combout => \NCO_1MHz|y17[12]~45_combout\,
	cout => \NCO_1MHz|y17[12]~46\);

-- Location: LCCOMB_X18_Y27_N8
\NCO_1MHz|y17[13]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y17[13]~47_combout\ = ((\NCO_1MHz|y16\(13) $ (\NCO_1MHz|Add116~0_combout\ $ (!\NCO_1MHz|y17[12]~46\)))) # (GND)
-- \NCO_1MHz|y17[13]~48\ = CARRY((\NCO_1MHz|y16\(13) & ((\NCO_1MHz|Add116~0_combout\) # (!\NCO_1MHz|y17[12]~46\))) # (!\NCO_1MHz|y16\(13) & (\NCO_1MHz|Add116~0_combout\ & !\NCO_1MHz|y17[12]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y16\(13),
	datab => \NCO_1MHz|Add116~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y17[12]~46\,
	combout => \NCO_1MHz|y17[13]~47_combout\,
	cout => \NCO_1MHz|y17[13]~48\);

-- Location: LCCOMB_X18_Y27_N10
\NCO_1MHz|y17[14]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y17[14]~49_combout\ = (\NCO_1MHz|y16\(14) & ((\NCO_1MHz|Add116~0_combout\ & (\NCO_1MHz|y17[13]~48\ & VCC)) # (!\NCO_1MHz|Add116~0_combout\ & (!\NCO_1MHz|y17[13]~48\)))) # (!\NCO_1MHz|y16\(14) & ((\NCO_1MHz|Add116~0_combout\ & 
-- (!\NCO_1MHz|y17[13]~48\)) # (!\NCO_1MHz|Add116~0_combout\ & ((\NCO_1MHz|y17[13]~48\) # (GND)))))
-- \NCO_1MHz|y17[14]~50\ = CARRY((\NCO_1MHz|y16\(14) & (!\NCO_1MHz|Add116~0_combout\ & !\NCO_1MHz|y17[13]~48\)) # (!\NCO_1MHz|y16\(14) & ((!\NCO_1MHz|y17[13]~48\) # (!\NCO_1MHz|Add116~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y16\(14),
	datab => \NCO_1MHz|Add116~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y17[13]~48\,
	combout => \NCO_1MHz|y17[14]~49_combout\,
	cout => \NCO_1MHz|y17[14]~50\);

-- Location: LCCOMB_X18_Y27_N12
\NCO_1MHz|y17[15]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y17[15]~51_combout\ = ((\NCO_1MHz|y16\(15) $ (\NCO_1MHz|Add116~0_combout\ $ (!\NCO_1MHz|y17[14]~50\)))) # (GND)
-- \NCO_1MHz|y17[15]~52\ = CARRY((\NCO_1MHz|y16\(15) & ((\NCO_1MHz|Add116~0_combout\) # (!\NCO_1MHz|y17[14]~50\))) # (!\NCO_1MHz|y16\(15) & (\NCO_1MHz|Add116~0_combout\ & !\NCO_1MHz|y17[14]~50\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y16\(15),
	datab => \NCO_1MHz|Add116~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y17[14]~50\,
	combout => \NCO_1MHz|y17[15]~51_combout\,
	cout => \NCO_1MHz|y17[15]~52\);

-- Location: LCCOMB_X18_Y27_N14
\NCO_1MHz|y17[16]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y17[16]~53_combout\ = (\NCO_1MHz|y16\(16) & ((\NCO_1MHz|Add116~0_combout\ & (\NCO_1MHz|y17[15]~52\ & VCC)) # (!\NCO_1MHz|Add116~0_combout\ & (!\NCO_1MHz|y17[15]~52\)))) # (!\NCO_1MHz|y16\(16) & ((\NCO_1MHz|Add116~0_combout\ & 
-- (!\NCO_1MHz|y17[15]~52\)) # (!\NCO_1MHz|Add116~0_combout\ & ((\NCO_1MHz|y17[15]~52\) # (GND)))))
-- \NCO_1MHz|y17[16]~54\ = CARRY((\NCO_1MHz|y16\(16) & (!\NCO_1MHz|Add116~0_combout\ & !\NCO_1MHz|y17[15]~52\)) # (!\NCO_1MHz|y16\(16) & ((!\NCO_1MHz|y17[15]~52\) # (!\NCO_1MHz|Add116~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y16\(16),
	datab => \NCO_1MHz|Add116~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y17[15]~52\,
	combout => \NCO_1MHz|y17[16]~53_combout\,
	cout => \NCO_1MHz|y17[16]~54\);

-- Location: LCCOMB_X18_Y27_N16
\NCO_1MHz|y17[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y17[17]~55_combout\ = ((\NCO_1MHz|y16\(17) $ (\NCO_1MHz|Add116~0_combout\ $ (!\NCO_1MHz|y17[16]~54\)))) # (GND)
-- \NCO_1MHz|y17[17]~56\ = CARRY((\NCO_1MHz|y16\(17) & ((\NCO_1MHz|Add116~0_combout\) # (!\NCO_1MHz|y17[16]~54\))) # (!\NCO_1MHz|y16\(17) & (\NCO_1MHz|Add116~0_combout\ & !\NCO_1MHz|y17[16]~54\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y16\(17),
	datab => \NCO_1MHz|Add116~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|y17[16]~54\,
	combout => \NCO_1MHz|y17[17]~55_combout\,
	cout => \NCO_1MHz|y17[17]~56\);

-- Location: LCCOMB_X18_Y27_N18
\NCO_1MHz|y17[18]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|y17[18]~57_combout\ = \NCO_1MHz|Add116~0_combout\ $ (\NCO_1MHz|y17[17]~56\ $ (\NCO_1MHz|y16\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|Add116~0_combout\,
	datad => \NCO_1MHz|y16\(18),
	cin => \NCO_1MHz|y17[17]~56\,
	combout => \NCO_1MHz|y17[18]~57_combout\);

-- Location: FF_X18_Y27_N19
\NCO_1MHz|y17[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y17[18]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y17\(18));

-- Location: FF_X18_Y28_N17
\NCO_1MHz|y17[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y17[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y17\(1));

-- Location: FF_X18_Y28_N15
\NCO_1MHz|y17[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y17[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y17\(0));

-- Location: FF_X18_Y28_N19
\NCO_1MHz|y17[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y17[2]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y17\(2));

-- Location: LCCOMB_X18_Y30_N0
\NCO_1MHz|WideOr16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|WideOr16~0_combout\ = (\NCO_1MHz|y17\(1)) # ((\NCO_1MHz|y17\(0)) # (\NCO_1MHz|y17\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y17\(1),
	datac => \NCO_1MHz|y17\(0),
	datad => \NCO_1MHz|y17\(2),
	combout => \NCO_1MHz|WideOr16~0_combout\);

-- Location: LCCOMB_X18_Y31_N2
\NCO_1MHz|Add119~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add119~1_cout\ = CARRY((\NCO_1MHz|y17\(18) & \NCO_1MHz|WideOr16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y17\(18),
	datab => \NCO_1MHz|WideOr16~0_combout\,
	datad => VCC,
	cout => \NCO_1MHz|Add119~1_cout\);

-- Location: LCCOMB_X18_Y31_N4
\NCO_1MHz|Add119~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add119~2_combout\ = (\NCO_1MHz|y17\(3) & (!\NCO_1MHz|Add119~1_cout\)) # (!\NCO_1MHz|y17\(3) & ((\NCO_1MHz|Add119~1_cout\) # (GND)))
-- \NCO_1MHz|Add119~3\ = CARRY((!\NCO_1MHz|Add119~1_cout\) # (!\NCO_1MHz|y17\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y17\(3),
	datad => VCC,
	cin => \NCO_1MHz|Add119~1_cout\,
	combout => \NCO_1MHz|Add119~2_combout\,
	cout => \NCO_1MHz|Add119~3\);

-- Location: LCCOMB_X16_Y18_N28
\NCO_1MHz|phase32[30]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase32[30]~91_combout\ = (\NCO_1MHz|phase32\(30) & (\NCO_1MHz|phase32[29]~90\ $ (GND))) # (!\NCO_1MHz|phase32\(30) & (!\NCO_1MHz|phase32[29]~90\ & VCC))
-- \NCO_1MHz|phase32[30]~92\ = CARRY((\NCO_1MHz|phase32\(30) & !\NCO_1MHz|phase32[29]~90\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase32\(30),
	datad => VCC,
	cin => \NCO_1MHz|phase32[29]~90\,
	combout => \NCO_1MHz|phase32[30]~91_combout\,
	cout => \NCO_1MHz|phase32[30]~92\);

-- Location: FF_X16_Y18_N29
\NCO_1MHz|phase32[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase32[30]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase32\(30));

-- Location: LCCOMB_X21_Y26_N4
\NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout\ = \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_reg_bit\(0) $ (VCC)
-- \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT\ = CARRY(\NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_reg_bit\(0),
	datad => VCC,
	combout => \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout\,
	cout => \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT\);

-- Location: FF_X21_Y26_N5
\NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_reg_bit\(0));

-- Location: LCCOMB_X21_Y26_N6
\NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) & (!\NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT\)) # 
-- (!\NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) & ((\NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT\) # (GND)))
-- \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT\ = CARRY((!\NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT\) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_reg_bit\(1),
	datad => VCC,
	cin => \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT\,
	combout => \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout\,
	cout => \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT\);

-- Location: FF_X21_Y26_N7
\NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_reg_bit\(1));

-- Location: LCCOMB_X21_Y26_N8
\NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_reg_bit\(2) & (\NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT\ $ (GND))) # 
-- (!\NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_reg_bit\(2) & (!\NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT\ & VCC))
-- \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT\ = CARRY((\NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_reg_bit\(2) & !\NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_reg_bit\(2),
	datad => VCC,
	cin => \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT\,
	combout => \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout\,
	cout => \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT\);

-- Location: FF_X21_Y26_N9
\NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_reg_bit\(2));

-- Location: LCCOMB_X21_Y26_N10
\NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout\ = \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_reg_bit\(3) $ (\NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_reg_bit\(3),
	cin => \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT\,
	combout => \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout\);

-- Location: FF_X21_Y26_N11
\NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase0_rtl_0|auto_generated|cntr1|counter_reg_bit\(3));

-- Location: LCCOMB_X16_Y18_N30
\NCO_1MHz|phase32[31]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|phase32[31]~93_combout\ = \NCO_1MHz|phase32\(31) $ (\NCO_1MHz|phase32[30]~92\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase32\(31),
	cin => \NCO_1MHz|phase32[30]~92\,
	combout => \NCO_1MHz|phase32[31]~93_combout\);

-- Location: FF_X16_Y18_N31
\NCO_1MHz|phase32[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|phase32[31]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|phase32\(31));

-- Location: M9K_X22_Y26_N0
\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "MY_NCO:NCO_1MHz|altshift_taps:phase0_rtl_0|shift_taps_d6m:auto_generated|altsyncram_4e81:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 16,
	port_a_logical_ram_width => 2,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 4,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 16,
	port_b_logical_ram_width => 2,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbre => VCC,
	clk0 => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTADATAIN_bus\,
	portaaddr => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X17_Y28_N14
\NCO_1MHz|Add121~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add121~0_combout\ = (\NCO_1MHz|y17\(0) & (!\NCO_1MHz|y17\(1) & VCC)) # (!\NCO_1MHz|y17\(0) & (\NCO_1MHz|y17\(1) $ (GND)))
-- \NCO_1MHz|Add121~1\ = CARRY((!\NCO_1MHz|y17\(0) & !\NCO_1MHz|y17\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y17\(0),
	datab => \NCO_1MHz|y17\(1),
	datad => VCC,
	combout => \NCO_1MHz|Add121~0_combout\,
	cout => \NCO_1MHz|Add121~1\);

-- Location: LCCOMB_X17_Y28_N16
\NCO_1MHz|Add121~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add121~2_combout\ = (\NCO_1MHz|y17\(2) & ((\NCO_1MHz|Add121~1\) # (GND))) # (!\NCO_1MHz|y17\(2) & (!\NCO_1MHz|Add121~1\))
-- \NCO_1MHz|Add121~3\ = CARRY((\NCO_1MHz|y17\(2)) # (!\NCO_1MHz|Add121~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y17\(2),
	datad => VCC,
	cin => \NCO_1MHz|Add121~1\,
	combout => \NCO_1MHz|Add121~2_combout\,
	cout => \NCO_1MHz|Add121~3\);

-- Location: LCCOMB_X17_Y28_N18
\NCO_1MHz|Add121~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add121~4_combout\ = (\NCO_1MHz|y17\(3) & (!\NCO_1MHz|Add121~3\ & VCC)) # (!\NCO_1MHz|y17\(3) & (\NCO_1MHz|Add121~3\ $ (GND)))
-- \NCO_1MHz|Add121~5\ = CARRY((!\NCO_1MHz|y17\(3) & !\NCO_1MHz|Add121~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y17\(3),
	datad => VCC,
	cin => \NCO_1MHz|Add121~3\,
	combout => \NCO_1MHz|Add121~4_combout\,
	cout => \NCO_1MHz|Add121~5\);

-- Location: FF_X18_Y27_N17
\NCO_1MHz|y17[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y17[17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y17\(17));

-- Location: FF_X18_Y27_N15
\NCO_1MHz|y17[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y17[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y17\(16));

-- Location: FF_X18_Y27_N13
\NCO_1MHz|y17[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y17[15]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y17\(15));

-- Location: FF_X18_Y27_N11
\NCO_1MHz|y17[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y17[14]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y17\(14));

-- Location: FF_X18_Y27_N9
\NCO_1MHz|y17[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y17[13]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y17\(13));

-- Location: FF_X18_Y27_N7
\NCO_1MHz|y17[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y17[12]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y17\(12));

-- Location: FF_X18_Y27_N5
\NCO_1MHz|y17[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y17[11]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y17\(11));

-- Location: FF_X18_Y27_N3
\NCO_1MHz|y17[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y17[10]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y17\(10));

-- Location: FF_X18_Y27_N1
\NCO_1MHz|y17[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y17[9]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y17\(9));

-- Location: FF_X18_Y28_N31
\NCO_1MHz|y17[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y17[8]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y17\(8));

-- Location: FF_X18_Y28_N29
\NCO_1MHz|y17[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y17[7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y17\(7));

-- Location: FF_X18_Y28_N27
\NCO_1MHz|y17[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y17[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y17\(6));

-- Location: FF_X18_Y28_N25
\NCO_1MHz|y17[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y17[5]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y17\(5));

-- Location: FF_X18_Y28_N23
\NCO_1MHz|y17[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|y17[4]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|y17\(4));

-- Location: LCCOMB_X17_Y28_N20
\NCO_1MHz|Add121~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add121~6_combout\ = (\NCO_1MHz|y17\(4) & ((\NCO_1MHz|Add121~5\) # (GND))) # (!\NCO_1MHz|y17\(4) & (!\NCO_1MHz|Add121~5\))
-- \NCO_1MHz|Add121~7\ = CARRY((\NCO_1MHz|y17\(4)) # (!\NCO_1MHz|Add121~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y17\(4),
	datad => VCC,
	cin => \NCO_1MHz|Add121~5\,
	combout => \NCO_1MHz|Add121~6_combout\,
	cout => \NCO_1MHz|Add121~7\);

-- Location: LCCOMB_X17_Y28_N22
\NCO_1MHz|Add121~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add121~8_combout\ = (\NCO_1MHz|y17\(5) & (!\NCO_1MHz|Add121~7\ & VCC)) # (!\NCO_1MHz|y17\(5) & (\NCO_1MHz|Add121~7\ $ (GND)))
-- \NCO_1MHz|Add121~9\ = CARRY((!\NCO_1MHz|y17\(5) & !\NCO_1MHz|Add121~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y17\(5),
	datad => VCC,
	cin => \NCO_1MHz|Add121~7\,
	combout => \NCO_1MHz|Add121~8_combout\,
	cout => \NCO_1MHz|Add121~9\);

-- Location: LCCOMB_X17_Y28_N24
\NCO_1MHz|Add121~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add121~10_combout\ = (\NCO_1MHz|y17\(6) & ((\NCO_1MHz|Add121~9\) # (GND))) # (!\NCO_1MHz|y17\(6) & (!\NCO_1MHz|Add121~9\))
-- \NCO_1MHz|Add121~11\ = CARRY((\NCO_1MHz|y17\(6)) # (!\NCO_1MHz|Add121~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y17\(6),
	datad => VCC,
	cin => \NCO_1MHz|Add121~9\,
	combout => \NCO_1MHz|Add121~10_combout\,
	cout => \NCO_1MHz|Add121~11\);

-- Location: LCCOMB_X17_Y28_N26
\NCO_1MHz|Add121~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add121~12_combout\ = (\NCO_1MHz|y17\(7) & (!\NCO_1MHz|Add121~11\ & VCC)) # (!\NCO_1MHz|y17\(7) & (\NCO_1MHz|Add121~11\ $ (GND)))
-- \NCO_1MHz|Add121~13\ = CARRY((!\NCO_1MHz|y17\(7) & !\NCO_1MHz|Add121~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y17\(7),
	datad => VCC,
	cin => \NCO_1MHz|Add121~11\,
	combout => \NCO_1MHz|Add121~12_combout\,
	cout => \NCO_1MHz|Add121~13\);

-- Location: LCCOMB_X17_Y28_N28
\NCO_1MHz|Add121~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add121~14_combout\ = (\NCO_1MHz|y17\(8) & ((\NCO_1MHz|Add121~13\) # (GND))) # (!\NCO_1MHz|y17\(8) & (!\NCO_1MHz|Add121~13\))
-- \NCO_1MHz|Add121~15\ = CARRY((\NCO_1MHz|y17\(8)) # (!\NCO_1MHz|Add121~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y17\(8),
	datad => VCC,
	cin => \NCO_1MHz|Add121~13\,
	combout => \NCO_1MHz|Add121~14_combout\,
	cout => \NCO_1MHz|Add121~15\);

-- Location: LCCOMB_X17_Y28_N30
\NCO_1MHz|Add121~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add121~16_combout\ = (\NCO_1MHz|y17\(9) & (!\NCO_1MHz|Add121~15\ & VCC)) # (!\NCO_1MHz|y17\(9) & (\NCO_1MHz|Add121~15\ $ (GND)))
-- \NCO_1MHz|Add121~17\ = CARRY((!\NCO_1MHz|y17\(9) & !\NCO_1MHz|Add121~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y17\(9),
	datad => VCC,
	cin => \NCO_1MHz|Add121~15\,
	combout => \NCO_1MHz|Add121~16_combout\,
	cout => \NCO_1MHz|Add121~17\);

-- Location: LCCOMB_X17_Y27_N0
\NCO_1MHz|Add121~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add121~18_combout\ = (\NCO_1MHz|y17\(10) & ((\NCO_1MHz|Add121~17\) # (GND))) # (!\NCO_1MHz|y17\(10) & (!\NCO_1MHz|Add121~17\))
-- \NCO_1MHz|Add121~19\ = CARRY((\NCO_1MHz|y17\(10)) # (!\NCO_1MHz|Add121~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y17\(10),
	datad => VCC,
	cin => \NCO_1MHz|Add121~17\,
	combout => \NCO_1MHz|Add121~18_combout\,
	cout => \NCO_1MHz|Add121~19\);

-- Location: LCCOMB_X17_Y27_N2
\NCO_1MHz|Add121~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add121~20_combout\ = (\NCO_1MHz|y17\(11) & (!\NCO_1MHz|Add121~19\ & VCC)) # (!\NCO_1MHz|y17\(11) & (\NCO_1MHz|Add121~19\ $ (GND)))
-- \NCO_1MHz|Add121~21\ = CARRY((!\NCO_1MHz|y17\(11) & !\NCO_1MHz|Add121~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y17\(11),
	datad => VCC,
	cin => \NCO_1MHz|Add121~19\,
	combout => \NCO_1MHz|Add121~20_combout\,
	cout => \NCO_1MHz|Add121~21\);

-- Location: LCCOMB_X17_Y27_N4
\NCO_1MHz|Add121~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add121~22_combout\ = (\NCO_1MHz|y17\(12) & ((\NCO_1MHz|Add121~21\) # (GND))) # (!\NCO_1MHz|y17\(12) & (!\NCO_1MHz|Add121~21\))
-- \NCO_1MHz|Add121~23\ = CARRY((\NCO_1MHz|y17\(12)) # (!\NCO_1MHz|Add121~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y17\(12),
	datad => VCC,
	cin => \NCO_1MHz|Add121~21\,
	combout => \NCO_1MHz|Add121~22_combout\,
	cout => \NCO_1MHz|Add121~23\);

-- Location: LCCOMB_X17_Y27_N6
\NCO_1MHz|Add121~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add121~24_combout\ = (\NCO_1MHz|y17\(13) & (!\NCO_1MHz|Add121~23\ & VCC)) # (!\NCO_1MHz|y17\(13) & (\NCO_1MHz|Add121~23\ $ (GND)))
-- \NCO_1MHz|Add121~25\ = CARRY((!\NCO_1MHz|y17\(13) & !\NCO_1MHz|Add121~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y17\(13),
	datad => VCC,
	cin => \NCO_1MHz|Add121~23\,
	combout => \NCO_1MHz|Add121~24_combout\,
	cout => \NCO_1MHz|Add121~25\);

-- Location: LCCOMB_X17_Y27_N8
\NCO_1MHz|Add121~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add121~26_combout\ = (\NCO_1MHz|y17\(14) & ((\NCO_1MHz|Add121~25\) # (GND))) # (!\NCO_1MHz|y17\(14) & (!\NCO_1MHz|Add121~25\))
-- \NCO_1MHz|Add121~27\ = CARRY((\NCO_1MHz|y17\(14)) # (!\NCO_1MHz|Add121~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y17\(14),
	datad => VCC,
	cin => \NCO_1MHz|Add121~25\,
	combout => \NCO_1MHz|Add121~26_combout\,
	cout => \NCO_1MHz|Add121~27\);

-- Location: LCCOMB_X17_Y27_N10
\NCO_1MHz|Add121~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add121~28_combout\ = (\NCO_1MHz|y17\(15) & (!\NCO_1MHz|Add121~27\ & VCC)) # (!\NCO_1MHz|y17\(15) & (\NCO_1MHz|Add121~27\ $ (GND)))
-- \NCO_1MHz|Add121~29\ = CARRY((!\NCO_1MHz|y17\(15) & !\NCO_1MHz|Add121~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y17\(15),
	datad => VCC,
	cin => \NCO_1MHz|Add121~27\,
	combout => \NCO_1MHz|Add121~28_combout\,
	cout => \NCO_1MHz|Add121~29\);

-- Location: LCCOMB_X17_Y27_N12
\NCO_1MHz|Add121~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add121~30_combout\ = (\NCO_1MHz|y17\(16) & ((\NCO_1MHz|Add121~29\) # (GND))) # (!\NCO_1MHz|y17\(16) & (!\NCO_1MHz|Add121~29\))
-- \NCO_1MHz|Add121~31\ = CARRY((\NCO_1MHz|y17\(16)) # (!\NCO_1MHz|Add121~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y17\(16),
	datad => VCC,
	cin => \NCO_1MHz|Add121~29\,
	combout => \NCO_1MHz|Add121~30_combout\,
	cout => \NCO_1MHz|Add121~31\);

-- Location: LCCOMB_X17_Y27_N14
\NCO_1MHz|Add121~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add121~33_cout\ = CARRY((!\NCO_1MHz|y17\(17) & !\NCO_1MHz|Add121~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y17\(17),
	datad => VCC,
	cin => \NCO_1MHz|Add121~31\,
	cout => \NCO_1MHz|Add121~33_cout\);

-- Location: LCCOMB_X17_Y27_N16
\NCO_1MHz|Add121~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add121~35_cout\ = CARRY((\NCO_1MHz|y17\(18)) # (!\NCO_1MHz|Add121~33_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y17\(18),
	datad => VCC,
	cin => \NCO_1MHz|Add121~33_cout\,
	cout => \NCO_1MHz|Add121~35_cout\);

-- Location: LCCOMB_X17_Y27_N18
\NCO_1MHz|Add121~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add121~36_combout\ = \NCO_1MHz|Add121~35_cout\ $ (\NCO_1MHz|y17\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|y17\(18),
	cin => \NCO_1MHz|Add121~35_cout\,
	combout => \NCO_1MHz|Add121~36_combout\);

-- Location: LCCOMB_X16_Y30_N0
\NCO_1MHz|WideOr18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|WideOr18~0_combout\ = (\NCO_1MHz|Add121~0_combout\) # ((\NCO_1MHz|Add121~2_combout\) # (\NCO_1MHz|y17\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add121~0_combout\,
	datab => \NCO_1MHz|Add121~2_combout\,
	datad => \NCO_1MHz|y17\(0),
	combout => \NCO_1MHz|WideOr18~0_combout\);

-- Location: LCCOMB_X16_Y31_N2
\NCO_1MHz|Add122~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add122~1_cout\ = CARRY((\NCO_1MHz|Add121~36_combout\ & \NCO_1MHz|WideOr18~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add121~36_combout\,
	datab => \NCO_1MHz|WideOr18~0_combout\,
	datad => VCC,
	cout => \NCO_1MHz|Add122~1_cout\);

-- Location: LCCOMB_X16_Y31_N4
\NCO_1MHz|Add122~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add122~2_combout\ = (\NCO_1MHz|Add121~4_combout\ & (!\NCO_1MHz|Add122~1_cout\)) # (!\NCO_1MHz|Add121~4_combout\ & ((\NCO_1MHz|Add122~1_cout\) # (GND)))
-- \NCO_1MHz|Add122~3\ = CARRY((!\NCO_1MHz|Add122~1_cout\) # (!\NCO_1MHz|Add121~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|Add121~4_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add122~1_cout\,
	combout => \NCO_1MHz|Add122~2_combout\,
	cout => \NCO_1MHz|Add122~3\);

-- Location: LCCOMB_X23_Y31_N0
\NCO_1MHz|cos[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|cos[0]~0_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add119~2_combout\)) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add122~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add119~2_combout\,
	datab => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	datad => \NCO_1MHz|Add122~2_combout\,
	combout => \NCO_1MHz|cos[0]~0_combout\);

-- Location: LCCOMB_X18_Y28_N6
\NCO_1MHz|Add115~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add115~0_combout\ = \NCO_1MHz|y16\(18) $ (((!\NCO_1MHz|temp16\(18) & ((\NCO_1MHz|LessThan33~32_combout\) # (\NCO_1MHz|temp16\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y16\(18),
	datab => \NCO_1MHz|temp16\(18),
	datac => \NCO_1MHz|LessThan33~32_combout\,
	datad => \NCO_1MHz|temp16\(17),
	combout => \NCO_1MHz|Add115~0_combout\);

-- Location: FF_X19_Y30_N21
\NCO_1MHz|x16[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x16[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x16\(3));

-- Location: FF_X19_Y30_N19
\NCO_1MHz|x16[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x16[2]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x16\(2));

-- Location: FF_X19_Y30_N17
\NCO_1MHz|x16[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x16[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x16\(1));

-- Location: LCCOMB_X18_Y28_N0
\NCO_1MHz|Add115~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add115~1_combout\ = \NCO_1MHz|y16\(17) $ (((!\NCO_1MHz|temp16\(18) & ((\NCO_1MHz|LessThan33~32_combout\) # (\NCO_1MHz|temp16\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y16\(17),
	datab => \NCO_1MHz|temp16\(18),
	datac => \NCO_1MHz|LessThan33~32_combout\,
	datad => \NCO_1MHz|temp16\(17),
	combout => \NCO_1MHz|Add115~1_combout\);

-- Location: FF_X19_Y30_N15
\NCO_1MHz|x16[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x16[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x16\(0));

-- Location: LCCOMB_X18_Y30_N12
\NCO_1MHz|x17[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x17[0]~20_cout\ = CARRY((\NCO_1MHz|temp16\(18)) # (!\NCO_1MHz|judge17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|temp16\(18),
	datab => \NCO_1MHz|judge17~0_combout\,
	datad => VCC,
	cout => \NCO_1MHz|x17[0]~20_cout\);

-- Location: LCCOMB_X18_Y30_N14
\NCO_1MHz|x17[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x17[0]~21_combout\ = (\NCO_1MHz|Add115~1_combout\ & ((\NCO_1MHz|x16\(0) & (!\NCO_1MHz|x17[0]~20_cout\)) # (!\NCO_1MHz|x16\(0) & ((\NCO_1MHz|x17[0]~20_cout\) # (GND))))) # (!\NCO_1MHz|Add115~1_combout\ & ((\NCO_1MHz|x16\(0) & 
-- (\NCO_1MHz|x17[0]~20_cout\ & VCC)) # (!\NCO_1MHz|x16\(0) & (!\NCO_1MHz|x17[0]~20_cout\))))
-- \NCO_1MHz|x17[0]~22\ = CARRY((\NCO_1MHz|Add115~1_combout\ & ((!\NCO_1MHz|x17[0]~20_cout\) # (!\NCO_1MHz|x16\(0)))) # (!\NCO_1MHz|Add115~1_combout\ & (!\NCO_1MHz|x16\(0) & !\NCO_1MHz|x17[0]~20_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add115~1_combout\,
	datab => \NCO_1MHz|x16\(0),
	datad => VCC,
	cin => \NCO_1MHz|x17[0]~20_cout\,
	combout => \NCO_1MHz|x17[0]~21_combout\,
	cout => \NCO_1MHz|x17[0]~22\);

-- Location: LCCOMB_X18_Y30_N16
\NCO_1MHz|x17[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x17[1]~23_combout\ = ((\NCO_1MHz|Add115~0_combout\ $ (\NCO_1MHz|x16\(1) $ (\NCO_1MHz|x17[0]~22\)))) # (GND)
-- \NCO_1MHz|x17[1]~24\ = CARRY((\NCO_1MHz|Add115~0_combout\ & (\NCO_1MHz|x16\(1) & !\NCO_1MHz|x17[0]~22\)) # (!\NCO_1MHz|Add115~0_combout\ & ((\NCO_1MHz|x16\(1)) # (!\NCO_1MHz|x17[0]~22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add115~0_combout\,
	datab => \NCO_1MHz|x16\(1),
	datad => VCC,
	cin => \NCO_1MHz|x17[0]~22\,
	combout => \NCO_1MHz|x17[1]~23_combout\,
	cout => \NCO_1MHz|x17[1]~24\);

-- Location: LCCOMB_X18_Y30_N18
\NCO_1MHz|x17[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x17[2]~25_combout\ = (\NCO_1MHz|Add115~0_combout\ & ((\NCO_1MHz|x16\(2) & (!\NCO_1MHz|x17[1]~24\)) # (!\NCO_1MHz|x16\(2) & ((\NCO_1MHz|x17[1]~24\) # (GND))))) # (!\NCO_1MHz|Add115~0_combout\ & ((\NCO_1MHz|x16\(2) & (\NCO_1MHz|x17[1]~24\ & VCC)) 
-- # (!\NCO_1MHz|x16\(2) & (!\NCO_1MHz|x17[1]~24\))))
-- \NCO_1MHz|x17[2]~26\ = CARRY((\NCO_1MHz|Add115~0_combout\ & ((!\NCO_1MHz|x17[1]~24\) # (!\NCO_1MHz|x16\(2)))) # (!\NCO_1MHz|Add115~0_combout\ & (!\NCO_1MHz|x16\(2) & !\NCO_1MHz|x17[1]~24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add115~0_combout\,
	datab => \NCO_1MHz|x16\(2),
	datad => VCC,
	cin => \NCO_1MHz|x17[1]~24\,
	combout => \NCO_1MHz|x17[2]~25_combout\,
	cout => \NCO_1MHz|x17[2]~26\);

-- Location: LCCOMB_X18_Y30_N20
\NCO_1MHz|x17[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x17[3]~27_combout\ = ((\NCO_1MHz|Add115~0_combout\ $ (\NCO_1MHz|x16\(3) $ (\NCO_1MHz|x17[2]~26\)))) # (GND)
-- \NCO_1MHz|x17[3]~28\ = CARRY((\NCO_1MHz|Add115~0_combout\ & (\NCO_1MHz|x16\(3) & !\NCO_1MHz|x17[2]~26\)) # (!\NCO_1MHz|Add115~0_combout\ & ((\NCO_1MHz|x16\(3)) # (!\NCO_1MHz|x17[2]~26\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add115~0_combout\,
	datab => \NCO_1MHz|x16\(3),
	datad => VCC,
	cin => \NCO_1MHz|x17[2]~26\,
	combout => \NCO_1MHz|x17[3]~27_combout\,
	cout => \NCO_1MHz|x17[3]~28\);

-- Location: FF_X18_Y30_N21
\NCO_1MHz|x17[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x17[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x17\(3));

-- Location: FF_X18_Y30_N19
\NCO_1MHz|x17[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x17[2]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x17\(2));

-- Location: FF_X18_Y30_N17
\NCO_1MHz|x17[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x17[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x17\(1));

-- Location: FF_X18_Y30_N15
\NCO_1MHz|x17[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x17[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x17\(0));

-- Location: LCCOMB_X17_Y30_N14
\NCO_1MHz|Add123~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add123~0_combout\ = (\NCO_1MHz|x17\(1) & (!\NCO_1MHz|x17\(0) & VCC)) # (!\NCO_1MHz|x17\(1) & (\NCO_1MHz|x17\(0) $ (GND)))
-- \NCO_1MHz|Add123~1\ = CARRY((!\NCO_1MHz|x17\(1) & !\NCO_1MHz|x17\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x17\(1),
	datab => \NCO_1MHz|x17\(0),
	datad => VCC,
	combout => \NCO_1MHz|Add123~0_combout\,
	cout => \NCO_1MHz|Add123~1\);

-- Location: LCCOMB_X17_Y30_N16
\NCO_1MHz|Add123~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add123~2_combout\ = (\NCO_1MHz|x17\(2) & ((\NCO_1MHz|Add123~1\) # (GND))) # (!\NCO_1MHz|x17\(2) & (!\NCO_1MHz|Add123~1\))
-- \NCO_1MHz|Add123~3\ = CARRY((\NCO_1MHz|x17\(2)) # (!\NCO_1MHz|Add123~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x17\(2),
	datad => VCC,
	cin => \NCO_1MHz|Add123~1\,
	combout => \NCO_1MHz|Add123~2_combout\,
	cout => \NCO_1MHz|Add123~3\);

-- Location: LCCOMB_X17_Y30_N18
\NCO_1MHz|Add123~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add123~4_combout\ = (\NCO_1MHz|x17\(3) & (!\NCO_1MHz|Add123~3\ & VCC)) # (!\NCO_1MHz|x17\(3) & (\NCO_1MHz|Add123~3\ $ (GND)))
-- \NCO_1MHz|Add123~5\ = CARRY((!\NCO_1MHz|x17\(3) & !\NCO_1MHz|Add123~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x17\(3),
	datad => VCC,
	cin => \NCO_1MHz|Add123~3\,
	combout => \NCO_1MHz|Add123~4_combout\,
	cout => \NCO_1MHz|Add123~5\);

-- Location: FF_X19_Y29_N15
\NCO_1MHz|x16[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x16[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x16\(16));

-- Location: FF_X19_Y29_N13
\NCO_1MHz|x16[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x16[15]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x16\(15));

-- Location: FF_X19_Y29_N11
\NCO_1MHz|x16[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x16[14]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x16\(14));

-- Location: FF_X19_Y29_N9
\NCO_1MHz|x16[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x16[13]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x16\(13));

-- Location: FF_X19_Y29_N7
\NCO_1MHz|x16[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x16[12]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x16\(12));

-- Location: FF_X19_Y29_N5
\NCO_1MHz|x16[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x16[11]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x16\(11));

-- Location: FF_X19_Y29_N3
\NCO_1MHz|x16[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x16[10]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x16\(10));

-- Location: FF_X19_Y29_N1
\NCO_1MHz|x16[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x16[9]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x16\(9));

-- Location: FF_X19_Y30_N31
\NCO_1MHz|x16[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x16[8]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x16\(8));

-- Location: FF_X19_Y30_N29
\NCO_1MHz|x16[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x16[7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x16\(7));

-- Location: FF_X19_Y30_N27
\NCO_1MHz|x16[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x16[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x16\(6));

-- Location: FF_X19_Y30_N25
\NCO_1MHz|x16[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x16[5]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x16\(5));

-- Location: FF_X19_Y30_N23
\NCO_1MHz|x16[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x16[4]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x16\(4));

-- Location: LCCOMB_X18_Y30_N22
\NCO_1MHz|x17[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x17[4]~29_combout\ = (\NCO_1MHz|Add115~0_combout\ & ((\NCO_1MHz|x16\(4) & (!\NCO_1MHz|x17[3]~28\)) # (!\NCO_1MHz|x16\(4) & ((\NCO_1MHz|x17[3]~28\) # (GND))))) # (!\NCO_1MHz|Add115~0_combout\ & ((\NCO_1MHz|x16\(4) & (\NCO_1MHz|x17[3]~28\ & VCC)) 
-- # (!\NCO_1MHz|x16\(4) & (!\NCO_1MHz|x17[3]~28\))))
-- \NCO_1MHz|x17[4]~30\ = CARRY((\NCO_1MHz|Add115~0_combout\ & ((!\NCO_1MHz|x17[3]~28\) # (!\NCO_1MHz|x16\(4)))) # (!\NCO_1MHz|Add115~0_combout\ & (!\NCO_1MHz|x16\(4) & !\NCO_1MHz|x17[3]~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add115~0_combout\,
	datab => \NCO_1MHz|x16\(4),
	datad => VCC,
	cin => \NCO_1MHz|x17[3]~28\,
	combout => \NCO_1MHz|x17[4]~29_combout\,
	cout => \NCO_1MHz|x17[4]~30\);

-- Location: LCCOMB_X18_Y30_N24
\NCO_1MHz|x17[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x17[5]~31_combout\ = ((\NCO_1MHz|Add115~0_combout\ $ (\NCO_1MHz|x16\(5) $ (\NCO_1MHz|x17[4]~30\)))) # (GND)
-- \NCO_1MHz|x17[5]~32\ = CARRY((\NCO_1MHz|Add115~0_combout\ & (\NCO_1MHz|x16\(5) & !\NCO_1MHz|x17[4]~30\)) # (!\NCO_1MHz|Add115~0_combout\ & ((\NCO_1MHz|x16\(5)) # (!\NCO_1MHz|x17[4]~30\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add115~0_combout\,
	datab => \NCO_1MHz|x16\(5),
	datad => VCC,
	cin => \NCO_1MHz|x17[4]~30\,
	combout => \NCO_1MHz|x17[5]~31_combout\,
	cout => \NCO_1MHz|x17[5]~32\);

-- Location: LCCOMB_X18_Y30_N26
\NCO_1MHz|x17[6]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x17[6]~33_combout\ = (\NCO_1MHz|Add115~0_combout\ & ((\NCO_1MHz|x16\(6) & (!\NCO_1MHz|x17[5]~32\)) # (!\NCO_1MHz|x16\(6) & ((\NCO_1MHz|x17[5]~32\) # (GND))))) # (!\NCO_1MHz|Add115~0_combout\ & ((\NCO_1MHz|x16\(6) & (\NCO_1MHz|x17[5]~32\ & VCC)) 
-- # (!\NCO_1MHz|x16\(6) & (!\NCO_1MHz|x17[5]~32\))))
-- \NCO_1MHz|x17[6]~34\ = CARRY((\NCO_1MHz|Add115~0_combout\ & ((!\NCO_1MHz|x17[5]~32\) # (!\NCO_1MHz|x16\(6)))) # (!\NCO_1MHz|Add115~0_combout\ & (!\NCO_1MHz|x16\(6) & !\NCO_1MHz|x17[5]~32\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add115~0_combout\,
	datab => \NCO_1MHz|x16\(6),
	datad => VCC,
	cin => \NCO_1MHz|x17[5]~32\,
	combout => \NCO_1MHz|x17[6]~33_combout\,
	cout => \NCO_1MHz|x17[6]~34\);

-- Location: LCCOMB_X18_Y30_N28
\NCO_1MHz|x17[7]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x17[7]~35_combout\ = ((\NCO_1MHz|Add115~0_combout\ $ (\NCO_1MHz|x16\(7) $ (\NCO_1MHz|x17[6]~34\)))) # (GND)
-- \NCO_1MHz|x17[7]~36\ = CARRY((\NCO_1MHz|Add115~0_combout\ & (\NCO_1MHz|x16\(7) & !\NCO_1MHz|x17[6]~34\)) # (!\NCO_1MHz|Add115~0_combout\ & ((\NCO_1MHz|x16\(7)) # (!\NCO_1MHz|x17[6]~34\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add115~0_combout\,
	datab => \NCO_1MHz|x16\(7),
	datad => VCC,
	cin => \NCO_1MHz|x17[6]~34\,
	combout => \NCO_1MHz|x17[7]~35_combout\,
	cout => \NCO_1MHz|x17[7]~36\);

-- Location: LCCOMB_X18_Y30_N30
\NCO_1MHz|x17[8]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x17[8]~37_combout\ = (\NCO_1MHz|Add115~0_combout\ & ((\NCO_1MHz|x16\(8) & (!\NCO_1MHz|x17[7]~36\)) # (!\NCO_1MHz|x16\(8) & ((\NCO_1MHz|x17[7]~36\) # (GND))))) # (!\NCO_1MHz|Add115~0_combout\ & ((\NCO_1MHz|x16\(8) & (\NCO_1MHz|x17[7]~36\ & VCC)) 
-- # (!\NCO_1MHz|x16\(8) & (!\NCO_1MHz|x17[7]~36\))))
-- \NCO_1MHz|x17[8]~38\ = CARRY((\NCO_1MHz|Add115~0_combout\ & ((!\NCO_1MHz|x17[7]~36\) # (!\NCO_1MHz|x16\(8)))) # (!\NCO_1MHz|Add115~0_combout\ & (!\NCO_1MHz|x16\(8) & !\NCO_1MHz|x17[7]~36\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add115~0_combout\,
	datab => \NCO_1MHz|x16\(8),
	datad => VCC,
	cin => \NCO_1MHz|x17[7]~36\,
	combout => \NCO_1MHz|x17[8]~37_combout\,
	cout => \NCO_1MHz|x17[8]~38\);

-- Location: LCCOMB_X18_Y29_N0
\NCO_1MHz|x17[9]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x17[9]~39_combout\ = ((\NCO_1MHz|Add115~0_combout\ $ (\NCO_1MHz|x16\(9) $ (\NCO_1MHz|x17[8]~38\)))) # (GND)
-- \NCO_1MHz|x17[9]~40\ = CARRY((\NCO_1MHz|Add115~0_combout\ & (\NCO_1MHz|x16\(9) & !\NCO_1MHz|x17[8]~38\)) # (!\NCO_1MHz|Add115~0_combout\ & ((\NCO_1MHz|x16\(9)) # (!\NCO_1MHz|x17[8]~38\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add115~0_combout\,
	datab => \NCO_1MHz|x16\(9),
	datad => VCC,
	cin => \NCO_1MHz|x17[8]~38\,
	combout => \NCO_1MHz|x17[9]~39_combout\,
	cout => \NCO_1MHz|x17[9]~40\);

-- Location: LCCOMB_X18_Y29_N2
\NCO_1MHz|x17[10]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x17[10]~41_combout\ = (\NCO_1MHz|x16\(10) & ((\NCO_1MHz|Add115~0_combout\ & (!\NCO_1MHz|x17[9]~40\)) # (!\NCO_1MHz|Add115~0_combout\ & (\NCO_1MHz|x17[9]~40\ & VCC)))) # (!\NCO_1MHz|x16\(10) & ((\NCO_1MHz|Add115~0_combout\ & 
-- ((\NCO_1MHz|x17[9]~40\) # (GND))) # (!\NCO_1MHz|Add115~0_combout\ & (!\NCO_1MHz|x17[9]~40\))))
-- \NCO_1MHz|x17[10]~42\ = CARRY((\NCO_1MHz|x16\(10) & (\NCO_1MHz|Add115~0_combout\ & !\NCO_1MHz|x17[9]~40\)) # (!\NCO_1MHz|x16\(10) & ((\NCO_1MHz|Add115~0_combout\) # (!\NCO_1MHz|x17[9]~40\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x16\(10),
	datab => \NCO_1MHz|Add115~0_combout\,
	datad => VCC,
	cin => \NCO_1MHz|x17[9]~40\,
	combout => \NCO_1MHz|x17[10]~41_combout\,
	cout => \NCO_1MHz|x17[10]~42\);

-- Location: LCCOMB_X18_Y29_N4
\NCO_1MHz|x17[11]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x17[11]~43_combout\ = ((\NCO_1MHz|Add115~0_combout\ $ (\NCO_1MHz|x16\(11) $ (\NCO_1MHz|x17[10]~42\)))) # (GND)
-- \NCO_1MHz|x17[11]~44\ = CARRY((\NCO_1MHz|Add115~0_combout\ & (\NCO_1MHz|x16\(11) & !\NCO_1MHz|x17[10]~42\)) # (!\NCO_1MHz|Add115~0_combout\ & ((\NCO_1MHz|x16\(11)) # (!\NCO_1MHz|x17[10]~42\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add115~0_combout\,
	datab => \NCO_1MHz|x16\(11),
	datad => VCC,
	cin => \NCO_1MHz|x17[10]~42\,
	combout => \NCO_1MHz|x17[11]~43_combout\,
	cout => \NCO_1MHz|x17[11]~44\);

-- Location: LCCOMB_X18_Y29_N6
\NCO_1MHz|x17[12]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x17[12]~45_combout\ = (\NCO_1MHz|Add115~0_combout\ & ((\NCO_1MHz|x16\(12) & (!\NCO_1MHz|x17[11]~44\)) # (!\NCO_1MHz|x16\(12) & ((\NCO_1MHz|x17[11]~44\) # (GND))))) # (!\NCO_1MHz|Add115~0_combout\ & ((\NCO_1MHz|x16\(12) & (\NCO_1MHz|x17[11]~44\ & 
-- VCC)) # (!\NCO_1MHz|x16\(12) & (!\NCO_1MHz|x17[11]~44\))))
-- \NCO_1MHz|x17[12]~46\ = CARRY((\NCO_1MHz|Add115~0_combout\ & ((!\NCO_1MHz|x17[11]~44\) # (!\NCO_1MHz|x16\(12)))) # (!\NCO_1MHz|Add115~0_combout\ & (!\NCO_1MHz|x16\(12) & !\NCO_1MHz|x17[11]~44\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add115~0_combout\,
	datab => \NCO_1MHz|x16\(12),
	datad => VCC,
	cin => \NCO_1MHz|x17[11]~44\,
	combout => \NCO_1MHz|x17[12]~45_combout\,
	cout => \NCO_1MHz|x17[12]~46\);

-- Location: LCCOMB_X18_Y29_N8
\NCO_1MHz|x17[13]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x17[13]~47_combout\ = ((\NCO_1MHz|Add115~0_combout\ $ (\NCO_1MHz|x16\(13) $ (\NCO_1MHz|x17[12]~46\)))) # (GND)
-- \NCO_1MHz|x17[13]~48\ = CARRY((\NCO_1MHz|Add115~0_combout\ & (\NCO_1MHz|x16\(13) & !\NCO_1MHz|x17[12]~46\)) # (!\NCO_1MHz|Add115~0_combout\ & ((\NCO_1MHz|x16\(13)) # (!\NCO_1MHz|x17[12]~46\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add115~0_combout\,
	datab => \NCO_1MHz|x16\(13),
	datad => VCC,
	cin => \NCO_1MHz|x17[12]~46\,
	combout => \NCO_1MHz|x17[13]~47_combout\,
	cout => \NCO_1MHz|x17[13]~48\);

-- Location: LCCOMB_X18_Y29_N10
\NCO_1MHz|x17[14]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x17[14]~49_combout\ = (\NCO_1MHz|Add115~0_combout\ & ((\NCO_1MHz|x16\(14) & (!\NCO_1MHz|x17[13]~48\)) # (!\NCO_1MHz|x16\(14) & ((\NCO_1MHz|x17[13]~48\) # (GND))))) # (!\NCO_1MHz|Add115~0_combout\ & ((\NCO_1MHz|x16\(14) & (\NCO_1MHz|x17[13]~48\ & 
-- VCC)) # (!\NCO_1MHz|x16\(14) & (!\NCO_1MHz|x17[13]~48\))))
-- \NCO_1MHz|x17[14]~50\ = CARRY((\NCO_1MHz|Add115~0_combout\ & ((!\NCO_1MHz|x17[13]~48\) # (!\NCO_1MHz|x16\(14)))) # (!\NCO_1MHz|Add115~0_combout\ & (!\NCO_1MHz|x16\(14) & !\NCO_1MHz|x17[13]~48\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add115~0_combout\,
	datab => \NCO_1MHz|x16\(14),
	datad => VCC,
	cin => \NCO_1MHz|x17[13]~48\,
	combout => \NCO_1MHz|x17[14]~49_combout\,
	cout => \NCO_1MHz|x17[14]~50\);

-- Location: LCCOMB_X18_Y29_N12
\NCO_1MHz|x17[15]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x17[15]~51_combout\ = ((\NCO_1MHz|Add115~0_combout\ $ (\NCO_1MHz|x16\(15) $ (\NCO_1MHz|x17[14]~50\)))) # (GND)
-- \NCO_1MHz|x17[15]~52\ = CARRY((\NCO_1MHz|Add115~0_combout\ & (\NCO_1MHz|x16\(15) & !\NCO_1MHz|x17[14]~50\)) # (!\NCO_1MHz|Add115~0_combout\ & ((\NCO_1MHz|x16\(15)) # (!\NCO_1MHz|x17[14]~50\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add115~0_combout\,
	datab => \NCO_1MHz|x16\(15),
	datad => VCC,
	cin => \NCO_1MHz|x17[14]~50\,
	combout => \NCO_1MHz|x17[15]~51_combout\,
	cout => \NCO_1MHz|x17[15]~52\);

-- Location: LCCOMB_X18_Y29_N14
\NCO_1MHz|x17[16]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x17[16]~53_combout\ = (\NCO_1MHz|Add115~0_combout\ & ((\NCO_1MHz|x16\(16) & (!\NCO_1MHz|x17[15]~52\)) # (!\NCO_1MHz|x16\(16) & ((\NCO_1MHz|x17[15]~52\) # (GND))))) # (!\NCO_1MHz|Add115~0_combout\ & ((\NCO_1MHz|x16\(16) & (\NCO_1MHz|x17[15]~52\ & 
-- VCC)) # (!\NCO_1MHz|x16\(16) & (!\NCO_1MHz|x17[15]~52\))))
-- \NCO_1MHz|x17[16]~54\ = CARRY((\NCO_1MHz|Add115~0_combout\ & ((!\NCO_1MHz|x17[15]~52\) # (!\NCO_1MHz|x16\(16)))) # (!\NCO_1MHz|Add115~0_combout\ & (!\NCO_1MHz|x16\(16) & !\NCO_1MHz|x17[15]~52\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add115~0_combout\,
	datab => \NCO_1MHz|x16\(16),
	datad => VCC,
	cin => \NCO_1MHz|x17[15]~52\,
	combout => \NCO_1MHz|x17[16]~53_combout\,
	cout => \NCO_1MHz|x17[16]~54\);

-- Location: LCCOMB_X18_Y29_N16
\NCO_1MHz|x17[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x17[17]~55_combout\ = ((\NCO_1MHz|Add115~0_combout\ $ (\NCO_1MHz|x16\(17) $ (\NCO_1MHz|x17[16]~54\)))) # (GND)
-- \NCO_1MHz|x17[17]~56\ = CARRY((\NCO_1MHz|Add115~0_combout\ & (\NCO_1MHz|x16\(17) & !\NCO_1MHz|x17[16]~54\)) # (!\NCO_1MHz|Add115~0_combout\ & ((\NCO_1MHz|x16\(17)) # (!\NCO_1MHz|x17[16]~54\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add115~0_combout\,
	datab => \NCO_1MHz|x16\(17),
	datad => VCC,
	cin => \NCO_1MHz|x17[16]~54\,
	combout => \NCO_1MHz|x17[17]~55_combout\,
	cout => \NCO_1MHz|x17[17]~56\);

-- Location: LCCOMB_X18_Y29_N18
\NCO_1MHz|x17[18]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|x17[18]~57_combout\ = \NCO_1MHz|Add115~0_combout\ $ (\NCO_1MHz|x17[17]~56\ $ (!\NCO_1MHz|x16\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add115~0_combout\,
	datad => \NCO_1MHz|x16\(18),
	cin => \NCO_1MHz|x17[17]~56\,
	combout => \NCO_1MHz|x17[18]~57_combout\);

-- Location: FF_X18_Y29_N19
\NCO_1MHz|x17[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x17[18]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x17\(18));

-- Location: FF_X18_Y29_N17
\NCO_1MHz|x17[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x17[17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x17\(17));

-- Location: FF_X18_Y29_N15
\NCO_1MHz|x17[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x17[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x17\(16));

-- Location: FF_X18_Y29_N13
\NCO_1MHz|x17[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x17[15]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x17\(15));

-- Location: FF_X18_Y29_N11
\NCO_1MHz|x17[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x17[14]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x17\(14));

-- Location: FF_X18_Y29_N9
\NCO_1MHz|x17[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x17[13]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x17\(13));

-- Location: FF_X18_Y29_N7
\NCO_1MHz|x17[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x17[12]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x17\(12));

-- Location: FF_X18_Y29_N5
\NCO_1MHz|x17[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x17[11]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x17\(11));

-- Location: FF_X18_Y29_N3
\NCO_1MHz|x17[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x17[10]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x17\(10));

-- Location: FF_X18_Y29_N1
\NCO_1MHz|x17[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x17[9]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x17\(9));

-- Location: FF_X18_Y30_N31
\NCO_1MHz|x17[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x17[8]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x17\(8));

-- Location: FF_X18_Y30_N29
\NCO_1MHz|x17[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x17[7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x17\(7));

-- Location: FF_X18_Y30_N27
\NCO_1MHz|x17[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x17[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x17\(6));

-- Location: FF_X18_Y30_N25
\NCO_1MHz|x17[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x17[5]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x17\(5));

-- Location: FF_X18_Y30_N23
\NCO_1MHz|x17[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|x17[4]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|x17\(4));

-- Location: LCCOMB_X17_Y30_N20
\NCO_1MHz|Add123~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add123~6_combout\ = (\NCO_1MHz|x17\(4) & ((\NCO_1MHz|Add123~5\) # (GND))) # (!\NCO_1MHz|x17\(4) & (!\NCO_1MHz|Add123~5\))
-- \NCO_1MHz|Add123~7\ = CARRY((\NCO_1MHz|x17\(4)) # (!\NCO_1MHz|Add123~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x17\(4),
	datad => VCC,
	cin => \NCO_1MHz|Add123~5\,
	combout => \NCO_1MHz|Add123~6_combout\,
	cout => \NCO_1MHz|Add123~7\);

-- Location: LCCOMB_X17_Y30_N22
\NCO_1MHz|Add123~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add123~8_combout\ = (\NCO_1MHz|x17\(5) & (!\NCO_1MHz|Add123~7\ & VCC)) # (!\NCO_1MHz|x17\(5) & (\NCO_1MHz|Add123~7\ $ (GND)))
-- \NCO_1MHz|Add123~9\ = CARRY((!\NCO_1MHz|x17\(5) & !\NCO_1MHz|Add123~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x17\(5),
	datad => VCC,
	cin => \NCO_1MHz|Add123~7\,
	combout => \NCO_1MHz|Add123~8_combout\,
	cout => \NCO_1MHz|Add123~9\);

-- Location: LCCOMB_X17_Y30_N24
\NCO_1MHz|Add123~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add123~10_combout\ = (\NCO_1MHz|x17\(6) & ((\NCO_1MHz|Add123~9\) # (GND))) # (!\NCO_1MHz|x17\(6) & (!\NCO_1MHz|Add123~9\))
-- \NCO_1MHz|Add123~11\ = CARRY((\NCO_1MHz|x17\(6)) # (!\NCO_1MHz|Add123~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x17\(6),
	datad => VCC,
	cin => \NCO_1MHz|Add123~9\,
	combout => \NCO_1MHz|Add123~10_combout\,
	cout => \NCO_1MHz|Add123~11\);

-- Location: LCCOMB_X17_Y30_N26
\NCO_1MHz|Add123~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add123~12_combout\ = (\NCO_1MHz|x17\(7) & (!\NCO_1MHz|Add123~11\ & VCC)) # (!\NCO_1MHz|x17\(7) & (\NCO_1MHz|Add123~11\ $ (GND)))
-- \NCO_1MHz|Add123~13\ = CARRY((!\NCO_1MHz|x17\(7) & !\NCO_1MHz|Add123~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x17\(7),
	datad => VCC,
	cin => \NCO_1MHz|Add123~11\,
	combout => \NCO_1MHz|Add123~12_combout\,
	cout => \NCO_1MHz|Add123~13\);

-- Location: LCCOMB_X17_Y30_N28
\NCO_1MHz|Add123~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add123~14_combout\ = (\NCO_1MHz|x17\(8) & ((\NCO_1MHz|Add123~13\) # (GND))) # (!\NCO_1MHz|x17\(8) & (!\NCO_1MHz|Add123~13\))
-- \NCO_1MHz|Add123~15\ = CARRY((\NCO_1MHz|x17\(8)) # (!\NCO_1MHz|Add123~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x17\(8),
	datad => VCC,
	cin => \NCO_1MHz|Add123~13\,
	combout => \NCO_1MHz|Add123~14_combout\,
	cout => \NCO_1MHz|Add123~15\);

-- Location: LCCOMB_X17_Y30_N30
\NCO_1MHz|Add123~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add123~16_combout\ = (\NCO_1MHz|x17\(9) & (!\NCO_1MHz|Add123~15\ & VCC)) # (!\NCO_1MHz|x17\(9) & (\NCO_1MHz|Add123~15\ $ (GND)))
-- \NCO_1MHz|Add123~17\ = CARRY((!\NCO_1MHz|x17\(9) & !\NCO_1MHz|Add123~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x17\(9),
	datad => VCC,
	cin => \NCO_1MHz|Add123~15\,
	combout => \NCO_1MHz|Add123~16_combout\,
	cout => \NCO_1MHz|Add123~17\);

-- Location: LCCOMB_X17_Y29_N0
\NCO_1MHz|Add123~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add123~18_combout\ = (\NCO_1MHz|x17\(10) & ((\NCO_1MHz|Add123~17\) # (GND))) # (!\NCO_1MHz|x17\(10) & (!\NCO_1MHz|Add123~17\))
-- \NCO_1MHz|Add123~19\ = CARRY((\NCO_1MHz|x17\(10)) # (!\NCO_1MHz|Add123~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x17\(10),
	datad => VCC,
	cin => \NCO_1MHz|Add123~17\,
	combout => \NCO_1MHz|Add123~18_combout\,
	cout => \NCO_1MHz|Add123~19\);

-- Location: LCCOMB_X17_Y29_N2
\NCO_1MHz|Add123~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add123~20_combout\ = (\NCO_1MHz|x17\(11) & (!\NCO_1MHz|Add123~19\ & VCC)) # (!\NCO_1MHz|x17\(11) & (\NCO_1MHz|Add123~19\ $ (GND)))
-- \NCO_1MHz|Add123~21\ = CARRY((!\NCO_1MHz|x17\(11) & !\NCO_1MHz|Add123~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x17\(11),
	datad => VCC,
	cin => \NCO_1MHz|Add123~19\,
	combout => \NCO_1MHz|Add123~20_combout\,
	cout => \NCO_1MHz|Add123~21\);

-- Location: LCCOMB_X17_Y29_N4
\NCO_1MHz|Add123~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add123~22_combout\ = (\NCO_1MHz|x17\(12) & ((\NCO_1MHz|Add123~21\) # (GND))) # (!\NCO_1MHz|x17\(12) & (!\NCO_1MHz|Add123~21\))
-- \NCO_1MHz|Add123~23\ = CARRY((\NCO_1MHz|x17\(12)) # (!\NCO_1MHz|Add123~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x17\(12),
	datad => VCC,
	cin => \NCO_1MHz|Add123~21\,
	combout => \NCO_1MHz|Add123~22_combout\,
	cout => \NCO_1MHz|Add123~23\);

-- Location: LCCOMB_X17_Y29_N6
\NCO_1MHz|Add123~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add123~24_combout\ = (\NCO_1MHz|x17\(13) & (!\NCO_1MHz|Add123~23\ & VCC)) # (!\NCO_1MHz|x17\(13) & (\NCO_1MHz|Add123~23\ $ (GND)))
-- \NCO_1MHz|Add123~25\ = CARRY((!\NCO_1MHz|x17\(13) & !\NCO_1MHz|Add123~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x17\(13),
	datad => VCC,
	cin => \NCO_1MHz|Add123~23\,
	combout => \NCO_1MHz|Add123~24_combout\,
	cout => \NCO_1MHz|Add123~25\);

-- Location: LCCOMB_X17_Y29_N8
\NCO_1MHz|Add123~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add123~26_combout\ = (\NCO_1MHz|x17\(14) & ((\NCO_1MHz|Add123~25\) # (GND))) # (!\NCO_1MHz|x17\(14) & (!\NCO_1MHz|Add123~25\))
-- \NCO_1MHz|Add123~27\ = CARRY((\NCO_1MHz|x17\(14)) # (!\NCO_1MHz|Add123~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x17\(14),
	datad => VCC,
	cin => \NCO_1MHz|Add123~25\,
	combout => \NCO_1MHz|Add123~26_combout\,
	cout => \NCO_1MHz|Add123~27\);

-- Location: LCCOMB_X17_Y29_N10
\NCO_1MHz|Add123~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add123~28_combout\ = (\NCO_1MHz|x17\(15) & (!\NCO_1MHz|Add123~27\ & VCC)) # (!\NCO_1MHz|x17\(15) & (\NCO_1MHz|Add123~27\ $ (GND)))
-- \NCO_1MHz|Add123~29\ = CARRY((!\NCO_1MHz|x17\(15) & !\NCO_1MHz|Add123~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x17\(15),
	datad => VCC,
	cin => \NCO_1MHz|Add123~27\,
	combout => \NCO_1MHz|Add123~28_combout\,
	cout => \NCO_1MHz|Add123~29\);

-- Location: LCCOMB_X17_Y29_N12
\NCO_1MHz|Add123~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add123~30_combout\ = (\NCO_1MHz|x17\(16) & ((\NCO_1MHz|Add123~29\) # (GND))) # (!\NCO_1MHz|x17\(16) & (!\NCO_1MHz|Add123~29\))
-- \NCO_1MHz|Add123~31\ = CARRY((\NCO_1MHz|x17\(16)) # (!\NCO_1MHz|Add123~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x17\(16),
	datad => VCC,
	cin => \NCO_1MHz|Add123~29\,
	combout => \NCO_1MHz|Add123~30_combout\,
	cout => \NCO_1MHz|Add123~31\);

-- Location: LCCOMB_X17_Y29_N14
\NCO_1MHz|Add123~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add123~33_cout\ = CARRY((!\NCO_1MHz|x17\(17) & !\NCO_1MHz|Add123~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x17\(17),
	datad => VCC,
	cin => \NCO_1MHz|Add123~31\,
	cout => \NCO_1MHz|Add123~33_cout\);

-- Location: LCCOMB_X17_Y29_N16
\NCO_1MHz|Add123~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add123~35_cout\ = CARRY((\NCO_1MHz|x17\(18)) # (!\NCO_1MHz|Add123~33_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x17\(18),
	datad => VCC,
	cin => \NCO_1MHz|Add123~33_cout\,
	cout => \NCO_1MHz|Add123~35_cout\);

-- Location: LCCOMB_X17_Y29_N18
\NCO_1MHz|Add123~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add123~36_combout\ = \NCO_1MHz|Add123~35_cout\ $ (\NCO_1MHz|x17\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|x17\(18),
	cin => \NCO_1MHz|Add123~35_cout\,
	combout => \NCO_1MHz|Add123~36_combout\);

-- Location: LCCOMB_X17_Y30_N8
\NCO_1MHz|WideOr19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|WideOr19~0_combout\ = (\NCO_1MHz|Add123~0_combout\) # ((\NCO_1MHz|x17\(0)) # (\NCO_1MHz|Add123~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|Add123~0_combout\,
	datac => \NCO_1MHz|x17\(0),
	datad => \NCO_1MHz|Add123~2_combout\,
	combout => \NCO_1MHz|WideOr19~0_combout\);

-- Location: LCCOMB_X16_Y28_N2
\NCO_1MHz|Add124~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add124~1_cout\ = CARRY((\NCO_1MHz|Add123~36_combout\ & \NCO_1MHz|WideOr19~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add123~36_combout\,
	datab => \NCO_1MHz|WideOr19~0_combout\,
	datad => VCC,
	cout => \NCO_1MHz|Add124~1_cout\);

-- Location: LCCOMB_X16_Y28_N4
\NCO_1MHz|Add124~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add124~2_combout\ = (\NCO_1MHz|Add123~4_combout\ & (!\NCO_1MHz|Add124~1_cout\)) # (!\NCO_1MHz|Add123~4_combout\ & ((\NCO_1MHz|Add124~1_cout\) # (GND)))
-- \NCO_1MHz|Add124~3\ = CARRY((!\NCO_1MHz|Add124~1_cout\) # (!\NCO_1MHz|Add123~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add123~4_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add124~1_cout\,
	combout => \NCO_1MHz|Add124~2_combout\,
	cout => \NCO_1MHz|Add124~3\);

-- Location: LCCOMB_X18_Y30_N10
\NCO_1MHz|WideOr17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|WideOr17~0_combout\ = (\NCO_1MHz|x17\(1)) # ((\NCO_1MHz|x17\(0)) # (\NCO_1MHz|x17\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x17\(1),
	datac => \NCO_1MHz|x17\(0),
	datad => \NCO_1MHz|x17\(2),
	combout => \NCO_1MHz|WideOr17~0_combout\);

-- Location: LCCOMB_X20_Y30_N2
\NCO_1MHz|Add120~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add120~1_cout\ = CARRY((\NCO_1MHz|WideOr17~0_combout\ & \NCO_1MHz|x17\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|WideOr17~0_combout\,
	datab => \NCO_1MHz|x17\(18),
	datad => VCC,
	cout => \NCO_1MHz|Add120~1_cout\);

-- Location: LCCOMB_X20_Y30_N4
\NCO_1MHz|Add120~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add120~2_combout\ = (\NCO_1MHz|x17\(3) & (!\NCO_1MHz|Add120~1_cout\)) # (!\NCO_1MHz|x17\(3) & ((\NCO_1MHz|Add120~1_cout\) # (GND)))
-- \NCO_1MHz|Add120~3\ = CARRY((!\NCO_1MHz|Add120~1_cout\) # (!\NCO_1MHz|x17\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x17\(3),
	datad => VCC,
	cin => \NCO_1MHz|Add120~1_cout\,
	combout => \NCO_1MHz|Add120~2_combout\,
	cout => \NCO_1MHz|Add120~3\);

-- Location: LCCOMB_X21_Y31_N8
\NCO_1MHz|Add120~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add120~4_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add124~2_combout\)) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add120~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	datac => \NCO_1MHz|Add124~2_combout\,
	datad => \NCO_1MHz|Add120~2_combout\,
	combout => \NCO_1MHz|Add120~4_combout\);

-- Location: FF_X23_Y31_N1
\NCO_1MHz|cos[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|cos[0]~0_combout\,
	asdata => \NCO_1MHz|Add120~4_combout\,
	sload => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ALT_INV_ram_block3a0~portbdataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|cos\(0));

-- Location: LCCOMB_X21_Y31_N0
\NCO_1MHz|sin[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|sin[0]~0_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add122~2_combout\))) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add119~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add119~2_combout\,
	datab => \NCO_1MHz|Add122~2_combout\,
	datad => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	combout => \NCO_1MHz|sin[0]~0_combout\);

-- Location: FF_X21_Y31_N1
\NCO_1MHz|sin[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|sin[0]~0_combout\,
	asdata => \NCO_1MHz|Add120~4_combout\,
	sload => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|sin\(0));

-- Location: DDIOOUTCELL_X45_Y34_N18
\DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[0]\ : cycloneive_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \NCO_1MHz|cos\(0),
	datainhi => \NCO_1MHz|sin\(0),
	clkhi => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clklo => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	muxsel => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|dataout\(0));

-- Location: LCCOMB_X18_Y31_N6
\NCO_1MHz|Add119~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add119~4_combout\ = (\NCO_1MHz|y17\(4) & (\NCO_1MHz|Add119~3\ $ (GND))) # (!\NCO_1MHz|y17\(4) & (!\NCO_1MHz|Add119~3\ & VCC))
-- \NCO_1MHz|Add119~5\ = CARRY((\NCO_1MHz|y17\(4) & !\NCO_1MHz|Add119~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y17\(4),
	datad => VCC,
	cin => \NCO_1MHz|Add119~3\,
	combout => \NCO_1MHz|Add119~4_combout\,
	cout => \NCO_1MHz|Add119~5\);

-- Location: LCCOMB_X16_Y31_N6
\NCO_1MHz|Add122~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add122~4_combout\ = (\NCO_1MHz|Add121~6_combout\ & (\NCO_1MHz|Add122~3\ $ (GND))) # (!\NCO_1MHz|Add121~6_combout\ & (!\NCO_1MHz|Add122~3\ & VCC))
-- \NCO_1MHz|Add122~5\ = CARRY((\NCO_1MHz|Add121~6_combout\ & !\NCO_1MHz|Add122~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add121~6_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add122~3\,
	combout => \NCO_1MHz|Add122~4_combout\,
	cout => \NCO_1MHz|Add122~5\);

-- Location: LCCOMB_X20_Y31_N8
\NCO_1MHz|cos[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|cos[1]~1_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add119~4_combout\)) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add122~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add119~4_combout\,
	datab => \NCO_1MHz|Add122~4_combout\,
	datad => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	combout => \NCO_1MHz|cos[1]~1_combout\);

-- Location: LCCOMB_X20_Y30_N6
\NCO_1MHz|Add120~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add120~5_combout\ = (\NCO_1MHz|x17\(4) & (\NCO_1MHz|Add120~3\ $ (GND))) # (!\NCO_1MHz|x17\(4) & (!\NCO_1MHz|Add120~3\ & VCC))
-- \NCO_1MHz|Add120~6\ = CARRY((\NCO_1MHz|x17\(4) & !\NCO_1MHz|Add120~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x17\(4),
	datad => VCC,
	cin => \NCO_1MHz|Add120~3\,
	combout => \NCO_1MHz|Add120~5_combout\,
	cout => \NCO_1MHz|Add120~6\);

-- Location: LCCOMB_X16_Y28_N6
\NCO_1MHz|Add124~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add124~4_combout\ = (\NCO_1MHz|Add123~6_combout\ & (\NCO_1MHz|Add124~3\ $ (GND))) # (!\NCO_1MHz|Add123~6_combout\ & (!\NCO_1MHz|Add124~3\ & VCC))
-- \NCO_1MHz|Add124~5\ = CARRY((\NCO_1MHz|Add123~6_combout\ & !\NCO_1MHz|Add124~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|Add123~6_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add124~3\,
	combout => \NCO_1MHz|Add124~4_combout\,
	cout => \NCO_1MHz|Add124~5\);

-- Location: LCCOMB_X20_Y30_N0
\NCO_1MHz|Add120~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add120~7_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add124~4_combout\))) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add120~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add120~5_combout\,
	datac => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	datad => \NCO_1MHz|Add124~4_combout\,
	combout => \NCO_1MHz|Add120~7_combout\);

-- Location: FF_X20_Y31_N9
\NCO_1MHz|cos[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|cos[1]~1_combout\,
	asdata => \NCO_1MHz|Add120~7_combout\,
	sload => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ALT_INV_ram_block3a0~portbdataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|cos\(1));

-- Location: LCCOMB_X21_Y31_N18
\NCO_1MHz|sin[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|sin[1]~1_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add122~4_combout\))) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add119~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add119~4_combout\,
	datab => \NCO_1MHz|Add122~4_combout\,
	datad => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	combout => \NCO_1MHz|sin[1]~1_combout\);

-- Location: FF_X21_Y31_N19
\NCO_1MHz|sin[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|sin[1]~1_combout\,
	asdata => \NCO_1MHz|Add120~7_combout\,
	sload => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|sin\(1));

-- Location: DDIOOUTCELL_X38_Y34_N4
\DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[1]\ : cycloneive_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \NCO_1MHz|cos\(1),
	datainhi => \NCO_1MHz|sin\(1),
	clkhi => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clklo => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	muxsel => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|dataout\(1));

-- Location: LCCOMB_X16_Y31_N8
\NCO_1MHz|Add122~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add122~6_combout\ = (\NCO_1MHz|Add121~8_combout\ & (!\NCO_1MHz|Add122~5\)) # (!\NCO_1MHz|Add121~8_combout\ & ((\NCO_1MHz|Add122~5\) # (GND)))
-- \NCO_1MHz|Add122~7\ = CARRY((!\NCO_1MHz|Add122~5\) # (!\NCO_1MHz|Add121~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add121~8_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add122~5\,
	combout => \NCO_1MHz|Add122~6_combout\,
	cout => \NCO_1MHz|Add122~7\);

-- Location: LCCOMB_X18_Y31_N8
\NCO_1MHz|Add119~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add119~6_combout\ = (\NCO_1MHz|y17\(5) & (!\NCO_1MHz|Add119~5\)) # (!\NCO_1MHz|y17\(5) & ((\NCO_1MHz|Add119~5\) # (GND)))
-- \NCO_1MHz|Add119~7\ = CARRY((!\NCO_1MHz|Add119~5\) # (!\NCO_1MHz|y17\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y17\(5),
	datad => VCC,
	cin => \NCO_1MHz|Add119~5\,
	combout => \NCO_1MHz|Add119~6_combout\,
	cout => \NCO_1MHz|Add119~7\);

-- Location: LCCOMB_X20_Y31_N18
\NCO_1MHz|cos[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|cos[2]~2_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add119~6_combout\))) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add122~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add122~6_combout\,
	datab => \NCO_1MHz|Add119~6_combout\,
	datad => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	combout => \NCO_1MHz|cos[2]~2_combout\);

-- Location: LCCOMB_X16_Y28_N8
\NCO_1MHz|Add124~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add124~6_combout\ = (\NCO_1MHz|Add123~8_combout\ & (!\NCO_1MHz|Add124~5\)) # (!\NCO_1MHz|Add123~8_combout\ & ((\NCO_1MHz|Add124~5\) # (GND)))
-- \NCO_1MHz|Add124~7\ = CARRY((!\NCO_1MHz|Add124~5\) # (!\NCO_1MHz|Add123~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|Add123~8_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add124~5\,
	combout => \NCO_1MHz|Add124~6_combout\,
	cout => \NCO_1MHz|Add124~7\);

-- Location: LCCOMB_X20_Y30_N8
\NCO_1MHz|Add120~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add120~8_combout\ = (\NCO_1MHz|x17\(5) & (!\NCO_1MHz|Add120~6\)) # (!\NCO_1MHz|x17\(5) & ((\NCO_1MHz|Add120~6\) # (GND)))
-- \NCO_1MHz|Add120~9\ = CARRY((!\NCO_1MHz|Add120~6\) # (!\NCO_1MHz|x17\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x17\(5),
	datad => VCC,
	cin => \NCO_1MHz|Add120~6\,
	combout => \NCO_1MHz|Add120~8_combout\,
	cout => \NCO_1MHz|Add120~9\);

-- Location: LCCOMB_X20_Y31_N26
\NCO_1MHz|Add120~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add120~10_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add124~6_combout\)) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add120~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	datac => \NCO_1MHz|Add124~6_combout\,
	datad => \NCO_1MHz|Add120~8_combout\,
	combout => \NCO_1MHz|Add120~10_combout\);

-- Location: FF_X20_Y31_N19
\NCO_1MHz|cos[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|cos[2]~2_combout\,
	asdata => \NCO_1MHz|Add120~10_combout\,
	sload => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ALT_INV_ram_block3a0~portbdataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|cos\(2));

-- Location: LCCOMB_X21_Y31_N28
\NCO_1MHz|sin[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|sin[2]~2_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add122~6_combout\)) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add119~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add122~6_combout\,
	datab => \NCO_1MHz|Add119~6_combout\,
	datad => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	combout => \NCO_1MHz|sin[2]~2_combout\);

-- Location: FF_X21_Y31_N29
\NCO_1MHz|sin[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|sin[2]~2_combout\,
	asdata => \NCO_1MHz|Add120~10_combout\,
	sload => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|sin\(2));

-- Location: DDIOOUTCELL_X38_Y34_N18
\DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[2]\ : cycloneive_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \NCO_1MHz|cos\(2),
	datainhi => \NCO_1MHz|sin\(2),
	clkhi => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clklo => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	muxsel => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|dataout\(2));

-- Location: LCCOMB_X16_Y31_N10
\NCO_1MHz|Add122~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add122~8_combout\ = (\NCO_1MHz|Add121~10_combout\ & (\NCO_1MHz|Add122~7\ $ (GND))) # (!\NCO_1MHz|Add121~10_combout\ & (!\NCO_1MHz|Add122~7\ & VCC))
-- \NCO_1MHz|Add122~9\ = CARRY((\NCO_1MHz|Add121~10_combout\ & !\NCO_1MHz|Add122~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add121~10_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add122~7\,
	combout => \NCO_1MHz|Add122~8_combout\,
	cout => \NCO_1MHz|Add122~9\);

-- Location: LCCOMB_X18_Y31_N10
\NCO_1MHz|Add119~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add119~8_combout\ = (\NCO_1MHz|y17\(6) & (\NCO_1MHz|Add119~7\ $ (GND))) # (!\NCO_1MHz|y17\(6) & (!\NCO_1MHz|Add119~7\ & VCC))
-- \NCO_1MHz|Add119~9\ = CARRY((\NCO_1MHz|y17\(6) & !\NCO_1MHz|Add119~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y17\(6),
	datad => VCC,
	cin => \NCO_1MHz|Add119~7\,
	combout => \NCO_1MHz|Add119~8_combout\,
	cout => \NCO_1MHz|Add119~9\);

-- Location: LCCOMB_X20_Y31_N28
\NCO_1MHz|cos[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|cos[3]~3_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add119~8_combout\))) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add122~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add122~8_combout\,
	datab => \NCO_1MHz|Add119~8_combout\,
	datad => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	combout => \NCO_1MHz|cos[3]~3_combout\);

-- Location: LCCOMB_X16_Y28_N10
\NCO_1MHz|Add124~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add124~8_combout\ = (\NCO_1MHz|Add123~10_combout\ & (\NCO_1MHz|Add124~7\ $ (GND))) # (!\NCO_1MHz|Add123~10_combout\ & (!\NCO_1MHz|Add124~7\ & VCC))
-- \NCO_1MHz|Add124~9\ = CARRY((\NCO_1MHz|Add123~10_combout\ & !\NCO_1MHz|Add124~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|Add123~10_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add124~7\,
	combout => \NCO_1MHz|Add124~8_combout\,
	cout => \NCO_1MHz|Add124~9\);

-- Location: LCCOMB_X20_Y30_N10
\NCO_1MHz|Add120~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add120~11_combout\ = (\NCO_1MHz|x17\(6) & (\NCO_1MHz|Add120~9\ $ (GND))) # (!\NCO_1MHz|x17\(6) & (!\NCO_1MHz|Add120~9\ & VCC))
-- \NCO_1MHz|Add120~12\ = CARRY((\NCO_1MHz|x17\(6) & !\NCO_1MHz|Add120~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x17\(6),
	datad => VCC,
	cin => \NCO_1MHz|Add120~9\,
	combout => \NCO_1MHz|Add120~11_combout\,
	cout => \NCO_1MHz|Add120~12\);

-- Location: LCCOMB_X21_Y31_N10
\NCO_1MHz|Add120~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add120~13_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add124~8_combout\)) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add120~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	datac => \NCO_1MHz|Add124~8_combout\,
	datad => \NCO_1MHz|Add120~11_combout\,
	combout => \NCO_1MHz|Add120~13_combout\);

-- Location: FF_X20_Y31_N29
\NCO_1MHz|cos[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|cos[3]~3_combout\,
	asdata => \NCO_1MHz|Add120~13_combout\,
	sload => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ALT_INV_ram_block3a0~portbdataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|cos\(3));

-- Location: LCCOMB_X21_Y31_N22
\NCO_1MHz|sin[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|sin[3]~3_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add122~8_combout\))) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add119~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add119~8_combout\,
	datab => \NCO_1MHz|Add122~8_combout\,
	datad => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	combout => \NCO_1MHz|sin[3]~3_combout\);

-- Location: FF_X21_Y31_N23
\NCO_1MHz|sin[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|sin[3]~3_combout\,
	asdata => \NCO_1MHz|Add120~13_combout\,
	sload => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|sin\(3));

-- Location: DDIOOUTCELL_X34_Y34_N4
\DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[3]\ : cycloneive_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \NCO_1MHz|cos\(3),
	datainhi => \NCO_1MHz|sin\(3),
	clkhi => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clklo => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	muxsel => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|dataout\(3));

-- Location: LCCOMB_X18_Y31_N12
\NCO_1MHz|Add119~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add119~10_combout\ = (\NCO_1MHz|y17\(7) & (!\NCO_1MHz|Add119~9\)) # (!\NCO_1MHz|y17\(7) & ((\NCO_1MHz|Add119~9\) # (GND)))
-- \NCO_1MHz|Add119~11\ = CARRY((!\NCO_1MHz|Add119~9\) # (!\NCO_1MHz|y17\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y17\(7),
	datad => VCC,
	cin => \NCO_1MHz|Add119~9\,
	combout => \NCO_1MHz|Add119~10_combout\,
	cout => \NCO_1MHz|Add119~11\);

-- Location: LCCOMB_X16_Y31_N12
\NCO_1MHz|Add122~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add122~10_combout\ = (\NCO_1MHz|Add121~12_combout\ & (!\NCO_1MHz|Add122~9\)) # (!\NCO_1MHz|Add121~12_combout\ & ((\NCO_1MHz|Add122~9\) # (GND)))
-- \NCO_1MHz|Add122~11\ = CARRY((!\NCO_1MHz|Add122~9\) # (!\NCO_1MHz|Add121~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|Add121~12_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add122~9\,
	combout => \NCO_1MHz|Add122~10_combout\,
	cout => \NCO_1MHz|Add122~11\);

-- Location: LCCOMB_X23_Y31_N26
\NCO_1MHz|cos[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|cos[4]~4_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add119~10_combout\)) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add122~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add119~10_combout\,
	datab => \NCO_1MHz|Add122~10_combout\,
	datad => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	combout => \NCO_1MHz|cos[4]~4_combout\);

-- Location: LCCOMB_X16_Y28_N12
\NCO_1MHz|Add124~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add124~10_combout\ = (\NCO_1MHz|Add123~12_combout\ & (!\NCO_1MHz|Add124~9\)) # (!\NCO_1MHz|Add123~12_combout\ & ((\NCO_1MHz|Add124~9\) # (GND)))
-- \NCO_1MHz|Add124~11\ = CARRY((!\NCO_1MHz|Add124~9\) # (!\NCO_1MHz|Add123~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add123~12_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add124~9\,
	combout => \NCO_1MHz|Add124~10_combout\,
	cout => \NCO_1MHz|Add124~11\);

-- Location: LCCOMB_X20_Y30_N12
\NCO_1MHz|Add120~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add120~14_combout\ = (\NCO_1MHz|x17\(7) & (!\NCO_1MHz|Add120~12\)) # (!\NCO_1MHz|x17\(7) & ((\NCO_1MHz|Add120~12\) # (GND)))
-- \NCO_1MHz|Add120~15\ = CARRY((!\NCO_1MHz|Add120~12\) # (!\NCO_1MHz|x17\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x17\(7),
	datad => VCC,
	cin => \NCO_1MHz|Add120~12\,
	combout => \NCO_1MHz|Add120~14_combout\,
	cout => \NCO_1MHz|Add120~15\);

-- Location: LCCOMB_X23_Y31_N22
\NCO_1MHz|Add120~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add120~16_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add124~10_combout\)) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add120~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	datac => \NCO_1MHz|Add124~10_combout\,
	datad => \NCO_1MHz|Add120~14_combout\,
	combout => \NCO_1MHz|Add120~16_combout\);

-- Location: FF_X23_Y31_N27
\NCO_1MHz|cos[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|cos[4]~4_combout\,
	asdata => \NCO_1MHz|Add120~16_combout\,
	sload => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ALT_INV_ram_block3a0~portbdataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|cos\(4));

-- Location: LCCOMB_X21_Y31_N24
\NCO_1MHz|sin[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|sin[4]~4_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add122~10_combout\))) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add119~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	datab => \NCO_1MHz|Add119~10_combout\,
	datad => \NCO_1MHz|Add122~10_combout\,
	combout => \NCO_1MHz|sin[4]~4_combout\);

-- Location: FF_X21_Y31_N25
\NCO_1MHz|sin[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|sin[4]~4_combout\,
	asdata => \NCO_1MHz|Add120~16_combout\,
	sload => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|sin\(4));

-- Location: DDIOOUTCELL_X29_Y34_N18
\DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[4]\ : cycloneive_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \NCO_1MHz|cos\(4),
	datainhi => \NCO_1MHz|sin\(4),
	clkhi => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clklo => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	muxsel => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|dataout\(4));

-- Location: LCCOMB_X18_Y31_N14
\NCO_1MHz|Add119~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add119~12_combout\ = (\NCO_1MHz|y17\(8) & (\NCO_1MHz|Add119~11\ $ (GND))) # (!\NCO_1MHz|y17\(8) & (!\NCO_1MHz|Add119~11\ & VCC))
-- \NCO_1MHz|Add119~13\ = CARRY((\NCO_1MHz|y17\(8) & !\NCO_1MHz|Add119~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y17\(8),
	datad => VCC,
	cin => \NCO_1MHz|Add119~11\,
	combout => \NCO_1MHz|Add119~12_combout\,
	cout => \NCO_1MHz|Add119~13\);

-- Location: LCCOMB_X16_Y31_N14
\NCO_1MHz|Add122~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add122~12_combout\ = (\NCO_1MHz|Add121~14_combout\ & (\NCO_1MHz|Add122~11\ $ (GND))) # (!\NCO_1MHz|Add121~14_combout\ & (!\NCO_1MHz|Add122~11\ & VCC))
-- \NCO_1MHz|Add122~13\ = CARRY((\NCO_1MHz|Add121~14_combout\ & !\NCO_1MHz|Add122~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|Add121~14_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add122~11\,
	combout => \NCO_1MHz|Add122~12_combout\,
	cout => \NCO_1MHz|Add122~13\);

-- Location: LCCOMB_X20_Y31_N22
\NCO_1MHz|cos[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|cos[5]~5_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add119~12_combout\)) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add122~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add119~12_combout\,
	datab => \NCO_1MHz|Add122~12_combout\,
	datad => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	combout => \NCO_1MHz|cos[5]~5_combout\);

-- Location: LCCOMB_X16_Y28_N14
\NCO_1MHz|Add124~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add124~12_combout\ = (\NCO_1MHz|Add123~14_combout\ & (\NCO_1MHz|Add124~11\ $ (GND))) # (!\NCO_1MHz|Add123~14_combout\ & (!\NCO_1MHz|Add124~11\ & VCC))
-- \NCO_1MHz|Add124~13\ = CARRY((\NCO_1MHz|Add123~14_combout\ & !\NCO_1MHz|Add124~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add123~14_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add124~11\,
	combout => \NCO_1MHz|Add124~12_combout\,
	cout => \NCO_1MHz|Add124~13\);

-- Location: LCCOMB_X20_Y30_N14
\NCO_1MHz|Add120~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add120~17_combout\ = (\NCO_1MHz|x17\(8) & (\NCO_1MHz|Add120~15\ $ (GND))) # (!\NCO_1MHz|x17\(8) & (!\NCO_1MHz|Add120~15\ & VCC))
-- \NCO_1MHz|Add120~18\ = CARRY((\NCO_1MHz|x17\(8) & !\NCO_1MHz|Add120~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x17\(8),
	datad => VCC,
	cin => \NCO_1MHz|Add120~15\,
	combout => \NCO_1MHz|Add120~17_combout\,
	cout => \NCO_1MHz|Add120~18\);

-- Location: LCCOMB_X21_Y31_N20
\NCO_1MHz|Add120~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add120~19_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add124~12_combout\)) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add120~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	datac => \NCO_1MHz|Add124~12_combout\,
	datad => \NCO_1MHz|Add120~17_combout\,
	combout => \NCO_1MHz|Add120~19_combout\);

-- Location: FF_X20_Y31_N23
\NCO_1MHz|cos[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|cos[5]~5_combout\,
	asdata => \NCO_1MHz|Add120~19_combout\,
	sload => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ALT_INV_ram_block3a0~portbdataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|cos\(5));

-- Location: LCCOMB_X21_Y31_N26
\NCO_1MHz|sin[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|sin[5]~5_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add122~12_combout\)) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add119~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add122~12_combout\,
	datab => \NCO_1MHz|Add119~12_combout\,
	datad => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	combout => \NCO_1MHz|sin[5]~5_combout\);

-- Location: FF_X21_Y31_N27
\NCO_1MHz|sin[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|sin[5]~5_combout\,
	asdata => \NCO_1MHz|Add120~19_combout\,
	sload => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|sin\(5));

-- Location: DDIOOUTCELL_X20_Y34_N11
\DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[5]\ : cycloneive_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \NCO_1MHz|cos\(5),
	datainhi => \NCO_1MHz|sin\(5),
	clkhi => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clklo => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	muxsel => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|dataout\(5));

-- Location: LCCOMB_X16_Y31_N16
\NCO_1MHz|Add122~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add122~14_combout\ = (\NCO_1MHz|Add121~16_combout\ & (!\NCO_1MHz|Add122~13\)) # (!\NCO_1MHz|Add121~16_combout\ & ((\NCO_1MHz|Add122~13\) # (GND)))
-- \NCO_1MHz|Add122~15\ = CARRY((!\NCO_1MHz|Add122~13\) # (!\NCO_1MHz|Add121~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add121~16_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add122~13\,
	combout => \NCO_1MHz|Add122~14_combout\,
	cout => \NCO_1MHz|Add122~15\);

-- Location: LCCOMB_X18_Y31_N16
\NCO_1MHz|Add119~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add119~14_combout\ = (\NCO_1MHz|y17\(9) & (!\NCO_1MHz|Add119~13\)) # (!\NCO_1MHz|y17\(9) & ((\NCO_1MHz|Add119~13\) # (GND)))
-- \NCO_1MHz|Add119~15\ = CARRY((!\NCO_1MHz|Add119~13\) # (!\NCO_1MHz|y17\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y17\(9),
	datad => VCC,
	cin => \NCO_1MHz|Add119~13\,
	combout => \NCO_1MHz|Add119~14_combout\,
	cout => \NCO_1MHz|Add119~15\);

-- Location: LCCOMB_X20_Y31_N24
\NCO_1MHz|cos[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|cos[6]~6_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add119~14_combout\))) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add122~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add122~14_combout\,
	datab => \NCO_1MHz|Add119~14_combout\,
	datad => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	combout => \NCO_1MHz|cos[6]~6_combout\);

-- Location: LCCOMB_X20_Y30_N16
\NCO_1MHz|Add120~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add120~20_combout\ = (\NCO_1MHz|x17\(9) & (!\NCO_1MHz|Add120~18\)) # (!\NCO_1MHz|x17\(9) & ((\NCO_1MHz|Add120~18\) # (GND)))
-- \NCO_1MHz|Add120~21\ = CARRY((!\NCO_1MHz|Add120~18\) # (!\NCO_1MHz|x17\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x17\(9),
	datad => VCC,
	cin => \NCO_1MHz|Add120~18\,
	combout => \NCO_1MHz|Add120~20_combout\,
	cout => \NCO_1MHz|Add120~21\);

-- Location: LCCOMB_X16_Y28_N16
\NCO_1MHz|Add124~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add124~14_combout\ = (\NCO_1MHz|Add123~16_combout\ & (!\NCO_1MHz|Add124~13\)) # (!\NCO_1MHz|Add123~16_combout\ & ((\NCO_1MHz|Add124~13\) # (GND)))
-- \NCO_1MHz|Add124~15\ = CARRY((!\NCO_1MHz|Add124~13\) # (!\NCO_1MHz|Add123~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add123~16_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add124~13\,
	combout => \NCO_1MHz|Add124~14_combout\,
	cout => \NCO_1MHz|Add124~15\);

-- Location: LCCOMB_X20_Y31_N4
\NCO_1MHz|Add120~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add120~22_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add124~14_combout\))) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add120~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	datac => \NCO_1MHz|Add120~20_combout\,
	datad => \NCO_1MHz|Add124~14_combout\,
	combout => \NCO_1MHz|Add120~22_combout\);

-- Location: FF_X20_Y31_N25
\NCO_1MHz|cos[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|cos[6]~6_combout\,
	asdata => \NCO_1MHz|Add120~22_combout\,
	sload => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ALT_INV_ram_block3a0~portbdataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|cos\(6));

-- Location: LCCOMB_X21_Y31_N4
\NCO_1MHz|sin[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|sin[6]~6_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add122~14_combout\)) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add119~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add122~14_combout\,
	datab => \NCO_1MHz|Add119~14_combout\,
	datad => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	combout => \NCO_1MHz|sin[6]~6_combout\);

-- Location: FF_X21_Y31_N5
\NCO_1MHz|sin[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|sin[6]~6_combout\,
	asdata => \NCO_1MHz|Add120~22_combout\,
	sload => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|sin\(6));

-- Location: DDIOOUTCELL_X20_Y34_N18
\DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[6]\ : cycloneive_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \NCO_1MHz|cos\(6),
	datainhi => \NCO_1MHz|sin\(6),
	clkhi => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clklo => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	muxsel => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|dataout\(6));

-- Location: LCCOMB_X16_Y31_N18
\NCO_1MHz|Add122~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add122~16_combout\ = (\NCO_1MHz|Add121~18_combout\ & (\NCO_1MHz|Add122~15\ $ (GND))) # (!\NCO_1MHz|Add121~18_combout\ & (!\NCO_1MHz|Add122~15\ & VCC))
-- \NCO_1MHz|Add122~17\ = CARRY((\NCO_1MHz|Add121~18_combout\ & !\NCO_1MHz|Add122~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|Add121~18_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add122~15\,
	combout => \NCO_1MHz|Add122~16_combout\,
	cout => \NCO_1MHz|Add122~17\);

-- Location: LCCOMB_X18_Y31_N18
\NCO_1MHz|Add119~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add119~16_combout\ = (\NCO_1MHz|y17\(10) & (\NCO_1MHz|Add119~15\ $ (GND))) # (!\NCO_1MHz|y17\(10) & (!\NCO_1MHz|Add119~15\ & VCC))
-- \NCO_1MHz|Add119~17\ = CARRY((\NCO_1MHz|y17\(10) & !\NCO_1MHz|Add119~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y17\(10),
	datad => VCC,
	cin => \NCO_1MHz|Add119~15\,
	combout => \NCO_1MHz|Add119~16_combout\,
	cout => \NCO_1MHz|Add119~17\);

-- Location: LCCOMB_X20_Y31_N10
\NCO_1MHz|cos[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|cos[7]~7_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add119~16_combout\))) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add122~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add122~16_combout\,
	datab => \NCO_1MHz|Add119~16_combout\,
	datad => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	combout => \NCO_1MHz|cos[7]~7_combout\);

-- Location: LCCOMB_X20_Y30_N18
\NCO_1MHz|Add120~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add120~23_combout\ = (\NCO_1MHz|x17\(10) & (\NCO_1MHz|Add120~21\ $ (GND))) # (!\NCO_1MHz|x17\(10) & (!\NCO_1MHz|Add120~21\ & VCC))
-- \NCO_1MHz|Add120~24\ = CARRY((\NCO_1MHz|x17\(10) & !\NCO_1MHz|Add120~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x17\(10),
	datad => VCC,
	cin => \NCO_1MHz|Add120~21\,
	combout => \NCO_1MHz|Add120~23_combout\,
	cout => \NCO_1MHz|Add120~24\);

-- Location: LCCOMB_X16_Y28_N18
\NCO_1MHz|Add124~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add124~16_combout\ = (\NCO_1MHz|Add123~18_combout\ & (\NCO_1MHz|Add124~15\ $ (GND))) # (!\NCO_1MHz|Add123~18_combout\ & (!\NCO_1MHz|Add124~15\ & VCC))
-- \NCO_1MHz|Add124~17\ = CARRY((\NCO_1MHz|Add123~18_combout\ & !\NCO_1MHz|Add124~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|Add123~18_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add124~15\,
	combout => \NCO_1MHz|Add124~16_combout\,
	cout => \NCO_1MHz|Add124~17\);

-- Location: LCCOMB_X20_Y31_N30
\NCO_1MHz|Add120~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add120~25_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add124~16_combout\))) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add120~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	datab => \NCO_1MHz|Add120~23_combout\,
	datad => \NCO_1MHz|Add124~16_combout\,
	combout => \NCO_1MHz|Add120~25_combout\);

-- Location: FF_X20_Y31_N11
\NCO_1MHz|cos[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|cos[7]~7_combout\,
	asdata => \NCO_1MHz|Add120~25_combout\,
	sload => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ALT_INV_ram_block3a0~portbdataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|cos\(7));

-- Location: LCCOMB_X19_Y31_N24
\NCO_1MHz|sin[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|sin[7]~7_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add122~16_combout\))) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add119~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add119~16_combout\,
	datab => \NCO_1MHz|Add122~16_combout\,
	datad => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	combout => \NCO_1MHz|sin[7]~7_combout\);

-- Location: FF_X19_Y31_N25
\NCO_1MHz|sin[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|sin[7]~7_combout\,
	asdata => \NCO_1MHz|Add120~25_combout\,
	sload => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|sin\(7));

-- Location: DDIOOUTCELL_X18_Y34_N4
\DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[7]\ : cycloneive_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \NCO_1MHz|cos\(7),
	datainhi => \NCO_1MHz|sin\(7),
	clkhi => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clklo => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	muxsel => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|dataout\(7));

-- Location: LCCOMB_X16_Y31_N20
\NCO_1MHz|Add122~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add122~18_combout\ = (\NCO_1MHz|Add121~20_combout\ & (!\NCO_1MHz|Add122~17\)) # (!\NCO_1MHz|Add121~20_combout\ & ((\NCO_1MHz|Add122~17\) # (GND)))
-- \NCO_1MHz|Add122~19\ = CARRY((!\NCO_1MHz|Add122~17\) # (!\NCO_1MHz|Add121~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add121~20_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add122~17\,
	combout => \NCO_1MHz|Add122~18_combout\,
	cout => \NCO_1MHz|Add122~19\);

-- Location: LCCOMB_X18_Y31_N20
\NCO_1MHz|Add119~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add119~18_combout\ = (\NCO_1MHz|y17\(11) & (!\NCO_1MHz|Add119~17\)) # (!\NCO_1MHz|y17\(11) & ((\NCO_1MHz|Add119~17\) # (GND)))
-- \NCO_1MHz|Add119~19\ = CARRY((!\NCO_1MHz|Add119~17\) # (!\NCO_1MHz|y17\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y17\(11),
	datad => VCC,
	cin => \NCO_1MHz|Add119~17\,
	combout => \NCO_1MHz|Add119~18_combout\,
	cout => \NCO_1MHz|Add119~19\);

-- Location: LCCOMB_X23_Y31_N12
\NCO_1MHz|cos[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|cos[8]~8_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add119~18_combout\))) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add122~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add122~18_combout\,
	datab => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	datad => \NCO_1MHz|Add119~18_combout\,
	combout => \NCO_1MHz|cos[8]~8_combout\);

-- Location: LCCOMB_X20_Y30_N20
\NCO_1MHz|Add120~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add120~26_combout\ = (\NCO_1MHz|x17\(11) & (!\NCO_1MHz|Add120~24\)) # (!\NCO_1MHz|x17\(11) & ((\NCO_1MHz|Add120~24\) # (GND)))
-- \NCO_1MHz|Add120~27\ = CARRY((!\NCO_1MHz|Add120~24\) # (!\NCO_1MHz|x17\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x17\(11),
	datad => VCC,
	cin => \NCO_1MHz|Add120~24\,
	combout => \NCO_1MHz|Add120~26_combout\,
	cout => \NCO_1MHz|Add120~27\);

-- Location: LCCOMB_X16_Y28_N20
\NCO_1MHz|Add124~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add124~18_combout\ = (\NCO_1MHz|Add123~20_combout\ & (!\NCO_1MHz|Add124~17\)) # (!\NCO_1MHz|Add123~20_combout\ & ((\NCO_1MHz|Add124~17\) # (GND)))
-- \NCO_1MHz|Add124~19\ = CARRY((!\NCO_1MHz|Add124~17\) # (!\NCO_1MHz|Add123~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add123~20_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add124~17\,
	combout => \NCO_1MHz|Add124~18_combout\,
	cout => \NCO_1MHz|Add124~19\);

-- Location: LCCOMB_X19_Y31_N4
\NCO_1MHz|Add120~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add120~28_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add124~18_combout\))) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add120~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|Add120~26_combout\,
	datac => \NCO_1MHz|Add124~18_combout\,
	datad => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	combout => \NCO_1MHz|Add120~28_combout\);

-- Location: FF_X23_Y31_N13
\NCO_1MHz|cos[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|cos[8]~8_combout\,
	asdata => \NCO_1MHz|Add120~28_combout\,
	sload => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ALT_INV_ram_block3a0~portbdataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|cos\(8));

-- Location: LCCOMB_X19_Y31_N2
\NCO_1MHz|sin[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|sin[8]~8_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add122~18_combout\)) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add119~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add122~18_combout\,
	datab => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	datad => \NCO_1MHz|Add119~18_combout\,
	combout => \NCO_1MHz|sin[8]~8_combout\);

-- Location: FF_X19_Y31_N3
\NCO_1MHz|sin[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|sin[8]~8_combout\,
	asdata => \NCO_1MHz|Add120~28_combout\,
	sload => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|sin\(8));

-- Location: DDIOOUTCELL_X18_Y34_N25
\DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[8]\ : cycloneive_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \NCO_1MHz|cos\(8),
	datainhi => \NCO_1MHz|sin\(8),
	clkhi => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clklo => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	muxsel => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|dataout\(8));

-- Location: LCCOMB_X16_Y31_N22
\NCO_1MHz|Add122~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add122~20_combout\ = (\NCO_1MHz|Add121~22_combout\ & (\NCO_1MHz|Add122~19\ $ (GND))) # (!\NCO_1MHz|Add121~22_combout\ & (!\NCO_1MHz|Add122~19\ & VCC))
-- \NCO_1MHz|Add122~21\ = CARRY((\NCO_1MHz|Add121~22_combout\ & !\NCO_1MHz|Add122~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add121~22_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add122~19\,
	combout => \NCO_1MHz|Add122~20_combout\,
	cout => \NCO_1MHz|Add122~21\);

-- Location: LCCOMB_X18_Y31_N22
\NCO_1MHz|Add119~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add119~20_combout\ = (\NCO_1MHz|y17\(12) & (\NCO_1MHz|Add119~19\ $ (GND))) # (!\NCO_1MHz|y17\(12) & (!\NCO_1MHz|Add119~19\ & VCC))
-- \NCO_1MHz|Add119~21\ = CARRY((\NCO_1MHz|y17\(12) & !\NCO_1MHz|Add119~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y17\(12),
	datad => VCC,
	cin => \NCO_1MHz|Add119~19\,
	combout => \NCO_1MHz|Add119~20_combout\,
	cout => \NCO_1MHz|Add119~21\);

-- Location: LCCOMB_X20_Y31_N20
\NCO_1MHz|cos[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|cos[9]~9_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add119~20_combout\))) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add122~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add122~20_combout\,
	datab => \NCO_1MHz|Add119~20_combout\,
	datad => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	combout => \NCO_1MHz|cos[9]~9_combout\);

-- Location: LCCOMB_X20_Y30_N22
\NCO_1MHz|Add120~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add120~29_combout\ = (\NCO_1MHz|x17\(12) & (\NCO_1MHz|Add120~27\ $ (GND))) # (!\NCO_1MHz|x17\(12) & (!\NCO_1MHz|Add120~27\ & VCC))
-- \NCO_1MHz|Add120~30\ = CARRY((\NCO_1MHz|x17\(12) & !\NCO_1MHz|Add120~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x17\(12),
	datad => VCC,
	cin => \NCO_1MHz|Add120~27\,
	combout => \NCO_1MHz|Add120~29_combout\,
	cout => \NCO_1MHz|Add120~30\);

-- Location: LCCOMB_X16_Y28_N22
\NCO_1MHz|Add124~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add124~20_combout\ = (\NCO_1MHz|Add123~22_combout\ & (\NCO_1MHz|Add124~19\ $ (GND))) # (!\NCO_1MHz|Add123~22_combout\ & (!\NCO_1MHz|Add124~19\ & VCC))
-- \NCO_1MHz|Add124~21\ = CARRY((\NCO_1MHz|Add123~22_combout\ & !\NCO_1MHz|Add124~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add123~22_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add124~19\,
	combout => \NCO_1MHz|Add124~20_combout\,
	cout => \NCO_1MHz|Add124~21\);

-- Location: LCCOMB_X19_Y31_N14
\NCO_1MHz|Add120~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add120~31_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add124~20_combout\))) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add120~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|Add120~29_combout\,
	datac => \NCO_1MHz|Add124~20_combout\,
	datad => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	combout => \NCO_1MHz|Add120~31_combout\);

-- Location: FF_X20_Y31_N21
\NCO_1MHz|cos[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|cos[9]~9_combout\,
	asdata => \NCO_1MHz|Add120~31_combout\,
	sload => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ALT_INV_ram_block3a0~portbdataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|cos\(9));

-- Location: LCCOMB_X19_Y31_N28
\NCO_1MHz|sin[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|sin[9]~9_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add122~20_combout\)) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add119~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add122~20_combout\,
	datab => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	datad => \NCO_1MHz|Add119~20_combout\,
	combout => \NCO_1MHz|sin[9]~9_combout\);

-- Location: FF_X19_Y31_N29
\NCO_1MHz|sin[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|sin[9]~9_combout\,
	asdata => \NCO_1MHz|Add120~31_combout\,
	sload => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|sin\(9));

-- Location: DDIOOUTCELL_X16_Y34_N18
\DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[9]\ : cycloneive_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \NCO_1MHz|cos\(9),
	datainhi => \NCO_1MHz|sin\(9),
	clkhi => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clklo => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	muxsel => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|dataout\(9));

-- Location: LCCOMB_X18_Y31_N24
\NCO_1MHz|Add119~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add119~22_combout\ = (\NCO_1MHz|y17\(13) & (!\NCO_1MHz|Add119~21\)) # (!\NCO_1MHz|y17\(13) & ((\NCO_1MHz|Add119~21\) # (GND)))
-- \NCO_1MHz|Add119~23\ = CARRY((!\NCO_1MHz|Add119~21\) # (!\NCO_1MHz|y17\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y17\(13),
	datad => VCC,
	cin => \NCO_1MHz|Add119~21\,
	combout => \NCO_1MHz|Add119~22_combout\,
	cout => \NCO_1MHz|Add119~23\);

-- Location: LCCOMB_X16_Y31_N24
\NCO_1MHz|Add122~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add122~22_combout\ = (\NCO_1MHz|Add121~24_combout\ & (!\NCO_1MHz|Add122~21\)) # (!\NCO_1MHz|Add121~24_combout\ & ((\NCO_1MHz|Add122~21\) # (GND)))
-- \NCO_1MHz|Add122~23\ = CARRY((!\NCO_1MHz|Add122~21\) # (!\NCO_1MHz|Add121~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|Add121~24_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add122~21\,
	combout => \NCO_1MHz|Add122~22_combout\,
	cout => \NCO_1MHz|Add122~23\);

-- Location: LCCOMB_X20_Y31_N14
\NCO_1MHz|cos[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|cos[10]~10_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add119~22_combout\)) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add122~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add119~22_combout\,
	datab => \NCO_1MHz|Add122~22_combout\,
	datad => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	combout => \NCO_1MHz|cos[10]~10_combout\);

-- Location: LCCOMB_X20_Y30_N24
\NCO_1MHz|Add120~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add120~32_combout\ = (\NCO_1MHz|x17\(13) & (!\NCO_1MHz|Add120~30\)) # (!\NCO_1MHz|x17\(13) & ((\NCO_1MHz|Add120~30\) # (GND)))
-- \NCO_1MHz|Add120~33\ = CARRY((!\NCO_1MHz|Add120~30\) # (!\NCO_1MHz|x17\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x17\(13),
	datad => VCC,
	cin => \NCO_1MHz|Add120~30\,
	combout => \NCO_1MHz|Add120~32_combout\,
	cout => \NCO_1MHz|Add120~33\);

-- Location: LCCOMB_X16_Y28_N24
\NCO_1MHz|Add124~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add124~22_combout\ = (\NCO_1MHz|Add123~24_combout\ & (!\NCO_1MHz|Add124~21\)) # (!\NCO_1MHz|Add123~24_combout\ & ((\NCO_1MHz|Add124~21\) # (GND)))
-- \NCO_1MHz|Add124~23\ = CARRY((!\NCO_1MHz|Add124~21\) # (!\NCO_1MHz|Add123~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|Add123~24_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add124~21\,
	combout => \NCO_1MHz|Add124~22_combout\,
	cout => \NCO_1MHz|Add124~23\);

-- Location: LCCOMB_X17_Y28_N8
\NCO_1MHz|Add120~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add120~34_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add124~22_combout\))) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add120~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	datac => \NCO_1MHz|Add120~32_combout\,
	datad => \NCO_1MHz|Add124~22_combout\,
	combout => \NCO_1MHz|Add120~34_combout\);

-- Location: FF_X20_Y31_N15
\NCO_1MHz|cos[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|cos[10]~10_combout\,
	asdata => \NCO_1MHz|Add120~34_combout\,
	sload => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ALT_INV_ram_block3a0~portbdataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|cos\(10));

-- Location: LCCOMB_X19_Y31_N22
\NCO_1MHz|sin[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|sin[10]~10_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add122~22_combout\)) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add119~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add122~22_combout\,
	datab => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	datad => \NCO_1MHz|Add119~22_combout\,
	combout => \NCO_1MHz|sin[10]~10_combout\);

-- Location: FF_X19_Y31_N23
\NCO_1MHz|sin[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|sin[10]~10_combout\,
	asdata => \NCO_1MHz|Add120~34_combout\,
	sload => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|sin\(10));

-- Location: DDIOOUTCELL_X7_Y34_N18
\DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[10]\ : cycloneive_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \NCO_1MHz|cos\(10),
	datainhi => \NCO_1MHz|sin\(10),
	clkhi => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clklo => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	muxsel => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|dataout\(10));

-- Location: LCCOMB_X16_Y31_N26
\NCO_1MHz|Add122~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add122~24_combout\ = (\NCO_1MHz|Add121~26_combout\ & (\NCO_1MHz|Add122~23\ $ (GND))) # (!\NCO_1MHz|Add121~26_combout\ & (!\NCO_1MHz|Add122~23\ & VCC))
-- \NCO_1MHz|Add122~25\ = CARRY((\NCO_1MHz|Add121~26_combout\ & !\NCO_1MHz|Add122~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|Add121~26_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add122~23\,
	combout => \NCO_1MHz|Add122~24_combout\,
	cout => \NCO_1MHz|Add122~25\);

-- Location: LCCOMB_X18_Y31_N26
\NCO_1MHz|Add119~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add119~24_combout\ = (\NCO_1MHz|y17\(14) & (\NCO_1MHz|Add119~23\ $ (GND))) # (!\NCO_1MHz|y17\(14) & (!\NCO_1MHz|Add119~23\ & VCC))
-- \NCO_1MHz|Add119~25\ = CARRY((\NCO_1MHz|y17\(14) & !\NCO_1MHz|Add119~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|y17\(14),
	datad => VCC,
	cin => \NCO_1MHz|Add119~23\,
	combout => \NCO_1MHz|Add119~24_combout\,
	cout => \NCO_1MHz|Add119~25\);

-- Location: LCCOMB_X16_Y31_N0
\NCO_1MHz|cos[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|cos[11]~11_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add119~24_combout\))) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add122~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add122~24_combout\,
	datab => \NCO_1MHz|Add119~24_combout\,
	datad => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	combout => \NCO_1MHz|cos[11]~11_combout\);

-- Location: LCCOMB_X20_Y30_N26
\NCO_1MHz|Add120~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add120~35_combout\ = (\NCO_1MHz|x17\(14) & (\NCO_1MHz|Add120~33\ $ (GND))) # (!\NCO_1MHz|x17\(14) & (!\NCO_1MHz|Add120~33\ & VCC))
-- \NCO_1MHz|Add120~36\ = CARRY((\NCO_1MHz|x17\(14) & !\NCO_1MHz|Add120~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|x17\(14),
	datad => VCC,
	cin => \NCO_1MHz|Add120~33\,
	combout => \NCO_1MHz|Add120~35_combout\,
	cout => \NCO_1MHz|Add120~36\);

-- Location: LCCOMB_X16_Y28_N26
\NCO_1MHz|Add124~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add124~24_combout\ = (\NCO_1MHz|Add123~26_combout\ & (\NCO_1MHz|Add124~23\ $ (GND))) # (!\NCO_1MHz|Add123~26_combout\ & (!\NCO_1MHz|Add124~23\ & VCC))
-- \NCO_1MHz|Add124~25\ = CARRY((\NCO_1MHz|Add123~26_combout\ & !\NCO_1MHz|Add124~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add123~26_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add124~23\,
	combout => \NCO_1MHz|Add124~24_combout\,
	cout => \NCO_1MHz|Add124~25\);

-- Location: LCCOMB_X19_Y31_N8
\NCO_1MHz|Add120~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add120~37_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add124~24_combout\))) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add120~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	datac => \NCO_1MHz|Add120~35_combout\,
	datad => \NCO_1MHz|Add124~24_combout\,
	combout => \NCO_1MHz|Add120~37_combout\);

-- Location: FF_X16_Y31_N1
\NCO_1MHz|cos[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|cos[11]~11_combout\,
	asdata => \NCO_1MHz|Add120~37_combout\,
	sload => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ALT_INV_ram_block3a0~portbdataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|cos\(11));

-- Location: LCCOMB_X19_Y31_N0
\NCO_1MHz|sin[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|sin[11]~11_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add122~24_combout\))) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add119~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add119~24_combout\,
	datab => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	datad => \NCO_1MHz|Add122~24_combout\,
	combout => \NCO_1MHz|sin[11]~11_combout\);

-- Location: FF_X19_Y31_N1
\NCO_1MHz|sin[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|sin[11]~11_combout\,
	asdata => \NCO_1MHz|Add120~37_combout\,
	sload => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|sin\(11));

-- Location: DDIOOUTCELL_X3_Y34_N4
\DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[11]\ : cycloneive_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \NCO_1MHz|cos\(11),
	datainhi => \NCO_1MHz|sin\(11),
	clkhi => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clklo => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	muxsel => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|dataout\(11));

-- Location: LCCOMB_X18_Y31_N28
\NCO_1MHz|Add119~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add119~26_combout\ = (\NCO_1MHz|y17\(15) & (!\NCO_1MHz|Add119~25\)) # (!\NCO_1MHz|y17\(15) & ((\NCO_1MHz|Add119~25\) # (GND)))
-- \NCO_1MHz|Add119~27\ = CARRY((!\NCO_1MHz|Add119~25\) # (!\NCO_1MHz|y17\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|y17\(15),
	datad => VCC,
	cin => \NCO_1MHz|Add119~25\,
	combout => \NCO_1MHz|Add119~26_combout\,
	cout => \NCO_1MHz|Add119~27\);

-- Location: LCCOMB_X16_Y31_N28
\NCO_1MHz|Add122~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add122~26_combout\ = (\NCO_1MHz|Add121~28_combout\ & (!\NCO_1MHz|Add122~25\)) # (!\NCO_1MHz|Add121~28_combout\ & ((\NCO_1MHz|Add122~25\) # (GND)))
-- \NCO_1MHz|Add122~27\ = CARRY((!\NCO_1MHz|Add122~25\) # (!\NCO_1MHz|Add121~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|Add121~28_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add122~25\,
	combout => \NCO_1MHz|Add122~26_combout\,
	cout => \NCO_1MHz|Add122~27\);

-- Location: LCCOMB_X18_Y31_N0
\NCO_1MHz|cos[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|cos[12]~12_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add119~26_combout\)) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add122~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add119~26_combout\,
	datab => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	datad => \NCO_1MHz|Add122~26_combout\,
	combout => \NCO_1MHz|cos[12]~12_combout\);

-- Location: LCCOMB_X20_Y30_N28
\NCO_1MHz|Add120~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add120~38_combout\ = (\NCO_1MHz|x17\(15) & (!\NCO_1MHz|Add120~36\)) # (!\NCO_1MHz|x17\(15) & ((\NCO_1MHz|Add120~36\) # (GND)))
-- \NCO_1MHz|Add120~39\ = CARRY((!\NCO_1MHz|Add120~36\) # (!\NCO_1MHz|x17\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|x17\(15),
	datad => VCC,
	cin => \NCO_1MHz|Add120~36\,
	combout => \NCO_1MHz|Add120~38_combout\,
	cout => \NCO_1MHz|Add120~39\);

-- Location: LCCOMB_X16_Y28_N28
\NCO_1MHz|Add124~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add124~26_combout\ = (\NCO_1MHz|Add123~28_combout\ & (!\NCO_1MHz|Add124~25\)) # (!\NCO_1MHz|Add123~28_combout\ & ((\NCO_1MHz|Add124~25\) # (GND)))
-- \NCO_1MHz|Add124~27\ = CARRY((!\NCO_1MHz|Add124~25\) # (!\NCO_1MHz|Add123~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NCO_1MHz|Add123~28_combout\,
	datad => VCC,
	cin => \NCO_1MHz|Add124~25\,
	combout => \NCO_1MHz|Add124~26_combout\,
	cout => \NCO_1MHz|Add124~27\);

-- Location: LCCOMB_X20_Y31_N16
\NCO_1MHz|Add120~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add120~40_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add124~26_combout\))) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add120~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	datac => \NCO_1MHz|Add120~38_combout\,
	datad => \NCO_1MHz|Add124~26_combout\,
	combout => \NCO_1MHz|Add120~40_combout\);

-- Location: FF_X18_Y31_N1
\NCO_1MHz|cos[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|cos[12]~12_combout\,
	asdata => \NCO_1MHz|Add120~40_combout\,
	sload => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ALT_INV_ram_block3a0~portbdataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|cos\(12));

-- Location: LCCOMB_X21_Y31_N30
\NCO_1MHz|sin[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|sin[12]~12_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add122~26_combout\))) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add119~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	datab => \NCO_1MHz|Add119~26_combout\,
	datad => \NCO_1MHz|Add122~26_combout\,
	combout => \NCO_1MHz|sin[12]~12_combout\);

-- Location: FF_X21_Y31_N31
\NCO_1MHz|sin[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|sin[12]~12_combout\,
	asdata => \NCO_1MHz|Add120~40_combout\,
	sload => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|sin\(12));

-- Location: DDIOOUTCELL_X1_Y34_N4
\DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[12]\ : cycloneive_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \NCO_1MHz|cos\(12),
	datainhi => \NCO_1MHz|sin\(12),
	clkhi => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clklo => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	muxsel => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|dataout\(12));

-- Location: LCCOMB_X18_Y31_N30
\NCO_1MHz|Add119~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add119~28_combout\ = \NCO_1MHz|Add119~27\ $ (!\NCO_1MHz|y17\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|y17\(16),
	cin => \NCO_1MHz|Add119~27\,
	combout => \NCO_1MHz|Add119~28_combout\);

-- Location: LCCOMB_X16_Y31_N30
\NCO_1MHz|Add122~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add122~28_combout\ = \NCO_1MHz|Add122~27\ $ (!\NCO_1MHz|Add121~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|Add121~30_combout\,
	cin => \NCO_1MHz|Add122~27\,
	combout => \NCO_1MHz|Add122~28_combout\);

-- Location: LCCOMB_X20_Y31_N0
\NCO_1MHz|cos[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|cos[13]~13_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add119~28_combout\)) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add122~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	datab => \NCO_1MHz|Add119~28_combout\,
	datad => \NCO_1MHz|Add122~28_combout\,
	combout => \NCO_1MHz|cos[13]~13_combout\);

-- Location: LCCOMB_X20_Y30_N30
\NCO_1MHz|Add120~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add120~41_combout\ = \NCO_1MHz|Add120~39\ $ (!\NCO_1MHz|x17\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|x17\(16),
	cin => \NCO_1MHz|Add120~39\,
	combout => \NCO_1MHz|Add120~41_combout\);

-- Location: LCCOMB_X16_Y28_N30
\NCO_1MHz|Add124~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add124~28_combout\ = \NCO_1MHz|Add124~27\ $ (!\NCO_1MHz|Add123~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \NCO_1MHz|Add123~30_combout\,
	cin => \NCO_1MHz|Add124~27\,
	combout => \NCO_1MHz|Add124~28_combout\);

-- Location: LCCOMB_X19_Y31_N26
\NCO_1MHz|Add120~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|Add120~43_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add124~28_combout\))) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add120~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add120~41_combout\,
	datab => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	datad => \NCO_1MHz|Add124~28_combout\,
	combout => \NCO_1MHz|Add120~43_combout\);

-- Location: FF_X20_Y31_N1
\NCO_1MHz|cos[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|cos[13]~13_combout\,
	asdata => \NCO_1MHz|Add120~43_combout\,
	sload => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ALT_INV_ram_block3a0~portbdataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|cos\(13));

-- Location: LCCOMB_X19_Y31_N18
\NCO_1MHz|sin[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \NCO_1MHz|sin[13]~13_combout\ = (\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\NCO_1MHz|Add122~28_combout\)) # (!\NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & ((\NCO_1MHz|Add119~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NCO_1MHz|Add122~28_combout\,
	datab => \NCO_1MHz|Add119~28_combout\,
	datad => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	combout => \NCO_1MHz|sin[13]~13_combout\);

-- Location: FF_X19_Y31_N19
\NCO_1MHz|sin[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \NCO_1MHz|sin[13]~13_combout\,
	asdata => \NCO_1MHz|Add120~43_combout\,
	sload => \NCO_1MHz|phase0_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NCO_1MHz|sin\(13));

-- Location: DDIOOUTCELL_X1_Y34_N11
\DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[13]\ : cycloneive_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => \NCO_1MHz|cos\(13),
	datainhi => \NCO_1MHz|sin\(13),
	clkhi => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clklo => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	muxsel => \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \DDR_OUT_inst|ALTDDIO_OUT_component|auto_generated|dataout\(13));

-- Location: LCCOMB_X6_Y16_N14
\SPI_OUT_inst|spi_p:cnt[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_OUT_inst|spi_p:cnt[0]~0_combout\ = !\SPI_OUT_inst|spi_p:cnt[0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_OUT_inst|spi_p:cnt[0]~q\,
	combout => \SPI_OUT_inst|spi_p:cnt[0]~0_combout\);

-- Location: FF_X6_Y16_N15
\SPI_OUT_inst|spi_p:cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SPI_OUT_inst|spi_p:cnt[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_OUT_inst|spi_p:cnt[0]~q\);

-- Location: LCCOMB_X6_Y16_N18
\SPI_OUT_inst|spi_p:cnt[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_OUT_inst|spi_p:cnt[1]~0_combout\ = \SPI_OUT_inst|spi_p:cnt[0]~q\ $ (\SPI_OUT_inst|spi_p:cnt[1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_OUT_inst|spi_p:cnt[0]~q\,
	datac => \SPI_OUT_inst|spi_p:cnt[1]~q\,
	combout => \SPI_OUT_inst|spi_p:cnt[1]~0_combout\);

-- Location: FF_X6_Y16_N19
\SPI_OUT_inst|spi_p:cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SPI_OUT_inst|spi_p:cnt[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_OUT_inst|spi_p:cnt[1]~q\);

-- Location: LCCOMB_X6_Y16_N28
\SPI_OUT_inst|spi_p:cnt[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_OUT_inst|spi_p:cnt[2]~0_combout\ = \SPI_OUT_inst|spi_p:cnt[2]~q\ $ (((\SPI_OUT_inst|spi_p:cnt[0]~q\ & \SPI_OUT_inst|spi_p:cnt[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_OUT_inst|spi_p:cnt[0]~q\,
	datac => \SPI_OUT_inst|spi_p:cnt[2]~q\,
	datad => \SPI_OUT_inst|spi_p:cnt[1]~q\,
	combout => \SPI_OUT_inst|spi_p:cnt[2]~0_combout\);

-- Location: FF_X6_Y16_N29
\SPI_OUT_inst|spi_p:cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SPI_OUT_inst|spi_p:cnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_OUT_inst|spi_p:cnt[2]~q\);

-- Location: LCCOMB_X6_Y16_N24
\SPI_OUT_inst|spi_p:cnt[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_OUT_inst|spi_p:cnt[3]~0_combout\ = \SPI_OUT_inst|spi_p:cnt[3]~q\ $ (((\SPI_OUT_inst|spi_p:cnt[0]~q\ & (\SPI_OUT_inst|spi_p:cnt[2]~q\ & \SPI_OUT_inst|spi_p:cnt[1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_OUT_inst|spi_p:cnt[0]~q\,
	datab => \SPI_OUT_inst|spi_p:cnt[2]~q\,
	datac => \SPI_OUT_inst|spi_p:cnt[3]~q\,
	datad => \SPI_OUT_inst|spi_p:cnt[1]~q\,
	combout => \SPI_OUT_inst|spi_p:cnt[3]~0_combout\);

-- Location: FF_X6_Y16_N25
\SPI_OUT_inst|spi_p:cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SPI_OUT_inst|spi_p:cnt[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_OUT_inst|spi_p:cnt[3]~q\);

-- Location: LCCOMB_X6_Y12_N2
\SPI_DATA_inst|spi_p:cnt16[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_DATA_inst|spi_p:cnt16[0]~1_combout\ = \SPI_DATA_inst|spi_p:cnt16[0]~q\ $ (VCC)
-- \SPI_DATA_inst|spi_p:cnt16[0]~2\ = CARRY(\SPI_DATA_inst|spi_p:cnt16[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_DATA_inst|spi_p:cnt16[0]~q\,
	datad => VCC,
	combout => \SPI_DATA_inst|spi_p:cnt16[0]~1_combout\,
	cout => \SPI_DATA_inst|spi_p:cnt16[0]~2\);

-- Location: CLKCTRL_G2
\clk16m~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk16m~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk16m~inputclkctrl_outclk\);

-- Location: IOIBUF_X0_Y10_N22
\sw1~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw1,
	o => \sw1~input_o\);

-- Location: LCCOMB_X7_Y10_N8
\LED_set_p:rst_cnt[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LED_set_p:rst_cnt[0]~0_combout\ = \reset_n~0_combout\ $ (\LED_set_p:rst_cnt[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_n~0_combout\,
	datac => \LED_set_p:rst_cnt[0]~q\,
	combout => \LED_set_p:rst_cnt[0]~0_combout\);

-- Location: FF_X7_Y10_N9
\LED_set_p:rst_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk16m~inputclkctrl_outclk\,
	d => \LED_set_p:rst_cnt[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LED_set_p:rst_cnt[0]~q\);

-- Location: LCCOMB_X7_Y10_N12
\LED_set_p:rst_cnt[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LED_set_p:rst_cnt[1]~1_combout\ = (\LED_set_p:rst_cnt[1]~q\ & (\LED_set_p:rst_cnt[0]~q\ $ (VCC))) # (!\LED_set_p:rst_cnt[1]~q\ & (\LED_set_p:rst_cnt[0]~q\ & VCC))
-- \LED_set_p:rst_cnt[1]~2\ = CARRY((\LED_set_p:rst_cnt[1]~q\ & \LED_set_p:rst_cnt[0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LED_set_p:rst_cnt[1]~q\,
	datab => \LED_set_p:rst_cnt[0]~q\,
	datad => VCC,
	combout => \LED_set_p:rst_cnt[1]~1_combout\,
	cout => \LED_set_p:rst_cnt[1]~2\);

-- Location: FF_X7_Y10_N13
\LED_set_p:rst_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk16m~inputclkctrl_outclk\,
	d => \LED_set_p:rst_cnt[1]~1_combout\,
	ena => \reset_n~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LED_set_p:rst_cnt[1]~q\);

-- Location: LCCOMB_X7_Y10_N14
\LED_set_p:rst_cnt[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LED_set_p:rst_cnt[2]~1_combout\ = (\LED_set_p:rst_cnt[2]~q\ & (!\LED_set_p:rst_cnt[1]~2\)) # (!\LED_set_p:rst_cnt[2]~q\ & ((\LED_set_p:rst_cnt[1]~2\) # (GND)))
-- \LED_set_p:rst_cnt[2]~2\ = CARRY((!\LED_set_p:rst_cnt[1]~2\) # (!\LED_set_p:rst_cnt[2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LED_set_p:rst_cnt[2]~q\,
	datad => VCC,
	cin => \LED_set_p:rst_cnt[1]~2\,
	combout => \LED_set_p:rst_cnt[2]~1_combout\,
	cout => \LED_set_p:rst_cnt[2]~2\);

-- Location: FF_X7_Y10_N15
\LED_set_p:rst_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk16m~inputclkctrl_outclk\,
	d => \LED_set_p:rst_cnt[2]~1_combout\,
	ena => \reset_n~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LED_set_p:rst_cnt[2]~q\);

-- Location: LCCOMB_X7_Y10_N16
\LED_set_p:rst_cnt[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LED_set_p:rst_cnt[3]~1_combout\ = (\LED_set_p:rst_cnt[3]~q\ & (\LED_set_p:rst_cnt[2]~2\ $ (GND))) # (!\LED_set_p:rst_cnt[3]~q\ & (!\LED_set_p:rst_cnt[2]~2\ & VCC))
-- \LED_set_p:rst_cnt[3]~2\ = CARRY((\LED_set_p:rst_cnt[3]~q\ & !\LED_set_p:rst_cnt[2]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LED_set_p:rst_cnt[3]~q\,
	datad => VCC,
	cin => \LED_set_p:rst_cnt[2]~2\,
	combout => \LED_set_p:rst_cnt[3]~1_combout\,
	cout => \LED_set_p:rst_cnt[3]~2\);

-- Location: FF_X7_Y10_N17
\LED_set_p:rst_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk16m~inputclkctrl_outclk\,
	d => \LED_set_p:rst_cnt[3]~1_combout\,
	ena => \reset_n~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LED_set_p:rst_cnt[3]~q\);

-- Location: LCCOMB_X7_Y10_N18
\LED_set_p:rst_cnt[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LED_set_p:rst_cnt[4]~1_combout\ = (\LED_set_p:rst_cnt[4]~q\ & (!\LED_set_p:rst_cnt[3]~2\)) # (!\LED_set_p:rst_cnt[4]~q\ & ((\LED_set_p:rst_cnt[3]~2\) # (GND)))
-- \LED_set_p:rst_cnt[4]~2\ = CARRY((!\LED_set_p:rst_cnt[3]~2\) # (!\LED_set_p:rst_cnt[4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LED_set_p:rst_cnt[4]~q\,
	datad => VCC,
	cin => \LED_set_p:rst_cnt[3]~2\,
	combout => \LED_set_p:rst_cnt[4]~1_combout\,
	cout => \LED_set_p:rst_cnt[4]~2\);

-- Location: FF_X7_Y10_N19
\LED_set_p:rst_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk16m~inputclkctrl_outclk\,
	d => \LED_set_p:rst_cnt[4]~1_combout\,
	ena => \reset_n~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LED_set_p:rst_cnt[4]~q\);

-- Location: LCCOMB_X7_Y10_N20
\LED_set_p:rst_cnt[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LED_set_p:rst_cnt[5]~1_combout\ = (\LED_set_p:rst_cnt[5]~q\ & (\LED_set_p:rst_cnt[4]~2\ $ (GND))) # (!\LED_set_p:rst_cnt[5]~q\ & (!\LED_set_p:rst_cnt[4]~2\ & VCC))
-- \LED_set_p:rst_cnt[5]~2\ = CARRY((\LED_set_p:rst_cnt[5]~q\ & !\LED_set_p:rst_cnt[4]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LED_set_p:rst_cnt[5]~q\,
	datad => VCC,
	cin => \LED_set_p:rst_cnt[4]~2\,
	combout => \LED_set_p:rst_cnt[5]~1_combout\,
	cout => \LED_set_p:rst_cnt[5]~2\);

-- Location: FF_X7_Y10_N21
\LED_set_p:rst_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk16m~inputclkctrl_outclk\,
	d => \LED_set_p:rst_cnt[5]~1_combout\,
	ena => \reset_n~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LED_set_p:rst_cnt[5]~q\);

-- Location: LCCOMB_X7_Y10_N22
\LED_set_p:rst_cnt[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LED_set_p:rst_cnt[6]~1_combout\ = (\LED_set_p:rst_cnt[6]~q\ & (!\LED_set_p:rst_cnt[5]~2\)) # (!\LED_set_p:rst_cnt[6]~q\ & ((\LED_set_p:rst_cnt[5]~2\) # (GND)))
-- \LED_set_p:rst_cnt[6]~2\ = CARRY((!\LED_set_p:rst_cnt[5]~2\) # (!\LED_set_p:rst_cnt[6]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LED_set_p:rst_cnt[6]~q\,
	datad => VCC,
	cin => \LED_set_p:rst_cnt[5]~2\,
	combout => \LED_set_p:rst_cnt[6]~1_combout\,
	cout => \LED_set_p:rst_cnt[6]~2\);

-- Location: FF_X7_Y10_N23
\LED_set_p:rst_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk16m~inputclkctrl_outclk\,
	d => \LED_set_p:rst_cnt[6]~1_combout\,
	ena => \reset_n~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LED_set_p:rst_cnt[6]~q\);

-- Location: LCCOMB_X7_Y10_N24
\LED_set_p:rst_cnt[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LED_set_p:rst_cnt[7]~1_combout\ = (\LED_set_p:rst_cnt[7]~q\ & (\LED_set_p:rst_cnt[6]~2\ $ (GND))) # (!\LED_set_p:rst_cnt[7]~q\ & (!\LED_set_p:rst_cnt[6]~2\ & VCC))
-- \LED_set_p:rst_cnt[7]~2\ = CARRY((\LED_set_p:rst_cnt[7]~q\ & !\LED_set_p:rst_cnt[6]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LED_set_p:rst_cnt[7]~q\,
	datad => VCC,
	cin => \LED_set_p:rst_cnt[6]~2\,
	combout => \LED_set_p:rst_cnt[7]~1_combout\,
	cout => \LED_set_p:rst_cnt[7]~2\);

-- Location: FF_X7_Y10_N25
\LED_set_p:rst_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk16m~inputclkctrl_outclk\,
	d => \LED_set_p:rst_cnt[7]~1_combout\,
	ena => \reset_n~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LED_set_p:rst_cnt[7]~q\);

-- Location: LCCOMB_X7_Y10_N26
\LED_set_p:rst_cnt[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LED_set_p:rst_cnt[8]~1_combout\ = (\LED_set_p:rst_cnt[8]~q\ & (!\LED_set_p:rst_cnt[7]~2\)) # (!\LED_set_p:rst_cnt[8]~q\ & ((\LED_set_p:rst_cnt[7]~2\) # (GND)))
-- \LED_set_p:rst_cnt[8]~2\ = CARRY((!\LED_set_p:rst_cnt[7]~2\) # (!\LED_set_p:rst_cnt[8]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LED_set_p:rst_cnt[8]~q\,
	datad => VCC,
	cin => \LED_set_p:rst_cnt[7]~2\,
	combout => \LED_set_p:rst_cnt[8]~1_combout\,
	cout => \LED_set_p:rst_cnt[8]~2\);

-- Location: FF_X7_Y10_N27
\LED_set_p:rst_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk16m~inputclkctrl_outclk\,
	d => \LED_set_p:rst_cnt[8]~1_combout\,
	ena => \reset_n~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LED_set_p:rst_cnt[8]~q\);

-- Location: LCCOMB_X7_Y10_N28
\LED_set_p:rst_cnt[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LED_set_p:rst_cnt[9]~1_combout\ = (\LED_set_p:rst_cnt[9]~q\ & (\LED_set_p:rst_cnt[8]~2\ $ (GND))) # (!\LED_set_p:rst_cnt[9]~q\ & (!\LED_set_p:rst_cnt[8]~2\ & VCC))
-- \LED_set_p:rst_cnt[9]~2\ = CARRY((\LED_set_p:rst_cnt[9]~q\ & !\LED_set_p:rst_cnt[8]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LED_set_p:rst_cnt[9]~q\,
	datad => VCC,
	cin => \LED_set_p:rst_cnt[8]~2\,
	combout => \LED_set_p:rst_cnt[9]~1_combout\,
	cout => \LED_set_p:rst_cnt[9]~2\);

-- Location: FF_X7_Y10_N29
\LED_set_p:rst_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk16m~inputclkctrl_outclk\,
	d => \LED_set_p:rst_cnt[9]~1_combout\,
	ena => \reset_n~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LED_set_p:rst_cnt[9]~q\);

-- Location: LCCOMB_X7_Y10_N30
\LED_set_p:rst_cnt[10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LED_set_p:rst_cnt[10]~1_combout\ = (\LED_set_p:rst_cnt[10]~q\ & (!\LED_set_p:rst_cnt[9]~2\)) # (!\LED_set_p:rst_cnt[10]~q\ & ((\LED_set_p:rst_cnt[9]~2\) # (GND)))
-- \LED_set_p:rst_cnt[10]~2\ = CARRY((!\LED_set_p:rst_cnt[9]~2\) # (!\LED_set_p:rst_cnt[10]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LED_set_p:rst_cnt[10]~q\,
	datad => VCC,
	cin => \LED_set_p:rst_cnt[9]~2\,
	combout => \LED_set_p:rst_cnt[10]~1_combout\,
	cout => \LED_set_p:rst_cnt[10]~2\);

-- Location: FF_X7_Y10_N31
\LED_set_p:rst_cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk16m~inputclkctrl_outclk\,
	d => \LED_set_p:rst_cnt[10]~1_combout\,
	ena => \reset_n~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LED_set_p:rst_cnt[10]~q\);

-- Location: LCCOMB_X7_Y9_N0
\LED_set_p:rst_cnt[11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LED_set_p:rst_cnt[11]~1_combout\ = (\LED_set_p:rst_cnt[11]~q\ & (\LED_set_p:rst_cnt[10]~2\ $ (GND))) # (!\LED_set_p:rst_cnt[11]~q\ & (!\LED_set_p:rst_cnt[10]~2\ & VCC))
-- \LED_set_p:rst_cnt[11]~2\ = CARRY((\LED_set_p:rst_cnt[11]~q\ & !\LED_set_p:rst_cnt[10]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LED_set_p:rst_cnt[11]~q\,
	datad => VCC,
	cin => \LED_set_p:rst_cnt[10]~2\,
	combout => \LED_set_p:rst_cnt[11]~1_combout\,
	cout => \LED_set_p:rst_cnt[11]~2\);

-- Location: FF_X7_Y9_N1
\LED_set_p:rst_cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk16m~inputclkctrl_outclk\,
	d => \LED_set_p:rst_cnt[11]~1_combout\,
	ena => \reset_n~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LED_set_p:rst_cnt[11]~q\);

-- Location: LCCOMB_X7_Y9_N2
\LED_set_p:rst_cnt[12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LED_set_p:rst_cnt[12]~1_combout\ = (\LED_set_p:rst_cnt[12]~q\ & (!\LED_set_p:rst_cnt[11]~2\)) # (!\LED_set_p:rst_cnt[12]~q\ & ((\LED_set_p:rst_cnt[11]~2\) # (GND)))
-- \LED_set_p:rst_cnt[12]~2\ = CARRY((!\LED_set_p:rst_cnt[11]~2\) # (!\LED_set_p:rst_cnt[12]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LED_set_p:rst_cnt[12]~q\,
	datad => VCC,
	cin => \LED_set_p:rst_cnt[11]~2\,
	combout => \LED_set_p:rst_cnt[12]~1_combout\,
	cout => \LED_set_p:rst_cnt[12]~2\);

-- Location: FF_X7_Y9_N3
\LED_set_p:rst_cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk16m~inputclkctrl_outclk\,
	d => \LED_set_p:rst_cnt[12]~1_combout\,
	ena => \reset_n~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LED_set_p:rst_cnt[12]~q\);

-- Location: LCCOMB_X7_Y9_N4
\LED_set_p:rst_cnt[13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LED_set_p:rst_cnt[13]~1_combout\ = (\LED_set_p:rst_cnt[13]~q\ & (\LED_set_p:rst_cnt[12]~2\ $ (GND))) # (!\LED_set_p:rst_cnt[13]~q\ & (!\LED_set_p:rst_cnt[12]~2\ & VCC))
-- \LED_set_p:rst_cnt[13]~2\ = CARRY((\LED_set_p:rst_cnt[13]~q\ & !\LED_set_p:rst_cnt[12]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LED_set_p:rst_cnt[13]~q\,
	datad => VCC,
	cin => \LED_set_p:rst_cnt[12]~2\,
	combout => \LED_set_p:rst_cnt[13]~1_combout\,
	cout => \LED_set_p:rst_cnt[13]~2\);

-- Location: FF_X7_Y9_N5
\LED_set_p:rst_cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk16m~inputclkctrl_outclk\,
	d => \LED_set_p:rst_cnt[13]~1_combout\,
	ena => \reset_n~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LED_set_p:rst_cnt[13]~q\);

-- Location: LCCOMB_X7_Y9_N6
\LED_set_p:rst_cnt[14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LED_set_p:rst_cnt[14]~1_combout\ = (\LED_set_p:rst_cnt[14]~q\ & (!\LED_set_p:rst_cnt[13]~2\)) # (!\LED_set_p:rst_cnt[14]~q\ & ((\LED_set_p:rst_cnt[13]~2\) # (GND)))
-- \LED_set_p:rst_cnt[14]~2\ = CARRY((!\LED_set_p:rst_cnt[13]~2\) # (!\LED_set_p:rst_cnt[14]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LED_set_p:rst_cnt[14]~q\,
	datad => VCC,
	cin => \LED_set_p:rst_cnt[13]~2\,
	combout => \LED_set_p:rst_cnt[14]~1_combout\,
	cout => \LED_set_p:rst_cnt[14]~2\);

-- Location: FF_X7_Y9_N7
\LED_set_p:rst_cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk16m~inputclkctrl_outclk\,
	d => \LED_set_p:rst_cnt[14]~1_combout\,
	ena => \reset_n~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LED_set_p:rst_cnt[14]~q\);

-- Location: LCCOMB_X7_Y9_N8
\LED_set_p:rst_cnt[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LED_set_p:rst_cnt[15]~1_combout\ = (\LED_set_p:rst_cnt[15]~q\ & (\LED_set_p:rst_cnt[14]~2\ $ (GND))) # (!\LED_set_p:rst_cnt[15]~q\ & (!\LED_set_p:rst_cnt[14]~2\ & VCC))
-- \LED_set_p:rst_cnt[15]~2\ = CARRY((\LED_set_p:rst_cnt[15]~q\ & !\LED_set_p:rst_cnt[14]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LED_set_p:rst_cnt[15]~q\,
	datad => VCC,
	cin => \LED_set_p:rst_cnt[14]~2\,
	combout => \LED_set_p:rst_cnt[15]~1_combout\,
	cout => \LED_set_p:rst_cnt[15]~2\);

-- Location: FF_X7_Y9_N9
\LED_set_p:rst_cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk16m~inputclkctrl_outclk\,
	d => \LED_set_p:rst_cnt[15]~1_combout\,
	ena => \reset_n~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LED_set_p:rst_cnt[15]~q\);

-- Location: LCCOMB_X7_Y9_N10
\LED_set_p:rst_cnt[16]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LED_set_p:rst_cnt[16]~1_combout\ = (\LED_set_p:rst_cnt[16]~q\ & (!\LED_set_p:rst_cnt[15]~2\)) # (!\LED_set_p:rst_cnt[16]~q\ & ((\LED_set_p:rst_cnt[15]~2\) # (GND)))
-- \LED_set_p:rst_cnt[16]~2\ = CARRY((!\LED_set_p:rst_cnt[15]~2\) # (!\LED_set_p:rst_cnt[16]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LED_set_p:rst_cnt[16]~q\,
	datad => VCC,
	cin => \LED_set_p:rst_cnt[15]~2\,
	combout => \LED_set_p:rst_cnt[16]~1_combout\,
	cout => \LED_set_p:rst_cnt[16]~2\);

-- Location: FF_X7_Y9_N11
\LED_set_p:rst_cnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk16m~inputclkctrl_outclk\,
	d => \LED_set_p:rst_cnt[16]~1_combout\,
	ena => \reset_n~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LED_set_p:rst_cnt[16]~q\);

-- Location: LCCOMB_X7_Y9_N12
\LED_set_p:rst_cnt[17]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LED_set_p:rst_cnt[17]~1_combout\ = (\LED_set_p:rst_cnt[17]~q\ & (\LED_set_p:rst_cnt[16]~2\ $ (GND))) # (!\LED_set_p:rst_cnt[17]~q\ & (!\LED_set_p:rst_cnt[16]~2\ & VCC))
-- \LED_set_p:rst_cnt[17]~2\ = CARRY((\LED_set_p:rst_cnt[17]~q\ & !\LED_set_p:rst_cnt[16]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \LED_set_p:rst_cnt[17]~q\,
	datad => VCC,
	cin => \LED_set_p:rst_cnt[16]~2\,
	combout => \LED_set_p:rst_cnt[17]~1_combout\,
	cout => \LED_set_p:rst_cnt[17]~2\);

-- Location: FF_X7_Y9_N13
\LED_set_p:rst_cnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk16m~inputclkctrl_outclk\,
	d => \LED_set_p:rst_cnt[17]~1_combout\,
	ena => \reset_n~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LED_set_p:rst_cnt[17]~q\);

-- Location: LCCOMB_X7_Y9_N14
\LED_set_p:rst_cnt[18]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LED_set_p:rst_cnt[18]~1_combout\ = (\LED_set_p:rst_cnt[18]~q\ & (!\LED_set_p:rst_cnt[17]~2\)) # (!\LED_set_p:rst_cnt[18]~q\ & ((\LED_set_p:rst_cnt[17]~2\) # (GND)))
-- \LED_set_p:rst_cnt[18]~2\ = CARRY((!\LED_set_p:rst_cnt[17]~2\) # (!\LED_set_p:rst_cnt[18]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LED_set_p:rst_cnt[18]~q\,
	datad => VCC,
	cin => \LED_set_p:rst_cnt[17]~2\,
	combout => \LED_set_p:rst_cnt[18]~1_combout\,
	cout => \LED_set_p:rst_cnt[18]~2\);

-- Location: FF_X7_Y9_N15
\LED_set_p:rst_cnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk16m~inputclkctrl_outclk\,
	d => \LED_set_p:rst_cnt[18]~1_combout\,
	ena => \reset_n~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LED_set_p:rst_cnt[18]~q\);

-- Location: LCCOMB_X7_Y9_N16
\LED_set_p:rst_cnt[19]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LED_set_p:rst_cnt[19]~1_combout\ = (\LED_set_p:rst_cnt[19]~q\ & (\LED_set_p:rst_cnt[18]~2\ $ (GND))) # (!\LED_set_p:rst_cnt[19]~q\ & (!\LED_set_p:rst_cnt[18]~2\ & VCC))
-- \LED_set_p:rst_cnt[19]~2\ = CARRY((\LED_set_p:rst_cnt[19]~q\ & !\LED_set_p:rst_cnt[18]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \LED_set_p:rst_cnt[19]~q\,
	datad => VCC,
	cin => \LED_set_p:rst_cnt[18]~2\,
	combout => \LED_set_p:rst_cnt[19]~1_combout\,
	cout => \LED_set_p:rst_cnt[19]~2\);

-- Location: FF_X7_Y9_N17
\LED_set_p:rst_cnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk16m~inputclkctrl_outclk\,
	d => \LED_set_p:rst_cnt[19]~1_combout\,
	ena => \reset_n~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LED_set_p:rst_cnt[19]~q\);

-- Location: LCCOMB_X7_Y9_N18
\LED_set_p:rst_cnt[20]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LED_set_p:rst_cnt[20]~1_combout\ = \LED_set_p:rst_cnt[19]~2\ $ (\LED_set_p:rst_cnt[20]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \LED_set_p:rst_cnt[20]~q\,
	cin => \LED_set_p:rst_cnt[19]~2\,
	combout => \LED_set_p:rst_cnt[20]~1_combout\);

-- Location: FF_X7_Y9_N19
\LED_set_p:rst_cnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk16m~inputclkctrl_outclk\,
	d => \LED_set_p:rst_cnt[20]~1_combout\,
	ena => \reset_n~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LED_set_p:rst_cnt[20]~q\);

-- Location: LCCOMB_X7_Y9_N30
\LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~0_combout\ = (!\LED_set_p:rst_cnt[16]~q\ & (!\LED_set_p:rst_cnt[18]~q\ & (!\LED_set_p:rst_cnt[15]~q\ & !\LED_set_p:rst_cnt[17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LED_set_p:rst_cnt[16]~q\,
	datab => \LED_set_p:rst_cnt[18]~q\,
	datac => \LED_set_p:rst_cnt[15]~q\,
	datad => \LED_set_p:rst_cnt[17]~q\,
	combout => \LessThan0~0_combout\);

-- Location: LCCOMB_X7_Y9_N24
\LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~1_combout\ = (!\LED_set_p:rst_cnt[12]~q\ & (((!\LED_set_p:rst_cnt[9]~q\ & !\LED_set_p:rst_cnt[10]~q\)) # (!\LED_set_p:rst_cnt[11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LED_set_p:rst_cnt[9]~q\,
	datab => \LED_set_p:rst_cnt[12]~q\,
	datac => \LED_set_p:rst_cnt[10]~q\,
	datad => \LED_set_p:rst_cnt[11]~q\,
	combout => \LessThan0~1_combout\);

-- Location: LCCOMB_X7_Y9_N26
\LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~2_combout\ = (\LessThan0~0_combout\ & ((\LessThan0~1_combout\) # ((!\LED_set_p:rst_cnt[14]~q\) # (!\LED_set_p:rst_cnt[13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan0~0_combout\,
	datab => \LessThan0~1_combout\,
	datac => \LED_set_p:rst_cnt[13]~q\,
	datad => \LED_set_p:rst_cnt[14]~q\,
	combout => \LessThan0~2_combout\);

-- Location: LCCOMB_X7_Y9_N20
\reset_n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \reset_n~0_combout\ = (!\sw1~input_o\ & (((\LessThan0~2_combout\) # (!\LED_set_p:rst_cnt[19]~q\)) # (!\LED_set_p:rst_cnt[20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sw1~input_o\,
	datab => \LED_set_p:rst_cnt[20]~q\,
	datac => \LessThan0~2_combout\,
	datad => \LED_set_p:rst_cnt[19]~q\,
	combout => \reset_n~0_combout\);

-- Location: LCCOMB_X7_Y12_N24
\reset_n~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \reset_n~1_combout\ = (\reset_n~q\) # (!\reset_n~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_n~q\,
	datad => \reset_n~0_combout\,
	combout => \reset_n~1_combout\);

-- Location: FF_X7_Y12_N25
reset_n : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk16m~inputclkctrl_outclk\,
	d => \reset_n~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reset_n~q\);

-- Location: LCCOMB_X6_Y12_N28
\SPI_DATA_inst|spi_p:cnt16[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_DATA_inst|spi_p:cnt16[4]~1_combout\ = (\SPI_DATA_inst|spi_p:cnt16[4]~q\) # (!\reset_n~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_DATA_inst|spi_p:cnt16[4]~q\,
	datad => \reset_n~q\,
	combout => \SPI_DATA_inst|spi_p:cnt16[4]~1_combout\);

-- Location: LCCOMB_X7_Y12_N18
\SPI_DATA_inst|spi_p:cnt5[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_DATA_inst|spi_p:cnt5[0]~0_combout\ = (\reset_n~q\ & ((\SPI_DATA_inst|spi_p:cnt5[2]~q\ & ((\SPI_DATA_inst|spi_p:cnt5[0]~q\) # (!\SPI_DATA_inst|spi_p:cnt5[1]~q\))) # (!\SPI_DATA_inst|spi_p:cnt5[2]~q\ & ((!\SPI_DATA_inst|spi_p:cnt5[0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_DATA_inst|spi_p:cnt5[1]~q\,
	datab => \SPI_DATA_inst|spi_p:cnt5[2]~q\,
	datac => \SPI_DATA_inst|spi_p:cnt5[0]~q\,
	datad => \reset_n~q\,
	combout => \SPI_DATA_inst|spi_p:cnt5[0]~0_combout\);

-- Location: FF_X7_Y12_N19
\SPI_DATA_inst|spi_p:cnt5[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SPI_DATA_inst|spi_p:cnt5[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_DATA_inst|spi_p:cnt5[0]~q\);

-- Location: LCCOMB_X6_Y12_N14
\SPI_DATA_inst|spi_p:cnt5[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_DATA_inst|spi_p:cnt5[1]~1_combout\ = (\reset_n~q\ & (\SPI_DATA_inst|spi_p:cnt5[1]~q\ $ (((!\SPI_DATA_inst|spi_p:cnt5[2]~q\ & \SPI_DATA_inst|spi_p:cnt5[0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_DATA_inst|spi_p:cnt5[2]~q\,
	datab => \reset_n~q\,
	datac => \SPI_DATA_inst|spi_p:cnt5[1]~q\,
	datad => \SPI_DATA_inst|spi_p:cnt5[0]~q\,
	combout => \SPI_DATA_inst|spi_p:cnt5[1]~1_combout\);

-- Location: FF_X6_Y12_N15
\SPI_DATA_inst|spi_p:cnt5[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SPI_DATA_inst|spi_p:cnt5[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_DATA_inst|spi_p:cnt5[1]~q\);

-- Location: LCCOMB_X7_Y12_N4
\SPI_DATA_inst|spi_p:cnt5[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_DATA_inst|spi_p:cnt5[2]~0_combout\ = (\reset_n~q\ & ((\SPI_DATA_inst|spi_p:cnt5[2]~q\) # ((\SPI_DATA_inst|spi_p:cnt5[1]~q\ & \SPI_DATA_inst|spi_p:cnt5[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_DATA_inst|spi_p:cnt5[1]~q\,
	datab => \reset_n~q\,
	datac => \SPI_DATA_inst|spi_p:cnt5[2]~q\,
	datad => \SPI_DATA_inst|spi_p:cnt5[0]~q\,
	combout => \SPI_DATA_inst|spi_p:cnt5[2]~0_combout\);

-- Location: FF_X7_Y12_N5
\SPI_DATA_inst|spi_p:cnt5[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SPI_DATA_inst|spi_p:cnt5[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_DATA_inst|spi_p:cnt5[2]~q\);

-- Location: LCCOMB_X6_Y12_N30
\SPI_DATA_inst|spi_p:cnt16[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_DATA_inst|spi_p:cnt16[4]~2_combout\ = (((!\SPI_DATA_inst|spi_p:cnt5[1]~q\ & !\SPI_DATA_inst|spi_p:cnt5[0]~q\)) # (!\reset_n~q\)) # (!\SPI_DATA_inst|spi_p:cnt5[2]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_DATA_inst|spi_p:cnt5[2]~q\,
	datab => \reset_n~q\,
	datac => \SPI_DATA_inst|spi_p:cnt5[1]~q\,
	datad => \SPI_DATA_inst|spi_p:cnt5[0]~q\,
	combout => \SPI_DATA_inst|spi_p:cnt16[4]~2_combout\);

-- Location: FF_X6_Y12_N3
\SPI_DATA_inst|spi_p:cnt16[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SPI_DATA_inst|spi_p:cnt16[0]~1_combout\,
	sclr => \SPI_DATA_inst|spi_p:cnt16[4]~1_combout\,
	ena => \SPI_DATA_inst|spi_p:cnt16[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_DATA_inst|spi_p:cnt16[0]~q\);

-- Location: LCCOMB_X6_Y12_N4
\SPI_DATA_inst|spi_p:cnt16[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_DATA_inst|spi_p:cnt16[1]~1_combout\ = (\SPI_DATA_inst|spi_p:cnt16[1]~q\ & (!\SPI_DATA_inst|spi_p:cnt16[0]~2\)) # (!\SPI_DATA_inst|spi_p:cnt16[1]~q\ & ((\SPI_DATA_inst|spi_p:cnt16[0]~2\) # (GND)))
-- \SPI_DATA_inst|spi_p:cnt16[1]~2\ = CARRY((!\SPI_DATA_inst|spi_p:cnt16[0]~2\) # (!\SPI_DATA_inst|spi_p:cnt16[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_DATA_inst|spi_p:cnt16[1]~q\,
	datad => VCC,
	cin => \SPI_DATA_inst|spi_p:cnt16[0]~2\,
	combout => \SPI_DATA_inst|spi_p:cnt16[1]~1_combout\,
	cout => \SPI_DATA_inst|spi_p:cnt16[1]~2\);

-- Location: FF_X6_Y12_N5
\SPI_DATA_inst|spi_p:cnt16[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SPI_DATA_inst|spi_p:cnt16[1]~1_combout\,
	sclr => \SPI_DATA_inst|spi_p:cnt16[4]~1_combout\,
	ena => \SPI_DATA_inst|spi_p:cnt16[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_DATA_inst|spi_p:cnt16[1]~q\);

-- Location: LCCOMB_X6_Y12_N6
\SPI_DATA_inst|spi_p:cnt16[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_DATA_inst|spi_p:cnt16[2]~1_combout\ = (\SPI_DATA_inst|spi_p:cnt16[2]~q\ & (\SPI_DATA_inst|spi_p:cnt16[1]~2\ $ (GND))) # (!\SPI_DATA_inst|spi_p:cnt16[2]~q\ & (!\SPI_DATA_inst|spi_p:cnt16[1]~2\ & VCC))
-- \SPI_DATA_inst|spi_p:cnt16[2]~2\ = CARRY((\SPI_DATA_inst|spi_p:cnt16[2]~q\ & !\SPI_DATA_inst|spi_p:cnt16[1]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_DATA_inst|spi_p:cnt16[2]~q\,
	datad => VCC,
	cin => \SPI_DATA_inst|spi_p:cnt16[1]~2\,
	combout => \SPI_DATA_inst|spi_p:cnt16[2]~1_combout\,
	cout => \SPI_DATA_inst|spi_p:cnt16[2]~2\);

-- Location: FF_X6_Y12_N7
\SPI_DATA_inst|spi_p:cnt16[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SPI_DATA_inst|spi_p:cnt16[2]~1_combout\,
	sclr => \SPI_DATA_inst|spi_p:cnt16[4]~1_combout\,
	ena => \SPI_DATA_inst|spi_p:cnt16[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_DATA_inst|spi_p:cnt16[2]~q\);

-- Location: LCCOMB_X6_Y12_N8
\SPI_DATA_inst|spi_p:cnt16[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_DATA_inst|spi_p:cnt16[3]~1_combout\ = (\SPI_DATA_inst|spi_p:cnt16[3]~q\ & (!\SPI_DATA_inst|spi_p:cnt16[2]~2\)) # (!\SPI_DATA_inst|spi_p:cnt16[3]~q\ & ((\SPI_DATA_inst|spi_p:cnt16[2]~2\) # (GND)))
-- \SPI_DATA_inst|spi_p:cnt16[3]~2\ = CARRY((!\SPI_DATA_inst|spi_p:cnt16[2]~2\) # (!\SPI_DATA_inst|spi_p:cnt16[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_DATA_inst|spi_p:cnt16[3]~q\,
	datad => VCC,
	cin => \SPI_DATA_inst|spi_p:cnt16[2]~2\,
	combout => \SPI_DATA_inst|spi_p:cnt16[3]~1_combout\,
	cout => \SPI_DATA_inst|spi_p:cnt16[3]~2\);

-- Location: FF_X6_Y12_N9
\SPI_DATA_inst|spi_p:cnt16[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SPI_DATA_inst|spi_p:cnt16[3]~1_combout\,
	sclr => \SPI_DATA_inst|spi_p:cnt16[4]~1_combout\,
	ena => \SPI_DATA_inst|spi_p:cnt16[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_DATA_inst|spi_p:cnt16[3]~q\);

-- Location: LCCOMB_X6_Y12_N10
\SPI_DATA_inst|spi_p:cnt16[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_DATA_inst|spi_p:cnt16[4]~3_combout\ = \SPI_DATA_inst|spi_p:cnt16[4]~q\ $ (!\SPI_DATA_inst|spi_p:cnt16[3]~2\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_DATA_inst|spi_p:cnt16[4]~q\,
	cin => \SPI_DATA_inst|spi_p:cnt16[3]~2\,
	combout => \SPI_DATA_inst|spi_p:cnt16[4]~3_combout\);

-- Location: FF_X6_Y12_N11
\SPI_DATA_inst|spi_p:cnt16[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SPI_DATA_inst|spi_p:cnt16[4]~3_combout\,
	sclr => \SPI_DATA_inst|spi_p:cnt16[4]~1_combout\,
	ena => \SPI_DATA_inst|spi_p:cnt16[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_DATA_inst|spi_p:cnt16[4]~q\);

-- Location: LCCOMB_X6_Y12_N16
\SPI_DATA_inst|spi_p:cnt5[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_DATA_inst|spi_p:cnt5[1]~0_combout\ = (\reset_n~q\ & (((!\SPI_DATA_inst|spi_p:cnt5[1]~q\ & !\SPI_DATA_inst|spi_p:cnt5[0]~q\)) # (!\SPI_DATA_inst|spi_p:cnt5[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_DATA_inst|spi_p:cnt5[2]~q\,
	datab => \reset_n~q\,
	datac => \SPI_DATA_inst|spi_p:cnt5[1]~q\,
	datad => \SPI_DATA_inst|spi_p:cnt5[0]~q\,
	combout => \SPI_DATA_inst|spi_p:cnt5[1]~0_combout\);

-- Location: LCCOMB_X6_Y12_N26
\SPI_DATA_inst|indata~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_DATA_inst|indata~1_combout\ = (!\SPI_DATA_inst|spi_p:cnt16[4]~q\ & \SPI_DATA_inst|spi_p:cnt5[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_DATA_inst|spi_p:cnt16[4]~q\,
	datad => \SPI_DATA_inst|spi_p:cnt5[1]~0_combout\,
	combout => \SPI_DATA_inst|indata~1_combout\);

-- Location: LCCOMB_X6_Y12_N22
\SPI_DATA_inst|indata~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_DATA_inst|indata~3_combout\ = (\SPI_DATA_inst|indata~1_combout\ & (!\SPI_DATA_inst|spi_p:cnt16[0]~q\ & (!\SPI_DATA_inst|spi_p:cnt16[1]~q\ & !\SPI_DATA_inst|spi_p:cnt16[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_DATA_inst|indata~1_combout\,
	datab => \SPI_DATA_inst|spi_p:cnt16[0]~q\,
	datac => \SPI_DATA_inst|spi_p:cnt16[1]~q\,
	datad => \SPI_DATA_inst|spi_p:cnt16[2]~q\,
	combout => \SPI_DATA_inst|indata~3_combout\);

-- Location: FF_X6_Y12_N23
\SPI_DATA_inst|indata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SPI_DATA_inst|indata~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_DATA_inst|indata\(5));

-- Location: LCCOMB_X6_Y12_N24
\SPI_DATA_inst|indata~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_DATA_inst|indata~4_combout\ = (!\SPI_DATA_inst|spi_p:cnt16[4]~q\ & (!\SPI_DATA_inst|spi_p:cnt16[0]~q\ & (\SPI_DATA_inst|spi_p:cnt16[1]~q\ & \SPI_DATA_inst|spi_p:cnt5[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_DATA_inst|spi_p:cnt16[4]~q\,
	datab => \SPI_DATA_inst|spi_p:cnt16[0]~q\,
	datac => \SPI_DATA_inst|spi_p:cnt16[1]~q\,
	datad => \SPI_DATA_inst|spi_p:cnt5[1]~0_combout\,
	combout => \SPI_DATA_inst|indata~4_combout\);

-- Location: FF_X6_Y12_N25
\SPI_DATA_inst|indata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SPI_DATA_inst|indata~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_DATA_inst|indata\(1));

-- Location: LCCOMB_X6_Y16_N22
\SPI_OUT_inst|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_OUT_inst|Mux0~0_combout\ = (\SPI_OUT_inst|spi_p:cnt[2]~q\ & ((\SPI_OUT_inst|spi_p:cnt[0]~q\ & (\SPI_DATA_inst|indata\(5))) # (!\SPI_OUT_inst|spi_p:cnt[0]~q\ & ((\SPI_DATA_inst|indata\(1)))))) # (!\SPI_OUT_inst|spi_p:cnt[2]~q\ & 
-- (\SPI_OUT_inst|spi_p:cnt[0]~q\ & ((\SPI_DATA_inst|indata\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_OUT_inst|spi_p:cnt[2]~q\,
	datab => \SPI_OUT_inst|spi_p:cnt[0]~q\,
	datac => \SPI_DATA_inst|indata\(5),
	datad => \SPI_DATA_inst|indata\(1),
	combout => \SPI_OUT_inst|Mux0~0_combout\);

-- Location: LCCOMB_X6_Y12_N20
\SPI_DATA_inst|indata~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_DATA_inst|indata~6_combout\ = (!\SPI_DATA_inst|spi_p:cnt16[4]~q\ & (\SPI_DATA_inst|spi_p:cnt5[1]~0_combout\ & \SPI_DATA_inst|spi_p:cnt16[2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_DATA_inst|spi_p:cnt16[4]~q\,
	datab => \SPI_DATA_inst|spi_p:cnt5[1]~0_combout\,
	datad => \SPI_DATA_inst|spi_p:cnt16[2]~q\,
	combout => \SPI_DATA_inst|indata~6_combout\);

-- Location: FF_X6_Y12_N21
\SPI_DATA_inst|indata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SPI_DATA_inst|indata~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_DATA_inst|indata\(8));

-- Location: LCCOMB_X6_Y12_N18
\SPI_DATA_inst|indata~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_DATA_inst|indata~5_combout\ = (\SPI_DATA_inst|indata~1_combout\ & (!\SPI_DATA_inst|spi_p:cnt16[0]~q\ & (\SPI_DATA_inst|spi_p:cnt16[1]~q\ $ (\SPI_DATA_inst|spi_p:cnt16[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_DATA_inst|indata~1_combout\,
	datab => \SPI_DATA_inst|spi_p:cnt16[0]~q\,
	datac => \SPI_DATA_inst|spi_p:cnt16[1]~q\,
	datad => \SPI_DATA_inst|spi_p:cnt16[2]~q\,
	combout => \SPI_DATA_inst|indata~5_combout\);

-- Location: FF_X6_Y12_N19
\SPI_DATA_inst|indata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SPI_DATA_inst|indata~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_DATA_inst|indata\(9));

-- Location: LCCOMB_X6_Y16_N16
\SPI_OUT_inst|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_OUT_inst|Mux0~1_combout\ = (!\SPI_OUT_inst|spi_p:cnt[2]~q\ & ((\SPI_OUT_inst|spi_p:cnt[0]~q\ & ((\SPI_DATA_inst|indata\(9)))) # (!\SPI_OUT_inst|spi_p:cnt[0]~q\ & (\SPI_DATA_inst|indata\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_OUT_inst|spi_p:cnt[2]~q\,
	datab => \SPI_DATA_inst|indata\(8),
	datac => \SPI_OUT_inst|spi_p:cnt[0]~q\,
	datad => \SPI_DATA_inst|indata\(9),
	combout => \SPI_OUT_inst|Mux0~1_combout\);

-- Location: LCCOMB_X6_Y16_N26
\SPI_OUT_inst|sdi~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_OUT_inst|sdi~1_combout\ = (\SPI_OUT_inst|spi_p:cnt[1]~q\ & (\SPI_OUT_inst|spi_p:cnt[3]~q\)) # (!\SPI_OUT_inst|spi_p:cnt[1]~q\ & ((\SPI_OUT_inst|spi_p:cnt[3]~q\ & ((\SPI_OUT_inst|Mux0~1_combout\))) # (!\SPI_OUT_inst|spi_p:cnt[3]~q\ & 
-- (\SPI_OUT_inst|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_OUT_inst|spi_p:cnt[1]~q\,
	datab => \SPI_OUT_inst|spi_p:cnt[3]~q\,
	datac => \SPI_OUT_inst|Mux0~0_combout\,
	datad => \SPI_OUT_inst|Mux0~1_combout\,
	combout => \SPI_OUT_inst|sdi~1_combout\);

-- Location: LCCOMB_X6_Y12_N0
\SPI_DATA_inst|indata~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_DATA_inst|indata~0_combout\ = (!\SPI_DATA_inst|spi_p:cnt16[4]~q\ & (\SPI_DATA_inst|spi_p:cnt5[1]~0_combout\ & ((\SPI_DATA_inst|spi_p:cnt16[1]~q\) # (\SPI_DATA_inst|spi_p:cnt16[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_DATA_inst|spi_p:cnt16[4]~q\,
	datab => \SPI_DATA_inst|spi_p:cnt5[1]~0_combout\,
	datac => \SPI_DATA_inst|spi_p:cnt16[1]~q\,
	datad => \SPI_DATA_inst|spi_p:cnt16[2]~q\,
	combout => \SPI_DATA_inst|indata~0_combout\);

-- Location: FF_X6_Y12_N1
\SPI_DATA_inst|indata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SPI_DATA_inst|indata~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_DATA_inst|indata\(7));

-- Location: LCCOMB_X6_Y12_N12
\SPI_DATA_inst|indata~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_DATA_inst|indata~2_combout\ = (\SPI_DATA_inst|indata~1_combout\ & ((\SPI_DATA_inst|spi_p:cnt16[2]~q\) # ((\SPI_DATA_inst|spi_p:cnt16[0]~q\ & \SPI_DATA_inst|spi_p:cnt16[1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_DATA_inst|spi_p:cnt16[2]~q\,
	datab => \SPI_DATA_inst|spi_p:cnt16[0]~q\,
	datac => \SPI_DATA_inst|spi_p:cnt16[1]~q\,
	datad => \SPI_DATA_inst|indata~1_combout\,
	combout => \SPI_DATA_inst|indata~2_combout\);

-- Location: FF_X6_Y12_N13
\SPI_DATA_inst|indata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SPI_DATA_inst|indata~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_DATA_inst|indata\(10));

-- Location: LCCOMB_X6_Y16_N20
\SPI_OUT_inst|sdi~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_OUT_inst|sdi~0_combout\ = (\SPI_OUT_inst|spi_p:cnt[2]~q\ & (\SPI_DATA_inst|indata\(7) & ((!\SPI_OUT_inst|spi_p:cnt[3]~q\)))) # (!\SPI_OUT_inst|spi_p:cnt[2]~q\ & (((\SPI_DATA_inst|indata\(10) & \SPI_OUT_inst|spi_p:cnt[3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_DATA_inst|indata\(7),
	datab => \SPI_OUT_inst|spi_p:cnt[2]~q\,
	datac => \SPI_DATA_inst|indata\(10),
	datad => \SPI_OUT_inst|spi_p:cnt[3]~q\,
	combout => \SPI_OUT_inst|sdi~0_combout\);

-- Location: LCCOMB_X6_Y16_N12
\SPI_OUT_inst|sdi~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_OUT_inst|sdi~2_combout\ = (\SPI_OUT_inst|spi_p:cnt[1]~q\ & (\SPI_OUT_inst|sdi~0_combout\ & (\SPI_OUT_inst|spi_p:cnt[0]~q\ $ (\SPI_OUT_inst|sdi~1_combout\)))) # (!\SPI_OUT_inst|spi_p:cnt[1]~q\ & (((\SPI_OUT_inst|sdi~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_OUT_inst|spi_p:cnt[1]~q\,
	datab => \SPI_OUT_inst|spi_p:cnt[0]~q\,
	datac => \SPI_OUT_inst|sdi~1_combout\,
	datad => \SPI_OUT_inst|sdi~0_combout\,
	combout => \SPI_OUT_inst|sdi~2_combout\);

-- Location: LCCOMB_X6_Y16_N10
\SPI_OUT_inst|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_OUT_inst|LessThan0~0_combout\ = (\SPI_OUT_inst|spi_p:cnt[3]~q\ & (\SPI_OUT_inst|spi_p:cnt[1]~q\ & (\SPI_OUT_inst|spi_p:cnt[0]~q\ & \SPI_OUT_inst|spi_p:cnt[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_OUT_inst|spi_p:cnt[3]~q\,
	datab => \SPI_OUT_inst|spi_p:cnt[1]~q\,
	datac => \SPI_OUT_inst|spi_p:cnt[0]~q\,
	datad => \SPI_OUT_inst|spi_p:cnt[2]~q\,
	combout => \SPI_OUT_inst|LessThan0~0_combout\);

-- Location: LCCOMB_X6_Y16_N0
\SPI_OUT_inst|sdi~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_OUT_inst|sdi~3_combout\ = (\SPI_OUT_inst|LessThan0~0_combout\ & ((\SPI_OUT_inst|sdi~q\))) # (!\SPI_OUT_inst|LessThan0~0_combout\ & (\SPI_OUT_inst|sdi~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_OUT_inst|sdi~2_combout\,
	datac => \SPI_OUT_inst|sdi~q\,
	datad => \SPI_OUT_inst|LessThan0~0_combout\,
	combout => \SPI_OUT_inst|sdi~3_combout\);

-- Location: FF_X6_Y16_N1
\SPI_OUT_inst|sdi\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SPI_OUT_inst|sdi~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_OUT_inst|sdi~q\);

-- Location: FF_X6_Y16_N11
\SPI_OUT_inst|spics\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SPI_OUT_inst|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_OUT_inst|spics~q\);

-- Location: IOIBUF_X0_Y11_N1
\sw2~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw2,
	o => \sw2~input_o\);

-- Location: LCCOMB_X12_Y5_N8
\led1~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \led1~reg0feeder_combout\ = \sw2~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sw2~input_o\,
	combout => \led1~reg0feeder_combout\);

-- Location: FF_X12_Y5_N9
\led1~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk16m~inputclkctrl_outclk\,
	d => \led1~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \led1~reg0_q\);

-- Location: LCCOMB_X7_Y9_N28
\led2~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \led2~reg0feeder_combout\ = \sw1~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sw1~input_o\,
	combout => \led2~reg0feeder_combout\);

-- Location: FF_X7_Y9_N29
\led2~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk16m~inputclkctrl_outclk\,
	d => \led2~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \led2~reg0_q\);
END structure;


