
KOT3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007e20  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000170  08007fa8  08007fa8  00008fa8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008118  08008118  0000a070  2**0
                  CONTENTS
  4 .ARM          00000008  08008118  08008118  00009118  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008120  08008120  0000a070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008120  08008120  00009120  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008124  08008124  00009124  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08008128  0000a000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a070  2**0
                  CONTENTS
 10 .bss          000002b8  20000070  20000070  0000a070  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000328  20000328  0000a070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a070  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c2ce  00000000  00000000  0000a0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001f26  00000000  00000000  0001636e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a68  00000000  00000000  00018298  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000081c  00000000  00000000  00018d00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020c77  00000000  00000000  0001951c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f0af  00000000  00000000  0003a193  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c51ed  00000000  00000000  00049242  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010e42f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003208  00000000  00000000  0010e474  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000048  00000000  00000000  0011167c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000070 	.word	0x20000070
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007f90 	.word	0x08007f90

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000074 	.word	0x20000074
 80001c4:	08007f90 	.word	0x08007f90

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2f>:
 8000aa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000aa8:	bf24      	itt	cs
 8000aaa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000aae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ab2:	d90d      	bls.n	8000ad0 <__aeabi_d2f+0x30>
 8000ab4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ab8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000abc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ac0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ac4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ac8:	bf08      	it	eq
 8000aca:	f020 0001 	biceq.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ad4:	d121      	bne.n	8000b1a <__aeabi_d2f+0x7a>
 8000ad6:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ada:	bfbc      	itt	lt
 8000adc:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ae0:	4770      	bxlt	lr
 8000ae2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ae6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aea:	f1c2 0218 	rsb	r2, r2, #24
 8000aee:	f1c2 0c20 	rsb	ip, r2, #32
 8000af2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000af6:	fa20 f002 	lsr.w	r0, r0, r2
 8000afa:	bf18      	it	ne
 8000afc:	f040 0001 	orrne.w	r0, r0, #1
 8000b00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b0c:	ea40 000c 	orr.w	r0, r0, ip
 8000b10:	fa23 f302 	lsr.w	r3, r3, r2
 8000b14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b18:	e7cc      	b.n	8000ab4 <__aeabi_d2f+0x14>
 8000b1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b1e:	d107      	bne.n	8000b30 <__aeabi_d2f+0x90>
 8000b20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b24:	bf1e      	ittt	ne
 8000b26:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b2a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b2e:	4770      	bxne	lr
 8000b30:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b34:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b38:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop

08000b40 <__aeabi_uldivmod>:
 8000b40:	b953      	cbnz	r3, 8000b58 <__aeabi_uldivmod+0x18>
 8000b42:	b94a      	cbnz	r2, 8000b58 <__aeabi_uldivmod+0x18>
 8000b44:	2900      	cmp	r1, #0
 8000b46:	bf08      	it	eq
 8000b48:	2800      	cmpeq	r0, #0
 8000b4a:	bf1c      	itt	ne
 8000b4c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b50:	f04f 30ff 	movne.w	r0, #4294967295
 8000b54:	f000 b96a 	b.w	8000e2c <__aeabi_idiv0>
 8000b58:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b5c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b60:	f000 f806 	bl	8000b70 <__udivmoddi4>
 8000b64:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b6c:	b004      	add	sp, #16
 8000b6e:	4770      	bx	lr

08000b70 <__udivmoddi4>:
 8000b70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b74:	9d08      	ldr	r5, [sp, #32]
 8000b76:	460c      	mov	r4, r1
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d14e      	bne.n	8000c1a <__udivmoddi4+0xaa>
 8000b7c:	4694      	mov	ip, r2
 8000b7e:	458c      	cmp	ip, r1
 8000b80:	4686      	mov	lr, r0
 8000b82:	fab2 f282 	clz	r2, r2
 8000b86:	d962      	bls.n	8000c4e <__udivmoddi4+0xde>
 8000b88:	b14a      	cbz	r2, 8000b9e <__udivmoddi4+0x2e>
 8000b8a:	f1c2 0320 	rsb	r3, r2, #32
 8000b8e:	4091      	lsls	r1, r2
 8000b90:	fa20 f303 	lsr.w	r3, r0, r3
 8000b94:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b98:	4319      	orrs	r1, r3
 8000b9a:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b9e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ba2:	fa1f f68c 	uxth.w	r6, ip
 8000ba6:	fbb1 f4f7 	udiv	r4, r1, r7
 8000baa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bae:	fb07 1114 	mls	r1, r7, r4, r1
 8000bb2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bb6:	fb04 f106 	mul.w	r1, r4, r6
 8000bba:	4299      	cmp	r1, r3
 8000bbc:	d90a      	bls.n	8000bd4 <__udivmoddi4+0x64>
 8000bbe:	eb1c 0303 	adds.w	r3, ip, r3
 8000bc2:	f104 30ff 	add.w	r0, r4, #4294967295
 8000bc6:	f080 8112 	bcs.w	8000dee <__udivmoddi4+0x27e>
 8000bca:	4299      	cmp	r1, r3
 8000bcc:	f240 810f 	bls.w	8000dee <__udivmoddi4+0x27e>
 8000bd0:	3c02      	subs	r4, #2
 8000bd2:	4463      	add	r3, ip
 8000bd4:	1a59      	subs	r1, r3, r1
 8000bd6:	fa1f f38e 	uxth.w	r3, lr
 8000bda:	fbb1 f0f7 	udiv	r0, r1, r7
 8000bde:	fb07 1110 	mls	r1, r7, r0, r1
 8000be2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000be6:	fb00 f606 	mul.w	r6, r0, r6
 8000bea:	429e      	cmp	r6, r3
 8000bec:	d90a      	bls.n	8000c04 <__udivmoddi4+0x94>
 8000bee:	eb1c 0303 	adds.w	r3, ip, r3
 8000bf2:	f100 31ff 	add.w	r1, r0, #4294967295
 8000bf6:	f080 80fc 	bcs.w	8000df2 <__udivmoddi4+0x282>
 8000bfa:	429e      	cmp	r6, r3
 8000bfc:	f240 80f9 	bls.w	8000df2 <__udivmoddi4+0x282>
 8000c00:	4463      	add	r3, ip
 8000c02:	3802      	subs	r0, #2
 8000c04:	1b9b      	subs	r3, r3, r6
 8000c06:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c0a:	2100      	movs	r1, #0
 8000c0c:	b11d      	cbz	r5, 8000c16 <__udivmoddi4+0xa6>
 8000c0e:	40d3      	lsrs	r3, r2
 8000c10:	2200      	movs	r2, #0
 8000c12:	e9c5 3200 	strd	r3, r2, [r5]
 8000c16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c1a:	428b      	cmp	r3, r1
 8000c1c:	d905      	bls.n	8000c2a <__udivmoddi4+0xba>
 8000c1e:	b10d      	cbz	r5, 8000c24 <__udivmoddi4+0xb4>
 8000c20:	e9c5 0100 	strd	r0, r1, [r5]
 8000c24:	2100      	movs	r1, #0
 8000c26:	4608      	mov	r0, r1
 8000c28:	e7f5      	b.n	8000c16 <__udivmoddi4+0xa6>
 8000c2a:	fab3 f183 	clz	r1, r3
 8000c2e:	2900      	cmp	r1, #0
 8000c30:	d146      	bne.n	8000cc0 <__udivmoddi4+0x150>
 8000c32:	42a3      	cmp	r3, r4
 8000c34:	d302      	bcc.n	8000c3c <__udivmoddi4+0xcc>
 8000c36:	4290      	cmp	r0, r2
 8000c38:	f0c0 80f0 	bcc.w	8000e1c <__udivmoddi4+0x2ac>
 8000c3c:	1a86      	subs	r6, r0, r2
 8000c3e:	eb64 0303 	sbc.w	r3, r4, r3
 8000c42:	2001      	movs	r0, #1
 8000c44:	2d00      	cmp	r5, #0
 8000c46:	d0e6      	beq.n	8000c16 <__udivmoddi4+0xa6>
 8000c48:	e9c5 6300 	strd	r6, r3, [r5]
 8000c4c:	e7e3      	b.n	8000c16 <__udivmoddi4+0xa6>
 8000c4e:	2a00      	cmp	r2, #0
 8000c50:	f040 8090 	bne.w	8000d74 <__udivmoddi4+0x204>
 8000c54:	eba1 040c 	sub.w	r4, r1, ip
 8000c58:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c5c:	fa1f f78c 	uxth.w	r7, ip
 8000c60:	2101      	movs	r1, #1
 8000c62:	fbb4 f6f8 	udiv	r6, r4, r8
 8000c66:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c6a:	fb08 4416 	mls	r4, r8, r6, r4
 8000c6e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c72:	fb07 f006 	mul.w	r0, r7, r6
 8000c76:	4298      	cmp	r0, r3
 8000c78:	d908      	bls.n	8000c8c <__udivmoddi4+0x11c>
 8000c7a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000c82:	d202      	bcs.n	8000c8a <__udivmoddi4+0x11a>
 8000c84:	4298      	cmp	r0, r3
 8000c86:	f200 80cd 	bhi.w	8000e24 <__udivmoddi4+0x2b4>
 8000c8a:	4626      	mov	r6, r4
 8000c8c:	1a1c      	subs	r4, r3, r0
 8000c8e:	fa1f f38e 	uxth.w	r3, lr
 8000c92:	fbb4 f0f8 	udiv	r0, r4, r8
 8000c96:	fb08 4410 	mls	r4, r8, r0, r4
 8000c9a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c9e:	fb00 f707 	mul.w	r7, r0, r7
 8000ca2:	429f      	cmp	r7, r3
 8000ca4:	d908      	bls.n	8000cb8 <__udivmoddi4+0x148>
 8000ca6:	eb1c 0303 	adds.w	r3, ip, r3
 8000caa:	f100 34ff 	add.w	r4, r0, #4294967295
 8000cae:	d202      	bcs.n	8000cb6 <__udivmoddi4+0x146>
 8000cb0:	429f      	cmp	r7, r3
 8000cb2:	f200 80b0 	bhi.w	8000e16 <__udivmoddi4+0x2a6>
 8000cb6:	4620      	mov	r0, r4
 8000cb8:	1bdb      	subs	r3, r3, r7
 8000cba:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cbe:	e7a5      	b.n	8000c0c <__udivmoddi4+0x9c>
 8000cc0:	f1c1 0620 	rsb	r6, r1, #32
 8000cc4:	408b      	lsls	r3, r1
 8000cc6:	fa22 f706 	lsr.w	r7, r2, r6
 8000cca:	431f      	orrs	r7, r3
 8000ccc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000cd0:	fa04 f301 	lsl.w	r3, r4, r1
 8000cd4:	ea43 030c 	orr.w	r3, r3, ip
 8000cd8:	40f4      	lsrs	r4, r6
 8000cda:	fa00 f801 	lsl.w	r8, r0, r1
 8000cde:	0c38      	lsrs	r0, r7, #16
 8000ce0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ce4:	fbb4 fef0 	udiv	lr, r4, r0
 8000ce8:	fa1f fc87 	uxth.w	ip, r7
 8000cec:	fb00 441e 	mls	r4, r0, lr, r4
 8000cf0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000cf4:	fb0e f90c 	mul.w	r9, lr, ip
 8000cf8:	45a1      	cmp	r9, r4
 8000cfa:	fa02 f201 	lsl.w	r2, r2, r1
 8000cfe:	d90a      	bls.n	8000d16 <__udivmoddi4+0x1a6>
 8000d00:	193c      	adds	r4, r7, r4
 8000d02:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d06:	f080 8084 	bcs.w	8000e12 <__udivmoddi4+0x2a2>
 8000d0a:	45a1      	cmp	r9, r4
 8000d0c:	f240 8081 	bls.w	8000e12 <__udivmoddi4+0x2a2>
 8000d10:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d14:	443c      	add	r4, r7
 8000d16:	eba4 0409 	sub.w	r4, r4, r9
 8000d1a:	fa1f f983 	uxth.w	r9, r3
 8000d1e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d22:	fb00 4413 	mls	r4, r0, r3, r4
 8000d26:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d2a:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d2e:	45a4      	cmp	ip, r4
 8000d30:	d907      	bls.n	8000d42 <__udivmoddi4+0x1d2>
 8000d32:	193c      	adds	r4, r7, r4
 8000d34:	f103 30ff 	add.w	r0, r3, #4294967295
 8000d38:	d267      	bcs.n	8000e0a <__udivmoddi4+0x29a>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	d965      	bls.n	8000e0a <__udivmoddi4+0x29a>
 8000d3e:	3b02      	subs	r3, #2
 8000d40:	443c      	add	r4, r7
 8000d42:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000d46:	fba0 9302 	umull	r9, r3, r0, r2
 8000d4a:	eba4 040c 	sub.w	r4, r4, ip
 8000d4e:	429c      	cmp	r4, r3
 8000d50:	46ce      	mov	lr, r9
 8000d52:	469c      	mov	ip, r3
 8000d54:	d351      	bcc.n	8000dfa <__udivmoddi4+0x28a>
 8000d56:	d04e      	beq.n	8000df6 <__udivmoddi4+0x286>
 8000d58:	b155      	cbz	r5, 8000d70 <__udivmoddi4+0x200>
 8000d5a:	ebb8 030e 	subs.w	r3, r8, lr
 8000d5e:	eb64 040c 	sbc.w	r4, r4, ip
 8000d62:	fa04 f606 	lsl.w	r6, r4, r6
 8000d66:	40cb      	lsrs	r3, r1
 8000d68:	431e      	orrs	r6, r3
 8000d6a:	40cc      	lsrs	r4, r1
 8000d6c:	e9c5 6400 	strd	r6, r4, [r5]
 8000d70:	2100      	movs	r1, #0
 8000d72:	e750      	b.n	8000c16 <__udivmoddi4+0xa6>
 8000d74:	f1c2 0320 	rsb	r3, r2, #32
 8000d78:	fa20 f103 	lsr.w	r1, r0, r3
 8000d7c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d80:	fa24 f303 	lsr.w	r3, r4, r3
 8000d84:	4094      	lsls	r4, r2
 8000d86:	430c      	orrs	r4, r1
 8000d88:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d8c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d90:	fa1f f78c 	uxth.w	r7, ip
 8000d94:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d98:	fb08 3110 	mls	r1, r8, r0, r3
 8000d9c:	0c23      	lsrs	r3, r4, #16
 8000d9e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da2:	fb00 f107 	mul.w	r1, r0, r7
 8000da6:	4299      	cmp	r1, r3
 8000da8:	d908      	bls.n	8000dbc <__udivmoddi4+0x24c>
 8000daa:	eb1c 0303 	adds.w	r3, ip, r3
 8000dae:	f100 36ff 	add.w	r6, r0, #4294967295
 8000db2:	d22c      	bcs.n	8000e0e <__udivmoddi4+0x29e>
 8000db4:	4299      	cmp	r1, r3
 8000db6:	d92a      	bls.n	8000e0e <__udivmoddi4+0x29e>
 8000db8:	3802      	subs	r0, #2
 8000dba:	4463      	add	r3, ip
 8000dbc:	1a5b      	subs	r3, r3, r1
 8000dbe:	b2a4      	uxth	r4, r4
 8000dc0:	fbb3 f1f8 	udiv	r1, r3, r8
 8000dc4:	fb08 3311 	mls	r3, r8, r1, r3
 8000dc8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dcc:	fb01 f307 	mul.w	r3, r1, r7
 8000dd0:	42a3      	cmp	r3, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x276>
 8000dd4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd8:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ddc:	d213      	bcs.n	8000e06 <__udivmoddi4+0x296>
 8000dde:	42a3      	cmp	r3, r4
 8000de0:	d911      	bls.n	8000e06 <__udivmoddi4+0x296>
 8000de2:	3902      	subs	r1, #2
 8000de4:	4464      	add	r4, ip
 8000de6:	1ae4      	subs	r4, r4, r3
 8000de8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000dec:	e739      	b.n	8000c62 <__udivmoddi4+0xf2>
 8000dee:	4604      	mov	r4, r0
 8000df0:	e6f0      	b.n	8000bd4 <__udivmoddi4+0x64>
 8000df2:	4608      	mov	r0, r1
 8000df4:	e706      	b.n	8000c04 <__udivmoddi4+0x94>
 8000df6:	45c8      	cmp	r8, r9
 8000df8:	d2ae      	bcs.n	8000d58 <__udivmoddi4+0x1e8>
 8000dfa:	ebb9 0e02 	subs.w	lr, r9, r2
 8000dfe:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e02:	3801      	subs	r0, #1
 8000e04:	e7a8      	b.n	8000d58 <__udivmoddi4+0x1e8>
 8000e06:	4631      	mov	r1, r6
 8000e08:	e7ed      	b.n	8000de6 <__udivmoddi4+0x276>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	e799      	b.n	8000d42 <__udivmoddi4+0x1d2>
 8000e0e:	4630      	mov	r0, r6
 8000e10:	e7d4      	b.n	8000dbc <__udivmoddi4+0x24c>
 8000e12:	46d6      	mov	lr, sl
 8000e14:	e77f      	b.n	8000d16 <__udivmoddi4+0x1a6>
 8000e16:	4463      	add	r3, ip
 8000e18:	3802      	subs	r0, #2
 8000e1a:	e74d      	b.n	8000cb8 <__udivmoddi4+0x148>
 8000e1c:	4606      	mov	r6, r0
 8000e1e:	4623      	mov	r3, r4
 8000e20:	4608      	mov	r0, r1
 8000e22:	e70f      	b.n	8000c44 <__udivmoddi4+0xd4>
 8000e24:	3e02      	subs	r6, #2
 8000e26:	4463      	add	r3, ip
 8000e28:	e730      	b.n	8000c8c <__udivmoddi4+0x11c>
 8000e2a:	bf00      	nop

08000e2c <__aeabi_idiv0>:
 8000e2c:	4770      	bx	lr
 8000e2e:	bf00      	nop

08000e30 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000e36:	2300      	movs	r3, #0
 8000e38:	607b      	str	r3, [r7, #4]
 8000e3a:	4b10      	ldr	r3, [pc, #64]	@ (8000e7c <MX_DMA_Init+0x4c>)
 8000e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e3e:	4a0f      	ldr	r2, [pc, #60]	@ (8000e7c <MX_DMA_Init+0x4c>)
 8000e40:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000e44:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e46:	4b0d      	ldr	r3, [pc, #52]	@ (8000e7c <MX_DMA_Init+0x4c>)
 8000e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000e4e:	607b      	str	r3, [r7, #4]
 8000e50:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8000e52:	2200      	movs	r2, #0
 8000e54:	2100      	movs	r1, #0
 8000e56:	203a      	movs	r0, #58	@ 0x3a
 8000e58:	f001 fbf1 	bl	800263e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000e5c:	203a      	movs	r0, #58	@ 0x3a
 8000e5e:	f001 fc0a 	bl	8002676 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8000e62:	2200      	movs	r2, #0
 8000e64:	2100      	movs	r1, #0
 8000e66:	2046      	movs	r0, #70	@ 0x46
 8000e68:	f001 fbe9 	bl	800263e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8000e6c:	2046      	movs	r0, #70	@ 0x46
 8000e6e:	f001 fc02 	bl	8002676 <HAL_NVIC_EnableIRQ>

}
 8000e72:	bf00      	nop
 8000e74:	3708      	adds	r7, #8
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	40023800 	.word	0x40023800

08000e80 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b088      	sub	sp, #32
 8000e84:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e86:	f107 030c 	add.w	r3, r7, #12
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	601a      	str	r2, [r3, #0]
 8000e8e:	605a      	str	r2, [r3, #4]
 8000e90:	609a      	str	r2, [r3, #8]
 8000e92:	60da      	str	r2, [r3, #12]
 8000e94:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e96:	2300      	movs	r3, #0
 8000e98:	60bb      	str	r3, [r7, #8]
 8000e9a:	4b18      	ldr	r3, [pc, #96]	@ (8000efc <MX_GPIO_Init+0x7c>)
 8000e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e9e:	4a17      	ldr	r2, [pc, #92]	@ (8000efc <MX_GPIO_Init+0x7c>)
 8000ea0:	f043 0301 	orr.w	r3, r3, #1
 8000ea4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ea6:	4b15      	ldr	r3, [pc, #84]	@ (8000efc <MX_GPIO_Init+0x7c>)
 8000ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eaa:	f003 0301 	and.w	r3, r3, #1
 8000eae:	60bb      	str	r3, [r7, #8]
 8000eb0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	607b      	str	r3, [r7, #4]
 8000eb6:	4b11      	ldr	r3, [pc, #68]	@ (8000efc <MX_GPIO_Init+0x7c>)
 8000eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eba:	4a10      	ldr	r2, [pc, #64]	@ (8000efc <MX_GPIO_Init+0x7c>)
 8000ebc:	f043 0302 	orr.w	r3, r3, #2
 8000ec0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ec2:	4b0e      	ldr	r3, [pc, #56]	@ (8000efc <MX_GPIO_Init+0x7c>)
 8000ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ec6:	f003 0302 	and.w	r3, r3, #2
 8000eca:	607b      	str	r3, [r7, #4]
 8000ecc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8000ece:	2200      	movs	r2, #0
 8000ed0:	21c0      	movs	r1, #192	@ 0xc0
 8000ed2:	480b      	ldr	r0, [pc, #44]	@ (8000f00 <MX_GPIO_Init+0x80>)
 8000ed4:	f002 f994 	bl	8003200 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000ed8:	23c0      	movs	r3, #192	@ 0xc0
 8000eda:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000edc:	2301      	movs	r3, #1
 8000ede:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ee8:	f107 030c 	add.w	r3, r7, #12
 8000eec:	4619      	mov	r1, r3
 8000eee:	4804      	ldr	r0, [pc, #16]	@ (8000f00 <MX_GPIO_Init+0x80>)
 8000ef0:	f001 ffea 	bl	8002ec8 <HAL_GPIO_Init>

}
 8000ef4:	bf00      	nop
 8000ef6:	3720      	adds	r7, #32
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}
 8000efc:	40023800 	.word	0x40023800
 8000f00:	40020000 	.word	0x40020000

08000f04 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000f08:	4b12      	ldr	r3, [pc, #72]	@ (8000f54 <MX_I2C1_Init+0x50>)
 8000f0a:	4a13      	ldr	r2, [pc, #76]	@ (8000f58 <MX_I2C1_Init+0x54>)
 8000f0c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000f0e:	4b11      	ldr	r3, [pc, #68]	@ (8000f54 <MX_I2C1_Init+0x50>)
 8000f10:	4a12      	ldr	r2, [pc, #72]	@ (8000f5c <MX_I2C1_Init+0x58>)
 8000f12:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000f14:	4b0f      	ldr	r3, [pc, #60]	@ (8000f54 <MX_I2C1_Init+0x50>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000f1a:	4b0e      	ldr	r3, [pc, #56]	@ (8000f54 <MX_I2C1_Init+0x50>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f20:	4b0c      	ldr	r3, [pc, #48]	@ (8000f54 <MX_I2C1_Init+0x50>)
 8000f22:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000f26:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f28:	4b0a      	ldr	r3, [pc, #40]	@ (8000f54 <MX_I2C1_Init+0x50>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000f2e:	4b09      	ldr	r3, [pc, #36]	@ (8000f54 <MX_I2C1_Init+0x50>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f34:	4b07      	ldr	r3, [pc, #28]	@ (8000f54 <MX_I2C1_Init+0x50>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f3a:	4b06      	ldr	r3, [pc, #24]	@ (8000f54 <MX_I2C1_Init+0x50>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000f40:	4804      	ldr	r0, [pc, #16]	@ (8000f54 <MX_I2C1_Init+0x50>)
 8000f42:	f002 f977 	bl	8003234 <HAL_I2C_Init>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d001      	beq.n	8000f50 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000f4c:	f001 f86e 	bl	800202c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000f50:	bf00      	nop
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	2000008c 	.word	0x2000008c
 8000f58:	40005400 	.word	0x40005400
 8000f5c:	000186a0 	.word	0x000186a0

08000f60 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b08a      	sub	sp, #40	@ 0x28
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f68:	f107 0314 	add.w	r3, r7, #20
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	601a      	str	r2, [r3, #0]
 8000f70:	605a      	str	r2, [r3, #4]
 8000f72:	609a      	str	r2, [r3, #8]
 8000f74:	60da      	str	r2, [r3, #12]
 8000f76:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a19      	ldr	r2, [pc, #100]	@ (8000fe4 <HAL_I2C_MspInit+0x84>)
 8000f7e:	4293      	cmp	r3, r2
 8000f80:	d12b      	bne.n	8000fda <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f82:	2300      	movs	r3, #0
 8000f84:	613b      	str	r3, [r7, #16]
 8000f86:	4b18      	ldr	r3, [pc, #96]	@ (8000fe8 <HAL_I2C_MspInit+0x88>)
 8000f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f8a:	4a17      	ldr	r2, [pc, #92]	@ (8000fe8 <HAL_I2C_MspInit+0x88>)
 8000f8c:	f043 0302 	orr.w	r3, r3, #2
 8000f90:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f92:	4b15      	ldr	r3, [pc, #84]	@ (8000fe8 <HAL_I2C_MspInit+0x88>)
 8000f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f96:	f003 0302 	and.w	r3, r3, #2
 8000f9a:	613b      	str	r3, [r7, #16]
 8000f9c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000f9e:	23c0      	movs	r3, #192	@ 0xc0
 8000fa0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000fa2:	2312      	movs	r3, #18
 8000fa4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000faa:	2303      	movs	r3, #3
 8000fac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000fae:	2304      	movs	r3, #4
 8000fb0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fb2:	f107 0314 	add.w	r3, r7, #20
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	480c      	ldr	r0, [pc, #48]	@ (8000fec <HAL_I2C_MspInit+0x8c>)
 8000fba:	f001 ff85 	bl	8002ec8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	60fb      	str	r3, [r7, #12]
 8000fc2:	4b09      	ldr	r3, [pc, #36]	@ (8000fe8 <HAL_I2C_MspInit+0x88>)
 8000fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fc6:	4a08      	ldr	r2, [pc, #32]	@ (8000fe8 <HAL_I2C_MspInit+0x88>)
 8000fc8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000fcc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fce:	4b06      	ldr	r3, [pc, #24]	@ (8000fe8 <HAL_I2C_MspInit+0x88>)
 8000fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fd2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000fd6:	60fb      	str	r3, [r7, #12]
 8000fd8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000fda:	bf00      	nop
 8000fdc:	3728      	adds	r7, #40	@ 0x28
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	40005400 	.word	0x40005400
 8000fe8:	40023800 	.word	0x40023800
 8000fec:	40020400 	.word	0x40020400

08000ff0 <PCA9685_SetBit>:
#define PCA9685_MODE1_SLEEP_BIT      4    // as in the datasheet page no 14/52
#define PCA9685_MODE1_AI_BIT         5    // as in the datasheet page no 14/52
#define PCA9685_MODE1_RESTART_BIT    7    // as in the datasheet page no 14/52

void PCA9685_SetBit(uint8_t Register, uint8_t Bit, uint8_t Value)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b088      	sub	sp, #32
 8000ff4:	af04      	add	r7, sp, #16
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	71fb      	strb	r3, [r7, #7]
 8000ffa:	460b      	mov	r3, r1
 8000ffc:	71bb      	strb	r3, [r7, #6]
 8000ffe:	4613      	mov	r3, r2
 8001000:	717b      	strb	r3, [r7, #5]
  uint8_t readValue;
  // Read all 8 bits and set only one bit to 0/1 and write all 8 bits back
  HAL_I2C_Mem_Read(&hi2c1, PCA9685_ADDRESS, Register, 1, &readValue, 1, 10);
 8001002:	79fb      	ldrb	r3, [r7, #7]
 8001004:	b29a      	uxth	r2, r3
 8001006:	230a      	movs	r3, #10
 8001008:	9302      	str	r3, [sp, #8]
 800100a:	2301      	movs	r3, #1
 800100c:	9301      	str	r3, [sp, #4]
 800100e:	f107 030f 	add.w	r3, r7, #15
 8001012:	9300      	str	r3, [sp, #0]
 8001014:	2301      	movs	r3, #1
 8001016:	2180      	movs	r1, #128	@ 0x80
 8001018:	4819      	ldr	r0, [pc, #100]	@ (8001080 <PCA9685_SetBit+0x90>)
 800101a:	f002 fb49 	bl	80036b0 <HAL_I2C_Mem_Read>
  if (Value == 0) readValue &= ~(1 << Bit);
 800101e:	797b      	ldrb	r3, [r7, #5]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d10d      	bne.n	8001040 <PCA9685_SetBit+0x50>
 8001024:	79bb      	ldrb	r3, [r7, #6]
 8001026:	2201      	movs	r2, #1
 8001028:	fa02 f303 	lsl.w	r3, r2, r3
 800102c:	b25b      	sxtb	r3, r3
 800102e:	43db      	mvns	r3, r3
 8001030:	b25a      	sxtb	r2, r3
 8001032:	7bfb      	ldrb	r3, [r7, #15]
 8001034:	b25b      	sxtb	r3, r3
 8001036:	4013      	ands	r3, r2
 8001038:	b25b      	sxtb	r3, r3
 800103a:	b2db      	uxtb	r3, r3
 800103c:	73fb      	strb	r3, [r7, #15]
 800103e:	e00a      	b.n	8001056 <PCA9685_SetBit+0x66>
  else readValue |= (1 << Bit);
 8001040:	79bb      	ldrb	r3, [r7, #6]
 8001042:	2201      	movs	r2, #1
 8001044:	fa02 f303 	lsl.w	r3, r2, r3
 8001048:	b25a      	sxtb	r2, r3
 800104a:	7bfb      	ldrb	r3, [r7, #15]
 800104c:	b25b      	sxtb	r3, r3
 800104e:	4313      	orrs	r3, r2
 8001050:	b25b      	sxtb	r3, r3
 8001052:	b2db      	uxtb	r3, r3
 8001054:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Mem_Write(&hi2c1, PCA9685_ADDRESS, Register, 1, &readValue, 1, 10);
 8001056:	79fb      	ldrb	r3, [r7, #7]
 8001058:	b29a      	uxth	r2, r3
 800105a:	230a      	movs	r3, #10
 800105c:	9302      	str	r3, [sp, #8]
 800105e:	2301      	movs	r3, #1
 8001060:	9301      	str	r3, [sp, #4]
 8001062:	f107 030f 	add.w	r3, r7, #15
 8001066:	9300      	str	r3, [sp, #0]
 8001068:	2301      	movs	r3, #1
 800106a:	2180      	movs	r1, #128	@ 0x80
 800106c:	4804      	ldr	r0, [pc, #16]	@ (8001080 <PCA9685_SetBit+0x90>)
 800106e:	f002 fa25 	bl	80034bc <HAL_I2C_Mem_Write>
  HAL_Delay(1);
 8001072:	2001      	movs	r0, #1
 8001074:	f001 f9e4 	bl	8002440 <HAL_Delay>
}
 8001078:	bf00      	nop
 800107a:	3710      	adds	r7, #16
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}
 8001080:	2000008c 	.word	0x2000008c

08001084 <PCA9685_SetPWMFrequency>:

void PCA9685_SetPWMFrequency(uint16_t frequency)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b088      	sub	sp, #32
 8001088:	af04      	add	r7, sp, #16
 800108a:	4603      	mov	r3, r0
 800108c:	80fb      	strh	r3, [r7, #6]
  uint8_t prescale;
  if(frequency >= 1526) prescale = 0x03;
 800108e:	88fb      	ldrh	r3, [r7, #6]
 8001090:	f240 52f5 	movw	r2, #1525	@ 0x5f5
 8001094:	4293      	cmp	r3, r2
 8001096:	d902      	bls.n	800109e <PCA9685_SetPWMFrequency+0x1a>
 8001098:	2303      	movs	r3, #3
 800109a:	73fb      	strb	r3, [r7, #15]
 800109c:	e00c      	b.n	80010b8 <PCA9685_SetPWMFrequency+0x34>
  else if(frequency <= 24) prescale = 0xFF;
 800109e:	88fb      	ldrh	r3, [r7, #6]
 80010a0:	2b18      	cmp	r3, #24
 80010a2:	d802      	bhi.n	80010aa <PCA9685_SetPWMFrequency+0x26>
 80010a4:	23ff      	movs	r3, #255	@ 0xff
 80010a6:	73fb      	strb	r3, [r7, #15]
 80010a8:	e006      	b.n	80010b8 <PCA9685_SetPWMFrequency+0x34>
  //  internal 25 MHz oscillator as in the datasheet page no 1/52
  else prescale = 25000000 / (4096 * frequency);
 80010aa:	88fb      	ldrh	r3, [r7, #6]
 80010ac:	031b      	lsls	r3, r3, #12
 80010ae:	4a12      	ldr	r2, [pc, #72]	@ (80010f8 <PCA9685_SetPWMFrequency+0x74>)
 80010b0:	fb92 f3f3 	sdiv	r3, r2, r3
 80010b4:	b2db      	uxtb	r3, r3
 80010b6:	73fb      	strb	r3, [r7, #15]
  // prescale changes 3 to 255 for 1526Hz to 24Hz as in the datasheet page no 1/52
  PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_SLEEP_BIT, 1);
 80010b8:	2201      	movs	r2, #1
 80010ba:	2104      	movs	r1, #4
 80010bc:	2000      	movs	r0, #0
 80010be:	f7ff ff97 	bl	8000ff0 <PCA9685_SetBit>
  HAL_I2C_Mem_Write(&hi2c1, PCA9685_ADDRESS, PCA9685_PRE_SCALE, 1, &prescale, 1, 10);
 80010c2:	230a      	movs	r3, #10
 80010c4:	9302      	str	r3, [sp, #8]
 80010c6:	2301      	movs	r3, #1
 80010c8:	9301      	str	r3, [sp, #4]
 80010ca:	f107 030f 	add.w	r3, r7, #15
 80010ce:	9300      	str	r3, [sp, #0]
 80010d0:	2301      	movs	r3, #1
 80010d2:	22fe      	movs	r2, #254	@ 0xfe
 80010d4:	2180      	movs	r1, #128	@ 0x80
 80010d6:	4809      	ldr	r0, [pc, #36]	@ (80010fc <PCA9685_SetPWMFrequency+0x78>)
 80010d8:	f002 f9f0 	bl	80034bc <HAL_I2C_Mem_Write>
  PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_SLEEP_BIT, 0);
 80010dc:	2200      	movs	r2, #0
 80010de:	2104      	movs	r1, #4
 80010e0:	2000      	movs	r0, #0
 80010e2:	f7ff ff85 	bl	8000ff0 <PCA9685_SetBit>
  PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_RESTART_BIT, 1);
 80010e6:	2201      	movs	r2, #1
 80010e8:	2107      	movs	r1, #7
 80010ea:	2000      	movs	r0, #0
 80010ec:	f7ff ff80 	bl	8000ff0 <PCA9685_SetBit>
}
 80010f0:	bf00      	nop
 80010f2:	3710      	adds	r7, #16
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	017d7840 	.word	0x017d7840
 80010fc:	2000008c 	.word	0x2000008c

08001100 <PCA9685_Init>:

void PCA9685_Init(uint16_t frequency)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	4603      	mov	r3, r0
 8001108:	80fb      	strh	r3, [r7, #6]
  PCA9685_SetPWMFrequency(frequency); // 50 Hz for servo
 800110a:	88fb      	ldrh	r3, [r7, #6]
 800110c:	4618      	mov	r0, r3
 800110e:	f7ff ffb9 	bl	8001084 <PCA9685_SetPWMFrequency>
  PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_AI_BIT, 1);
 8001112:	2201      	movs	r2, #1
 8001114:	2105      	movs	r1, #5
 8001116:	2000      	movs	r0, #0
 8001118:	f7ff ff6a 	bl	8000ff0 <PCA9685_SetBit>
}
 800111c:	bf00      	nop
 800111e:	3708      	adds	r7, #8
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}

08001124 <PCA9685_SetPWM>:

void PCA9685_SetPWM(uint8_t Channel, uint16_t OnTime, uint16_t OffTime)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b088      	sub	sp, #32
 8001128:	af04      	add	r7, sp, #16
 800112a:	4603      	mov	r3, r0
 800112c:	71fb      	strb	r3, [r7, #7]
 800112e:	460b      	mov	r3, r1
 8001130:	80bb      	strh	r3, [r7, #4]
 8001132:	4613      	mov	r3, r2
 8001134:	807b      	strh	r3, [r7, #2]
  uint8_t registerAddress;
  uint8_t pwm[4];
  registerAddress = PCA9685_LED0_ON_L + (4 * Channel);
 8001136:	79fb      	ldrb	r3, [r7, #7]
 8001138:	009b      	lsls	r3, r3, #2
 800113a:	b2db      	uxtb	r3, r3
 800113c:	3306      	adds	r3, #6
 800113e:	73fb      	strb	r3, [r7, #15]
  // See example 1 in the datasheet page no 18/52
  pwm[0] = OnTime & 0xFF;
 8001140:	88bb      	ldrh	r3, [r7, #4]
 8001142:	b2db      	uxtb	r3, r3
 8001144:	723b      	strb	r3, [r7, #8]
  pwm[1] = OnTime>>8;
 8001146:	88bb      	ldrh	r3, [r7, #4]
 8001148:	0a1b      	lsrs	r3, r3, #8
 800114a:	b29b      	uxth	r3, r3
 800114c:	b2db      	uxtb	r3, r3
 800114e:	727b      	strb	r3, [r7, #9]
  pwm[2] = OffTime & 0xFF;
 8001150:	887b      	ldrh	r3, [r7, #2]
 8001152:	b2db      	uxtb	r3, r3
 8001154:	72bb      	strb	r3, [r7, #10]
  pwm[3] = OffTime>>8;
 8001156:	887b      	ldrh	r3, [r7, #2]
 8001158:	0a1b      	lsrs	r3, r3, #8
 800115a:	b29b      	uxth	r3, r3
 800115c:	b2db      	uxtb	r3, r3
 800115e:	72fb      	strb	r3, [r7, #11]
  HAL_I2C_Mem_Write(&hi2c1, PCA9685_ADDRESS, registerAddress, 1, pwm, 4, 10);
 8001160:	7bfb      	ldrb	r3, [r7, #15]
 8001162:	b29a      	uxth	r2, r3
 8001164:	230a      	movs	r3, #10
 8001166:	9302      	str	r3, [sp, #8]
 8001168:	2304      	movs	r3, #4
 800116a:	9301      	str	r3, [sp, #4]
 800116c:	f107 0308 	add.w	r3, r7, #8
 8001170:	9300      	str	r3, [sp, #0]
 8001172:	2301      	movs	r3, #1
 8001174:	2180      	movs	r1, #128	@ 0x80
 8001176:	4803      	ldr	r0, [pc, #12]	@ (8001184 <PCA9685_SetPWM+0x60>)
 8001178:	f002 f9a0 	bl	80034bc <HAL_I2C_Mem_Write>
}
 800117c:	bf00      	nop
 800117e:	3710      	adds	r7, #16
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	2000008c 	.word	0x2000008c

08001188 <PCA9685_SetServoAngle>:

void PCA9685_SetServoAngle(uint8_t Channel, float Angle)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b084      	sub	sp, #16
 800118c:	af00      	add	r7, sp, #0
 800118e:	4603      	mov	r3, r0
 8001190:	ed87 0a00 	vstr	s0, [r7]
 8001194:	71fb      	strb	r3, [r7, #7]
  float Value;
  // 50 Hz servo then 4095 Value --> 20 milliseconds
  // 0 degree --> 0.5 ms(102.4 Value) and 180 degree --> 2.5 ms(511.9 Value)
  Value = (Angle * (511.9 - 102.4) / 180.0) + 102.4;
 8001196:	6838      	ldr	r0, [r7, #0]
 8001198:	f7ff f97a 	bl	8000490 <__aeabi_f2d>
 800119c:	a31b      	add	r3, pc, #108	@ (adr r3, 800120c <PCA9685_SetServoAngle+0x84>)
 800119e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011a2:	f7ff f9cd 	bl	8000540 <__aeabi_dmul>
 80011a6:	4602      	mov	r2, r0
 80011a8:	460b      	mov	r3, r1
 80011aa:	4610      	mov	r0, r2
 80011ac:	4619      	mov	r1, r3
 80011ae:	f04f 0200 	mov.w	r2, #0
 80011b2:	4b15      	ldr	r3, [pc, #84]	@ (8001208 <PCA9685_SetServoAngle+0x80>)
 80011b4:	f7ff faee 	bl	8000794 <__aeabi_ddiv>
 80011b8:	4602      	mov	r2, r0
 80011ba:	460b      	mov	r3, r1
 80011bc:	4610      	mov	r0, r2
 80011be:	4619      	mov	r1, r3
 80011c0:	a30f      	add	r3, pc, #60	@ (adr r3, 8001200 <PCA9685_SetServoAngle+0x78>)
 80011c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011c6:	f7ff f805 	bl	80001d4 <__adddf3>
 80011ca:	4602      	mov	r2, r0
 80011cc:	460b      	mov	r3, r1
 80011ce:	4610      	mov	r0, r2
 80011d0:	4619      	mov	r1, r3
 80011d2:	f7ff fc65 	bl	8000aa0 <__aeabi_d2f>
 80011d6:	4603      	mov	r3, r0
 80011d8:	60fb      	str	r3, [r7, #12]
  PCA9685_SetPWM(Channel, 0, (uint16_t)Value);
 80011da:	edd7 7a03 	vldr	s15, [r7, #12]
 80011de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011e2:	ee17 3a90 	vmov	r3, s15
 80011e6:	b29a      	uxth	r2, r3
 80011e8:	79fb      	ldrb	r3, [r7, #7]
 80011ea:	2100      	movs	r1, #0
 80011ec:	4618      	mov	r0, r3
 80011ee:	f7ff ff99 	bl	8001124 <PCA9685_SetPWM>
}
 80011f2:	bf00      	nop
 80011f4:	3710      	adds	r7, #16
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	f3af 8000 	nop.w
 8001200:	9999999a 	.word	0x9999999a
 8001204:	40599999 	.word	0x40599999
 8001208:	40668000 	.word	0x40668000
 800120c:	00000000 	.word	0x00000000
 8001210:	40799800 	.word	0x40799800

08001214 <HAL_UART_RxCpltCallback>:
	}
}

///////////////////////////////////   ///////////////////////////////////////
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b084      	sub	sp, #16
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
	  if(huart == &huart1)
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	4a12      	ldr	r2, [pc, #72]	@ (8001268 <HAL_UART_RxCpltCallback+0x54>)
 8001220:	4293      	cmp	r3, r2
 8001222:	d11d      	bne.n	8001260 <HAL_UART_RxCpltCallback+0x4c>
	  {
		  __HAL_UART_DISABLE_IT(&huart1, UART_IT_IDLE);
 8001224:	4b10      	ldr	r3, [pc, #64]	@ (8001268 <HAL_UART_RxCpltCallback+0x54>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	68da      	ldr	r2, [r3, #12]
 800122a:	4b0f      	ldr	r3, [pc, #60]	@ (8001268 <HAL_UART_RxCpltCallback+0x54>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	f022 0210 	bic.w	r2, r2, #16
 8001232:	60da      	str	r2, [r3, #12]
		  //HAL_UART_Transmit_IT(&huart1, (uint8_t*)"Full buffer\n", 12);
		  HAL_UART_AbortReceive(&huart1);
 8001234:	480c      	ldr	r0, [pc, #48]	@ (8001268 <HAL_UART_RxCpltCallback+0x54>)
 8001236:	f003 fd79 	bl	8004d2c <HAL_UART_AbortReceive>
		  __HAL_UART_CLEAR_IDLEFLAG(&huart1);
 800123a:	2300      	movs	r3, #0
 800123c:	60fb      	str	r3, [r7, #12]
 800123e:	4b0a      	ldr	r3, [pc, #40]	@ (8001268 <HAL_UART_RxCpltCallback+0x54>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	60fb      	str	r3, [r7, #12]
 8001246:	4b08      	ldr	r3, [pc, #32]	@ (8001268 <HAL_UART_RxCpltCallback+0x54>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	685b      	ldr	r3, [r3, #4]
 800124c:	60fb      	str	r3, [r7, #12]
 800124e:	68fb      	ldr	r3, [r7, #12]
		  __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 8001250:	4b05      	ldr	r3, [pc, #20]	@ (8001268 <HAL_UART_RxCpltCallback+0x54>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	68da      	ldr	r2, [r3, #12]
 8001256:	4b04      	ldr	r3, [pc, #16]	@ (8001268 <HAL_UART_RxCpltCallback+0x54>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f042 0210 	orr.w	r2, r2, #16
 800125e:	60da      	str	r2, [r3, #12]
		  //ReciveToServo((uint8_t*)rx_buff);////////////////////////////////////////////////////////
	  }
}
 8001260:	bf00      	nop
 8001262:	3710      	adds	r7, #16
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}
 8001268:	200000e4 	.word	0x200000e4

0800126c <HAL_UART_ErrorCallback>:
///////////////////////////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////// ErrorCallback //////////////////////////////////////////////////////
///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b088      	sub	sp, #32
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
	if(huart == &huart1)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	4a51      	ldr	r2, [pc, #324]	@ (80013bc <HAL_UART_ErrorCallback+0x150>)
 8001278:	4293      	cmp	r3, r2
 800127a:	f040 809b 	bne.w	80013b4 <HAL_UART_ErrorCallback+0x148>
	{
		__HAL_UART_DISABLE_IT(&huart1, UART_IT_IDLE);
 800127e:	4b4f      	ldr	r3, [pc, #316]	@ (80013bc <HAL_UART_ErrorCallback+0x150>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	68da      	ldr	r2, [r3, #12]
 8001284:	4b4d      	ldr	r3, [pc, #308]	@ (80013bc <HAL_UART_ErrorCallback+0x150>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f022 0210 	bic.w	r2, r2, #16
 800128c:	60da      	str	r2, [r3, #12]
		uint32_t er = HAL_UART_GetError(&huart1);
 800128e:	484b      	ldr	r0, [pc, #300]	@ (80013bc <HAL_UART_ErrorCallback+0x150>)
 8001290:	f004 f9c0 	bl	8005614 <HAL_UART_GetError>
 8001294:	61f8      	str	r0, [r7, #28]
		HAL_UART_Abort_IT(&huart1);
 8001296:	4849      	ldr	r0, [pc, #292]	@ (80013bc <HAL_UART_ErrorCallback+0x150>)
 8001298:	f003 fdec 	bl	8004e74 <HAL_UART_Abort_IT>

		switch(er)
 800129c:	69fb      	ldr	r3, [r7, #28]
 800129e:	3b01      	subs	r3, #1
 80012a0:	2b0f      	cmp	r3, #15
 80012a2:	f200 8086 	bhi.w	80013b2 <HAL_UART_ErrorCallback+0x146>
 80012a6:	a201      	add	r2, pc, #4	@ (adr r2, 80012ac <HAL_UART_ErrorCallback+0x40>)
 80012a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012ac:	080012ed 	.word	0x080012ed
 80012b0:	08001319 	.word	0x08001319
 80012b4:	080013b3 	.word	0x080013b3
 80012b8:	08001345 	.word	0x08001345
 80012bc:	080013b3 	.word	0x080013b3
 80012c0:	080013b3 	.word	0x080013b3
 80012c4:	080013b3 	.word	0x080013b3
 80012c8:	08001371 	.word	0x08001371
 80012cc:	080013b3 	.word	0x080013b3
 80012d0:	080013b3 	.word	0x080013b3
 80012d4:	080013b3 	.word	0x080013b3
 80012d8:	080013b3 	.word	0x080013b3
 80012dc:	080013b3 	.word	0x080013b3
 80012e0:	080013b3 	.word	0x080013b3
 80012e4:	080013b3 	.word	0x080013b3
 80012e8:	0800139d 	.word	0x0800139d
		{
			case HAL_UART_ERROR_PE:
				HAL_UART_Transmit(&huart1, (uint8_t*)"ERR_Callbck - Parity error\n", 27, 1000);
 80012ec:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012f0:	221b      	movs	r2, #27
 80012f2:	4933      	ldr	r1, [pc, #204]	@ (80013c0 <HAL_UART_ErrorCallback+0x154>)
 80012f4:	4831      	ldr	r0, [pc, #196]	@ (80013bc <HAL_UART_ErrorCallback+0x150>)
 80012f6:	f003 fc69 	bl	8004bcc <HAL_UART_Transmit>
				__HAL_UART_CLEAR_PEFLAG(&huart1);
 80012fa:	2300      	movs	r3, #0
 80012fc:	61bb      	str	r3, [r7, #24]
 80012fe:	4b2f      	ldr	r3, [pc, #188]	@ (80013bc <HAL_UART_ErrorCallback+0x150>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	61bb      	str	r3, [r7, #24]
 8001306:	4b2d      	ldr	r3, [pc, #180]	@ (80013bc <HAL_UART_ErrorCallback+0x150>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	61bb      	str	r3, [r7, #24]
 800130e:	69bb      	ldr	r3, [r7, #24]
				huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2200      	movs	r2, #0
 8001314:	645a      	str	r2, [r3, #68]	@ 0x44
			break;
 8001316:	e04d      	b.n	80013b4 <HAL_UART_ErrorCallback+0x148>

			case HAL_UART_ERROR_NE:
				HAL_UART_Transmit(&huart1, (uint8_t*)"ERR_Callbck - Noise error\n", 26, 1000);
 8001318:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800131c:	221a      	movs	r2, #26
 800131e:	4929      	ldr	r1, [pc, #164]	@ (80013c4 <HAL_UART_ErrorCallback+0x158>)
 8001320:	4826      	ldr	r0, [pc, #152]	@ (80013bc <HAL_UART_ErrorCallback+0x150>)
 8001322:	f003 fc53 	bl	8004bcc <HAL_UART_Transmit>
				__HAL_UART_CLEAR_NEFLAG(&huart1);
 8001326:	2300      	movs	r3, #0
 8001328:	617b      	str	r3, [r7, #20]
 800132a:	4b24      	ldr	r3, [pc, #144]	@ (80013bc <HAL_UART_ErrorCallback+0x150>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	617b      	str	r3, [r7, #20]
 8001332:	4b22      	ldr	r3, [pc, #136]	@ (80013bc <HAL_UART_ErrorCallback+0x150>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	617b      	str	r3, [r7, #20]
 800133a:	697b      	ldr	r3, [r7, #20]
				huart->ErrorCode = HAL_UART_ERROR_NONE;
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	2200      	movs	r2, #0
 8001340:	645a      	str	r2, [r3, #68]	@ 0x44
			break;
 8001342:	e037      	b.n	80013b4 <HAL_UART_ErrorCallback+0x148>

			case HAL_UART_ERROR_FE:
				HAL_UART_Transmit(&huart1, (uint8_t*)"ERR_Callbck - Frame error\n", 26, 1000);
 8001344:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001348:	221a      	movs	r2, #26
 800134a:	491f      	ldr	r1, [pc, #124]	@ (80013c8 <HAL_UART_ErrorCallback+0x15c>)
 800134c:	481b      	ldr	r0, [pc, #108]	@ (80013bc <HAL_UART_ErrorCallback+0x150>)
 800134e:	f003 fc3d 	bl	8004bcc <HAL_UART_Transmit>
				__HAL_UART_CLEAR_FEFLAG(&huart1);
 8001352:	2300      	movs	r3, #0
 8001354:	613b      	str	r3, [r7, #16]
 8001356:	4b19      	ldr	r3, [pc, #100]	@ (80013bc <HAL_UART_ErrorCallback+0x150>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	613b      	str	r3, [r7, #16]
 800135e:	4b17      	ldr	r3, [pc, #92]	@ (80013bc <HAL_UART_ErrorCallback+0x150>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	613b      	str	r3, [r7, #16]
 8001366:	693b      	ldr	r3, [r7, #16]
				huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2200      	movs	r2, #0
 800136c:	645a      	str	r2, [r3, #68]	@ 0x44
			break;
 800136e:	e021      	b.n	80013b4 <HAL_UART_ErrorCallback+0x148>

			case HAL_UART_ERROR_ORE:
				HAL_UART_Transmit(&huart1, (uint8_t*)"ERR_Callbck - Overrun error\n", 28, 1000);
 8001370:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001374:	221c      	movs	r2, #28
 8001376:	4915      	ldr	r1, [pc, #84]	@ (80013cc <HAL_UART_ErrorCallback+0x160>)
 8001378:	4810      	ldr	r0, [pc, #64]	@ (80013bc <HAL_UART_ErrorCallback+0x150>)
 800137a:	f003 fc27 	bl	8004bcc <HAL_UART_Transmit>
				__HAL_UART_CLEAR_OREFLAG(huart);
 800137e:	2300      	movs	r3, #0
 8001380:	60fb      	str	r3, [r7, #12]
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	60fb      	str	r3, [r7, #12]
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	60fb      	str	r3, [r7, #12]
 8001392:	68fb      	ldr	r3, [r7, #12]
				huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	2200      	movs	r2, #0
 8001398:	645a      	str	r2, [r3, #68]	@ 0x44
			break;
 800139a:	e00b      	b.n	80013b4 <HAL_UART_ErrorCallback+0x148>

			case HAL_UART_ERROR_DMA:
				HAL_UART_Transmit(&huart1, (uint8_t*)"ERR_Callbck - DMA transfer error\n", 33, 1000);
 800139c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013a0:	2221      	movs	r2, #33	@ 0x21
 80013a2:	490b      	ldr	r1, [pc, #44]	@ (80013d0 <HAL_UART_ErrorCallback+0x164>)
 80013a4:	4805      	ldr	r0, [pc, #20]	@ (80013bc <HAL_UART_ErrorCallback+0x150>)
 80013a6:	f003 fc11 	bl	8004bcc <HAL_UART_Transmit>
				huart->ErrorCode = HAL_UART_ERROR_NONE;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	2200      	movs	r2, #0
 80013ae:	645a      	str	r2, [r3, #68]	@ 0x44
			break;
 80013b0:	e000      	b.n	80013b4 <HAL_UART_ErrorCallback+0x148>

			default:
			break;
 80013b2:	bf00      	nop
		}
	}

}
 80013b4:	bf00      	nop
 80013b6:	3720      	adds	r7, #32
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	200000e4 	.word	0x200000e4
 80013c0:	08007fe8 	.word	0x08007fe8
 80013c4:	08008004 	.word	0x08008004
 80013c8:	08008020 	.word	0x08008020
 80013cc:	0800803c 	.word	0x0800803c
 80013d0:	0800805c 	.word	0x0800805c
 80013d4:	00000000 	.word	0x00000000

080013d8 <getTheta>:

float getTheta(int joint, float X, float Y, float Z)
{
 80013d8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80013dc:	b086      	sub	sp, #24
 80013de:	af00      	add	r7, sp, #0
 80013e0:	60f8      	str	r0, [r7, #12]
 80013e2:	ed87 0a02 	vstr	s0, [r7, #8]
 80013e6:	edc7 0a01 	vstr	s1, [r7, #4]
 80013ea:	ed87 1a00 	vstr	s2, [r7]
	float L = 0;
 80013ee:	f04f 0300 	mov.w	r3, #0
 80013f2:	613b      	str	r3, [r7, #16]
	float angle = 0;
 80013f4:	f04f 0300 	mov.w	r3, #0
 80013f8:	617b      	str	r3, [r7, #20]

	L = pow(X, 2) + pow(Y, 2) + pow(Z, 2);
 80013fa:	68b8      	ldr	r0, [r7, #8]
 80013fc:	f7ff f848 	bl	8000490 <__aeabi_f2d>
 8001400:	4602      	mov	r2, r0
 8001402:	460b      	mov	r3, r1
 8001404:	ed9f 1ba8 	vldr	d1, [pc, #672]	@ 80016a8 <getTheta+0x2d0>
 8001408:	ec43 2b10 	vmov	d0, r2, r3
 800140c:	f005 f834 	bl	8006478 <pow>
 8001410:	ec55 4b10 	vmov	r4, r5, d0
 8001414:	6878      	ldr	r0, [r7, #4]
 8001416:	f7ff f83b 	bl	8000490 <__aeabi_f2d>
 800141a:	4602      	mov	r2, r0
 800141c:	460b      	mov	r3, r1
 800141e:	ed9f 1ba2 	vldr	d1, [pc, #648]	@ 80016a8 <getTheta+0x2d0>
 8001422:	ec43 2b10 	vmov	d0, r2, r3
 8001426:	f005 f827 	bl	8006478 <pow>
 800142a:	ec53 2b10 	vmov	r2, r3, d0
 800142e:	4620      	mov	r0, r4
 8001430:	4629      	mov	r1, r5
 8001432:	f7fe fecf 	bl	80001d4 <__adddf3>
 8001436:	4602      	mov	r2, r0
 8001438:	460b      	mov	r3, r1
 800143a:	4614      	mov	r4, r2
 800143c:	461d      	mov	r5, r3
 800143e:	6838      	ldr	r0, [r7, #0]
 8001440:	f7ff f826 	bl	8000490 <__aeabi_f2d>
 8001444:	4602      	mov	r2, r0
 8001446:	460b      	mov	r3, r1
 8001448:	ed9f 1b97 	vldr	d1, [pc, #604]	@ 80016a8 <getTheta+0x2d0>
 800144c:	ec43 2b10 	vmov	d0, r2, r3
 8001450:	f005 f812 	bl	8006478 <pow>
 8001454:	ec53 2b10 	vmov	r2, r3, d0
 8001458:	4620      	mov	r0, r4
 800145a:	4629      	mov	r1, r5
 800145c:	f7fe feba 	bl	80001d4 <__adddf3>
 8001460:	4602      	mov	r2, r0
 8001462:	460b      	mov	r3, r1
 8001464:	4610      	mov	r0, r2
 8001466:	4619      	mov	r1, r3
 8001468:	f7ff fb1a 	bl	8000aa0 <__aeabi_d2f>
 800146c:	4603      	mov	r3, r0
 800146e:	613b      	str	r3, [r7, #16]
	//calculates abad, hip, or knee angle
	switch (joint)
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	2b02      	cmp	r3, #2
 8001474:	f000 80db 	beq.w	800162e <getTheta+0x256>
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	2b02      	cmp	r3, #2
 800147c:	f300 80fd 	bgt.w	800167a <getTheta+0x2a2>
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d003      	beq.n	800148e <getTheta+0xb6>
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	2b01      	cmp	r3, #1
 800148a:	d05a      	beq.n	8001542 <getTheta+0x16a>
 800148c:	e0f5      	b.n	800167a <getTheta+0x2a2>
	{
    case 0:  //abad
      angle = atan(X / Z) + acos(a / (sqrt(pow(X, 2) + pow(Z, 2))));
 800148e:	ed97 7a02 	vldr	s14, [r7, #8]
 8001492:	edd7 7a00 	vldr	s15, [r7]
 8001496:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800149a:	ee16 0a90 	vmov	r0, s13
 800149e:	f7fe fff7 	bl	8000490 <__aeabi_f2d>
 80014a2:	4602      	mov	r2, r0
 80014a4:	460b      	mov	r3, r1
 80014a6:	ec43 2b10 	vmov	d0, r2, r3
 80014aa:	f005 f881 	bl	80065b0 <atan>
 80014ae:	ec55 4b10 	vmov	r4, r5, d0
 80014b2:	68b8      	ldr	r0, [r7, #8]
 80014b4:	f7fe ffec 	bl	8000490 <__aeabi_f2d>
 80014b8:	4602      	mov	r2, r0
 80014ba:	460b      	mov	r3, r1
 80014bc:	ed9f 1b7a 	vldr	d1, [pc, #488]	@ 80016a8 <getTheta+0x2d0>
 80014c0:	ec43 2b10 	vmov	d0, r2, r3
 80014c4:	f004 ffd8 	bl	8006478 <pow>
 80014c8:	ec59 8b10 	vmov	r8, r9, d0
 80014cc:	6838      	ldr	r0, [r7, #0]
 80014ce:	f7fe ffdf 	bl	8000490 <__aeabi_f2d>
 80014d2:	4602      	mov	r2, r0
 80014d4:	460b      	mov	r3, r1
 80014d6:	ed9f 1b74 	vldr	d1, [pc, #464]	@ 80016a8 <getTheta+0x2d0>
 80014da:	ec43 2b10 	vmov	d0, r2, r3
 80014de:	f004 ffcb 	bl	8006478 <pow>
 80014e2:	ec53 2b10 	vmov	r2, r3, d0
 80014e6:	4640      	mov	r0, r8
 80014e8:	4649      	mov	r1, r9
 80014ea:	f7fe fe73 	bl	80001d4 <__adddf3>
 80014ee:	4602      	mov	r2, r0
 80014f0:	460b      	mov	r3, r1
 80014f2:	ec43 2b17 	vmov	d7, r2, r3
 80014f6:	eeb0 0a47 	vmov.f32	s0, s14
 80014fa:	eef0 0a67 	vmov.f32	s1, s15
 80014fe:	f005 f82b 	bl	8006558 <sqrt>
 8001502:	ec53 2b10 	vmov	r2, r3, d0
 8001506:	f04f 0000 	mov.w	r0, #0
 800150a:	4975      	ldr	r1, [pc, #468]	@ (80016e0 <getTheta+0x308>)
 800150c:	f7ff f942 	bl	8000794 <__aeabi_ddiv>
 8001510:	4602      	mov	r2, r0
 8001512:	460b      	mov	r3, r1
 8001514:	ec43 2b17 	vmov	d7, r2, r3
 8001518:	eeb0 0a47 	vmov.f32	s0, s14
 800151c:	eef0 0a67 	vmov.f32	s1, s15
 8001520:	f004 ff42 	bl	80063a8 <acos>
 8001524:	ec53 2b10 	vmov	r2, r3, d0
 8001528:	4620      	mov	r0, r4
 800152a:	4629      	mov	r1, r5
 800152c:	f7fe fe52 	bl	80001d4 <__adddf3>
 8001530:	4602      	mov	r2, r0
 8001532:	460b      	mov	r3, r1
 8001534:	4610      	mov	r0, r2
 8001536:	4619      	mov	r1, r3
 8001538:	f7ff fab2 	bl	8000aa0 <__aeabi_d2f>
 800153c:	4603      	mov	r3, r0
 800153e:	617b      	str	r3, [r7, #20]
      break;
 8001540:	e09b      	b.n	800167a <getTheta+0x2a2>
    case 1:  //hip
      angle = (PI / 2) - asin(-Y / sqrt(L - pow(a, 2))) - acos((pow(b, 2) - pow(a, 2) - pow(c, 2) + L) / (2 * b * sqrt(L - pow(a, 2))));
 8001542:	6878      	ldr	r0, [r7, #4]
 8001544:	f7fe ffa4 	bl	8000490 <__aeabi_f2d>
 8001548:	4604      	mov	r4, r0
 800154a:	460d      	mov	r5, r1
 800154c:	6938      	ldr	r0, [r7, #16]
 800154e:	f7fe ff9f 	bl	8000490 <__aeabi_f2d>
 8001552:	a357      	add	r3, pc, #348	@ (adr r3, 80016b0 <getTheta+0x2d8>)
 8001554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001558:	f7fe fe3a 	bl	80001d0 <__aeabi_dsub>
 800155c:	4602      	mov	r2, r0
 800155e:	460b      	mov	r3, r1
 8001560:	ec43 2b17 	vmov	d7, r2, r3
 8001564:	eeb0 0a47 	vmov.f32	s0, s14
 8001568:	eef0 0a67 	vmov.f32	s1, s15
 800156c:	f004 fff4 	bl	8006558 <sqrt>
 8001570:	ec53 2b10 	vmov	r2, r3, d0
 8001574:	4620      	mov	r0, r4
 8001576:	4629      	mov	r1, r5
 8001578:	f7ff f90c 	bl	8000794 <__aeabi_ddiv>
 800157c:	4602      	mov	r2, r0
 800157e:	460b      	mov	r3, r1
 8001580:	ec43 2b17 	vmov	d7, r2, r3
 8001584:	eeb0 0a47 	vmov.f32	s0, s14
 8001588:	eef0 0a67 	vmov.f32	s1, s15
 800158c:	f004 ff40 	bl	8006410 <asin>
 8001590:	ec51 0b10 	vmov	r0, r1, d0
 8001594:	a348      	add	r3, pc, #288	@ (adr r3, 80016b8 <getTheta+0x2e0>)
 8001596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800159a:	f7fe fe1b 	bl	80001d4 <__adddf3>
 800159e:	4602      	mov	r2, r0
 80015a0:	460b      	mov	r3, r1
 80015a2:	4614      	mov	r4, r2
 80015a4:	461d      	mov	r5, r3
 80015a6:	6938      	ldr	r0, [r7, #16]
 80015a8:	f7fe ff72 	bl	8000490 <__aeabi_f2d>
 80015ac:	a344      	add	r3, pc, #272	@ (adr r3, 80016c0 <getTheta+0x2e8>)
 80015ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015b2:	f7fe fe0d 	bl	80001d0 <__aeabi_dsub>
 80015b6:	4602      	mov	r2, r0
 80015b8:	460b      	mov	r3, r1
 80015ba:	4690      	mov	r8, r2
 80015bc:	4699      	mov	r9, r3
 80015be:	6938      	ldr	r0, [r7, #16]
 80015c0:	f7fe ff66 	bl	8000490 <__aeabi_f2d>
 80015c4:	a33a      	add	r3, pc, #232	@ (adr r3, 80016b0 <getTheta+0x2d8>)
 80015c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015ca:	f7fe fe01 	bl	80001d0 <__aeabi_dsub>
 80015ce:	4602      	mov	r2, r0
 80015d0:	460b      	mov	r3, r1
 80015d2:	ec43 2b17 	vmov	d7, r2, r3
 80015d6:	eeb0 0a47 	vmov.f32	s0, s14
 80015da:	eef0 0a67 	vmov.f32	s1, s15
 80015de:	f004 ffbb 	bl	8006558 <sqrt>
 80015e2:	ec51 0b10 	vmov	r0, r1, d0
 80015e6:	f04f 0200 	mov.w	r2, #0
 80015ea:	4b3e      	ldr	r3, [pc, #248]	@ (80016e4 <getTheta+0x30c>)
 80015ec:	f7fe ffa8 	bl	8000540 <__aeabi_dmul>
 80015f0:	4602      	mov	r2, r0
 80015f2:	460b      	mov	r3, r1
 80015f4:	4640      	mov	r0, r8
 80015f6:	4649      	mov	r1, r9
 80015f8:	f7ff f8cc 	bl	8000794 <__aeabi_ddiv>
 80015fc:	4602      	mov	r2, r0
 80015fe:	460b      	mov	r3, r1
 8001600:	ec43 2b17 	vmov	d7, r2, r3
 8001604:	eeb0 0a47 	vmov.f32	s0, s14
 8001608:	eef0 0a67 	vmov.f32	s1, s15
 800160c:	f004 fecc 	bl	80063a8 <acos>
 8001610:	ec53 2b10 	vmov	r2, r3, d0
 8001614:	4620      	mov	r0, r4
 8001616:	4629      	mov	r1, r5
 8001618:	f7fe fdda 	bl	80001d0 <__aeabi_dsub>
 800161c:	4602      	mov	r2, r0
 800161e:	460b      	mov	r3, r1
 8001620:	4610      	mov	r0, r2
 8001622:	4619      	mov	r1, r3
 8001624:	f7ff fa3c 	bl	8000aa0 <__aeabi_d2f>
 8001628:	4603      	mov	r3, r0
 800162a:	617b      	str	r3, [r7, #20]
      break;
 800162c:	e025      	b.n	800167a <getTheta+0x2a2>
    case 2:  //knee
      angle = acos((pow(a, 2) + pow(b, 2) + pow(c, 2) - L) / (2 * b * c));
 800162e:	6938      	ldr	r0, [r7, #16]
 8001630:	f7fe ff2e 	bl	8000490 <__aeabi_f2d>
 8001634:	4602      	mov	r2, r0
 8001636:	460b      	mov	r3, r1
 8001638:	a123      	add	r1, pc, #140	@ (adr r1, 80016c8 <getTheta+0x2f0>)
 800163a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800163e:	f7fe fdc7 	bl	80001d0 <__aeabi_dsub>
 8001642:	4602      	mov	r2, r0
 8001644:	460b      	mov	r3, r1
 8001646:	4610      	mov	r0, r2
 8001648:	4619      	mov	r1, r3
 800164a:	a321      	add	r3, pc, #132	@ (adr r3, 80016d0 <getTheta+0x2f8>)
 800164c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001650:	f7ff f8a0 	bl	8000794 <__aeabi_ddiv>
 8001654:	4602      	mov	r2, r0
 8001656:	460b      	mov	r3, r1
 8001658:	ec43 2b17 	vmov	d7, r2, r3
 800165c:	eeb0 0a47 	vmov.f32	s0, s14
 8001660:	eef0 0a67 	vmov.f32	s1, s15
 8001664:	f004 fea0 	bl	80063a8 <acos>
 8001668:	ec53 2b10 	vmov	r2, r3, d0
 800166c:	4610      	mov	r0, r2
 800166e:	4619      	mov	r1, r3
 8001670:	f7ff fa16 	bl	8000aa0 <__aeabi_d2f>
 8001674:	4603      	mov	r3, r0
 8001676:	617b      	str	r3, [r7, #20]
      break;
 8001678:	bf00      	nop
	}
	return (angle * (180 / PI));
 800167a:	6978      	ldr	r0, [r7, #20]
 800167c:	f7fe ff08 	bl	8000490 <__aeabi_f2d>
 8001680:	a315      	add	r3, pc, #84	@ (adr r3, 80016d8 <getTheta+0x300>)
 8001682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001686:	f7fe ff5b 	bl	8000540 <__aeabi_dmul>
 800168a:	4602      	mov	r2, r0
 800168c:	460b      	mov	r3, r1
 800168e:	4610      	mov	r0, r2
 8001690:	4619      	mov	r1, r3
 8001692:	f7ff fa05 	bl	8000aa0 <__aeabi_d2f>
 8001696:	4603      	mov	r3, r0
 8001698:	ee07 3a90 	vmov	s15, r3
    //converts angle to degrees and returns the value
}
 800169c:	eeb0 0a67 	vmov.f32	s0, s15
 80016a0:	3718      	adds	r7, #24
 80016a2:	46bd      	mov	sp, r7
 80016a4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80016a8:	00000000 	.word	0x00000000
 80016ac:	40000000 	.word	0x40000000
 80016b0:	00000000 	.word	0x00000000
 80016b4:	40a38800 	.word	0x40a38800
 80016b8:	544486e0 	.word	0x544486e0
 80016bc:	3ff921fb 	.word	0x3ff921fb
 80016c0:	00000000 	.word	0x00000000
 80016c4:	40b13000 	.word	0x40b13000
 80016c8:	00000000 	.word	0x00000000
 80016cc:	40d41e00 	.word	0x40d41e00
 80016d0:	00000000 	.word	0x00000000
 80016d4:	40d19400 	.word	0x40d19400
 80016d8:	1a635ba1 	.word	0x1a635ba1
 80016dc:	404ca5dc 	.word	0x404ca5dc
 80016e0:	40490000 	.word	0x40490000
 80016e4:	40668000 	.word	0x40668000

080016e8 <moveTOPS>:
//Fun. for calculation angle legs and transmit at fun. UpdatePosition
void moveTOPS(float X0, float Y0, float Z0,    //FL leg
              float X1, float Y1, float Z1,    //FR leg
              float X2, float Y2, float Z2,    //BL leg
              float X3, float Y3, float Z3)	   //BR leg
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b09c      	sub	sp, #112	@ 0x70
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
 80016f2:	edc7 0a0a 	vstr	s1, [r7, #40]	@ 0x28
 80016f6:	ed87 1a09 	vstr	s2, [r7, #36]	@ 0x24
 80016fa:	edc7 1a08 	vstr	s3, [r7, #32]
 80016fe:	ed87 2a07 	vstr	s4, [r7, #28]
 8001702:	edc7 2a06 	vstr	s5, [r7, #24]
 8001706:	ed87 3a05 	vstr	s6, [r7, #20]
 800170a:	edc7 3a04 	vstr	s7, [r7, #16]
 800170e:	ed87 4a03 	vstr	s8, [r7, #12]
 8001712:	edc7 4a02 	vstr	s9, [r7, #8]
 8001716:	ed87 5a01 	vstr	s10, [r7, #4]
 800171a:	edc7 5a00 	vstr	s11, [r7]
  float relPos = 0;                                //odrive relative position
 800171e:	f04f 0300 	mov.w	r3, #0
 8001722:	667b      	str	r3, [r7, #100]	@ 0x64
  //X, Y, Z positions of each foot
  float pos[4][3] = { { X0, Y0, Z0 },    //FL leg
 8001724:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001726:	637b      	str	r3, [r7, #52]	@ 0x34
 8001728:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800172a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800172c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800172e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001730:	6a3b      	ldr	r3, [r7, #32]
 8001732:	643b      	str	r3, [r7, #64]	@ 0x40
 8001734:	69fb      	ldr	r3, [r7, #28]
 8001736:	647b      	str	r3, [r7, #68]	@ 0x44
 8001738:	69bb      	ldr	r3, [r7, #24]
 800173a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001740:	693b      	ldr	r3, [r7, #16]
 8001742:	653b      	str	r3, [r7, #80]	@ 0x50
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	657b      	str	r3, [r7, #84]	@ 0x54
 8001748:	68bb      	ldr	r3, [r7, #8]
 800174a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	663b      	str	r3, [r7, #96]	@ 0x60
                      { X1, Y1, Z1 },    //FR leg
                      { X2, Y2, Z2 },    //BL leg
                      { X3, Y3, Z3 } };  //BR leg
  //move each actuator
  for (int i = 0; i < 4; i++)
 8001754:	2300      	movs	r3, #0
 8001756:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001758:	e044      	b.n	80017e4 <moveTOPS+0xfc>
  {                                                  //cycle through each leg (FL, FR, BL, BR)
    for (int j = 0; j < 3; j++)
 800175a:	2300      	movs	r3, #0
 800175c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800175e:	e03b      	b.n	80017d8 <moveTOPS+0xf0>
    	//cycle through each legs joints (abad, hip, knee)
    	/*float dir[4][3] = { { 1, 1, 1 },     //FL leg
    	                    { -1, -1, -1 },  //FR leg
    	                    { -1, -1, -1 },  //BL leg
    	                    { 1, 1, 1 } };*/
    	relPos = getTheta(j, pos[i][0], pos[i][1], pos[i][2]);// - offset[i][j];  //calculate relative joint position and make positive
 8001760:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8001762:	4613      	mov	r3, r2
 8001764:	005b      	lsls	r3, r3, #1
 8001766:	4413      	add	r3, r2
 8001768:	009b      	lsls	r3, r3, #2
 800176a:	3370      	adds	r3, #112	@ 0x70
 800176c:	443b      	add	r3, r7
 800176e:	3b3c      	subs	r3, #60	@ 0x3c
 8001770:	edd3 7a00 	vldr	s15, [r3]
 8001774:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8001776:	4613      	mov	r3, r2
 8001778:	005b      	lsls	r3, r3, #1
 800177a:	4413      	add	r3, r2
 800177c:	009b      	lsls	r3, r3, #2
 800177e:	3370      	adds	r3, #112	@ 0x70
 8001780:	443b      	add	r3, r7
 8001782:	3b38      	subs	r3, #56	@ 0x38
 8001784:	ed93 7a00 	vldr	s14, [r3]
 8001788:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800178a:	4613      	mov	r3, r2
 800178c:	005b      	lsls	r3, r3, #1
 800178e:	4413      	add	r3, r2
 8001790:	009b      	lsls	r3, r3, #2
 8001792:	3370      	adds	r3, #112	@ 0x70
 8001794:	443b      	add	r3, r7
 8001796:	3b34      	subs	r3, #52	@ 0x34
 8001798:	edd3 6a00 	vldr	s13, [r3]
 800179c:	eeb0 1a66 	vmov.f32	s2, s13
 80017a0:	eef0 0a47 	vmov.f32	s1, s14
 80017a4:	eeb0 0a67 	vmov.f32	s0, s15
 80017a8:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 80017aa:	f7ff fe15 	bl	80013d8 <getTheta>
 80017ae:	ed87 0a19 	vstr	s0, [r7, #100]	@ 0x64
    	}
    	else
    	{
    		UpdatePosition(i * 3 + j, 180 - relPos);
    	}*/
    	UpdatePosition(i * 3 + j, relPos);
 80017b2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80017b4:	4613      	mov	r3, r2
 80017b6:	005b      	lsls	r3, r3, #1
 80017b8:	441a      	add	r2, r3
 80017ba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80017bc:	4413      	add	r3, r2
 80017be:	ed97 0a19 	vldr	s0, [r7, #100]	@ 0x64
 80017c2:	4618      	mov	r0, r3
 80017c4:	f000 faf8 	bl	8001db8 <UpdatePosition>
    	HAL_UART_Receive_DMA(&huart1, rx_buff, 1);
 80017c8:	2201      	movs	r2, #1
 80017ca:	490a      	ldr	r1, [pc, #40]	@ (80017f4 <moveTOPS+0x10c>)
 80017cc:	480a      	ldr	r0, [pc, #40]	@ (80017f8 <moveTOPS+0x110>)
 80017ce:	f003 fa88 	bl	8004ce2 <HAL_UART_Receive_DMA>
    for (int j = 0; j < 3; j++)
 80017d2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80017d4:	3301      	adds	r3, #1
 80017d6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80017d8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80017da:	2b02      	cmp	r3, #2
 80017dc:	ddc0      	ble.n	8001760 <moveTOPS+0x78>
  for (int i = 0; i < 4; i++)
 80017de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80017e0:	3301      	adds	r3, #1
 80017e2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80017e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80017e6:	2b03      	cmp	r3, #3
 80017e8:	ddb7      	ble.n	800175a <moveTOPS+0x72>
    }
  }
}
 80017ea:	bf00      	nop
 80017ec:	bf00      	nop
 80017ee:	3770      	adds	r7, #112	@ 0x70
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	200000e0 	.word	0x200000e0
 80017f8:	200000e4 	.word	0x200000e4

080017fc <step>:
			normX, normY, normZ);                                             //BR
    HAL_Delay(time);
}

void step()
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b08e      	sub	sp, #56	@ 0x38
 8001800:	af00      	add	r7, sp, #0
  int normY = -0;//-50//-110
 8001802:	2300      	movs	r3, #0
 8001804:	617b      	str	r3, [r7, #20]
  int offset = 30;//100//200
 8001806:	231e      	movs	r3, #30
 8001808:	613b      	str	r3, [r7, #16]
  int time = 1;//200//160
 800180a:	2301      	movs	r3, #1
 800180c:	60fb      	str	r3, [r7, #12]
  int normX = 50;//110
 800180e:	2332      	movs	r3, #50	@ 0x32
 8001810:	60bb      	str	r3, [r7, #8]
  int normZ = 140;//300
 8001812:	238c      	movs	r3, #140	@ 0x8c
 8001814:	607b      	str	r3, [r7, #4]

  for(int i = 0; i <= offset; i=i+3)
 8001816:	2300      	movs	r3, #0
 8001818:	637b      	str	r3, [r7, #52]	@ 0x34
 800181a:	e050      	b.n	80018be <step+0xc2>
  {
	  moveTOPS(normX, normY, normZ - i,   //FL
 800181c:	68bb      	ldr	r3, [r7, #8]
 800181e:	ee07 3a90 	vmov	s15, r3
 8001822:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001826:	697b      	ldr	r3, [r7, #20]
 8001828:	ee07 3a10 	vmov	s14, r3
 800182c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001830:	687a      	ldr	r2, [r7, #4]
 8001832:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	ee06 3a90 	vmov	s13, r3
 800183a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800183e:	68bb      	ldr	r3, [r7, #8]
 8001840:	ee06 3a10 	vmov	s12, r3
 8001844:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8001848:	697b      	ldr	r3, [r7, #20]
 800184a:	ee05 3a90 	vmov	s11, r3
 800184e:	eeb8 2ae5 	vcvt.f32.s32	s4, s11
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	ee05 3a90 	vmov	s11, r3
 8001858:	eef8 2ae5 	vcvt.f32.s32	s5, s11
 800185c:	68bb      	ldr	r3, [r7, #8]
 800185e:	ee05 3a90 	vmov	s11, r3
 8001862:	eeb8 3ae5 	vcvt.f32.s32	s6, s11
 8001866:	697b      	ldr	r3, [r7, #20]
 8001868:	ee05 3a90 	vmov	s11, r3
 800186c:	eef8 3ae5 	vcvt.f32.s32	s7, s11
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	ee05 3a90 	vmov	s11, r3
 8001876:	eeb8 4ae5 	vcvt.f32.s32	s8, s11
 800187a:	68bb      	ldr	r3, [r7, #8]
 800187c:	ee05 3a90 	vmov	s11, r3
 8001880:	eef8 4ae5 	vcvt.f32.s32	s9, s11
 8001884:	697b      	ldr	r3, [r7, #20]
 8001886:	ee05 3a90 	vmov	s11, r3
 800188a:	eeb8 5ae5 	vcvt.f32.s32	s10, s11
	           normX, normY, normZ,                 //FR
	           normX, normY, normZ,                 //BL
	           normX, normY, normZ + i);  //BR
 800188e:	687a      	ldr	r2, [r7, #4]
 8001890:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001892:	4413      	add	r3, r2
	  moveTOPS(normX, normY, normZ - i,   //FL
 8001894:	ee05 3a90 	vmov	s11, r3
 8001898:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800189c:	eef0 1a46 	vmov.f32	s3, s12
 80018a0:	eeb0 1a66 	vmov.f32	s2, s13
 80018a4:	eef0 0a47 	vmov.f32	s1, s14
 80018a8:	eeb0 0a67 	vmov.f32	s0, s15
 80018ac:	f7ff ff1c 	bl	80016e8 <moveTOPS>
	  HAL_Delay(time);
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	4618      	mov	r0, r3
 80018b4:	f000 fdc4 	bl	8002440 <HAL_Delay>
  for(int i = 0; i <= offset; i=i+3)
 80018b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80018ba:	3303      	adds	r3, #3
 80018bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80018be:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80018c0:	693b      	ldr	r3, [r7, #16]
 80018c2:	429a      	cmp	r2, r3
 80018c4:	ddaa      	ble.n	800181c <step+0x20>
  }
  for(int i = 0; i <= offset; i=i+3)
 80018c6:	2300      	movs	r3, #0
 80018c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80018ca:	e054      	b.n	8001976 <step+0x17a>
  {
	    moveTOPS(normX, normY + i, normZ - offset,                           //FL
 80018cc:	68bb      	ldr	r3, [r7, #8]
 80018ce:	ee07 3a90 	vmov	s15, r3
 80018d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018d6:	697a      	ldr	r2, [r7, #20]
 80018d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80018da:	4413      	add	r3, r2
 80018dc:	ee07 3a10 	vmov	s14, r3
 80018e0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80018e4:	687a      	ldr	r2, [r7, #4]
 80018e6:	693b      	ldr	r3, [r7, #16]
 80018e8:	1ad3      	subs	r3, r2, r3
 80018ea:	ee06 3a90 	vmov	s13, r3
 80018ee:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80018f2:	68bb      	ldr	r3, [r7, #8]
 80018f4:	ee06 3a10 	vmov	s12, r3
 80018f8:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 80018fc:	697b      	ldr	r3, [r7, #20]
 80018fe:	ee05 3a90 	vmov	s11, r3
 8001902:	eeb8 2ae5 	vcvt.f32.s32	s4, s11
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	ee05 3a90 	vmov	s11, r3
 800190c:	eef8 2ae5 	vcvt.f32.s32	s5, s11
 8001910:	68bb      	ldr	r3, [r7, #8]
 8001912:	ee05 3a90 	vmov	s11, r3
 8001916:	eeb8 3ae5 	vcvt.f32.s32	s6, s11
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	ee05 3a90 	vmov	s11, r3
 8001920:	eef8 3ae5 	vcvt.f32.s32	s7, s11
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	ee05 3a90 	vmov	s11, r3
 800192a:	eeb8 4ae5 	vcvt.f32.s32	s8, s11
 800192e:	68bb      	ldr	r3, [r7, #8]
 8001930:	ee05 3a90 	vmov	s11, r3
 8001934:	eef8 4ae5 	vcvt.f32.s32	s9, s11
	             normX, normY, normZ,                                                             //FR
	             normX, normY, normZ,                                                             //BL
	             normX, normY - i, normZ + offset);  //BR
 8001938:	697a      	ldr	r2, [r7, #20]
 800193a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800193c:	1ad3      	subs	r3, r2, r3
	    moveTOPS(normX, normY + i, normZ - offset,                           //FL
 800193e:	ee05 3a90 	vmov	s11, r3
 8001942:	eeb8 5ae5 	vcvt.f32.s32	s10, s11
	             normX, normY - i, normZ + offset);  //BR
 8001946:	687a      	ldr	r2, [r7, #4]
 8001948:	693b      	ldr	r3, [r7, #16]
 800194a:	4413      	add	r3, r2
	    moveTOPS(normX, normY + i, normZ - offset,                           //FL
 800194c:	ee05 3a90 	vmov	s11, r3
 8001950:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8001954:	eef0 1a46 	vmov.f32	s3, s12
 8001958:	eeb0 1a66 	vmov.f32	s2, s13
 800195c:	eef0 0a47 	vmov.f32	s1, s14
 8001960:	eeb0 0a67 	vmov.f32	s0, s15
 8001964:	f7ff fec0 	bl	80016e8 <moveTOPS>
	    HAL_Delay(time);
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	4618      	mov	r0, r3
 800196c:	f000 fd68 	bl	8002440 <HAL_Delay>
  for(int i = 0; i <= offset; i=i+3)
 8001970:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001972:	3303      	adds	r3, #3
 8001974:	633b      	str	r3, [r7, #48]	@ 0x30
 8001976:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001978:	693b      	ldr	r3, [r7, #16]
 800197a:	429a      	cmp	r2, r3
 800197c:	dda6      	ble.n	80018cc <step+0xd0>
  }
  for(int i = offset; i >= 0; i=i-3)
 800197e:	693b      	ldr	r3, [r7, #16]
 8001980:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001982:	e054      	b.n	8001a2e <step+0x232>
  {
	    moveTOPS(normX, normY + offset, normZ - i,                           //FL
 8001984:	68bb      	ldr	r3, [r7, #8]
 8001986:	ee07 3a90 	vmov	s15, r3
 800198a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800198e:	697a      	ldr	r2, [r7, #20]
 8001990:	693b      	ldr	r3, [r7, #16]
 8001992:	4413      	add	r3, r2
 8001994:	ee07 3a10 	vmov	s14, r3
 8001998:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800199c:	687a      	ldr	r2, [r7, #4]
 800199e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019a0:	1ad3      	subs	r3, r2, r3
 80019a2:	ee06 3a90 	vmov	s13, r3
 80019a6:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80019aa:	68bb      	ldr	r3, [r7, #8]
 80019ac:	ee06 3a10 	vmov	s12, r3
 80019b0:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	ee05 3a90 	vmov	s11, r3
 80019ba:	eeb8 2ae5 	vcvt.f32.s32	s4, s11
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	ee05 3a90 	vmov	s11, r3
 80019c4:	eef8 2ae5 	vcvt.f32.s32	s5, s11
 80019c8:	68bb      	ldr	r3, [r7, #8]
 80019ca:	ee05 3a90 	vmov	s11, r3
 80019ce:	eeb8 3ae5 	vcvt.f32.s32	s6, s11
 80019d2:	697b      	ldr	r3, [r7, #20]
 80019d4:	ee05 3a90 	vmov	s11, r3
 80019d8:	eef8 3ae5 	vcvt.f32.s32	s7, s11
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	ee05 3a90 	vmov	s11, r3
 80019e2:	eeb8 4ae5 	vcvt.f32.s32	s8, s11
 80019e6:	68bb      	ldr	r3, [r7, #8]
 80019e8:	ee05 3a90 	vmov	s11, r3
 80019ec:	eef8 4ae5 	vcvt.f32.s32	s9, s11
	             normX, normY, normZ,                                               //FR
	             normX, normY, normZ,                                               //BL
	             normX, normY - offset, normZ + i);  //BR
 80019f0:	697a      	ldr	r2, [r7, #20]
 80019f2:	693b      	ldr	r3, [r7, #16]
 80019f4:	1ad3      	subs	r3, r2, r3
	    moveTOPS(normX, normY + offset, normZ - i,                           //FL
 80019f6:	ee05 3a90 	vmov	s11, r3
 80019fa:	eeb8 5ae5 	vcvt.f32.s32	s10, s11
	             normX, normY - offset, normZ + i);  //BR
 80019fe:	687a      	ldr	r2, [r7, #4]
 8001a00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a02:	4413      	add	r3, r2
	    moveTOPS(normX, normY + offset, normZ - i,                           //FL
 8001a04:	ee05 3a90 	vmov	s11, r3
 8001a08:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8001a0c:	eef0 1a46 	vmov.f32	s3, s12
 8001a10:	eeb0 1a66 	vmov.f32	s2, s13
 8001a14:	eef0 0a47 	vmov.f32	s1, s14
 8001a18:	eeb0 0a67 	vmov.f32	s0, s15
 8001a1c:	f7ff fe64 	bl	80016e8 <moveTOPS>
	    HAL_Delay(time);
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	4618      	mov	r0, r3
 8001a24:	f000 fd0c 	bl	8002440 <HAL_Delay>
  for(int i = offset; i >= 0; i=i-3)
 8001a28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a2a:	3b03      	subs	r3, #3
 8001a2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001a2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	daa7      	bge.n	8001984 <step+0x188>
  }
  for(int i = offset; i >= 0; i=i-3)
 8001a34:	693b      	ldr	r3, [r7, #16]
 8001a36:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001a38:	e050      	b.n	8001adc <step+0x2e0>
    {
  	    moveTOPS(normX, normY + i, normZ,                           //FL
 8001a3a:	68bb      	ldr	r3, [r7, #8]
 8001a3c:	ee07 3a90 	vmov	s15, r3
 8001a40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a44:	697a      	ldr	r2, [r7, #20]
 8001a46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a48:	4413      	add	r3, r2
 8001a4a:	ee07 3a10 	vmov	s14, r3
 8001a4e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	ee06 3a90 	vmov	s13, r3
 8001a58:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8001a5c:	68bb      	ldr	r3, [r7, #8]
 8001a5e:	ee06 3a10 	vmov	s12, r3
 8001a62:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	ee05 3a90 	vmov	s11, r3
 8001a6c:	eeb8 2ae5 	vcvt.f32.s32	s4, s11
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	ee05 3a90 	vmov	s11, r3
 8001a76:	eef8 2ae5 	vcvt.f32.s32	s5, s11
 8001a7a:	68bb      	ldr	r3, [r7, #8]
 8001a7c:	ee05 3a90 	vmov	s11, r3
 8001a80:	eeb8 3ae5 	vcvt.f32.s32	s6, s11
 8001a84:	697b      	ldr	r3, [r7, #20]
 8001a86:	ee05 3a90 	vmov	s11, r3
 8001a8a:	eef8 3ae5 	vcvt.f32.s32	s7, s11
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	ee05 3a90 	vmov	s11, r3
 8001a94:	eeb8 4ae5 	vcvt.f32.s32	s8, s11
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	ee05 3a90 	vmov	s11, r3
 8001a9e:	eef8 4ae5 	vcvt.f32.s32	s9, s11
  	             normX, normY, normZ,                                                             //FR
  	             normX, normY, normZ,                                                             //BL
  	             normX, normY - i, normZ);  //BR
 8001aa2:	697a      	ldr	r2, [r7, #20]
 8001aa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001aa6:	1ad3      	subs	r3, r2, r3
  	    moveTOPS(normX, normY + i, normZ,                           //FL
 8001aa8:	ee05 3a90 	vmov	s11, r3
 8001aac:	eeb8 5ae5 	vcvt.f32.s32	s10, s11
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	ee05 3a90 	vmov	s11, r3
 8001ab6:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8001aba:	eef0 1a46 	vmov.f32	s3, s12
 8001abe:	eeb0 1a66 	vmov.f32	s2, s13
 8001ac2:	eef0 0a47 	vmov.f32	s1, s14
 8001ac6:	eeb0 0a67 	vmov.f32	s0, s15
 8001aca:	f7ff fe0d 	bl	80016e8 <moveTOPS>
  	    HAL_Delay(time);
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f000 fcb5 	bl	8002440 <HAL_Delay>
  for(int i = offset; i >= 0; i=i-3)
 8001ad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ad8:	3b03      	subs	r3, #3
 8001ada:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001adc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	daab      	bge.n	8001a3a <step+0x23e>
    }
  for(int i = 0; i <= offset; i=i+3)
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ae6:	e050      	b.n	8001b8a <step+0x38e>
  {
	    moveTOPS(normX, normY, normZ,                //FL
 8001ae8:	68bb      	ldr	r3, [r7, #8]
 8001aea:	ee07 3a90 	vmov	s15, r3
 8001aee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	ee07 3a10 	vmov	s14, r3
 8001af8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	ee06 3a90 	vmov	s13, r3
 8001b02:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8001b06:	68bb      	ldr	r3, [r7, #8]
 8001b08:	ee06 3a10 	vmov	s12, r3
 8001b0c:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	ee05 3a90 	vmov	s11, r3
 8001b16:	eeb8 2ae5 	vcvt.f32.s32	s4, s11
	             normX, normY, normZ + i,  //FR
 8001b1a:	687a      	ldr	r2, [r7, #4]
 8001b1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b1e:	4413      	add	r3, r2
	    moveTOPS(normX, normY, normZ,                //FL
 8001b20:	ee05 3a90 	vmov	s11, r3
 8001b24:	eef8 2ae5 	vcvt.f32.s32	s5, s11
 8001b28:	68bb      	ldr	r3, [r7, #8]
 8001b2a:	ee05 3a90 	vmov	s11, r3
 8001b2e:	eeb8 3ae5 	vcvt.f32.s32	s6, s11
 8001b32:	697b      	ldr	r3, [r7, #20]
 8001b34:	ee05 3a90 	vmov	s11, r3
 8001b38:	eef8 3ae5 	vcvt.f32.s32	s7, s11
	             normX, normY, normZ - i,  //BL
 8001b3c:	687a      	ldr	r2, [r7, #4]
 8001b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b40:	1ad3      	subs	r3, r2, r3
	    moveTOPS(normX, normY, normZ,                //FL
 8001b42:	ee05 3a90 	vmov	s11, r3
 8001b46:	eeb8 4ae5 	vcvt.f32.s32	s8, s11
 8001b4a:	68bb      	ldr	r3, [r7, #8]
 8001b4c:	ee05 3a90 	vmov	s11, r3
 8001b50:	eef8 4ae5 	vcvt.f32.s32	s9, s11
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	ee05 3a90 	vmov	s11, r3
 8001b5a:	eeb8 5ae5 	vcvt.f32.s32	s10, s11
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	ee05 3a90 	vmov	s11, r3
 8001b64:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8001b68:	eef0 1a46 	vmov.f32	s3, s12
 8001b6c:	eeb0 1a66 	vmov.f32	s2, s13
 8001b70:	eef0 0a47 	vmov.f32	s1, s14
 8001b74:	eeb0 0a67 	vmov.f32	s0, s15
 8001b78:	f7ff fdb6 	bl	80016e8 <moveTOPS>
	             normX, normY, normZ);               //BR
	    HAL_Delay(time);
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f000 fc5e 	bl	8002440 <HAL_Delay>
  for(int i = 0; i <= offset; i=i+3)
 8001b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b86:	3303      	adds	r3, #3
 8001b88:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b8c:	693b      	ldr	r3, [r7, #16]
 8001b8e:	429a      	cmp	r2, r3
 8001b90:	ddaa      	ble.n	8001ae8 <step+0x2ec>
  }
  for(int i = 0; i <= offset; i=i+3)
 8001b92:	2300      	movs	r3, #0
 8001b94:	623b      	str	r3, [r7, #32]
 8001b96:	e054      	b.n	8001c42 <step+0x446>
  {
	    moveTOPS(normX, normY, normZ,                                                            //FL
 8001b98:	68bb      	ldr	r3, [r7, #8]
 8001b9a:	ee07 3a90 	vmov	s15, r3
 8001b9e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	ee07 3a10 	vmov	s14, r3
 8001ba8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	ee06 3a90 	vmov	s13, r3
 8001bb2:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8001bb6:	68bb      	ldr	r3, [r7, #8]
 8001bb8:	ee06 3a10 	vmov	s12, r3
 8001bbc:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
	             normX, normY - i, normZ + offset,  //FR
 8001bc0:	697a      	ldr	r2, [r7, #20]
 8001bc2:	6a3b      	ldr	r3, [r7, #32]
 8001bc4:	1ad3      	subs	r3, r2, r3
	    moveTOPS(normX, normY, normZ,                                                            //FL
 8001bc6:	ee05 3a90 	vmov	s11, r3
 8001bca:	eeb8 2ae5 	vcvt.f32.s32	s4, s11
	             normX, normY - i, normZ + offset,  //FR
 8001bce:	687a      	ldr	r2, [r7, #4]
 8001bd0:	693b      	ldr	r3, [r7, #16]
 8001bd2:	4413      	add	r3, r2
	    moveTOPS(normX, normY, normZ,                                                            //FL
 8001bd4:	ee05 3a90 	vmov	s11, r3
 8001bd8:	eef8 2ae5 	vcvt.f32.s32	s5, s11
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	ee05 3a90 	vmov	s11, r3
 8001be2:	eeb8 3ae5 	vcvt.f32.s32	s6, s11
	             normX, normY + i, normZ - offset,                          //BL
 8001be6:	697a      	ldr	r2, [r7, #20]
 8001be8:	6a3b      	ldr	r3, [r7, #32]
 8001bea:	4413      	add	r3, r2
	    moveTOPS(normX, normY, normZ,                                                            //FL
 8001bec:	ee05 3a90 	vmov	s11, r3
 8001bf0:	eef8 3ae5 	vcvt.f32.s32	s7, s11
	             normX, normY + i, normZ - offset,                          //BL
 8001bf4:	687a      	ldr	r2, [r7, #4]
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	1ad3      	subs	r3, r2, r3
	    moveTOPS(normX, normY, normZ,                                                            //FL
 8001bfa:	ee05 3a90 	vmov	s11, r3
 8001bfe:	eeb8 4ae5 	vcvt.f32.s32	s8, s11
 8001c02:	68bb      	ldr	r3, [r7, #8]
 8001c04:	ee05 3a90 	vmov	s11, r3
 8001c08:	eef8 4ae5 	vcvt.f32.s32	s9, s11
 8001c0c:	697b      	ldr	r3, [r7, #20]
 8001c0e:	ee05 3a90 	vmov	s11, r3
 8001c12:	eeb8 5ae5 	vcvt.f32.s32	s10, s11
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	ee05 3a90 	vmov	s11, r3
 8001c1c:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8001c20:	eef0 1a46 	vmov.f32	s3, s12
 8001c24:	eeb0 1a66 	vmov.f32	s2, s13
 8001c28:	eef0 0a47 	vmov.f32	s1, s14
 8001c2c:	eeb0 0a67 	vmov.f32	s0, s15
 8001c30:	f7ff fd5a 	bl	80016e8 <moveTOPS>
	             normX, normY, normZ);                                                           //BR
	    HAL_Delay(time);
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	4618      	mov	r0, r3
 8001c38:	f000 fc02 	bl	8002440 <HAL_Delay>
  for(int i = 0; i <= offset; i=i+3)
 8001c3c:	6a3b      	ldr	r3, [r7, #32]
 8001c3e:	3303      	adds	r3, #3
 8001c40:	623b      	str	r3, [r7, #32]
 8001c42:	6a3a      	ldr	r2, [r7, #32]
 8001c44:	693b      	ldr	r3, [r7, #16]
 8001c46:	429a      	cmp	r2, r3
 8001c48:	dda6      	ble.n	8001b98 <step+0x39c>
  }
  for(int i = offset; i >= 0; i=i-3)
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	61fb      	str	r3, [r7, #28]
 8001c4e:	e054      	b.n	8001cfa <step+0x4fe>
    {
  	    moveTOPS(normX, normY, normZ,                //FL
 8001c50:	68bb      	ldr	r3, [r7, #8]
 8001c52:	ee07 3a90 	vmov	s15, r3
 8001c56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	ee07 3a10 	vmov	s14, r3
 8001c60:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	ee06 3a90 	vmov	s13, r3
 8001c6a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8001c6e:	68bb      	ldr	r3, [r7, #8]
 8001c70:	ee06 3a10 	vmov	s12, r3
 8001c74:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
  	             normX, normY - offset, normZ + i,  //FR
 8001c78:	697a      	ldr	r2, [r7, #20]
 8001c7a:	693b      	ldr	r3, [r7, #16]
 8001c7c:	1ad3      	subs	r3, r2, r3
  	    moveTOPS(normX, normY, normZ,                //FL
 8001c7e:	ee05 3a90 	vmov	s11, r3
 8001c82:	eeb8 2ae5 	vcvt.f32.s32	s4, s11
  	             normX, normY - offset, normZ + i,  //FR
 8001c86:	687a      	ldr	r2, [r7, #4]
 8001c88:	69fb      	ldr	r3, [r7, #28]
 8001c8a:	4413      	add	r3, r2
  	    moveTOPS(normX, normY, normZ,                //FL
 8001c8c:	ee05 3a90 	vmov	s11, r3
 8001c90:	eef8 2ae5 	vcvt.f32.s32	s5, s11
 8001c94:	68bb      	ldr	r3, [r7, #8]
 8001c96:	ee05 3a90 	vmov	s11, r3
 8001c9a:	eeb8 3ae5 	vcvt.f32.s32	s6, s11
  	             normX, normY + offset, normZ - i,  //BL
 8001c9e:	697a      	ldr	r2, [r7, #20]
 8001ca0:	693b      	ldr	r3, [r7, #16]
 8001ca2:	4413      	add	r3, r2
  	    moveTOPS(normX, normY, normZ,                //FL
 8001ca4:	ee05 3a90 	vmov	s11, r3
 8001ca8:	eef8 3ae5 	vcvt.f32.s32	s7, s11
  	             normX, normY + offset, normZ - i,  //BL
 8001cac:	687a      	ldr	r2, [r7, #4]
 8001cae:	69fb      	ldr	r3, [r7, #28]
 8001cb0:	1ad3      	subs	r3, r2, r3
  	    moveTOPS(normX, normY, normZ,                //FL
 8001cb2:	ee05 3a90 	vmov	s11, r3
 8001cb6:	eeb8 4ae5 	vcvt.f32.s32	s8, s11
 8001cba:	68bb      	ldr	r3, [r7, #8]
 8001cbc:	ee05 3a90 	vmov	s11, r3
 8001cc0:	eef8 4ae5 	vcvt.f32.s32	s9, s11
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	ee05 3a90 	vmov	s11, r3
 8001cca:	eeb8 5ae5 	vcvt.f32.s32	s10, s11
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	ee05 3a90 	vmov	s11, r3
 8001cd4:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8001cd8:	eef0 1a46 	vmov.f32	s3, s12
 8001cdc:	eeb0 1a66 	vmov.f32	s2, s13
 8001ce0:	eef0 0a47 	vmov.f32	s1, s14
 8001ce4:	eeb0 0a67 	vmov.f32	s0, s15
 8001ce8:	f7ff fcfe 	bl	80016e8 <moveTOPS>
  	             normX, normY, normZ);               //BR
  	    HAL_Delay(time);
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f000 fba6 	bl	8002440 <HAL_Delay>
  for(int i = offset; i >= 0; i=i-3)
 8001cf4:	69fb      	ldr	r3, [r7, #28]
 8001cf6:	3b03      	subs	r3, #3
 8001cf8:	61fb      	str	r3, [r7, #28]
 8001cfa:	69fb      	ldr	r3, [r7, #28]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	daa7      	bge.n	8001c50 <step+0x454>
    }
    for(int i = offset; i >= 0; i=i-3)
 8001d00:	693b      	ldr	r3, [r7, #16]
 8001d02:	61bb      	str	r3, [r7, #24]
 8001d04:	e050      	b.n	8001da8 <step+0x5ac>
    {
  	    moveTOPS(normX, normY, normZ,                                                            //FL
 8001d06:	68bb      	ldr	r3, [r7, #8]
 8001d08:	ee07 3a90 	vmov	s15, r3
 8001d0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	ee07 3a10 	vmov	s14, r3
 8001d16:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	ee06 3a90 	vmov	s13, r3
 8001d20:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8001d24:	68bb      	ldr	r3, [r7, #8]
 8001d26:	ee06 3a10 	vmov	s12, r3
 8001d2a:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
  	             normX, normY - i, normZ,  //FR
 8001d2e:	697a      	ldr	r2, [r7, #20]
 8001d30:	69bb      	ldr	r3, [r7, #24]
 8001d32:	1ad3      	subs	r3, r2, r3
  	    moveTOPS(normX, normY, normZ,                                                            //FL
 8001d34:	ee05 3a90 	vmov	s11, r3
 8001d38:	eeb8 2ae5 	vcvt.f32.s32	s4, s11
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	ee05 3a90 	vmov	s11, r3
 8001d42:	eef8 2ae5 	vcvt.f32.s32	s5, s11
 8001d46:	68bb      	ldr	r3, [r7, #8]
 8001d48:	ee05 3a90 	vmov	s11, r3
 8001d4c:	eeb8 3ae5 	vcvt.f32.s32	s6, s11
  	             normX, normY + i, normZ,                          //BL
 8001d50:	697a      	ldr	r2, [r7, #20]
 8001d52:	69bb      	ldr	r3, [r7, #24]
 8001d54:	4413      	add	r3, r2
  	    moveTOPS(normX, normY, normZ,                                                            //FL
 8001d56:	ee05 3a90 	vmov	s11, r3
 8001d5a:	eef8 3ae5 	vcvt.f32.s32	s7, s11
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	ee05 3a90 	vmov	s11, r3
 8001d64:	eeb8 4ae5 	vcvt.f32.s32	s8, s11
 8001d68:	68bb      	ldr	r3, [r7, #8]
 8001d6a:	ee05 3a90 	vmov	s11, r3
 8001d6e:	eef8 4ae5 	vcvt.f32.s32	s9, s11
 8001d72:	697b      	ldr	r3, [r7, #20]
 8001d74:	ee05 3a90 	vmov	s11, r3
 8001d78:	eeb8 5ae5 	vcvt.f32.s32	s10, s11
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	ee05 3a90 	vmov	s11, r3
 8001d82:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8001d86:	eef0 1a46 	vmov.f32	s3, s12
 8001d8a:	eeb0 1a66 	vmov.f32	s2, s13
 8001d8e:	eef0 0a47 	vmov.f32	s1, s14
 8001d92:	eeb0 0a67 	vmov.f32	s0, s15
 8001d96:	f7ff fca7 	bl	80016e8 <moveTOPS>
  	             normX, normY, normZ);                                                           //BR
  	    HAL_Delay(time);
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f000 fb4f 	bl	8002440 <HAL_Delay>
    for(int i = offset; i >= 0; i=i-3)
 8001da2:	69bb      	ldr	r3, [r7, #24]
 8001da4:	3b03      	subs	r3, #3
 8001da6:	61bb      	str	r3, [r7, #24]
 8001da8:	69bb      	ldr	r3, [r7, #24]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	daab      	bge.n	8001d06 <step+0x50a>
    }
}
 8001dae:	bf00      	nop
 8001db0:	bf00      	nop
 8001db2:	3738      	adds	r7, #56	@ 0x38
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd80      	pop	{r7, pc}

08001db8 <UpdatePosition>:
	  HAL_Delay(time);
}

//void UpdatePosition(float theta_abad, float theta_hip, float theta_knee)
void UpdatePosition(int j, float relPos)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b082      	sub	sp, #8
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
 8001dc0:	ed87 0a00 	vstr	s0, [r7]
//abad 
//hip 
//knee 
	switch(j)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2b0b      	cmp	r3, #11
 8001dc8:	f200 8094 	bhi.w	8001ef4 <UpdatePosition+0x13c>
 8001dcc:	a201      	add	r2, pc, #4	@ (adr r2, 8001dd4 <UpdatePosition+0x1c>)
 8001dce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dd2:	bf00      	nop
 8001dd4:	08001e05 	.word	0x08001e05
 8001dd8:	08001e1d 	.word	0x08001e1d
 8001ddc:	08001e35 	.word	0x08001e35
 8001de0:	08001e41 	.word	0x08001e41
 8001de4:	08001e59 	.word	0x08001e59
 8001de8:	08001e71 	.word	0x08001e71
 8001dec:	08001e7d 	.word	0x08001e7d
 8001df0:	08001e95 	.word	0x08001e95
 8001df4:	08001ead 	.word	0x08001ead
 8001df8:	08001eb9 	.word	0x08001eb9
 8001dfc:	08001ed1 	.word	0x08001ed1
 8001e00:	08001ee9 	.word	0x08001ee9
	{
	// 
	case 0:
	PCA9685_SetServoAngle(0, 180 - relPos);//-20
 8001e04:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8001efc <UpdatePosition+0x144>
 8001e08:	edd7 7a00 	vldr	s15, [r7]
 8001e0c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e10:	eeb0 0a67 	vmov.f32	s0, s15
 8001e14:	2000      	movs	r0, #0
 8001e16:	f7ff f9b7 	bl	8001188 <PCA9685_SetServoAngle>
		///TIM2 ->CCR1 = relPos + 750 - 50;//
		break;
 8001e1a:	e06b      	b.n	8001ef4 <UpdatePosition+0x13c>
	case 1:
	PCA9685_SetServoAngle(1, 90 - relPos);//120
 8001e1c:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8001f00 <UpdatePosition+0x148>
 8001e20:	edd7 7a00 	vldr	s15, [r7]
 8001e24:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e28:	eeb0 0a67 	vmov.f32	s0, s15
 8001e2c:	2001      	movs	r0, #1
 8001e2e:	f7ff f9ab 	bl	8001188 <PCA9685_SetServoAngle>
		//TIM2 ->CCR2 = relPos + 750 - 300;//
		break;
 8001e32:	e05f      	b.n	8001ef4 <UpdatePosition+0x13c>
	case 2:
	PCA9685_SetServoAngle(2, relPos);//-30
 8001e34:	ed97 0a00 	vldr	s0, [r7]
 8001e38:	2002      	movs	r0, #2
 8001e3a:	f7ff f9a5 	bl	8001188 <PCA9685_SetServoAngle>
		//TIM2 ->CCR3 = relPos + 750;// 1300 200
		break;
 8001e3e:	e059      	b.n	8001ef4 <UpdatePosition+0x13c>
	// 
	case 3:
	PCA9685_SetServoAngle(3, 180 - relPos);
 8001e40:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8001efc <UpdatePosition+0x144>
 8001e44:	edd7 7a00 	vldr	s15, [r7]
 8001e48:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e4c:	eeb0 0a67 	vmov.f32	s0, s15
 8001e50:	2003      	movs	r0, #3
 8001e52:	f7ff f999 	bl	8001188 <PCA9685_SetServoAngle>
		//TIM2 ->CCR4 = relPos + 750 - 470;
		break;
 8001e56:	e04d      	b.n	8001ef4 <UpdatePosition+0x13c>
	case 4:
	PCA9685_SetServoAngle(4, 90 - relPos);//20
 8001e58:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8001f00 <UpdatePosition+0x148>
 8001e5c:	edd7 7a00 	vldr	s15, [r7]
 8001e60:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e64:	eeb0 0a67 	vmov.f32	s0, s15
 8001e68:	2004      	movs	r0, #4
 8001e6a:	f7ff f98d 	bl	8001188 <PCA9685_SetServoAngle>
		//TIM3 ->CCR1 = relPos + 750 - 30;
		break;
 8001e6e:	e041      	b.n	8001ef4 <UpdatePosition+0x13c>
	case 5:
	PCA9685_SetServoAngle(5, relPos);//40
 8001e70:	ed97 0a00 	vldr	s0, [r7]
 8001e74:	2005      	movs	r0, #5
 8001e76:	f7ff f987 	bl	8001188 <PCA9685_SetServoAngle>
		//TIM3 ->CCR2 = relPos + 750 - 250;
		break;
 8001e7a:	e03b      	b.n	8001ef4 <UpdatePosition+0x13c>
	// 
	case 6:
	PCA9685_SetServoAngle(6, 180 - relPos);//-10
 8001e7c:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8001efc <UpdatePosition+0x144>
 8001e80:	edd7 7a00 	vldr	s15, [r7]
 8001e84:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e88:	eeb0 0a67 	vmov.f32	s0, s15
 8001e8c:	2006      	movs	r0, #6
 8001e8e:	f7ff f97b 	bl	8001188 <PCA9685_SetServoAngle>
		//TIM3 ->CCR3 = relPos + 750 - 150;
		break;
 8001e92:	e02f      	b.n	8001ef4 <UpdatePosition+0x13c>
	case 7:
	PCA9685_SetServoAngle(7, 90 - relPos);//70
 8001e94:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8001f00 <UpdatePosition+0x148>
 8001e98:	edd7 7a00 	vldr	s15, [r7]
 8001e9c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ea0:	eeb0 0a67 	vmov.f32	s0, s15
 8001ea4:	2007      	movs	r0, #7
 8001ea6:	f7ff f96f 	bl	8001188 <PCA9685_SetServoAngle>
		//TIM3 ->CCR4 = relPos + 750 + 250;
		break;
 8001eaa:	e023      	b.n	8001ef4 <UpdatePosition+0x13c>
	case 8:
	PCA9685_SetServoAngle(8, relPos);//-50
 8001eac:	ed97 0a00 	vldr	s0, [r7]
 8001eb0:	2008      	movs	r0, #8
 8001eb2:	f7ff f969 	bl	8001188 <PCA9685_SetServoAngle>
		//TIM4 ->CCR1 = relPos + 750 - 600;
		break;
 8001eb6:	e01d      	b.n	8001ef4 <UpdatePosition+0x13c>
	// 
	case 9:
	PCA9685_SetServoAngle(9, 180 - relPos);
 8001eb8:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8001efc <UpdatePosition+0x144>
 8001ebc:	edd7 7a00 	vldr	s15, [r7]
 8001ec0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ec4:	eeb0 0a67 	vmov.f32	s0, s15
 8001ec8:	2009      	movs	r0, #9
 8001eca:	f7ff f95d 	bl	8001188 <PCA9685_SetServoAngle>
		//TIM4 ->CCR2 = relPos + 750 - 350;
		break;
 8001ece:	e011      	b.n	8001ef4 <UpdatePosition+0x13c>
	case 10:
	PCA9685_SetServoAngle(10, 90 - relPos);//-20
 8001ed0:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8001f00 <UpdatePosition+0x148>
 8001ed4:	edd7 7a00 	vldr	s15, [r7]
 8001ed8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001edc:	eeb0 0a67 	vmov.f32	s0, s15
 8001ee0:	200a      	movs	r0, #10
 8001ee2:	f7ff f951 	bl	8001188 <PCA9685_SetServoAngle>
		//TIM4 ->CCR3 = relPos + 750 - 450;
		break;
 8001ee6:	e005      	b.n	8001ef4 <UpdatePosition+0x13c>
	case 11:
	PCA9685_SetServoAngle(11, relPos);
 8001ee8:	ed97 0a00 	vldr	s0, [r7]
 8001eec:	200b      	movs	r0, #11
 8001eee:	f7ff f94b 	bl	8001188 <PCA9685_SetServoAngle>
		//TIM5 ->CCR1 = relPos + 750 + 200;
		//TIM4 ->CCR1 = relPos + 750;
		break;
 8001ef2:	bf00      	nop
	}
}
 8001ef4:	bf00      	nop
 8001ef6:	3708      	adds	r7, #8
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	43340000 	.word	0x43340000
 8001f00:	42b40000 	.word	0x42b40000

08001f04 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f08:	f000 fa28 	bl	800235c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f0c:	f000 f824 	bl	8001f58 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f10:	f7fe ffb6 	bl	8000e80 <MX_GPIO_Init>
  MX_DMA_Init();
 8001f14:	f7fe ff8c 	bl	8000e30 <MX_DMA_Init>
  MX_I2C1_Init();
 8001f18:	f7fe fff4 	bl	8000f04 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001f1c:	f000 f914 	bl	8002148 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /*I2C1------------------------------------------------------------------------*/
  PCA9685_Init(50); // 50Hz for servo
 8001f20:	2032      	movs	r0, #50	@ 0x32
 8001f22:	f7ff f8ed 	bl	8001100 <PCA9685_Init>
  /*I2C1------------------------------------------------------------------------*/

  __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 8001f26:	4b09      	ldr	r3, [pc, #36]	@ (8001f4c <main+0x48>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	68da      	ldr	r2, [r3, #12]
 8001f2c:	4b07      	ldr	r3, [pc, #28]	@ (8001f4c <main+0x48>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f042 0210 	orr.w	r2, r2, #16
 8001f34:	60da      	str	r2, [r3, #12]
  HAL_UART_Receive_DMA(&huart1, rx_buff, bufferUART);
 8001f36:	4b06      	ldr	r3, [pc, #24]	@ (8001f50 <main+0x4c>)
 8001f38:	881b      	ldrh	r3, [r3, #0]
 8001f3a:	461a      	mov	r2, r3
 8001f3c:	4905      	ldr	r1, [pc, #20]	@ (8001f54 <main+0x50>)
 8001f3e:	4803      	ldr	r0, [pc, #12]	@ (8001f4c <main+0x48>)
 8001f40:	f002 fecf 	bl	8004ce2 <HAL_UART_Receive_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  step();
 8001f44:	f7ff fc5a 	bl	80017fc <step>
 8001f48:	e7fc      	b.n	8001f44 <main+0x40>
 8001f4a:	bf00      	nop
 8001f4c:	200000e4 	.word	0x200000e4
 8001f50:	20000000 	.word	0x20000000
 8001f54:	200000e0 	.word	0x200000e0

08001f58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b094      	sub	sp, #80	@ 0x50
 8001f5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f5e:	f107 0320 	add.w	r3, r7, #32
 8001f62:	2230      	movs	r2, #48	@ 0x30
 8001f64:	2100      	movs	r1, #0
 8001f66:	4618      	mov	r0, r3
 8001f68:	f004 f9ec 	bl	8006344 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f6c:	f107 030c 	add.w	r3, r7, #12
 8001f70:	2200      	movs	r2, #0
 8001f72:	601a      	str	r2, [r3, #0]
 8001f74:	605a      	str	r2, [r3, #4]
 8001f76:	609a      	str	r2, [r3, #8]
 8001f78:	60da      	str	r2, [r3, #12]
 8001f7a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	60bb      	str	r3, [r7, #8]
 8001f80:	4b28      	ldr	r3, [pc, #160]	@ (8002024 <SystemClock_Config+0xcc>)
 8001f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f84:	4a27      	ldr	r2, [pc, #156]	@ (8002024 <SystemClock_Config+0xcc>)
 8001f86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f8a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f8c:	4b25      	ldr	r3, [pc, #148]	@ (8002024 <SystemClock_Config+0xcc>)
 8001f8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f94:	60bb      	str	r3, [r7, #8]
 8001f96:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f98:	2300      	movs	r3, #0
 8001f9a:	607b      	str	r3, [r7, #4]
 8001f9c:	4b22      	ldr	r3, [pc, #136]	@ (8002028 <SystemClock_Config+0xd0>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a21      	ldr	r2, [pc, #132]	@ (8002028 <SystemClock_Config+0xd0>)
 8001fa2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001fa6:	6013      	str	r3, [r2, #0]
 8001fa8:	4b1f      	ldr	r3, [pc, #124]	@ (8002028 <SystemClock_Config+0xd0>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fb0:	607b      	str	r3, [r7, #4]
 8001fb2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001fb4:	2302      	movs	r3, #2
 8001fb6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001fbc:	2310      	movs	r3, #16
 8001fbe:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001fc0:	2302      	movs	r3, #2
 8001fc2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001fc8:	2310      	movs	r3, #16
 8001fca:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001fcc:	23c0      	movs	r3, #192	@ 0xc0
 8001fce:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001fd0:	2302      	movs	r3, #2
 8001fd2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001fd4:	2304      	movs	r3, #4
 8001fd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fd8:	f107 0320 	add.w	r3, r7, #32
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f002 f94d 	bl	800427c <HAL_RCC_OscConfig>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d001      	beq.n	8001fec <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001fe8:	f000 f820 	bl	800202c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001fec:	230f      	movs	r3, #15
 8001fee:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ff0:	2302      	movs	r3, #2
 8001ff2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001ff8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001ffc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001ffe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002002:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002004:	f107 030c 	add.w	r3, r7, #12
 8002008:	2103      	movs	r1, #3
 800200a:	4618      	mov	r0, r3
 800200c:	f002 fbae 	bl	800476c <HAL_RCC_ClockConfig>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d001      	beq.n	800201a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002016:	f000 f809 	bl	800202c <Error_Handler>
  }
}
 800201a:	bf00      	nop
 800201c:	3750      	adds	r7, #80	@ 0x50
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	40023800 	.word	0x40023800
 8002028:	40007000 	.word	0x40007000

0800202c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800202c:	b480      	push	{r7}
 800202e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002030:	b672      	cpsid	i
}
 8002032:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002034:	bf00      	nop
 8002036:	e7fd      	b.n	8002034 <Error_Handler+0x8>

08002038 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002038:	b480      	push	{r7}
 800203a:	b083      	sub	sp, #12
 800203c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800203e:	2300      	movs	r3, #0
 8002040:	607b      	str	r3, [r7, #4]
 8002042:	4b10      	ldr	r3, [pc, #64]	@ (8002084 <HAL_MspInit+0x4c>)
 8002044:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002046:	4a0f      	ldr	r2, [pc, #60]	@ (8002084 <HAL_MspInit+0x4c>)
 8002048:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800204c:	6453      	str	r3, [r2, #68]	@ 0x44
 800204e:	4b0d      	ldr	r3, [pc, #52]	@ (8002084 <HAL_MspInit+0x4c>)
 8002050:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002052:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002056:	607b      	str	r3, [r7, #4]
 8002058:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800205a:	2300      	movs	r3, #0
 800205c:	603b      	str	r3, [r7, #0]
 800205e:	4b09      	ldr	r3, [pc, #36]	@ (8002084 <HAL_MspInit+0x4c>)
 8002060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002062:	4a08      	ldr	r2, [pc, #32]	@ (8002084 <HAL_MspInit+0x4c>)
 8002064:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002068:	6413      	str	r3, [r2, #64]	@ 0x40
 800206a:	4b06      	ldr	r3, [pc, #24]	@ (8002084 <HAL_MspInit+0x4c>)
 800206c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800206e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002072:	603b      	str	r3, [r7, #0]
 8002074:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002076:	bf00      	nop
 8002078:	370c      	adds	r7, #12
 800207a:	46bd      	mov	sp, r7
 800207c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002080:	4770      	bx	lr
 8002082:	bf00      	nop
 8002084:	40023800 	.word	0x40023800

08002088 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002088:	b480      	push	{r7}
 800208a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800208c:	bf00      	nop
 800208e:	e7fd      	b.n	800208c <NMI_Handler+0x4>

08002090 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002090:	b480      	push	{r7}
 8002092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002094:	bf00      	nop
 8002096:	e7fd      	b.n	8002094 <HardFault_Handler+0x4>

08002098 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002098:	b480      	push	{r7}
 800209a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800209c:	bf00      	nop
 800209e:	e7fd      	b.n	800209c <MemManage_Handler+0x4>

080020a0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020a0:	b480      	push	{r7}
 80020a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020a4:	bf00      	nop
 80020a6:	e7fd      	b.n	80020a4 <BusFault_Handler+0x4>

080020a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020ac:	bf00      	nop
 80020ae:	e7fd      	b.n	80020ac <UsageFault_Handler+0x4>

080020b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020b0:	b480      	push	{r7}
 80020b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020b4:	bf00      	nop
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr

080020be <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020be:	b480      	push	{r7}
 80020c0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020c2:	bf00      	nop
 80020c4:	46bd      	mov	sp, r7
 80020c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ca:	4770      	bx	lr

080020cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020cc:	b480      	push	{r7}
 80020ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020d0:	bf00      	nop
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr

080020da <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020da:	b580      	push	{r7, lr}
 80020dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020de:	f000 f98f 	bl	8002400 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020e2:	bf00      	nop
 80020e4:	bd80      	pop	{r7, pc}
	...

080020e8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80020ec:	4802      	ldr	r0, [pc, #8]	@ (80020f8 <USART1_IRQHandler+0x10>)
 80020ee:	f002 ffd5 	bl	800509c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80020f2:	bf00      	nop
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	200000e4 	.word	0x200000e4

080020fc <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002100:	4802      	ldr	r0, [pc, #8]	@ (800210c <DMA2_Stream2_IRQHandler+0x10>)
 8002102:	f000 fc6b 	bl	80029dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002106:	bf00      	nop
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	2000012c 	.word	0x2000012c

08002110 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002114:	4802      	ldr	r0, [pc, #8]	@ (8002120 <DMA2_Stream7_IRQHandler+0x10>)
 8002116:	f000 fc61 	bl	80029dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 800211a:	bf00      	nop
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	2000018c 	.word	0x2000018c

08002124 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002124:	b480      	push	{r7}
 8002126:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002128:	4b06      	ldr	r3, [pc, #24]	@ (8002144 <SystemInit+0x20>)
 800212a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800212e:	4a05      	ldr	r2, [pc, #20]	@ (8002144 <SystemInit+0x20>)
 8002130:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002134:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002138:	bf00      	nop
 800213a:	46bd      	mov	sp, r7
 800213c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002140:	4770      	bx	lr
 8002142:	bf00      	nop
 8002144:	e000ed00 	.word	0xe000ed00

08002148 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800214c:	4b11      	ldr	r3, [pc, #68]	@ (8002194 <MX_USART1_UART_Init+0x4c>)
 800214e:	4a12      	ldr	r2, [pc, #72]	@ (8002198 <MX_USART1_UART_Init+0x50>)
 8002150:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002152:	4b10      	ldr	r3, [pc, #64]	@ (8002194 <MX_USART1_UART_Init+0x4c>)
 8002154:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002158:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800215a:	4b0e      	ldr	r3, [pc, #56]	@ (8002194 <MX_USART1_UART_Init+0x4c>)
 800215c:	2200      	movs	r2, #0
 800215e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002160:	4b0c      	ldr	r3, [pc, #48]	@ (8002194 <MX_USART1_UART_Init+0x4c>)
 8002162:	2200      	movs	r2, #0
 8002164:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002166:	4b0b      	ldr	r3, [pc, #44]	@ (8002194 <MX_USART1_UART_Init+0x4c>)
 8002168:	2200      	movs	r2, #0
 800216a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800216c:	4b09      	ldr	r3, [pc, #36]	@ (8002194 <MX_USART1_UART_Init+0x4c>)
 800216e:	220c      	movs	r2, #12
 8002170:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002172:	4b08      	ldr	r3, [pc, #32]	@ (8002194 <MX_USART1_UART_Init+0x4c>)
 8002174:	2200      	movs	r2, #0
 8002176:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002178:	4b06      	ldr	r3, [pc, #24]	@ (8002194 <MX_USART1_UART_Init+0x4c>)
 800217a:	2200      	movs	r2, #0
 800217c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800217e:	4805      	ldr	r0, [pc, #20]	@ (8002194 <MX_USART1_UART_Init+0x4c>)
 8002180:	f002 fcd4 	bl	8004b2c <HAL_UART_Init>
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	d001      	beq.n	800218e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800218a:	f7ff ff4f 	bl	800202c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800218e:	bf00      	nop
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	200000e4 	.word	0x200000e4
 8002198:	40011000 	.word	0x40011000

0800219c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b08a      	sub	sp, #40	@ 0x28
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021a4:	f107 0314 	add.w	r3, r7, #20
 80021a8:	2200      	movs	r2, #0
 80021aa:	601a      	str	r2, [r3, #0]
 80021ac:	605a      	str	r2, [r3, #4]
 80021ae:	609a      	str	r2, [r3, #8]
 80021b0:	60da      	str	r2, [r3, #12]
 80021b2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a4c      	ldr	r2, [pc, #304]	@ (80022ec <HAL_UART_MspInit+0x150>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	f040 8091 	bne.w	80022e2 <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80021c0:	2300      	movs	r3, #0
 80021c2:	613b      	str	r3, [r7, #16]
 80021c4:	4b4a      	ldr	r3, [pc, #296]	@ (80022f0 <HAL_UART_MspInit+0x154>)
 80021c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021c8:	4a49      	ldr	r2, [pc, #292]	@ (80022f0 <HAL_UART_MspInit+0x154>)
 80021ca:	f043 0310 	orr.w	r3, r3, #16
 80021ce:	6453      	str	r3, [r2, #68]	@ 0x44
 80021d0:	4b47      	ldr	r3, [pc, #284]	@ (80022f0 <HAL_UART_MspInit+0x154>)
 80021d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021d4:	f003 0310 	and.w	r3, r3, #16
 80021d8:	613b      	str	r3, [r7, #16]
 80021da:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021dc:	2300      	movs	r3, #0
 80021de:	60fb      	str	r3, [r7, #12]
 80021e0:	4b43      	ldr	r3, [pc, #268]	@ (80022f0 <HAL_UART_MspInit+0x154>)
 80021e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021e4:	4a42      	ldr	r2, [pc, #264]	@ (80022f0 <HAL_UART_MspInit+0x154>)
 80021e6:	f043 0301 	orr.w	r3, r3, #1
 80021ea:	6313      	str	r3, [r2, #48]	@ 0x30
 80021ec:	4b40      	ldr	r3, [pc, #256]	@ (80022f0 <HAL_UART_MspInit+0x154>)
 80021ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021f0:	f003 0301 	and.w	r3, r3, #1
 80021f4:	60fb      	str	r3, [r7, #12]
 80021f6:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80021f8:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80021fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021fe:	2302      	movs	r3, #2
 8002200:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002202:	2300      	movs	r3, #0
 8002204:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002206:	2303      	movs	r3, #3
 8002208:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800220a:	2307      	movs	r3, #7
 800220c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800220e:	f107 0314 	add.w	r3, r7, #20
 8002212:	4619      	mov	r1, r3
 8002214:	4837      	ldr	r0, [pc, #220]	@ (80022f4 <HAL_UART_MspInit+0x158>)
 8002216:	f000 fe57 	bl	8002ec8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 800221a:	4b37      	ldr	r3, [pc, #220]	@ (80022f8 <HAL_UART_MspInit+0x15c>)
 800221c:	4a37      	ldr	r2, [pc, #220]	@ (80022fc <HAL_UART_MspInit+0x160>)
 800221e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002220:	4b35      	ldr	r3, [pc, #212]	@ (80022f8 <HAL_UART_MspInit+0x15c>)
 8002222:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002226:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002228:	4b33      	ldr	r3, [pc, #204]	@ (80022f8 <HAL_UART_MspInit+0x15c>)
 800222a:	2200      	movs	r2, #0
 800222c:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800222e:	4b32      	ldr	r3, [pc, #200]	@ (80022f8 <HAL_UART_MspInit+0x15c>)
 8002230:	2200      	movs	r2, #0
 8002232:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002234:	4b30      	ldr	r3, [pc, #192]	@ (80022f8 <HAL_UART_MspInit+0x15c>)
 8002236:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800223a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800223c:	4b2e      	ldr	r3, [pc, #184]	@ (80022f8 <HAL_UART_MspInit+0x15c>)
 800223e:	2200      	movs	r2, #0
 8002240:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002242:	4b2d      	ldr	r3, [pc, #180]	@ (80022f8 <HAL_UART_MspInit+0x15c>)
 8002244:	2200      	movs	r2, #0
 8002246:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002248:	4b2b      	ldr	r3, [pc, #172]	@ (80022f8 <HAL_UART_MspInit+0x15c>)
 800224a:	2200      	movs	r2, #0
 800224c:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800224e:	4b2a      	ldr	r3, [pc, #168]	@ (80022f8 <HAL_UART_MspInit+0x15c>)
 8002250:	2200      	movs	r2, #0
 8002252:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002254:	4b28      	ldr	r3, [pc, #160]	@ (80022f8 <HAL_UART_MspInit+0x15c>)
 8002256:	2200      	movs	r2, #0
 8002258:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800225a:	4827      	ldr	r0, [pc, #156]	@ (80022f8 <HAL_UART_MspInit+0x15c>)
 800225c:	f000 fa26 	bl	80026ac <HAL_DMA_Init>
 8002260:	4603      	mov	r3, r0
 8002262:	2b00      	cmp	r3, #0
 8002264:	d001      	beq.n	800226a <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8002266:	f7ff fee1 	bl	800202c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4a22      	ldr	r2, [pc, #136]	@ (80022f8 <HAL_UART_MspInit+0x15c>)
 800226e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002270:	4a21      	ldr	r2, [pc, #132]	@ (80022f8 <HAL_UART_MspInit+0x15c>)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8002276:	4b22      	ldr	r3, [pc, #136]	@ (8002300 <HAL_UART_MspInit+0x164>)
 8002278:	4a22      	ldr	r2, [pc, #136]	@ (8002304 <HAL_UART_MspInit+0x168>)
 800227a:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 800227c:	4b20      	ldr	r3, [pc, #128]	@ (8002300 <HAL_UART_MspInit+0x164>)
 800227e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002282:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002284:	4b1e      	ldr	r3, [pc, #120]	@ (8002300 <HAL_UART_MspInit+0x164>)
 8002286:	2240      	movs	r2, #64	@ 0x40
 8002288:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800228a:	4b1d      	ldr	r3, [pc, #116]	@ (8002300 <HAL_UART_MspInit+0x164>)
 800228c:	2200      	movs	r2, #0
 800228e:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002290:	4b1b      	ldr	r3, [pc, #108]	@ (8002300 <HAL_UART_MspInit+0x164>)
 8002292:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002296:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002298:	4b19      	ldr	r3, [pc, #100]	@ (8002300 <HAL_UART_MspInit+0x164>)
 800229a:	2200      	movs	r2, #0
 800229c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800229e:	4b18      	ldr	r3, [pc, #96]	@ (8002300 <HAL_UART_MspInit+0x164>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80022a4:	4b16      	ldr	r3, [pc, #88]	@ (8002300 <HAL_UART_MspInit+0x164>)
 80022a6:	2200      	movs	r2, #0
 80022a8:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80022aa:	4b15      	ldr	r3, [pc, #84]	@ (8002300 <HAL_UART_MspInit+0x164>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80022b0:	4b13      	ldr	r3, [pc, #76]	@ (8002300 <HAL_UART_MspInit+0x164>)
 80022b2:	2200      	movs	r2, #0
 80022b4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80022b6:	4812      	ldr	r0, [pc, #72]	@ (8002300 <HAL_UART_MspInit+0x164>)
 80022b8:	f000 f9f8 	bl	80026ac <HAL_DMA_Init>
 80022bc:	4603      	mov	r3, r0
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d001      	beq.n	80022c6 <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 80022c2:	f7ff feb3 	bl	800202c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	4a0d      	ldr	r2, [pc, #52]	@ (8002300 <HAL_UART_MspInit+0x164>)
 80022ca:	639a      	str	r2, [r3, #56]	@ 0x38
 80022cc:	4a0c      	ldr	r2, [pc, #48]	@ (8002300 <HAL_UART_MspInit+0x164>)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80022d2:	2200      	movs	r2, #0
 80022d4:	2100      	movs	r1, #0
 80022d6:	2025      	movs	r0, #37	@ 0x25
 80022d8:	f000 f9b1 	bl	800263e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80022dc:	2025      	movs	r0, #37	@ 0x25
 80022de:	f000 f9ca 	bl	8002676 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80022e2:	bf00      	nop
 80022e4:	3728      	adds	r7, #40	@ 0x28
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	40011000 	.word	0x40011000
 80022f0:	40023800 	.word	0x40023800
 80022f4:	40020000 	.word	0x40020000
 80022f8:	2000012c 	.word	0x2000012c
 80022fc:	40026440 	.word	0x40026440
 8002300:	2000018c 	.word	0x2000018c
 8002304:	400264b8 	.word	0x400264b8

08002308 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002308:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002340 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800230c:	f7ff ff0a 	bl	8002124 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002310:	480c      	ldr	r0, [pc, #48]	@ (8002344 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002312:	490d      	ldr	r1, [pc, #52]	@ (8002348 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002314:	4a0d      	ldr	r2, [pc, #52]	@ (800234c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002316:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002318:	e002      	b.n	8002320 <LoopCopyDataInit>

0800231a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800231a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800231c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800231e:	3304      	adds	r3, #4

08002320 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002320:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002322:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002324:	d3f9      	bcc.n	800231a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002326:	4a0a      	ldr	r2, [pc, #40]	@ (8002350 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002328:	4c0a      	ldr	r4, [pc, #40]	@ (8002354 <LoopFillZerobss+0x22>)
  movs r3, #0
 800232a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800232c:	e001      	b.n	8002332 <LoopFillZerobss>

0800232e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800232e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002330:	3204      	adds	r2, #4

08002332 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002332:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002334:	d3fb      	bcc.n	800232e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002336:	f004 f813 	bl	8006360 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800233a:	f7ff fde3 	bl	8001f04 <main>
  bx  lr    
 800233e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002340:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002344:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002348:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 800234c:	08008128 	.word	0x08008128
  ldr r2, =_sbss
 8002350:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8002354:	20000328 	.word	0x20000328

08002358 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002358:	e7fe      	b.n	8002358 <ADC_IRQHandler>
	...

0800235c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002360:	4b0e      	ldr	r3, [pc, #56]	@ (800239c <HAL_Init+0x40>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a0d      	ldr	r2, [pc, #52]	@ (800239c <HAL_Init+0x40>)
 8002366:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800236a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800236c:	4b0b      	ldr	r3, [pc, #44]	@ (800239c <HAL_Init+0x40>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a0a      	ldr	r2, [pc, #40]	@ (800239c <HAL_Init+0x40>)
 8002372:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002376:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002378:	4b08      	ldr	r3, [pc, #32]	@ (800239c <HAL_Init+0x40>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a07      	ldr	r2, [pc, #28]	@ (800239c <HAL_Init+0x40>)
 800237e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002382:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002384:	2003      	movs	r0, #3
 8002386:	f000 f94f 	bl	8002628 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800238a:	200f      	movs	r0, #15
 800238c:	f000 f808 	bl	80023a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002390:	f7ff fe52 	bl	8002038 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002394:	2300      	movs	r3, #0
}
 8002396:	4618      	mov	r0, r3
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	40023c00 	.word	0x40023c00

080023a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b082      	sub	sp, #8
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023a8:	4b12      	ldr	r3, [pc, #72]	@ (80023f4 <HAL_InitTick+0x54>)
 80023aa:	681a      	ldr	r2, [r3, #0]
 80023ac:	4b12      	ldr	r3, [pc, #72]	@ (80023f8 <HAL_InitTick+0x58>)
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	4619      	mov	r1, r3
 80023b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80023ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80023be:	4618      	mov	r0, r3
 80023c0:	f000 f967 	bl	8002692 <HAL_SYSTICK_Config>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d001      	beq.n	80023ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023ca:	2301      	movs	r3, #1
 80023cc:	e00e      	b.n	80023ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2b0f      	cmp	r3, #15
 80023d2:	d80a      	bhi.n	80023ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023d4:	2200      	movs	r2, #0
 80023d6:	6879      	ldr	r1, [r7, #4]
 80023d8:	f04f 30ff 	mov.w	r0, #4294967295
 80023dc:	f000 f92f 	bl	800263e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023e0:	4a06      	ldr	r2, [pc, #24]	@ (80023fc <HAL_InitTick+0x5c>)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023e6:	2300      	movs	r3, #0
 80023e8:	e000      	b.n	80023ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023ea:	2301      	movs	r3, #1
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	3708      	adds	r7, #8
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	20000004 	.word	0x20000004
 80023f8:	2000000c 	.word	0x2000000c
 80023fc:	20000008 	.word	0x20000008

08002400 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002400:	b480      	push	{r7}
 8002402:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002404:	4b06      	ldr	r3, [pc, #24]	@ (8002420 <HAL_IncTick+0x20>)
 8002406:	781b      	ldrb	r3, [r3, #0]
 8002408:	461a      	mov	r2, r3
 800240a:	4b06      	ldr	r3, [pc, #24]	@ (8002424 <HAL_IncTick+0x24>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4413      	add	r3, r2
 8002410:	4a04      	ldr	r2, [pc, #16]	@ (8002424 <HAL_IncTick+0x24>)
 8002412:	6013      	str	r3, [r2, #0]
}
 8002414:	bf00      	nop
 8002416:	46bd      	mov	sp, r7
 8002418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241c:	4770      	bx	lr
 800241e:	bf00      	nop
 8002420:	2000000c 	.word	0x2000000c
 8002424:	200001ec 	.word	0x200001ec

08002428 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002428:	b480      	push	{r7}
 800242a:	af00      	add	r7, sp, #0
  return uwTick;
 800242c:	4b03      	ldr	r3, [pc, #12]	@ (800243c <HAL_GetTick+0x14>)
 800242e:	681b      	ldr	r3, [r3, #0]
}
 8002430:	4618      	mov	r0, r3
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop
 800243c:	200001ec 	.word	0x200001ec

08002440 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b084      	sub	sp, #16
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002448:	f7ff ffee 	bl	8002428 <HAL_GetTick>
 800244c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002458:	d005      	beq.n	8002466 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800245a:	4b0a      	ldr	r3, [pc, #40]	@ (8002484 <HAL_Delay+0x44>)
 800245c:	781b      	ldrb	r3, [r3, #0]
 800245e:	461a      	mov	r2, r3
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	4413      	add	r3, r2
 8002464:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002466:	bf00      	nop
 8002468:	f7ff ffde 	bl	8002428 <HAL_GetTick>
 800246c:	4602      	mov	r2, r0
 800246e:	68bb      	ldr	r3, [r7, #8]
 8002470:	1ad3      	subs	r3, r2, r3
 8002472:	68fa      	ldr	r2, [r7, #12]
 8002474:	429a      	cmp	r2, r3
 8002476:	d8f7      	bhi.n	8002468 <HAL_Delay+0x28>
  {
  }
}
 8002478:	bf00      	nop
 800247a:	bf00      	nop
 800247c:	3710      	adds	r7, #16
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
 8002482:	bf00      	nop
 8002484:	2000000c 	.word	0x2000000c

08002488 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002488:	b480      	push	{r7}
 800248a:	b085      	sub	sp, #20
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	f003 0307 	and.w	r3, r3, #7
 8002496:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002498:	4b0c      	ldr	r3, [pc, #48]	@ (80024cc <__NVIC_SetPriorityGrouping+0x44>)
 800249a:	68db      	ldr	r3, [r3, #12]
 800249c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800249e:	68ba      	ldr	r2, [r7, #8]
 80024a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024a4:	4013      	ands	r3, r2
 80024a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024b0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80024b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024ba:	4a04      	ldr	r2, [pc, #16]	@ (80024cc <__NVIC_SetPriorityGrouping+0x44>)
 80024bc:	68bb      	ldr	r3, [r7, #8]
 80024be:	60d3      	str	r3, [r2, #12]
}
 80024c0:	bf00      	nop
 80024c2:	3714      	adds	r7, #20
 80024c4:	46bd      	mov	sp, r7
 80024c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ca:	4770      	bx	lr
 80024cc:	e000ed00 	.word	0xe000ed00

080024d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024d0:	b480      	push	{r7}
 80024d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024d4:	4b04      	ldr	r3, [pc, #16]	@ (80024e8 <__NVIC_GetPriorityGrouping+0x18>)
 80024d6:	68db      	ldr	r3, [r3, #12]
 80024d8:	0a1b      	lsrs	r3, r3, #8
 80024da:	f003 0307 	and.w	r3, r3, #7
}
 80024de:	4618      	mov	r0, r3
 80024e0:	46bd      	mov	sp, r7
 80024e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e6:	4770      	bx	lr
 80024e8:	e000ed00 	.word	0xe000ed00

080024ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b083      	sub	sp, #12
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	4603      	mov	r3, r0
 80024f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	db0b      	blt.n	8002516 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024fe:	79fb      	ldrb	r3, [r7, #7]
 8002500:	f003 021f 	and.w	r2, r3, #31
 8002504:	4907      	ldr	r1, [pc, #28]	@ (8002524 <__NVIC_EnableIRQ+0x38>)
 8002506:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800250a:	095b      	lsrs	r3, r3, #5
 800250c:	2001      	movs	r0, #1
 800250e:	fa00 f202 	lsl.w	r2, r0, r2
 8002512:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002516:	bf00      	nop
 8002518:	370c      	adds	r7, #12
 800251a:	46bd      	mov	sp, r7
 800251c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002520:	4770      	bx	lr
 8002522:	bf00      	nop
 8002524:	e000e100 	.word	0xe000e100

08002528 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002528:	b480      	push	{r7}
 800252a:	b083      	sub	sp, #12
 800252c:	af00      	add	r7, sp, #0
 800252e:	4603      	mov	r3, r0
 8002530:	6039      	str	r1, [r7, #0]
 8002532:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002534:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002538:	2b00      	cmp	r3, #0
 800253a:	db0a      	blt.n	8002552 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	b2da      	uxtb	r2, r3
 8002540:	490c      	ldr	r1, [pc, #48]	@ (8002574 <__NVIC_SetPriority+0x4c>)
 8002542:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002546:	0112      	lsls	r2, r2, #4
 8002548:	b2d2      	uxtb	r2, r2
 800254a:	440b      	add	r3, r1
 800254c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002550:	e00a      	b.n	8002568 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	b2da      	uxtb	r2, r3
 8002556:	4908      	ldr	r1, [pc, #32]	@ (8002578 <__NVIC_SetPriority+0x50>)
 8002558:	79fb      	ldrb	r3, [r7, #7]
 800255a:	f003 030f 	and.w	r3, r3, #15
 800255e:	3b04      	subs	r3, #4
 8002560:	0112      	lsls	r2, r2, #4
 8002562:	b2d2      	uxtb	r2, r2
 8002564:	440b      	add	r3, r1
 8002566:	761a      	strb	r2, [r3, #24]
}
 8002568:	bf00      	nop
 800256a:	370c      	adds	r7, #12
 800256c:	46bd      	mov	sp, r7
 800256e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002572:	4770      	bx	lr
 8002574:	e000e100 	.word	0xe000e100
 8002578:	e000ed00 	.word	0xe000ed00

0800257c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800257c:	b480      	push	{r7}
 800257e:	b089      	sub	sp, #36	@ 0x24
 8002580:	af00      	add	r7, sp, #0
 8002582:	60f8      	str	r0, [r7, #12]
 8002584:	60b9      	str	r1, [r7, #8]
 8002586:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	f003 0307 	and.w	r3, r3, #7
 800258e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002590:	69fb      	ldr	r3, [r7, #28]
 8002592:	f1c3 0307 	rsb	r3, r3, #7
 8002596:	2b04      	cmp	r3, #4
 8002598:	bf28      	it	cs
 800259a:	2304      	movcs	r3, #4
 800259c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800259e:	69fb      	ldr	r3, [r7, #28]
 80025a0:	3304      	adds	r3, #4
 80025a2:	2b06      	cmp	r3, #6
 80025a4:	d902      	bls.n	80025ac <NVIC_EncodePriority+0x30>
 80025a6:	69fb      	ldr	r3, [r7, #28]
 80025a8:	3b03      	subs	r3, #3
 80025aa:	e000      	b.n	80025ae <NVIC_EncodePriority+0x32>
 80025ac:	2300      	movs	r3, #0
 80025ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025b0:	f04f 32ff 	mov.w	r2, #4294967295
 80025b4:	69bb      	ldr	r3, [r7, #24]
 80025b6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ba:	43da      	mvns	r2, r3
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	401a      	ands	r2, r3
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025c4:	f04f 31ff 	mov.w	r1, #4294967295
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	fa01 f303 	lsl.w	r3, r1, r3
 80025ce:	43d9      	mvns	r1, r3
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025d4:	4313      	orrs	r3, r2
         );
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	3724      	adds	r7, #36	@ 0x24
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr
	...

080025e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b082      	sub	sp, #8
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	3b01      	subs	r3, #1
 80025f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80025f4:	d301      	bcc.n	80025fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025f6:	2301      	movs	r3, #1
 80025f8:	e00f      	b.n	800261a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025fa:	4a0a      	ldr	r2, [pc, #40]	@ (8002624 <SysTick_Config+0x40>)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	3b01      	subs	r3, #1
 8002600:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002602:	210f      	movs	r1, #15
 8002604:	f04f 30ff 	mov.w	r0, #4294967295
 8002608:	f7ff ff8e 	bl	8002528 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800260c:	4b05      	ldr	r3, [pc, #20]	@ (8002624 <SysTick_Config+0x40>)
 800260e:	2200      	movs	r2, #0
 8002610:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002612:	4b04      	ldr	r3, [pc, #16]	@ (8002624 <SysTick_Config+0x40>)
 8002614:	2207      	movs	r2, #7
 8002616:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002618:	2300      	movs	r3, #0
}
 800261a:	4618      	mov	r0, r3
 800261c:	3708      	adds	r7, #8
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	e000e010 	.word	0xe000e010

08002628 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002630:	6878      	ldr	r0, [r7, #4]
 8002632:	f7ff ff29 	bl	8002488 <__NVIC_SetPriorityGrouping>
}
 8002636:	bf00      	nop
 8002638:	3708      	adds	r7, #8
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}

0800263e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800263e:	b580      	push	{r7, lr}
 8002640:	b086      	sub	sp, #24
 8002642:	af00      	add	r7, sp, #0
 8002644:	4603      	mov	r3, r0
 8002646:	60b9      	str	r1, [r7, #8]
 8002648:	607a      	str	r2, [r7, #4]
 800264a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800264c:	2300      	movs	r3, #0
 800264e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002650:	f7ff ff3e 	bl	80024d0 <__NVIC_GetPriorityGrouping>
 8002654:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002656:	687a      	ldr	r2, [r7, #4]
 8002658:	68b9      	ldr	r1, [r7, #8]
 800265a:	6978      	ldr	r0, [r7, #20]
 800265c:	f7ff ff8e 	bl	800257c <NVIC_EncodePriority>
 8002660:	4602      	mov	r2, r0
 8002662:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002666:	4611      	mov	r1, r2
 8002668:	4618      	mov	r0, r3
 800266a:	f7ff ff5d 	bl	8002528 <__NVIC_SetPriority>
}
 800266e:	bf00      	nop
 8002670:	3718      	adds	r7, #24
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}

08002676 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002676:	b580      	push	{r7, lr}
 8002678:	b082      	sub	sp, #8
 800267a:	af00      	add	r7, sp, #0
 800267c:	4603      	mov	r3, r0
 800267e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002680:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002684:	4618      	mov	r0, r3
 8002686:	f7ff ff31 	bl	80024ec <__NVIC_EnableIRQ>
}
 800268a:	bf00      	nop
 800268c:	3708      	adds	r7, #8
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}

08002692 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002692:	b580      	push	{r7, lr}
 8002694:	b082      	sub	sp, #8
 8002696:	af00      	add	r7, sp, #0
 8002698:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800269a:	6878      	ldr	r0, [r7, #4]
 800269c:	f7ff ffa2 	bl	80025e4 <SysTick_Config>
 80026a0:	4603      	mov	r3, r0
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3708      	adds	r7, #8
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
	...

080026ac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b086      	sub	sp, #24
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80026b4:	2300      	movs	r3, #0
 80026b6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80026b8:	f7ff feb6 	bl	8002428 <HAL_GetTick>
 80026bc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d101      	bne.n	80026c8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80026c4:	2301      	movs	r3, #1
 80026c6:	e099      	b.n	80027fc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2202      	movs	r2, #2
 80026cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2200      	movs	r2, #0
 80026d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f022 0201 	bic.w	r2, r2, #1
 80026e6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026e8:	e00f      	b.n	800270a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80026ea:	f7ff fe9d 	bl	8002428 <HAL_GetTick>
 80026ee:	4602      	mov	r2, r0
 80026f0:	693b      	ldr	r3, [r7, #16]
 80026f2:	1ad3      	subs	r3, r2, r3
 80026f4:	2b05      	cmp	r3, #5
 80026f6:	d908      	bls.n	800270a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2220      	movs	r2, #32
 80026fc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2203      	movs	r2, #3
 8002702:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002706:	2303      	movs	r3, #3
 8002708:	e078      	b.n	80027fc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f003 0301 	and.w	r3, r3, #1
 8002714:	2b00      	cmp	r3, #0
 8002716:	d1e8      	bne.n	80026ea <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002720:	697a      	ldr	r2, [r7, #20]
 8002722:	4b38      	ldr	r3, [pc, #224]	@ (8002804 <HAL_DMA_Init+0x158>)
 8002724:	4013      	ands	r3, r2
 8002726:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	685a      	ldr	r2, [r3, #4]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002736:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	691b      	ldr	r3, [r3, #16]
 800273c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002742:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	699b      	ldr	r3, [r3, #24]
 8002748:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800274e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6a1b      	ldr	r3, [r3, #32]
 8002754:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002756:	697a      	ldr	r2, [r7, #20]
 8002758:	4313      	orrs	r3, r2
 800275a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002760:	2b04      	cmp	r3, #4
 8002762:	d107      	bne.n	8002774 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800276c:	4313      	orrs	r3, r2
 800276e:	697a      	ldr	r2, [r7, #20]
 8002770:	4313      	orrs	r3, r2
 8002772:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	697a      	ldr	r2, [r7, #20]
 800277a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	695b      	ldr	r3, [r3, #20]
 8002782:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	f023 0307 	bic.w	r3, r3, #7
 800278a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002790:	697a      	ldr	r2, [r7, #20]
 8002792:	4313      	orrs	r3, r2
 8002794:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800279a:	2b04      	cmp	r3, #4
 800279c:	d117      	bne.n	80027ce <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027a2:	697a      	ldr	r2, [r7, #20]
 80027a4:	4313      	orrs	r3, r2
 80027a6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d00e      	beq.n	80027ce <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80027b0:	6878      	ldr	r0, [r7, #4]
 80027b2:	f000 fb0d 	bl	8002dd0 <DMA_CheckFifoParam>
 80027b6:	4603      	mov	r3, r0
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d008      	beq.n	80027ce <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2240      	movs	r2, #64	@ 0x40
 80027c0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2201      	movs	r2, #1
 80027c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80027ca:	2301      	movs	r3, #1
 80027cc:	e016      	b.n	80027fc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	697a      	ldr	r2, [r7, #20]
 80027d4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f000 fac4 	bl	8002d64 <DMA_CalcBaseAndBitshift>
 80027dc:	4603      	mov	r3, r0
 80027de:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027e4:	223f      	movs	r2, #63	@ 0x3f
 80027e6:	409a      	lsls	r2, r3
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2200      	movs	r2, #0
 80027f0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2201      	movs	r2, #1
 80027f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80027fa:	2300      	movs	r3, #0
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	3718      	adds	r7, #24
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}
 8002804:	f010803f 	.word	0xf010803f

08002808 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b086      	sub	sp, #24
 800280c:	af00      	add	r7, sp, #0
 800280e:	60f8      	str	r0, [r7, #12]
 8002810:	60b9      	str	r1, [r7, #8]
 8002812:	607a      	str	r2, [r7, #4]
 8002814:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002816:	2300      	movs	r3, #0
 8002818:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800281e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002826:	2b01      	cmp	r3, #1
 8002828:	d101      	bne.n	800282e <HAL_DMA_Start_IT+0x26>
 800282a:	2302      	movs	r3, #2
 800282c:	e040      	b.n	80028b0 <HAL_DMA_Start_IT+0xa8>
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	2201      	movs	r2, #1
 8002832:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800283c:	b2db      	uxtb	r3, r3
 800283e:	2b01      	cmp	r3, #1
 8002840:	d12f      	bne.n	80028a2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	2202      	movs	r2, #2
 8002846:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	2200      	movs	r2, #0
 800284e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	687a      	ldr	r2, [r7, #4]
 8002854:	68b9      	ldr	r1, [r7, #8]
 8002856:	68f8      	ldr	r0, [r7, #12]
 8002858:	f000 fa56 	bl	8002d08 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002860:	223f      	movs	r2, #63	@ 0x3f
 8002862:	409a      	lsls	r2, r3
 8002864:	693b      	ldr	r3, [r7, #16]
 8002866:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f042 0216 	orr.w	r2, r2, #22
 8002876:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800287c:	2b00      	cmp	r3, #0
 800287e:	d007      	beq.n	8002890 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f042 0208 	orr.w	r2, r2, #8
 800288e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	681a      	ldr	r2, [r3, #0]
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f042 0201 	orr.w	r2, r2, #1
 800289e:	601a      	str	r2, [r3, #0]
 80028a0:	e005      	b.n	80028ae <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	2200      	movs	r2, #0
 80028a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80028aa:	2302      	movs	r3, #2
 80028ac:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80028ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	3718      	adds	r7, #24
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}

080028b8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b084      	sub	sp, #16
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028c4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80028c6:	f7ff fdaf 	bl	8002428 <HAL_GetTick>
 80028ca:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80028d2:	b2db      	uxtb	r3, r3
 80028d4:	2b02      	cmp	r3, #2
 80028d6:	d008      	beq.n	80028ea <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2280      	movs	r2, #128	@ 0x80
 80028dc:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2200      	movs	r2, #0
 80028e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
 80028e8:	e052      	b.n	8002990 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	681a      	ldr	r2, [r3, #0]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f022 0216 	bic.w	r2, r2, #22
 80028f8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	695a      	ldr	r2, [r3, #20]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002908:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800290e:	2b00      	cmp	r3, #0
 8002910:	d103      	bne.n	800291a <HAL_DMA_Abort+0x62>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002916:	2b00      	cmp	r3, #0
 8002918:	d007      	beq.n	800292a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	681a      	ldr	r2, [r3, #0]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f022 0208 	bic.w	r2, r2, #8
 8002928:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	681a      	ldr	r2, [r3, #0]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f022 0201 	bic.w	r2, r2, #1
 8002938:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800293a:	e013      	b.n	8002964 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800293c:	f7ff fd74 	bl	8002428 <HAL_GetTick>
 8002940:	4602      	mov	r2, r0
 8002942:	68bb      	ldr	r3, [r7, #8]
 8002944:	1ad3      	subs	r3, r2, r3
 8002946:	2b05      	cmp	r3, #5
 8002948:	d90c      	bls.n	8002964 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2220      	movs	r2, #32
 800294e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2203      	movs	r2, #3
 8002954:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2200      	movs	r2, #0
 800295c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002960:	2303      	movs	r3, #3
 8002962:	e015      	b.n	8002990 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 0301 	and.w	r3, r3, #1
 800296e:	2b00      	cmp	r3, #0
 8002970:	d1e4      	bne.n	800293c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002976:	223f      	movs	r2, #63	@ 0x3f
 8002978:	409a      	lsls	r2, r3
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2201      	movs	r2, #1
 8002982:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2200      	movs	r2, #0
 800298a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800298e:	2300      	movs	r3, #0
}
 8002990:	4618      	mov	r0, r3
 8002992:	3710      	adds	r7, #16
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}

08002998 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002998:	b480      	push	{r7}
 800299a:	b083      	sub	sp, #12
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80029a6:	b2db      	uxtb	r3, r3
 80029a8:	2b02      	cmp	r3, #2
 80029aa:	d004      	beq.n	80029b6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2280      	movs	r2, #128	@ 0x80
 80029b0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80029b2:	2301      	movs	r3, #1
 80029b4:	e00c      	b.n	80029d0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2205      	movs	r2, #5
 80029ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f022 0201 	bic.w	r2, r2, #1
 80029cc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80029ce:	2300      	movs	r3, #0
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	370c      	adds	r7, #12
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr

080029dc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b086      	sub	sp, #24
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80029e4:	2300      	movs	r3, #0
 80029e6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80029e8:	4b8e      	ldr	r3, [pc, #568]	@ (8002c24 <HAL_DMA_IRQHandler+0x248>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a8e      	ldr	r2, [pc, #568]	@ (8002c28 <HAL_DMA_IRQHandler+0x24c>)
 80029ee:	fba2 2303 	umull	r2, r3, r2, r3
 80029f2:	0a9b      	lsrs	r3, r3, #10
 80029f4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029fa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a06:	2208      	movs	r2, #8
 8002a08:	409a      	lsls	r2, r3
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	4013      	ands	r3, r2
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d01a      	beq.n	8002a48 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f003 0304 	and.w	r3, r3, #4
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d013      	beq.n	8002a48 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f022 0204 	bic.w	r2, r2, #4
 8002a2e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a34:	2208      	movs	r2, #8
 8002a36:	409a      	lsls	r2, r3
 8002a38:	693b      	ldr	r3, [r7, #16]
 8002a3a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a40:	f043 0201 	orr.w	r2, r3, #1
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a4c:	2201      	movs	r2, #1
 8002a4e:	409a      	lsls	r2, r3
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	4013      	ands	r3, r2
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d012      	beq.n	8002a7e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	695b      	ldr	r3, [r3, #20]
 8002a5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d00b      	beq.n	8002a7e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	409a      	lsls	r2, r3
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a76:	f043 0202 	orr.w	r2, r3, #2
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a82:	2204      	movs	r2, #4
 8002a84:	409a      	lsls	r2, r3
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	4013      	ands	r3, r2
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d012      	beq.n	8002ab4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f003 0302 	and.w	r3, r3, #2
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d00b      	beq.n	8002ab4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aa0:	2204      	movs	r2, #4
 8002aa2:	409a      	lsls	r2, r3
 8002aa4:	693b      	ldr	r3, [r7, #16]
 8002aa6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002aac:	f043 0204 	orr.w	r2, r3, #4
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ab8:	2210      	movs	r2, #16
 8002aba:	409a      	lsls	r2, r3
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	4013      	ands	r3, r2
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d043      	beq.n	8002b4c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f003 0308 	and.w	r3, r3, #8
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d03c      	beq.n	8002b4c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ad6:	2210      	movs	r2, #16
 8002ad8:	409a      	lsls	r2, r3
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d018      	beq.n	8002b1e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d108      	bne.n	8002b0c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d024      	beq.n	8002b4c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b06:	6878      	ldr	r0, [r7, #4]
 8002b08:	4798      	blx	r3
 8002b0a:	e01f      	b.n	8002b4c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d01b      	beq.n	8002b4c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b18:	6878      	ldr	r0, [r7, #4]
 8002b1a:	4798      	blx	r3
 8002b1c:	e016      	b.n	8002b4c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d107      	bne.n	8002b3c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	681a      	ldr	r2, [r3, #0]
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f022 0208 	bic.w	r2, r2, #8
 8002b3a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d003      	beq.n	8002b4c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b48:	6878      	ldr	r0, [r7, #4]
 8002b4a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b50:	2220      	movs	r2, #32
 8002b52:	409a      	lsls	r2, r3
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	4013      	ands	r3, r2
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	f000 808f 	beq.w	8002c7c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f003 0310 	and.w	r3, r3, #16
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	f000 8087 	beq.w	8002c7c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b72:	2220      	movs	r2, #32
 8002b74:	409a      	lsls	r2, r3
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b80:	b2db      	uxtb	r3, r3
 8002b82:	2b05      	cmp	r3, #5
 8002b84:	d136      	bne.n	8002bf4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	681a      	ldr	r2, [r3, #0]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f022 0216 	bic.w	r2, r2, #22
 8002b94:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	695a      	ldr	r2, [r3, #20]
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002ba4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d103      	bne.n	8002bb6 <HAL_DMA_IRQHandler+0x1da>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d007      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f022 0208 	bic.w	r2, r2, #8
 8002bc4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bca:	223f      	movs	r2, #63	@ 0x3f
 8002bcc:	409a      	lsls	r2, r3
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2201      	movs	r2, #1
 8002bd6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d07e      	beq.n	8002ce8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002bee:	6878      	ldr	r0, [r7, #4]
 8002bf0:	4798      	blx	r3
        }
        return;
 8002bf2:	e079      	b.n	8002ce8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d01d      	beq.n	8002c3e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d10d      	bne.n	8002c2c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d031      	beq.n	8002c7c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c1c:	6878      	ldr	r0, [r7, #4]
 8002c1e:	4798      	blx	r3
 8002c20:	e02c      	b.n	8002c7c <HAL_DMA_IRQHandler+0x2a0>
 8002c22:	bf00      	nop
 8002c24:	20000004 	.word	0x20000004
 8002c28:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d023      	beq.n	8002c7c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c38:	6878      	ldr	r0, [r7, #4]
 8002c3a:	4798      	blx	r3
 8002c3c:	e01e      	b.n	8002c7c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d10f      	bne.n	8002c6c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f022 0210 	bic.w	r2, r2, #16
 8002c5a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2201      	movs	r2, #1
 8002c60:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2200      	movs	r2, #0
 8002c68:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d003      	beq.n	8002c7c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c78:	6878      	ldr	r0, [r7, #4]
 8002c7a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d032      	beq.n	8002cea <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c88:	f003 0301 	and.w	r3, r3, #1
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d022      	beq.n	8002cd6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2205      	movs	r2, #5
 8002c94:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	681a      	ldr	r2, [r3, #0]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f022 0201 	bic.w	r2, r2, #1
 8002ca6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	3301      	adds	r3, #1
 8002cac:	60bb      	str	r3, [r7, #8]
 8002cae:	697a      	ldr	r2, [r7, #20]
 8002cb0:	429a      	cmp	r2, r3
 8002cb2:	d307      	bcc.n	8002cc4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f003 0301 	and.w	r3, r3, #1
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d1f2      	bne.n	8002ca8 <HAL_DMA_IRQHandler+0x2cc>
 8002cc2:	e000      	b.n	8002cc6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002cc4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2201      	movs	r2, #1
 8002cca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d005      	beq.n	8002cea <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ce2:	6878      	ldr	r0, [r7, #4]
 8002ce4:	4798      	blx	r3
 8002ce6:	e000      	b.n	8002cea <HAL_DMA_IRQHandler+0x30e>
        return;
 8002ce8:	bf00      	nop
    }
  }
}
 8002cea:	3718      	adds	r7, #24
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}

08002cf0 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b083      	sub	sp, #12
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	370c      	adds	r7, #12
 8002d00:	46bd      	mov	sp, r7
 8002d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d06:	4770      	bx	lr

08002d08 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b085      	sub	sp, #20
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	60f8      	str	r0, [r7, #12]
 8002d10:	60b9      	str	r1, [r7, #8]
 8002d12:	607a      	str	r2, [r7, #4]
 8002d14:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	681a      	ldr	r2, [r3, #0]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002d24:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	683a      	ldr	r2, [r7, #0]
 8002d2c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	689b      	ldr	r3, [r3, #8]
 8002d32:	2b40      	cmp	r3, #64	@ 0x40
 8002d34:	d108      	bne.n	8002d48 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	687a      	ldr	r2, [r7, #4]
 8002d3c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	68ba      	ldr	r2, [r7, #8]
 8002d44:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002d46:	e007      	b.n	8002d58 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	68ba      	ldr	r2, [r7, #8]
 8002d4e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	687a      	ldr	r2, [r7, #4]
 8002d56:	60da      	str	r2, [r3, #12]
}
 8002d58:	bf00      	nop
 8002d5a:	3714      	adds	r7, #20
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d62:	4770      	bx	lr

08002d64 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b085      	sub	sp, #20
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	b2db      	uxtb	r3, r3
 8002d72:	3b10      	subs	r3, #16
 8002d74:	4a14      	ldr	r2, [pc, #80]	@ (8002dc8 <DMA_CalcBaseAndBitshift+0x64>)
 8002d76:	fba2 2303 	umull	r2, r3, r2, r3
 8002d7a:	091b      	lsrs	r3, r3, #4
 8002d7c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002d7e:	4a13      	ldr	r2, [pc, #76]	@ (8002dcc <DMA_CalcBaseAndBitshift+0x68>)
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	4413      	add	r3, r2
 8002d84:	781b      	ldrb	r3, [r3, #0]
 8002d86:	461a      	mov	r2, r3
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	2b03      	cmp	r3, #3
 8002d90:	d909      	bls.n	8002da6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002d9a:	f023 0303 	bic.w	r3, r3, #3
 8002d9e:	1d1a      	adds	r2, r3, #4
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	659a      	str	r2, [r3, #88]	@ 0x58
 8002da4:	e007      	b.n	8002db6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002dae:	f023 0303 	bic.w	r3, r3, #3
 8002db2:	687a      	ldr	r2, [r7, #4]
 8002db4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3714      	adds	r7, #20
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc4:	4770      	bx	lr
 8002dc6:	bf00      	nop
 8002dc8:	aaaaaaab 	.word	0xaaaaaaab
 8002dcc:	08008098 	.word	0x08008098

08002dd0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b085      	sub	sp, #20
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002de0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	699b      	ldr	r3, [r3, #24]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d11f      	bne.n	8002e2a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002dea:	68bb      	ldr	r3, [r7, #8]
 8002dec:	2b03      	cmp	r3, #3
 8002dee:	d856      	bhi.n	8002e9e <DMA_CheckFifoParam+0xce>
 8002df0:	a201      	add	r2, pc, #4	@ (adr r2, 8002df8 <DMA_CheckFifoParam+0x28>)
 8002df2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002df6:	bf00      	nop
 8002df8:	08002e09 	.word	0x08002e09
 8002dfc:	08002e1b 	.word	0x08002e1b
 8002e00:	08002e09 	.word	0x08002e09
 8002e04:	08002e9f 	.word	0x08002e9f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e0c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d046      	beq.n	8002ea2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002e14:	2301      	movs	r3, #1
 8002e16:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e18:	e043      	b.n	8002ea2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e1e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002e22:	d140      	bne.n	8002ea6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e28:	e03d      	b.n	8002ea6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	699b      	ldr	r3, [r3, #24]
 8002e2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e32:	d121      	bne.n	8002e78 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	2b03      	cmp	r3, #3
 8002e38:	d837      	bhi.n	8002eaa <DMA_CheckFifoParam+0xda>
 8002e3a:	a201      	add	r2, pc, #4	@ (adr r2, 8002e40 <DMA_CheckFifoParam+0x70>)
 8002e3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e40:	08002e51 	.word	0x08002e51
 8002e44:	08002e57 	.word	0x08002e57
 8002e48:	08002e51 	.word	0x08002e51
 8002e4c:	08002e69 	.word	0x08002e69
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002e50:	2301      	movs	r3, #1
 8002e52:	73fb      	strb	r3, [r7, #15]
      break;
 8002e54:	e030      	b.n	8002eb8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e5a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d025      	beq.n	8002eae <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e66:	e022      	b.n	8002eae <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e6c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002e70:	d11f      	bne.n	8002eb2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002e72:	2301      	movs	r3, #1
 8002e74:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002e76:	e01c      	b.n	8002eb2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	2b02      	cmp	r3, #2
 8002e7c:	d903      	bls.n	8002e86 <DMA_CheckFifoParam+0xb6>
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	2b03      	cmp	r3, #3
 8002e82:	d003      	beq.n	8002e8c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002e84:	e018      	b.n	8002eb8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	73fb      	strb	r3, [r7, #15]
      break;
 8002e8a:	e015      	b.n	8002eb8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e90:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d00e      	beq.n	8002eb6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	73fb      	strb	r3, [r7, #15]
      break;
 8002e9c:	e00b      	b.n	8002eb6 <DMA_CheckFifoParam+0xe6>
      break;
 8002e9e:	bf00      	nop
 8002ea0:	e00a      	b.n	8002eb8 <DMA_CheckFifoParam+0xe8>
      break;
 8002ea2:	bf00      	nop
 8002ea4:	e008      	b.n	8002eb8 <DMA_CheckFifoParam+0xe8>
      break;
 8002ea6:	bf00      	nop
 8002ea8:	e006      	b.n	8002eb8 <DMA_CheckFifoParam+0xe8>
      break;
 8002eaa:	bf00      	nop
 8002eac:	e004      	b.n	8002eb8 <DMA_CheckFifoParam+0xe8>
      break;
 8002eae:	bf00      	nop
 8002eb0:	e002      	b.n	8002eb8 <DMA_CheckFifoParam+0xe8>
      break;   
 8002eb2:	bf00      	nop
 8002eb4:	e000      	b.n	8002eb8 <DMA_CheckFifoParam+0xe8>
      break;
 8002eb6:	bf00      	nop
    }
  } 
  
  return status; 
 8002eb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	3714      	adds	r7, #20
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec4:	4770      	bx	lr
 8002ec6:	bf00      	nop

08002ec8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b089      	sub	sp, #36	@ 0x24
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
 8002ed0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002eda:	2300      	movs	r3, #0
 8002edc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ede:	2300      	movs	r3, #0
 8002ee0:	61fb      	str	r3, [r7, #28]
 8002ee2:	e16b      	b.n	80031bc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	69fb      	ldr	r3, [r7, #28]
 8002ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8002eec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	697a      	ldr	r2, [r7, #20]
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ef8:	693a      	ldr	r2, [r7, #16]
 8002efa:	697b      	ldr	r3, [r7, #20]
 8002efc:	429a      	cmp	r2, r3
 8002efe:	f040 815a 	bne.w	80031b6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	f003 0303 	and.w	r3, r3, #3
 8002f0a:	2b01      	cmp	r3, #1
 8002f0c:	d005      	beq.n	8002f1a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f16:	2b02      	cmp	r3, #2
 8002f18:	d130      	bne.n	8002f7c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	689b      	ldr	r3, [r3, #8]
 8002f1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f20:	69fb      	ldr	r3, [r7, #28]
 8002f22:	005b      	lsls	r3, r3, #1
 8002f24:	2203      	movs	r2, #3
 8002f26:	fa02 f303 	lsl.w	r3, r2, r3
 8002f2a:	43db      	mvns	r3, r3
 8002f2c:	69ba      	ldr	r2, [r7, #24]
 8002f2e:	4013      	ands	r3, r2
 8002f30:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	68da      	ldr	r2, [r3, #12]
 8002f36:	69fb      	ldr	r3, [r7, #28]
 8002f38:	005b      	lsls	r3, r3, #1
 8002f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3e:	69ba      	ldr	r2, [r7, #24]
 8002f40:	4313      	orrs	r3, r2
 8002f42:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	69ba      	ldr	r2, [r7, #24]
 8002f48:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f50:	2201      	movs	r2, #1
 8002f52:	69fb      	ldr	r3, [r7, #28]
 8002f54:	fa02 f303 	lsl.w	r3, r2, r3
 8002f58:	43db      	mvns	r3, r3
 8002f5a:	69ba      	ldr	r2, [r7, #24]
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	091b      	lsrs	r3, r3, #4
 8002f66:	f003 0201 	and.w	r2, r3, #1
 8002f6a:	69fb      	ldr	r3, [r7, #28]
 8002f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f70:	69ba      	ldr	r2, [r7, #24]
 8002f72:	4313      	orrs	r3, r2
 8002f74:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	69ba      	ldr	r2, [r7, #24]
 8002f7a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	f003 0303 	and.w	r3, r3, #3
 8002f84:	2b03      	cmp	r3, #3
 8002f86:	d017      	beq.n	8002fb8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f8e:	69fb      	ldr	r3, [r7, #28]
 8002f90:	005b      	lsls	r3, r3, #1
 8002f92:	2203      	movs	r2, #3
 8002f94:	fa02 f303 	lsl.w	r3, r2, r3
 8002f98:	43db      	mvns	r3, r3
 8002f9a:	69ba      	ldr	r2, [r7, #24]
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	689a      	ldr	r2, [r3, #8]
 8002fa4:	69fb      	ldr	r3, [r7, #28]
 8002fa6:	005b      	lsls	r3, r3, #1
 8002fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fac:	69ba      	ldr	r2, [r7, #24]
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	69ba      	ldr	r2, [r7, #24]
 8002fb6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	f003 0303 	and.w	r3, r3, #3
 8002fc0:	2b02      	cmp	r3, #2
 8002fc2:	d123      	bne.n	800300c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002fc4:	69fb      	ldr	r3, [r7, #28]
 8002fc6:	08da      	lsrs	r2, r3, #3
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	3208      	adds	r2, #8
 8002fcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002fd2:	69fb      	ldr	r3, [r7, #28]
 8002fd4:	f003 0307 	and.w	r3, r3, #7
 8002fd8:	009b      	lsls	r3, r3, #2
 8002fda:	220f      	movs	r2, #15
 8002fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe0:	43db      	mvns	r3, r3
 8002fe2:	69ba      	ldr	r2, [r7, #24]
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	691a      	ldr	r2, [r3, #16]
 8002fec:	69fb      	ldr	r3, [r7, #28]
 8002fee:	f003 0307 	and.w	r3, r3, #7
 8002ff2:	009b      	lsls	r3, r3, #2
 8002ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff8:	69ba      	ldr	r2, [r7, #24]
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002ffe:	69fb      	ldr	r3, [r7, #28]
 8003000:	08da      	lsrs	r2, r3, #3
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	3208      	adds	r2, #8
 8003006:	69b9      	ldr	r1, [r7, #24]
 8003008:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003012:	69fb      	ldr	r3, [r7, #28]
 8003014:	005b      	lsls	r3, r3, #1
 8003016:	2203      	movs	r2, #3
 8003018:	fa02 f303 	lsl.w	r3, r2, r3
 800301c:	43db      	mvns	r3, r3
 800301e:	69ba      	ldr	r2, [r7, #24]
 8003020:	4013      	ands	r3, r2
 8003022:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	f003 0203 	and.w	r2, r3, #3
 800302c:	69fb      	ldr	r3, [r7, #28]
 800302e:	005b      	lsls	r3, r3, #1
 8003030:	fa02 f303 	lsl.w	r3, r2, r3
 8003034:	69ba      	ldr	r2, [r7, #24]
 8003036:	4313      	orrs	r3, r2
 8003038:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	69ba      	ldr	r2, [r7, #24]
 800303e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003048:	2b00      	cmp	r3, #0
 800304a:	f000 80b4 	beq.w	80031b6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800304e:	2300      	movs	r3, #0
 8003050:	60fb      	str	r3, [r7, #12]
 8003052:	4b60      	ldr	r3, [pc, #384]	@ (80031d4 <HAL_GPIO_Init+0x30c>)
 8003054:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003056:	4a5f      	ldr	r2, [pc, #380]	@ (80031d4 <HAL_GPIO_Init+0x30c>)
 8003058:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800305c:	6453      	str	r3, [r2, #68]	@ 0x44
 800305e:	4b5d      	ldr	r3, [pc, #372]	@ (80031d4 <HAL_GPIO_Init+0x30c>)
 8003060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003062:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003066:	60fb      	str	r3, [r7, #12]
 8003068:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800306a:	4a5b      	ldr	r2, [pc, #364]	@ (80031d8 <HAL_GPIO_Init+0x310>)
 800306c:	69fb      	ldr	r3, [r7, #28]
 800306e:	089b      	lsrs	r3, r3, #2
 8003070:	3302      	adds	r3, #2
 8003072:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003076:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003078:	69fb      	ldr	r3, [r7, #28]
 800307a:	f003 0303 	and.w	r3, r3, #3
 800307e:	009b      	lsls	r3, r3, #2
 8003080:	220f      	movs	r2, #15
 8003082:	fa02 f303 	lsl.w	r3, r2, r3
 8003086:	43db      	mvns	r3, r3
 8003088:	69ba      	ldr	r2, [r7, #24]
 800308a:	4013      	ands	r3, r2
 800308c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	4a52      	ldr	r2, [pc, #328]	@ (80031dc <HAL_GPIO_Init+0x314>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d02b      	beq.n	80030ee <HAL_GPIO_Init+0x226>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	4a51      	ldr	r2, [pc, #324]	@ (80031e0 <HAL_GPIO_Init+0x318>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d025      	beq.n	80030ea <HAL_GPIO_Init+0x222>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	4a50      	ldr	r2, [pc, #320]	@ (80031e4 <HAL_GPIO_Init+0x31c>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d01f      	beq.n	80030e6 <HAL_GPIO_Init+0x21e>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	4a4f      	ldr	r2, [pc, #316]	@ (80031e8 <HAL_GPIO_Init+0x320>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d019      	beq.n	80030e2 <HAL_GPIO_Init+0x21a>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	4a4e      	ldr	r2, [pc, #312]	@ (80031ec <HAL_GPIO_Init+0x324>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d013      	beq.n	80030de <HAL_GPIO_Init+0x216>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	4a4d      	ldr	r2, [pc, #308]	@ (80031f0 <HAL_GPIO_Init+0x328>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d00d      	beq.n	80030da <HAL_GPIO_Init+0x212>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	4a4c      	ldr	r2, [pc, #304]	@ (80031f4 <HAL_GPIO_Init+0x32c>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d007      	beq.n	80030d6 <HAL_GPIO_Init+0x20e>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	4a4b      	ldr	r2, [pc, #300]	@ (80031f8 <HAL_GPIO_Init+0x330>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d101      	bne.n	80030d2 <HAL_GPIO_Init+0x20a>
 80030ce:	2307      	movs	r3, #7
 80030d0:	e00e      	b.n	80030f0 <HAL_GPIO_Init+0x228>
 80030d2:	2308      	movs	r3, #8
 80030d4:	e00c      	b.n	80030f0 <HAL_GPIO_Init+0x228>
 80030d6:	2306      	movs	r3, #6
 80030d8:	e00a      	b.n	80030f0 <HAL_GPIO_Init+0x228>
 80030da:	2305      	movs	r3, #5
 80030dc:	e008      	b.n	80030f0 <HAL_GPIO_Init+0x228>
 80030de:	2304      	movs	r3, #4
 80030e0:	e006      	b.n	80030f0 <HAL_GPIO_Init+0x228>
 80030e2:	2303      	movs	r3, #3
 80030e4:	e004      	b.n	80030f0 <HAL_GPIO_Init+0x228>
 80030e6:	2302      	movs	r3, #2
 80030e8:	e002      	b.n	80030f0 <HAL_GPIO_Init+0x228>
 80030ea:	2301      	movs	r3, #1
 80030ec:	e000      	b.n	80030f0 <HAL_GPIO_Init+0x228>
 80030ee:	2300      	movs	r3, #0
 80030f0:	69fa      	ldr	r2, [r7, #28]
 80030f2:	f002 0203 	and.w	r2, r2, #3
 80030f6:	0092      	lsls	r2, r2, #2
 80030f8:	4093      	lsls	r3, r2
 80030fa:	69ba      	ldr	r2, [r7, #24]
 80030fc:	4313      	orrs	r3, r2
 80030fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003100:	4935      	ldr	r1, [pc, #212]	@ (80031d8 <HAL_GPIO_Init+0x310>)
 8003102:	69fb      	ldr	r3, [r7, #28]
 8003104:	089b      	lsrs	r3, r3, #2
 8003106:	3302      	adds	r3, #2
 8003108:	69ba      	ldr	r2, [r7, #24]
 800310a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800310e:	4b3b      	ldr	r3, [pc, #236]	@ (80031fc <HAL_GPIO_Init+0x334>)
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003114:	693b      	ldr	r3, [r7, #16]
 8003116:	43db      	mvns	r3, r3
 8003118:	69ba      	ldr	r2, [r7, #24]
 800311a:	4013      	ands	r3, r2
 800311c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003126:	2b00      	cmp	r3, #0
 8003128:	d003      	beq.n	8003132 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800312a:	69ba      	ldr	r2, [r7, #24]
 800312c:	693b      	ldr	r3, [r7, #16]
 800312e:	4313      	orrs	r3, r2
 8003130:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003132:	4a32      	ldr	r2, [pc, #200]	@ (80031fc <HAL_GPIO_Init+0x334>)
 8003134:	69bb      	ldr	r3, [r7, #24]
 8003136:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003138:	4b30      	ldr	r3, [pc, #192]	@ (80031fc <HAL_GPIO_Init+0x334>)
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800313e:	693b      	ldr	r3, [r7, #16]
 8003140:	43db      	mvns	r3, r3
 8003142:	69ba      	ldr	r2, [r7, #24]
 8003144:	4013      	ands	r3, r2
 8003146:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003150:	2b00      	cmp	r3, #0
 8003152:	d003      	beq.n	800315c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003154:	69ba      	ldr	r2, [r7, #24]
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	4313      	orrs	r3, r2
 800315a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800315c:	4a27      	ldr	r2, [pc, #156]	@ (80031fc <HAL_GPIO_Init+0x334>)
 800315e:	69bb      	ldr	r3, [r7, #24]
 8003160:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003162:	4b26      	ldr	r3, [pc, #152]	@ (80031fc <HAL_GPIO_Init+0x334>)
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003168:	693b      	ldr	r3, [r7, #16]
 800316a:	43db      	mvns	r3, r3
 800316c:	69ba      	ldr	r2, [r7, #24]
 800316e:	4013      	ands	r3, r2
 8003170:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800317a:	2b00      	cmp	r3, #0
 800317c:	d003      	beq.n	8003186 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800317e:	69ba      	ldr	r2, [r7, #24]
 8003180:	693b      	ldr	r3, [r7, #16]
 8003182:	4313      	orrs	r3, r2
 8003184:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003186:	4a1d      	ldr	r2, [pc, #116]	@ (80031fc <HAL_GPIO_Init+0x334>)
 8003188:	69bb      	ldr	r3, [r7, #24]
 800318a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800318c:	4b1b      	ldr	r3, [pc, #108]	@ (80031fc <HAL_GPIO_Init+0x334>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003192:	693b      	ldr	r3, [r7, #16]
 8003194:	43db      	mvns	r3, r3
 8003196:	69ba      	ldr	r2, [r7, #24]
 8003198:	4013      	ands	r3, r2
 800319a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d003      	beq.n	80031b0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80031a8:	69ba      	ldr	r2, [r7, #24]
 80031aa:	693b      	ldr	r3, [r7, #16]
 80031ac:	4313      	orrs	r3, r2
 80031ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80031b0:	4a12      	ldr	r2, [pc, #72]	@ (80031fc <HAL_GPIO_Init+0x334>)
 80031b2:	69bb      	ldr	r3, [r7, #24]
 80031b4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031b6:	69fb      	ldr	r3, [r7, #28]
 80031b8:	3301      	adds	r3, #1
 80031ba:	61fb      	str	r3, [r7, #28]
 80031bc:	69fb      	ldr	r3, [r7, #28]
 80031be:	2b0f      	cmp	r3, #15
 80031c0:	f67f ae90 	bls.w	8002ee4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80031c4:	bf00      	nop
 80031c6:	bf00      	nop
 80031c8:	3724      	adds	r7, #36	@ 0x24
 80031ca:	46bd      	mov	sp, r7
 80031cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d0:	4770      	bx	lr
 80031d2:	bf00      	nop
 80031d4:	40023800 	.word	0x40023800
 80031d8:	40013800 	.word	0x40013800
 80031dc:	40020000 	.word	0x40020000
 80031e0:	40020400 	.word	0x40020400
 80031e4:	40020800 	.word	0x40020800
 80031e8:	40020c00 	.word	0x40020c00
 80031ec:	40021000 	.word	0x40021000
 80031f0:	40021400 	.word	0x40021400
 80031f4:	40021800 	.word	0x40021800
 80031f8:	40021c00 	.word	0x40021c00
 80031fc:	40013c00 	.word	0x40013c00

08003200 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003200:	b480      	push	{r7}
 8003202:	b083      	sub	sp, #12
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
 8003208:	460b      	mov	r3, r1
 800320a:	807b      	strh	r3, [r7, #2]
 800320c:	4613      	mov	r3, r2
 800320e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003210:	787b      	ldrb	r3, [r7, #1]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d003      	beq.n	800321e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003216:	887a      	ldrh	r2, [r7, #2]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800321c:	e003      	b.n	8003226 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800321e:	887b      	ldrh	r3, [r7, #2]
 8003220:	041a      	lsls	r2, r3, #16
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	619a      	str	r2, [r3, #24]
}
 8003226:	bf00      	nop
 8003228:	370c      	adds	r7, #12
 800322a:	46bd      	mov	sp, r7
 800322c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003230:	4770      	bx	lr
	...

08003234 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b084      	sub	sp, #16
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d101      	bne.n	8003246 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003242:	2301      	movs	r3, #1
 8003244:	e12b      	b.n	800349e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800324c:	b2db      	uxtb	r3, r3
 800324e:	2b00      	cmp	r3, #0
 8003250:	d106      	bne.n	8003260 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2200      	movs	r2, #0
 8003256:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800325a:	6878      	ldr	r0, [r7, #4]
 800325c:	f7fd fe80 	bl	8000f60 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2224      	movs	r2, #36	@ 0x24
 8003264:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	681a      	ldr	r2, [r3, #0]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f022 0201 	bic.w	r2, r2, #1
 8003276:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003286:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	681a      	ldr	r2, [r3, #0]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003296:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003298:	f001 fc20 	bl	8004adc <HAL_RCC_GetPCLK1Freq>
 800329c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	4a81      	ldr	r2, [pc, #516]	@ (80034a8 <HAL_I2C_Init+0x274>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d807      	bhi.n	80032b8 <HAL_I2C_Init+0x84>
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	4a80      	ldr	r2, [pc, #512]	@ (80034ac <HAL_I2C_Init+0x278>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	bf94      	ite	ls
 80032b0:	2301      	movls	r3, #1
 80032b2:	2300      	movhi	r3, #0
 80032b4:	b2db      	uxtb	r3, r3
 80032b6:	e006      	b.n	80032c6 <HAL_I2C_Init+0x92>
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	4a7d      	ldr	r2, [pc, #500]	@ (80034b0 <HAL_I2C_Init+0x27c>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	bf94      	ite	ls
 80032c0:	2301      	movls	r3, #1
 80032c2:	2300      	movhi	r3, #0
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d001      	beq.n	80032ce <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e0e7      	b.n	800349e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	4a78      	ldr	r2, [pc, #480]	@ (80034b4 <HAL_I2C_Init+0x280>)
 80032d2:	fba2 2303 	umull	r2, r3, r2, r3
 80032d6:	0c9b      	lsrs	r3, r3, #18
 80032d8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	68ba      	ldr	r2, [r7, #8]
 80032ea:	430a      	orrs	r2, r1
 80032ec:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	6a1b      	ldr	r3, [r3, #32]
 80032f4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	4a6a      	ldr	r2, [pc, #424]	@ (80034a8 <HAL_I2C_Init+0x274>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d802      	bhi.n	8003308 <HAL_I2C_Init+0xd4>
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	3301      	adds	r3, #1
 8003306:	e009      	b.n	800331c <HAL_I2C_Init+0xe8>
 8003308:	68bb      	ldr	r3, [r7, #8]
 800330a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800330e:	fb02 f303 	mul.w	r3, r2, r3
 8003312:	4a69      	ldr	r2, [pc, #420]	@ (80034b8 <HAL_I2C_Init+0x284>)
 8003314:	fba2 2303 	umull	r2, r3, r2, r3
 8003318:	099b      	lsrs	r3, r3, #6
 800331a:	3301      	adds	r3, #1
 800331c:	687a      	ldr	r2, [r7, #4]
 800331e:	6812      	ldr	r2, [r2, #0]
 8003320:	430b      	orrs	r3, r1
 8003322:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	69db      	ldr	r3, [r3, #28]
 800332a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800332e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	495c      	ldr	r1, [pc, #368]	@ (80034a8 <HAL_I2C_Init+0x274>)
 8003338:	428b      	cmp	r3, r1
 800333a:	d819      	bhi.n	8003370 <HAL_I2C_Init+0x13c>
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	1e59      	subs	r1, r3, #1
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	005b      	lsls	r3, r3, #1
 8003346:	fbb1 f3f3 	udiv	r3, r1, r3
 800334a:	1c59      	adds	r1, r3, #1
 800334c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003350:	400b      	ands	r3, r1
 8003352:	2b00      	cmp	r3, #0
 8003354:	d00a      	beq.n	800336c <HAL_I2C_Init+0x138>
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	1e59      	subs	r1, r3, #1
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	005b      	lsls	r3, r3, #1
 8003360:	fbb1 f3f3 	udiv	r3, r1, r3
 8003364:	3301      	adds	r3, #1
 8003366:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800336a:	e051      	b.n	8003410 <HAL_I2C_Init+0x1dc>
 800336c:	2304      	movs	r3, #4
 800336e:	e04f      	b.n	8003410 <HAL_I2C_Init+0x1dc>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	689b      	ldr	r3, [r3, #8]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d111      	bne.n	800339c <HAL_I2C_Init+0x168>
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	1e58      	subs	r0, r3, #1
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6859      	ldr	r1, [r3, #4]
 8003380:	460b      	mov	r3, r1
 8003382:	005b      	lsls	r3, r3, #1
 8003384:	440b      	add	r3, r1
 8003386:	fbb0 f3f3 	udiv	r3, r0, r3
 800338a:	3301      	adds	r3, #1
 800338c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003390:	2b00      	cmp	r3, #0
 8003392:	bf0c      	ite	eq
 8003394:	2301      	moveq	r3, #1
 8003396:	2300      	movne	r3, #0
 8003398:	b2db      	uxtb	r3, r3
 800339a:	e012      	b.n	80033c2 <HAL_I2C_Init+0x18e>
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	1e58      	subs	r0, r3, #1
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6859      	ldr	r1, [r3, #4]
 80033a4:	460b      	mov	r3, r1
 80033a6:	009b      	lsls	r3, r3, #2
 80033a8:	440b      	add	r3, r1
 80033aa:	0099      	lsls	r1, r3, #2
 80033ac:	440b      	add	r3, r1
 80033ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80033b2:	3301      	adds	r3, #1
 80033b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	bf0c      	ite	eq
 80033bc:	2301      	moveq	r3, #1
 80033be:	2300      	movne	r3, #0
 80033c0:	b2db      	uxtb	r3, r3
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d001      	beq.n	80033ca <HAL_I2C_Init+0x196>
 80033c6:	2301      	movs	r3, #1
 80033c8:	e022      	b.n	8003410 <HAL_I2C_Init+0x1dc>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d10e      	bne.n	80033f0 <HAL_I2C_Init+0x1bc>
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	1e58      	subs	r0, r3, #1
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6859      	ldr	r1, [r3, #4]
 80033da:	460b      	mov	r3, r1
 80033dc:	005b      	lsls	r3, r3, #1
 80033de:	440b      	add	r3, r1
 80033e0:	fbb0 f3f3 	udiv	r3, r0, r3
 80033e4:	3301      	adds	r3, #1
 80033e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80033ee:	e00f      	b.n	8003410 <HAL_I2C_Init+0x1dc>
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	1e58      	subs	r0, r3, #1
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6859      	ldr	r1, [r3, #4]
 80033f8:	460b      	mov	r3, r1
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	440b      	add	r3, r1
 80033fe:	0099      	lsls	r1, r3, #2
 8003400:	440b      	add	r3, r1
 8003402:	fbb0 f3f3 	udiv	r3, r0, r3
 8003406:	3301      	adds	r3, #1
 8003408:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800340c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003410:	6879      	ldr	r1, [r7, #4]
 8003412:	6809      	ldr	r1, [r1, #0]
 8003414:	4313      	orrs	r3, r2
 8003416:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	69da      	ldr	r2, [r3, #28]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6a1b      	ldr	r3, [r3, #32]
 800342a:	431a      	orrs	r2, r3
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	430a      	orrs	r2, r1
 8003432:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	689b      	ldr	r3, [r3, #8]
 800343a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800343e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003442:	687a      	ldr	r2, [r7, #4]
 8003444:	6911      	ldr	r1, [r2, #16]
 8003446:	687a      	ldr	r2, [r7, #4]
 8003448:	68d2      	ldr	r2, [r2, #12]
 800344a:	4311      	orrs	r1, r2
 800344c:	687a      	ldr	r2, [r7, #4]
 800344e:	6812      	ldr	r2, [r2, #0]
 8003450:	430b      	orrs	r3, r1
 8003452:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	68db      	ldr	r3, [r3, #12]
 800345a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	695a      	ldr	r2, [r3, #20]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	699b      	ldr	r3, [r3, #24]
 8003466:	431a      	orrs	r2, r3
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	430a      	orrs	r2, r1
 800346e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	681a      	ldr	r2, [r3, #0]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f042 0201 	orr.w	r2, r2, #1
 800347e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2200      	movs	r2, #0
 8003484:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2220      	movs	r2, #32
 800348a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2200      	movs	r2, #0
 8003492:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2200      	movs	r2, #0
 8003498:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800349c:	2300      	movs	r3, #0
}
 800349e:	4618      	mov	r0, r3
 80034a0:	3710      	adds	r7, #16
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}
 80034a6:	bf00      	nop
 80034a8:	000186a0 	.word	0x000186a0
 80034ac:	001e847f 	.word	0x001e847f
 80034b0:	003d08ff 	.word	0x003d08ff
 80034b4:	431bde83 	.word	0x431bde83
 80034b8:	10624dd3 	.word	0x10624dd3

080034bc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b088      	sub	sp, #32
 80034c0:	af02      	add	r7, sp, #8
 80034c2:	60f8      	str	r0, [r7, #12]
 80034c4:	4608      	mov	r0, r1
 80034c6:	4611      	mov	r1, r2
 80034c8:	461a      	mov	r2, r3
 80034ca:	4603      	mov	r3, r0
 80034cc:	817b      	strh	r3, [r7, #10]
 80034ce:	460b      	mov	r3, r1
 80034d0:	813b      	strh	r3, [r7, #8]
 80034d2:	4613      	mov	r3, r2
 80034d4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80034d6:	f7fe ffa7 	bl	8002428 <HAL_GetTick>
 80034da:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034e2:	b2db      	uxtb	r3, r3
 80034e4:	2b20      	cmp	r3, #32
 80034e6:	f040 80d9 	bne.w	800369c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	9300      	str	r3, [sp, #0]
 80034ee:	2319      	movs	r3, #25
 80034f0:	2201      	movs	r2, #1
 80034f2:	496d      	ldr	r1, [pc, #436]	@ (80036a8 <HAL_I2C_Mem_Write+0x1ec>)
 80034f4:	68f8      	ldr	r0, [r7, #12]
 80034f6:	f000 fc8b 	bl	8003e10 <I2C_WaitOnFlagUntilTimeout>
 80034fa:	4603      	mov	r3, r0
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d001      	beq.n	8003504 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003500:	2302      	movs	r3, #2
 8003502:	e0cc      	b.n	800369e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800350a:	2b01      	cmp	r3, #1
 800350c:	d101      	bne.n	8003512 <HAL_I2C_Mem_Write+0x56>
 800350e:	2302      	movs	r3, #2
 8003510:	e0c5      	b.n	800369e <HAL_I2C_Mem_Write+0x1e2>
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	2201      	movs	r2, #1
 8003516:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f003 0301 	and.w	r3, r3, #1
 8003524:	2b01      	cmp	r3, #1
 8003526:	d007      	beq.n	8003538 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f042 0201 	orr.w	r2, r2, #1
 8003536:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	681a      	ldr	r2, [r3, #0]
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003546:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	2221      	movs	r2, #33	@ 0x21
 800354c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	2240      	movs	r2, #64	@ 0x40
 8003554:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	2200      	movs	r2, #0
 800355c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	6a3a      	ldr	r2, [r7, #32]
 8003562:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003568:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800356e:	b29a      	uxth	r2, r3
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	4a4d      	ldr	r2, [pc, #308]	@ (80036ac <HAL_I2C_Mem_Write+0x1f0>)
 8003578:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800357a:	88f8      	ldrh	r0, [r7, #6]
 800357c:	893a      	ldrh	r2, [r7, #8]
 800357e:	8979      	ldrh	r1, [r7, #10]
 8003580:	697b      	ldr	r3, [r7, #20]
 8003582:	9301      	str	r3, [sp, #4]
 8003584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003586:	9300      	str	r3, [sp, #0]
 8003588:	4603      	mov	r3, r0
 800358a:	68f8      	ldr	r0, [r7, #12]
 800358c:	f000 fac2 	bl	8003b14 <I2C_RequestMemoryWrite>
 8003590:	4603      	mov	r3, r0
 8003592:	2b00      	cmp	r3, #0
 8003594:	d052      	beq.n	800363c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	e081      	b.n	800369e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800359a:	697a      	ldr	r2, [r7, #20]
 800359c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800359e:	68f8      	ldr	r0, [r7, #12]
 80035a0:	f000 fd50 	bl	8004044 <I2C_WaitOnTXEFlagUntilTimeout>
 80035a4:	4603      	mov	r3, r0
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d00d      	beq.n	80035c6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ae:	2b04      	cmp	r3, #4
 80035b0:	d107      	bne.n	80035c2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035c0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	e06b      	b.n	800369e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ca:	781a      	ldrb	r2, [r3, #0]
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035d6:	1c5a      	adds	r2, r3, #1
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035e0:	3b01      	subs	r3, #1
 80035e2:	b29a      	uxth	r2, r3
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035ec:	b29b      	uxth	r3, r3
 80035ee:	3b01      	subs	r3, #1
 80035f0:	b29a      	uxth	r2, r3
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	695b      	ldr	r3, [r3, #20]
 80035fc:	f003 0304 	and.w	r3, r3, #4
 8003600:	2b04      	cmp	r3, #4
 8003602:	d11b      	bne.n	800363c <HAL_I2C_Mem_Write+0x180>
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003608:	2b00      	cmp	r3, #0
 800360a:	d017      	beq.n	800363c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003610:	781a      	ldrb	r2, [r3, #0]
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800361c:	1c5a      	adds	r2, r3, #1
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003626:	3b01      	subs	r3, #1
 8003628:	b29a      	uxth	r2, r3
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003632:	b29b      	uxth	r3, r3
 8003634:	3b01      	subs	r3, #1
 8003636:	b29a      	uxth	r2, r3
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003640:	2b00      	cmp	r3, #0
 8003642:	d1aa      	bne.n	800359a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003644:	697a      	ldr	r2, [r7, #20]
 8003646:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003648:	68f8      	ldr	r0, [r7, #12]
 800364a:	f000 fd43 	bl	80040d4 <I2C_WaitOnBTFFlagUntilTimeout>
 800364e:	4603      	mov	r3, r0
 8003650:	2b00      	cmp	r3, #0
 8003652:	d00d      	beq.n	8003670 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003658:	2b04      	cmp	r3, #4
 800365a:	d107      	bne.n	800366c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	681a      	ldr	r2, [r3, #0]
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800366a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800366c:	2301      	movs	r3, #1
 800366e:	e016      	b.n	800369e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800367e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2220      	movs	r2, #32
 8003684:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2200      	movs	r2, #0
 800368c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	2200      	movs	r2, #0
 8003694:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003698:	2300      	movs	r3, #0
 800369a:	e000      	b.n	800369e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800369c:	2302      	movs	r3, #2
  }
}
 800369e:	4618      	mov	r0, r3
 80036a0:	3718      	adds	r7, #24
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}
 80036a6:	bf00      	nop
 80036a8:	00100002 	.word	0x00100002
 80036ac:	ffff0000 	.word	0xffff0000

080036b0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b08c      	sub	sp, #48	@ 0x30
 80036b4:	af02      	add	r7, sp, #8
 80036b6:	60f8      	str	r0, [r7, #12]
 80036b8:	4608      	mov	r0, r1
 80036ba:	4611      	mov	r1, r2
 80036bc:	461a      	mov	r2, r3
 80036be:	4603      	mov	r3, r0
 80036c0:	817b      	strh	r3, [r7, #10]
 80036c2:	460b      	mov	r3, r1
 80036c4:	813b      	strh	r3, [r7, #8]
 80036c6:	4613      	mov	r3, r2
 80036c8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80036ca:	f7fe fead 	bl	8002428 <HAL_GetTick>
 80036ce:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036d6:	b2db      	uxtb	r3, r3
 80036d8:	2b20      	cmp	r3, #32
 80036da:	f040 8214 	bne.w	8003b06 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80036de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036e0:	9300      	str	r3, [sp, #0]
 80036e2:	2319      	movs	r3, #25
 80036e4:	2201      	movs	r2, #1
 80036e6:	497b      	ldr	r1, [pc, #492]	@ (80038d4 <HAL_I2C_Mem_Read+0x224>)
 80036e8:	68f8      	ldr	r0, [r7, #12]
 80036ea:	f000 fb91 	bl	8003e10 <I2C_WaitOnFlagUntilTimeout>
 80036ee:	4603      	mov	r3, r0
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d001      	beq.n	80036f8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80036f4:	2302      	movs	r3, #2
 80036f6:	e207      	b.n	8003b08 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80036fe:	2b01      	cmp	r3, #1
 8003700:	d101      	bne.n	8003706 <HAL_I2C_Mem_Read+0x56>
 8003702:	2302      	movs	r3, #2
 8003704:	e200      	b.n	8003b08 <HAL_I2C_Mem_Read+0x458>
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	2201      	movs	r2, #1
 800370a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f003 0301 	and.w	r3, r3, #1
 8003718:	2b01      	cmp	r3, #1
 800371a:	d007      	beq.n	800372c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	681a      	ldr	r2, [r3, #0]
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f042 0201 	orr.w	r2, r2, #1
 800372a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	681a      	ldr	r2, [r3, #0]
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800373a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	2222      	movs	r2, #34	@ 0x22
 8003740:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	2240      	movs	r2, #64	@ 0x40
 8003748:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	2200      	movs	r2, #0
 8003750:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003756:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800375c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003762:	b29a      	uxth	r2, r3
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	4a5b      	ldr	r2, [pc, #364]	@ (80038d8 <HAL_I2C_Mem_Read+0x228>)
 800376c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800376e:	88f8      	ldrh	r0, [r7, #6]
 8003770:	893a      	ldrh	r2, [r7, #8]
 8003772:	8979      	ldrh	r1, [r7, #10]
 8003774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003776:	9301      	str	r3, [sp, #4]
 8003778:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800377a:	9300      	str	r3, [sp, #0]
 800377c:	4603      	mov	r3, r0
 800377e:	68f8      	ldr	r0, [r7, #12]
 8003780:	f000 fa5e 	bl	8003c40 <I2C_RequestMemoryRead>
 8003784:	4603      	mov	r3, r0
 8003786:	2b00      	cmp	r3, #0
 8003788:	d001      	beq.n	800378e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	e1bc      	b.n	8003b08 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003792:	2b00      	cmp	r3, #0
 8003794:	d113      	bne.n	80037be <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003796:	2300      	movs	r3, #0
 8003798:	623b      	str	r3, [r7, #32]
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	695b      	ldr	r3, [r3, #20]
 80037a0:	623b      	str	r3, [r7, #32]
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	699b      	ldr	r3, [r3, #24]
 80037a8:	623b      	str	r3, [r7, #32]
 80037aa:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037ba:	601a      	str	r2, [r3, #0]
 80037bc:	e190      	b.n	8003ae0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037c2:	2b01      	cmp	r3, #1
 80037c4:	d11b      	bne.n	80037fe <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037d4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037d6:	2300      	movs	r3, #0
 80037d8:	61fb      	str	r3, [r7, #28]
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	695b      	ldr	r3, [r3, #20]
 80037e0:	61fb      	str	r3, [r7, #28]
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	699b      	ldr	r3, [r3, #24]
 80037e8:	61fb      	str	r3, [r7, #28]
 80037ea:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	681a      	ldr	r2, [r3, #0]
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037fa:	601a      	str	r2, [r3, #0]
 80037fc:	e170      	b.n	8003ae0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003802:	2b02      	cmp	r3, #2
 8003804:	d11b      	bne.n	800383e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	681a      	ldr	r2, [r3, #0]
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003814:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	681a      	ldr	r2, [r3, #0]
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003824:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003826:	2300      	movs	r3, #0
 8003828:	61bb      	str	r3, [r7, #24]
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	695b      	ldr	r3, [r3, #20]
 8003830:	61bb      	str	r3, [r7, #24]
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	699b      	ldr	r3, [r3, #24]
 8003838:	61bb      	str	r3, [r7, #24]
 800383a:	69bb      	ldr	r3, [r7, #24]
 800383c:	e150      	b.n	8003ae0 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800383e:	2300      	movs	r3, #0
 8003840:	617b      	str	r3, [r7, #20]
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	695b      	ldr	r3, [r3, #20]
 8003848:	617b      	str	r3, [r7, #20]
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	699b      	ldr	r3, [r3, #24]
 8003850:	617b      	str	r3, [r7, #20]
 8003852:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003854:	e144      	b.n	8003ae0 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800385a:	2b03      	cmp	r3, #3
 800385c:	f200 80f1 	bhi.w	8003a42 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003864:	2b01      	cmp	r3, #1
 8003866:	d123      	bne.n	80038b0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003868:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800386a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800386c:	68f8      	ldr	r0, [r7, #12]
 800386e:	f000 fc79 	bl	8004164 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003872:	4603      	mov	r3, r0
 8003874:	2b00      	cmp	r3, #0
 8003876:	d001      	beq.n	800387c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003878:	2301      	movs	r3, #1
 800387a:	e145      	b.n	8003b08 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	691a      	ldr	r2, [r3, #16]
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003886:	b2d2      	uxtb	r2, r2
 8003888:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800388e:	1c5a      	adds	r2, r3, #1
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003898:	3b01      	subs	r3, #1
 800389a:	b29a      	uxth	r2, r3
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038a4:	b29b      	uxth	r3, r3
 80038a6:	3b01      	subs	r3, #1
 80038a8:	b29a      	uxth	r2, r3
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80038ae:	e117      	b.n	8003ae0 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038b4:	2b02      	cmp	r3, #2
 80038b6:	d14e      	bne.n	8003956 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80038b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ba:	9300      	str	r3, [sp, #0]
 80038bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038be:	2200      	movs	r2, #0
 80038c0:	4906      	ldr	r1, [pc, #24]	@ (80038dc <HAL_I2C_Mem_Read+0x22c>)
 80038c2:	68f8      	ldr	r0, [r7, #12]
 80038c4:	f000 faa4 	bl	8003e10 <I2C_WaitOnFlagUntilTimeout>
 80038c8:	4603      	mov	r3, r0
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d008      	beq.n	80038e0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e11a      	b.n	8003b08 <HAL_I2C_Mem_Read+0x458>
 80038d2:	bf00      	nop
 80038d4:	00100002 	.word	0x00100002
 80038d8:	ffff0000 	.word	0xffff0000
 80038dc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	681a      	ldr	r2, [r3, #0]
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038ee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	691a      	ldr	r2, [r3, #16]
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038fa:	b2d2      	uxtb	r2, r2
 80038fc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003902:	1c5a      	adds	r2, r3, #1
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800390c:	3b01      	subs	r3, #1
 800390e:	b29a      	uxth	r2, r3
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003918:	b29b      	uxth	r3, r3
 800391a:	3b01      	subs	r3, #1
 800391c:	b29a      	uxth	r2, r3
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	691a      	ldr	r2, [r3, #16]
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800392c:	b2d2      	uxtb	r2, r2
 800392e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003934:	1c5a      	adds	r2, r3, #1
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800393e:	3b01      	subs	r3, #1
 8003940:	b29a      	uxth	r2, r3
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800394a:	b29b      	uxth	r3, r3
 800394c:	3b01      	subs	r3, #1
 800394e:	b29a      	uxth	r2, r3
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003954:	e0c4      	b.n	8003ae0 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003958:	9300      	str	r3, [sp, #0]
 800395a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800395c:	2200      	movs	r2, #0
 800395e:	496c      	ldr	r1, [pc, #432]	@ (8003b10 <HAL_I2C_Mem_Read+0x460>)
 8003960:	68f8      	ldr	r0, [r7, #12]
 8003962:	f000 fa55 	bl	8003e10 <I2C_WaitOnFlagUntilTimeout>
 8003966:	4603      	mov	r3, r0
 8003968:	2b00      	cmp	r3, #0
 800396a:	d001      	beq.n	8003970 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800396c:	2301      	movs	r3, #1
 800396e:	e0cb      	b.n	8003b08 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800397e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	691a      	ldr	r2, [r3, #16]
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800398a:	b2d2      	uxtb	r2, r2
 800398c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003992:	1c5a      	adds	r2, r3, #1
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800399c:	3b01      	subs	r3, #1
 800399e:	b29a      	uxth	r2, r3
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039a8:	b29b      	uxth	r3, r3
 80039aa:	3b01      	subs	r3, #1
 80039ac:	b29a      	uxth	r2, r3
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80039b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039b4:	9300      	str	r3, [sp, #0]
 80039b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039b8:	2200      	movs	r2, #0
 80039ba:	4955      	ldr	r1, [pc, #340]	@ (8003b10 <HAL_I2C_Mem_Read+0x460>)
 80039bc:	68f8      	ldr	r0, [r7, #12]
 80039be:	f000 fa27 	bl	8003e10 <I2C_WaitOnFlagUntilTimeout>
 80039c2:	4603      	mov	r3, r0
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d001      	beq.n	80039cc <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80039c8:	2301      	movs	r3, #1
 80039ca:	e09d      	b.n	8003b08 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	681a      	ldr	r2, [r3, #0]
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	691a      	ldr	r2, [r3, #16]
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039e6:	b2d2      	uxtb	r2, r2
 80039e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039ee:	1c5a      	adds	r2, r3, #1
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039f8:	3b01      	subs	r3, #1
 80039fa:	b29a      	uxth	r2, r3
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a04:	b29b      	uxth	r3, r3
 8003a06:	3b01      	subs	r3, #1
 8003a08:	b29a      	uxth	r2, r3
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	691a      	ldr	r2, [r3, #16]
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a18:	b2d2      	uxtb	r2, r2
 8003a1a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a20:	1c5a      	adds	r2, r3, #1
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a2a:	3b01      	subs	r3, #1
 8003a2c:	b29a      	uxth	r2, r3
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a36:	b29b      	uxth	r3, r3
 8003a38:	3b01      	subs	r3, #1
 8003a3a:	b29a      	uxth	r2, r3
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003a40:	e04e      	b.n	8003ae0 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a44:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003a46:	68f8      	ldr	r0, [r7, #12]
 8003a48:	f000 fb8c 	bl	8004164 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d001      	beq.n	8003a56 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003a52:	2301      	movs	r3, #1
 8003a54:	e058      	b.n	8003b08 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	691a      	ldr	r2, [r3, #16]
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a60:	b2d2      	uxtb	r2, r2
 8003a62:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a68:	1c5a      	adds	r2, r3, #1
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a72:	3b01      	subs	r3, #1
 8003a74:	b29a      	uxth	r2, r3
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a7e:	b29b      	uxth	r3, r3
 8003a80:	3b01      	subs	r3, #1
 8003a82:	b29a      	uxth	r2, r3
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	695b      	ldr	r3, [r3, #20]
 8003a8e:	f003 0304 	and.w	r3, r3, #4
 8003a92:	2b04      	cmp	r3, #4
 8003a94:	d124      	bne.n	8003ae0 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a9a:	2b03      	cmp	r3, #3
 8003a9c:	d107      	bne.n	8003aae <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	681a      	ldr	r2, [r3, #0]
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003aac:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	691a      	ldr	r2, [r3, #16]
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ab8:	b2d2      	uxtb	r2, r2
 8003aba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ac0:	1c5a      	adds	r2, r3, #1
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003aca:	3b01      	subs	r3, #1
 8003acc:	b29a      	uxth	r2, r3
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ad6:	b29b      	uxth	r3, r3
 8003ad8:	3b01      	subs	r3, #1
 8003ada:	b29a      	uxth	r2, r3
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	f47f aeb6 	bne.w	8003856 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	2220      	movs	r2, #32
 8003aee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	2200      	movs	r2, #0
 8003af6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	2200      	movs	r2, #0
 8003afe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003b02:	2300      	movs	r3, #0
 8003b04:	e000      	b.n	8003b08 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003b06:	2302      	movs	r3, #2
  }
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	3728      	adds	r7, #40	@ 0x28
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}
 8003b10:	00010004 	.word	0x00010004

08003b14 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b088      	sub	sp, #32
 8003b18:	af02      	add	r7, sp, #8
 8003b1a:	60f8      	str	r0, [r7, #12]
 8003b1c:	4608      	mov	r0, r1
 8003b1e:	4611      	mov	r1, r2
 8003b20:	461a      	mov	r2, r3
 8003b22:	4603      	mov	r3, r0
 8003b24:	817b      	strh	r3, [r7, #10]
 8003b26:	460b      	mov	r3, r1
 8003b28:	813b      	strh	r3, [r7, #8]
 8003b2a:	4613      	mov	r3, r2
 8003b2c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	681a      	ldr	r2, [r3, #0]
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b3c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b40:	9300      	str	r3, [sp, #0]
 8003b42:	6a3b      	ldr	r3, [r7, #32]
 8003b44:	2200      	movs	r2, #0
 8003b46:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003b4a:	68f8      	ldr	r0, [r7, #12]
 8003b4c:	f000 f960 	bl	8003e10 <I2C_WaitOnFlagUntilTimeout>
 8003b50:	4603      	mov	r3, r0
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d00d      	beq.n	8003b72 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b60:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b64:	d103      	bne.n	8003b6e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b6c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003b6e:	2303      	movs	r3, #3
 8003b70:	e05f      	b.n	8003c32 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003b72:	897b      	ldrh	r3, [r7, #10]
 8003b74:	b2db      	uxtb	r3, r3
 8003b76:	461a      	mov	r2, r3
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003b80:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b84:	6a3a      	ldr	r2, [r7, #32]
 8003b86:	492d      	ldr	r1, [pc, #180]	@ (8003c3c <I2C_RequestMemoryWrite+0x128>)
 8003b88:	68f8      	ldr	r0, [r7, #12]
 8003b8a:	f000 f9bb 	bl	8003f04 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b8e:	4603      	mov	r3, r0
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d001      	beq.n	8003b98 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003b94:	2301      	movs	r3, #1
 8003b96:	e04c      	b.n	8003c32 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b98:	2300      	movs	r3, #0
 8003b9a:	617b      	str	r3, [r7, #20]
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	695b      	ldr	r3, [r3, #20]
 8003ba2:	617b      	str	r3, [r7, #20]
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	699b      	ldr	r3, [r3, #24]
 8003baa:	617b      	str	r3, [r7, #20]
 8003bac:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003bae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bb0:	6a39      	ldr	r1, [r7, #32]
 8003bb2:	68f8      	ldr	r0, [r7, #12]
 8003bb4:	f000 fa46 	bl	8004044 <I2C_WaitOnTXEFlagUntilTimeout>
 8003bb8:	4603      	mov	r3, r0
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d00d      	beq.n	8003bda <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bc2:	2b04      	cmp	r3, #4
 8003bc4:	d107      	bne.n	8003bd6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bd4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	e02b      	b.n	8003c32 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003bda:	88fb      	ldrh	r3, [r7, #6]
 8003bdc:	2b01      	cmp	r3, #1
 8003bde:	d105      	bne.n	8003bec <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003be0:	893b      	ldrh	r3, [r7, #8]
 8003be2:	b2da      	uxtb	r2, r3
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	611a      	str	r2, [r3, #16]
 8003bea:	e021      	b.n	8003c30 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003bec:	893b      	ldrh	r3, [r7, #8]
 8003bee:	0a1b      	lsrs	r3, r3, #8
 8003bf0:	b29b      	uxth	r3, r3
 8003bf2:	b2da      	uxtb	r2, r3
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003bfa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bfc:	6a39      	ldr	r1, [r7, #32]
 8003bfe:	68f8      	ldr	r0, [r7, #12]
 8003c00:	f000 fa20 	bl	8004044 <I2C_WaitOnTXEFlagUntilTimeout>
 8003c04:	4603      	mov	r3, r0
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d00d      	beq.n	8003c26 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c0e:	2b04      	cmp	r3, #4
 8003c10:	d107      	bne.n	8003c22 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c20:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003c22:	2301      	movs	r3, #1
 8003c24:	e005      	b.n	8003c32 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003c26:	893b      	ldrh	r3, [r7, #8]
 8003c28:	b2da      	uxtb	r2, r3
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003c30:	2300      	movs	r3, #0
}
 8003c32:	4618      	mov	r0, r3
 8003c34:	3718      	adds	r7, #24
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}
 8003c3a:	bf00      	nop
 8003c3c:	00010002 	.word	0x00010002

08003c40 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b088      	sub	sp, #32
 8003c44:	af02      	add	r7, sp, #8
 8003c46:	60f8      	str	r0, [r7, #12]
 8003c48:	4608      	mov	r0, r1
 8003c4a:	4611      	mov	r1, r2
 8003c4c:	461a      	mov	r2, r3
 8003c4e:	4603      	mov	r3, r0
 8003c50:	817b      	strh	r3, [r7, #10]
 8003c52:	460b      	mov	r3, r1
 8003c54:	813b      	strh	r3, [r7, #8]
 8003c56:	4613      	mov	r3, r2
 8003c58:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	681a      	ldr	r2, [r3, #0]
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003c68:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	681a      	ldr	r2, [r3, #0]
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c78:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c7c:	9300      	str	r3, [sp, #0]
 8003c7e:	6a3b      	ldr	r3, [r7, #32]
 8003c80:	2200      	movs	r2, #0
 8003c82:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003c86:	68f8      	ldr	r0, [r7, #12]
 8003c88:	f000 f8c2 	bl	8003e10 <I2C_WaitOnFlagUntilTimeout>
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d00d      	beq.n	8003cae <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c9c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ca0:	d103      	bne.n	8003caa <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ca8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003caa:	2303      	movs	r3, #3
 8003cac:	e0aa      	b.n	8003e04 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003cae:	897b      	ldrh	r3, [r7, #10]
 8003cb0:	b2db      	uxtb	r3, r3
 8003cb2:	461a      	mov	r2, r3
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003cbc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cc0:	6a3a      	ldr	r2, [r7, #32]
 8003cc2:	4952      	ldr	r1, [pc, #328]	@ (8003e0c <I2C_RequestMemoryRead+0x1cc>)
 8003cc4:	68f8      	ldr	r0, [r7, #12]
 8003cc6:	f000 f91d 	bl	8003f04 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d001      	beq.n	8003cd4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	e097      	b.n	8003e04 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	617b      	str	r3, [r7, #20]
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	695b      	ldr	r3, [r3, #20]
 8003cde:	617b      	str	r3, [r7, #20]
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	699b      	ldr	r3, [r3, #24]
 8003ce6:	617b      	str	r3, [r7, #20]
 8003ce8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003cea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003cec:	6a39      	ldr	r1, [r7, #32]
 8003cee:	68f8      	ldr	r0, [r7, #12]
 8003cf0:	f000 f9a8 	bl	8004044 <I2C_WaitOnTXEFlagUntilTimeout>
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d00d      	beq.n	8003d16 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cfe:	2b04      	cmp	r3, #4
 8003d00:	d107      	bne.n	8003d12 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	681a      	ldr	r2, [r3, #0]
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d10:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003d12:	2301      	movs	r3, #1
 8003d14:	e076      	b.n	8003e04 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003d16:	88fb      	ldrh	r3, [r7, #6]
 8003d18:	2b01      	cmp	r3, #1
 8003d1a:	d105      	bne.n	8003d28 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d1c:	893b      	ldrh	r3, [r7, #8]
 8003d1e:	b2da      	uxtb	r2, r3
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	611a      	str	r2, [r3, #16]
 8003d26:	e021      	b.n	8003d6c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003d28:	893b      	ldrh	r3, [r7, #8]
 8003d2a:	0a1b      	lsrs	r3, r3, #8
 8003d2c:	b29b      	uxth	r3, r3
 8003d2e:	b2da      	uxtb	r2, r3
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d38:	6a39      	ldr	r1, [r7, #32]
 8003d3a:	68f8      	ldr	r0, [r7, #12]
 8003d3c:	f000 f982 	bl	8004044 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d40:	4603      	mov	r3, r0
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d00d      	beq.n	8003d62 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d4a:	2b04      	cmp	r3, #4
 8003d4c:	d107      	bne.n	8003d5e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	681a      	ldr	r2, [r3, #0]
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d5c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003d5e:	2301      	movs	r3, #1
 8003d60:	e050      	b.n	8003e04 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d62:	893b      	ldrh	r3, [r7, #8]
 8003d64:	b2da      	uxtb	r2, r3
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d6e:	6a39      	ldr	r1, [r7, #32]
 8003d70:	68f8      	ldr	r0, [r7, #12]
 8003d72:	f000 f967 	bl	8004044 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d76:	4603      	mov	r3, r0
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d00d      	beq.n	8003d98 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d80:	2b04      	cmp	r3, #4
 8003d82:	d107      	bne.n	8003d94 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	681a      	ldr	r2, [r3, #0]
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d92:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	e035      	b.n	8003e04 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	681a      	ldr	r2, [r3, #0]
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003da6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003daa:	9300      	str	r3, [sp, #0]
 8003dac:	6a3b      	ldr	r3, [r7, #32]
 8003dae:	2200      	movs	r2, #0
 8003db0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003db4:	68f8      	ldr	r0, [r7, #12]
 8003db6:	f000 f82b 	bl	8003e10 <I2C_WaitOnFlagUntilTimeout>
 8003dba:	4603      	mov	r3, r0
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d00d      	beq.n	8003ddc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003dce:	d103      	bne.n	8003dd8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003dd6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003dd8:	2303      	movs	r3, #3
 8003dda:	e013      	b.n	8003e04 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003ddc:	897b      	ldrh	r3, [r7, #10]
 8003dde:	b2db      	uxtb	r3, r3
 8003de0:	f043 0301 	orr.w	r3, r3, #1
 8003de4:	b2da      	uxtb	r2, r3
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003dec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dee:	6a3a      	ldr	r2, [r7, #32]
 8003df0:	4906      	ldr	r1, [pc, #24]	@ (8003e0c <I2C_RequestMemoryRead+0x1cc>)
 8003df2:	68f8      	ldr	r0, [r7, #12]
 8003df4:	f000 f886 	bl	8003f04 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d001      	beq.n	8003e02 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	e000      	b.n	8003e04 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003e02:	2300      	movs	r3, #0
}
 8003e04:	4618      	mov	r0, r3
 8003e06:	3718      	adds	r7, #24
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	bd80      	pop	{r7, pc}
 8003e0c:	00010002 	.word	0x00010002

08003e10 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b084      	sub	sp, #16
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	60f8      	str	r0, [r7, #12]
 8003e18:	60b9      	str	r1, [r7, #8]
 8003e1a:	603b      	str	r3, [r7, #0]
 8003e1c:	4613      	mov	r3, r2
 8003e1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e20:	e048      	b.n	8003eb4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e28:	d044      	beq.n	8003eb4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e2a:	f7fe fafd 	bl	8002428 <HAL_GetTick>
 8003e2e:	4602      	mov	r2, r0
 8003e30:	69bb      	ldr	r3, [r7, #24]
 8003e32:	1ad3      	subs	r3, r2, r3
 8003e34:	683a      	ldr	r2, [r7, #0]
 8003e36:	429a      	cmp	r2, r3
 8003e38:	d302      	bcc.n	8003e40 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d139      	bne.n	8003eb4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	0c1b      	lsrs	r3, r3, #16
 8003e44:	b2db      	uxtb	r3, r3
 8003e46:	2b01      	cmp	r3, #1
 8003e48:	d10d      	bne.n	8003e66 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	695b      	ldr	r3, [r3, #20]
 8003e50:	43da      	mvns	r2, r3
 8003e52:	68bb      	ldr	r3, [r7, #8]
 8003e54:	4013      	ands	r3, r2
 8003e56:	b29b      	uxth	r3, r3
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	bf0c      	ite	eq
 8003e5c:	2301      	moveq	r3, #1
 8003e5e:	2300      	movne	r3, #0
 8003e60:	b2db      	uxtb	r3, r3
 8003e62:	461a      	mov	r2, r3
 8003e64:	e00c      	b.n	8003e80 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	699b      	ldr	r3, [r3, #24]
 8003e6c:	43da      	mvns	r2, r3
 8003e6e:	68bb      	ldr	r3, [r7, #8]
 8003e70:	4013      	ands	r3, r2
 8003e72:	b29b      	uxth	r3, r3
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	bf0c      	ite	eq
 8003e78:	2301      	moveq	r3, #1
 8003e7a:	2300      	movne	r3, #0
 8003e7c:	b2db      	uxtb	r3, r3
 8003e7e:	461a      	mov	r2, r3
 8003e80:	79fb      	ldrb	r3, [r7, #7]
 8003e82:	429a      	cmp	r2, r3
 8003e84:	d116      	bne.n	8003eb4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2220      	movs	r2, #32
 8003e90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2200      	movs	r2, #0
 8003e98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ea0:	f043 0220 	orr.w	r2, r3, #32
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	e023      	b.n	8003efc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	0c1b      	lsrs	r3, r3, #16
 8003eb8:	b2db      	uxtb	r3, r3
 8003eba:	2b01      	cmp	r3, #1
 8003ebc:	d10d      	bne.n	8003eda <I2C_WaitOnFlagUntilTimeout+0xca>
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	695b      	ldr	r3, [r3, #20]
 8003ec4:	43da      	mvns	r2, r3
 8003ec6:	68bb      	ldr	r3, [r7, #8]
 8003ec8:	4013      	ands	r3, r2
 8003eca:	b29b      	uxth	r3, r3
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	bf0c      	ite	eq
 8003ed0:	2301      	moveq	r3, #1
 8003ed2:	2300      	movne	r3, #0
 8003ed4:	b2db      	uxtb	r3, r3
 8003ed6:	461a      	mov	r2, r3
 8003ed8:	e00c      	b.n	8003ef4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	699b      	ldr	r3, [r3, #24]
 8003ee0:	43da      	mvns	r2, r3
 8003ee2:	68bb      	ldr	r3, [r7, #8]
 8003ee4:	4013      	ands	r3, r2
 8003ee6:	b29b      	uxth	r3, r3
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	bf0c      	ite	eq
 8003eec:	2301      	moveq	r3, #1
 8003eee:	2300      	movne	r3, #0
 8003ef0:	b2db      	uxtb	r3, r3
 8003ef2:	461a      	mov	r2, r3
 8003ef4:	79fb      	ldrb	r3, [r7, #7]
 8003ef6:	429a      	cmp	r2, r3
 8003ef8:	d093      	beq.n	8003e22 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003efa:	2300      	movs	r3, #0
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	3710      	adds	r7, #16
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bd80      	pop	{r7, pc}

08003f04 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b084      	sub	sp, #16
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	60f8      	str	r0, [r7, #12]
 8003f0c:	60b9      	str	r1, [r7, #8]
 8003f0e:	607a      	str	r2, [r7, #4]
 8003f10:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003f12:	e071      	b.n	8003ff8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	695b      	ldr	r3, [r3, #20]
 8003f1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f22:	d123      	bne.n	8003f6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	681a      	ldr	r2, [r3, #0]
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f32:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003f3c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	2200      	movs	r2, #0
 8003f42:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	2220      	movs	r2, #32
 8003f48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f58:	f043 0204 	orr.w	r2, r3, #4
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2200      	movs	r2, #0
 8003f64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003f68:	2301      	movs	r3, #1
 8003f6a:	e067      	b.n	800403c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f72:	d041      	beq.n	8003ff8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f74:	f7fe fa58 	bl	8002428 <HAL_GetTick>
 8003f78:	4602      	mov	r2, r0
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	1ad3      	subs	r3, r2, r3
 8003f7e:	687a      	ldr	r2, [r7, #4]
 8003f80:	429a      	cmp	r2, r3
 8003f82:	d302      	bcc.n	8003f8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d136      	bne.n	8003ff8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	0c1b      	lsrs	r3, r3, #16
 8003f8e:	b2db      	uxtb	r3, r3
 8003f90:	2b01      	cmp	r3, #1
 8003f92:	d10c      	bne.n	8003fae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	695b      	ldr	r3, [r3, #20]
 8003f9a:	43da      	mvns	r2, r3
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	4013      	ands	r3, r2
 8003fa0:	b29b      	uxth	r3, r3
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	bf14      	ite	ne
 8003fa6:	2301      	movne	r3, #1
 8003fa8:	2300      	moveq	r3, #0
 8003faa:	b2db      	uxtb	r3, r3
 8003fac:	e00b      	b.n	8003fc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	699b      	ldr	r3, [r3, #24]
 8003fb4:	43da      	mvns	r2, r3
 8003fb6:	68bb      	ldr	r3, [r7, #8]
 8003fb8:	4013      	ands	r3, r2
 8003fba:	b29b      	uxth	r3, r3
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	bf14      	ite	ne
 8003fc0:	2301      	movne	r3, #1
 8003fc2:	2300      	moveq	r3, #0
 8003fc4:	b2db      	uxtb	r3, r3
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d016      	beq.n	8003ff8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	2220      	movs	r2, #32
 8003fd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fe4:	f043 0220 	orr.w	r2, r3, #32
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	e021      	b.n	800403c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	0c1b      	lsrs	r3, r3, #16
 8003ffc:	b2db      	uxtb	r3, r3
 8003ffe:	2b01      	cmp	r3, #1
 8004000:	d10c      	bne.n	800401c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	695b      	ldr	r3, [r3, #20]
 8004008:	43da      	mvns	r2, r3
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	4013      	ands	r3, r2
 800400e:	b29b      	uxth	r3, r3
 8004010:	2b00      	cmp	r3, #0
 8004012:	bf14      	ite	ne
 8004014:	2301      	movne	r3, #1
 8004016:	2300      	moveq	r3, #0
 8004018:	b2db      	uxtb	r3, r3
 800401a:	e00b      	b.n	8004034 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	699b      	ldr	r3, [r3, #24]
 8004022:	43da      	mvns	r2, r3
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	4013      	ands	r3, r2
 8004028:	b29b      	uxth	r3, r3
 800402a:	2b00      	cmp	r3, #0
 800402c:	bf14      	ite	ne
 800402e:	2301      	movne	r3, #1
 8004030:	2300      	moveq	r3, #0
 8004032:	b2db      	uxtb	r3, r3
 8004034:	2b00      	cmp	r3, #0
 8004036:	f47f af6d 	bne.w	8003f14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800403a:	2300      	movs	r3, #0
}
 800403c:	4618      	mov	r0, r3
 800403e:	3710      	adds	r7, #16
 8004040:	46bd      	mov	sp, r7
 8004042:	bd80      	pop	{r7, pc}

08004044 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b084      	sub	sp, #16
 8004048:	af00      	add	r7, sp, #0
 800404a:	60f8      	str	r0, [r7, #12]
 800404c:	60b9      	str	r1, [r7, #8]
 800404e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004050:	e034      	b.n	80040bc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004052:	68f8      	ldr	r0, [r7, #12]
 8004054:	f000 f8e3 	bl	800421e <I2C_IsAcknowledgeFailed>
 8004058:	4603      	mov	r3, r0
 800405a:	2b00      	cmp	r3, #0
 800405c:	d001      	beq.n	8004062 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800405e:	2301      	movs	r3, #1
 8004060:	e034      	b.n	80040cc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004068:	d028      	beq.n	80040bc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800406a:	f7fe f9dd 	bl	8002428 <HAL_GetTick>
 800406e:	4602      	mov	r2, r0
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	1ad3      	subs	r3, r2, r3
 8004074:	68ba      	ldr	r2, [r7, #8]
 8004076:	429a      	cmp	r2, r3
 8004078:	d302      	bcc.n	8004080 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800407a:	68bb      	ldr	r3, [r7, #8]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d11d      	bne.n	80040bc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	695b      	ldr	r3, [r3, #20]
 8004086:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800408a:	2b80      	cmp	r3, #128	@ 0x80
 800408c:	d016      	beq.n	80040bc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	2200      	movs	r2, #0
 8004092:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	2220      	movs	r2, #32
 8004098:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	2200      	movs	r2, #0
 80040a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040a8:	f043 0220 	orr.w	r2, r3, #32
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2200      	movs	r2, #0
 80040b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80040b8:	2301      	movs	r3, #1
 80040ba:	e007      	b.n	80040cc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	695b      	ldr	r3, [r3, #20]
 80040c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040c6:	2b80      	cmp	r3, #128	@ 0x80
 80040c8:	d1c3      	bne.n	8004052 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80040ca:	2300      	movs	r3, #0
}
 80040cc:	4618      	mov	r0, r3
 80040ce:	3710      	adds	r7, #16
 80040d0:	46bd      	mov	sp, r7
 80040d2:	bd80      	pop	{r7, pc}

080040d4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b084      	sub	sp, #16
 80040d8:	af00      	add	r7, sp, #0
 80040da:	60f8      	str	r0, [r7, #12]
 80040dc:	60b9      	str	r1, [r7, #8]
 80040de:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80040e0:	e034      	b.n	800414c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80040e2:	68f8      	ldr	r0, [r7, #12]
 80040e4:	f000 f89b 	bl	800421e <I2C_IsAcknowledgeFailed>
 80040e8:	4603      	mov	r3, r0
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d001      	beq.n	80040f2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80040ee:	2301      	movs	r3, #1
 80040f0:	e034      	b.n	800415c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040f8:	d028      	beq.n	800414c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040fa:	f7fe f995 	bl	8002428 <HAL_GetTick>
 80040fe:	4602      	mov	r2, r0
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	1ad3      	subs	r3, r2, r3
 8004104:	68ba      	ldr	r2, [r7, #8]
 8004106:	429a      	cmp	r2, r3
 8004108:	d302      	bcc.n	8004110 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800410a:	68bb      	ldr	r3, [r7, #8]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d11d      	bne.n	800414c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	695b      	ldr	r3, [r3, #20]
 8004116:	f003 0304 	and.w	r3, r3, #4
 800411a:	2b04      	cmp	r3, #4
 800411c:	d016      	beq.n	800414c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	2200      	movs	r2, #0
 8004122:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	2220      	movs	r2, #32
 8004128:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	2200      	movs	r2, #0
 8004130:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004138:	f043 0220 	orr.w	r2, r3, #32
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	2200      	movs	r2, #0
 8004144:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004148:	2301      	movs	r3, #1
 800414a:	e007      	b.n	800415c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	695b      	ldr	r3, [r3, #20]
 8004152:	f003 0304 	and.w	r3, r3, #4
 8004156:	2b04      	cmp	r3, #4
 8004158:	d1c3      	bne.n	80040e2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800415a:	2300      	movs	r3, #0
}
 800415c:	4618      	mov	r0, r3
 800415e:	3710      	adds	r7, #16
 8004160:	46bd      	mov	sp, r7
 8004162:	bd80      	pop	{r7, pc}

08004164 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b084      	sub	sp, #16
 8004168:	af00      	add	r7, sp, #0
 800416a:	60f8      	str	r0, [r7, #12]
 800416c:	60b9      	str	r1, [r7, #8]
 800416e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004170:	e049      	b.n	8004206 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	695b      	ldr	r3, [r3, #20]
 8004178:	f003 0310 	and.w	r3, r3, #16
 800417c:	2b10      	cmp	r3, #16
 800417e:	d119      	bne.n	80041b4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f06f 0210 	mvn.w	r2, #16
 8004188:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	2200      	movs	r2, #0
 800418e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	2220      	movs	r2, #32
 8004194:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	2200      	movs	r2, #0
 800419c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	2200      	movs	r2, #0
 80041ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80041b0:	2301      	movs	r3, #1
 80041b2:	e030      	b.n	8004216 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041b4:	f7fe f938 	bl	8002428 <HAL_GetTick>
 80041b8:	4602      	mov	r2, r0
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	1ad3      	subs	r3, r2, r3
 80041be:	68ba      	ldr	r2, [r7, #8]
 80041c0:	429a      	cmp	r2, r3
 80041c2:	d302      	bcc.n	80041ca <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80041c4:	68bb      	ldr	r3, [r7, #8]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d11d      	bne.n	8004206 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	695b      	ldr	r3, [r3, #20]
 80041d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041d4:	2b40      	cmp	r3, #64	@ 0x40
 80041d6:	d016      	beq.n	8004206 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2200      	movs	r2, #0
 80041dc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	2220      	movs	r2, #32
 80041e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	2200      	movs	r2, #0
 80041ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041f2:	f043 0220 	orr.w	r2, r3, #32
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2200      	movs	r2, #0
 80041fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	e007      	b.n	8004216 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	695b      	ldr	r3, [r3, #20]
 800420c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004210:	2b40      	cmp	r3, #64	@ 0x40
 8004212:	d1ae      	bne.n	8004172 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004214:	2300      	movs	r3, #0
}
 8004216:	4618      	mov	r0, r3
 8004218:	3710      	adds	r7, #16
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}

0800421e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800421e:	b480      	push	{r7}
 8004220:	b083      	sub	sp, #12
 8004222:	af00      	add	r7, sp, #0
 8004224:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	695b      	ldr	r3, [r3, #20]
 800422c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004230:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004234:	d11b      	bne.n	800426e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800423e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2200      	movs	r2, #0
 8004244:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2220      	movs	r2, #32
 800424a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2200      	movs	r2, #0
 8004252:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800425a:	f043 0204 	orr.w	r2, r3, #4
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2200      	movs	r2, #0
 8004266:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800426a:	2301      	movs	r3, #1
 800426c:	e000      	b.n	8004270 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800426e:	2300      	movs	r3, #0
}
 8004270:	4618      	mov	r0, r3
 8004272:	370c      	adds	r7, #12
 8004274:	46bd      	mov	sp, r7
 8004276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427a:	4770      	bx	lr

0800427c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b086      	sub	sp, #24
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d101      	bne.n	800428e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800428a:	2301      	movs	r3, #1
 800428c:	e267      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f003 0301 	and.w	r3, r3, #1
 8004296:	2b00      	cmp	r3, #0
 8004298:	d075      	beq.n	8004386 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800429a:	4b88      	ldr	r3, [pc, #544]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 800429c:	689b      	ldr	r3, [r3, #8]
 800429e:	f003 030c 	and.w	r3, r3, #12
 80042a2:	2b04      	cmp	r3, #4
 80042a4:	d00c      	beq.n	80042c0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042a6:	4b85      	ldr	r3, [pc, #532]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80042ae:	2b08      	cmp	r3, #8
 80042b0:	d112      	bne.n	80042d8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042b2:	4b82      	ldr	r3, [pc, #520]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042ba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80042be:	d10b      	bne.n	80042d8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042c0:	4b7e      	ldr	r3, [pc, #504]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d05b      	beq.n	8004384 <HAL_RCC_OscConfig+0x108>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	685b      	ldr	r3, [r3, #4]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d157      	bne.n	8004384 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80042d4:	2301      	movs	r3, #1
 80042d6:	e242      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042e0:	d106      	bne.n	80042f0 <HAL_RCC_OscConfig+0x74>
 80042e2:	4b76      	ldr	r3, [pc, #472]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4a75      	ldr	r2, [pc, #468]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 80042e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042ec:	6013      	str	r3, [r2, #0]
 80042ee:	e01d      	b.n	800432c <HAL_RCC_OscConfig+0xb0>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80042f8:	d10c      	bne.n	8004314 <HAL_RCC_OscConfig+0x98>
 80042fa:	4b70      	ldr	r3, [pc, #448]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a6f      	ldr	r2, [pc, #444]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 8004300:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004304:	6013      	str	r3, [r2, #0]
 8004306:	4b6d      	ldr	r3, [pc, #436]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4a6c      	ldr	r2, [pc, #432]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 800430c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004310:	6013      	str	r3, [r2, #0]
 8004312:	e00b      	b.n	800432c <HAL_RCC_OscConfig+0xb0>
 8004314:	4b69      	ldr	r3, [pc, #420]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4a68      	ldr	r2, [pc, #416]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 800431a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800431e:	6013      	str	r3, [r2, #0]
 8004320:	4b66      	ldr	r3, [pc, #408]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a65      	ldr	r2, [pc, #404]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 8004326:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800432a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d013      	beq.n	800435c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004334:	f7fe f878 	bl	8002428 <HAL_GetTick>
 8004338:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800433a:	e008      	b.n	800434e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800433c:	f7fe f874 	bl	8002428 <HAL_GetTick>
 8004340:	4602      	mov	r2, r0
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	1ad3      	subs	r3, r2, r3
 8004346:	2b64      	cmp	r3, #100	@ 0x64
 8004348:	d901      	bls.n	800434e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800434a:	2303      	movs	r3, #3
 800434c:	e207      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800434e:	4b5b      	ldr	r3, [pc, #364]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004356:	2b00      	cmp	r3, #0
 8004358:	d0f0      	beq.n	800433c <HAL_RCC_OscConfig+0xc0>
 800435a:	e014      	b.n	8004386 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800435c:	f7fe f864 	bl	8002428 <HAL_GetTick>
 8004360:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004362:	e008      	b.n	8004376 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004364:	f7fe f860 	bl	8002428 <HAL_GetTick>
 8004368:	4602      	mov	r2, r0
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	1ad3      	subs	r3, r2, r3
 800436e:	2b64      	cmp	r3, #100	@ 0x64
 8004370:	d901      	bls.n	8004376 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004372:	2303      	movs	r3, #3
 8004374:	e1f3      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004376:	4b51      	ldr	r3, [pc, #324]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800437e:	2b00      	cmp	r3, #0
 8004380:	d1f0      	bne.n	8004364 <HAL_RCC_OscConfig+0xe8>
 8004382:	e000      	b.n	8004386 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004384:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f003 0302 	and.w	r3, r3, #2
 800438e:	2b00      	cmp	r3, #0
 8004390:	d063      	beq.n	800445a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004392:	4b4a      	ldr	r3, [pc, #296]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 8004394:	689b      	ldr	r3, [r3, #8]
 8004396:	f003 030c 	and.w	r3, r3, #12
 800439a:	2b00      	cmp	r3, #0
 800439c:	d00b      	beq.n	80043b6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800439e:	4b47      	ldr	r3, [pc, #284]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 80043a0:	689b      	ldr	r3, [r3, #8]
 80043a2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80043a6:	2b08      	cmp	r3, #8
 80043a8:	d11c      	bne.n	80043e4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80043aa:	4b44      	ldr	r3, [pc, #272]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d116      	bne.n	80043e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043b6:	4b41      	ldr	r3, [pc, #260]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f003 0302 	and.w	r3, r3, #2
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d005      	beq.n	80043ce <HAL_RCC_OscConfig+0x152>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	68db      	ldr	r3, [r3, #12]
 80043c6:	2b01      	cmp	r3, #1
 80043c8:	d001      	beq.n	80043ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80043ca:	2301      	movs	r3, #1
 80043cc:	e1c7      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043ce:	4b3b      	ldr	r3, [pc, #236]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	691b      	ldr	r3, [r3, #16]
 80043da:	00db      	lsls	r3, r3, #3
 80043dc:	4937      	ldr	r1, [pc, #220]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 80043de:	4313      	orrs	r3, r2
 80043e0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043e2:	e03a      	b.n	800445a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	68db      	ldr	r3, [r3, #12]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d020      	beq.n	800442e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80043ec:	4b34      	ldr	r3, [pc, #208]	@ (80044c0 <HAL_RCC_OscConfig+0x244>)
 80043ee:	2201      	movs	r2, #1
 80043f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043f2:	f7fe f819 	bl	8002428 <HAL_GetTick>
 80043f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043f8:	e008      	b.n	800440c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043fa:	f7fe f815 	bl	8002428 <HAL_GetTick>
 80043fe:	4602      	mov	r2, r0
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	1ad3      	subs	r3, r2, r3
 8004404:	2b02      	cmp	r3, #2
 8004406:	d901      	bls.n	800440c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004408:	2303      	movs	r3, #3
 800440a:	e1a8      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800440c:	4b2b      	ldr	r3, [pc, #172]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f003 0302 	and.w	r3, r3, #2
 8004414:	2b00      	cmp	r3, #0
 8004416:	d0f0      	beq.n	80043fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004418:	4b28      	ldr	r3, [pc, #160]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	691b      	ldr	r3, [r3, #16]
 8004424:	00db      	lsls	r3, r3, #3
 8004426:	4925      	ldr	r1, [pc, #148]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 8004428:	4313      	orrs	r3, r2
 800442a:	600b      	str	r3, [r1, #0]
 800442c:	e015      	b.n	800445a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800442e:	4b24      	ldr	r3, [pc, #144]	@ (80044c0 <HAL_RCC_OscConfig+0x244>)
 8004430:	2200      	movs	r2, #0
 8004432:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004434:	f7fd fff8 	bl	8002428 <HAL_GetTick>
 8004438:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800443a:	e008      	b.n	800444e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800443c:	f7fd fff4 	bl	8002428 <HAL_GetTick>
 8004440:	4602      	mov	r2, r0
 8004442:	693b      	ldr	r3, [r7, #16]
 8004444:	1ad3      	subs	r3, r2, r3
 8004446:	2b02      	cmp	r3, #2
 8004448:	d901      	bls.n	800444e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800444a:	2303      	movs	r3, #3
 800444c:	e187      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800444e:	4b1b      	ldr	r3, [pc, #108]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f003 0302 	and.w	r3, r3, #2
 8004456:	2b00      	cmp	r3, #0
 8004458:	d1f0      	bne.n	800443c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f003 0308 	and.w	r3, r3, #8
 8004462:	2b00      	cmp	r3, #0
 8004464:	d036      	beq.n	80044d4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	695b      	ldr	r3, [r3, #20]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d016      	beq.n	800449c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800446e:	4b15      	ldr	r3, [pc, #84]	@ (80044c4 <HAL_RCC_OscConfig+0x248>)
 8004470:	2201      	movs	r2, #1
 8004472:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004474:	f7fd ffd8 	bl	8002428 <HAL_GetTick>
 8004478:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800447a:	e008      	b.n	800448e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800447c:	f7fd ffd4 	bl	8002428 <HAL_GetTick>
 8004480:	4602      	mov	r2, r0
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	1ad3      	subs	r3, r2, r3
 8004486:	2b02      	cmp	r3, #2
 8004488:	d901      	bls.n	800448e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800448a:	2303      	movs	r3, #3
 800448c:	e167      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800448e:	4b0b      	ldr	r3, [pc, #44]	@ (80044bc <HAL_RCC_OscConfig+0x240>)
 8004490:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004492:	f003 0302 	and.w	r3, r3, #2
 8004496:	2b00      	cmp	r3, #0
 8004498:	d0f0      	beq.n	800447c <HAL_RCC_OscConfig+0x200>
 800449a:	e01b      	b.n	80044d4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800449c:	4b09      	ldr	r3, [pc, #36]	@ (80044c4 <HAL_RCC_OscConfig+0x248>)
 800449e:	2200      	movs	r2, #0
 80044a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044a2:	f7fd ffc1 	bl	8002428 <HAL_GetTick>
 80044a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044a8:	e00e      	b.n	80044c8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044aa:	f7fd ffbd 	bl	8002428 <HAL_GetTick>
 80044ae:	4602      	mov	r2, r0
 80044b0:	693b      	ldr	r3, [r7, #16]
 80044b2:	1ad3      	subs	r3, r2, r3
 80044b4:	2b02      	cmp	r3, #2
 80044b6:	d907      	bls.n	80044c8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80044b8:	2303      	movs	r3, #3
 80044ba:	e150      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
 80044bc:	40023800 	.word	0x40023800
 80044c0:	42470000 	.word	0x42470000
 80044c4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044c8:	4b88      	ldr	r3, [pc, #544]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 80044ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044cc:	f003 0302 	and.w	r3, r3, #2
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d1ea      	bne.n	80044aa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f003 0304 	and.w	r3, r3, #4
 80044dc:	2b00      	cmp	r3, #0
 80044de:	f000 8097 	beq.w	8004610 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044e2:	2300      	movs	r3, #0
 80044e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044e6:	4b81      	ldr	r3, [pc, #516]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 80044e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d10f      	bne.n	8004512 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044f2:	2300      	movs	r3, #0
 80044f4:	60bb      	str	r3, [r7, #8]
 80044f6:	4b7d      	ldr	r3, [pc, #500]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 80044f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044fa:	4a7c      	ldr	r2, [pc, #496]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 80044fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004500:	6413      	str	r3, [r2, #64]	@ 0x40
 8004502:	4b7a      	ldr	r3, [pc, #488]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 8004504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004506:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800450a:	60bb      	str	r3, [r7, #8]
 800450c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800450e:	2301      	movs	r3, #1
 8004510:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004512:	4b77      	ldr	r3, [pc, #476]	@ (80046f0 <HAL_RCC_OscConfig+0x474>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800451a:	2b00      	cmp	r3, #0
 800451c:	d118      	bne.n	8004550 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800451e:	4b74      	ldr	r3, [pc, #464]	@ (80046f0 <HAL_RCC_OscConfig+0x474>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a73      	ldr	r2, [pc, #460]	@ (80046f0 <HAL_RCC_OscConfig+0x474>)
 8004524:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004528:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800452a:	f7fd ff7d 	bl	8002428 <HAL_GetTick>
 800452e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004530:	e008      	b.n	8004544 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004532:	f7fd ff79 	bl	8002428 <HAL_GetTick>
 8004536:	4602      	mov	r2, r0
 8004538:	693b      	ldr	r3, [r7, #16]
 800453a:	1ad3      	subs	r3, r2, r3
 800453c:	2b02      	cmp	r3, #2
 800453e:	d901      	bls.n	8004544 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004540:	2303      	movs	r3, #3
 8004542:	e10c      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004544:	4b6a      	ldr	r3, [pc, #424]	@ (80046f0 <HAL_RCC_OscConfig+0x474>)
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800454c:	2b00      	cmp	r3, #0
 800454e:	d0f0      	beq.n	8004532 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	689b      	ldr	r3, [r3, #8]
 8004554:	2b01      	cmp	r3, #1
 8004556:	d106      	bne.n	8004566 <HAL_RCC_OscConfig+0x2ea>
 8004558:	4b64      	ldr	r3, [pc, #400]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 800455a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800455c:	4a63      	ldr	r2, [pc, #396]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 800455e:	f043 0301 	orr.w	r3, r3, #1
 8004562:	6713      	str	r3, [r2, #112]	@ 0x70
 8004564:	e01c      	b.n	80045a0 <HAL_RCC_OscConfig+0x324>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	2b05      	cmp	r3, #5
 800456c:	d10c      	bne.n	8004588 <HAL_RCC_OscConfig+0x30c>
 800456e:	4b5f      	ldr	r3, [pc, #380]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 8004570:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004572:	4a5e      	ldr	r2, [pc, #376]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 8004574:	f043 0304 	orr.w	r3, r3, #4
 8004578:	6713      	str	r3, [r2, #112]	@ 0x70
 800457a:	4b5c      	ldr	r3, [pc, #368]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 800457c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800457e:	4a5b      	ldr	r2, [pc, #364]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 8004580:	f043 0301 	orr.w	r3, r3, #1
 8004584:	6713      	str	r3, [r2, #112]	@ 0x70
 8004586:	e00b      	b.n	80045a0 <HAL_RCC_OscConfig+0x324>
 8004588:	4b58      	ldr	r3, [pc, #352]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 800458a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800458c:	4a57      	ldr	r2, [pc, #348]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 800458e:	f023 0301 	bic.w	r3, r3, #1
 8004592:	6713      	str	r3, [r2, #112]	@ 0x70
 8004594:	4b55      	ldr	r3, [pc, #340]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 8004596:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004598:	4a54      	ldr	r2, [pc, #336]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 800459a:	f023 0304 	bic.w	r3, r3, #4
 800459e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	689b      	ldr	r3, [r3, #8]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d015      	beq.n	80045d4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045a8:	f7fd ff3e 	bl	8002428 <HAL_GetTick>
 80045ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045ae:	e00a      	b.n	80045c6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045b0:	f7fd ff3a 	bl	8002428 <HAL_GetTick>
 80045b4:	4602      	mov	r2, r0
 80045b6:	693b      	ldr	r3, [r7, #16]
 80045b8:	1ad3      	subs	r3, r2, r3
 80045ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045be:	4293      	cmp	r3, r2
 80045c0:	d901      	bls.n	80045c6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80045c2:	2303      	movs	r3, #3
 80045c4:	e0cb      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045c6:	4b49      	ldr	r3, [pc, #292]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 80045c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045ca:	f003 0302 	and.w	r3, r3, #2
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d0ee      	beq.n	80045b0 <HAL_RCC_OscConfig+0x334>
 80045d2:	e014      	b.n	80045fe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045d4:	f7fd ff28 	bl	8002428 <HAL_GetTick>
 80045d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045da:	e00a      	b.n	80045f2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045dc:	f7fd ff24 	bl	8002428 <HAL_GetTick>
 80045e0:	4602      	mov	r2, r0
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	1ad3      	subs	r3, r2, r3
 80045e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d901      	bls.n	80045f2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80045ee:	2303      	movs	r3, #3
 80045f0:	e0b5      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045f2:	4b3e      	ldr	r3, [pc, #248]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 80045f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045f6:	f003 0302 	and.w	r3, r3, #2
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d1ee      	bne.n	80045dc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80045fe:	7dfb      	ldrb	r3, [r7, #23]
 8004600:	2b01      	cmp	r3, #1
 8004602:	d105      	bne.n	8004610 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004604:	4b39      	ldr	r3, [pc, #228]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 8004606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004608:	4a38      	ldr	r2, [pc, #224]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 800460a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800460e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	699b      	ldr	r3, [r3, #24]
 8004614:	2b00      	cmp	r3, #0
 8004616:	f000 80a1 	beq.w	800475c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800461a:	4b34      	ldr	r3, [pc, #208]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 800461c:	689b      	ldr	r3, [r3, #8]
 800461e:	f003 030c 	and.w	r3, r3, #12
 8004622:	2b08      	cmp	r3, #8
 8004624:	d05c      	beq.n	80046e0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	699b      	ldr	r3, [r3, #24]
 800462a:	2b02      	cmp	r3, #2
 800462c:	d141      	bne.n	80046b2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800462e:	4b31      	ldr	r3, [pc, #196]	@ (80046f4 <HAL_RCC_OscConfig+0x478>)
 8004630:	2200      	movs	r2, #0
 8004632:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004634:	f7fd fef8 	bl	8002428 <HAL_GetTick>
 8004638:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800463a:	e008      	b.n	800464e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800463c:	f7fd fef4 	bl	8002428 <HAL_GetTick>
 8004640:	4602      	mov	r2, r0
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	1ad3      	subs	r3, r2, r3
 8004646:	2b02      	cmp	r3, #2
 8004648:	d901      	bls.n	800464e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800464a:	2303      	movs	r3, #3
 800464c:	e087      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800464e:	4b27      	ldr	r3, [pc, #156]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004656:	2b00      	cmp	r3, #0
 8004658:	d1f0      	bne.n	800463c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	69da      	ldr	r2, [r3, #28]
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6a1b      	ldr	r3, [r3, #32]
 8004662:	431a      	orrs	r2, r3
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004668:	019b      	lsls	r3, r3, #6
 800466a:	431a      	orrs	r2, r3
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004670:	085b      	lsrs	r3, r3, #1
 8004672:	3b01      	subs	r3, #1
 8004674:	041b      	lsls	r3, r3, #16
 8004676:	431a      	orrs	r2, r3
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800467c:	061b      	lsls	r3, r3, #24
 800467e:	491b      	ldr	r1, [pc, #108]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 8004680:	4313      	orrs	r3, r2
 8004682:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004684:	4b1b      	ldr	r3, [pc, #108]	@ (80046f4 <HAL_RCC_OscConfig+0x478>)
 8004686:	2201      	movs	r2, #1
 8004688:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800468a:	f7fd fecd 	bl	8002428 <HAL_GetTick>
 800468e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004690:	e008      	b.n	80046a4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004692:	f7fd fec9 	bl	8002428 <HAL_GetTick>
 8004696:	4602      	mov	r2, r0
 8004698:	693b      	ldr	r3, [r7, #16]
 800469a:	1ad3      	subs	r3, r2, r3
 800469c:	2b02      	cmp	r3, #2
 800469e:	d901      	bls.n	80046a4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80046a0:	2303      	movs	r3, #3
 80046a2:	e05c      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046a4:	4b11      	ldr	r3, [pc, #68]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d0f0      	beq.n	8004692 <HAL_RCC_OscConfig+0x416>
 80046b0:	e054      	b.n	800475c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046b2:	4b10      	ldr	r3, [pc, #64]	@ (80046f4 <HAL_RCC_OscConfig+0x478>)
 80046b4:	2200      	movs	r2, #0
 80046b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046b8:	f7fd feb6 	bl	8002428 <HAL_GetTick>
 80046bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046be:	e008      	b.n	80046d2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046c0:	f7fd feb2 	bl	8002428 <HAL_GetTick>
 80046c4:	4602      	mov	r2, r0
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	1ad3      	subs	r3, r2, r3
 80046ca:	2b02      	cmp	r3, #2
 80046cc:	d901      	bls.n	80046d2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80046ce:	2303      	movs	r3, #3
 80046d0:	e045      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046d2:	4b06      	ldr	r3, [pc, #24]	@ (80046ec <HAL_RCC_OscConfig+0x470>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d1f0      	bne.n	80046c0 <HAL_RCC_OscConfig+0x444>
 80046de:	e03d      	b.n	800475c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	699b      	ldr	r3, [r3, #24]
 80046e4:	2b01      	cmp	r3, #1
 80046e6:	d107      	bne.n	80046f8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80046e8:	2301      	movs	r3, #1
 80046ea:	e038      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
 80046ec:	40023800 	.word	0x40023800
 80046f0:	40007000 	.word	0x40007000
 80046f4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80046f8:	4b1b      	ldr	r3, [pc, #108]	@ (8004768 <HAL_RCC_OscConfig+0x4ec>)
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	699b      	ldr	r3, [r3, #24]
 8004702:	2b01      	cmp	r3, #1
 8004704:	d028      	beq.n	8004758 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004710:	429a      	cmp	r2, r3
 8004712:	d121      	bne.n	8004758 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800471e:	429a      	cmp	r2, r3
 8004720:	d11a      	bne.n	8004758 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004722:	68fa      	ldr	r2, [r7, #12]
 8004724:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004728:	4013      	ands	r3, r2
 800472a:	687a      	ldr	r2, [r7, #4]
 800472c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800472e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004730:	4293      	cmp	r3, r2
 8004732:	d111      	bne.n	8004758 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800473e:	085b      	lsrs	r3, r3, #1
 8004740:	3b01      	subs	r3, #1
 8004742:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004744:	429a      	cmp	r2, r3
 8004746:	d107      	bne.n	8004758 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004752:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004754:	429a      	cmp	r2, r3
 8004756:	d001      	beq.n	800475c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004758:	2301      	movs	r3, #1
 800475a:	e000      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800475c:	2300      	movs	r3, #0
}
 800475e:	4618      	mov	r0, r3
 8004760:	3718      	adds	r7, #24
 8004762:	46bd      	mov	sp, r7
 8004764:	bd80      	pop	{r7, pc}
 8004766:	bf00      	nop
 8004768:	40023800 	.word	0x40023800

0800476c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b084      	sub	sp, #16
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
 8004774:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d101      	bne.n	8004780 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800477c:	2301      	movs	r3, #1
 800477e:	e0cc      	b.n	800491a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004780:	4b68      	ldr	r3, [pc, #416]	@ (8004924 <HAL_RCC_ClockConfig+0x1b8>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f003 0307 	and.w	r3, r3, #7
 8004788:	683a      	ldr	r2, [r7, #0]
 800478a:	429a      	cmp	r2, r3
 800478c:	d90c      	bls.n	80047a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800478e:	4b65      	ldr	r3, [pc, #404]	@ (8004924 <HAL_RCC_ClockConfig+0x1b8>)
 8004790:	683a      	ldr	r2, [r7, #0]
 8004792:	b2d2      	uxtb	r2, r2
 8004794:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004796:	4b63      	ldr	r3, [pc, #396]	@ (8004924 <HAL_RCC_ClockConfig+0x1b8>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f003 0307 	and.w	r3, r3, #7
 800479e:	683a      	ldr	r2, [r7, #0]
 80047a0:	429a      	cmp	r2, r3
 80047a2:	d001      	beq.n	80047a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80047a4:	2301      	movs	r3, #1
 80047a6:	e0b8      	b.n	800491a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f003 0302 	and.w	r3, r3, #2
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d020      	beq.n	80047f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f003 0304 	and.w	r3, r3, #4
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d005      	beq.n	80047cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80047c0:	4b59      	ldr	r3, [pc, #356]	@ (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 80047c2:	689b      	ldr	r3, [r3, #8]
 80047c4:	4a58      	ldr	r2, [pc, #352]	@ (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 80047c6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80047ca:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f003 0308 	and.w	r3, r3, #8
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d005      	beq.n	80047e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80047d8:	4b53      	ldr	r3, [pc, #332]	@ (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 80047da:	689b      	ldr	r3, [r3, #8]
 80047dc:	4a52      	ldr	r2, [pc, #328]	@ (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 80047de:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80047e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047e4:	4b50      	ldr	r3, [pc, #320]	@ (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	689b      	ldr	r3, [r3, #8]
 80047f0:	494d      	ldr	r1, [pc, #308]	@ (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 80047f2:	4313      	orrs	r3, r2
 80047f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f003 0301 	and.w	r3, r3, #1
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d044      	beq.n	800488c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	2b01      	cmp	r3, #1
 8004808:	d107      	bne.n	800481a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800480a:	4b47      	ldr	r3, [pc, #284]	@ (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004812:	2b00      	cmp	r3, #0
 8004814:	d119      	bne.n	800484a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004816:	2301      	movs	r3, #1
 8004818:	e07f      	b.n	800491a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	2b02      	cmp	r3, #2
 8004820:	d003      	beq.n	800482a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004826:	2b03      	cmp	r3, #3
 8004828:	d107      	bne.n	800483a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800482a:	4b3f      	ldr	r3, [pc, #252]	@ (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004832:	2b00      	cmp	r3, #0
 8004834:	d109      	bne.n	800484a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004836:	2301      	movs	r3, #1
 8004838:	e06f      	b.n	800491a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800483a:	4b3b      	ldr	r3, [pc, #236]	@ (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f003 0302 	and.w	r3, r3, #2
 8004842:	2b00      	cmp	r3, #0
 8004844:	d101      	bne.n	800484a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004846:	2301      	movs	r3, #1
 8004848:	e067      	b.n	800491a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800484a:	4b37      	ldr	r3, [pc, #220]	@ (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 800484c:	689b      	ldr	r3, [r3, #8]
 800484e:	f023 0203 	bic.w	r2, r3, #3
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	4934      	ldr	r1, [pc, #208]	@ (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 8004858:	4313      	orrs	r3, r2
 800485a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800485c:	f7fd fde4 	bl	8002428 <HAL_GetTick>
 8004860:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004862:	e00a      	b.n	800487a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004864:	f7fd fde0 	bl	8002428 <HAL_GetTick>
 8004868:	4602      	mov	r2, r0
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	1ad3      	subs	r3, r2, r3
 800486e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004872:	4293      	cmp	r3, r2
 8004874:	d901      	bls.n	800487a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004876:	2303      	movs	r3, #3
 8004878:	e04f      	b.n	800491a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800487a:	4b2b      	ldr	r3, [pc, #172]	@ (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 800487c:	689b      	ldr	r3, [r3, #8]
 800487e:	f003 020c 	and.w	r2, r3, #12
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	009b      	lsls	r3, r3, #2
 8004888:	429a      	cmp	r2, r3
 800488a:	d1eb      	bne.n	8004864 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800488c:	4b25      	ldr	r3, [pc, #148]	@ (8004924 <HAL_RCC_ClockConfig+0x1b8>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f003 0307 	and.w	r3, r3, #7
 8004894:	683a      	ldr	r2, [r7, #0]
 8004896:	429a      	cmp	r2, r3
 8004898:	d20c      	bcs.n	80048b4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800489a:	4b22      	ldr	r3, [pc, #136]	@ (8004924 <HAL_RCC_ClockConfig+0x1b8>)
 800489c:	683a      	ldr	r2, [r7, #0]
 800489e:	b2d2      	uxtb	r2, r2
 80048a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048a2:	4b20      	ldr	r3, [pc, #128]	@ (8004924 <HAL_RCC_ClockConfig+0x1b8>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f003 0307 	and.w	r3, r3, #7
 80048aa:	683a      	ldr	r2, [r7, #0]
 80048ac:	429a      	cmp	r2, r3
 80048ae:	d001      	beq.n	80048b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80048b0:	2301      	movs	r3, #1
 80048b2:	e032      	b.n	800491a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f003 0304 	and.w	r3, r3, #4
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d008      	beq.n	80048d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048c0:	4b19      	ldr	r3, [pc, #100]	@ (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 80048c2:	689b      	ldr	r3, [r3, #8]
 80048c4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	68db      	ldr	r3, [r3, #12]
 80048cc:	4916      	ldr	r1, [pc, #88]	@ (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 80048ce:	4313      	orrs	r3, r2
 80048d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f003 0308 	and.w	r3, r3, #8
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d009      	beq.n	80048f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80048de:	4b12      	ldr	r3, [pc, #72]	@ (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 80048e0:	689b      	ldr	r3, [r3, #8]
 80048e2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	691b      	ldr	r3, [r3, #16]
 80048ea:	00db      	lsls	r3, r3, #3
 80048ec:	490e      	ldr	r1, [pc, #56]	@ (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 80048ee:	4313      	orrs	r3, r2
 80048f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80048f2:	f000 f821 	bl	8004938 <HAL_RCC_GetSysClockFreq>
 80048f6:	4602      	mov	r2, r0
 80048f8:	4b0b      	ldr	r3, [pc, #44]	@ (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 80048fa:	689b      	ldr	r3, [r3, #8]
 80048fc:	091b      	lsrs	r3, r3, #4
 80048fe:	f003 030f 	and.w	r3, r3, #15
 8004902:	490a      	ldr	r1, [pc, #40]	@ (800492c <HAL_RCC_ClockConfig+0x1c0>)
 8004904:	5ccb      	ldrb	r3, [r1, r3]
 8004906:	fa22 f303 	lsr.w	r3, r2, r3
 800490a:	4a09      	ldr	r2, [pc, #36]	@ (8004930 <HAL_RCC_ClockConfig+0x1c4>)
 800490c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800490e:	4b09      	ldr	r3, [pc, #36]	@ (8004934 <HAL_RCC_ClockConfig+0x1c8>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4618      	mov	r0, r3
 8004914:	f7fd fd44 	bl	80023a0 <HAL_InitTick>

  return HAL_OK;
 8004918:	2300      	movs	r3, #0
}
 800491a:	4618      	mov	r0, r3
 800491c:	3710      	adds	r7, #16
 800491e:	46bd      	mov	sp, r7
 8004920:	bd80      	pop	{r7, pc}
 8004922:	bf00      	nop
 8004924:	40023c00 	.word	0x40023c00
 8004928:	40023800 	.word	0x40023800
 800492c:	08008080 	.word	0x08008080
 8004930:	20000004 	.word	0x20000004
 8004934:	20000008 	.word	0x20000008

08004938 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004938:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800493c:	b090      	sub	sp, #64	@ 0x40
 800493e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004940:	2300      	movs	r3, #0
 8004942:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8004944:	2300      	movs	r3, #0
 8004946:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004948:	2300      	movs	r3, #0
 800494a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800494c:	2300      	movs	r3, #0
 800494e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004950:	4b59      	ldr	r3, [pc, #356]	@ (8004ab8 <HAL_RCC_GetSysClockFreq+0x180>)
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	f003 030c 	and.w	r3, r3, #12
 8004958:	2b08      	cmp	r3, #8
 800495a:	d00d      	beq.n	8004978 <HAL_RCC_GetSysClockFreq+0x40>
 800495c:	2b08      	cmp	r3, #8
 800495e:	f200 80a1 	bhi.w	8004aa4 <HAL_RCC_GetSysClockFreq+0x16c>
 8004962:	2b00      	cmp	r3, #0
 8004964:	d002      	beq.n	800496c <HAL_RCC_GetSysClockFreq+0x34>
 8004966:	2b04      	cmp	r3, #4
 8004968:	d003      	beq.n	8004972 <HAL_RCC_GetSysClockFreq+0x3a>
 800496a:	e09b      	b.n	8004aa4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800496c:	4b53      	ldr	r3, [pc, #332]	@ (8004abc <HAL_RCC_GetSysClockFreq+0x184>)
 800496e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004970:	e09b      	b.n	8004aaa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004972:	4b53      	ldr	r3, [pc, #332]	@ (8004ac0 <HAL_RCC_GetSysClockFreq+0x188>)
 8004974:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004976:	e098      	b.n	8004aaa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004978:	4b4f      	ldr	r3, [pc, #316]	@ (8004ab8 <HAL_RCC_GetSysClockFreq+0x180>)
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004980:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004982:	4b4d      	ldr	r3, [pc, #308]	@ (8004ab8 <HAL_RCC_GetSysClockFreq+0x180>)
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800498a:	2b00      	cmp	r3, #0
 800498c:	d028      	beq.n	80049e0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800498e:	4b4a      	ldr	r3, [pc, #296]	@ (8004ab8 <HAL_RCC_GetSysClockFreq+0x180>)
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	099b      	lsrs	r3, r3, #6
 8004994:	2200      	movs	r2, #0
 8004996:	623b      	str	r3, [r7, #32]
 8004998:	627a      	str	r2, [r7, #36]	@ 0x24
 800499a:	6a3b      	ldr	r3, [r7, #32]
 800499c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80049a0:	2100      	movs	r1, #0
 80049a2:	4b47      	ldr	r3, [pc, #284]	@ (8004ac0 <HAL_RCC_GetSysClockFreq+0x188>)
 80049a4:	fb03 f201 	mul.w	r2, r3, r1
 80049a8:	2300      	movs	r3, #0
 80049aa:	fb00 f303 	mul.w	r3, r0, r3
 80049ae:	4413      	add	r3, r2
 80049b0:	4a43      	ldr	r2, [pc, #268]	@ (8004ac0 <HAL_RCC_GetSysClockFreq+0x188>)
 80049b2:	fba0 1202 	umull	r1, r2, r0, r2
 80049b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80049b8:	460a      	mov	r2, r1
 80049ba:	62ba      	str	r2, [r7, #40]	@ 0x28
 80049bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80049be:	4413      	add	r3, r2
 80049c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80049c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049c4:	2200      	movs	r2, #0
 80049c6:	61bb      	str	r3, [r7, #24]
 80049c8:	61fa      	str	r2, [r7, #28]
 80049ca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80049ce:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80049d2:	f7fc f8b5 	bl	8000b40 <__aeabi_uldivmod>
 80049d6:	4602      	mov	r2, r0
 80049d8:	460b      	mov	r3, r1
 80049da:	4613      	mov	r3, r2
 80049dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80049de:	e053      	b.n	8004a88 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80049e0:	4b35      	ldr	r3, [pc, #212]	@ (8004ab8 <HAL_RCC_GetSysClockFreq+0x180>)
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	099b      	lsrs	r3, r3, #6
 80049e6:	2200      	movs	r2, #0
 80049e8:	613b      	str	r3, [r7, #16]
 80049ea:	617a      	str	r2, [r7, #20]
 80049ec:	693b      	ldr	r3, [r7, #16]
 80049ee:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80049f2:	f04f 0b00 	mov.w	fp, #0
 80049f6:	4652      	mov	r2, sl
 80049f8:	465b      	mov	r3, fp
 80049fa:	f04f 0000 	mov.w	r0, #0
 80049fe:	f04f 0100 	mov.w	r1, #0
 8004a02:	0159      	lsls	r1, r3, #5
 8004a04:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a08:	0150      	lsls	r0, r2, #5
 8004a0a:	4602      	mov	r2, r0
 8004a0c:	460b      	mov	r3, r1
 8004a0e:	ebb2 080a 	subs.w	r8, r2, sl
 8004a12:	eb63 090b 	sbc.w	r9, r3, fp
 8004a16:	f04f 0200 	mov.w	r2, #0
 8004a1a:	f04f 0300 	mov.w	r3, #0
 8004a1e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004a22:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004a26:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004a2a:	ebb2 0408 	subs.w	r4, r2, r8
 8004a2e:	eb63 0509 	sbc.w	r5, r3, r9
 8004a32:	f04f 0200 	mov.w	r2, #0
 8004a36:	f04f 0300 	mov.w	r3, #0
 8004a3a:	00eb      	lsls	r3, r5, #3
 8004a3c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004a40:	00e2      	lsls	r2, r4, #3
 8004a42:	4614      	mov	r4, r2
 8004a44:	461d      	mov	r5, r3
 8004a46:	eb14 030a 	adds.w	r3, r4, sl
 8004a4a:	603b      	str	r3, [r7, #0]
 8004a4c:	eb45 030b 	adc.w	r3, r5, fp
 8004a50:	607b      	str	r3, [r7, #4]
 8004a52:	f04f 0200 	mov.w	r2, #0
 8004a56:	f04f 0300 	mov.w	r3, #0
 8004a5a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004a5e:	4629      	mov	r1, r5
 8004a60:	028b      	lsls	r3, r1, #10
 8004a62:	4621      	mov	r1, r4
 8004a64:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004a68:	4621      	mov	r1, r4
 8004a6a:	028a      	lsls	r2, r1, #10
 8004a6c:	4610      	mov	r0, r2
 8004a6e:	4619      	mov	r1, r3
 8004a70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a72:	2200      	movs	r2, #0
 8004a74:	60bb      	str	r3, [r7, #8]
 8004a76:	60fa      	str	r2, [r7, #12]
 8004a78:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004a7c:	f7fc f860 	bl	8000b40 <__aeabi_uldivmod>
 8004a80:	4602      	mov	r2, r0
 8004a82:	460b      	mov	r3, r1
 8004a84:	4613      	mov	r3, r2
 8004a86:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004a88:	4b0b      	ldr	r3, [pc, #44]	@ (8004ab8 <HAL_RCC_GetSysClockFreq+0x180>)
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	0c1b      	lsrs	r3, r3, #16
 8004a8e:	f003 0303 	and.w	r3, r3, #3
 8004a92:	3301      	adds	r3, #1
 8004a94:	005b      	lsls	r3, r3, #1
 8004a96:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004a98:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004a9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004aa0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004aa2:	e002      	b.n	8004aaa <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004aa4:	4b05      	ldr	r3, [pc, #20]	@ (8004abc <HAL_RCC_GetSysClockFreq+0x184>)
 8004aa6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004aa8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004aaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004aac:	4618      	mov	r0, r3
 8004aae:	3740      	adds	r7, #64	@ 0x40
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ab6:	bf00      	nop
 8004ab8:	40023800 	.word	0x40023800
 8004abc:	00f42400 	.word	0x00f42400
 8004ac0:	017d7840 	.word	0x017d7840

08004ac4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ac8:	4b03      	ldr	r3, [pc, #12]	@ (8004ad8 <HAL_RCC_GetHCLKFreq+0x14>)
 8004aca:	681b      	ldr	r3, [r3, #0]
}
 8004acc:	4618      	mov	r0, r3
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad4:	4770      	bx	lr
 8004ad6:	bf00      	nop
 8004ad8:	20000004 	.word	0x20000004

08004adc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004ae0:	f7ff fff0 	bl	8004ac4 <HAL_RCC_GetHCLKFreq>
 8004ae4:	4602      	mov	r2, r0
 8004ae6:	4b05      	ldr	r3, [pc, #20]	@ (8004afc <HAL_RCC_GetPCLK1Freq+0x20>)
 8004ae8:	689b      	ldr	r3, [r3, #8]
 8004aea:	0a9b      	lsrs	r3, r3, #10
 8004aec:	f003 0307 	and.w	r3, r3, #7
 8004af0:	4903      	ldr	r1, [pc, #12]	@ (8004b00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004af2:	5ccb      	ldrb	r3, [r1, r3]
 8004af4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004af8:	4618      	mov	r0, r3
 8004afa:	bd80      	pop	{r7, pc}
 8004afc:	40023800 	.word	0x40023800
 8004b00:	08008090 	.word	0x08008090

08004b04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004b08:	f7ff ffdc 	bl	8004ac4 <HAL_RCC_GetHCLKFreq>
 8004b0c:	4602      	mov	r2, r0
 8004b0e:	4b05      	ldr	r3, [pc, #20]	@ (8004b24 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004b10:	689b      	ldr	r3, [r3, #8]
 8004b12:	0b5b      	lsrs	r3, r3, #13
 8004b14:	f003 0307 	and.w	r3, r3, #7
 8004b18:	4903      	ldr	r1, [pc, #12]	@ (8004b28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b1a:	5ccb      	ldrb	r3, [r1, r3]
 8004b1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b20:	4618      	mov	r0, r3
 8004b22:	bd80      	pop	{r7, pc}
 8004b24:	40023800 	.word	0x40023800
 8004b28:	08008090 	.word	0x08008090

08004b2c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b082      	sub	sp, #8
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d101      	bne.n	8004b3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	e042      	b.n	8004bc4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b44:	b2db      	uxtb	r3, r3
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d106      	bne.n	8004b58 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b52:	6878      	ldr	r0, [r7, #4]
 8004b54:	f7fd fb22 	bl	800219c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2224      	movs	r2, #36	@ 0x24
 8004b5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	68da      	ldr	r2, [r3, #12]
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004b6e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004b70:	6878      	ldr	r0, [r7, #4]
 8004b72:	f001 f973 	bl	8005e5c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	691a      	ldr	r2, [r3, #16]
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004b84:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	695a      	ldr	r2, [r3, #20]
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004b94:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	68da      	ldr	r2, [r3, #12]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004ba4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2220      	movs	r2, #32
 8004bb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2220      	movs	r2, #32
 8004bb8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004bc2:	2300      	movs	r3, #0
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	3708      	adds	r7, #8
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}

08004bcc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b08a      	sub	sp, #40	@ 0x28
 8004bd0:	af02      	add	r7, sp, #8
 8004bd2:	60f8      	str	r0, [r7, #12]
 8004bd4:	60b9      	str	r1, [r7, #8]
 8004bd6:	603b      	str	r3, [r7, #0]
 8004bd8:	4613      	mov	r3, r2
 8004bda:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004bdc:	2300      	movs	r3, #0
 8004bde:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004be6:	b2db      	uxtb	r3, r3
 8004be8:	2b20      	cmp	r3, #32
 8004bea:	d175      	bne.n	8004cd8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d002      	beq.n	8004bf8 <HAL_UART_Transmit+0x2c>
 8004bf2:	88fb      	ldrh	r3, [r7, #6]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d101      	bne.n	8004bfc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	e06e      	b.n	8004cda <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	2221      	movs	r2, #33	@ 0x21
 8004c06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c0a:	f7fd fc0d 	bl	8002428 <HAL_GetTick>
 8004c0e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	88fa      	ldrh	r2, [r7, #6]
 8004c14:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	88fa      	ldrh	r2, [r7, #6]
 8004c1a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c24:	d108      	bne.n	8004c38 <HAL_UART_Transmit+0x6c>
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	691b      	ldr	r3, [r3, #16]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d104      	bne.n	8004c38 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004c2e:	2300      	movs	r3, #0
 8004c30:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004c32:	68bb      	ldr	r3, [r7, #8]
 8004c34:	61bb      	str	r3, [r7, #24]
 8004c36:	e003      	b.n	8004c40 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004c40:	e02e      	b.n	8004ca0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	9300      	str	r3, [sp, #0]
 8004c46:	697b      	ldr	r3, [r7, #20]
 8004c48:	2200      	movs	r2, #0
 8004c4a:	2180      	movs	r1, #128	@ 0x80
 8004c4c:	68f8      	ldr	r0, [r7, #12]
 8004c4e:	f000 fdeb 	bl	8005828 <UART_WaitOnFlagUntilTimeout>
 8004c52:	4603      	mov	r3, r0
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d005      	beq.n	8004c64 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	2220      	movs	r2, #32
 8004c5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004c60:	2303      	movs	r3, #3
 8004c62:	e03a      	b.n	8004cda <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004c64:	69fb      	ldr	r3, [r7, #28]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d10b      	bne.n	8004c82 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004c6a:	69bb      	ldr	r3, [r7, #24]
 8004c6c:	881b      	ldrh	r3, [r3, #0]
 8004c6e:	461a      	mov	r2, r3
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c78:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004c7a:	69bb      	ldr	r3, [r7, #24]
 8004c7c:	3302      	adds	r3, #2
 8004c7e:	61bb      	str	r3, [r7, #24]
 8004c80:	e007      	b.n	8004c92 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004c82:	69fb      	ldr	r3, [r7, #28]
 8004c84:	781a      	ldrb	r2, [r3, #0]
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004c8c:	69fb      	ldr	r3, [r7, #28]
 8004c8e:	3301      	adds	r3, #1
 8004c90:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004c96:	b29b      	uxth	r3, r3
 8004c98:	3b01      	subs	r3, #1
 8004c9a:	b29a      	uxth	r2, r3
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004ca4:	b29b      	uxth	r3, r3
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d1cb      	bne.n	8004c42 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	9300      	str	r3, [sp, #0]
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	2140      	movs	r1, #64	@ 0x40
 8004cb4:	68f8      	ldr	r0, [r7, #12]
 8004cb6:	f000 fdb7 	bl	8005828 <UART_WaitOnFlagUntilTimeout>
 8004cba:	4603      	mov	r3, r0
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d005      	beq.n	8004ccc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	2220      	movs	r2, #32
 8004cc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004cc8:	2303      	movs	r3, #3
 8004cca:	e006      	b.n	8004cda <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2220      	movs	r2, #32
 8004cd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	e000      	b.n	8004cda <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004cd8:	2302      	movs	r3, #2
  }
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3720      	adds	r7, #32
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}

08004ce2 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004ce2:	b580      	push	{r7, lr}
 8004ce4:	b084      	sub	sp, #16
 8004ce6:	af00      	add	r7, sp, #0
 8004ce8:	60f8      	str	r0, [r7, #12]
 8004cea:	60b9      	str	r1, [r7, #8]
 8004cec:	4613      	mov	r3, r2
 8004cee:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004cf6:	b2db      	uxtb	r3, r3
 8004cf8:	2b20      	cmp	r3, #32
 8004cfa:	d112      	bne.n	8004d22 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004cfc:	68bb      	ldr	r3, [r7, #8]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d002      	beq.n	8004d08 <HAL_UART_Receive_DMA+0x26>
 8004d02:	88fb      	ldrh	r3, [r7, #6]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d101      	bne.n	8004d0c <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004d08:	2301      	movs	r3, #1
 8004d0a:	e00b      	b.n	8004d24 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	2200      	movs	r2, #0
 8004d10:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004d12:	88fb      	ldrh	r3, [r7, #6]
 8004d14:	461a      	mov	r2, r3
 8004d16:	68b9      	ldr	r1, [r7, #8]
 8004d18:	68f8      	ldr	r0, [r7, #12]
 8004d1a:	f000 fddf 	bl	80058dc <UART_Start_Receive_DMA>
 8004d1e:	4603      	mov	r3, r0
 8004d20:	e000      	b.n	8004d24 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004d22:	2302      	movs	r3, #2
  }
}
 8004d24:	4618      	mov	r0, r3
 8004d26:	3710      	adds	r7, #16
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bd80      	pop	{r7, pc}

08004d2c <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b09a      	sub	sp, #104	@ 0x68
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	330c      	adds	r3, #12
 8004d3a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d3c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004d3e:	e853 3f00 	ldrex	r3, [r3]
 8004d42:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004d44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d46:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004d4a:	667b      	str	r3, [r7, #100]	@ 0x64
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	330c      	adds	r3, #12
 8004d52:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004d54:	657a      	str	r2, [r7, #84]	@ 0x54
 8004d56:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d58:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004d5a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004d5c:	e841 2300 	strex	r3, r2, [r1]
 8004d60:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8004d62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d1e5      	bne.n	8004d34 <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	3314      	adds	r3, #20
 8004d6e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d72:	e853 3f00 	ldrex	r3, [r3]
 8004d76:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004d78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d7a:	f023 0301 	bic.w	r3, r3, #1
 8004d7e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	3314      	adds	r3, #20
 8004d86:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004d88:	643a      	str	r2, [r7, #64]	@ 0x40
 8004d8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d8c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004d8e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004d90:	e841 2300 	strex	r3, r2, [r1]
 8004d94:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004d96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d1e5      	bne.n	8004d68 <HAL_UART_AbortReceive+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004da0:	2b01      	cmp	r3, #1
 8004da2:	d119      	bne.n	8004dd8 <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	330c      	adds	r3, #12
 8004daa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dac:	6a3b      	ldr	r3, [r7, #32]
 8004dae:	e853 3f00 	ldrex	r3, [r3]
 8004db2:	61fb      	str	r3, [r7, #28]
   return(result);
 8004db4:	69fb      	ldr	r3, [r7, #28]
 8004db6:	f023 0310 	bic.w	r3, r3, #16
 8004dba:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	330c      	adds	r3, #12
 8004dc2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004dc4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004dc6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dc8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004dca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004dcc:	e841 2300 	strex	r3, r2, [r1]
 8004dd0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d1e5      	bne.n	8004da4 <HAL_UART_AbortReceive+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	695b      	ldr	r3, [r3, #20]
 8004dde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004de2:	2b40      	cmp	r3, #64	@ 0x40
 8004de4:	d136      	bne.n	8004e54 <HAL_UART_AbortReceive+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	3314      	adds	r3, #20
 8004dec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	e853 3f00 	ldrex	r3, [r3]
 8004df4:	60bb      	str	r3, [r7, #8]
   return(result);
 8004df6:	68bb      	ldr	r3, [r7, #8]
 8004df8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004dfc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	3314      	adds	r3, #20
 8004e04:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004e06:	61ba      	str	r2, [r7, #24]
 8004e08:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e0a:	6979      	ldr	r1, [r7, #20]
 8004e0c:	69ba      	ldr	r2, [r7, #24]
 8004e0e:	e841 2300 	strex	r3, r2, [r1]
 8004e12:	613b      	str	r3, [r7, #16]
   return(result);
 8004e14:	693b      	ldr	r3, [r7, #16]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d1e5      	bne.n	8004de6 <HAL_UART_AbortReceive+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d018      	beq.n	8004e54 <HAL_UART_AbortReceive+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e26:	2200      	movs	r2, #0
 8004e28:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e2e:	4618      	mov	r0, r3
 8004e30:	f7fd fd42 	bl	80028b8 <HAL_DMA_Abort>
 8004e34:	4603      	mov	r3, r0
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d00c      	beq.n	8004e54 <HAL_UART_AbortReceive+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e3e:	4618      	mov	r0, r3
 8004e40:	f7fd ff56 	bl	8002cf0 <HAL_DMA_GetError>
 8004e44:	4603      	mov	r3, r0
 8004e46:	2b20      	cmp	r3, #32
 8004e48:	d104      	bne.n	8004e54 <HAL_UART_AbortReceive+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2210      	movs	r2, #16
 8004e4e:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 8004e50:	2303      	movs	r3, #3
 8004e52:	e00a      	b.n	8004e6a <HAL_UART_AbortReceive+0x13e>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0x00U;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2200      	movs	r2, #0
 8004e58:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2220      	movs	r2, #32
 8004e5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2200      	movs	r2, #0
 8004e66:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 8004e68:	2300      	movs	r3, #0
}
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	3768      	adds	r7, #104	@ 0x68
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}
	...

08004e74 <HAL_UART_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b0a2      	sub	sp, #136	@ 0x88
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
  uint32_t AbortCplt = 0x01U;
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	330c      	adds	r3, #12
 8004e88:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e8a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004e8c:	e853 3f00 	ldrex	r3, [r3]
 8004e90:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004e92:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004e94:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 8004e98:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	330c      	adds	r3, #12
 8004ea2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004ea6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004ea8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eaa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004eac:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004eae:	e841 2300 	strex	r3, r2, [r1]
 8004eb2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004eb4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d1e3      	bne.n	8004e82 <HAL_UART_Abort_IT+0xe>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	3314      	adds	r3, #20
 8004ec0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ec2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ec4:	e853 3f00 	ldrex	r3, [r3]
 8004ec8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004eca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ecc:	f023 0301 	bic.w	r3, r3, #1
 8004ed0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	3314      	adds	r3, #20
 8004ed8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8004eda:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004edc:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ede:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004ee0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004ee2:	e841 2300 	strex	r3, r2, [r1]
 8004ee6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004ee8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d1e5      	bne.n	8004eba <HAL_UART_Abort_IT+0x46>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ef2:	2b01      	cmp	r3, #1
 8004ef4:	d119      	bne.n	8004f2a <HAL_UART_Abort_IT+0xb6>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	330c      	adds	r3, #12
 8004efc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004efe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f00:	e853 3f00 	ldrex	r3, [r3]
 8004f04:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004f06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f08:	f023 0310 	bic.w	r3, r3, #16
 8004f0c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	330c      	adds	r3, #12
 8004f14:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8004f16:	647a      	str	r2, [r7, #68]	@ 0x44
 8004f18:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f1a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004f1c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f1e:	e841 2300 	strex	r3, r2, [r1]
 8004f22:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004f24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d1e5      	bne.n	8004ef6 <HAL_UART_Abort_IT+0x82>
  }

  /* If DMA Tx and/or DMA Rx Handles are associated to UART Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if (huart->hdmatx != NULL)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d00f      	beq.n	8004f52 <HAL_UART_Abort_IT+0xde>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	695b      	ldr	r3, [r3, #20]
 8004f38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f3c:	2b80      	cmp	r3, #128	@ 0x80
 8004f3e:	d104      	bne.n	8004f4a <HAL_UART_Abort_IT+0xd6>
    {
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f44:	4a53      	ldr	r2, [pc, #332]	@ (8005094 <HAL_UART_Abort_IT+0x220>)
 8004f46:	651a      	str	r2, [r3, #80]	@ 0x50
 8004f48:	e003      	b.n	8004f52 <HAL_UART_Abort_IT+0xde>
    }
    else
    {
      huart->hdmatx->XferAbortCallback = NULL;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f4e:	2200      	movs	r2, #0
 8004f50:	651a      	str	r2, [r3, #80]	@ 0x50
    }
  }
  /* DMA Rx Handle is valid */
  if (huart->hdmarx != NULL)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d00f      	beq.n	8004f7a <HAL_UART_Abort_IT+0x106>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	695b      	ldr	r3, [r3, #20]
 8004f60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f64:	2b40      	cmp	r3, #64	@ 0x40
 8004f66:	d104      	bne.n	8004f72 <HAL_UART_Abort_IT+0xfe>
    {
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f6c:	4a4a      	ldr	r2, [pc, #296]	@ (8005098 <HAL_UART_Abort_IT+0x224>)
 8004f6e:	651a      	str	r2, [r3, #80]	@ 0x50
 8004f70:	e003      	b.n	8004f7a <HAL_UART_Abort_IT+0x106>
    }
    else
    {
      huart->hdmarx->XferAbortCallback = NULL;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f76:	2200      	movs	r2, #0
 8004f78:	651a      	str	r2, [r3, #80]	@ 0x50
    }
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	695b      	ldr	r3, [r3, #20]
 8004f80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f84:	2b80      	cmp	r3, #128	@ 0x80
 8004f86:	d12d      	bne.n	8004fe4 <HAL_UART_Abort_IT+0x170>
  {
    /* Disable DMA Tx at UART level */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	3314      	adds	r3, #20
 8004f8e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f92:	e853 3f00 	ldrex	r3, [r3]
 8004f96:	623b      	str	r3, [r7, #32]
   return(result);
 8004f98:	6a3b      	ldr	r3, [r7, #32]
 8004f9a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f9e:	677b      	str	r3, [r7, #116]	@ 0x74
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	3314      	adds	r3, #20
 8004fa6:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004fa8:	633a      	str	r2, [r7, #48]	@ 0x30
 8004faa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004fae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004fb0:	e841 2300 	strex	r3, r2, [r1]
 8004fb4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004fb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d1e5      	bne.n	8004f88 <HAL_UART_Abort_IT+0x114>

    /* Abort the UART DMA Tx stream : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d00f      	beq.n	8004fe4 <HAL_UART_Abort_IT+0x170>
    {
      /* UART Tx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fc8:	4618      	mov	r0, r3
 8004fca:	f7fd fce5 	bl	8002998 <HAL_DMA_Abort_IT>
 8004fce:	4603      	mov	r3, r0
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d004      	beq.n	8004fde <HAL_UART_Abort_IT+0x16a>
      {
        huart->hdmatx->XferAbortCallback = NULL;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fd8:	2200      	movs	r2, #0
 8004fda:	651a      	str	r2, [r3, #80]	@ 0x50
 8004fdc:	e002      	b.n	8004fe4 <HAL_UART_Abort_IT+0x170>
      }
      else
      {
        AbortCplt = 0x00U;
 8004fde:	2300      	movs	r3, #0
 8004fe0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	695b      	ldr	r3, [r3, #20]
 8004fea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fee:	2b40      	cmp	r3, #64	@ 0x40
 8004ff0:	d130      	bne.n	8005054 <HAL_UART_Abort_IT+0x1e0>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	3314      	adds	r3, #20
 8004ff8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ffa:	693b      	ldr	r3, [r7, #16]
 8004ffc:	e853 3f00 	ldrex	r3, [r3]
 8005000:	60fb      	str	r3, [r7, #12]
   return(result);
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005008:	673b      	str	r3, [r7, #112]	@ 0x70
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	3314      	adds	r3, #20
 8005010:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8005012:	61fa      	str	r2, [r7, #28]
 8005014:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005016:	69b9      	ldr	r1, [r7, #24]
 8005018:	69fa      	ldr	r2, [r7, #28]
 800501a:	e841 2300 	strex	r3, r2, [r1]
 800501e:	617b      	str	r3, [r7, #20]
   return(result);
 8005020:	697b      	ldr	r3, [r7, #20]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d1e5      	bne.n	8004ff2 <HAL_UART_Abort_IT+0x17e>

    /* Abort the UART DMA Rx stream : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800502a:	2b00      	cmp	r3, #0
 800502c:	d012      	beq.n	8005054 <HAL_UART_Abort_IT+0x1e0>
    {
      /* UART Rx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005032:	4618      	mov	r0, r3
 8005034:	f7fd fcb0 	bl	8002998 <HAL_DMA_Abort_IT>
 8005038:	4603      	mov	r3, r0
 800503a:	2b00      	cmp	r3, #0
 800503c:	d007      	beq.n	800504e <HAL_UART_Abort_IT+0x1da>
      {
        huart->hdmarx->XferAbortCallback = NULL;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005042:	2200      	movs	r2, #0
 8005044:	651a      	str	r2, [r3, #80]	@ 0x50
        AbortCplt = 0x01U;
 8005046:	2301      	movs	r3, #1
 8005048:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800504c:	e002      	b.n	8005054 <HAL_UART_Abort_IT+0x1e0>
      }
      else
      {
        AbortCplt = 0x00U;
 800504e:	2300      	movs	r3, #0
 8005050:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
      }
    }
  }

  /* if no DMA abort complete callback execution is required => call user Abort Complete callback */
  if (AbortCplt == 0x01U)
 8005054:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005058:	2b01      	cmp	r3, #1
 800505a:	d116      	bne.n	800508a <HAL_UART_Abort_IT+0x216>
  {
    /* Reset Tx and Rx transfer counters */
    huart->TxXferCount = 0x00U;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2200      	movs	r2, #0
 8005060:	84da      	strh	r2, [r3, #38]	@ 0x26
    huart->RxXferCount = 0x00U;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2200      	movs	r2, #0
 8005066:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Reset ErrorCode */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2200      	movs	r2, #0
 800506c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->gState and huart->RxState to Ready */
    huart->gState  = HAL_UART_STATE_READY;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2220      	movs	r2, #32
 8005072:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    huart->RxState = HAL_UART_STATE_READY;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2220      	movs	r2, #32
 800507a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2200      	movs	r2, #0
 8005082:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort complete callback */
    huart->AbortCpltCallback(huart);
#else
    /* Call legacy weak Abort complete callback */
    HAL_UART_AbortCpltCallback(huart);
 8005084:	6878      	ldr	r0, [r7, #4]
 8005086:	f000 faaf 	bl	80055e8 <HAL_UART_AbortCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 800508a:	2300      	movs	r3, #0
}
 800508c:	4618      	mov	r0, r3
 800508e:	3788      	adds	r7, #136	@ 0x88
 8005090:	46bd      	mov	sp, r7
 8005092:	bd80      	pop	{r7, pc}
 8005094:	08005b4f 	.word	0x08005b4f
 8005098:	08005baf 	.word	0x08005baf

0800509c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b0ba      	sub	sp, #232	@ 0xe8
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	68db      	ldr	r3, [r3, #12]
 80050b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	695b      	ldr	r3, [r3, #20]
 80050be:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80050c2:	2300      	movs	r3, #0
 80050c4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80050c8:	2300      	movs	r3, #0
 80050ca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80050ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050d2:	f003 030f 	and.w	r3, r3, #15
 80050d6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80050da:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d10f      	bne.n	8005102 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80050e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050e6:	f003 0320 	and.w	r3, r3, #32
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d009      	beq.n	8005102 <HAL_UART_IRQHandler+0x66>
 80050ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050f2:	f003 0320 	and.w	r3, r3, #32
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d003      	beq.n	8005102 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80050fa:	6878      	ldr	r0, [r7, #4]
 80050fc:	f000 fdef 	bl	8005cde <UART_Receive_IT>
      return;
 8005100:	e25b      	b.n	80055ba <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005102:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005106:	2b00      	cmp	r3, #0
 8005108:	f000 80de 	beq.w	80052c8 <HAL_UART_IRQHandler+0x22c>
 800510c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005110:	f003 0301 	and.w	r3, r3, #1
 8005114:	2b00      	cmp	r3, #0
 8005116:	d106      	bne.n	8005126 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005118:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800511c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005120:	2b00      	cmp	r3, #0
 8005122:	f000 80d1 	beq.w	80052c8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005126:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800512a:	f003 0301 	and.w	r3, r3, #1
 800512e:	2b00      	cmp	r3, #0
 8005130:	d00b      	beq.n	800514a <HAL_UART_IRQHandler+0xae>
 8005132:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005136:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800513a:	2b00      	cmp	r3, #0
 800513c:	d005      	beq.n	800514a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005142:	f043 0201 	orr.w	r2, r3, #1
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800514a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800514e:	f003 0304 	and.w	r3, r3, #4
 8005152:	2b00      	cmp	r3, #0
 8005154:	d00b      	beq.n	800516e <HAL_UART_IRQHandler+0xd2>
 8005156:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800515a:	f003 0301 	and.w	r3, r3, #1
 800515e:	2b00      	cmp	r3, #0
 8005160:	d005      	beq.n	800516e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005166:	f043 0202 	orr.w	r2, r3, #2
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800516e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005172:	f003 0302 	and.w	r3, r3, #2
 8005176:	2b00      	cmp	r3, #0
 8005178:	d00b      	beq.n	8005192 <HAL_UART_IRQHandler+0xf6>
 800517a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800517e:	f003 0301 	and.w	r3, r3, #1
 8005182:	2b00      	cmp	r3, #0
 8005184:	d005      	beq.n	8005192 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800518a:	f043 0204 	orr.w	r2, r3, #4
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005192:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005196:	f003 0308 	and.w	r3, r3, #8
 800519a:	2b00      	cmp	r3, #0
 800519c:	d011      	beq.n	80051c2 <HAL_UART_IRQHandler+0x126>
 800519e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80051a2:	f003 0320 	and.w	r3, r3, #32
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d105      	bne.n	80051b6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80051aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80051ae:	f003 0301 	and.w	r3, r3, #1
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d005      	beq.n	80051c2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051ba:	f043 0208 	orr.w	r2, r3, #8
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	f000 81f2 	beq.w	80055b0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80051cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051d0:	f003 0320 	and.w	r3, r3, #32
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d008      	beq.n	80051ea <HAL_UART_IRQHandler+0x14e>
 80051d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80051dc:	f003 0320 	and.w	r3, r3, #32
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d002      	beq.n	80051ea <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80051e4:	6878      	ldr	r0, [r7, #4]
 80051e6:	f000 fd7a 	bl	8005cde <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	695b      	ldr	r3, [r3, #20]
 80051f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051f4:	2b40      	cmp	r3, #64	@ 0x40
 80051f6:	bf0c      	ite	eq
 80051f8:	2301      	moveq	r3, #1
 80051fa:	2300      	movne	r3, #0
 80051fc:	b2db      	uxtb	r3, r3
 80051fe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005206:	f003 0308 	and.w	r3, r3, #8
 800520a:	2b00      	cmp	r3, #0
 800520c:	d103      	bne.n	8005216 <HAL_UART_IRQHandler+0x17a>
 800520e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005212:	2b00      	cmp	r3, #0
 8005214:	d04f      	beq.n	80052b6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005216:	6878      	ldr	r0, [r7, #4]
 8005218:	f000 fc22 	bl	8005a60 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	695b      	ldr	r3, [r3, #20]
 8005222:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005226:	2b40      	cmp	r3, #64	@ 0x40
 8005228:	d141      	bne.n	80052ae <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	3314      	adds	r3, #20
 8005230:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005234:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005238:	e853 3f00 	ldrex	r3, [r3]
 800523c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005240:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005244:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005248:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	3314      	adds	r3, #20
 8005252:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005256:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800525a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800525e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005262:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005266:	e841 2300 	strex	r3, r2, [r1]
 800526a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800526e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005272:	2b00      	cmp	r3, #0
 8005274:	d1d9      	bne.n	800522a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800527a:	2b00      	cmp	r3, #0
 800527c:	d013      	beq.n	80052a6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005282:	4a7e      	ldr	r2, [pc, #504]	@ (800547c <HAL_UART_IRQHandler+0x3e0>)
 8005284:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800528a:	4618      	mov	r0, r3
 800528c:	f7fd fb84 	bl	8002998 <HAL_DMA_Abort_IT>
 8005290:	4603      	mov	r3, r0
 8005292:	2b00      	cmp	r3, #0
 8005294:	d016      	beq.n	80052c4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800529a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800529c:	687a      	ldr	r2, [r7, #4]
 800529e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80052a0:	4610      	mov	r0, r2
 80052a2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052a4:	e00e      	b.n	80052c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80052a6:	6878      	ldr	r0, [r7, #4]
 80052a8:	f7fb ffe0 	bl	800126c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052ac:	e00a      	b.n	80052c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80052ae:	6878      	ldr	r0, [r7, #4]
 80052b0:	f7fb ffdc 	bl	800126c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052b4:	e006      	b.n	80052c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80052b6:	6878      	ldr	r0, [r7, #4]
 80052b8:	f7fb ffd8 	bl	800126c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2200      	movs	r2, #0
 80052c0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80052c2:	e175      	b.n	80055b0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052c4:	bf00      	nop
    return;
 80052c6:	e173      	b.n	80055b0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052cc:	2b01      	cmp	r3, #1
 80052ce:	f040 814f 	bne.w	8005570 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80052d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052d6:	f003 0310 	and.w	r3, r3, #16
 80052da:	2b00      	cmp	r3, #0
 80052dc:	f000 8148 	beq.w	8005570 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80052e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052e4:	f003 0310 	and.w	r3, r3, #16
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	f000 8141 	beq.w	8005570 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80052ee:	2300      	movs	r3, #0
 80052f0:	60bb      	str	r3, [r7, #8]
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	60bb      	str	r3, [r7, #8]
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	60bb      	str	r3, [r7, #8]
 8005302:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	695b      	ldr	r3, [r3, #20]
 800530a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800530e:	2b40      	cmp	r3, #64	@ 0x40
 8005310:	f040 80b6 	bne.w	8005480 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	685b      	ldr	r3, [r3, #4]
 800531c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005320:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005324:	2b00      	cmp	r3, #0
 8005326:	f000 8145 	beq.w	80055b4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800532e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005332:	429a      	cmp	r2, r3
 8005334:	f080 813e 	bcs.w	80055b4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800533e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005344:	69db      	ldr	r3, [r3, #28]
 8005346:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800534a:	f000 8088 	beq.w	800545e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	330c      	adds	r3, #12
 8005354:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005358:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800535c:	e853 3f00 	ldrex	r3, [r3]
 8005360:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005364:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005368:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800536c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	330c      	adds	r3, #12
 8005376:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800537a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800537e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005382:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005386:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800538a:	e841 2300 	strex	r3, r2, [r1]
 800538e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005392:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005396:	2b00      	cmp	r3, #0
 8005398:	d1d9      	bne.n	800534e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	3314      	adds	r3, #20
 80053a0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053a2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80053a4:	e853 3f00 	ldrex	r3, [r3]
 80053a8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80053aa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80053ac:	f023 0301 	bic.w	r3, r3, #1
 80053b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	3314      	adds	r3, #20
 80053ba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80053be:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80053c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053c4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80053c6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80053ca:	e841 2300 	strex	r3, r2, [r1]
 80053ce:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80053d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d1e1      	bne.n	800539a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	3314      	adds	r3, #20
 80053dc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053de:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80053e0:	e853 3f00 	ldrex	r3, [r3]
 80053e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80053e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80053e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80053ec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	3314      	adds	r3, #20
 80053f6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80053fa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80053fc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053fe:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005400:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005402:	e841 2300 	strex	r3, r2, [r1]
 8005406:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005408:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800540a:	2b00      	cmp	r3, #0
 800540c:	d1e3      	bne.n	80053d6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2220      	movs	r2, #32
 8005412:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2200      	movs	r2, #0
 800541a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	330c      	adds	r3, #12
 8005422:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005424:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005426:	e853 3f00 	ldrex	r3, [r3]
 800542a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800542c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800542e:	f023 0310 	bic.w	r3, r3, #16
 8005432:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	330c      	adds	r3, #12
 800543c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005440:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005442:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005444:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005446:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005448:	e841 2300 	strex	r3, r2, [r1]
 800544c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800544e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005450:	2b00      	cmp	r3, #0
 8005452:	d1e3      	bne.n	800541c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005458:	4618      	mov	r0, r3
 800545a:	f7fd fa2d 	bl	80028b8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2202      	movs	r2, #2
 8005462:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800546c:	b29b      	uxth	r3, r3
 800546e:	1ad3      	subs	r3, r2, r3
 8005470:	b29b      	uxth	r3, r3
 8005472:	4619      	mov	r1, r3
 8005474:	6878      	ldr	r0, [r7, #4]
 8005476:	f000 f8c1 	bl	80055fc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800547a:	e09b      	b.n	80055b4 <HAL_UART_IRQHandler+0x518>
 800547c:	08005b27 	.word	0x08005b27
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005488:	b29b      	uxth	r3, r3
 800548a:	1ad3      	subs	r3, r2, r3
 800548c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005494:	b29b      	uxth	r3, r3
 8005496:	2b00      	cmp	r3, #0
 8005498:	f000 808e 	beq.w	80055b8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800549c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	f000 8089 	beq.w	80055b8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	330c      	adds	r3, #12
 80054ac:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054b0:	e853 3f00 	ldrex	r3, [r3]
 80054b4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80054b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054b8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80054bc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	330c      	adds	r3, #12
 80054c6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80054ca:	647a      	str	r2, [r7, #68]	@ 0x44
 80054cc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054ce:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80054d0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80054d2:	e841 2300 	strex	r3, r2, [r1]
 80054d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80054d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d1e3      	bne.n	80054a6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	3314      	adds	r3, #20
 80054e4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054e8:	e853 3f00 	ldrex	r3, [r3]
 80054ec:	623b      	str	r3, [r7, #32]
   return(result);
 80054ee:	6a3b      	ldr	r3, [r7, #32]
 80054f0:	f023 0301 	bic.w	r3, r3, #1
 80054f4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	3314      	adds	r3, #20
 80054fe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005502:	633a      	str	r2, [r7, #48]	@ 0x30
 8005504:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005506:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005508:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800550a:	e841 2300 	strex	r3, r2, [r1]
 800550e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005510:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005512:	2b00      	cmp	r3, #0
 8005514:	d1e3      	bne.n	80054de <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2220      	movs	r2, #32
 800551a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2200      	movs	r2, #0
 8005522:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	330c      	adds	r3, #12
 800552a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800552c:	693b      	ldr	r3, [r7, #16]
 800552e:	e853 3f00 	ldrex	r3, [r3]
 8005532:	60fb      	str	r3, [r7, #12]
   return(result);
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	f023 0310 	bic.w	r3, r3, #16
 800553a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	330c      	adds	r3, #12
 8005544:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005548:	61fa      	str	r2, [r7, #28]
 800554a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800554c:	69b9      	ldr	r1, [r7, #24]
 800554e:	69fa      	ldr	r2, [r7, #28]
 8005550:	e841 2300 	strex	r3, r2, [r1]
 8005554:	617b      	str	r3, [r7, #20]
   return(result);
 8005556:	697b      	ldr	r3, [r7, #20]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d1e3      	bne.n	8005524 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2202      	movs	r2, #2
 8005560:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005562:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005566:	4619      	mov	r1, r3
 8005568:	6878      	ldr	r0, [r7, #4]
 800556a:	f000 f847 	bl	80055fc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800556e:	e023      	b.n	80055b8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005570:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005574:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005578:	2b00      	cmp	r3, #0
 800557a:	d009      	beq.n	8005590 <HAL_UART_IRQHandler+0x4f4>
 800557c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005580:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005584:	2b00      	cmp	r3, #0
 8005586:	d003      	beq.n	8005590 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005588:	6878      	ldr	r0, [r7, #4]
 800558a:	f000 fb40 	bl	8005c0e <UART_Transmit_IT>
    return;
 800558e:	e014      	b.n	80055ba <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005590:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005594:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005598:	2b00      	cmp	r3, #0
 800559a:	d00e      	beq.n	80055ba <HAL_UART_IRQHandler+0x51e>
 800559c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d008      	beq.n	80055ba <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80055a8:	6878      	ldr	r0, [r7, #4]
 80055aa:	f000 fb80 	bl	8005cae <UART_EndTransmit_IT>
    return;
 80055ae:	e004      	b.n	80055ba <HAL_UART_IRQHandler+0x51e>
    return;
 80055b0:	bf00      	nop
 80055b2:	e002      	b.n	80055ba <HAL_UART_IRQHandler+0x51e>
      return;
 80055b4:	bf00      	nop
 80055b6:	e000      	b.n	80055ba <HAL_UART_IRQHandler+0x51e>
      return;
 80055b8:	bf00      	nop
  }
}
 80055ba:	37e8      	adds	r7, #232	@ 0xe8
 80055bc:	46bd      	mov	sp, r7
 80055be:	bd80      	pop	{r7, pc}

080055c0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80055c0:	b480      	push	{r7}
 80055c2:	b083      	sub	sp, #12
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80055c8:	bf00      	nop
 80055ca:	370c      	adds	r7, #12
 80055cc:	46bd      	mov	sp, r7
 80055ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d2:	4770      	bx	lr

080055d4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80055d4:	b480      	push	{r7}
 80055d6:	b083      	sub	sp, #12
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80055dc:	bf00      	nop
 80055de:	370c      	adds	r7, #12
 80055e0:	46bd      	mov	sp, r7
 80055e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e6:	4770      	bx	lr

080055e8 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 80055e8:	b480      	push	{r7}
 80055ea:	b083      	sub	sp, #12
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 80055f0:	bf00      	nop
 80055f2:	370c      	adds	r7, #12
 80055f4:	46bd      	mov	sp, r7
 80055f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fa:	4770      	bx	lr

080055fc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80055fc:	b480      	push	{r7}
 80055fe:	b083      	sub	sp, #12
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
 8005604:	460b      	mov	r3, r1
 8005606:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005608:	bf00      	nop
 800560a:	370c      	adds	r7, #12
 800560c:	46bd      	mov	sp, r7
 800560e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005612:	4770      	bx	lr

08005614 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 8005614:	b480      	push	{r7}
 8005616:	b083      	sub	sp, #12
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 8005620:	4618      	mov	r0, r3
 8005622:	370c      	adds	r7, #12
 8005624:	46bd      	mov	sp, r7
 8005626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562a:	4770      	bx	lr

0800562c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b09c      	sub	sp, #112	@ 0x70
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005638:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005644:	2b00      	cmp	r3, #0
 8005646:	d172      	bne.n	800572e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8005648:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800564a:	2200      	movs	r2, #0
 800564c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800564e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	330c      	adds	r3, #12
 8005654:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005656:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005658:	e853 3f00 	ldrex	r3, [r3]
 800565c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800565e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005660:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005664:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005666:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	330c      	adds	r3, #12
 800566c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800566e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005670:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005672:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005674:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005676:	e841 2300 	strex	r3, r2, [r1]
 800567a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800567c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800567e:	2b00      	cmp	r3, #0
 8005680:	d1e5      	bne.n	800564e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005682:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	3314      	adds	r3, #20
 8005688:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800568a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800568c:	e853 3f00 	ldrex	r3, [r3]
 8005690:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005692:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005694:	f023 0301 	bic.w	r3, r3, #1
 8005698:	667b      	str	r3, [r7, #100]	@ 0x64
 800569a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	3314      	adds	r3, #20
 80056a0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80056a2:	647a      	str	r2, [r7, #68]	@ 0x44
 80056a4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056a6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80056a8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80056aa:	e841 2300 	strex	r3, r2, [r1]
 80056ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80056b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d1e5      	bne.n	8005682 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	3314      	adds	r3, #20
 80056bc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056c0:	e853 3f00 	ldrex	r3, [r3]
 80056c4:	623b      	str	r3, [r7, #32]
   return(result);
 80056c6:	6a3b      	ldr	r3, [r7, #32]
 80056c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80056cc:	663b      	str	r3, [r7, #96]	@ 0x60
 80056ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	3314      	adds	r3, #20
 80056d4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80056d6:	633a      	str	r2, [r7, #48]	@ 0x30
 80056d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80056dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056de:	e841 2300 	strex	r3, r2, [r1]
 80056e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80056e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d1e5      	bne.n	80056b6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80056ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80056ec:	2220      	movs	r2, #32
 80056ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80056f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056f6:	2b01      	cmp	r3, #1
 80056f8:	d119      	bne.n	800572e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	330c      	adds	r3, #12
 8005700:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005702:	693b      	ldr	r3, [r7, #16]
 8005704:	e853 3f00 	ldrex	r3, [r3]
 8005708:	60fb      	str	r3, [r7, #12]
   return(result);
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	f023 0310 	bic.w	r3, r3, #16
 8005710:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005712:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	330c      	adds	r3, #12
 8005718:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800571a:	61fa      	str	r2, [r7, #28]
 800571c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800571e:	69b9      	ldr	r1, [r7, #24]
 8005720:	69fa      	ldr	r2, [r7, #28]
 8005722:	e841 2300 	strex	r3, r2, [r1]
 8005726:	617b      	str	r3, [r7, #20]
   return(result);
 8005728:	697b      	ldr	r3, [r7, #20]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d1e5      	bne.n	80056fa <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800572e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005730:	2200      	movs	r2, #0
 8005732:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005734:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005736:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005738:	2b01      	cmp	r3, #1
 800573a:	d106      	bne.n	800574a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800573c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800573e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005740:	4619      	mov	r1, r3
 8005742:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005744:	f7ff ff5a 	bl	80055fc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005748:	e002      	b.n	8005750 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800574a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800574c:	f7fb fd62 	bl	8001214 <HAL_UART_RxCpltCallback>
}
 8005750:	bf00      	nop
 8005752:	3770      	adds	r7, #112	@ 0x70
 8005754:	46bd      	mov	sp, r7
 8005756:	bd80      	pop	{r7, pc}

08005758 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b084      	sub	sp, #16
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005764:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	2201      	movs	r2, #1
 800576a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005770:	2b01      	cmp	r3, #1
 8005772:	d108      	bne.n	8005786 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005778:	085b      	lsrs	r3, r3, #1
 800577a:	b29b      	uxth	r3, r3
 800577c:	4619      	mov	r1, r3
 800577e:	68f8      	ldr	r0, [r7, #12]
 8005780:	f7ff ff3c 	bl	80055fc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005784:	e002      	b.n	800578c <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8005786:	68f8      	ldr	r0, [r7, #12]
 8005788:	f7ff ff24 	bl	80055d4 <HAL_UART_RxHalfCpltCallback>
}
 800578c:	bf00      	nop
 800578e:	3710      	adds	r7, #16
 8005790:	46bd      	mov	sp, r7
 8005792:	bd80      	pop	{r7, pc}

08005794 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b084      	sub	sp, #16
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800579c:	2300      	movs	r3, #0
 800579e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057a4:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	695b      	ldr	r3, [r3, #20]
 80057ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057b0:	2b80      	cmp	r3, #128	@ 0x80
 80057b2:	bf0c      	ite	eq
 80057b4:	2301      	moveq	r3, #1
 80057b6:	2300      	movne	r3, #0
 80057b8:	b2db      	uxtb	r3, r3
 80057ba:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80057c2:	b2db      	uxtb	r3, r3
 80057c4:	2b21      	cmp	r3, #33	@ 0x21
 80057c6:	d108      	bne.n	80057da <UART_DMAError+0x46>
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d005      	beq.n	80057da <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80057ce:	68bb      	ldr	r3, [r7, #8]
 80057d0:	2200      	movs	r2, #0
 80057d2:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80057d4:	68b8      	ldr	r0, [r7, #8]
 80057d6:	f000 f91b 	bl	8005a10 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80057da:	68bb      	ldr	r3, [r7, #8]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	695b      	ldr	r3, [r3, #20]
 80057e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057e4:	2b40      	cmp	r3, #64	@ 0x40
 80057e6:	bf0c      	ite	eq
 80057e8:	2301      	moveq	r3, #1
 80057ea:	2300      	movne	r3, #0
 80057ec:	b2db      	uxtb	r3, r3
 80057ee:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80057f0:	68bb      	ldr	r3, [r7, #8]
 80057f2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80057f6:	b2db      	uxtb	r3, r3
 80057f8:	2b22      	cmp	r3, #34	@ 0x22
 80057fa:	d108      	bne.n	800580e <UART_DMAError+0x7a>
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d005      	beq.n	800580e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005802:	68bb      	ldr	r3, [r7, #8]
 8005804:	2200      	movs	r2, #0
 8005806:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8005808:	68b8      	ldr	r0, [r7, #8]
 800580a:	f000 f929 	bl	8005a60 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800580e:	68bb      	ldr	r3, [r7, #8]
 8005810:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005812:	f043 0210 	orr.w	r2, r3, #16
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800581a:	68b8      	ldr	r0, [r7, #8]
 800581c:	f7fb fd26 	bl	800126c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005820:	bf00      	nop
 8005822:	3710      	adds	r7, #16
 8005824:	46bd      	mov	sp, r7
 8005826:	bd80      	pop	{r7, pc}

08005828 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b086      	sub	sp, #24
 800582c:	af00      	add	r7, sp, #0
 800582e:	60f8      	str	r0, [r7, #12]
 8005830:	60b9      	str	r1, [r7, #8]
 8005832:	603b      	str	r3, [r7, #0]
 8005834:	4613      	mov	r3, r2
 8005836:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005838:	e03b      	b.n	80058b2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800583a:	6a3b      	ldr	r3, [r7, #32]
 800583c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005840:	d037      	beq.n	80058b2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005842:	f7fc fdf1 	bl	8002428 <HAL_GetTick>
 8005846:	4602      	mov	r2, r0
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	1ad3      	subs	r3, r2, r3
 800584c:	6a3a      	ldr	r2, [r7, #32]
 800584e:	429a      	cmp	r2, r3
 8005850:	d302      	bcc.n	8005858 <UART_WaitOnFlagUntilTimeout+0x30>
 8005852:	6a3b      	ldr	r3, [r7, #32]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d101      	bne.n	800585c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005858:	2303      	movs	r3, #3
 800585a:	e03a      	b.n	80058d2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	68db      	ldr	r3, [r3, #12]
 8005862:	f003 0304 	and.w	r3, r3, #4
 8005866:	2b00      	cmp	r3, #0
 8005868:	d023      	beq.n	80058b2 <UART_WaitOnFlagUntilTimeout+0x8a>
 800586a:	68bb      	ldr	r3, [r7, #8]
 800586c:	2b80      	cmp	r3, #128	@ 0x80
 800586e:	d020      	beq.n	80058b2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005870:	68bb      	ldr	r3, [r7, #8]
 8005872:	2b40      	cmp	r3, #64	@ 0x40
 8005874:	d01d      	beq.n	80058b2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f003 0308 	and.w	r3, r3, #8
 8005880:	2b08      	cmp	r3, #8
 8005882:	d116      	bne.n	80058b2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005884:	2300      	movs	r3, #0
 8005886:	617b      	str	r3, [r7, #20]
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	617b      	str	r3, [r7, #20]
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	685b      	ldr	r3, [r3, #4]
 8005896:	617b      	str	r3, [r7, #20]
 8005898:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800589a:	68f8      	ldr	r0, [r7, #12]
 800589c:	f000 f8e0 	bl	8005a60 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	2208      	movs	r2, #8
 80058a4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	2200      	movs	r2, #0
 80058aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80058ae:	2301      	movs	r3, #1
 80058b0:	e00f      	b.n	80058d2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	681a      	ldr	r2, [r3, #0]
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	4013      	ands	r3, r2
 80058bc:	68ba      	ldr	r2, [r7, #8]
 80058be:	429a      	cmp	r2, r3
 80058c0:	bf0c      	ite	eq
 80058c2:	2301      	moveq	r3, #1
 80058c4:	2300      	movne	r3, #0
 80058c6:	b2db      	uxtb	r3, r3
 80058c8:	461a      	mov	r2, r3
 80058ca:	79fb      	ldrb	r3, [r7, #7]
 80058cc:	429a      	cmp	r2, r3
 80058ce:	d0b4      	beq.n	800583a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80058d0:	2300      	movs	r3, #0
}
 80058d2:	4618      	mov	r0, r3
 80058d4:	3718      	adds	r7, #24
 80058d6:	46bd      	mov	sp, r7
 80058d8:	bd80      	pop	{r7, pc}
	...

080058dc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b098      	sub	sp, #96	@ 0x60
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	60f8      	str	r0, [r7, #12]
 80058e4:	60b9      	str	r1, [r7, #8]
 80058e6:	4613      	mov	r3, r2
 80058e8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80058ea:	68ba      	ldr	r2, [r7, #8]
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	88fa      	ldrh	r2, [r7, #6]
 80058f4:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	2200      	movs	r2, #0
 80058fa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	2222      	movs	r2, #34	@ 0x22
 8005900:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005908:	4a3e      	ldr	r2, [pc, #248]	@ (8005a04 <UART_Start_Receive_DMA+0x128>)
 800590a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005910:	4a3d      	ldr	r2, [pc, #244]	@ (8005a08 <UART_Start_Receive_DMA+0x12c>)
 8005912:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005918:	4a3c      	ldr	r2, [pc, #240]	@ (8005a0c <UART_Start_Receive_DMA+0x130>)
 800591a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005920:	2200      	movs	r2, #0
 8005922:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005924:	f107 0308 	add.w	r3, r7, #8
 8005928:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	3304      	adds	r3, #4
 8005934:	4619      	mov	r1, r3
 8005936:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005938:	681a      	ldr	r2, [r3, #0]
 800593a:	88fb      	ldrh	r3, [r7, #6]
 800593c:	f7fc ff64 	bl	8002808 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005940:	2300      	movs	r3, #0
 8005942:	613b      	str	r3, [r7, #16]
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	613b      	str	r3, [r7, #16]
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	685b      	ldr	r3, [r3, #4]
 8005952:	613b      	str	r3, [r7, #16]
 8005954:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	691b      	ldr	r3, [r3, #16]
 800595a:	2b00      	cmp	r3, #0
 800595c:	d019      	beq.n	8005992 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	330c      	adds	r3, #12
 8005964:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005966:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005968:	e853 3f00 	ldrex	r3, [r3]
 800596c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800596e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005970:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005974:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	330c      	adds	r3, #12
 800597c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800597e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005980:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005982:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005984:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005986:	e841 2300 	strex	r3, r2, [r1]
 800598a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800598c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800598e:	2b00      	cmp	r3, #0
 8005990:	d1e5      	bne.n	800595e <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	3314      	adds	r3, #20
 8005998:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800599a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800599c:	e853 3f00 	ldrex	r3, [r3]
 80059a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80059a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059a4:	f043 0301 	orr.w	r3, r3, #1
 80059a8:	657b      	str	r3, [r7, #84]	@ 0x54
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	3314      	adds	r3, #20
 80059b0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80059b2:	63ba      	str	r2, [r7, #56]	@ 0x38
 80059b4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059b6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80059b8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80059ba:	e841 2300 	strex	r3, r2, [r1]
 80059be:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80059c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d1e5      	bne.n	8005992 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	3314      	adds	r3, #20
 80059cc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ce:	69bb      	ldr	r3, [r7, #24]
 80059d0:	e853 3f00 	ldrex	r3, [r3]
 80059d4:	617b      	str	r3, [r7, #20]
   return(result);
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80059dc:	653b      	str	r3, [r7, #80]	@ 0x50
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	3314      	adds	r3, #20
 80059e4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80059e6:	627a      	str	r2, [r7, #36]	@ 0x24
 80059e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ea:	6a39      	ldr	r1, [r7, #32]
 80059ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80059ee:	e841 2300 	strex	r3, r2, [r1]
 80059f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80059f4:	69fb      	ldr	r3, [r7, #28]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d1e5      	bne.n	80059c6 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80059fa:	2300      	movs	r3, #0
}
 80059fc:	4618      	mov	r0, r3
 80059fe:	3760      	adds	r7, #96	@ 0x60
 8005a00:	46bd      	mov	sp, r7
 8005a02:	bd80      	pop	{r7, pc}
 8005a04:	0800562d 	.word	0x0800562d
 8005a08:	08005759 	.word	0x08005759
 8005a0c:	08005795 	.word	0x08005795

08005a10 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005a10:	b480      	push	{r7}
 8005a12:	b089      	sub	sp, #36	@ 0x24
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	330c      	adds	r3, #12
 8005a1e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	e853 3f00 	ldrex	r3, [r3]
 8005a26:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a28:	68bb      	ldr	r3, [r7, #8]
 8005a2a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005a2e:	61fb      	str	r3, [r7, #28]
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	330c      	adds	r3, #12
 8005a36:	69fa      	ldr	r2, [r7, #28]
 8005a38:	61ba      	str	r2, [r7, #24]
 8005a3a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a3c:	6979      	ldr	r1, [r7, #20]
 8005a3e:	69ba      	ldr	r2, [r7, #24]
 8005a40:	e841 2300 	strex	r3, r2, [r1]
 8005a44:	613b      	str	r3, [r7, #16]
   return(result);
 8005a46:	693b      	ldr	r3, [r7, #16]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d1e5      	bne.n	8005a18 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2220      	movs	r2, #32
 8005a50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8005a54:	bf00      	nop
 8005a56:	3724      	adds	r7, #36	@ 0x24
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5e:	4770      	bx	lr

08005a60 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005a60:	b480      	push	{r7}
 8005a62:	b095      	sub	sp, #84	@ 0x54
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	330c      	adds	r3, #12
 8005a6e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a72:	e853 3f00 	ldrex	r3, [r3]
 8005a76:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a7a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	330c      	adds	r3, #12
 8005a86:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005a88:	643a      	str	r2, [r7, #64]	@ 0x40
 8005a8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a8c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005a8e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005a90:	e841 2300 	strex	r3, r2, [r1]
 8005a94:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005a96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d1e5      	bne.n	8005a68 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	3314      	adds	r3, #20
 8005aa2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aa4:	6a3b      	ldr	r3, [r7, #32]
 8005aa6:	e853 3f00 	ldrex	r3, [r3]
 8005aaa:	61fb      	str	r3, [r7, #28]
   return(result);
 8005aac:	69fb      	ldr	r3, [r7, #28]
 8005aae:	f023 0301 	bic.w	r3, r3, #1
 8005ab2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	3314      	adds	r3, #20
 8005aba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005abc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005abe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ac0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ac2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ac4:	e841 2300 	strex	r3, r2, [r1]
 8005ac8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d1e5      	bne.n	8005a9c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ad4:	2b01      	cmp	r3, #1
 8005ad6:	d119      	bne.n	8005b0c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	330c      	adds	r3, #12
 8005ade:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	e853 3f00 	ldrex	r3, [r3]
 8005ae6:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ae8:	68bb      	ldr	r3, [r7, #8]
 8005aea:	f023 0310 	bic.w	r3, r3, #16
 8005aee:	647b      	str	r3, [r7, #68]	@ 0x44
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	330c      	adds	r3, #12
 8005af6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005af8:	61ba      	str	r2, [r7, #24]
 8005afa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005afc:	6979      	ldr	r1, [r7, #20]
 8005afe:	69ba      	ldr	r2, [r7, #24]
 8005b00:	e841 2300 	strex	r3, r2, [r1]
 8005b04:	613b      	str	r3, [r7, #16]
   return(result);
 8005b06:	693b      	ldr	r3, [r7, #16]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d1e5      	bne.n	8005ad8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2220      	movs	r2, #32
 8005b10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2200      	movs	r2, #0
 8005b18:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005b1a:	bf00      	nop
 8005b1c:	3754      	adds	r7, #84	@ 0x54
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b24:	4770      	bx	lr

08005b26 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005b26:	b580      	push	{r7, lr}
 8005b28:	b084      	sub	sp, #16
 8005b2a:	af00      	add	r7, sp, #0
 8005b2c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b32:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	2200      	movs	r2, #0
 8005b38:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005b40:	68f8      	ldr	r0, [r7, #12]
 8005b42:	f7fb fb93 	bl	800126c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b46:	bf00      	nop
 8005b48:	3710      	adds	r7, #16
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	bd80      	pop	{r7, pc}

08005b4e <UART_DMATxAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
 8005b4e:	b580      	push	{r7, lr}
 8005b50:	b084      	sub	sp, #16
 8005b52:	af00      	add	r7, sp, #0
 8005b54:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b5a:	60fb      	str	r3, [r7, #12]

  huart->hdmatx->XferAbortCallback = NULL;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b60:	2200      	movs	r2, #0
 8005b62:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Check if an Abort process is still ongoing */
  if (huart->hdmarx != NULL)
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d004      	beq.n	8005b76 <UART_DMATxAbortCallback+0x28>
  {
    if (huart->hdmarx->XferAbortCallback != NULL)
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d117      	bne.n	8005ba6 <UART_DMATxAbortCallback+0x58>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	2200      	movs	r2, #0
 8005b7a:	84da      	strh	r2, [r3, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	2200      	movs	r2, #0
 8005b80:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	2200      	movs	r2, #0
 8005b86:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	2220      	movs	r2, #32
 8005b8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	2220      	movs	r2, #32
 8005b94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 8005b9e:	68f8      	ldr	r0, [r7, #12]
 8005ba0:	f7ff fd22 	bl	80055e8 <HAL_UART_AbortCpltCallback>
 8005ba4:	e000      	b.n	8005ba8 <UART_DMATxAbortCallback+0x5a>
      return;
 8005ba6:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ba8:	3710      	adds	r7, #16
 8005baa:	46bd      	mov	sp, r7
 8005bac:	bd80      	pop	{r7, pc}

08005bae <UART_DMARxAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
 8005bae:	b580      	push	{r7, lr}
 8005bb0:	b084      	sub	sp, #16
 8005bb2:	af00      	add	r7, sp, #0
 8005bb4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bba:	60fb      	str	r3, [r7, #12]

  huart->hdmarx->XferAbortCallback = NULL;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Check if an Abort process is still ongoing */
  if (huart->hdmatx != NULL)
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d004      	beq.n	8005bd6 <UART_DMARxAbortCallback+0x28>
  {
    if (huart->hdmatx->XferAbortCallback != NULL)
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d117      	bne.n	8005c06 <UART_DMARxAbortCallback+0x58>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	84da      	strh	r2, [r3, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	2200      	movs	r2, #0
 8005be0:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	2200      	movs	r2, #0
 8005be6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	2220      	movs	r2, #32
 8005bec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	2220      	movs	r2, #32
 8005bf4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 8005bfe:	68f8      	ldr	r0, [r7, #12]
 8005c00:	f7ff fcf2 	bl	80055e8 <HAL_UART_AbortCpltCallback>
 8005c04:	e000      	b.n	8005c08 <UART_DMARxAbortCallback+0x5a>
      return;
 8005c06:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c08:	3710      	adds	r7, #16
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bd80      	pop	{r7, pc}

08005c0e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005c0e:	b480      	push	{r7}
 8005c10:	b085      	sub	sp, #20
 8005c12:	af00      	add	r7, sp, #0
 8005c14:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c1c:	b2db      	uxtb	r3, r3
 8005c1e:	2b21      	cmp	r3, #33	@ 0x21
 8005c20:	d13e      	bne.n	8005ca0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	689b      	ldr	r3, [r3, #8]
 8005c26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c2a:	d114      	bne.n	8005c56 <UART_Transmit_IT+0x48>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	691b      	ldr	r3, [r3, #16]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d110      	bne.n	8005c56 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6a1b      	ldr	r3, [r3, #32]
 8005c38:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	881b      	ldrh	r3, [r3, #0]
 8005c3e:	461a      	mov	r2, r3
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c48:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6a1b      	ldr	r3, [r3, #32]
 8005c4e:	1c9a      	adds	r2, r3, #2
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	621a      	str	r2, [r3, #32]
 8005c54:	e008      	b.n	8005c68 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6a1b      	ldr	r3, [r3, #32]
 8005c5a:	1c59      	adds	r1, r3, #1
 8005c5c:	687a      	ldr	r2, [r7, #4]
 8005c5e:	6211      	str	r1, [r2, #32]
 8005c60:	781a      	ldrb	r2, [r3, #0]
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005c6c:	b29b      	uxth	r3, r3
 8005c6e:	3b01      	subs	r3, #1
 8005c70:	b29b      	uxth	r3, r3
 8005c72:	687a      	ldr	r2, [r7, #4]
 8005c74:	4619      	mov	r1, r3
 8005c76:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d10f      	bne.n	8005c9c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	68da      	ldr	r2, [r3, #12]
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005c8a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	68da      	ldr	r2, [r3, #12]
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005c9a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	e000      	b.n	8005ca2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005ca0:	2302      	movs	r3, #2
  }
}
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	3714      	adds	r7, #20
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cac:	4770      	bx	lr

08005cae <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005cae:	b580      	push	{r7, lr}
 8005cb0:	b082      	sub	sp, #8
 8005cb2:	af00      	add	r7, sp, #0
 8005cb4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	68da      	ldr	r2, [r3, #12]
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005cc4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2220      	movs	r2, #32
 8005cca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005cce:	6878      	ldr	r0, [r7, #4]
 8005cd0:	f7ff fc76 	bl	80055c0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005cd4:	2300      	movs	r3, #0
}
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	3708      	adds	r7, #8
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	bd80      	pop	{r7, pc}

08005cde <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005cde:	b580      	push	{r7, lr}
 8005ce0:	b08c      	sub	sp, #48	@ 0x30
 8005ce2:	af00      	add	r7, sp, #0
 8005ce4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005cec:	b2db      	uxtb	r3, r3
 8005cee:	2b22      	cmp	r3, #34	@ 0x22
 8005cf0:	f040 80ae 	bne.w	8005e50 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	689b      	ldr	r3, [r3, #8]
 8005cf8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005cfc:	d117      	bne.n	8005d2e <UART_Receive_IT+0x50>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	691b      	ldr	r3, [r3, #16]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d113      	bne.n	8005d2e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005d06:	2300      	movs	r3, #0
 8005d08:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d0e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	b29b      	uxth	r3, r3
 8005d18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d1c:	b29a      	uxth	r2, r3
 8005d1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d20:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d26:	1c9a      	adds	r2, r3, #2
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	629a      	str	r2, [r3, #40]	@ 0x28
 8005d2c:	e026      	b.n	8005d7c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d32:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005d34:	2300      	movs	r3, #0
 8005d36:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	689b      	ldr	r3, [r3, #8]
 8005d3c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d40:	d007      	beq.n	8005d52 <UART_Receive_IT+0x74>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	689b      	ldr	r3, [r3, #8]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d10a      	bne.n	8005d60 <UART_Receive_IT+0x82>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	691b      	ldr	r3, [r3, #16]
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d106      	bne.n	8005d60 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	685b      	ldr	r3, [r3, #4]
 8005d58:	b2da      	uxtb	r2, r3
 8005d5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d5c:	701a      	strb	r2, [r3, #0]
 8005d5e:	e008      	b.n	8005d72 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	685b      	ldr	r3, [r3, #4]
 8005d66:	b2db      	uxtb	r3, r3
 8005d68:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d6c:	b2da      	uxtb	r2, r3
 8005d6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d70:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d76:	1c5a      	adds	r2, r3, #1
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005d80:	b29b      	uxth	r3, r3
 8005d82:	3b01      	subs	r3, #1
 8005d84:	b29b      	uxth	r3, r3
 8005d86:	687a      	ldr	r2, [r7, #4]
 8005d88:	4619      	mov	r1, r3
 8005d8a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d15d      	bne.n	8005e4c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	68da      	ldr	r2, [r3, #12]
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f022 0220 	bic.w	r2, r2, #32
 8005d9e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	68da      	ldr	r2, [r3, #12]
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005dae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	695a      	ldr	r2, [r3, #20]
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f022 0201 	bic.w	r2, r2, #1
 8005dbe:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2220      	movs	r2, #32
 8005dc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2200      	movs	r2, #0
 8005dcc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dd2:	2b01      	cmp	r3, #1
 8005dd4:	d135      	bne.n	8005e42 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2200      	movs	r2, #0
 8005dda:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	330c      	adds	r3, #12
 8005de2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005de4:	697b      	ldr	r3, [r7, #20]
 8005de6:	e853 3f00 	ldrex	r3, [r3]
 8005dea:	613b      	str	r3, [r7, #16]
   return(result);
 8005dec:	693b      	ldr	r3, [r7, #16]
 8005dee:	f023 0310 	bic.w	r3, r3, #16
 8005df2:	627b      	str	r3, [r7, #36]	@ 0x24
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	330c      	adds	r3, #12
 8005dfa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005dfc:	623a      	str	r2, [r7, #32]
 8005dfe:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e00:	69f9      	ldr	r1, [r7, #28]
 8005e02:	6a3a      	ldr	r2, [r7, #32]
 8005e04:	e841 2300 	strex	r3, r2, [r1]
 8005e08:	61bb      	str	r3, [r7, #24]
   return(result);
 8005e0a:	69bb      	ldr	r3, [r7, #24]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d1e5      	bne.n	8005ddc <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f003 0310 	and.w	r3, r3, #16
 8005e1a:	2b10      	cmp	r3, #16
 8005e1c:	d10a      	bne.n	8005e34 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005e1e:	2300      	movs	r3, #0
 8005e20:	60fb      	str	r3, [r7, #12]
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	60fb      	str	r3, [r7, #12]
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	685b      	ldr	r3, [r3, #4]
 8005e30:	60fb      	str	r3, [r7, #12]
 8005e32:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005e38:	4619      	mov	r1, r3
 8005e3a:	6878      	ldr	r0, [r7, #4]
 8005e3c:	f7ff fbde 	bl	80055fc <HAL_UARTEx_RxEventCallback>
 8005e40:	e002      	b.n	8005e48 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005e42:	6878      	ldr	r0, [r7, #4]
 8005e44:	f7fb f9e6 	bl	8001214 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005e48:	2300      	movs	r3, #0
 8005e4a:	e002      	b.n	8005e52 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	e000      	b.n	8005e52 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005e50:	2302      	movs	r3, #2
  }
}
 8005e52:	4618      	mov	r0, r3
 8005e54:	3730      	adds	r7, #48	@ 0x30
 8005e56:	46bd      	mov	sp, r7
 8005e58:	bd80      	pop	{r7, pc}
	...

08005e5c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e60:	b0c0      	sub	sp, #256	@ 0x100
 8005e62:	af00      	add	r7, sp, #0
 8005e64:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	691b      	ldr	r3, [r3, #16]
 8005e70:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005e74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e78:	68d9      	ldr	r1, [r3, #12]
 8005e7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e7e:	681a      	ldr	r2, [r3, #0]
 8005e80:	ea40 0301 	orr.w	r3, r0, r1
 8005e84:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005e86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e8a:	689a      	ldr	r2, [r3, #8]
 8005e8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e90:	691b      	ldr	r3, [r3, #16]
 8005e92:	431a      	orrs	r2, r3
 8005e94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e98:	695b      	ldr	r3, [r3, #20]
 8005e9a:	431a      	orrs	r2, r3
 8005e9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ea0:	69db      	ldr	r3, [r3, #28]
 8005ea2:	4313      	orrs	r3, r2
 8005ea4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005ea8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	68db      	ldr	r3, [r3, #12]
 8005eb0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005eb4:	f021 010c 	bic.w	r1, r1, #12
 8005eb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ebc:	681a      	ldr	r2, [r3, #0]
 8005ebe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005ec2:	430b      	orrs	r3, r1
 8005ec4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005ec6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	695b      	ldr	r3, [r3, #20]
 8005ece:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005ed2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ed6:	6999      	ldr	r1, [r3, #24]
 8005ed8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005edc:	681a      	ldr	r2, [r3, #0]
 8005ede:	ea40 0301 	orr.w	r3, r0, r1
 8005ee2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005ee4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ee8:	681a      	ldr	r2, [r3, #0]
 8005eea:	4b8f      	ldr	r3, [pc, #572]	@ (8006128 <UART_SetConfig+0x2cc>)
 8005eec:	429a      	cmp	r2, r3
 8005eee:	d005      	beq.n	8005efc <UART_SetConfig+0xa0>
 8005ef0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ef4:	681a      	ldr	r2, [r3, #0]
 8005ef6:	4b8d      	ldr	r3, [pc, #564]	@ (800612c <UART_SetConfig+0x2d0>)
 8005ef8:	429a      	cmp	r2, r3
 8005efa:	d104      	bne.n	8005f06 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005efc:	f7fe fe02 	bl	8004b04 <HAL_RCC_GetPCLK2Freq>
 8005f00:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005f04:	e003      	b.n	8005f0e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005f06:	f7fe fde9 	bl	8004adc <HAL_RCC_GetPCLK1Freq>
 8005f0a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005f0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f12:	69db      	ldr	r3, [r3, #28]
 8005f14:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f18:	f040 810c 	bne.w	8006134 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005f1c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f20:	2200      	movs	r2, #0
 8005f22:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005f26:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005f2a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005f2e:	4622      	mov	r2, r4
 8005f30:	462b      	mov	r3, r5
 8005f32:	1891      	adds	r1, r2, r2
 8005f34:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005f36:	415b      	adcs	r3, r3
 8005f38:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005f3a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005f3e:	4621      	mov	r1, r4
 8005f40:	eb12 0801 	adds.w	r8, r2, r1
 8005f44:	4629      	mov	r1, r5
 8005f46:	eb43 0901 	adc.w	r9, r3, r1
 8005f4a:	f04f 0200 	mov.w	r2, #0
 8005f4e:	f04f 0300 	mov.w	r3, #0
 8005f52:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005f56:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005f5a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005f5e:	4690      	mov	r8, r2
 8005f60:	4699      	mov	r9, r3
 8005f62:	4623      	mov	r3, r4
 8005f64:	eb18 0303 	adds.w	r3, r8, r3
 8005f68:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005f6c:	462b      	mov	r3, r5
 8005f6e:	eb49 0303 	adc.w	r3, r9, r3
 8005f72:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005f76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f7a:	685b      	ldr	r3, [r3, #4]
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005f82:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005f86:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005f8a:	460b      	mov	r3, r1
 8005f8c:	18db      	adds	r3, r3, r3
 8005f8e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005f90:	4613      	mov	r3, r2
 8005f92:	eb42 0303 	adc.w	r3, r2, r3
 8005f96:	657b      	str	r3, [r7, #84]	@ 0x54
 8005f98:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005f9c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005fa0:	f7fa fdce 	bl	8000b40 <__aeabi_uldivmod>
 8005fa4:	4602      	mov	r2, r0
 8005fa6:	460b      	mov	r3, r1
 8005fa8:	4b61      	ldr	r3, [pc, #388]	@ (8006130 <UART_SetConfig+0x2d4>)
 8005faa:	fba3 2302 	umull	r2, r3, r3, r2
 8005fae:	095b      	lsrs	r3, r3, #5
 8005fb0:	011c      	lsls	r4, r3, #4
 8005fb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005fbc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005fc0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005fc4:	4642      	mov	r2, r8
 8005fc6:	464b      	mov	r3, r9
 8005fc8:	1891      	adds	r1, r2, r2
 8005fca:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005fcc:	415b      	adcs	r3, r3
 8005fce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005fd0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005fd4:	4641      	mov	r1, r8
 8005fd6:	eb12 0a01 	adds.w	sl, r2, r1
 8005fda:	4649      	mov	r1, r9
 8005fdc:	eb43 0b01 	adc.w	fp, r3, r1
 8005fe0:	f04f 0200 	mov.w	r2, #0
 8005fe4:	f04f 0300 	mov.w	r3, #0
 8005fe8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005fec:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005ff0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005ff4:	4692      	mov	sl, r2
 8005ff6:	469b      	mov	fp, r3
 8005ff8:	4643      	mov	r3, r8
 8005ffa:	eb1a 0303 	adds.w	r3, sl, r3
 8005ffe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006002:	464b      	mov	r3, r9
 8006004:	eb4b 0303 	adc.w	r3, fp, r3
 8006008:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800600c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	2200      	movs	r2, #0
 8006014:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006018:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800601c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006020:	460b      	mov	r3, r1
 8006022:	18db      	adds	r3, r3, r3
 8006024:	643b      	str	r3, [r7, #64]	@ 0x40
 8006026:	4613      	mov	r3, r2
 8006028:	eb42 0303 	adc.w	r3, r2, r3
 800602c:	647b      	str	r3, [r7, #68]	@ 0x44
 800602e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006032:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006036:	f7fa fd83 	bl	8000b40 <__aeabi_uldivmod>
 800603a:	4602      	mov	r2, r0
 800603c:	460b      	mov	r3, r1
 800603e:	4611      	mov	r1, r2
 8006040:	4b3b      	ldr	r3, [pc, #236]	@ (8006130 <UART_SetConfig+0x2d4>)
 8006042:	fba3 2301 	umull	r2, r3, r3, r1
 8006046:	095b      	lsrs	r3, r3, #5
 8006048:	2264      	movs	r2, #100	@ 0x64
 800604a:	fb02 f303 	mul.w	r3, r2, r3
 800604e:	1acb      	subs	r3, r1, r3
 8006050:	00db      	lsls	r3, r3, #3
 8006052:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006056:	4b36      	ldr	r3, [pc, #216]	@ (8006130 <UART_SetConfig+0x2d4>)
 8006058:	fba3 2302 	umull	r2, r3, r3, r2
 800605c:	095b      	lsrs	r3, r3, #5
 800605e:	005b      	lsls	r3, r3, #1
 8006060:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006064:	441c      	add	r4, r3
 8006066:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800606a:	2200      	movs	r2, #0
 800606c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006070:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006074:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006078:	4642      	mov	r2, r8
 800607a:	464b      	mov	r3, r9
 800607c:	1891      	adds	r1, r2, r2
 800607e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006080:	415b      	adcs	r3, r3
 8006082:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006084:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006088:	4641      	mov	r1, r8
 800608a:	1851      	adds	r1, r2, r1
 800608c:	6339      	str	r1, [r7, #48]	@ 0x30
 800608e:	4649      	mov	r1, r9
 8006090:	414b      	adcs	r3, r1
 8006092:	637b      	str	r3, [r7, #52]	@ 0x34
 8006094:	f04f 0200 	mov.w	r2, #0
 8006098:	f04f 0300 	mov.w	r3, #0
 800609c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80060a0:	4659      	mov	r1, fp
 80060a2:	00cb      	lsls	r3, r1, #3
 80060a4:	4651      	mov	r1, sl
 80060a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80060aa:	4651      	mov	r1, sl
 80060ac:	00ca      	lsls	r2, r1, #3
 80060ae:	4610      	mov	r0, r2
 80060b0:	4619      	mov	r1, r3
 80060b2:	4603      	mov	r3, r0
 80060b4:	4642      	mov	r2, r8
 80060b6:	189b      	adds	r3, r3, r2
 80060b8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80060bc:	464b      	mov	r3, r9
 80060be:	460a      	mov	r2, r1
 80060c0:	eb42 0303 	adc.w	r3, r2, r3
 80060c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80060c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060cc:	685b      	ldr	r3, [r3, #4]
 80060ce:	2200      	movs	r2, #0
 80060d0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80060d4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80060d8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80060dc:	460b      	mov	r3, r1
 80060de:	18db      	adds	r3, r3, r3
 80060e0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80060e2:	4613      	mov	r3, r2
 80060e4:	eb42 0303 	adc.w	r3, r2, r3
 80060e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80060ea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80060ee:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80060f2:	f7fa fd25 	bl	8000b40 <__aeabi_uldivmod>
 80060f6:	4602      	mov	r2, r0
 80060f8:	460b      	mov	r3, r1
 80060fa:	4b0d      	ldr	r3, [pc, #52]	@ (8006130 <UART_SetConfig+0x2d4>)
 80060fc:	fba3 1302 	umull	r1, r3, r3, r2
 8006100:	095b      	lsrs	r3, r3, #5
 8006102:	2164      	movs	r1, #100	@ 0x64
 8006104:	fb01 f303 	mul.w	r3, r1, r3
 8006108:	1ad3      	subs	r3, r2, r3
 800610a:	00db      	lsls	r3, r3, #3
 800610c:	3332      	adds	r3, #50	@ 0x32
 800610e:	4a08      	ldr	r2, [pc, #32]	@ (8006130 <UART_SetConfig+0x2d4>)
 8006110:	fba2 2303 	umull	r2, r3, r2, r3
 8006114:	095b      	lsrs	r3, r3, #5
 8006116:	f003 0207 	and.w	r2, r3, #7
 800611a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	4422      	add	r2, r4
 8006122:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006124:	e106      	b.n	8006334 <UART_SetConfig+0x4d8>
 8006126:	bf00      	nop
 8006128:	40011000 	.word	0x40011000
 800612c:	40011400 	.word	0x40011400
 8006130:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006134:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006138:	2200      	movs	r2, #0
 800613a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800613e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006142:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006146:	4642      	mov	r2, r8
 8006148:	464b      	mov	r3, r9
 800614a:	1891      	adds	r1, r2, r2
 800614c:	6239      	str	r1, [r7, #32]
 800614e:	415b      	adcs	r3, r3
 8006150:	627b      	str	r3, [r7, #36]	@ 0x24
 8006152:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006156:	4641      	mov	r1, r8
 8006158:	1854      	adds	r4, r2, r1
 800615a:	4649      	mov	r1, r9
 800615c:	eb43 0501 	adc.w	r5, r3, r1
 8006160:	f04f 0200 	mov.w	r2, #0
 8006164:	f04f 0300 	mov.w	r3, #0
 8006168:	00eb      	lsls	r3, r5, #3
 800616a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800616e:	00e2      	lsls	r2, r4, #3
 8006170:	4614      	mov	r4, r2
 8006172:	461d      	mov	r5, r3
 8006174:	4643      	mov	r3, r8
 8006176:	18e3      	adds	r3, r4, r3
 8006178:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800617c:	464b      	mov	r3, r9
 800617e:	eb45 0303 	adc.w	r3, r5, r3
 8006182:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006186:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800618a:	685b      	ldr	r3, [r3, #4]
 800618c:	2200      	movs	r2, #0
 800618e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006192:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006196:	f04f 0200 	mov.w	r2, #0
 800619a:	f04f 0300 	mov.w	r3, #0
 800619e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80061a2:	4629      	mov	r1, r5
 80061a4:	008b      	lsls	r3, r1, #2
 80061a6:	4621      	mov	r1, r4
 80061a8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80061ac:	4621      	mov	r1, r4
 80061ae:	008a      	lsls	r2, r1, #2
 80061b0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80061b4:	f7fa fcc4 	bl	8000b40 <__aeabi_uldivmod>
 80061b8:	4602      	mov	r2, r0
 80061ba:	460b      	mov	r3, r1
 80061bc:	4b60      	ldr	r3, [pc, #384]	@ (8006340 <UART_SetConfig+0x4e4>)
 80061be:	fba3 2302 	umull	r2, r3, r3, r2
 80061c2:	095b      	lsrs	r3, r3, #5
 80061c4:	011c      	lsls	r4, r3, #4
 80061c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061ca:	2200      	movs	r2, #0
 80061cc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80061d0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80061d4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80061d8:	4642      	mov	r2, r8
 80061da:	464b      	mov	r3, r9
 80061dc:	1891      	adds	r1, r2, r2
 80061de:	61b9      	str	r1, [r7, #24]
 80061e0:	415b      	adcs	r3, r3
 80061e2:	61fb      	str	r3, [r7, #28]
 80061e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80061e8:	4641      	mov	r1, r8
 80061ea:	1851      	adds	r1, r2, r1
 80061ec:	6139      	str	r1, [r7, #16]
 80061ee:	4649      	mov	r1, r9
 80061f0:	414b      	adcs	r3, r1
 80061f2:	617b      	str	r3, [r7, #20]
 80061f4:	f04f 0200 	mov.w	r2, #0
 80061f8:	f04f 0300 	mov.w	r3, #0
 80061fc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006200:	4659      	mov	r1, fp
 8006202:	00cb      	lsls	r3, r1, #3
 8006204:	4651      	mov	r1, sl
 8006206:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800620a:	4651      	mov	r1, sl
 800620c:	00ca      	lsls	r2, r1, #3
 800620e:	4610      	mov	r0, r2
 8006210:	4619      	mov	r1, r3
 8006212:	4603      	mov	r3, r0
 8006214:	4642      	mov	r2, r8
 8006216:	189b      	adds	r3, r3, r2
 8006218:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800621c:	464b      	mov	r3, r9
 800621e:	460a      	mov	r2, r1
 8006220:	eb42 0303 	adc.w	r3, r2, r3
 8006224:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006228:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800622c:	685b      	ldr	r3, [r3, #4]
 800622e:	2200      	movs	r2, #0
 8006230:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006232:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006234:	f04f 0200 	mov.w	r2, #0
 8006238:	f04f 0300 	mov.w	r3, #0
 800623c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006240:	4649      	mov	r1, r9
 8006242:	008b      	lsls	r3, r1, #2
 8006244:	4641      	mov	r1, r8
 8006246:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800624a:	4641      	mov	r1, r8
 800624c:	008a      	lsls	r2, r1, #2
 800624e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006252:	f7fa fc75 	bl	8000b40 <__aeabi_uldivmod>
 8006256:	4602      	mov	r2, r0
 8006258:	460b      	mov	r3, r1
 800625a:	4611      	mov	r1, r2
 800625c:	4b38      	ldr	r3, [pc, #224]	@ (8006340 <UART_SetConfig+0x4e4>)
 800625e:	fba3 2301 	umull	r2, r3, r3, r1
 8006262:	095b      	lsrs	r3, r3, #5
 8006264:	2264      	movs	r2, #100	@ 0x64
 8006266:	fb02 f303 	mul.w	r3, r2, r3
 800626a:	1acb      	subs	r3, r1, r3
 800626c:	011b      	lsls	r3, r3, #4
 800626e:	3332      	adds	r3, #50	@ 0x32
 8006270:	4a33      	ldr	r2, [pc, #204]	@ (8006340 <UART_SetConfig+0x4e4>)
 8006272:	fba2 2303 	umull	r2, r3, r2, r3
 8006276:	095b      	lsrs	r3, r3, #5
 8006278:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800627c:	441c      	add	r4, r3
 800627e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006282:	2200      	movs	r2, #0
 8006284:	673b      	str	r3, [r7, #112]	@ 0x70
 8006286:	677a      	str	r2, [r7, #116]	@ 0x74
 8006288:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800628c:	4642      	mov	r2, r8
 800628e:	464b      	mov	r3, r9
 8006290:	1891      	adds	r1, r2, r2
 8006292:	60b9      	str	r1, [r7, #8]
 8006294:	415b      	adcs	r3, r3
 8006296:	60fb      	str	r3, [r7, #12]
 8006298:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800629c:	4641      	mov	r1, r8
 800629e:	1851      	adds	r1, r2, r1
 80062a0:	6039      	str	r1, [r7, #0]
 80062a2:	4649      	mov	r1, r9
 80062a4:	414b      	adcs	r3, r1
 80062a6:	607b      	str	r3, [r7, #4]
 80062a8:	f04f 0200 	mov.w	r2, #0
 80062ac:	f04f 0300 	mov.w	r3, #0
 80062b0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80062b4:	4659      	mov	r1, fp
 80062b6:	00cb      	lsls	r3, r1, #3
 80062b8:	4651      	mov	r1, sl
 80062ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80062be:	4651      	mov	r1, sl
 80062c0:	00ca      	lsls	r2, r1, #3
 80062c2:	4610      	mov	r0, r2
 80062c4:	4619      	mov	r1, r3
 80062c6:	4603      	mov	r3, r0
 80062c8:	4642      	mov	r2, r8
 80062ca:	189b      	adds	r3, r3, r2
 80062cc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80062ce:	464b      	mov	r3, r9
 80062d0:	460a      	mov	r2, r1
 80062d2:	eb42 0303 	adc.w	r3, r2, r3
 80062d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80062d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062dc:	685b      	ldr	r3, [r3, #4]
 80062de:	2200      	movs	r2, #0
 80062e0:	663b      	str	r3, [r7, #96]	@ 0x60
 80062e2:	667a      	str	r2, [r7, #100]	@ 0x64
 80062e4:	f04f 0200 	mov.w	r2, #0
 80062e8:	f04f 0300 	mov.w	r3, #0
 80062ec:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80062f0:	4649      	mov	r1, r9
 80062f2:	008b      	lsls	r3, r1, #2
 80062f4:	4641      	mov	r1, r8
 80062f6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80062fa:	4641      	mov	r1, r8
 80062fc:	008a      	lsls	r2, r1, #2
 80062fe:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006302:	f7fa fc1d 	bl	8000b40 <__aeabi_uldivmod>
 8006306:	4602      	mov	r2, r0
 8006308:	460b      	mov	r3, r1
 800630a:	4b0d      	ldr	r3, [pc, #52]	@ (8006340 <UART_SetConfig+0x4e4>)
 800630c:	fba3 1302 	umull	r1, r3, r3, r2
 8006310:	095b      	lsrs	r3, r3, #5
 8006312:	2164      	movs	r1, #100	@ 0x64
 8006314:	fb01 f303 	mul.w	r3, r1, r3
 8006318:	1ad3      	subs	r3, r2, r3
 800631a:	011b      	lsls	r3, r3, #4
 800631c:	3332      	adds	r3, #50	@ 0x32
 800631e:	4a08      	ldr	r2, [pc, #32]	@ (8006340 <UART_SetConfig+0x4e4>)
 8006320:	fba2 2303 	umull	r2, r3, r2, r3
 8006324:	095b      	lsrs	r3, r3, #5
 8006326:	f003 020f 	and.w	r2, r3, #15
 800632a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	4422      	add	r2, r4
 8006332:	609a      	str	r2, [r3, #8]
}
 8006334:	bf00      	nop
 8006336:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800633a:	46bd      	mov	sp, r7
 800633c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006340:	51eb851f 	.word	0x51eb851f

08006344 <memset>:
 8006344:	4402      	add	r2, r0
 8006346:	4603      	mov	r3, r0
 8006348:	4293      	cmp	r3, r2
 800634a:	d100      	bne.n	800634e <memset+0xa>
 800634c:	4770      	bx	lr
 800634e:	f803 1b01 	strb.w	r1, [r3], #1
 8006352:	e7f9      	b.n	8006348 <memset+0x4>

08006354 <__errno>:
 8006354:	4b01      	ldr	r3, [pc, #4]	@ (800635c <__errno+0x8>)
 8006356:	6818      	ldr	r0, [r3, #0]
 8006358:	4770      	bx	lr
 800635a:	bf00      	nop
 800635c:	20000010 	.word	0x20000010

08006360 <__libc_init_array>:
 8006360:	b570      	push	{r4, r5, r6, lr}
 8006362:	4d0d      	ldr	r5, [pc, #52]	@ (8006398 <__libc_init_array+0x38>)
 8006364:	4c0d      	ldr	r4, [pc, #52]	@ (800639c <__libc_init_array+0x3c>)
 8006366:	1b64      	subs	r4, r4, r5
 8006368:	10a4      	asrs	r4, r4, #2
 800636a:	2600      	movs	r6, #0
 800636c:	42a6      	cmp	r6, r4
 800636e:	d109      	bne.n	8006384 <__libc_init_array+0x24>
 8006370:	4d0b      	ldr	r5, [pc, #44]	@ (80063a0 <__libc_init_array+0x40>)
 8006372:	4c0c      	ldr	r4, [pc, #48]	@ (80063a4 <__libc_init_array+0x44>)
 8006374:	f001 fe0c 	bl	8007f90 <_init>
 8006378:	1b64      	subs	r4, r4, r5
 800637a:	10a4      	asrs	r4, r4, #2
 800637c:	2600      	movs	r6, #0
 800637e:	42a6      	cmp	r6, r4
 8006380:	d105      	bne.n	800638e <__libc_init_array+0x2e>
 8006382:	bd70      	pop	{r4, r5, r6, pc}
 8006384:	f855 3b04 	ldr.w	r3, [r5], #4
 8006388:	4798      	blx	r3
 800638a:	3601      	adds	r6, #1
 800638c:	e7ee      	b.n	800636c <__libc_init_array+0xc>
 800638e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006392:	4798      	blx	r3
 8006394:	3601      	adds	r6, #1
 8006396:	e7f2      	b.n	800637e <__libc_init_array+0x1e>
 8006398:	08008120 	.word	0x08008120
 800639c:	08008120 	.word	0x08008120
 80063a0:	08008120 	.word	0x08008120
 80063a4:	08008124 	.word	0x08008124

080063a8 <acos>:
 80063a8:	b538      	push	{r3, r4, r5, lr}
 80063aa:	ed2d 8b02 	vpush	{d8}
 80063ae:	ec55 4b10 	vmov	r4, r5, d0
 80063b2:	f000 fb8d 	bl	8006ad0 <__ieee754_acos>
 80063b6:	4622      	mov	r2, r4
 80063b8:	462b      	mov	r3, r5
 80063ba:	4620      	mov	r0, r4
 80063bc:	4629      	mov	r1, r5
 80063be:	eeb0 8a40 	vmov.f32	s16, s0
 80063c2:	eef0 8a60 	vmov.f32	s17, s1
 80063c6:	f7fa fb55 	bl	8000a74 <__aeabi_dcmpun>
 80063ca:	b9a8      	cbnz	r0, 80063f8 <acos+0x50>
 80063cc:	ec45 4b10 	vmov	d0, r4, r5
 80063d0:	f000 fa86 	bl	80068e0 <fabs>
 80063d4:	4b0c      	ldr	r3, [pc, #48]	@ (8006408 <acos+0x60>)
 80063d6:	ec51 0b10 	vmov	r0, r1, d0
 80063da:	2200      	movs	r2, #0
 80063dc:	f7fa fb40 	bl	8000a60 <__aeabi_dcmpgt>
 80063e0:	b150      	cbz	r0, 80063f8 <acos+0x50>
 80063e2:	f7ff ffb7 	bl	8006354 <__errno>
 80063e6:	ecbd 8b02 	vpop	{d8}
 80063ea:	2321      	movs	r3, #33	@ 0x21
 80063ec:	6003      	str	r3, [r0, #0]
 80063ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80063f2:	4806      	ldr	r0, [pc, #24]	@ (800640c <acos+0x64>)
 80063f4:	f000 ba88 	b.w	8006908 <nan>
 80063f8:	eeb0 0a48 	vmov.f32	s0, s16
 80063fc:	eef0 0a68 	vmov.f32	s1, s17
 8006400:	ecbd 8b02 	vpop	{d8}
 8006404:	bd38      	pop	{r3, r4, r5, pc}
 8006406:	bf00      	nop
 8006408:	3ff00000 	.word	0x3ff00000
 800640c:	080080a0 	.word	0x080080a0

08006410 <asin>:
 8006410:	b538      	push	{r3, r4, r5, lr}
 8006412:	ed2d 8b02 	vpush	{d8}
 8006416:	ec55 4b10 	vmov	r4, r5, d0
 800641a:	f000 fdb5 	bl	8006f88 <__ieee754_asin>
 800641e:	4622      	mov	r2, r4
 8006420:	462b      	mov	r3, r5
 8006422:	4620      	mov	r0, r4
 8006424:	4629      	mov	r1, r5
 8006426:	eeb0 8a40 	vmov.f32	s16, s0
 800642a:	eef0 8a60 	vmov.f32	s17, s1
 800642e:	f7fa fb21 	bl	8000a74 <__aeabi_dcmpun>
 8006432:	b9a8      	cbnz	r0, 8006460 <asin+0x50>
 8006434:	ec45 4b10 	vmov	d0, r4, r5
 8006438:	f000 fa52 	bl	80068e0 <fabs>
 800643c:	4b0c      	ldr	r3, [pc, #48]	@ (8006470 <asin+0x60>)
 800643e:	ec51 0b10 	vmov	r0, r1, d0
 8006442:	2200      	movs	r2, #0
 8006444:	f7fa fb0c 	bl	8000a60 <__aeabi_dcmpgt>
 8006448:	b150      	cbz	r0, 8006460 <asin+0x50>
 800644a:	f7ff ff83 	bl	8006354 <__errno>
 800644e:	ecbd 8b02 	vpop	{d8}
 8006452:	2321      	movs	r3, #33	@ 0x21
 8006454:	6003      	str	r3, [r0, #0]
 8006456:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800645a:	4806      	ldr	r0, [pc, #24]	@ (8006474 <asin+0x64>)
 800645c:	f000 ba54 	b.w	8006908 <nan>
 8006460:	eeb0 0a48 	vmov.f32	s0, s16
 8006464:	eef0 0a68 	vmov.f32	s1, s17
 8006468:	ecbd 8b02 	vpop	{d8}
 800646c:	bd38      	pop	{r3, r4, r5, pc}
 800646e:	bf00      	nop
 8006470:	3ff00000 	.word	0x3ff00000
 8006474:	080080a0 	.word	0x080080a0

08006478 <pow>:
 8006478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800647a:	ed2d 8b02 	vpush	{d8}
 800647e:	eeb0 8a40 	vmov.f32	s16, s0
 8006482:	eef0 8a60 	vmov.f32	s17, s1
 8006486:	ec55 4b11 	vmov	r4, r5, d1
 800648a:	f000 ff81 	bl	8007390 <__ieee754_pow>
 800648e:	4622      	mov	r2, r4
 8006490:	462b      	mov	r3, r5
 8006492:	4620      	mov	r0, r4
 8006494:	4629      	mov	r1, r5
 8006496:	ec57 6b10 	vmov	r6, r7, d0
 800649a:	f7fa faeb 	bl	8000a74 <__aeabi_dcmpun>
 800649e:	2800      	cmp	r0, #0
 80064a0:	d13b      	bne.n	800651a <pow+0xa2>
 80064a2:	ec51 0b18 	vmov	r0, r1, d8
 80064a6:	2200      	movs	r2, #0
 80064a8:	2300      	movs	r3, #0
 80064aa:	f7fa fab1 	bl	8000a10 <__aeabi_dcmpeq>
 80064ae:	b1b8      	cbz	r0, 80064e0 <pow+0x68>
 80064b0:	2200      	movs	r2, #0
 80064b2:	2300      	movs	r3, #0
 80064b4:	4620      	mov	r0, r4
 80064b6:	4629      	mov	r1, r5
 80064b8:	f7fa faaa 	bl	8000a10 <__aeabi_dcmpeq>
 80064bc:	2800      	cmp	r0, #0
 80064be:	d146      	bne.n	800654e <pow+0xd6>
 80064c0:	ec45 4b10 	vmov	d0, r4, r5
 80064c4:	f000 fa14 	bl	80068f0 <finite>
 80064c8:	b338      	cbz	r0, 800651a <pow+0xa2>
 80064ca:	2200      	movs	r2, #0
 80064cc:	2300      	movs	r3, #0
 80064ce:	4620      	mov	r0, r4
 80064d0:	4629      	mov	r1, r5
 80064d2:	f7fa faa7 	bl	8000a24 <__aeabi_dcmplt>
 80064d6:	b300      	cbz	r0, 800651a <pow+0xa2>
 80064d8:	f7ff ff3c 	bl	8006354 <__errno>
 80064dc:	2322      	movs	r3, #34	@ 0x22
 80064de:	e01b      	b.n	8006518 <pow+0xa0>
 80064e0:	ec47 6b10 	vmov	d0, r6, r7
 80064e4:	f000 fa04 	bl	80068f0 <finite>
 80064e8:	b9e0      	cbnz	r0, 8006524 <pow+0xac>
 80064ea:	eeb0 0a48 	vmov.f32	s0, s16
 80064ee:	eef0 0a68 	vmov.f32	s1, s17
 80064f2:	f000 f9fd 	bl	80068f0 <finite>
 80064f6:	b1a8      	cbz	r0, 8006524 <pow+0xac>
 80064f8:	ec45 4b10 	vmov	d0, r4, r5
 80064fc:	f000 f9f8 	bl	80068f0 <finite>
 8006500:	b180      	cbz	r0, 8006524 <pow+0xac>
 8006502:	4632      	mov	r2, r6
 8006504:	463b      	mov	r3, r7
 8006506:	4630      	mov	r0, r6
 8006508:	4639      	mov	r1, r7
 800650a:	f7fa fab3 	bl	8000a74 <__aeabi_dcmpun>
 800650e:	2800      	cmp	r0, #0
 8006510:	d0e2      	beq.n	80064d8 <pow+0x60>
 8006512:	f7ff ff1f 	bl	8006354 <__errno>
 8006516:	2321      	movs	r3, #33	@ 0x21
 8006518:	6003      	str	r3, [r0, #0]
 800651a:	ecbd 8b02 	vpop	{d8}
 800651e:	ec47 6b10 	vmov	d0, r6, r7
 8006522:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006524:	2200      	movs	r2, #0
 8006526:	2300      	movs	r3, #0
 8006528:	4630      	mov	r0, r6
 800652a:	4639      	mov	r1, r7
 800652c:	f7fa fa70 	bl	8000a10 <__aeabi_dcmpeq>
 8006530:	2800      	cmp	r0, #0
 8006532:	d0f2      	beq.n	800651a <pow+0xa2>
 8006534:	eeb0 0a48 	vmov.f32	s0, s16
 8006538:	eef0 0a68 	vmov.f32	s1, s17
 800653c:	f000 f9d8 	bl	80068f0 <finite>
 8006540:	2800      	cmp	r0, #0
 8006542:	d0ea      	beq.n	800651a <pow+0xa2>
 8006544:	ec45 4b10 	vmov	d0, r4, r5
 8006548:	f000 f9d2 	bl	80068f0 <finite>
 800654c:	e7c3      	b.n	80064d6 <pow+0x5e>
 800654e:	4f01      	ldr	r7, [pc, #4]	@ (8006554 <pow+0xdc>)
 8006550:	2600      	movs	r6, #0
 8006552:	e7e2      	b.n	800651a <pow+0xa2>
 8006554:	3ff00000 	.word	0x3ff00000

08006558 <sqrt>:
 8006558:	b538      	push	{r3, r4, r5, lr}
 800655a:	ed2d 8b02 	vpush	{d8}
 800655e:	ec55 4b10 	vmov	r4, r5, d0
 8006562:	f000 f9d9 	bl	8006918 <__ieee754_sqrt>
 8006566:	4622      	mov	r2, r4
 8006568:	462b      	mov	r3, r5
 800656a:	4620      	mov	r0, r4
 800656c:	4629      	mov	r1, r5
 800656e:	eeb0 8a40 	vmov.f32	s16, s0
 8006572:	eef0 8a60 	vmov.f32	s17, s1
 8006576:	f7fa fa7d 	bl	8000a74 <__aeabi_dcmpun>
 800657a:	b990      	cbnz	r0, 80065a2 <sqrt+0x4a>
 800657c:	2200      	movs	r2, #0
 800657e:	2300      	movs	r3, #0
 8006580:	4620      	mov	r0, r4
 8006582:	4629      	mov	r1, r5
 8006584:	f7fa fa4e 	bl	8000a24 <__aeabi_dcmplt>
 8006588:	b158      	cbz	r0, 80065a2 <sqrt+0x4a>
 800658a:	f7ff fee3 	bl	8006354 <__errno>
 800658e:	2321      	movs	r3, #33	@ 0x21
 8006590:	6003      	str	r3, [r0, #0]
 8006592:	2200      	movs	r2, #0
 8006594:	2300      	movs	r3, #0
 8006596:	4610      	mov	r0, r2
 8006598:	4619      	mov	r1, r3
 800659a:	f7fa f8fb 	bl	8000794 <__aeabi_ddiv>
 800659e:	ec41 0b18 	vmov	d8, r0, r1
 80065a2:	eeb0 0a48 	vmov.f32	s0, s16
 80065a6:	eef0 0a68 	vmov.f32	s1, s17
 80065aa:	ecbd 8b02 	vpop	{d8}
 80065ae:	bd38      	pop	{r3, r4, r5, pc}

080065b0 <atan>:
 80065b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065b4:	ec55 4b10 	vmov	r4, r5, d0
 80065b8:	4bbf      	ldr	r3, [pc, #764]	@ (80068b8 <atan+0x308>)
 80065ba:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 80065be:	429e      	cmp	r6, r3
 80065c0:	46ab      	mov	fp, r5
 80065c2:	d918      	bls.n	80065f6 <atan+0x46>
 80065c4:	4bbd      	ldr	r3, [pc, #756]	@ (80068bc <atan+0x30c>)
 80065c6:	429e      	cmp	r6, r3
 80065c8:	d801      	bhi.n	80065ce <atan+0x1e>
 80065ca:	d109      	bne.n	80065e0 <atan+0x30>
 80065cc:	b144      	cbz	r4, 80065e0 <atan+0x30>
 80065ce:	4622      	mov	r2, r4
 80065d0:	462b      	mov	r3, r5
 80065d2:	4620      	mov	r0, r4
 80065d4:	4629      	mov	r1, r5
 80065d6:	f7f9 fdfd 	bl	80001d4 <__adddf3>
 80065da:	4604      	mov	r4, r0
 80065dc:	460d      	mov	r5, r1
 80065de:	e006      	b.n	80065ee <atan+0x3e>
 80065e0:	f1bb 0f00 	cmp.w	fp, #0
 80065e4:	f340 812b 	ble.w	800683e <atan+0x28e>
 80065e8:	a597      	add	r5, pc, #604	@ (adr r5, 8006848 <atan+0x298>)
 80065ea:	e9d5 4500 	ldrd	r4, r5, [r5]
 80065ee:	ec45 4b10 	vmov	d0, r4, r5
 80065f2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065f6:	4bb2      	ldr	r3, [pc, #712]	@ (80068c0 <atan+0x310>)
 80065f8:	429e      	cmp	r6, r3
 80065fa:	d813      	bhi.n	8006624 <atan+0x74>
 80065fc:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8006600:	429e      	cmp	r6, r3
 8006602:	d80c      	bhi.n	800661e <atan+0x6e>
 8006604:	a392      	add	r3, pc, #584	@ (adr r3, 8006850 <atan+0x2a0>)
 8006606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800660a:	4620      	mov	r0, r4
 800660c:	4629      	mov	r1, r5
 800660e:	f7f9 fde1 	bl	80001d4 <__adddf3>
 8006612:	4bac      	ldr	r3, [pc, #688]	@ (80068c4 <atan+0x314>)
 8006614:	2200      	movs	r2, #0
 8006616:	f7fa fa23 	bl	8000a60 <__aeabi_dcmpgt>
 800661a:	2800      	cmp	r0, #0
 800661c:	d1e7      	bne.n	80065ee <atan+0x3e>
 800661e:	f04f 3aff 	mov.w	sl, #4294967295
 8006622:	e029      	b.n	8006678 <atan+0xc8>
 8006624:	f000 f95c 	bl	80068e0 <fabs>
 8006628:	4ba7      	ldr	r3, [pc, #668]	@ (80068c8 <atan+0x318>)
 800662a:	429e      	cmp	r6, r3
 800662c:	ec55 4b10 	vmov	r4, r5, d0
 8006630:	f200 80bc 	bhi.w	80067ac <atan+0x1fc>
 8006634:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8006638:	429e      	cmp	r6, r3
 800663a:	f200 809e 	bhi.w	800677a <atan+0x1ca>
 800663e:	4622      	mov	r2, r4
 8006640:	462b      	mov	r3, r5
 8006642:	4620      	mov	r0, r4
 8006644:	4629      	mov	r1, r5
 8006646:	f7f9 fdc5 	bl	80001d4 <__adddf3>
 800664a:	4b9e      	ldr	r3, [pc, #632]	@ (80068c4 <atan+0x314>)
 800664c:	2200      	movs	r2, #0
 800664e:	f7f9 fdbf 	bl	80001d0 <__aeabi_dsub>
 8006652:	2200      	movs	r2, #0
 8006654:	4606      	mov	r6, r0
 8006656:	460f      	mov	r7, r1
 8006658:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800665c:	4620      	mov	r0, r4
 800665e:	4629      	mov	r1, r5
 8006660:	f7f9 fdb8 	bl	80001d4 <__adddf3>
 8006664:	4602      	mov	r2, r0
 8006666:	460b      	mov	r3, r1
 8006668:	4630      	mov	r0, r6
 800666a:	4639      	mov	r1, r7
 800666c:	f7fa f892 	bl	8000794 <__aeabi_ddiv>
 8006670:	f04f 0a00 	mov.w	sl, #0
 8006674:	4604      	mov	r4, r0
 8006676:	460d      	mov	r5, r1
 8006678:	4622      	mov	r2, r4
 800667a:	462b      	mov	r3, r5
 800667c:	4620      	mov	r0, r4
 800667e:	4629      	mov	r1, r5
 8006680:	f7f9 ff5e 	bl	8000540 <__aeabi_dmul>
 8006684:	4602      	mov	r2, r0
 8006686:	460b      	mov	r3, r1
 8006688:	4680      	mov	r8, r0
 800668a:	4689      	mov	r9, r1
 800668c:	f7f9 ff58 	bl	8000540 <__aeabi_dmul>
 8006690:	a371      	add	r3, pc, #452	@ (adr r3, 8006858 <atan+0x2a8>)
 8006692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006696:	4606      	mov	r6, r0
 8006698:	460f      	mov	r7, r1
 800669a:	f7f9 ff51 	bl	8000540 <__aeabi_dmul>
 800669e:	a370      	add	r3, pc, #448	@ (adr r3, 8006860 <atan+0x2b0>)
 80066a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066a4:	f7f9 fd96 	bl	80001d4 <__adddf3>
 80066a8:	4632      	mov	r2, r6
 80066aa:	463b      	mov	r3, r7
 80066ac:	f7f9 ff48 	bl	8000540 <__aeabi_dmul>
 80066b0:	a36d      	add	r3, pc, #436	@ (adr r3, 8006868 <atan+0x2b8>)
 80066b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066b6:	f7f9 fd8d 	bl	80001d4 <__adddf3>
 80066ba:	4632      	mov	r2, r6
 80066bc:	463b      	mov	r3, r7
 80066be:	f7f9 ff3f 	bl	8000540 <__aeabi_dmul>
 80066c2:	a36b      	add	r3, pc, #428	@ (adr r3, 8006870 <atan+0x2c0>)
 80066c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066c8:	f7f9 fd84 	bl	80001d4 <__adddf3>
 80066cc:	4632      	mov	r2, r6
 80066ce:	463b      	mov	r3, r7
 80066d0:	f7f9 ff36 	bl	8000540 <__aeabi_dmul>
 80066d4:	a368      	add	r3, pc, #416	@ (adr r3, 8006878 <atan+0x2c8>)
 80066d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066da:	f7f9 fd7b 	bl	80001d4 <__adddf3>
 80066de:	4632      	mov	r2, r6
 80066e0:	463b      	mov	r3, r7
 80066e2:	f7f9 ff2d 	bl	8000540 <__aeabi_dmul>
 80066e6:	a366      	add	r3, pc, #408	@ (adr r3, 8006880 <atan+0x2d0>)
 80066e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066ec:	f7f9 fd72 	bl	80001d4 <__adddf3>
 80066f0:	4642      	mov	r2, r8
 80066f2:	464b      	mov	r3, r9
 80066f4:	f7f9 ff24 	bl	8000540 <__aeabi_dmul>
 80066f8:	a363      	add	r3, pc, #396	@ (adr r3, 8006888 <atan+0x2d8>)
 80066fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066fe:	4680      	mov	r8, r0
 8006700:	4689      	mov	r9, r1
 8006702:	4630      	mov	r0, r6
 8006704:	4639      	mov	r1, r7
 8006706:	f7f9 ff1b 	bl	8000540 <__aeabi_dmul>
 800670a:	a361      	add	r3, pc, #388	@ (adr r3, 8006890 <atan+0x2e0>)
 800670c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006710:	f7f9 fd5e 	bl	80001d0 <__aeabi_dsub>
 8006714:	4632      	mov	r2, r6
 8006716:	463b      	mov	r3, r7
 8006718:	f7f9 ff12 	bl	8000540 <__aeabi_dmul>
 800671c:	a35e      	add	r3, pc, #376	@ (adr r3, 8006898 <atan+0x2e8>)
 800671e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006722:	f7f9 fd55 	bl	80001d0 <__aeabi_dsub>
 8006726:	4632      	mov	r2, r6
 8006728:	463b      	mov	r3, r7
 800672a:	f7f9 ff09 	bl	8000540 <__aeabi_dmul>
 800672e:	a35c      	add	r3, pc, #368	@ (adr r3, 80068a0 <atan+0x2f0>)
 8006730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006734:	f7f9 fd4c 	bl	80001d0 <__aeabi_dsub>
 8006738:	4632      	mov	r2, r6
 800673a:	463b      	mov	r3, r7
 800673c:	f7f9 ff00 	bl	8000540 <__aeabi_dmul>
 8006740:	a359      	add	r3, pc, #356	@ (adr r3, 80068a8 <atan+0x2f8>)
 8006742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006746:	f7f9 fd43 	bl	80001d0 <__aeabi_dsub>
 800674a:	4632      	mov	r2, r6
 800674c:	463b      	mov	r3, r7
 800674e:	f7f9 fef7 	bl	8000540 <__aeabi_dmul>
 8006752:	4602      	mov	r2, r0
 8006754:	460b      	mov	r3, r1
 8006756:	4640      	mov	r0, r8
 8006758:	4649      	mov	r1, r9
 800675a:	f7f9 fd3b 	bl	80001d4 <__adddf3>
 800675e:	4622      	mov	r2, r4
 8006760:	462b      	mov	r3, r5
 8006762:	f7f9 feed 	bl	8000540 <__aeabi_dmul>
 8006766:	f1ba 3fff 	cmp.w	sl, #4294967295
 800676a:	4602      	mov	r2, r0
 800676c:	460b      	mov	r3, r1
 800676e:	d148      	bne.n	8006802 <atan+0x252>
 8006770:	4620      	mov	r0, r4
 8006772:	4629      	mov	r1, r5
 8006774:	f7f9 fd2c 	bl	80001d0 <__aeabi_dsub>
 8006778:	e72f      	b.n	80065da <atan+0x2a>
 800677a:	4b52      	ldr	r3, [pc, #328]	@ (80068c4 <atan+0x314>)
 800677c:	2200      	movs	r2, #0
 800677e:	4620      	mov	r0, r4
 8006780:	4629      	mov	r1, r5
 8006782:	f7f9 fd25 	bl	80001d0 <__aeabi_dsub>
 8006786:	4b4f      	ldr	r3, [pc, #316]	@ (80068c4 <atan+0x314>)
 8006788:	4606      	mov	r6, r0
 800678a:	460f      	mov	r7, r1
 800678c:	2200      	movs	r2, #0
 800678e:	4620      	mov	r0, r4
 8006790:	4629      	mov	r1, r5
 8006792:	f7f9 fd1f 	bl	80001d4 <__adddf3>
 8006796:	4602      	mov	r2, r0
 8006798:	460b      	mov	r3, r1
 800679a:	4630      	mov	r0, r6
 800679c:	4639      	mov	r1, r7
 800679e:	f7f9 fff9 	bl	8000794 <__aeabi_ddiv>
 80067a2:	f04f 0a01 	mov.w	sl, #1
 80067a6:	4604      	mov	r4, r0
 80067a8:	460d      	mov	r5, r1
 80067aa:	e765      	b.n	8006678 <atan+0xc8>
 80067ac:	4b47      	ldr	r3, [pc, #284]	@ (80068cc <atan+0x31c>)
 80067ae:	429e      	cmp	r6, r3
 80067b0:	d21c      	bcs.n	80067ec <atan+0x23c>
 80067b2:	4b47      	ldr	r3, [pc, #284]	@ (80068d0 <atan+0x320>)
 80067b4:	2200      	movs	r2, #0
 80067b6:	4620      	mov	r0, r4
 80067b8:	4629      	mov	r1, r5
 80067ba:	f7f9 fd09 	bl	80001d0 <__aeabi_dsub>
 80067be:	4b44      	ldr	r3, [pc, #272]	@ (80068d0 <atan+0x320>)
 80067c0:	4606      	mov	r6, r0
 80067c2:	460f      	mov	r7, r1
 80067c4:	2200      	movs	r2, #0
 80067c6:	4620      	mov	r0, r4
 80067c8:	4629      	mov	r1, r5
 80067ca:	f7f9 feb9 	bl	8000540 <__aeabi_dmul>
 80067ce:	4b3d      	ldr	r3, [pc, #244]	@ (80068c4 <atan+0x314>)
 80067d0:	2200      	movs	r2, #0
 80067d2:	f7f9 fcff 	bl	80001d4 <__adddf3>
 80067d6:	4602      	mov	r2, r0
 80067d8:	460b      	mov	r3, r1
 80067da:	4630      	mov	r0, r6
 80067dc:	4639      	mov	r1, r7
 80067de:	f7f9 ffd9 	bl	8000794 <__aeabi_ddiv>
 80067e2:	f04f 0a02 	mov.w	sl, #2
 80067e6:	4604      	mov	r4, r0
 80067e8:	460d      	mov	r5, r1
 80067ea:	e745      	b.n	8006678 <atan+0xc8>
 80067ec:	4622      	mov	r2, r4
 80067ee:	462b      	mov	r3, r5
 80067f0:	4938      	ldr	r1, [pc, #224]	@ (80068d4 <atan+0x324>)
 80067f2:	2000      	movs	r0, #0
 80067f4:	f7f9 ffce 	bl	8000794 <__aeabi_ddiv>
 80067f8:	f04f 0a03 	mov.w	sl, #3
 80067fc:	4604      	mov	r4, r0
 80067fe:	460d      	mov	r5, r1
 8006800:	e73a      	b.n	8006678 <atan+0xc8>
 8006802:	4b35      	ldr	r3, [pc, #212]	@ (80068d8 <atan+0x328>)
 8006804:	4e35      	ldr	r6, [pc, #212]	@ (80068dc <atan+0x32c>)
 8006806:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800680a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800680e:	f7f9 fcdf 	bl	80001d0 <__aeabi_dsub>
 8006812:	4622      	mov	r2, r4
 8006814:	462b      	mov	r3, r5
 8006816:	f7f9 fcdb 	bl	80001d0 <__aeabi_dsub>
 800681a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800681e:	4602      	mov	r2, r0
 8006820:	460b      	mov	r3, r1
 8006822:	e9d6 0100 	ldrd	r0, r1, [r6]
 8006826:	f7f9 fcd3 	bl	80001d0 <__aeabi_dsub>
 800682a:	f1bb 0f00 	cmp.w	fp, #0
 800682e:	4604      	mov	r4, r0
 8006830:	460d      	mov	r5, r1
 8006832:	f6bf aedc 	bge.w	80065ee <atan+0x3e>
 8006836:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800683a:	461d      	mov	r5, r3
 800683c:	e6d7      	b.n	80065ee <atan+0x3e>
 800683e:	a51c      	add	r5, pc, #112	@ (adr r5, 80068b0 <atan+0x300>)
 8006840:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006844:	e6d3      	b.n	80065ee <atan+0x3e>
 8006846:	bf00      	nop
 8006848:	54442d18 	.word	0x54442d18
 800684c:	3ff921fb 	.word	0x3ff921fb
 8006850:	8800759c 	.word	0x8800759c
 8006854:	7e37e43c 	.word	0x7e37e43c
 8006858:	e322da11 	.word	0xe322da11
 800685c:	3f90ad3a 	.word	0x3f90ad3a
 8006860:	24760deb 	.word	0x24760deb
 8006864:	3fa97b4b 	.word	0x3fa97b4b
 8006868:	a0d03d51 	.word	0xa0d03d51
 800686c:	3fb10d66 	.word	0x3fb10d66
 8006870:	c54c206e 	.word	0xc54c206e
 8006874:	3fb745cd 	.word	0x3fb745cd
 8006878:	920083ff 	.word	0x920083ff
 800687c:	3fc24924 	.word	0x3fc24924
 8006880:	5555550d 	.word	0x5555550d
 8006884:	3fd55555 	.word	0x3fd55555
 8006888:	2c6a6c2f 	.word	0x2c6a6c2f
 800688c:	bfa2b444 	.word	0xbfa2b444
 8006890:	52defd9a 	.word	0x52defd9a
 8006894:	3fadde2d 	.word	0x3fadde2d
 8006898:	af749a6d 	.word	0xaf749a6d
 800689c:	3fb3b0f2 	.word	0x3fb3b0f2
 80068a0:	fe231671 	.word	0xfe231671
 80068a4:	3fbc71c6 	.word	0x3fbc71c6
 80068a8:	9998ebc4 	.word	0x9998ebc4
 80068ac:	3fc99999 	.word	0x3fc99999
 80068b0:	54442d18 	.word	0x54442d18
 80068b4:	bff921fb 	.word	0xbff921fb
 80068b8:	440fffff 	.word	0x440fffff
 80068bc:	7ff00000 	.word	0x7ff00000
 80068c0:	3fdbffff 	.word	0x3fdbffff
 80068c4:	3ff00000 	.word	0x3ff00000
 80068c8:	3ff2ffff 	.word	0x3ff2ffff
 80068cc:	40038000 	.word	0x40038000
 80068d0:	3ff80000 	.word	0x3ff80000
 80068d4:	bff00000 	.word	0xbff00000
 80068d8:	080080a8 	.word	0x080080a8
 80068dc:	080080c8 	.word	0x080080c8

080068e0 <fabs>:
 80068e0:	ec51 0b10 	vmov	r0, r1, d0
 80068e4:	4602      	mov	r2, r0
 80068e6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80068ea:	ec43 2b10 	vmov	d0, r2, r3
 80068ee:	4770      	bx	lr

080068f0 <finite>:
 80068f0:	b082      	sub	sp, #8
 80068f2:	ed8d 0b00 	vstr	d0, [sp]
 80068f6:	9801      	ldr	r0, [sp, #4]
 80068f8:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 80068fc:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8006900:	0fc0      	lsrs	r0, r0, #31
 8006902:	b002      	add	sp, #8
 8006904:	4770      	bx	lr
	...

08006908 <nan>:
 8006908:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8006910 <nan+0x8>
 800690c:	4770      	bx	lr
 800690e:	bf00      	nop
 8006910:	00000000 	.word	0x00000000
 8006914:	7ff80000 	.word	0x7ff80000

08006918 <__ieee754_sqrt>:
 8006918:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800691c:	4a68      	ldr	r2, [pc, #416]	@ (8006ac0 <__ieee754_sqrt+0x1a8>)
 800691e:	ec55 4b10 	vmov	r4, r5, d0
 8006922:	43aa      	bics	r2, r5
 8006924:	462b      	mov	r3, r5
 8006926:	4621      	mov	r1, r4
 8006928:	d110      	bne.n	800694c <__ieee754_sqrt+0x34>
 800692a:	4622      	mov	r2, r4
 800692c:	4620      	mov	r0, r4
 800692e:	4629      	mov	r1, r5
 8006930:	f7f9 fe06 	bl	8000540 <__aeabi_dmul>
 8006934:	4602      	mov	r2, r0
 8006936:	460b      	mov	r3, r1
 8006938:	4620      	mov	r0, r4
 800693a:	4629      	mov	r1, r5
 800693c:	f7f9 fc4a 	bl	80001d4 <__adddf3>
 8006940:	4604      	mov	r4, r0
 8006942:	460d      	mov	r5, r1
 8006944:	ec45 4b10 	vmov	d0, r4, r5
 8006948:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800694c:	2d00      	cmp	r5, #0
 800694e:	dc0e      	bgt.n	800696e <__ieee754_sqrt+0x56>
 8006950:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8006954:	4322      	orrs	r2, r4
 8006956:	d0f5      	beq.n	8006944 <__ieee754_sqrt+0x2c>
 8006958:	b19d      	cbz	r5, 8006982 <__ieee754_sqrt+0x6a>
 800695a:	4622      	mov	r2, r4
 800695c:	4620      	mov	r0, r4
 800695e:	4629      	mov	r1, r5
 8006960:	f7f9 fc36 	bl	80001d0 <__aeabi_dsub>
 8006964:	4602      	mov	r2, r0
 8006966:	460b      	mov	r3, r1
 8006968:	f7f9 ff14 	bl	8000794 <__aeabi_ddiv>
 800696c:	e7e8      	b.n	8006940 <__ieee754_sqrt+0x28>
 800696e:	152a      	asrs	r2, r5, #20
 8006970:	d115      	bne.n	800699e <__ieee754_sqrt+0x86>
 8006972:	2000      	movs	r0, #0
 8006974:	e009      	b.n	800698a <__ieee754_sqrt+0x72>
 8006976:	0acb      	lsrs	r3, r1, #11
 8006978:	3a15      	subs	r2, #21
 800697a:	0549      	lsls	r1, r1, #21
 800697c:	2b00      	cmp	r3, #0
 800697e:	d0fa      	beq.n	8006976 <__ieee754_sqrt+0x5e>
 8006980:	e7f7      	b.n	8006972 <__ieee754_sqrt+0x5a>
 8006982:	462a      	mov	r2, r5
 8006984:	e7fa      	b.n	800697c <__ieee754_sqrt+0x64>
 8006986:	005b      	lsls	r3, r3, #1
 8006988:	3001      	adds	r0, #1
 800698a:	02dc      	lsls	r4, r3, #11
 800698c:	d5fb      	bpl.n	8006986 <__ieee754_sqrt+0x6e>
 800698e:	1e44      	subs	r4, r0, #1
 8006990:	1b12      	subs	r2, r2, r4
 8006992:	f1c0 0420 	rsb	r4, r0, #32
 8006996:	fa21 f404 	lsr.w	r4, r1, r4
 800699a:	4323      	orrs	r3, r4
 800699c:	4081      	lsls	r1, r0
 800699e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80069a2:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 80069a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80069aa:	07d2      	lsls	r2, r2, #31
 80069ac:	bf5c      	itt	pl
 80069ae:	005b      	lslpl	r3, r3, #1
 80069b0:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 80069b4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80069b8:	bf58      	it	pl
 80069ba:	0049      	lslpl	r1, r1, #1
 80069bc:	2600      	movs	r6, #0
 80069be:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 80069c2:	106d      	asrs	r5, r5, #1
 80069c4:	0049      	lsls	r1, r1, #1
 80069c6:	2016      	movs	r0, #22
 80069c8:	4632      	mov	r2, r6
 80069ca:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 80069ce:	1917      	adds	r7, r2, r4
 80069d0:	429f      	cmp	r7, r3
 80069d2:	bfde      	ittt	le
 80069d4:	193a      	addle	r2, r7, r4
 80069d6:	1bdb      	suble	r3, r3, r7
 80069d8:	1936      	addle	r6, r6, r4
 80069da:	0fcf      	lsrs	r7, r1, #31
 80069dc:	3801      	subs	r0, #1
 80069de:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 80069e2:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80069e6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80069ea:	d1f0      	bne.n	80069ce <__ieee754_sqrt+0xb6>
 80069ec:	4604      	mov	r4, r0
 80069ee:	2720      	movs	r7, #32
 80069f0:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80069f4:	429a      	cmp	r2, r3
 80069f6:	eb00 0e0c 	add.w	lr, r0, ip
 80069fa:	db02      	blt.n	8006a02 <__ieee754_sqrt+0xea>
 80069fc:	d113      	bne.n	8006a26 <__ieee754_sqrt+0x10e>
 80069fe:	458e      	cmp	lr, r1
 8006a00:	d811      	bhi.n	8006a26 <__ieee754_sqrt+0x10e>
 8006a02:	f1be 0f00 	cmp.w	lr, #0
 8006a06:	eb0e 000c 	add.w	r0, lr, ip
 8006a0a:	da42      	bge.n	8006a92 <__ieee754_sqrt+0x17a>
 8006a0c:	2800      	cmp	r0, #0
 8006a0e:	db40      	blt.n	8006a92 <__ieee754_sqrt+0x17a>
 8006a10:	f102 0801 	add.w	r8, r2, #1
 8006a14:	1a9b      	subs	r3, r3, r2
 8006a16:	458e      	cmp	lr, r1
 8006a18:	bf88      	it	hi
 8006a1a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8006a1e:	eba1 010e 	sub.w	r1, r1, lr
 8006a22:	4464      	add	r4, ip
 8006a24:	4642      	mov	r2, r8
 8006a26:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8006a2a:	3f01      	subs	r7, #1
 8006a2c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8006a30:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8006a34:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8006a38:	d1dc      	bne.n	80069f4 <__ieee754_sqrt+0xdc>
 8006a3a:	4319      	orrs	r1, r3
 8006a3c:	d01b      	beq.n	8006a76 <__ieee754_sqrt+0x15e>
 8006a3e:	f8df a084 	ldr.w	sl, [pc, #132]	@ 8006ac4 <__ieee754_sqrt+0x1ac>
 8006a42:	f8df b084 	ldr.w	fp, [pc, #132]	@ 8006ac8 <__ieee754_sqrt+0x1b0>
 8006a46:	e9da 0100 	ldrd	r0, r1, [sl]
 8006a4a:	e9db 2300 	ldrd	r2, r3, [fp]
 8006a4e:	f7f9 fbbf 	bl	80001d0 <__aeabi_dsub>
 8006a52:	e9da 8900 	ldrd	r8, r9, [sl]
 8006a56:	4602      	mov	r2, r0
 8006a58:	460b      	mov	r3, r1
 8006a5a:	4640      	mov	r0, r8
 8006a5c:	4649      	mov	r1, r9
 8006a5e:	f7f9 ffeb 	bl	8000a38 <__aeabi_dcmple>
 8006a62:	b140      	cbz	r0, 8006a76 <__ieee754_sqrt+0x15e>
 8006a64:	f1b4 3fff 	cmp.w	r4, #4294967295
 8006a68:	e9da 0100 	ldrd	r0, r1, [sl]
 8006a6c:	e9db 2300 	ldrd	r2, r3, [fp]
 8006a70:	d111      	bne.n	8006a96 <__ieee754_sqrt+0x17e>
 8006a72:	3601      	adds	r6, #1
 8006a74:	463c      	mov	r4, r7
 8006a76:	1072      	asrs	r2, r6, #1
 8006a78:	0863      	lsrs	r3, r4, #1
 8006a7a:	07f1      	lsls	r1, r6, #31
 8006a7c:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8006a80:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8006a84:	bf48      	it	mi
 8006a86:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 8006a8a:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 8006a8e:	4618      	mov	r0, r3
 8006a90:	e756      	b.n	8006940 <__ieee754_sqrt+0x28>
 8006a92:	4690      	mov	r8, r2
 8006a94:	e7be      	b.n	8006a14 <__ieee754_sqrt+0xfc>
 8006a96:	f7f9 fb9d 	bl	80001d4 <__adddf3>
 8006a9a:	e9da 8900 	ldrd	r8, r9, [sl]
 8006a9e:	4602      	mov	r2, r0
 8006aa0:	460b      	mov	r3, r1
 8006aa2:	4640      	mov	r0, r8
 8006aa4:	4649      	mov	r1, r9
 8006aa6:	f7f9 ffbd 	bl	8000a24 <__aeabi_dcmplt>
 8006aaa:	b120      	cbz	r0, 8006ab6 <__ieee754_sqrt+0x19e>
 8006aac:	1ca0      	adds	r0, r4, #2
 8006aae:	bf08      	it	eq
 8006ab0:	3601      	addeq	r6, #1
 8006ab2:	3402      	adds	r4, #2
 8006ab4:	e7df      	b.n	8006a76 <__ieee754_sqrt+0x15e>
 8006ab6:	1c63      	adds	r3, r4, #1
 8006ab8:	f023 0401 	bic.w	r4, r3, #1
 8006abc:	e7db      	b.n	8006a76 <__ieee754_sqrt+0x15e>
 8006abe:	bf00      	nop
 8006ac0:	7ff00000 	.word	0x7ff00000
 8006ac4:	20000068 	.word	0x20000068
 8006ac8:	20000060 	.word	0x20000060
 8006acc:	00000000 	.word	0x00000000

08006ad0 <__ieee754_acos>:
 8006ad0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ad4:	ec55 4b10 	vmov	r4, r5, d0
 8006ad8:	49b7      	ldr	r1, [pc, #732]	@ (8006db8 <__ieee754_acos+0x2e8>)
 8006ada:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8006ade:	428b      	cmp	r3, r1
 8006ae0:	d919      	bls.n	8006b16 <__ieee754_acos+0x46>
 8006ae2:	f103 4340 	add.w	r3, r3, #3221225472	@ 0xc0000000
 8006ae6:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
 8006aea:	4323      	orrs	r3, r4
 8006aec:	d106      	bne.n	8006afc <__ieee754_acos+0x2c>
 8006aee:	2d00      	cmp	r5, #0
 8006af0:	f340 8210 	ble.w	8006f14 <__ieee754_acos+0x444>
 8006af4:	ed9f 0b94 	vldr	d0, [pc, #592]	@ 8006d48 <__ieee754_acos+0x278>
 8006af8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006afc:	4622      	mov	r2, r4
 8006afe:	462b      	mov	r3, r5
 8006b00:	4620      	mov	r0, r4
 8006b02:	4629      	mov	r1, r5
 8006b04:	f7f9 fb64 	bl	80001d0 <__aeabi_dsub>
 8006b08:	4602      	mov	r2, r0
 8006b0a:	460b      	mov	r3, r1
 8006b0c:	f7f9 fe42 	bl	8000794 <__aeabi_ddiv>
 8006b10:	ec41 0b10 	vmov	d0, r0, r1
 8006b14:	e7f0      	b.n	8006af8 <__ieee754_acos+0x28>
 8006b16:	49a9      	ldr	r1, [pc, #676]	@ (8006dbc <__ieee754_acos+0x2ec>)
 8006b18:	428b      	cmp	r3, r1
 8006b1a:	f200 8085 	bhi.w	8006c28 <__ieee754_acos+0x158>
 8006b1e:	4aa8      	ldr	r2, [pc, #672]	@ (8006dc0 <__ieee754_acos+0x2f0>)
 8006b20:	4293      	cmp	r3, r2
 8006b22:	f240 81fa 	bls.w	8006f1a <__ieee754_acos+0x44a>
 8006b26:	4622      	mov	r2, r4
 8006b28:	462b      	mov	r3, r5
 8006b2a:	4620      	mov	r0, r4
 8006b2c:	4629      	mov	r1, r5
 8006b2e:	f7f9 fd07 	bl	8000540 <__aeabi_dmul>
 8006b32:	a387      	add	r3, pc, #540	@ (adr r3, 8006d50 <__ieee754_acos+0x280>)
 8006b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b38:	4606      	mov	r6, r0
 8006b3a:	460f      	mov	r7, r1
 8006b3c:	f7f9 fd00 	bl	8000540 <__aeabi_dmul>
 8006b40:	a385      	add	r3, pc, #532	@ (adr r3, 8006d58 <__ieee754_acos+0x288>)
 8006b42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b46:	f7f9 fb45 	bl	80001d4 <__adddf3>
 8006b4a:	4632      	mov	r2, r6
 8006b4c:	463b      	mov	r3, r7
 8006b4e:	f7f9 fcf7 	bl	8000540 <__aeabi_dmul>
 8006b52:	a383      	add	r3, pc, #524	@ (adr r3, 8006d60 <__ieee754_acos+0x290>)
 8006b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b58:	f7f9 fb3a 	bl	80001d0 <__aeabi_dsub>
 8006b5c:	4632      	mov	r2, r6
 8006b5e:	463b      	mov	r3, r7
 8006b60:	f7f9 fcee 	bl	8000540 <__aeabi_dmul>
 8006b64:	a380      	add	r3, pc, #512	@ (adr r3, 8006d68 <__ieee754_acos+0x298>)
 8006b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b6a:	f7f9 fb33 	bl	80001d4 <__adddf3>
 8006b6e:	4632      	mov	r2, r6
 8006b70:	463b      	mov	r3, r7
 8006b72:	f7f9 fce5 	bl	8000540 <__aeabi_dmul>
 8006b76:	a37e      	add	r3, pc, #504	@ (adr r3, 8006d70 <__ieee754_acos+0x2a0>)
 8006b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b7c:	f7f9 fb28 	bl	80001d0 <__aeabi_dsub>
 8006b80:	4632      	mov	r2, r6
 8006b82:	463b      	mov	r3, r7
 8006b84:	f7f9 fcdc 	bl	8000540 <__aeabi_dmul>
 8006b88:	a37b      	add	r3, pc, #492	@ (adr r3, 8006d78 <__ieee754_acos+0x2a8>)
 8006b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b8e:	f7f9 fb21 	bl	80001d4 <__adddf3>
 8006b92:	4632      	mov	r2, r6
 8006b94:	463b      	mov	r3, r7
 8006b96:	f7f9 fcd3 	bl	8000540 <__aeabi_dmul>
 8006b9a:	a379      	add	r3, pc, #484	@ (adr r3, 8006d80 <__ieee754_acos+0x2b0>)
 8006b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ba0:	4680      	mov	r8, r0
 8006ba2:	4689      	mov	r9, r1
 8006ba4:	4630      	mov	r0, r6
 8006ba6:	4639      	mov	r1, r7
 8006ba8:	f7f9 fcca 	bl	8000540 <__aeabi_dmul>
 8006bac:	a376      	add	r3, pc, #472	@ (adr r3, 8006d88 <__ieee754_acos+0x2b8>)
 8006bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bb2:	f7f9 fb0d 	bl	80001d0 <__aeabi_dsub>
 8006bb6:	4632      	mov	r2, r6
 8006bb8:	463b      	mov	r3, r7
 8006bba:	f7f9 fcc1 	bl	8000540 <__aeabi_dmul>
 8006bbe:	a374      	add	r3, pc, #464	@ (adr r3, 8006d90 <__ieee754_acos+0x2c0>)
 8006bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bc4:	f7f9 fb06 	bl	80001d4 <__adddf3>
 8006bc8:	4632      	mov	r2, r6
 8006bca:	463b      	mov	r3, r7
 8006bcc:	f7f9 fcb8 	bl	8000540 <__aeabi_dmul>
 8006bd0:	a371      	add	r3, pc, #452	@ (adr r3, 8006d98 <__ieee754_acos+0x2c8>)
 8006bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bd6:	f7f9 fafb 	bl	80001d0 <__aeabi_dsub>
 8006bda:	4632      	mov	r2, r6
 8006bdc:	463b      	mov	r3, r7
 8006bde:	f7f9 fcaf 	bl	8000540 <__aeabi_dmul>
 8006be2:	4b78      	ldr	r3, [pc, #480]	@ (8006dc4 <__ieee754_acos+0x2f4>)
 8006be4:	2200      	movs	r2, #0
 8006be6:	f7f9 faf5 	bl	80001d4 <__adddf3>
 8006bea:	4602      	mov	r2, r0
 8006bec:	460b      	mov	r3, r1
 8006bee:	4640      	mov	r0, r8
 8006bf0:	4649      	mov	r1, r9
 8006bf2:	f7f9 fdcf 	bl	8000794 <__aeabi_ddiv>
 8006bf6:	4622      	mov	r2, r4
 8006bf8:	462b      	mov	r3, r5
 8006bfa:	f7f9 fca1 	bl	8000540 <__aeabi_dmul>
 8006bfe:	4602      	mov	r2, r0
 8006c00:	460b      	mov	r3, r1
 8006c02:	a167      	add	r1, pc, #412	@ (adr r1, 8006da0 <__ieee754_acos+0x2d0>)
 8006c04:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006c08:	f7f9 fae2 	bl	80001d0 <__aeabi_dsub>
 8006c0c:	4602      	mov	r2, r0
 8006c0e:	460b      	mov	r3, r1
 8006c10:	4620      	mov	r0, r4
 8006c12:	4629      	mov	r1, r5
 8006c14:	f7f9 fadc 	bl	80001d0 <__aeabi_dsub>
 8006c18:	4602      	mov	r2, r0
 8006c1a:	460b      	mov	r3, r1
 8006c1c:	a162      	add	r1, pc, #392	@ (adr r1, 8006da8 <__ieee754_acos+0x2d8>)
 8006c1e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006c22:	f7f9 fad5 	bl	80001d0 <__aeabi_dsub>
 8006c26:	e773      	b.n	8006b10 <__ieee754_acos+0x40>
 8006c28:	2d00      	cmp	r5, #0
 8006c2a:	f280 80cf 	bge.w	8006dcc <__ieee754_acos+0x2fc>
 8006c2e:	4b65      	ldr	r3, [pc, #404]	@ (8006dc4 <__ieee754_acos+0x2f4>)
 8006c30:	2200      	movs	r2, #0
 8006c32:	4620      	mov	r0, r4
 8006c34:	4629      	mov	r1, r5
 8006c36:	f7f9 facd 	bl	80001d4 <__adddf3>
 8006c3a:	4b63      	ldr	r3, [pc, #396]	@ (8006dc8 <__ieee754_acos+0x2f8>)
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	f7f9 fc7f 	bl	8000540 <__aeabi_dmul>
 8006c42:	a343      	add	r3, pc, #268	@ (adr r3, 8006d50 <__ieee754_acos+0x280>)
 8006c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c48:	4604      	mov	r4, r0
 8006c4a:	460d      	mov	r5, r1
 8006c4c:	f7f9 fc78 	bl	8000540 <__aeabi_dmul>
 8006c50:	a341      	add	r3, pc, #260	@ (adr r3, 8006d58 <__ieee754_acos+0x288>)
 8006c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c56:	f7f9 fabd 	bl	80001d4 <__adddf3>
 8006c5a:	4622      	mov	r2, r4
 8006c5c:	462b      	mov	r3, r5
 8006c5e:	f7f9 fc6f 	bl	8000540 <__aeabi_dmul>
 8006c62:	a33f      	add	r3, pc, #252	@ (adr r3, 8006d60 <__ieee754_acos+0x290>)
 8006c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c68:	f7f9 fab2 	bl	80001d0 <__aeabi_dsub>
 8006c6c:	4622      	mov	r2, r4
 8006c6e:	462b      	mov	r3, r5
 8006c70:	f7f9 fc66 	bl	8000540 <__aeabi_dmul>
 8006c74:	a33c      	add	r3, pc, #240	@ (adr r3, 8006d68 <__ieee754_acos+0x298>)
 8006c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c7a:	f7f9 faab 	bl	80001d4 <__adddf3>
 8006c7e:	4622      	mov	r2, r4
 8006c80:	462b      	mov	r3, r5
 8006c82:	f7f9 fc5d 	bl	8000540 <__aeabi_dmul>
 8006c86:	a33a      	add	r3, pc, #232	@ (adr r3, 8006d70 <__ieee754_acos+0x2a0>)
 8006c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c8c:	f7f9 faa0 	bl	80001d0 <__aeabi_dsub>
 8006c90:	4622      	mov	r2, r4
 8006c92:	462b      	mov	r3, r5
 8006c94:	f7f9 fc54 	bl	8000540 <__aeabi_dmul>
 8006c98:	a337      	add	r3, pc, #220	@ (adr r3, 8006d78 <__ieee754_acos+0x2a8>)
 8006c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c9e:	f7f9 fa99 	bl	80001d4 <__adddf3>
 8006ca2:	4622      	mov	r2, r4
 8006ca4:	462b      	mov	r3, r5
 8006ca6:	f7f9 fc4b 	bl	8000540 <__aeabi_dmul>
 8006caa:	a335      	add	r3, pc, #212	@ (adr r3, 8006d80 <__ieee754_acos+0x2b0>)
 8006cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cb0:	4606      	mov	r6, r0
 8006cb2:	460f      	mov	r7, r1
 8006cb4:	4620      	mov	r0, r4
 8006cb6:	4629      	mov	r1, r5
 8006cb8:	f7f9 fc42 	bl	8000540 <__aeabi_dmul>
 8006cbc:	a332      	add	r3, pc, #200	@ (adr r3, 8006d88 <__ieee754_acos+0x2b8>)
 8006cbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cc2:	f7f9 fa85 	bl	80001d0 <__aeabi_dsub>
 8006cc6:	4622      	mov	r2, r4
 8006cc8:	462b      	mov	r3, r5
 8006cca:	f7f9 fc39 	bl	8000540 <__aeabi_dmul>
 8006cce:	a330      	add	r3, pc, #192	@ (adr r3, 8006d90 <__ieee754_acos+0x2c0>)
 8006cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cd4:	f7f9 fa7e 	bl	80001d4 <__adddf3>
 8006cd8:	4622      	mov	r2, r4
 8006cda:	462b      	mov	r3, r5
 8006cdc:	f7f9 fc30 	bl	8000540 <__aeabi_dmul>
 8006ce0:	a32d      	add	r3, pc, #180	@ (adr r3, 8006d98 <__ieee754_acos+0x2c8>)
 8006ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ce6:	f7f9 fa73 	bl	80001d0 <__aeabi_dsub>
 8006cea:	4622      	mov	r2, r4
 8006cec:	462b      	mov	r3, r5
 8006cee:	f7f9 fc27 	bl	8000540 <__aeabi_dmul>
 8006cf2:	4b34      	ldr	r3, [pc, #208]	@ (8006dc4 <__ieee754_acos+0x2f4>)
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	f7f9 fa6d 	bl	80001d4 <__adddf3>
 8006cfa:	ec45 4b10 	vmov	d0, r4, r5
 8006cfe:	4680      	mov	r8, r0
 8006d00:	4689      	mov	r9, r1
 8006d02:	f7ff fe09 	bl	8006918 <__ieee754_sqrt>
 8006d06:	ec55 4b10 	vmov	r4, r5, d0
 8006d0a:	4642      	mov	r2, r8
 8006d0c:	464b      	mov	r3, r9
 8006d0e:	4630      	mov	r0, r6
 8006d10:	4639      	mov	r1, r7
 8006d12:	f7f9 fd3f 	bl	8000794 <__aeabi_ddiv>
 8006d16:	4622      	mov	r2, r4
 8006d18:	462b      	mov	r3, r5
 8006d1a:	f7f9 fc11 	bl	8000540 <__aeabi_dmul>
 8006d1e:	a320      	add	r3, pc, #128	@ (adr r3, 8006da0 <__ieee754_acos+0x2d0>)
 8006d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d24:	f7f9 fa54 	bl	80001d0 <__aeabi_dsub>
 8006d28:	4622      	mov	r2, r4
 8006d2a:	462b      	mov	r3, r5
 8006d2c:	f7f9 fa52 	bl	80001d4 <__adddf3>
 8006d30:	4602      	mov	r2, r0
 8006d32:	460b      	mov	r3, r1
 8006d34:	f7f9 fa4e 	bl	80001d4 <__adddf3>
 8006d38:	4602      	mov	r2, r0
 8006d3a:	460b      	mov	r3, r1
 8006d3c:	a11c      	add	r1, pc, #112	@ (adr r1, 8006db0 <__ieee754_acos+0x2e0>)
 8006d3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006d42:	e76e      	b.n	8006c22 <__ieee754_acos+0x152>
 8006d44:	f3af 8000 	nop.w
	...
 8006d50:	0dfdf709 	.word	0x0dfdf709
 8006d54:	3f023de1 	.word	0x3f023de1
 8006d58:	7501b288 	.word	0x7501b288
 8006d5c:	3f49efe0 	.word	0x3f49efe0
 8006d60:	b5688f3b 	.word	0xb5688f3b
 8006d64:	3fa48228 	.word	0x3fa48228
 8006d68:	0e884455 	.word	0x0e884455
 8006d6c:	3fc9c155 	.word	0x3fc9c155
 8006d70:	03eb6f7d 	.word	0x03eb6f7d
 8006d74:	3fd4d612 	.word	0x3fd4d612
 8006d78:	55555555 	.word	0x55555555
 8006d7c:	3fc55555 	.word	0x3fc55555
 8006d80:	b12e9282 	.word	0xb12e9282
 8006d84:	3fb3b8c5 	.word	0x3fb3b8c5
 8006d88:	1b8d0159 	.word	0x1b8d0159
 8006d8c:	3fe6066c 	.word	0x3fe6066c
 8006d90:	9c598ac8 	.word	0x9c598ac8
 8006d94:	40002ae5 	.word	0x40002ae5
 8006d98:	1c8a2d4b 	.word	0x1c8a2d4b
 8006d9c:	40033a27 	.word	0x40033a27
 8006da0:	33145c07 	.word	0x33145c07
 8006da4:	3c91a626 	.word	0x3c91a626
 8006da8:	54442d18 	.word	0x54442d18
 8006dac:	3ff921fb 	.word	0x3ff921fb
 8006db0:	54442d18 	.word	0x54442d18
 8006db4:	400921fb 	.word	0x400921fb
 8006db8:	3fefffff 	.word	0x3fefffff
 8006dbc:	3fdfffff 	.word	0x3fdfffff
 8006dc0:	3c600000 	.word	0x3c600000
 8006dc4:	3ff00000 	.word	0x3ff00000
 8006dc8:	3fe00000 	.word	0x3fe00000
 8006dcc:	4622      	mov	r2, r4
 8006dce:	462b      	mov	r3, r5
 8006dd0:	496b      	ldr	r1, [pc, #428]	@ (8006f80 <__ieee754_acos+0x4b0>)
 8006dd2:	2000      	movs	r0, #0
 8006dd4:	f7f9 f9fc 	bl	80001d0 <__aeabi_dsub>
 8006dd8:	4b6a      	ldr	r3, [pc, #424]	@ (8006f84 <__ieee754_acos+0x4b4>)
 8006dda:	2200      	movs	r2, #0
 8006ddc:	f7f9 fbb0 	bl	8000540 <__aeabi_dmul>
 8006de0:	4604      	mov	r4, r0
 8006de2:	460d      	mov	r5, r1
 8006de4:	ec45 4b10 	vmov	d0, r4, r5
 8006de8:	f7ff fd96 	bl	8006918 <__ieee754_sqrt>
 8006dec:	a34c      	add	r3, pc, #304	@ (adr r3, 8006f20 <__ieee754_acos+0x450>)
 8006dee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006df2:	4620      	mov	r0, r4
 8006df4:	4629      	mov	r1, r5
 8006df6:	ec59 8b10 	vmov	r8, r9, d0
 8006dfa:	f7f9 fba1 	bl	8000540 <__aeabi_dmul>
 8006dfe:	a34a      	add	r3, pc, #296	@ (adr r3, 8006f28 <__ieee754_acos+0x458>)
 8006e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e04:	f7f9 f9e6 	bl	80001d4 <__adddf3>
 8006e08:	4622      	mov	r2, r4
 8006e0a:	462b      	mov	r3, r5
 8006e0c:	f7f9 fb98 	bl	8000540 <__aeabi_dmul>
 8006e10:	a347      	add	r3, pc, #284	@ (adr r3, 8006f30 <__ieee754_acos+0x460>)
 8006e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e16:	f7f9 f9db 	bl	80001d0 <__aeabi_dsub>
 8006e1a:	4622      	mov	r2, r4
 8006e1c:	462b      	mov	r3, r5
 8006e1e:	f7f9 fb8f 	bl	8000540 <__aeabi_dmul>
 8006e22:	a345      	add	r3, pc, #276	@ (adr r3, 8006f38 <__ieee754_acos+0x468>)
 8006e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e28:	f7f9 f9d4 	bl	80001d4 <__adddf3>
 8006e2c:	4622      	mov	r2, r4
 8006e2e:	462b      	mov	r3, r5
 8006e30:	f7f9 fb86 	bl	8000540 <__aeabi_dmul>
 8006e34:	a342      	add	r3, pc, #264	@ (adr r3, 8006f40 <__ieee754_acos+0x470>)
 8006e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e3a:	f7f9 f9c9 	bl	80001d0 <__aeabi_dsub>
 8006e3e:	4622      	mov	r2, r4
 8006e40:	462b      	mov	r3, r5
 8006e42:	f7f9 fb7d 	bl	8000540 <__aeabi_dmul>
 8006e46:	a340      	add	r3, pc, #256	@ (adr r3, 8006f48 <__ieee754_acos+0x478>)
 8006e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e4c:	f7f9 f9c2 	bl	80001d4 <__adddf3>
 8006e50:	4622      	mov	r2, r4
 8006e52:	462b      	mov	r3, r5
 8006e54:	f7f9 fb74 	bl	8000540 <__aeabi_dmul>
 8006e58:	a33d      	add	r3, pc, #244	@ (adr r3, 8006f50 <__ieee754_acos+0x480>)
 8006e5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e5e:	4682      	mov	sl, r0
 8006e60:	468b      	mov	fp, r1
 8006e62:	4620      	mov	r0, r4
 8006e64:	4629      	mov	r1, r5
 8006e66:	f7f9 fb6b 	bl	8000540 <__aeabi_dmul>
 8006e6a:	a33b      	add	r3, pc, #236	@ (adr r3, 8006f58 <__ieee754_acos+0x488>)
 8006e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e70:	f7f9 f9ae 	bl	80001d0 <__aeabi_dsub>
 8006e74:	4622      	mov	r2, r4
 8006e76:	462b      	mov	r3, r5
 8006e78:	f7f9 fb62 	bl	8000540 <__aeabi_dmul>
 8006e7c:	a338      	add	r3, pc, #224	@ (adr r3, 8006f60 <__ieee754_acos+0x490>)
 8006e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e82:	f7f9 f9a7 	bl	80001d4 <__adddf3>
 8006e86:	4622      	mov	r2, r4
 8006e88:	462b      	mov	r3, r5
 8006e8a:	f7f9 fb59 	bl	8000540 <__aeabi_dmul>
 8006e8e:	a336      	add	r3, pc, #216	@ (adr r3, 8006f68 <__ieee754_acos+0x498>)
 8006e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e94:	f7f9 f99c 	bl	80001d0 <__aeabi_dsub>
 8006e98:	4622      	mov	r2, r4
 8006e9a:	462b      	mov	r3, r5
 8006e9c:	f7f9 fb50 	bl	8000540 <__aeabi_dmul>
 8006ea0:	4b37      	ldr	r3, [pc, #220]	@ (8006f80 <__ieee754_acos+0x4b0>)
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	f7f9 f996 	bl	80001d4 <__adddf3>
 8006ea8:	4602      	mov	r2, r0
 8006eaa:	460b      	mov	r3, r1
 8006eac:	4650      	mov	r0, sl
 8006eae:	4659      	mov	r1, fp
 8006eb0:	f7f9 fc70 	bl	8000794 <__aeabi_ddiv>
 8006eb4:	4642      	mov	r2, r8
 8006eb6:	464b      	mov	r3, r9
 8006eb8:	f7f9 fb42 	bl	8000540 <__aeabi_dmul>
 8006ebc:	2600      	movs	r6, #0
 8006ebe:	4682      	mov	sl, r0
 8006ec0:	468b      	mov	fp, r1
 8006ec2:	4632      	mov	r2, r6
 8006ec4:	464b      	mov	r3, r9
 8006ec6:	4630      	mov	r0, r6
 8006ec8:	4649      	mov	r1, r9
 8006eca:	f7f9 fb39 	bl	8000540 <__aeabi_dmul>
 8006ece:	4602      	mov	r2, r0
 8006ed0:	460b      	mov	r3, r1
 8006ed2:	4620      	mov	r0, r4
 8006ed4:	4629      	mov	r1, r5
 8006ed6:	f7f9 f97b 	bl	80001d0 <__aeabi_dsub>
 8006eda:	4632      	mov	r2, r6
 8006edc:	4604      	mov	r4, r0
 8006ede:	460d      	mov	r5, r1
 8006ee0:	464b      	mov	r3, r9
 8006ee2:	4640      	mov	r0, r8
 8006ee4:	4649      	mov	r1, r9
 8006ee6:	f7f9 f975 	bl	80001d4 <__adddf3>
 8006eea:	4602      	mov	r2, r0
 8006eec:	460b      	mov	r3, r1
 8006eee:	4620      	mov	r0, r4
 8006ef0:	4629      	mov	r1, r5
 8006ef2:	f7f9 fc4f 	bl	8000794 <__aeabi_ddiv>
 8006ef6:	4602      	mov	r2, r0
 8006ef8:	460b      	mov	r3, r1
 8006efa:	4650      	mov	r0, sl
 8006efc:	4659      	mov	r1, fp
 8006efe:	f7f9 f969 	bl	80001d4 <__adddf3>
 8006f02:	4632      	mov	r2, r6
 8006f04:	464b      	mov	r3, r9
 8006f06:	f7f9 f965 	bl	80001d4 <__adddf3>
 8006f0a:	4602      	mov	r2, r0
 8006f0c:	460b      	mov	r3, r1
 8006f0e:	f7f9 f961 	bl	80001d4 <__adddf3>
 8006f12:	e5fd      	b.n	8006b10 <__ieee754_acos+0x40>
 8006f14:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 8006f70 <__ieee754_acos+0x4a0>
 8006f18:	e5ee      	b.n	8006af8 <__ieee754_acos+0x28>
 8006f1a:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 8006f78 <__ieee754_acos+0x4a8>
 8006f1e:	e5eb      	b.n	8006af8 <__ieee754_acos+0x28>
 8006f20:	0dfdf709 	.word	0x0dfdf709
 8006f24:	3f023de1 	.word	0x3f023de1
 8006f28:	7501b288 	.word	0x7501b288
 8006f2c:	3f49efe0 	.word	0x3f49efe0
 8006f30:	b5688f3b 	.word	0xb5688f3b
 8006f34:	3fa48228 	.word	0x3fa48228
 8006f38:	0e884455 	.word	0x0e884455
 8006f3c:	3fc9c155 	.word	0x3fc9c155
 8006f40:	03eb6f7d 	.word	0x03eb6f7d
 8006f44:	3fd4d612 	.word	0x3fd4d612
 8006f48:	55555555 	.word	0x55555555
 8006f4c:	3fc55555 	.word	0x3fc55555
 8006f50:	b12e9282 	.word	0xb12e9282
 8006f54:	3fb3b8c5 	.word	0x3fb3b8c5
 8006f58:	1b8d0159 	.word	0x1b8d0159
 8006f5c:	3fe6066c 	.word	0x3fe6066c
 8006f60:	9c598ac8 	.word	0x9c598ac8
 8006f64:	40002ae5 	.word	0x40002ae5
 8006f68:	1c8a2d4b 	.word	0x1c8a2d4b
 8006f6c:	40033a27 	.word	0x40033a27
 8006f70:	54442d18 	.word	0x54442d18
 8006f74:	400921fb 	.word	0x400921fb
 8006f78:	54442d18 	.word	0x54442d18
 8006f7c:	3ff921fb 	.word	0x3ff921fb
 8006f80:	3ff00000 	.word	0x3ff00000
 8006f84:	3fe00000 	.word	0x3fe00000

08006f88 <__ieee754_asin>:
 8006f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f8c:	ec55 4b10 	vmov	r4, r5, d0
 8006f90:	4bc7      	ldr	r3, [pc, #796]	@ (80072b0 <__ieee754_asin+0x328>)
 8006f92:	b087      	sub	sp, #28
 8006f94:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8006f98:	429e      	cmp	r6, r3
 8006f9a:	9501      	str	r5, [sp, #4]
 8006f9c:	d92d      	bls.n	8006ffa <__ieee754_asin+0x72>
 8006f9e:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 8006fa2:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 8006fa6:	4326      	orrs	r6, r4
 8006fa8:	d116      	bne.n	8006fd8 <__ieee754_asin+0x50>
 8006faa:	a3a7      	add	r3, pc, #668	@ (adr r3, 8007248 <__ieee754_asin+0x2c0>)
 8006fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fb0:	4620      	mov	r0, r4
 8006fb2:	4629      	mov	r1, r5
 8006fb4:	f7f9 fac4 	bl	8000540 <__aeabi_dmul>
 8006fb8:	a3a5      	add	r3, pc, #660	@ (adr r3, 8007250 <__ieee754_asin+0x2c8>)
 8006fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fbe:	4606      	mov	r6, r0
 8006fc0:	460f      	mov	r7, r1
 8006fc2:	4620      	mov	r0, r4
 8006fc4:	4629      	mov	r1, r5
 8006fc6:	f7f9 fabb 	bl	8000540 <__aeabi_dmul>
 8006fca:	4602      	mov	r2, r0
 8006fcc:	460b      	mov	r3, r1
 8006fce:	4630      	mov	r0, r6
 8006fd0:	4639      	mov	r1, r7
 8006fd2:	f7f9 f8ff 	bl	80001d4 <__adddf3>
 8006fd6:	e009      	b.n	8006fec <__ieee754_asin+0x64>
 8006fd8:	4622      	mov	r2, r4
 8006fda:	462b      	mov	r3, r5
 8006fdc:	4620      	mov	r0, r4
 8006fde:	4629      	mov	r1, r5
 8006fe0:	f7f9 f8f6 	bl	80001d0 <__aeabi_dsub>
 8006fe4:	4602      	mov	r2, r0
 8006fe6:	460b      	mov	r3, r1
 8006fe8:	f7f9 fbd4 	bl	8000794 <__aeabi_ddiv>
 8006fec:	4604      	mov	r4, r0
 8006fee:	460d      	mov	r5, r1
 8006ff0:	ec45 4b10 	vmov	d0, r4, r5
 8006ff4:	b007      	add	sp, #28
 8006ff6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ffa:	4bae      	ldr	r3, [pc, #696]	@ (80072b4 <__ieee754_asin+0x32c>)
 8006ffc:	429e      	cmp	r6, r3
 8006ffe:	d810      	bhi.n	8007022 <__ieee754_asin+0x9a>
 8007000:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 8007004:	f080 80ad 	bcs.w	8007162 <__ieee754_asin+0x1da>
 8007008:	a393      	add	r3, pc, #588	@ (adr r3, 8007258 <__ieee754_asin+0x2d0>)
 800700a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800700e:	4620      	mov	r0, r4
 8007010:	4629      	mov	r1, r5
 8007012:	f7f9 f8df 	bl	80001d4 <__adddf3>
 8007016:	4ba8      	ldr	r3, [pc, #672]	@ (80072b8 <__ieee754_asin+0x330>)
 8007018:	2200      	movs	r2, #0
 800701a:	f7f9 fd21 	bl	8000a60 <__aeabi_dcmpgt>
 800701e:	2800      	cmp	r0, #0
 8007020:	d1e6      	bne.n	8006ff0 <__ieee754_asin+0x68>
 8007022:	ec45 4b10 	vmov	d0, r4, r5
 8007026:	f7ff fc5b 	bl	80068e0 <fabs>
 800702a:	49a3      	ldr	r1, [pc, #652]	@ (80072b8 <__ieee754_asin+0x330>)
 800702c:	ec53 2b10 	vmov	r2, r3, d0
 8007030:	2000      	movs	r0, #0
 8007032:	f7f9 f8cd 	bl	80001d0 <__aeabi_dsub>
 8007036:	4ba1      	ldr	r3, [pc, #644]	@ (80072bc <__ieee754_asin+0x334>)
 8007038:	2200      	movs	r2, #0
 800703a:	f7f9 fa81 	bl	8000540 <__aeabi_dmul>
 800703e:	a388      	add	r3, pc, #544	@ (adr r3, 8007260 <__ieee754_asin+0x2d8>)
 8007040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007044:	4604      	mov	r4, r0
 8007046:	460d      	mov	r5, r1
 8007048:	f7f9 fa7a 	bl	8000540 <__aeabi_dmul>
 800704c:	a386      	add	r3, pc, #536	@ (adr r3, 8007268 <__ieee754_asin+0x2e0>)
 800704e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007052:	f7f9 f8bf 	bl	80001d4 <__adddf3>
 8007056:	4622      	mov	r2, r4
 8007058:	462b      	mov	r3, r5
 800705a:	f7f9 fa71 	bl	8000540 <__aeabi_dmul>
 800705e:	a384      	add	r3, pc, #528	@ (adr r3, 8007270 <__ieee754_asin+0x2e8>)
 8007060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007064:	f7f9 f8b4 	bl	80001d0 <__aeabi_dsub>
 8007068:	4622      	mov	r2, r4
 800706a:	462b      	mov	r3, r5
 800706c:	f7f9 fa68 	bl	8000540 <__aeabi_dmul>
 8007070:	a381      	add	r3, pc, #516	@ (adr r3, 8007278 <__ieee754_asin+0x2f0>)
 8007072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007076:	f7f9 f8ad 	bl	80001d4 <__adddf3>
 800707a:	4622      	mov	r2, r4
 800707c:	462b      	mov	r3, r5
 800707e:	f7f9 fa5f 	bl	8000540 <__aeabi_dmul>
 8007082:	a37f      	add	r3, pc, #508	@ (adr r3, 8007280 <__ieee754_asin+0x2f8>)
 8007084:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007088:	f7f9 f8a2 	bl	80001d0 <__aeabi_dsub>
 800708c:	4622      	mov	r2, r4
 800708e:	462b      	mov	r3, r5
 8007090:	f7f9 fa56 	bl	8000540 <__aeabi_dmul>
 8007094:	a37c      	add	r3, pc, #496	@ (adr r3, 8007288 <__ieee754_asin+0x300>)
 8007096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800709a:	f7f9 f89b 	bl	80001d4 <__adddf3>
 800709e:	4622      	mov	r2, r4
 80070a0:	462b      	mov	r3, r5
 80070a2:	f7f9 fa4d 	bl	8000540 <__aeabi_dmul>
 80070a6:	a37a      	add	r3, pc, #488	@ (adr r3, 8007290 <__ieee754_asin+0x308>)
 80070a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80070b0:	4620      	mov	r0, r4
 80070b2:	4629      	mov	r1, r5
 80070b4:	f7f9 fa44 	bl	8000540 <__aeabi_dmul>
 80070b8:	a377      	add	r3, pc, #476	@ (adr r3, 8007298 <__ieee754_asin+0x310>)
 80070ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070be:	f7f9 f887 	bl	80001d0 <__aeabi_dsub>
 80070c2:	4622      	mov	r2, r4
 80070c4:	462b      	mov	r3, r5
 80070c6:	f7f9 fa3b 	bl	8000540 <__aeabi_dmul>
 80070ca:	a375      	add	r3, pc, #468	@ (adr r3, 80072a0 <__ieee754_asin+0x318>)
 80070cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070d0:	f7f9 f880 	bl	80001d4 <__adddf3>
 80070d4:	4622      	mov	r2, r4
 80070d6:	462b      	mov	r3, r5
 80070d8:	f7f9 fa32 	bl	8000540 <__aeabi_dmul>
 80070dc:	a372      	add	r3, pc, #456	@ (adr r3, 80072a8 <__ieee754_asin+0x320>)
 80070de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070e2:	f7f9 f875 	bl	80001d0 <__aeabi_dsub>
 80070e6:	4622      	mov	r2, r4
 80070e8:	462b      	mov	r3, r5
 80070ea:	f7f9 fa29 	bl	8000540 <__aeabi_dmul>
 80070ee:	4b72      	ldr	r3, [pc, #456]	@ (80072b8 <__ieee754_asin+0x330>)
 80070f0:	2200      	movs	r2, #0
 80070f2:	f7f9 f86f 	bl	80001d4 <__adddf3>
 80070f6:	ec45 4b10 	vmov	d0, r4, r5
 80070fa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80070fe:	f7ff fc0b 	bl	8006918 <__ieee754_sqrt>
 8007102:	4b6f      	ldr	r3, [pc, #444]	@ (80072c0 <__ieee754_asin+0x338>)
 8007104:	429e      	cmp	r6, r3
 8007106:	ec5b ab10 	vmov	sl, fp, d0
 800710a:	f240 80db 	bls.w	80072c4 <__ieee754_asin+0x33c>
 800710e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007112:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007116:	f7f9 fb3d 	bl	8000794 <__aeabi_ddiv>
 800711a:	4652      	mov	r2, sl
 800711c:	465b      	mov	r3, fp
 800711e:	f7f9 fa0f 	bl	8000540 <__aeabi_dmul>
 8007122:	4652      	mov	r2, sl
 8007124:	465b      	mov	r3, fp
 8007126:	f7f9 f855 	bl	80001d4 <__adddf3>
 800712a:	4602      	mov	r2, r0
 800712c:	460b      	mov	r3, r1
 800712e:	f7f9 f851 	bl	80001d4 <__adddf3>
 8007132:	a347      	add	r3, pc, #284	@ (adr r3, 8007250 <__ieee754_asin+0x2c8>)
 8007134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007138:	f7f9 f84a 	bl	80001d0 <__aeabi_dsub>
 800713c:	4602      	mov	r2, r0
 800713e:	460b      	mov	r3, r1
 8007140:	a141      	add	r1, pc, #260	@ (adr r1, 8007248 <__ieee754_asin+0x2c0>)
 8007142:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007146:	f7f9 f843 	bl	80001d0 <__aeabi_dsub>
 800714a:	9b01      	ldr	r3, [sp, #4]
 800714c:	2b00      	cmp	r3, #0
 800714e:	bfdc      	itt	le
 8007150:	4602      	movle	r2, r0
 8007152:	f101 4300 	addle.w	r3, r1, #2147483648	@ 0x80000000
 8007156:	4604      	mov	r4, r0
 8007158:	460d      	mov	r5, r1
 800715a:	bfdc      	itt	le
 800715c:	4614      	movle	r4, r2
 800715e:	461d      	movle	r5, r3
 8007160:	e746      	b.n	8006ff0 <__ieee754_asin+0x68>
 8007162:	4622      	mov	r2, r4
 8007164:	462b      	mov	r3, r5
 8007166:	4620      	mov	r0, r4
 8007168:	4629      	mov	r1, r5
 800716a:	f7f9 f9e9 	bl	8000540 <__aeabi_dmul>
 800716e:	a33c      	add	r3, pc, #240	@ (adr r3, 8007260 <__ieee754_asin+0x2d8>)
 8007170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007174:	4606      	mov	r6, r0
 8007176:	460f      	mov	r7, r1
 8007178:	f7f9 f9e2 	bl	8000540 <__aeabi_dmul>
 800717c:	a33a      	add	r3, pc, #232	@ (adr r3, 8007268 <__ieee754_asin+0x2e0>)
 800717e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007182:	f7f9 f827 	bl	80001d4 <__adddf3>
 8007186:	4632      	mov	r2, r6
 8007188:	463b      	mov	r3, r7
 800718a:	f7f9 f9d9 	bl	8000540 <__aeabi_dmul>
 800718e:	a338      	add	r3, pc, #224	@ (adr r3, 8007270 <__ieee754_asin+0x2e8>)
 8007190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007194:	f7f9 f81c 	bl	80001d0 <__aeabi_dsub>
 8007198:	4632      	mov	r2, r6
 800719a:	463b      	mov	r3, r7
 800719c:	f7f9 f9d0 	bl	8000540 <__aeabi_dmul>
 80071a0:	a335      	add	r3, pc, #212	@ (adr r3, 8007278 <__ieee754_asin+0x2f0>)
 80071a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071a6:	f7f9 f815 	bl	80001d4 <__adddf3>
 80071aa:	4632      	mov	r2, r6
 80071ac:	463b      	mov	r3, r7
 80071ae:	f7f9 f9c7 	bl	8000540 <__aeabi_dmul>
 80071b2:	a333      	add	r3, pc, #204	@ (adr r3, 8007280 <__ieee754_asin+0x2f8>)
 80071b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071b8:	f7f9 f80a 	bl	80001d0 <__aeabi_dsub>
 80071bc:	4632      	mov	r2, r6
 80071be:	463b      	mov	r3, r7
 80071c0:	f7f9 f9be 	bl	8000540 <__aeabi_dmul>
 80071c4:	a330      	add	r3, pc, #192	@ (adr r3, 8007288 <__ieee754_asin+0x300>)
 80071c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071ca:	f7f9 f803 	bl	80001d4 <__adddf3>
 80071ce:	4632      	mov	r2, r6
 80071d0:	463b      	mov	r3, r7
 80071d2:	f7f9 f9b5 	bl	8000540 <__aeabi_dmul>
 80071d6:	a32e      	add	r3, pc, #184	@ (adr r3, 8007290 <__ieee754_asin+0x308>)
 80071d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071dc:	4680      	mov	r8, r0
 80071de:	4689      	mov	r9, r1
 80071e0:	4630      	mov	r0, r6
 80071e2:	4639      	mov	r1, r7
 80071e4:	f7f9 f9ac 	bl	8000540 <__aeabi_dmul>
 80071e8:	a32b      	add	r3, pc, #172	@ (adr r3, 8007298 <__ieee754_asin+0x310>)
 80071ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071ee:	f7f8 ffef 	bl	80001d0 <__aeabi_dsub>
 80071f2:	4632      	mov	r2, r6
 80071f4:	463b      	mov	r3, r7
 80071f6:	f7f9 f9a3 	bl	8000540 <__aeabi_dmul>
 80071fa:	a329      	add	r3, pc, #164	@ (adr r3, 80072a0 <__ieee754_asin+0x318>)
 80071fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007200:	f7f8 ffe8 	bl	80001d4 <__adddf3>
 8007204:	4632      	mov	r2, r6
 8007206:	463b      	mov	r3, r7
 8007208:	f7f9 f99a 	bl	8000540 <__aeabi_dmul>
 800720c:	a326      	add	r3, pc, #152	@ (adr r3, 80072a8 <__ieee754_asin+0x320>)
 800720e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007212:	f7f8 ffdd 	bl	80001d0 <__aeabi_dsub>
 8007216:	4632      	mov	r2, r6
 8007218:	463b      	mov	r3, r7
 800721a:	f7f9 f991 	bl	8000540 <__aeabi_dmul>
 800721e:	4b26      	ldr	r3, [pc, #152]	@ (80072b8 <__ieee754_asin+0x330>)
 8007220:	2200      	movs	r2, #0
 8007222:	f7f8 ffd7 	bl	80001d4 <__adddf3>
 8007226:	4602      	mov	r2, r0
 8007228:	460b      	mov	r3, r1
 800722a:	4640      	mov	r0, r8
 800722c:	4649      	mov	r1, r9
 800722e:	f7f9 fab1 	bl	8000794 <__aeabi_ddiv>
 8007232:	4622      	mov	r2, r4
 8007234:	462b      	mov	r3, r5
 8007236:	f7f9 f983 	bl	8000540 <__aeabi_dmul>
 800723a:	4602      	mov	r2, r0
 800723c:	460b      	mov	r3, r1
 800723e:	4620      	mov	r0, r4
 8007240:	4629      	mov	r1, r5
 8007242:	e6c6      	b.n	8006fd2 <__ieee754_asin+0x4a>
 8007244:	f3af 8000 	nop.w
 8007248:	54442d18 	.word	0x54442d18
 800724c:	3ff921fb 	.word	0x3ff921fb
 8007250:	33145c07 	.word	0x33145c07
 8007254:	3c91a626 	.word	0x3c91a626
 8007258:	8800759c 	.word	0x8800759c
 800725c:	7e37e43c 	.word	0x7e37e43c
 8007260:	0dfdf709 	.word	0x0dfdf709
 8007264:	3f023de1 	.word	0x3f023de1
 8007268:	7501b288 	.word	0x7501b288
 800726c:	3f49efe0 	.word	0x3f49efe0
 8007270:	b5688f3b 	.word	0xb5688f3b
 8007274:	3fa48228 	.word	0x3fa48228
 8007278:	0e884455 	.word	0x0e884455
 800727c:	3fc9c155 	.word	0x3fc9c155
 8007280:	03eb6f7d 	.word	0x03eb6f7d
 8007284:	3fd4d612 	.word	0x3fd4d612
 8007288:	55555555 	.word	0x55555555
 800728c:	3fc55555 	.word	0x3fc55555
 8007290:	b12e9282 	.word	0xb12e9282
 8007294:	3fb3b8c5 	.word	0x3fb3b8c5
 8007298:	1b8d0159 	.word	0x1b8d0159
 800729c:	3fe6066c 	.word	0x3fe6066c
 80072a0:	9c598ac8 	.word	0x9c598ac8
 80072a4:	40002ae5 	.word	0x40002ae5
 80072a8:	1c8a2d4b 	.word	0x1c8a2d4b
 80072ac:	40033a27 	.word	0x40033a27
 80072b0:	3fefffff 	.word	0x3fefffff
 80072b4:	3fdfffff 	.word	0x3fdfffff
 80072b8:	3ff00000 	.word	0x3ff00000
 80072bc:	3fe00000 	.word	0x3fe00000
 80072c0:	3fef3332 	.word	0x3fef3332
 80072c4:	4652      	mov	r2, sl
 80072c6:	465b      	mov	r3, fp
 80072c8:	4650      	mov	r0, sl
 80072ca:	4659      	mov	r1, fp
 80072cc:	f7f8 ff82 	bl	80001d4 <__adddf3>
 80072d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072d4:	4606      	mov	r6, r0
 80072d6:	460f      	mov	r7, r1
 80072d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80072dc:	f7f9 fa5a 	bl	8000794 <__aeabi_ddiv>
 80072e0:	4602      	mov	r2, r0
 80072e2:	460b      	mov	r3, r1
 80072e4:	4630      	mov	r0, r6
 80072e6:	4639      	mov	r1, r7
 80072e8:	f7f9 f92a 	bl	8000540 <__aeabi_dmul>
 80072ec:	f04f 0800 	mov.w	r8, #0
 80072f0:	4606      	mov	r6, r0
 80072f2:	460f      	mov	r7, r1
 80072f4:	4642      	mov	r2, r8
 80072f6:	465b      	mov	r3, fp
 80072f8:	4640      	mov	r0, r8
 80072fa:	4659      	mov	r1, fp
 80072fc:	f7f9 f920 	bl	8000540 <__aeabi_dmul>
 8007300:	4602      	mov	r2, r0
 8007302:	460b      	mov	r3, r1
 8007304:	4620      	mov	r0, r4
 8007306:	4629      	mov	r1, r5
 8007308:	f7f8 ff62 	bl	80001d0 <__aeabi_dsub>
 800730c:	4642      	mov	r2, r8
 800730e:	4604      	mov	r4, r0
 8007310:	460d      	mov	r5, r1
 8007312:	465b      	mov	r3, fp
 8007314:	4650      	mov	r0, sl
 8007316:	4659      	mov	r1, fp
 8007318:	f7f8 ff5c 	bl	80001d4 <__adddf3>
 800731c:	4602      	mov	r2, r0
 800731e:	460b      	mov	r3, r1
 8007320:	4620      	mov	r0, r4
 8007322:	4629      	mov	r1, r5
 8007324:	f7f9 fa36 	bl	8000794 <__aeabi_ddiv>
 8007328:	4602      	mov	r2, r0
 800732a:	460b      	mov	r3, r1
 800732c:	f7f8 ff52 	bl	80001d4 <__adddf3>
 8007330:	4602      	mov	r2, r0
 8007332:	460b      	mov	r3, r1
 8007334:	a112      	add	r1, pc, #72	@ (adr r1, 8007380 <__ieee754_asin+0x3f8>)
 8007336:	e9d1 0100 	ldrd	r0, r1, [r1]
 800733a:	f7f8 ff49 	bl	80001d0 <__aeabi_dsub>
 800733e:	4602      	mov	r2, r0
 8007340:	460b      	mov	r3, r1
 8007342:	4630      	mov	r0, r6
 8007344:	4639      	mov	r1, r7
 8007346:	f7f8 ff43 	bl	80001d0 <__aeabi_dsub>
 800734a:	4642      	mov	r2, r8
 800734c:	4604      	mov	r4, r0
 800734e:	460d      	mov	r5, r1
 8007350:	465b      	mov	r3, fp
 8007352:	4640      	mov	r0, r8
 8007354:	4659      	mov	r1, fp
 8007356:	f7f8 ff3d 	bl	80001d4 <__adddf3>
 800735a:	4602      	mov	r2, r0
 800735c:	460b      	mov	r3, r1
 800735e:	a10a      	add	r1, pc, #40	@ (adr r1, 8007388 <__ieee754_asin+0x400>)
 8007360:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007364:	f7f8 ff34 	bl	80001d0 <__aeabi_dsub>
 8007368:	4602      	mov	r2, r0
 800736a:	460b      	mov	r3, r1
 800736c:	4620      	mov	r0, r4
 800736e:	4629      	mov	r1, r5
 8007370:	f7f8 ff2e 	bl	80001d0 <__aeabi_dsub>
 8007374:	4602      	mov	r2, r0
 8007376:	460b      	mov	r3, r1
 8007378:	a103      	add	r1, pc, #12	@ (adr r1, 8007388 <__ieee754_asin+0x400>)
 800737a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800737e:	e6e2      	b.n	8007146 <__ieee754_asin+0x1be>
 8007380:	33145c07 	.word	0x33145c07
 8007384:	3c91a626 	.word	0x3c91a626
 8007388:	54442d18 	.word	0x54442d18
 800738c:	3fe921fb 	.word	0x3fe921fb

08007390 <__ieee754_pow>:
 8007390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007394:	b091      	sub	sp, #68	@ 0x44
 8007396:	ed8d 1b00 	vstr	d1, [sp]
 800739a:	e9dd 1900 	ldrd	r1, r9, [sp]
 800739e:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 80073a2:	ea5a 0001 	orrs.w	r0, sl, r1
 80073a6:	ec57 6b10 	vmov	r6, r7, d0
 80073aa:	d113      	bne.n	80073d4 <__ieee754_pow+0x44>
 80073ac:	19b3      	adds	r3, r6, r6
 80073ae:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 80073b2:	4152      	adcs	r2, r2
 80073b4:	4298      	cmp	r0, r3
 80073b6:	4b98      	ldr	r3, [pc, #608]	@ (8007618 <__ieee754_pow+0x288>)
 80073b8:	4193      	sbcs	r3, r2
 80073ba:	f080 84ea 	bcs.w	8007d92 <__ieee754_pow+0xa02>
 80073be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80073c2:	4630      	mov	r0, r6
 80073c4:	4639      	mov	r1, r7
 80073c6:	f7f8 ff05 	bl	80001d4 <__adddf3>
 80073ca:	ec41 0b10 	vmov	d0, r0, r1
 80073ce:	b011      	add	sp, #68	@ 0x44
 80073d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073d4:	4a91      	ldr	r2, [pc, #580]	@ (800761c <__ieee754_pow+0x28c>)
 80073d6:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80073da:	4590      	cmp	r8, r2
 80073dc:	463d      	mov	r5, r7
 80073de:	4633      	mov	r3, r6
 80073e0:	d806      	bhi.n	80073f0 <__ieee754_pow+0x60>
 80073e2:	d101      	bne.n	80073e8 <__ieee754_pow+0x58>
 80073e4:	2e00      	cmp	r6, #0
 80073e6:	d1ea      	bne.n	80073be <__ieee754_pow+0x2e>
 80073e8:	4592      	cmp	sl, r2
 80073ea:	d801      	bhi.n	80073f0 <__ieee754_pow+0x60>
 80073ec:	d10e      	bne.n	800740c <__ieee754_pow+0x7c>
 80073ee:	b169      	cbz	r1, 800740c <__ieee754_pow+0x7c>
 80073f0:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 80073f4:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 80073f8:	431d      	orrs	r5, r3
 80073fa:	d1e0      	bne.n	80073be <__ieee754_pow+0x2e>
 80073fc:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007400:	18db      	adds	r3, r3, r3
 8007402:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8007406:	4152      	adcs	r2, r2
 8007408:	429d      	cmp	r5, r3
 800740a:	e7d4      	b.n	80073b6 <__ieee754_pow+0x26>
 800740c:	2d00      	cmp	r5, #0
 800740e:	46c3      	mov	fp, r8
 8007410:	da3a      	bge.n	8007488 <__ieee754_pow+0xf8>
 8007412:	4a83      	ldr	r2, [pc, #524]	@ (8007620 <__ieee754_pow+0x290>)
 8007414:	4592      	cmp	sl, r2
 8007416:	d84d      	bhi.n	80074b4 <__ieee754_pow+0x124>
 8007418:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800741c:	4592      	cmp	sl, r2
 800741e:	f240 84c7 	bls.w	8007db0 <__ieee754_pow+0xa20>
 8007422:	ea4f 522a 	mov.w	r2, sl, asr #20
 8007426:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800742a:	2a14      	cmp	r2, #20
 800742c:	dd0f      	ble.n	800744e <__ieee754_pow+0xbe>
 800742e:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8007432:	fa21 f402 	lsr.w	r4, r1, r2
 8007436:	fa04 f202 	lsl.w	r2, r4, r2
 800743a:	428a      	cmp	r2, r1
 800743c:	f040 84b8 	bne.w	8007db0 <__ieee754_pow+0xa20>
 8007440:	f004 0401 	and.w	r4, r4, #1
 8007444:	f1c4 0402 	rsb	r4, r4, #2
 8007448:	2900      	cmp	r1, #0
 800744a:	d158      	bne.n	80074fe <__ieee754_pow+0x16e>
 800744c:	e00e      	b.n	800746c <__ieee754_pow+0xdc>
 800744e:	2900      	cmp	r1, #0
 8007450:	d154      	bne.n	80074fc <__ieee754_pow+0x16c>
 8007452:	f1c2 0214 	rsb	r2, r2, #20
 8007456:	fa4a f402 	asr.w	r4, sl, r2
 800745a:	fa04 f202 	lsl.w	r2, r4, r2
 800745e:	4552      	cmp	r2, sl
 8007460:	f040 84a3 	bne.w	8007daa <__ieee754_pow+0xa1a>
 8007464:	f004 0401 	and.w	r4, r4, #1
 8007468:	f1c4 0402 	rsb	r4, r4, #2
 800746c:	4a6d      	ldr	r2, [pc, #436]	@ (8007624 <__ieee754_pow+0x294>)
 800746e:	4592      	cmp	sl, r2
 8007470:	d12e      	bne.n	80074d0 <__ieee754_pow+0x140>
 8007472:	f1b9 0f00 	cmp.w	r9, #0
 8007476:	f280 8494 	bge.w	8007da2 <__ieee754_pow+0xa12>
 800747a:	496a      	ldr	r1, [pc, #424]	@ (8007624 <__ieee754_pow+0x294>)
 800747c:	4632      	mov	r2, r6
 800747e:	463b      	mov	r3, r7
 8007480:	2000      	movs	r0, #0
 8007482:	f7f9 f987 	bl	8000794 <__aeabi_ddiv>
 8007486:	e7a0      	b.n	80073ca <__ieee754_pow+0x3a>
 8007488:	2400      	movs	r4, #0
 800748a:	bbc1      	cbnz	r1, 80074fe <__ieee754_pow+0x16e>
 800748c:	4a63      	ldr	r2, [pc, #396]	@ (800761c <__ieee754_pow+0x28c>)
 800748e:	4592      	cmp	sl, r2
 8007490:	d1ec      	bne.n	800746c <__ieee754_pow+0xdc>
 8007492:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 8007496:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800749a:	431a      	orrs	r2, r3
 800749c:	f000 8479 	beq.w	8007d92 <__ieee754_pow+0xa02>
 80074a0:	4b61      	ldr	r3, [pc, #388]	@ (8007628 <__ieee754_pow+0x298>)
 80074a2:	4598      	cmp	r8, r3
 80074a4:	d908      	bls.n	80074b8 <__ieee754_pow+0x128>
 80074a6:	f1b9 0f00 	cmp.w	r9, #0
 80074aa:	f2c0 8476 	blt.w	8007d9a <__ieee754_pow+0xa0a>
 80074ae:	e9dd 0100 	ldrd	r0, r1, [sp]
 80074b2:	e78a      	b.n	80073ca <__ieee754_pow+0x3a>
 80074b4:	2402      	movs	r4, #2
 80074b6:	e7e8      	b.n	800748a <__ieee754_pow+0xfa>
 80074b8:	f1b9 0f00 	cmp.w	r9, #0
 80074bc:	f04f 0000 	mov.w	r0, #0
 80074c0:	f04f 0100 	mov.w	r1, #0
 80074c4:	da81      	bge.n	80073ca <__ieee754_pow+0x3a>
 80074c6:	e9dd 0300 	ldrd	r0, r3, [sp]
 80074ca:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 80074ce:	e77c      	b.n	80073ca <__ieee754_pow+0x3a>
 80074d0:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 80074d4:	d106      	bne.n	80074e4 <__ieee754_pow+0x154>
 80074d6:	4632      	mov	r2, r6
 80074d8:	463b      	mov	r3, r7
 80074da:	4630      	mov	r0, r6
 80074dc:	4639      	mov	r1, r7
 80074de:	f7f9 f82f 	bl	8000540 <__aeabi_dmul>
 80074e2:	e772      	b.n	80073ca <__ieee754_pow+0x3a>
 80074e4:	4a51      	ldr	r2, [pc, #324]	@ (800762c <__ieee754_pow+0x29c>)
 80074e6:	4591      	cmp	r9, r2
 80074e8:	d109      	bne.n	80074fe <__ieee754_pow+0x16e>
 80074ea:	2d00      	cmp	r5, #0
 80074ec:	db07      	blt.n	80074fe <__ieee754_pow+0x16e>
 80074ee:	ec47 6b10 	vmov	d0, r6, r7
 80074f2:	b011      	add	sp, #68	@ 0x44
 80074f4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074f8:	f7ff ba0e 	b.w	8006918 <__ieee754_sqrt>
 80074fc:	2400      	movs	r4, #0
 80074fe:	ec47 6b10 	vmov	d0, r6, r7
 8007502:	9302      	str	r3, [sp, #8]
 8007504:	f7ff f9ec 	bl	80068e0 <fabs>
 8007508:	9b02      	ldr	r3, [sp, #8]
 800750a:	ec51 0b10 	vmov	r0, r1, d0
 800750e:	bb53      	cbnz	r3, 8007566 <__ieee754_pow+0x1d6>
 8007510:	4b44      	ldr	r3, [pc, #272]	@ (8007624 <__ieee754_pow+0x294>)
 8007512:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 8007516:	429a      	cmp	r2, r3
 8007518:	d002      	beq.n	8007520 <__ieee754_pow+0x190>
 800751a:	f1b8 0f00 	cmp.w	r8, #0
 800751e:	d122      	bne.n	8007566 <__ieee754_pow+0x1d6>
 8007520:	f1b9 0f00 	cmp.w	r9, #0
 8007524:	da05      	bge.n	8007532 <__ieee754_pow+0x1a2>
 8007526:	4602      	mov	r2, r0
 8007528:	460b      	mov	r3, r1
 800752a:	2000      	movs	r0, #0
 800752c:	493d      	ldr	r1, [pc, #244]	@ (8007624 <__ieee754_pow+0x294>)
 800752e:	f7f9 f931 	bl	8000794 <__aeabi_ddiv>
 8007532:	2d00      	cmp	r5, #0
 8007534:	f6bf af49 	bge.w	80073ca <__ieee754_pow+0x3a>
 8007538:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800753c:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8007540:	ea58 0804 	orrs.w	r8, r8, r4
 8007544:	d108      	bne.n	8007558 <__ieee754_pow+0x1c8>
 8007546:	4602      	mov	r2, r0
 8007548:	460b      	mov	r3, r1
 800754a:	4610      	mov	r0, r2
 800754c:	4619      	mov	r1, r3
 800754e:	f7f8 fe3f 	bl	80001d0 <__aeabi_dsub>
 8007552:	4602      	mov	r2, r0
 8007554:	460b      	mov	r3, r1
 8007556:	e794      	b.n	8007482 <__ieee754_pow+0xf2>
 8007558:	2c01      	cmp	r4, #1
 800755a:	f47f af36 	bne.w	80073ca <__ieee754_pow+0x3a>
 800755e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007562:	4619      	mov	r1, r3
 8007564:	e731      	b.n	80073ca <__ieee754_pow+0x3a>
 8007566:	0feb      	lsrs	r3, r5, #31
 8007568:	3b01      	subs	r3, #1
 800756a:	ea53 0204 	orrs.w	r2, r3, r4
 800756e:	d102      	bne.n	8007576 <__ieee754_pow+0x1e6>
 8007570:	4632      	mov	r2, r6
 8007572:	463b      	mov	r3, r7
 8007574:	e7e9      	b.n	800754a <__ieee754_pow+0x1ba>
 8007576:	3c01      	subs	r4, #1
 8007578:	431c      	orrs	r4, r3
 800757a:	d016      	beq.n	80075aa <__ieee754_pow+0x21a>
 800757c:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 8007608 <__ieee754_pow+0x278>
 8007580:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8007584:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007588:	f240 8112 	bls.w	80077b0 <__ieee754_pow+0x420>
 800758c:	4b28      	ldr	r3, [pc, #160]	@ (8007630 <__ieee754_pow+0x2a0>)
 800758e:	459a      	cmp	sl, r3
 8007590:	4b25      	ldr	r3, [pc, #148]	@ (8007628 <__ieee754_pow+0x298>)
 8007592:	d916      	bls.n	80075c2 <__ieee754_pow+0x232>
 8007594:	4598      	cmp	r8, r3
 8007596:	d80b      	bhi.n	80075b0 <__ieee754_pow+0x220>
 8007598:	f1b9 0f00 	cmp.w	r9, #0
 800759c:	da0b      	bge.n	80075b6 <__ieee754_pow+0x226>
 800759e:	2000      	movs	r0, #0
 80075a0:	b011      	add	sp, #68	@ 0x44
 80075a2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075a6:	f000 bceb 	b.w	8007f80 <__math_oflow>
 80075aa:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 8007610 <__ieee754_pow+0x280>
 80075ae:	e7e7      	b.n	8007580 <__ieee754_pow+0x1f0>
 80075b0:	f1b9 0f00 	cmp.w	r9, #0
 80075b4:	dcf3      	bgt.n	800759e <__ieee754_pow+0x20e>
 80075b6:	2000      	movs	r0, #0
 80075b8:	b011      	add	sp, #68	@ 0x44
 80075ba:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075be:	f000 bcd7 	b.w	8007f70 <__math_uflow>
 80075c2:	4598      	cmp	r8, r3
 80075c4:	d20c      	bcs.n	80075e0 <__ieee754_pow+0x250>
 80075c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80075ca:	2200      	movs	r2, #0
 80075cc:	2300      	movs	r3, #0
 80075ce:	f7f9 fa29 	bl	8000a24 <__aeabi_dcmplt>
 80075d2:	3800      	subs	r0, #0
 80075d4:	bf18      	it	ne
 80075d6:	2001      	movne	r0, #1
 80075d8:	f1b9 0f00 	cmp.w	r9, #0
 80075dc:	daec      	bge.n	80075b8 <__ieee754_pow+0x228>
 80075de:	e7df      	b.n	80075a0 <__ieee754_pow+0x210>
 80075e0:	4b10      	ldr	r3, [pc, #64]	@ (8007624 <__ieee754_pow+0x294>)
 80075e2:	4598      	cmp	r8, r3
 80075e4:	f04f 0200 	mov.w	r2, #0
 80075e8:	d924      	bls.n	8007634 <__ieee754_pow+0x2a4>
 80075ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80075ee:	2300      	movs	r3, #0
 80075f0:	f7f9 fa18 	bl	8000a24 <__aeabi_dcmplt>
 80075f4:	3800      	subs	r0, #0
 80075f6:	bf18      	it	ne
 80075f8:	2001      	movne	r0, #1
 80075fa:	f1b9 0f00 	cmp.w	r9, #0
 80075fe:	dccf      	bgt.n	80075a0 <__ieee754_pow+0x210>
 8007600:	e7da      	b.n	80075b8 <__ieee754_pow+0x228>
 8007602:	bf00      	nop
 8007604:	f3af 8000 	nop.w
 8007608:	00000000 	.word	0x00000000
 800760c:	3ff00000 	.word	0x3ff00000
 8007610:	00000000 	.word	0x00000000
 8007614:	bff00000 	.word	0xbff00000
 8007618:	fff00000 	.word	0xfff00000
 800761c:	7ff00000 	.word	0x7ff00000
 8007620:	433fffff 	.word	0x433fffff
 8007624:	3ff00000 	.word	0x3ff00000
 8007628:	3fefffff 	.word	0x3fefffff
 800762c:	3fe00000 	.word	0x3fe00000
 8007630:	43f00000 	.word	0x43f00000
 8007634:	4b5a      	ldr	r3, [pc, #360]	@ (80077a0 <__ieee754_pow+0x410>)
 8007636:	f7f8 fdcb 	bl	80001d0 <__aeabi_dsub>
 800763a:	a351      	add	r3, pc, #324	@ (adr r3, 8007780 <__ieee754_pow+0x3f0>)
 800763c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007640:	4604      	mov	r4, r0
 8007642:	460d      	mov	r5, r1
 8007644:	f7f8 ff7c 	bl	8000540 <__aeabi_dmul>
 8007648:	a34f      	add	r3, pc, #316	@ (adr r3, 8007788 <__ieee754_pow+0x3f8>)
 800764a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800764e:	4606      	mov	r6, r0
 8007650:	460f      	mov	r7, r1
 8007652:	4620      	mov	r0, r4
 8007654:	4629      	mov	r1, r5
 8007656:	f7f8 ff73 	bl	8000540 <__aeabi_dmul>
 800765a:	4b52      	ldr	r3, [pc, #328]	@ (80077a4 <__ieee754_pow+0x414>)
 800765c:	4682      	mov	sl, r0
 800765e:	468b      	mov	fp, r1
 8007660:	2200      	movs	r2, #0
 8007662:	4620      	mov	r0, r4
 8007664:	4629      	mov	r1, r5
 8007666:	f7f8 ff6b 	bl	8000540 <__aeabi_dmul>
 800766a:	4602      	mov	r2, r0
 800766c:	460b      	mov	r3, r1
 800766e:	a148      	add	r1, pc, #288	@ (adr r1, 8007790 <__ieee754_pow+0x400>)
 8007670:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007674:	f7f8 fdac 	bl	80001d0 <__aeabi_dsub>
 8007678:	4622      	mov	r2, r4
 800767a:	462b      	mov	r3, r5
 800767c:	f7f8 ff60 	bl	8000540 <__aeabi_dmul>
 8007680:	4602      	mov	r2, r0
 8007682:	460b      	mov	r3, r1
 8007684:	2000      	movs	r0, #0
 8007686:	4948      	ldr	r1, [pc, #288]	@ (80077a8 <__ieee754_pow+0x418>)
 8007688:	f7f8 fda2 	bl	80001d0 <__aeabi_dsub>
 800768c:	4622      	mov	r2, r4
 800768e:	4680      	mov	r8, r0
 8007690:	4689      	mov	r9, r1
 8007692:	462b      	mov	r3, r5
 8007694:	4620      	mov	r0, r4
 8007696:	4629      	mov	r1, r5
 8007698:	f7f8 ff52 	bl	8000540 <__aeabi_dmul>
 800769c:	4602      	mov	r2, r0
 800769e:	460b      	mov	r3, r1
 80076a0:	4640      	mov	r0, r8
 80076a2:	4649      	mov	r1, r9
 80076a4:	f7f8 ff4c 	bl	8000540 <__aeabi_dmul>
 80076a8:	a33b      	add	r3, pc, #236	@ (adr r3, 8007798 <__ieee754_pow+0x408>)
 80076aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076ae:	f7f8 ff47 	bl	8000540 <__aeabi_dmul>
 80076b2:	4602      	mov	r2, r0
 80076b4:	460b      	mov	r3, r1
 80076b6:	4650      	mov	r0, sl
 80076b8:	4659      	mov	r1, fp
 80076ba:	f7f8 fd89 	bl	80001d0 <__aeabi_dsub>
 80076be:	4602      	mov	r2, r0
 80076c0:	460b      	mov	r3, r1
 80076c2:	4680      	mov	r8, r0
 80076c4:	4689      	mov	r9, r1
 80076c6:	4630      	mov	r0, r6
 80076c8:	4639      	mov	r1, r7
 80076ca:	f7f8 fd83 	bl	80001d4 <__adddf3>
 80076ce:	2400      	movs	r4, #0
 80076d0:	4632      	mov	r2, r6
 80076d2:	463b      	mov	r3, r7
 80076d4:	4620      	mov	r0, r4
 80076d6:	460d      	mov	r5, r1
 80076d8:	f7f8 fd7a 	bl	80001d0 <__aeabi_dsub>
 80076dc:	4602      	mov	r2, r0
 80076de:	460b      	mov	r3, r1
 80076e0:	4640      	mov	r0, r8
 80076e2:	4649      	mov	r1, r9
 80076e4:	f7f8 fd74 	bl	80001d0 <__aeabi_dsub>
 80076e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80076ec:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80076f0:	2300      	movs	r3, #0
 80076f2:	9304      	str	r3, [sp, #16]
 80076f4:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80076f8:	4606      	mov	r6, r0
 80076fa:	460f      	mov	r7, r1
 80076fc:	4652      	mov	r2, sl
 80076fe:	465b      	mov	r3, fp
 8007700:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007704:	f7f8 fd64 	bl	80001d0 <__aeabi_dsub>
 8007708:	4622      	mov	r2, r4
 800770a:	462b      	mov	r3, r5
 800770c:	f7f8 ff18 	bl	8000540 <__aeabi_dmul>
 8007710:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007714:	4680      	mov	r8, r0
 8007716:	4689      	mov	r9, r1
 8007718:	4630      	mov	r0, r6
 800771a:	4639      	mov	r1, r7
 800771c:	f7f8 ff10 	bl	8000540 <__aeabi_dmul>
 8007720:	4602      	mov	r2, r0
 8007722:	460b      	mov	r3, r1
 8007724:	4640      	mov	r0, r8
 8007726:	4649      	mov	r1, r9
 8007728:	f7f8 fd54 	bl	80001d4 <__adddf3>
 800772c:	4652      	mov	r2, sl
 800772e:	465b      	mov	r3, fp
 8007730:	4606      	mov	r6, r0
 8007732:	460f      	mov	r7, r1
 8007734:	4620      	mov	r0, r4
 8007736:	4629      	mov	r1, r5
 8007738:	f7f8 ff02 	bl	8000540 <__aeabi_dmul>
 800773c:	460b      	mov	r3, r1
 800773e:	4602      	mov	r2, r0
 8007740:	4680      	mov	r8, r0
 8007742:	4689      	mov	r9, r1
 8007744:	4630      	mov	r0, r6
 8007746:	4639      	mov	r1, r7
 8007748:	f7f8 fd44 	bl	80001d4 <__adddf3>
 800774c:	4b17      	ldr	r3, [pc, #92]	@ (80077ac <__ieee754_pow+0x41c>)
 800774e:	4299      	cmp	r1, r3
 8007750:	4604      	mov	r4, r0
 8007752:	460d      	mov	r5, r1
 8007754:	468a      	mov	sl, r1
 8007756:	468b      	mov	fp, r1
 8007758:	f340 82ef 	ble.w	8007d3a <__ieee754_pow+0x9aa>
 800775c:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8007760:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8007764:	4303      	orrs	r3, r0
 8007766:	f000 81e8 	beq.w	8007b3a <__ieee754_pow+0x7aa>
 800776a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800776e:	2200      	movs	r2, #0
 8007770:	2300      	movs	r3, #0
 8007772:	f7f9 f957 	bl	8000a24 <__aeabi_dcmplt>
 8007776:	3800      	subs	r0, #0
 8007778:	bf18      	it	ne
 800777a:	2001      	movne	r0, #1
 800777c:	e710      	b.n	80075a0 <__ieee754_pow+0x210>
 800777e:	bf00      	nop
 8007780:	60000000 	.word	0x60000000
 8007784:	3ff71547 	.word	0x3ff71547
 8007788:	f85ddf44 	.word	0xf85ddf44
 800778c:	3e54ae0b 	.word	0x3e54ae0b
 8007790:	55555555 	.word	0x55555555
 8007794:	3fd55555 	.word	0x3fd55555
 8007798:	652b82fe 	.word	0x652b82fe
 800779c:	3ff71547 	.word	0x3ff71547
 80077a0:	3ff00000 	.word	0x3ff00000
 80077a4:	3fd00000 	.word	0x3fd00000
 80077a8:	3fe00000 	.word	0x3fe00000
 80077ac:	408fffff 	.word	0x408fffff
 80077b0:	4bd5      	ldr	r3, [pc, #852]	@ (8007b08 <__ieee754_pow+0x778>)
 80077b2:	402b      	ands	r3, r5
 80077b4:	2200      	movs	r2, #0
 80077b6:	b92b      	cbnz	r3, 80077c4 <__ieee754_pow+0x434>
 80077b8:	4bd4      	ldr	r3, [pc, #848]	@ (8007b0c <__ieee754_pow+0x77c>)
 80077ba:	f7f8 fec1 	bl	8000540 <__aeabi_dmul>
 80077be:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 80077c2:	468b      	mov	fp, r1
 80077c4:	ea4f 532b 	mov.w	r3, fp, asr #20
 80077c8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80077cc:	4413      	add	r3, r2
 80077ce:	930a      	str	r3, [sp, #40]	@ 0x28
 80077d0:	4bcf      	ldr	r3, [pc, #828]	@ (8007b10 <__ieee754_pow+0x780>)
 80077d2:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 80077d6:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 80077da:	459b      	cmp	fp, r3
 80077dc:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80077e0:	dd08      	ble.n	80077f4 <__ieee754_pow+0x464>
 80077e2:	4bcc      	ldr	r3, [pc, #816]	@ (8007b14 <__ieee754_pow+0x784>)
 80077e4:	459b      	cmp	fp, r3
 80077e6:	f340 81a5 	ble.w	8007b34 <__ieee754_pow+0x7a4>
 80077ea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80077ec:	3301      	adds	r3, #1
 80077ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80077f0:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 80077f4:	f04f 0a00 	mov.w	sl, #0
 80077f8:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 80077fc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80077fe:	4bc6      	ldr	r3, [pc, #792]	@ (8007b18 <__ieee754_pow+0x788>)
 8007800:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007804:	ed93 7b00 	vldr	d7, [r3]
 8007808:	4629      	mov	r1, r5
 800780a:	ec53 2b17 	vmov	r2, r3, d7
 800780e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007812:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007816:	f7f8 fcdb 	bl	80001d0 <__aeabi_dsub>
 800781a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800781e:	4606      	mov	r6, r0
 8007820:	460f      	mov	r7, r1
 8007822:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007826:	f7f8 fcd5 	bl	80001d4 <__adddf3>
 800782a:	4602      	mov	r2, r0
 800782c:	460b      	mov	r3, r1
 800782e:	2000      	movs	r0, #0
 8007830:	49ba      	ldr	r1, [pc, #744]	@ (8007b1c <__ieee754_pow+0x78c>)
 8007832:	f7f8 ffaf 	bl	8000794 <__aeabi_ddiv>
 8007836:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800783a:	4602      	mov	r2, r0
 800783c:	460b      	mov	r3, r1
 800783e:	4630      	mov	r0, r6
 8007840:	4639      	mov	r1, r7
 8007842:	f7f8 fe7d 	bl	8000540 <__aeabi_dmul>
 8007846:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800784a:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800784e:	106d      	asrs	r5, r5, #1
 8007850:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8007854:	f04f 0b00 	mov.w	fp, #0
 8007858:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800785c:	4661      	mov	r1, ip
 800785e:	2200      	movs	r2, #0
 8007860:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8007864:	4658      	mov	r0, fp
 8007866:	46e1      	mov	r9, ip
 8007868:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800786c:	4614      	mov	r4, r2
 800786e:	461d      	mov	r5, r3
 8007870:	f7f8 fe66 	bl	8000540 <__aeabi_dmul>
 8007874:	4602      	mov	r2, r0
 8007876:	460b      	mov	r3, r1
 8007878:	4630      	mov	r0, r6
 800787a:	4639      	mov	r1, r7
 800787c:	f7f8 fca8 	bl	80001d0 <__aeabi_dsub>
 8007880:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007884:	4606      	mov	r6, r0
 8007886:	460f      	mov	r7, r1
 8007888:	4620      	mov	r0, r4
 800788a:	4629      	mov	r1, r5
 800788c:	f7f8 fca0 	bl	80001d0 <__aeabi_dsub>
 8007890:	4602      	mov	r2, r0
 8007892:	460b      	mov	r3, r1
 8007894:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007898:	f7f8 fc9a 	bl	80001d0 <__aeabi_dsub>
 800789c:	465a      	mov	r2, fp
 800789e:	464b      	mov	r3, r9
 80078a0:	f7f8 fe4e 	bl	8000540 <__aeabi_dmul>
 80078a4:	4602      	mov	r2, r0
 80078a6:	460b      	mov	r3, r1
 80078a8:	4630      	mov	r0, r6
 80078aa:	4639      	mov	r1, r7
 80078ac:	f7f8 fc90 	bl	80001d0 <__aeabi_dsub>
 80078b0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80078b4:	f7f8 fe44 	bl	8000540 <__aeabi_dmul>
 80078b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80078bc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80078c0:	4610      	mov	r0, r2
 80078c2:	4619      	mov	r1, r3
 80078c4:	f7f8 fe3c 	bl	8000540 <__aeabi_dmul>
 80078c8:	a37d      	add	r3, pc, #500	@ (adr r3, 8007ac0 <__ieee754_pow+0x730>)
 80078ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078ce:	4604      	mov	r4, r0
 80078d0:	460d      	mov	r5, r1
 80078d2:	f7f8 fe35 	bl	8000540 <__aeabi_dmul>
 80078d6:	a37c      	add	r3, pc, #496	@ (adr r3, 8007ac8 <__ieee754_pow+0x738>)
 80078d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078dc:	f7f8 fc7a 	bl	80001d4 <__adddf3>
 80078e0:	4622      	mov	r2, r4
 80078e2:	462b      	mov	r3, r5
 80078e4:	f7f8 fe2c 	bl	8000540 <__aeabi_dmul>
 80078e8:	a379      	add	r3, pc, #484	@ (adr r3, 8007ad0 <__ieee754_pow+0x740>)
 80078ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078ee:	f7f8 fc71 	bl	80001d4 <__adddf3>
 80078f2:	4622      	mov	r2, r4
 80078f4:	462b      	mov	r3, r5
 80078f6:	f7f8 fe23 	bl	8000540 <__aeabi_dmul>
 80078fa:	a377      	add	r3, pc, #476	@ (adr r3, 8007ad8 <__ieee754_pow+0x748>)
 80078fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007900:	f7f8 fc68 	bl	80001d4 <__adddf3>
 8007904:	4622      	mov	r2, r4
 8007906:	462b      	mov	r3, r5
 8007908:	f7f8 fe1a 	bl	8000540 <__aeabi_dmul>
 800790c:	a374      	add	r3, pc, #464	@ (adr r3, 8007ae0 <__ieee754_pow+0x750>)
 800790e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007912:	f7f8 fc5f 	bl	80001d4 <__adddf3>
 8007916:	4622      	mov	r2, r4
 8007918:	462b      	mov	r3, r5
 800791a:	f7f8 fe11 	bl	8000540 <__aeabi_dmul>
 800791e:	a372      	add	r3, pc, #456	@ (adr r3, 8007ae8 <__ieee754_pow+0x758>)
 8007920:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007924:	f7f8 fc56 	bl	80001d4 <__adddf3>
 8007928:	4622      	mov	r2, r4
 800792a:	4606      	mov	r6, r0
 800792c:	460f      	mov	r7, r1
 800792e:	462b      	mov	r3, r5
 8007930:	4620      	mov	r0, r4
 8007932:	4629      	mov	r1, r5
 8007934:	f7f8 fe04 	bl	8000540 <__aeabi_dmul>
 8007938:	4602      	mov	r2, r0
 800793a:	460b      	mov	r3, r1
 800793c:	4630      	mov	r0, r6
 800793e:	4639      	mov	r1, r7
 8007940:	f7f8 fdfe 	bl	8000540 <__aeabi_dmul>
 8007944:	465a      	mov	r2, fp
 8007946:	4604      	mov	r4, r0
 8007948:	460d      	mov	r5, r1
 800794a:	464b      	mov	r3, r9
 800794c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007950:	f7f8 fc40 	bl	80001d4 <__adddf3>
 8007954:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007958:	f7f8 fdf2 	bl	8000540 <__aeabi_dmul>
 800795c:	4622      	mov	r2, r4
 800795e:	462b      	mov	r3, r5
 8007960:	f7f8 fc38 	bl	80001d4 <__adddf3>
 8007964:	465a      	mov	r2, fp
 8007966:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800796a:	464b      	mov	r3, r9
 800796c:	4658      	mov	r0, fp
 800796e:	4649      	mov	r1, r9
 8007970:	f7f8 fde6 	bl	8000540 <__aeabi_dmul>
 8007974:	4b6a      	ldr	r3, [pc, #424]	@ (8007b20 <__ieee754_pow+0x790>)
 8007976:	2200      	movs	r2, #0
 8007978:	4606      	mov	r6, r0
 800797a:	460f      	mov	r7, r1
 800797c:	f7f8 fc2a 	bl	80001d4 <__adddf3>
 8007980:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007984:	f7f8 fc26 	bl	80001d4 <__adddf3>
 8007988:	46d8      	mov	r8, fp
 800798a:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800798e:	460d      	mov	r5, r1
 8007990:	465a      	mov	r2, fp
 8007992:	460b      	mov	r3, r1
 8007994:	4640      	mov	r0, r8
 8007996:	4649      	mov	r1, r9
 8007998:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800799c:	f7f8 fdd0 	bl	8000540 <__aeabi_dmul>
 80079a0:	465c      	mov	r4, fp
 80079a2:	4680      	mov	r8, r0
 80079a4:	4689      	mov	r9, r1
 80079a6:	4b5e      	ldr	r3, [pc, #376]	@ (8007b20 <__ieee754_pow+0x790>)
 80079a8:	2200      	movs	r2, #0
 80079aa:	4620      	mov	r0, r4
 80079ac:	4629      	mov	r1, r5
 80079ae:	f7f8 fc0f 	bl	80001d0 <__aeabi_dsub>
 80079b2:	4632      	mov	r2, r6
 80079b4:	463b      	mov	r3, r7
 80079b6:	f7f8 fc0b 	bl	80001d0 <__aeabi_dsub>
 80079ba:	4602      	mov	r2, r0
 80079bc:	460b      	mov	r3, r1
 80079be:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80079c2:	f7f8 fc05 	bl	80001d0 <__aeabi_dsub>
 80079c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079ca:	f7f8 fdb9 	bl	8000540 <__aeabi_dmul>
 80079ce:	4622      	mov	r2, r4
 80079d0:	4606      	mov	r6, r0
 80079d2:	460f      	mov	r7, r1
 80079d4:	462b      	mov	r3, r5
 80079d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80079da:	f7f8 fdb1 	bl	8000540 <__aeabi_dmul>
 80079de:	4602      	mov	r2, r0
 80079e0:	460b      	mov	r3, r1
 80079e2:	4630      	mov	r0, r6
 80079e4:	4639      	mov	r1, r7
 80079e6:	f7f8 fbf5 	bl	80001d4 <__adddf3>
 80079ea:	4606      	mov	r6, r0
 80079ec:	460f      	mov	r7, r1
 80079ee:	4602      	mov	r2, r0
 80079f0:	460b      	mov	r3, r1
 80079f2:	4640      	mov	r0, r8
 80079f4:	4649      	mov	r1, r9
 80079f6:	f7f8 fbed 	bl	80001d4 <__adddf3>
 80079fa:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 80079fe:	a33c      	add	r3, pc, #240	@ (adr r3, 8007af0 <__ieee754_pow+0x760>)
 8007a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a04:	4658      	mov	r0, fp
 8007a06:	e9cd bc08 	strd	fp, ip, [sp, #32]
 8007a0a:	460d      	mov	r5, r1
 8007a0c:	f7f8 fd98 	bl	8000540 <__aeabi_dmul>
 8007a10:	465c      	mov	r4, fp
 8007a12:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007a16:	4642      	mov	r2, r8
 8007a18:	464b      	mov	r3, r9
 8007a1a:	4620      	mov	r0, r4
 8007a1c:	4629      	mov	r1, r5
 8007a1e:	f7f8 fbd7 	bl	80001d0 <__aeabi_dsub>
 8007a22:	4602      	mov	r2, r0
 8007a24:	460b      	mov	r3, r1
 8007a26:	4630      	mov	r0, r6
 8007a28:	4639      	mov	r1, r7
 8007a2a:	f7f8 fbd1 	bl	80001d0 <__aeabi_dsub>
 8007a2e:	a332      	add	r3, pc, #200	@ (adr r3, 8007af8 <__ieee754_pow+0x768>)
 8007a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a34:	f7f8 fd84 	bl	8000540 <__aeabi_dmul>
 8007a38:	a331      	add	r3, pc, #196	@ (adr r3, 8007b00 <__ieee754_pow+0x770>)
 8007a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a3e:	4606      	mov	r6, r0
 8007a40:	460f      	mov	r7, r1
 8007a42:	4620      	mov	r0, r4
 8007a44:	4629      	mov	r1, r5
 8007a46:	f7f8 fd7b 	bl	8000540 <__aeabi_dmul>
 8007a4a:	4602      	mov	r2, r0
 8007a4c:	460b      	mov	r3, r1
 8007a4e:	4630      	mov	r0, r6
 8007a50:	4639      	mov	r1, r7
 8007a52:	f7f8 fbbf 	bl	80001d4 <__adddf3>
 8007a56:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007a58:	4b32      	ldr	r3, [pc, #200]	@ (8007b24 <__ieee754_pow+0x794>)
 8007a5a:	4413      	add	r3, r2
 8007a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a60:	f7f8 fbb8 	bl	80001d4 <__adddf3>
 8007a64:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007a68:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007a6a:	f7f8 fcff 	bl	800046c <__aeabi_i2d>
 8007a6e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007a70:	4b2d      	ldr	r3, [pc, #180]	@ (8007b28 <__ieee754_pow+0x798>)
 8007a72:	4413      	add	r3, r2
 8007a74:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007a78:	4606      	mov	r6, r0
 8007a7a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007a7e:	460f      	mov	r7, r1
 8007a80:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a84:	f7f8 fba6 	bl	80001d4 <__adddf3>
 8007a88:	4642      	mov	r2, r8
 8007a8a:	464b      	mov	r3, r9
 8007a8c:	f7f8 fba2 	bl	80001d4 <__adddf3>
 8007a90:	4632      	mov	r2, r6
 8007a92:	463b      	mov	r3, r7
 8007a94:	f7f8 fb9e 	bl	80001d4 <__adddf3>
 8007a98:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 8007a9c:	4632      	mov	r2, r6
 8007a9e:	463b      	mov	r3, r7
 8007aa0:	4658      	mov	r0, fp
 8007aa2:	460d      	mov	r5, r1
 8007aa4:	f7f8 fb94 	bl	80001d0 <__aeabi_dsub>
 8007aa8:	4642      	mov	r2, r8
 8007aaa:	464b      	mov	r3, r9
 8007aac:	f7f8 fb90 	bl	80001d0 <__aeabi_dsub>
 8007ab0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ab4:	f7f8 fb8c 	bl	80001d0 <__aeabi_dsub>
 8007ab8:	465c      	mov	r4, fp
 8007aba:	4602      	mov	r2, r0
 8007abc:	e036      	b.n	8007b2c <__ieee754_pow+0x79c>
 8007abe:	bf00      	nop
 8007ac0:	4a454eef 	.word	0x4a454eef
 8007ac4:	3fca7e28 	.word	0x3fca7e28
 8007ac8:	93c9db65 	.word	0x93c9db65
 8007acc:	3fcd864a 	.word	0x3fcd864a
 8007ad0:	a91d4101 	.word	0xa91d4101
 8007ad4:	3fd17460 	.word	0x3fd17460
 8007ad8:	518f264d 	.word	0x518f264d
 8007adc:	3fd55555 	.word	0x3fd55555
 8007ae0:	db6fabff 	.word	0xdb6fabff
 8007ae4:	3fdb6db6 	.word	0x3fdb6db6
 8007ae8:	33333303 	.word	0x33333303
 8007aec:	3fe33333 	.word	0x3fe33333
 8007af0:	e0000000 	.word	0xe0000000
 8007af4:	3feec709 	.word	0x3feec709
 8007af8:	dc3a03fd 	.word	0xdc3a03fd
 8007afc:	3feec709 	.word	0x3feec709
 8007b00:	145b01f5 	.word	0x145b01f5
 8007b04:	be3e2fe0 	.word	0xbe3e2fe0
 8007b08:	7ff00000 	.word	0x7ff00000
 8007b0c:	43400000 	.word	0x43400000
 8007b10:	0003988e 	.word	0x0003988e
 8007b14:	000bb679 	.word	0x000bb679
 8007b18:	08008108 	.word	0x08008108
 8007b1c:	3ff00000 	.word	0x3ff00000
 8007b20:	40080000 	.word	0x40080000
 8007b24:	080080e8 	.word	0x080080e8
 8007b28:	080080f8 	.word	0x080080f8
 8007b2c:	460b      	mov	r3, r1
 8007b2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007b32:	e5d7      	b.n	80076e4 <__ieee754_pow+0x354>
 8007b34:	f04f 0a01 	mov.w	sl, #1
 8007b38:	e65e      	b.n	80077f8 <__ieee754_pow+0x468>
 8007b3a:	a3b4      	add	r3, pc, #720	@ (adr r3, 8007e0c <__ieee754_pow+0xa7c>)
 8007b3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b40:	4630      	mov	r0, r6
 8007b42:	4639      	mov	r1, r7
 8007b44:	f7f8 fb46 	bl	80001d4 <__adddf3>
 8007b48:	4642      	mov	r2, r8
 8007b4a:	e9cd 0100 	strd	r0, r1, [sp]
 8007b4e:	464b      	mov	r3, r9
 8007b50:	4620      	mov	r0, r4
 8007b52:	4629      	mov	r1, r5
 8007b54:	f7f8 fb3c 	bl	80001d0 <__aeabi_dsub>
 8007b58:	4602      	mov	r2, r0
 8007b5a:	460b      	mov	r3, r1
 8007b5c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007b60:	f7f8 ff7e 	bl	8000a60 <__aeabi_dcmpgt>
 8007b64:	2800      	cmp	r0, #0
 8007b66:	f47f ae00 	bne.w	800776a <__ieee754_pow+0x3da>
 8007b6a:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 8007b6e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8007b72:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 8007b76:	fa43 fa0a 	asr.w	sl, r3, sl
 8007b7a:	44da      	add	sl, fp
 8007b7c:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8007b80:	489d      	ldr	r0, [pc, #628]	@ (8007df8 <__ieee754_pow+0xa68>)
 8007b82:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8007b86:	4108      	asrs	r0, r1
 8007b88:	ea00 030a 	and.w	r3, r0, sl
 8007b8c:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8007b90:	f1c1 0114 	rsb	r1, r1, #20
 8007b94:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8007b98:	fa4a fa01 	asr.w	sl, sl, r1
 8007b9c:	f1bb 0f00 	cmp.w	fp, #0
 8007ba0:	4640      	mov	r0, r8
 8007ba2:	4649      	mov	r1, r9
 8007ba4:	f04f 0200 	mov.w	r2, #0
 8007ba8:	bfb8      	it	lt
 8007baa:	f1ca 0a00 	rsblt	sl, sl, #0
 8007bae:	f7f8 fb0f 	bl	80001d0 <__aeabi_dsub>
 8007bb2:	4680      	mov	r8, r0
 8007bb4:	4689      	mov	r9, r1
 8007bb6:	4632      	mov	r2, r6
 8007bb8:	463b      	mov	r3, r7
 8007bba:	4640      	mov	r0, r8
 8007bbc:	4649      	mov	r1, r9
 8007bbe:	f7f8 fb09 	bl	80001d4 <__adddf3>
 8007bc2:	2400      	movs	r4, #0
 8007bc4:	a37c      	add	r3, pc, #496	@ (adr r3, 8007db8 <__ieee754_pow+0xa28>)
 8007bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bca:	4620      	mov	r0, r4
 8007bcc:	460d      	mov	r5, r1
 8007bce:	f7f8 fcb7 	bl	8000540 <__aeabi_dmul>
 8007bd2:	4642      	mov	r2, r8
 8007bd4:	e9cd 0100 	strd	r0, r1, [sp]
 8007bd8:	464b      	mov	r3, r9
 8007bda:	4620      	mov	r0, r4
 8007bdc:	4629      	mov	r1, r5
 8007bde:	f7f8 faf7 	bl	80001d0 <__aeabi_dsub>
 8007be2:	4602      	mov	r2, r0
 8007be4:	460b      	mov	r3, r1
 8007be6:	4630      	mov	r0, r6
 8007be8:	4639      	mov	r1, r7
 8007bea:	f7f8 faf1 	bl	80001d0 <__aeabi_dsub>
 8007bee:	a374      	add	r3, pc, #464	@ (adr r3, 8007dc0 <__ieee754_pow+0xa30>)
 8007bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bf4:	f7f8 fca4 	bl	8000540 <__aeabi_dmul>
 8007bf8:	a373      	add	r3, pc, #460	@ (adr r3, 8007dc8 <__ieee754_pow+0xa38>)
 8007bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bfe:	4680      	mov	r8, r0
 8007c00:	4689      	mov	r9, r1
 8007c02:	4620      	mov	r0, r4
 8007c04:	4629      	mov	r1, r5
 8007c06:	f7f8 fc9b 	bl	8000540 <__aeabi_dmul>
 8007c0a:	4602      	mov	r2, r0
 8007c0c:	460b      	mov	r3, r1
 8007c0e:	4640      	mov	r0, r8
 8007c10:	4649      	mov	r1, r9
 8007c12:	f7f8 fadf 	bl	80001d4 <__adddf3>
 8007c16:	4604      	mov	r4, r0
 8007c18:	460d      	mov	r5, r1
 8007c1a:	4602      	mov	r2, r0
 8007c1c:	460b      	mov	r3, r1
 8007c1e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007c22:	f7f8 fad7 	bl	80001d4 <__adddf3>
 8007c26:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007c2a:	4680      	mov	r8, r0
 8007c2c:	4689      	mov	r9, r1
 8007c2e:	f7f8 facf 	bl	80001d0 <__aeabi_dsub>
 8007c32:	4602      	mov	r2, r0
 8007c34:	460b      	mov	r3, r1
 8007c36:	4620      	mov	r0, r4
 8007c38:	4629      	mov	r1, r5
 8007c3a:	f7f8 fac9 	bl	80001d0 <__aeabi_dsub>
 8007c3e:	4642      	mov	r2, r8
 8007c40:	4606      	mov	r6, r0
 8007c42:	460f      	mov	r7, r1
 8007c44:	464b      	mov	r3, r9
 8007c46:	4640      	mov	r0, r8
 8007c48:	4649      	mov	r1, r9
 8007c4a:	f7f8 fc79 	bl	8000540 <__aeabi_dmul>
 8007c4e:	a360      	add	r3, pc, #384	@ (adr r3, 8007dd0 <__ieee754_pow+0xa40>)
 8007c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c54:	4604      	mov	r4, r0
 8007c56:	460d      	mov	r5, r1
 8007c58:	f7f8 fc72 	bl	8000540 <__aeabi_dmul>
 8007c5c:	a35e      	add	r3, pc, #376	@ (adr r3, 8007dd8 <__ieee754_pow+0xa48>)
 8007c5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c62:	f7f8 fab5 	bl	80001d0 <__aeabi_dsub>
 8007c66:	4622      	mov	r2, r4
 8007c68:	462b      	mov	r3, r5
 8007c6a:	f7f8 fc69 	bl	8000540 <__aeabi_dmul>
 8007c6e:	a35c      	add	r3, pc, #368	@ (adr r3, 8007de0 <__ieee754_pow+0xa50>)
 8007c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c74:	f7f8 faae 	bl	80001d4 <__adddf3>
 8007c78:	4622      	mov	r2, r4
 8007c7a:	462b      	mov	r3, r5
 8007c7c:	f7f8 fc60 	bl	8000540 <__aeabi_dmul>
 8007c80:	a359      	add	r3, pc, #356	@ (adr r3, 8007de8 <__ieee754_pow+0xa58>)
 8007c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c86:	f7f8 faa3 	bl	80001d0 <__aeabi_dsub>
 8007c8a:	4622      	mov	r2, r4
 8007c8c:	462b      	mov	r3, r5
 8007c8e:	f7f8 fc57 	bl	8000540 <__aeabi_dmul>
 8007c92:	a357      	add	r3, pc, #348	@ (adr r3, 8007df0 <__ieee754_pow+0xa60>)
 8007c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c98:	f7f8 fa9c 	bl	80001d4 <__adddf3>
 8007c9c:	4622      	mov	r2, r4
 8007c9e:	462b      	mov	r3, r5
 8007ca0:	f7f8 fc4e 	bl	8000540 <__aeabi_dmul>
 8007ca4:	4602      	mov	r2, r0
 8007ca6:	460b      	mov	r3, r1
 8007ca8:	4640      	mov	r0, r8
 8007caa:	4649      	mov	r1, r9
 8007cac:	f7f8 fa90 	bl	80001d0 <__aeabi_dsub>
 8007cb0:	4604      	mov	r4, r0
 8007cb2:	460d      	mov	r5, r1
 8007cb4:	4602      	mov	r2, r0
 8007cb6:	460b      	mov	r3, r1
 8007cb8:	4640      	mov	r0, r8
 8007cba:	4649      	mov	r1, r9
 8007cbc:	f7f8 fc40 	bl	8000540 <__aeabi_dmul>
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	e9cd 0100 	strd	r0, r1, [sp]
 8007cc6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007cca:	4620      	mov	r0, r4
 8007ccc:	4629      	mov	r1, r5
 8007cce:	f7f8 fa7f 	bl	80001d0 <__aeabi_dsub>
 8007cd2:	4602      	mov	r2, r0
 8007cd4:	460b      	mov	r3, r1
 8007cd6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007cda:	f7f8 fd5b 	bl	8000794 <__aeabi_ddiv>
 8007cde:	4632      	mov	r2, r6
 8007ce0:	4604      	mov	r4, r0
 8007ce2:	460d      	mov	r5, r1
 8007ce4:	463b      	mov	r3, r7
 8007ce6:	4640      	mov	r0, r8
 8007ce8:	4649      	mov	r1, r9
 8007cea:	f7f8 fc29 	bl	8000540 <__aeabi_dmul>
 8007cee:	4632      	mov	r2, r6
 8007cf0:	463b      	mov	r3, r7
 8007cf2:	f7f8 fa6f 	bl	80001d4 <__adddf3>
 8007cf6:	4602      	mov	r2, r0
 8007cf8:	460b      	mov	r3, r1
 8007cfa:	4620      	mov	r0, r4
 8007cfc:	4629      	mov	r1, r5
 8007cfe:	f7f8 fa67 	bl	80001d0 <__aeabi_dsub>
 8007d02:	4642      	mov	r2, r8
 8007d04:	464b      	mov	r3, r9
 8007d06:	f7f8 fa63 	bl	80001d0 <__aeabi_dsub>
 8007d0a:	460b      	mov	r3, r1
 8007d0c:	4602      	mov	r2, r0
 8007d0e:	493b      	ldr	r1, [pc, #236]	@ (8007dfc <__ieee754_pow+0xa6c>)
 8007d10:	2000      	movs	r0, #0
 8007d12:	f7f8 fa5d 	bl	80001d0 <__aeabi_dsub>
 8007d16:	ec41 0b10 	vmov	d0, r0, r1
 8007d1a:	ee10 3a90 	vmov	r3, s1
 8007d1e:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8007d22:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d26:	da30      	bge.n	8007d8a <__ieee754_pow+0x9fa>
 8007d28:	4650      	mov	r0, sl
 8007d2a:	f000 f875 	bl	8007e18 <scalbn>
 8007d2e:	ec51 0b10 	vmov	r0, r1, d0
 8007d32:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007d36:	f7ff bbd2 	b.w	80074de <__ieee754_pow+0x14e>
 8007d3a:	4c31      	ldr	r4, [pc, #196]	@ (8007e00 <__ieee754_pow+0xa70>)
 8007d3c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8007d40:	42a3      	cmp	r3, r4
 8007d42:	d91a      	bls.n	8007d7a <__ieee754_pow+0x9ea>
 8007d44:	4b2f      	ldr	r3, [pc, #188]	@ (8007e04 <__ieee754_pow+0xa74>)
 8007d46:	440b      	add	r3, r1
 8007d48:	4303      	orrs	r3, r0
 8007d4a:	d009      	beq.n	8007d60 <__ieee754_pow+0x9d0>
 8007d4c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d50:	2200      	movs	r2, #0
 8007d52:	2300      	movs	r3, #0
 8007d54:	f7f8 fe66 	bl	8000a24 <__aeabi_dcmplt>
 8007d58:	3800      	subs	r0, #0
 8007d5a:	bf18      	it	ne
 8007d5c:	2001      	movne	r0, #1
 8007d5e:	e42b      	b.n	80075b8 <__ieee754_pow+0x228>
 8007d60:	4642      	mov	r2, r8
 8007d62:	464b      	mov	r3, r9
 8007d64:	f7f8 fa34 	bl	80001d0 <__aeabi_dsub>
 8007d68:	4632      	mov	r2, r6
 8007d6a:	463b      	mov	r3, r7
 8007d6c:	f7f8 fe6e 	bl	8000a4c <__aeabi_dcmpge>
 8007d70:	2800      	cmp	r0, #0
 8007d72:	d1eb      	bne.n	8007d4c <__ieee754_pow+0x9bc>
 8007d74:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 8007e14 <__ieee754_pow+0xa84>
 8007d78:	e6f7      	b.n	8007b6a <__ieee754_pow+0x7da>
 8007d7a:	469a      	mov	sl, r3
 8007d7c:	4b22      	ldr	r3, [pc, #136]	@ (8007e08 <__ieee754_pow+0xa78>)
 8007d7e:	459a      	cmp	sl, r3
 8007d80:	f63f aef3 	bhi.w	8007b6a <__ieee754_pow+0x7da>
 8007d84:	f8dd a010 	ldr.w	sl, [sp, #16]
 8007d88:	e715      	b.n	8007bb6 <__ieee754_pow+0x826>
 8007d8a:	ec51 0b10 	vmov	r0, r1, d0
 8007d8e:	4619      	mov	r1, r3
 8007d90:	e7cf      	b.n	8007d32 <__ieee754_pow+0x9a2>
 8007d92:	491a      	ldr	r1, [pc, #104]	@ (8007dfc <__ieee754_pow+0xa6c>)
 8007d94:	2000      	movs	r0, #0
 8007d96:	f7ff bb18 	b.w	80073ca <__ieee754_pow+0x3a>
 8007d9a:	2000      	movs	r0, #0
 8007d9c:	2100      	movs	r1, #0
 8007d9e:	f7ff bb14 	b.w	80073ca <__ieee754_pow+0x3a>
 8007da2:	4630      	mov	r0, r6
 8007da4:	4639      	mov	r1, r7
 8007da6:	f7ff bb10 	b.w	80073ca <__ieee754_pow+0x3a>
 8007daa:	460c      	mov	r4, r1
 8007dac:	f7ff bb5e 	b.w	800746c <__ieee754_pow+0xdc>
 8007db0:	2400      	movs	r4, #0
 8007db2:	f7ff bb49 	b.w	8007448 <__ieee754_pow+0xb8>
 8007db6:	bf00      	nop
 8007db8:	00000000 	.word	0x00000000
 8007dbc:	3fe62e43 	.word	0x3fe62e43
 8007dc0:	fefa39ef 	.word	0xfefa39ef
 8007dc4:	3fe62e42 	.word	0x3fe62e42
 8007dc8:	0ca86c39 	.word	0x0ca86c39
 8007dcc:	be205c61 	.word	0xbe205c61
 8007dd0:	72bea4d0 	.word	0x72bea4d0
 8007dd4:	3e663769 	.word	0x3e663769
 8007dd8:	c5d26bf1 	.word	0xc5d26bf1
 8007ddc:	3ebbbd41 	.word	0x3ebbbd41
 8007de0:	af25de2c 	.word	0xaf25de2c
 8007de4:	3f11566a 	.word	0x3f11566a
 8007de8:	16bebd93 	.word	0x16bebd93
 8007dec:	3f66c16c 	.word	0x3f66c16c
 8007df0:	5555553e 	.word	0x5555553e
 8007df4:	3fc55555 	.word	0x3fc55555
 8007df8:	fff00000 	.word	0xfff00000
 8007dfc:	3ff00000 	.word	0x3ff00000
 8007e00:	4090cbff 	.word	0x4090cbff
 8007e04:	3f6f3400 	.word	0x3f6f3400
 8007e08:	3fe00000 	.word	0x3fe00000
 8007e0c:	652b82fe 	.word	0x652b82fe
 8007e10:	3c971547 	.word	0x3c971547
 8007e14:	4090cc00 	.word	0x4090cc00

08007e18 <scalbn>:
 8007e18:	b570      	push	{r4, r5, r6, lr}
 8007e1a:	ec55 4b10 	vmov	r4, r5, d0
 8007e1e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8007e22:	4606      	mov	r6, r0
 8007e24:	462b      	mov	r3, r5
 8007e26:	b991      	cbnz	r1, 8007e4e <scalbn+0x36>
 8007e28:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8007e2c:	4323      	orrs	r3, r4
 8007e2e:	d03d      	beq.n	8007eac <scalbn+0x94>
 8007e30:	4b35      	ldr	r3, [pc, #212]	@ (8007f08 <scalbn+0xf0>)
 8007e32:	4620      	mov	r0, r4
 8007e34:	4629      	mov	r1, r5
 8007e36:	2200      	movs	r2, #0
 8007e38:	f7f8 fb82 	bl	8000540 <__aeabi_dmul>
 8007e3c:	4b33      	ldr	r3, [pc, #204]	@ (8007f0c <scalbn+0xf4>)
 8007e3e:	429e      	cmp	r6, r3
 8007e40:	4604      	mov	r4, r0
 8007e42:	460d      	mov	r5, r1
 8007e44:	da0f      	bge.n	8007e66 <scalbn+0x4e>
 8007e46:	a328      	add	r3, pc, #160	@ (adr r3, 8007ee8 <scalbn+0xd0>)
 8007e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e4c:	e01e      	b.n	8007e8c <scalbn+0x74>
 8007e4e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8007e52:	4291      	cmp	r1, r2
 8007e54:	d10b      	bne.n	8007e6e <scalbn+0x56>
 8007e56:	4622      	mov	r2, r4
 8007e58:	4620      	mov	r0, r4
 8007e5a:	4629      	mov	r1, r5
 8007e5c:	f7f8 f9ba 	bl	80001d4 <__adddf3>
 8007e60:	4604      	mov	r4, r0
 8007e62:	460d      	mov	r5, r1
 8007e64:	e022      	b.n	8007eac <scalbn+0x94>
 8007e66:	460b      	mov	r3, r1
 8007e68:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8007e6c:	3936      	subs	r1, #54	@ 0x36
 8007e6e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8007e72:	4296      	cmp	r6, r2
 8007e74:	dd0d      	ble.n	8007e92 <scalbn+0x7a>
 8007e76:	2d00      	cmp	r5, #0
 8007e78:	a11d      	add	r1, pc, #116	@ (adr r1, 8007ef0 <scalbn+0xd8>)
 8007e7a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e7e:	da02      	bge.n	8007e86 <scalbn+0x6e>
 8007e80:	a11d      	add	r1, pc, #116	@ (adr r1, 8007ef8 <scalbn+0xe0>)
 8007e82:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e86:	a31a      	add	r3, pc, #104	@ (adr r3, 8007ef0 <scalbn+0xd8>)
 8007e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e8c:	f7f8 fb58 	bl	8000540 <__aeabi_dmul>
 8007e90:	e7e6      	b.n	8007e60 <scalbn+0x48>
 8007e92:	1872      	adds	r2, r6, r1
 8007e94:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8007e98:	428a      	cmp	r2, r1
 8007e9a:	dcec      	bgt.n	8007e76 <scalbn+0x5e>
 8007e9c:	2a00      	cmp	r2, #0
 8007e9e:	dd08      	ble.n	8007eb2 <scalbn+0x9a>
 8007ea0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8007ea4:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8007ea8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007eac:	ec45 4b10 	vmov	d0, r4, r5
 8007eb0:	bd70      	pop	{r4, r5, r6, pc}
 8007eb2:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8007eb6:	da08      	bge.n	8007eca <scalbn+0xb2>
 8007eb8:	2d00      	cmp	r5, #0
 8007eba:	a10b      	add	r1, pc, #44	@ (adr r1, 8007ee8 <scalbn+0xd0>)
 8007ebc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007ec0:	dac1      	bge.n	8007e46 <scalbn+0x2e>
 8007ec2:	a10f      	add	r1, pc, #60	@ (adr r1, 8007f00 <scalbn+0xe8>)
 8007ec4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007ec8:	e7bd      	b.n	8007e46 <scalbn+0x2e>
 8007eca:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8007ece:	3236      	adds	r2, #54	@ 0x36
 8007ed0:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8007ed4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007ed8:	4620      	mov	r0, r4
 8007eda:	4b0d      	ldr	r3, [pc, #52]	@ (8007f10 <scalbn+0xf8>)
 8007edc:	4629      	mov	r1, r5
 8007ede:	2200      	movs	r2, #0
 8007ee0:	e7d4      	b.n	8007e8c <scalbn+0x74>
 8007ee2:	bf00      	nop
 8007ee4:	f3af 8000 	nop.w
 8007ee8:	c2f8f359 	.word	0xc2f8f359
 8007eec:	01a56e1f 	.word	0x01a56e1f
 8007ef0:	8800759c 	.word	0x8800759c
 8007ef4:	7e37e43c 	.word	0x7e37e43c
 8007ef8:	8800759c 	.word	0x8800759c
 8007efc:	fe37e43c 	.word	0xfe37e43c
 8007f00:	c2f8f359 	.word	0xc2f8f359
 8007f04:	81a56e1f 	.word	0x81a56e1f
 8007f08:	43500000 	.word	0x43500000
 8007f0c:	ffff3cb0 	.word	0xffff3cb0
 8007f10:	3c900000 	.word	0x3c900000

08007f14 <with_errno>:
 8007f14:	b510      	push	{r4, lr}
 8007f16:	ed2d 8b02 	vpush	{d8}
 8007f1a:	eeb0 8a40 	vmov.f32	s16, s0
 8007f1e:	eef0 8a60 	vmov.f32	s17, s1
 8007f22:	4604      	mov	r4, r0
 8007f24:	f7fe fa16 	bl	8006354 <__errno>
 8007f28:	eeb0 0a48 	vmov.f32	s0, s16
 8007f2c:	eef0 0a68 	vmov.f32	s1, s17
 8007f30:	ecbd 8b02 	vpop	{d8}
 8007f34:	6004      	str	r4, [r0, #0]
 8007f36:	bd10      	pop	{r4, pc}

08007f38 <xflow>:
 8007f38:	4603      	mov	r3, r0
 8007f3a:	b507      	push	{r0, r1, r2, lr}
 8007f3c:	ec51 0b10 	vmov	r0, r1, d0
 8007f40:	b183      	cbz	r3, 8007f64 <xflow+0x2c>
 8007f42:	4602      	mov	r2, r0
 8007f44:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007f48:	e9cd 2300 	strd	r2, r3, [sp]
 8007f4c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007f50:	f7f8 faf6 	bl	8000540 <__aeabi_dmul>
 8007f54:	ec41 0b10 	vmov	d0, r0, r1
 8007f58:	2022      	movs	r0, #34	@ 0x22
 8007f5a:	b003      	add	sp, #12
 8007f5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007f60:	f7ff bfd8 	b.w	8007f14 <with_errno>
 8007f64:	4602      	mov	r2, r0
 8007f66:	460b      	mov	r3, r1
 8007f68:	e7ee      	b.n	8007f48 <xflow+0x10>
 8007f6a:	0000      	movs	r0, r0
 8007f6c:	0000      	movs	r0, r0
	...

08007f70 <__math_uflow>:
 8007f70:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007f78 <__math_uflow+0x8>
 8007f74:	f7ff bfe0 	b.w	8007f38 <xflow>
 8007f78:	00000000 	.word	0x00000000
 8007f7c:	10000000 	.word	0x10000000

08007f80 <__math_oflow>:
 8007f80:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007f88 <__math_oflow+0x8>
 8007f84:	f7ff bfd8 	b.w	8007f38 <xflow>
 8007f88:	00000000 	.word	0x00000000
 8007f8c:	70000000 	.word	0x70000000

08007f90 <_init>:
 8007f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f92:	bf00      	nop
 8007f94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f96:	bc08      	pop	{r3}
 8007f98:	469e      	mov	lr, r3
 8007f9a:	4770      	bx	lr

08007f9c <_fini>:
 8007f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f9e:	bf00      	nop
 8007fa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007fa2:	bc08      	pop	{r3}
 8007fa4:	469e      	mov	lr, r3
 8007fa6:	4770      	bx	lr
