#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Mar 17 11:46:40 2021
# Process ID: 11356
# Current directory: C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7408 C:\embedded\new_vivado_project\cortex_m3_5\cortex_m3_2a\hardware\m3_for_arty_a7\m3_for_arty_a7\m3_for_arty_a7.xpr
# Log file: C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/vivado.log
# Journal file: C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/m3_for_arty_a7.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.CLKOUT1_JITTER {151.636}] [get_bd_cells Clocks_and_Resets/clk_wiz_0]
endgroup
save_bd_design
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property is_loc_fixed true [get_ports [list  locked]]
set_property IOSTANDARD LVCMOS33 [get_ports [list locked]]
set_property IOSTANDARD LVCMOS33 [get_ports [list SWCLK]]
set_property is_loc_fixed true [get_ports [list  SWCLK]]
set_property is_loc_fixed true [get_ports [list  SWCLK]]
set_property is_loc_fixed true [get_ports [list  SWCLK]]
set_property is_loc_fixed true [get_ports [list  SWCLK]]
set_property is_loc_fixed true [get_ports [list  SWCLK]]
set_property is_loc_fixed true [get_ports [list  locked]]
set_property is_loc_fixed true [get_ports [list  locked]]
set_property target_constrs_file C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7_impl.xdc [current_fileset -constrset]
save_constraints -force
set_property is_loc_fixed true [get_ports [list  locked]]
set_property is_loc_fixed true [get_ports [list  locked]]
set_property is_loc_fixed true [get_ports [list  locked]]
set_property is_loc_fixed true [get_ports [list  locked]]
set_property is_loc_fixed true [get_ports [list  locked]]
set_property is_loc_fixed true [get_ports [list  SWCLK]]
set_property is_loc_fixed true [get_ports [list  SWCLK]]
set_property is_loc_fixed true [get_ports [list  SWCLK]]
save_constraints
set_property is_loc_fixed true [get_ports [list  SWCLK]]
set_property is_loc_fixed true [get_ports [list  SWCLK]]
save_constraints
launch_runs impl_1 -jobs 4
wait_on_run impl_1
set_property is_loc_fixed true [get_ports [list  SWCLK]]
set_property is_loc_fixed true [get_ports [list  SWCLK]]
set_property is_loc_fixed true [get_ports [list  SWCLK]]
set_property is_loc_fixed true [get_ports [list  locked]]
save_constraints
close_design
open_run impl_1
set_property is_loc_fixed true [get_ports [list  SWCLK]]
set_property is_loc_fixed true [get_ports [list  locked]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_design
open_run impl_1
launch_simulation
open_wave_config C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/testbench/wave_files/wave_daplink.wcfg
source tb_m3_for_arty.tcl
run all
close_sim
