module mac #(
    parameter IN_WIDTH = 8,
    parameter IN_FRAC = 0,
    parameter OUT_WIDTH = 8,
    parameter OUT_FRAC = 0,
    parameter MULT_LAT = 3,
    parameter ADD_LAT = 1,
    parameter K = 1,
    parameter ROWS = 1,
    parameter COLS = 1,
    parameter COLS_IDX = 1,
    parameter ROWS_IDX = 1,
    parameter FIFO_DEPTH = 64
)(
    input                      clk,
    input                      rst,
    input                      rst_accumulator_in,
    input                      stream_out_rdy_in,
    input       [IN_WIDTH-1:0] row_data_in,
    input       [IN_WIDTH-1:0] col_data_in,
    input       [IN_WIDTH-1:0] bypass_data_in,
    input                      stall,
    output                     mac_full_flag,
    output                     psum_out_vld,
    output reg  [IN_WIDTH-1:0] row_data_out,
    output reg  [IN_WIDTH-1:0] col_data_out,
    output reg                 rst_accumulator_out,
    output reg                 stream_out_rdy_out,
    output reg [OUT_WIDTH-1:0] psum_out
);

    localparam COLS_WIDTH = $clog2(COLS);
    reg [OUT_WIDTH-1:0] psum [0:(1 << COLS_WIDTH)-1];
    reg [OUT_WIDTH-1:0] mult_out;

    wire [OUT_WIDTH-1:0]    multiplier_out;
    wire                    multiplier_done;

    wire [IN_WIDTH-1:0]     adder_in_A;
    wire [IN_WIDTH-1:0]     adder_in_B;
    wire [OUT_WIDTH-1:0]    adder_out;
    wire                    adder_done;

    wire                    fifo_full;
    wire                    fifo_empty;
    wire [OUT_WIDTH-1:0]    fifo_out;

    // Bypass controls
    wire bypass_en;
    wire [31:0] temp = COLS - 1;
    wire [$clog2(COLS)-1:0] bypass_counter_max = temp[$clog2(COLS)-1:0];
    reg  [$clog2(COLS)-1:0] bypass_counter;

    wire [IN_WIDTH-1:0] mul_in_A = row_data_in;
    wire [IN_WIDTH-1:0] mul_in_B = col_data_in;
    multiplier #(
        .INPUT_A_WIDTH(IN_WIDTH),
        .INPUT_B_WIDTH(IN_WIDTH),
        .INPUT_A_FRAC(IN_FRAC),
        .INPUT_B_FRAC(IN_FRAC),
        .OUTPUT_WIDTH(OUT_WIDTH),
        .OUTPUT_FRAC(OUT_FRAC),
        .DELAY(MULT_LAT)
    ) mul (
        .clk(clk),
        .reset(rst),
        .stall(stall),
        .en(~rst),
        .a_in(mul_in_A),
        .b_in(mul_in_B),
        .out(multiplier_out),
        .done(multiplier_done)
    );

    assign adder_in_A = mult_out;
    assign adder_in_B = (rst_accumulator_in ? '0 : adder_out);

    adder #(
        .INPUT_A_WIDTH(IN_WIDTH),
        .INPUT_B_WIDTH(IN_WIDTH),
        .INPUT_A_FRAC(IN_FRAC),
        .INPUT_B_FRAC(IN_FRAC),
        .OUTPUT_WIDTH(OUT_WIDTH),
        .OUTPUT_FRAC(OUT_FRAC),
        .DELAY(ADD_LAT)
    ) add(
        .clk(clk),
        .reset(rst),
        .stall(stall),
        .en(~rst && multiplier_done),
        .a_in(adder_in_A),
        .b_in(adder_in_B),
        .out(adder_out),
        .done(adder_done)
    );

    // Pass row/col/control signals through with stall support
    always @(posedge clk) begin
        if (rst) begin
            row_data_out        <= 0;
            col_data_out        <= 0;
            rst_accumulator_out <= 0;
            stream_out_rdy_out  <= 0;
        end else if (stall) begin
            row_data_out        <= row_data_out;
            col_data_out        <= col_data_out;
            rst_accumulator_out <= rst_accumulator_out;
            stream_out_rdy_out  <= stream_out_rdy_out;
        end else begin
            row_data_out        <= row_data_in;
            col_data_out        <= col_data_in;
            rst_accumulator_out <= rst_accumulator_in;
            stream_out_rdy_out  <= stream_out_rdy_in;
        end
    end

    always @(posedge clk) begin
        if (rst) begin
            mult_out <= 0;
        end else if (stall) begin
            mult_out <= mult_out;
        end else if (multiplier_done) begin
            mult_out <= multiplier_out;
        end else begin
            mult_out <= 0;
        end
    end

    always @(posedge clk) begin
        if (rst) begin
            psum[0] <= 0;
        end else if (stall) begin
            psum[0] <= psum[0];
        end else begin
            psum[0] <= adder_out;
        end
    end

    generate
        genvar i;
        for (i = 0; i < (1 << COLS_WIDTH) - 1; i = i + 1) begin: psum_propagate
            always @(posedge clk) begin
                if (rst) begin
                    psum[i+1] <= 0;
                end else if (stall) begin
                    psum[i+1] <= psum[i+1];
                end else begin
                    psum[i+1] <= psum[i];
                end
            end
        end
    endgenerate

    // Output FIFO - decouples accumulation timing from output timing
    synchronous_fifo #(
        .DEPTH(FIFO_DEPTH),
        .DATA_WIDTH(IN_WIDTH)
    ) output_fifo(
        .clk(clk),
        .rst_n(rst),
        .w_en(stream_out_rdy_in && !stall),
        .r_en(!bypass_en && !fifo_empty),
        .data_in(psum[K]),
        .data_out(fifo_out),
        .full(fifo_full),
        .half_full(),
        .empty(fifo_empty)
    );

    assign mac_full_flag = stream_out_rdy_in & fifo_full;

    assign bypass_en = (bypass_counter != 0);

    always @(posedge clk) begin
        if (rst) begin
            bypass_counter <= '0;
        end else if (bypass_counter == bypass_counter_max) begin
            bypass_counter <= '0;
        end else if (~fifo_empty || bypass_en) begin
            bypass_counter <= bypass_counter + 1;
        end else begin
            bypass_counter <= '0;
        end
    end

    always @(posedge clk) begin
        if (rst) begin
            psum_out <= '0;
        end else if (!fifo_empty && !bypass_en) begin
            psum_out <= fifo_out;
        end else if (bypass_en) begin
            psum_out <= bypass_data_in;
        end else begin
            psum_out <= '0;
        end
    end

    // Valid one cycle after the condition that drives psum_out
    reg psum_out_vld_r;
    always @(posedge clk) begin
        if (rst) psum_out_vld_r <= 0;
        else     psum_out_vld_r <= (!fifo_empty || bypass_en);
    end
    assign psum_out_vld = psum_out_vld_r;

endmodule
