#-----------------------------------------------------------
# Vivado v2023.2.2 (64-bit)
# SW Build 4126759 on Thu Feb  8 23:53:51 MST 2024
# IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
# SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
# Start of session at: Tue Oct 29 16:53:21 2024
# Process ID: 24100
# Current directory: C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src
# Command line: vivado.exe -mode batch -source ProjectGeneration.tcl -notrace
# Log file: C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/vivado.log
# Journal file: C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src\vivado.jou
# Running On: DESKTOP-JHBES8T, OS: Windows, CPU Frequency: 3187 MHz, CPU Physical cores: 24, Host memory: 137242 MB
#-----------------------------------------------------------
source ProjectGeneration.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 544.379 ; gain = 223.418
WARNING: [Coretcl 2-176] No IPs found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_fifo_generator_i0' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_fifo_generator_i0' to 'env_extr_fifo_generator_i0' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Use_Dout_Reset' from 'false' to 'true' has been ignored for IP 'env_extr_fifo_generator_i0'
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_fifo_generator_i1' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_fifo_generator_i1' to 'env_extr_fifo_generator_i1' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Use_Dout_Reset' from 'false' to 'true' has been ignored for IP 'env_extr_fifo_generator_i1'
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_fifo_generator_i2' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_fifo_generator_i2' to 'env_extr_fifo_generator_i2' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Use_Dout_Reset' from 'false' to 'true' has been ignored for IP 'env_extr_fifo_generator_i2'
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_fir_compiler_v7_2_i0' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_fir_compiler_v7_2_i0' to 'env_extr_fir_compiler_v7_2_i0' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_c_addsub_v12_0_i0' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_c_addsub_v12_0_i0' to 'env_extr_c_addsub_v12_0_i0' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'B_Value' from '0000000000000000000000000' to '0' has been ignored for IP 'env_extr_c_addsub_v12_0_i0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_Sense' from 'Active_High' to 'Active_Low' has been ignored for IP 'env_extr_c_addsub_v12_0_i0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_CE_Priority' from 'CE_Overrides_Bypass' to 'Bypass_Overrides_CE' has been ignored for IP 'env_extr_c_addsub_v12_0_i0'
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_mult_gen_v12_0_i0' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_mult_gen_v12_0_i0' to 'env_extr_mult_gen_v12_0_i0' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBType' from 'Signed' to 'Unsigned' has been ignored for IP 'env_extr_mult_gen_v12_0_i0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBWidth' from '18' to '16' has been ignored for IP 'env_extr_mult_gen_v12_0_i0'
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_mult_gen_v12_0_i1' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_mult_gen_v12_0_i1' to 'env_extr_mult_gen_v12_0_i1' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBType' from 'Signed' to 'Unsigned' has been ignored for IP 'env_extr_mult_gen_v12_0_i1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBWidth' from '18' to '16' has been ignored for IP 'env_extr_mult_gen_v12_0_i1'
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_mult_gen_v12_0_i2' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_mult_gen_v12_0_i2' to 'env_extr_mult_gen_v12_0_i2' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBType' from 'Signed' to 'Unsigned' has been ignored for IP 'env_extr_mult_gen_v12_0_i2'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBWidth' from '18' to '16' has been ignored for IP 'env_extr_mult_gen_v12_0_i2'
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_mult_gen_v12_0_i3' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_mult_gen_v12_0_i3' to 'env_extr_mult_gen_v12_0_i3' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBType' from 'Signed' to 'Unsigned' has been ignored for IP 'env_extr_mult_gen_v12_0_i3'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBWidth' from '18' to '2' has been ignored for IP 'env_extr_mult_gen_v12_0_i3'
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_cordic_v6_0_i0' to 'env_extr_cordic_v6_0_i0' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_c_counter_binary_v12_0_i0' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_c_counter_binary_v12_0_i0' to 'env_extr_c_counter_binary_v12_0_i0' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_c_counter_binary_v12_0_i1' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_c_counter_binary_v12_0_i1' to 'env_extr_c_counter_binary_v12_0_i1' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_c_counter_binary_v12_0_i2' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_c_counter_binary_v12_0_i2' to 'env_extr_c_counter_binary_v12_0_i2' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_fifo_generator_i3' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_fifo_generator_i3' to 'env_extr_fifo_generator_i3' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Use_Dout_Reset' from 'false' to 'true' has been ignored for IP 'env_extr_fifo_generator_i3'
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_fir_compiler_v7_2_i1' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_fir_compiler_v7_2_i1' to 'env_extr_fir_compiler_v7_2_i1' is not allowed and is ignored.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_xfft_v9_1_i0' to 'env_extr_xfft_v9_1_i0' is not allowed and is ignored.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_xfft_v9_1_i1' to 'env_extr_xfft_v9_1_i1' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_mult_gen_v12_0_i4' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_mult_gen_v12_0_i4' to 'env_extr_mult_gen_v12_0_i4' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_mult_gen_v12_0_i5' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_mult_gen_v12_0_i5' to 'env_extr_mult_gen_v12_0_i5' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBType' from 'Signed' to 'Unsigned' has been ignored for IP 'env_extr_mult_gen_v12_0_i5'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBWidth' from '18' to '16' has been ignored for IP 'env_extr_mult_gen_v12_0_i5'
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_fir_compiler_v7_2_i2' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_fir_compiler_v7_2_i2' to 'env_extr_fir_compiler_v7_2_i2' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_fir_compiler_v7_2_i3' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_fir_compiler_v7_2_i3' to 'env_extr_fir_compiler_v7_2_i3' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_mult_gen_v12_0_i6' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_mult_gen_v12_0_i6' to 'env_extr_mult_gen_v12_0_i6' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBType' from 'Signed' to 'Unsigned' has been ignored for IP 'env_extr_mult_gen_v12_0_i6'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBWidth' from '18' to '32' has been ignored for IP 'env_extr_mult_gen_v12_0_i6'
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_c_addsub_v12_0_i1' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_c_addsub_v12_0_i1' to 'env_extr_c_addsub_v12_0_i1' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'B_Value' from '00000000000000000' to '0' has been ignored for IP 'env_extr_c_addsub_v12_0_i1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_Sense' from 'Active_High' to 'Active_Low' has been ignored for IP 'env_extr_c_addsub_v12_0_i1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_CE_Priority' from 'CE_Overrides_Bypass' to 'Bypass_Overrides_CE' has been ignored for IP 'env_extr_c_addsub_v12_0_i1'
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_c_addsub_v12_0_i2' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_c_addsub_v12_0_i2' to 'env_extr_c_addsub_v12_0_i2' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'B_Value' from '00000000000000000' to '0' has been ignored for IP 'env_extr_c_addsub_v12_0_i2'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_Sense' from 'Active_High' to 'Active_Low' has been ignored for IP 'env_extr_c_addsub_v12_0_i2'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_CE_Priority' from 'CE_Overrides_Bypass' to 'Bypass_Overrides_CE' has been ignored for IP 'env_extr_c_addsub_v12_0_i2'
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_mult_gen_v12_0_i7' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_mult_gen_v12_0_i7' to 'env_extr_mult_gen_v12_0_i7' is not allowed and is ignored.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_cordic_v6_0_i1' to 'env_extr_cordic_v6_0_i1' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_mult_gen_v12_0_i8' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_mult_gen_v12_0_i8' to 'env_extr_mult_gen_v12_0_i8' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBType' from 'Signed' to 'Unsigned' has been ignored for IP 'env_extr_mult_gen_v12_0_i8'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBWidth' from '18' to '16' has been ignored for IP 'env_extr_mult_gen_v12_0_i8'
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_c_addsub_v12_0_i3' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_c_addsub_v12_0_i3' to 'env_extr_c_addsub_v12_0_i3' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'B_Value' from '0000000' to '0' has been ignored for IP 'env_extr_c_addsub_v12_0_i3'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_Sense' from 'Active_High' to 'Active_Low' has been ignored for IP 'env_extr_c_addsub_v12_0_i3'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_CE_Priority' from 'CE_Overrides_Bypass' to 'Bypass_Overrides_CE' has been ignored for IP 'env_extr_c_addsub_v12_0_i3'
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_c_addsub_v12_0_i4' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_c_addsub_v12_0_i4' to 'env_extr_c_addsub_v12_0_i4' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'B_Value' from '000000000000000000000000000000000000000' to '0' has been ignored for IP 'env_extr_c_addsub_v12_0_i4'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_Sense' from 'Active_High' to 'Active_Low' has been ignored for IP 'env_extr_c_addsub_v12_0_i4'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_CE_Priority' from 'CE_Overrides_Bypass' to 'Bypass_Overrides_CE' has been ignored for IP 'env_extr_c_addsub_v12_0_i4'
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_c_addsub_v12_0_i5' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_c_addsub_v12_0_i5' to 'env_extr_c_addsub_v12_0_i5' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'B_Value' from '000000000000000000000000000000000' to '0' has been ignored for IP 'env_extr_c_addsub_v12_0_i5'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_Sense' from 'Active_High' to 'Active_Low' has been ignored for IP 'env_extr_c_addsub_v12_0_i5'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_CE_Priority' from 'CE_Overrides_Bypass' to 'Bypass_Overrides_CE' has been ignored for IP 'env_extr_c_addsub_v12_0_i5'
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_c_addsub_v12_0_i6' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_c_addsub_v12_0_i6' to 'env_extr_c_addsub_v12_0_i6' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'B_Value' from '000000000' to '0' has been ignored for IP 'env_extr_c_addsub_v12_0_i6'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_Sense' from 'Active_High' to 'Active_Low' has been ignored for IP 'env_extr_c_addsub_v12_0_i6'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_CE_Priority' from 'CE_Overrides_Bypass' to 'Bypass_Overrides_CE' has been ignored for IP 'env_extr_c_addsub_v12_0_i6'
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_c_addsub_v12_0_i7' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_c_addsub_v12_0_i7' to 'env_extr_c_addsub_v12_0_i7' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'B_Value' from '00000000000000000000' to '0' has been ignored for IP 'env_extr_c_addsub_v12_0_i7'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_Sense' from 'Active_High' to 'Active_Low' has been ignored for IP 'env_extr_c_addsub_v12_0_i7'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_CE_Priority' from 'CE_Overrides_Bypass' to 'Bypass_Overrides_CE' has been ignored for IP 'env_extr_c_addsub_v12_0_i7'
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_mult_gen_v12_0_i9' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_mult_gen_v12_0_i9' to 'env_extr_mult_gen_v12_0_i9' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_c_addsub_v12_0_i8' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_c_addsub_v12_0_i8' to 'env_extr_c_addsub_v12_0_i8' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'B_Value' from '00000' to '0' has been ignored for IP 'env_extr_c_addsub_v12_0_i8'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_Sense' from 'Active_High' to 'Active_Low' has been ignored for IP 'env_extr_c_addsub_v12_0_i8'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_CE_Priority' from 'CE_Overrides_Bypass' to 'Bypass_Overrides_CE' has been ignored for IP 'env_extr_c_addsub_v12_0_i8'
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_c_addsub_v12_0_i9' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_c_addsub_v12_0_i9' to 'env_extr_c_addsub_v12_0_i9' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'B_Value' from '0000000' to '0' has been ignored for IP 'env_extr_c_addsub_v12_0_i9'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_Sense' from 'Active_High' to 'Active_Low' has been ignored for IP 'env_extr_c_addsub_v12_0_i9'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_CE_Priority' from 'CE_Overrides_Bypass' to 'Bypass_Overrides_CE' has been ignored for IP 'env_extr_c_addsub_v12_0_i9'
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_c_addsub_v12_0_i10' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_c_addsub_v12_0_i10' to 'env_extr_c_addsub_v12_0_i10' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'B_Value' from '000000' to '0' has been ignored for IP 'env_extr_c_addsub_v12_0_i10'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_Sense' from 'Active_High' to 'Active_Low' has been ignored for IP 'env_extr_c_addsub_v12_0_i10'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_CE_Priority' from 'CE_Overrides_Bypass' to 'Bypass_Overrides_CE' has been ignored for IP 'env_extr_c_addsub_v12_0_i10'
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_mult_gen_v12_0_i10' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_mult_gen_v12_0_i10' to 'env_extr_mult_gen_v12_0_i10' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBType' from 'Signed' to 'Unsigned' has been ignored for IP 'env_extr_mult_gen_v12_0_i10'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBWidth' from '18' to '24' has been ignored for IP 'env_extr_mult_gen_v12_0_i10'
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_mult_gen_v12_0_i11' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_mult_gen_v12_0_i11' to 'env_extr_mult_gen_v12_0_i11' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBType' from 'Signed' to 'Unsigned' has been ignored for IP 'env_extr_mult_gen_v12_0_i11'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBWidth' from '18' to '16' has been ignored for IP 'env_extr_mult_gen_v12_0_i11'
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_mult_gen_v12_0_i12' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_mult_gen_v12_0_i12' to 'env_extr_mult_gen_v12_0_i12' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBType' from 'Signed' to 'Unsigned' has been ignored for IP 'env_extr_mult_gen_v12_0_i12'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBWidth' from '18' to '16' has been ignored for IP 'env_extr_mult_gen_v12_0_i12'
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_c_counter_binary_v12_0_i3' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_c_counter_binary_v12_0_i3' to 'env_extr_c_counter_binary_v12_0_i3' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_c_counter_binary_v12_0_i4' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_c_counter_binary_v12_0_i4' to 'env_extr_c_counter_binary_v12_0_i4' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_c_counter_binary_v12_0_i5' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_c_counter_binary_v12_0_i5' to 'env_extr_c_counter_binary_v12_0_i5' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_fir_compiler_v7_2_i4' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_fir_compiler_v7_2_i4' to 'env_extr_fir_compiler_v7_2_i4' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_fir_compiler_v7_2_i5' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_fir_compiler_v7_2_i5' to 'env_extr_fir_compiler_v7_2_i5' is not allowed and is ignored.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_xfft_v9_1_i2' to 'env_extr_xfft_v9_1_i2' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_mult_gen_v12_0_i13' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_mult_gen_v12_0_i13' to 'env_extr_mult_gen_v12_0_i13' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_fir_compiler_v7_2_i6' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_fir_compiler_v7_2_i6' to 'env_extr_fir_compiler_v7_2_i6' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_mult_gen_v12_0_i14' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_mult_gen_v12_0_i14' to 'env_extr_mult_gen_v12_0_i14' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBType' from 'Signed' to 'Unsigned' has been ignored for IP 'env_extr_mult_gen_v12_0_i14'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBWidth' from '18' to '16' has been ignored for IP 'env_extr_mult_gen_v12_0_i14'
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_c_addsub_v12_0_i11' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_c_addsub_v12_0_i11' to 'env_extr_c_addsub_v12_0_i11' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'B_Value' from '000000000000000000' to '0' has been ignored for IP 'env_extr_c_addsub_v12_0_i11'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_Sense' from 'Active_High' to 'Active_Low' has been ignored for IP 'env_extr_c_addsub_v12_0_i11'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_CE_Priority' from 'CE_Overrides_Bypass' to 'Bypass_Overrides_CE' has been ignored for IP 'env_extr_c_addsub_v12_0_i11'
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_mult_gen_v12_0_i15' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_mult_gen_v12_0_i15' to 'env_extr_mult_gen_v12_0_i15' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBWidth' from '18' to '16' has been ignored for IP 'env_extr_mult_gen_v12_0_i15'
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_mult_gen_v12_0_i16' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_mult_gen_v12_0_i16' to 'env_extr_mult_gen_v12_0_i16' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBType' from 'Signed' to 'Unsigned' has been ignored for IP 'env_extr_mult_gen_v12_0_i16'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBWidth' from '18' to '16' has been ignored for IP 'env_extr_mult_gen_v12_0_i16'
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_mult_gen_v12_0_i17' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_mult_gen_v12_0_i17' to 'env_extr_mult_gen_v12_0_i17' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_mult_gen_v12_0_i18' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_mult_gen_v12_0_i18' to 'env_extr_mult_gen_v12_0_i18' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_c_addsub_v12_0_i12' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_c_addsub_v12_0_i12' to 'env_extr_c_addsub_v12_0_i12' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'B_Value' from '00000000000000000000000000000000' to '0' has been ignored for IP 'env_extr_c_addsub_v12_0_i12'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_Sense' from 'Active_High' to 'Active_Low' has been ignored for IP 'env_extr_c_addsub_v12_0_i12'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_CE_Priority' from 'CE_Overrides_Bypass' to 'Bypass_Overrides_CE' has been ignored for IP 'env_extr_c_addsub_v12_0_i12'
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_c_addsub_v12_0_i13' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_c_addsub_v12_0_i13' to 'env_extr_c_addsub_v12_0_i13' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'B_Value' from '0000000000000000000000000' to '0' has been ignored for IP 'env_extr_c_addsub_v12_0_i13'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_Sense' from 'Active_High' to 'Active_Low' has been ignored for IP 'env_extr_c_addsub_v12_0_i13'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_CE_Priority' from 'CE_Overrides_Bypass' to 'Bypass_Overrides_CE' has been ignored for IP 'env_extr_c_addsub_v12_0_i13'
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_c_addsub_v12_0_i14' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_c_addsub_v12_0_i14' to 'env_extr_c_addsub_v12_0_i14' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'B_Value' from '00000000000000000000000000' to '0' has been ignored for IP 'env_extr_c_addsub_v12_0_i14'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_Sense' from 'Active_High' to 'Active_Low' has been ignored for IP 'env_extr_c_addsub_v12_0_i14'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_CE_Priority' from 'CE_Overrides_Bypass' to 'Bypass_Overrides_CE' has been ignored for IP 'env_extr_c_addsub_v12_0_i14'
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_mult_gen_v12_0_i19' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_mult_gen_v12_0_i19' to 'env_extr_mult_gen_v12_0_i19' is not allowed and is ignored.
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_c_addsub_v12_0_i15' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_c_addsub_v12_0_i15' to 'env_extr_c_addsub_v12_0_i15' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'B_Value' from '000000' to '0' has been ignored for IP 'env_extr_c_addsub_v12_0_i15'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_Sense' from 'Active_High' to 'Active_Low' has been ignored for IP 'env_extr_c_addsub_v12_0_i15'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_CE_Priority' from 'CE_Overrides_Bypass' to 'Bypass_Overrides_CE' has been ignored for IP 'env_extr_c_addsub_v12_0_i15'
WARNING: [IP_Flow 19-4832] The IP name 'env_extr_c_addsub_v12_0_i16' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'env_extr_c_addsub_v12_0_i16' to 'env_extr_c_addsub_v12_0_i16' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'B_Value' from '00000000' to '0' has been ignored for IP 'env_extr_c_addsub_v12_0_i16'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_Sense' from 'Active_High' to 'Active_Low' has been ignored for IP 'env_extr_c_addsub_v12_0_i16'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_CE_Priority' from 'CE_Overrides_Bypass' to 'Bypass_Overrides_CE' has been ignored for IP 'env_extr_c_addsub_v12_0_i16'
IP Repository Located at : C:/Xilinx/Vivado/2023.2/data/ip
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_c_addsub_v12_0_i0/env_extr_c_addsub_v12_0_i0.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_c_addsub_v12_0_i1/env_extr_c_addsub_v12_0_i1.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_c_addsub_v12_0_i10/env_extr_c_addsub_v12_0_i10.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_c_addsub_v12_0_i11/env_extr_c_addsub_v12_0_i11.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_c_addsub_v12_0_i12/env_extr_c_addsub_v12_0_i12.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_c_addsub_v12_0_i13/env_extr_c_addsub_v12_0_i13.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_c_addsub_v12_0_i14/env_extr_c_addsub_v12_0_i14.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_c_addsub_v12_0_i15/env_extr_c_addsub_v12_0_i15.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_c_addsub_v12_0_i16/env_extr_c_addsub_v12_0_i16.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_c_addsub_v12_0_i2/env_extr_c_addsub_v12_0_i2.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_c_addsub_v12_0_i3/env_extr_c_addsub_v12_0_i3.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_c_addsub_v12_0_i4/env_extr_c_addsub_v12_0_i4.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_c_addsub_v12_0_i5/env_extr_c_addsub_v12_0_i5.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_c_addsub_v12_0_i6/env_extr_c_addsub_v12_0_i6.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_c_addsub_v12_0_i7/env_extr_c_addsub_v12_0_i7.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_c_addsub_v12_0_i8/env_extr_c_addsub_v12_0_i8.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_c_addsub_v12_0_i9/env_extr_c_addsub_v12_0_i9.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_c_counter_binary_v12_0_i0/env_extr_c_counter_binary_v12_0_i0.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_c_counter_binary_v12_0_i1/env_extr_c_counter_binary_v12_0_i1.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_c_counter_binary_v12_0_i2/env_extr_c_counter_binary_v12_0_i2.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_c_counter_binary_v12_0_i3/env_extr_c_counter_binary_v12_0_i3.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_c_counter_binary_v12_0_i4/env_extr_c_counter_binary_v12_0_i4.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_c_counter_binary_v12_0_i5/env_extr_c_counter_binary_v12_0_i5.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_cordic_v6_0_i0/env_extr_cordic_v6_0_i0.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_cordic_v6_0_i1/env_extr_cordic_v6_0_i1.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_fifo_generator_i0/env_extr_fifo_generator_i0.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_fifo_generator_i1/env_extr_fifo_generator_i1.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_fifo_generator_i2/env_extr_fifo_generator_i2.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_fifo_generator_i3/env_extr_fifo_generator_i3.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_fir_compiler_v7_2_i0/env_extr_fir_compiler_v7_2_i0.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_fir_compiler_v7_2_i1/env_extr_fir_compiler_v7_2_i1.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_fir_compiler_v7_2_i2/env_extr_fir_compiler_v7_2_i2.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_fir_compiler_v7_2_i3/env_extr_fir_compiler_v7_2_i3.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_fir_compiler_v7_2_i4/env_extr_fir_compiler_v7_2_i4.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_fir_compiler_v7_2_i5/env_extr_fir_compiler_v7_2_i5.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_fir_compiler_v7_2_i6/env_extr_fir_compiler_v7_2_i6.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_mult_gen_v12_0_i0/env_extr_mult_gen_v12_0_i0.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_mult_gen_v12_0_i1/env_extr_mult_gen_v12_0_i1.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_mult_gen_v12_0_i10/env_extr_mult_gen_v12_0_i10.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_mult_gen_v12_0_i11/env_extr_mult_gen_v12_0_i11.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_mult_gen_v12_0_i12/env_extr_mult_gen_v12_0_i12.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_mult_gen_v12_0_i13/env_extr_mult_gen_v12_0_i13.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_mult_gen_v12_0_i14/env_extr_mult_gen_v12_0_i14.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_mult_gen_v12_0_i15/env_extr_mult_gen_v12_0_i15.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_mult_gen_v12_0_i16/env_extr_mult_gen_v12_0_i16.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_mult_gen_v12_0_i17/env_extr_mult_gen_v12_0_i17.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_mult_gen_v12_0_i18/env_extr_mult_gen_v12_0_i18.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_mult_gen_v12_0_i19/env_extr_mult_gen_v12_0_i19.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_mult_gen_v12_0_i2/env_extr_mult_gen_v12_0_i2.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_mult_gen_v12_0_i3/env_extr_mult_gen_v12_0_i3.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_mult_gen_v12_0_i4/env_extr_mult_gen_v12_0_i4.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_mult_gen_v12_0_i5/env_extr_mult_gen_v12_0_i5.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_mult_gen_v12_0_i6/env_extr_mult_gen_v12_0_i6.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_mult_gen_v12_0_i7/env_extr_mult_gen_v12_0_i7.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_mult_gen_v12_0_i8/env_extr_mult_gen_v12_0_i8.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_mult_gen_v12_0_i9/env_extr_mult_gen_v12_0_i9.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_xfft_v9_1_i0/env_extr_xfft_v9_1_i0.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_xfft_v9_1_i1/env_extr_xfft_v9_1_i1.xci
Adding File c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/ip/env_extr_xfft_v9_1_i2/env_extr_xfft_v9_1_i2.xci
Adding File C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/sysgen/env_extr.xdc
Adding File C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/sysgen/xpm_79bbae_vivado.mem
Adding File C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/sysgen/xpm_134b5e_vivado.mem
Adding File C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/sysgen/xpm_847733_vivado.mem
Adding File C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/sysgen/xpm_2c8012_vivado.mem
Adding File C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/sysgen/xpm_37e064_vivado.mem
INFO: [IP_Flow 19-5107] Inferred bus interface 'hilbert_m_data' of definition 'xilinx.com:interface:axis:1.0' (from TCL Argument).
INFO: [IP_Flow 19-5107] Inferred bus interface 'homo_m_data' of definition 'xilinx.com:interface:axis:1.0' (from TCL Argument).
INFO: [IP_Flow 19-5107] Inferred bus interface 'psd_m_data' of definition 'xilinx.com:interface:axis:1.0' (from TCL Argument).
INFO: [IP_Flow 19-5107] Inferred bus interface 'steto_in_axis' of definition 'xilinx.com:interface:axis:1.0' (from TCL Argument).
INFO: [IP_Flow 19-5107] Inferred bus interface 'swt_m_data' of definition 'xilinx.com:interface:axis:1.0' (from TCL Argument).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from TCL Argument).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'hilbert_m_data'.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog'.)
0
Wrote  : <C:\Users\windows\Desktop\HSS\Q16_40840_optim\code2\ip\env_extr\src\ip_catalog\env_extr.srcs\sources_1\bd\env_extr_bd\env_extr_bd.bd> 
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
INFO: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/env_extr_1/steto_in_axis_tvalid

Wrote  : <C:\Users\windows\Desktop\HSS\Q16_40840_optim\code2\ip\env_extr\src\ip_catalog\env_extr.srcs\sources_1\bd\env_extr_bd\env_extr_bd.bd> 
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.gen/sources_1/bd/env_extr_bd/synth/env_extr_bd.vhd
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/bd/env_extr_bd/env_extr_bd.bd
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.gen/sources_1/bd/env_extr_bd/sim/env_extr_bd.vhd
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/bd/env_extr_bd/env_extr_bd.bd
INFO: Setting More Options property of synthesis to -mode out_of_context.
INFO: To enable analysis of IP Catalog flow results the top module is set to env_extr_stub.
INFO: SG_Analyzer -- Running synth_1 ...
INFO: [BD 41-1662] The design 'env_extr_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.gen/sources_1/bd/env_extr_bd/synth/env_extr_bd.vhd
VHDL Output written to : C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.gen/sources_1/bd/env_extr_bd/sim/env_extr_bd.vhd
VHDL Output written to : C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.gen/sources_1/bd/env_extr_bd/hdl/env_extr_bd_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block env_extr_1 .
Exporting to file C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.gen/sources_1/bd/env_extr_bd/hw_handoff/env_extr_bd.hwh
Generated Hardware Definition File C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.gen/sources_1/bd/env_extr_bd/synth/env_extr_bd.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: env_extr_bd_env_extr_1_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Oct 29 16:54:08 2024] Launched env_extr_bd_env_extr_1_0_synth_1...
Run output will be captured here: C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.runs/env_extr_bd_env_extr_1_0_synth_1/runme.log
[Tue Oct 29 16:54:08 2024] Launched synth_1...
Run output will be captured here: C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1183.949 ; gain = 100.426
[Tue Oct 29 16:54:08 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log env_extr_bd_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source env_extr_bd_wrapper.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2.2 (64-bit)
  **** SW Build 4126759 on Thu Feb  8 23:53:51 MST 2024
  **** IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
  **** SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source env_extr_bd_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 544.926 ; gain = 220.961
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.cache/ip 
Command: synth_design -top env_extr_bd_wrapper -part xck26-sfvc784-2LV-c -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32748
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1961.047 ; gain = 380.562
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'env_extr_bd_wrapper' [C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/imports/hdl/env_extr_bd_wrapper.vhd:33]
INFO: [Synth 8-3491] module 'env_extr_bd' declared at 'c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.gen/sources_1/bd/env_extr_bd/synth/env_extr_bd.vhd:15' bound to instance 'env_extr_bd_i' of component 'env_extr_bd' [C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/imports/hdl/env_extr_bd_wrapper.vhd:52]
INFO: [Synth 8-638] synthesizing module 'env_extr_bd' [c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.gen/sources_1/bd/env_extr_bd/synth/env_extr_bd.vhd:37]
INFO: [Synth 8-3491] module 'env_extr_bd_env_extr_1_0' declared at 'C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.runs/synth_1/.Xil/Vivado-30744-DESKTOP-JHBES8T/realtime/env_extr_bd_env_extr_1_0_stub.vhdl:6' bound to instance 'env_extr_1' of component 'env_extr_bd_env_extr_1_0' [c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.gen/sources_1/bd/env_extr_bd/synth/env_extr_bd.vhd:104]
INFO: [Synth 8-638] synthesizing module 'env_extr_bd_env_extr_1_0' [C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.runs/synth_1/.Xil/Vivado-30744-DESKTOP-JHBES8T/realtime/env_extr_bd_env_extr_1_0_stub.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'env_extr_bd' (0#1) [c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.gen/sources_1/bd/env_extr_bd/synth/env_extr_bd.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'env_extr_bd_wrapper' (0#1) [C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/sources_1/imports/hdl/env_extr_bd_wrapper.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2076.961 ; gain = 496.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2076.961 ; gain = 496.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2076.961 ; gain = 496.477
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2076.961 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.gen/sources_1/bd/env_extr_bd/ip/env_extr_bd_env_extr_1_0/env_extr_bd_env_extr_1_0/env_extr_bd_env_extr_1_0_in_context.xdc] for cell 'env_extr_bd_i/env_extr_1'
Finished Parsing XDC File [c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.gen/sources_1/bd/env_extr_bd/ip/env_extr_bd_env_extr_1_0/env_extr_bd_env_extr_1_0/env_extr_bd_env_extr_1_0_in_context.xdc] for cell 'env_extr_bd_i/env_extr_1'
Parsing XDC File [C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/constrs_1/imports/sysgen/env_extr_clock.xdc]
Finished Parsing XDC File [C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/constrs_1/imports/sysgen/env_extr_clock.xdc]
Parsing XDC File [C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/constrs_1/imports/sysgen/env_extr.xdc]
WARNING: [Vivado 12-508] No pins matched 'env_extr_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q'. [C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/constrs_1/imports/sysgen/env_extr.xdc:2]
WARNING: [Vivado 12-830] No fanout objects found for 'all_fanout -flat -endpoints [get_pins {env_extr_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q}]'. [C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/constrs_1/imports/sysgen/env_extr.xdc:2]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of [filter [all_fanout -flat -endpoints [get_pins {env_extr_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q}]] IS_ENABLE]'. [C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/constrs_1/imports/sysgen/env_extr.xdc:2]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/constrs_1/imports/sysgen/env_extr.xdc:4]
Finished Parsing XDC File [C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/constrs_1/imports/sysgen/env_extr.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/constrs_1/imports/sysgen/env_extr.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/env_extr_bd_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.srcs/constrs_1/imports/sysgen/env_extr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/env_extr_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/env_extr_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2081.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2083.336 ; gain = 2.277
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2083.336 ; gain = 502.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2083.336 ; gain = 502.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for env_extr_bd_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for env_extr_bd_i/env_extr_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2083.336 ; gain = 502.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2083.336 ; gain = 502.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2083.336 ; gain = 502.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 2606.098 ; gain = 1025.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 2606.098 ; gain = 1025.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 2615.645 ; gain = 1035.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 2631.496 ; gain = 1051.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 2631.496 ; gain = 1051.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 2631.496 ; gain = 1051.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 2631.496 ; gain = 1051.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 2631.496 ; gain = 1051.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 2631.496 ; gain = 1051.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |env_extr_bd_env_extr_1_0 |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |env_extr_bd_env_extr_1_0_bbox |     1|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 2631.496 ; gain = 1051.012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 2631.496 ; gain = 1044.637
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 2631.496 ; gain = 1051.012
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2631.496 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2674.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 64fc9c9e
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 2674.750 ; gain = 2081.988
INFO: [Common 17-1381] The checkpoint 'C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.runs/synth_1/env_extr_bd_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file env_extr_bd_wrapper_utilization_synth.rpt -pb env_extr_bd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 29 17:03:28 2024...
[Tue Oct 29 17:03:30 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:09:22 . Memory (MB): peak = 1183.949 ; gain = 0.000
Command: ::opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2970.641 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 7de2572f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2993.633 ; gain = 22.992

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 7de2572f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 3315.320 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 7de2572f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 3315.320 ; gain = 0.000
Phase 1 Initialization | Checksum: 7de2572f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 3315.320 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 7de2572f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3386.957 ; gain = 71.637

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 7de2572f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3386.957 ; gain = 71.637
Phase 2 Timer Update And Timing Data Collection | Checksum: 7de2572f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3386.957 ; gain = 71.637

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 28 inverters resulting in an inversion of 802 pins
INFO: [Opt 31-138] Pushed 50 inverter(s) to 122 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1687ebeec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 3386.957 ; gain = 71.637
Retarget | Checksum: 1687ebeec
INFO: [Opt 31-389] Phase Retarget created 3514 cells and removed 3717 cells
INFO: [Opt 31-1021] In phase Retarget, 12 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 14a416b0f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 3386.957 ; gain = 71.637
Constant propagation | Checksum: 14a416b0f
INFO: [Opt 31-389] Phase Constant propagation created 122 cells and removed 656 cells
INFO: [Opt 31-1021] In phase Constant propagation, 12 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 196b8da10

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3386.957 ; gain = 71.637
Sweep | Checksum: 196b8da10
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 86 cells
INFO: [Opt 31-1021] In phase Sweep, 61 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 196b8da10

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3386.957 ; gain = 71.637
BUFG optimization | Checksum: 196b8da10
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][10]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][11]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][12]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][13]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][14]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][15]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][8]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][9]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][10]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][11]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][12]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][13]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][14]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][15]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][8]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][9]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[0].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[0].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[1].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[1].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[2].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[2].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[3].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[3].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[4].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[4].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[5].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[5].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[10].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[10].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[12].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[12].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[13].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[13].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[14].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[14].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[15].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[15].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[16].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[16].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[17].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[17].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[18].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[18].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[19].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[19].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[20].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[20].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[21].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[21].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[22].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[22].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[23].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[23].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[24].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[24].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[25].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[25].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[26].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[26].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[27].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[27].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[28].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[28].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e1 due to physical constraint on it
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 170e50a3a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3386.957 ; gain = 71.637
Shift Register Optimization | Checksum: 170e50a3a
INFO: [Opt 31-389] Phase Shift Register Optimization created 4 cells and removed 9 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1494be7c9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3386.957 ; gain = 71.637
Post Processing Netlist | Checksum: 1494be7c9
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 13 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1725f8b8f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3386.957 ; gain = 71.637

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 3386.957 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1725f8b8f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3386.957 ; gain = 71.637
Phase 9 Finalization | Checksum: 1725f8b8f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3386.957 ; gain = 71.637
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            3514  |            3717  |                                             12  |
|  Constant propagation         |             122  |             656  |                                             12  |
|  Sweep                        |               0  |              86  |                                             61  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               4  |               9  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             13  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1725f8b8f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3386.957 ; gain = 71.637
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 3386.957 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 37 BRAM(s) out of a total of 78 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 47 newly gated: 0 Total Ports: 156
Ending PowerOpt Patch Enables Task | Checksum: fa918be4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.330 . Memory (MB): peak = 4601.812 ; gain = 0.000
Ending Power Optimization Task | Checksum: fa918be4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 4601.812 ; gain = 1214.855

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: cfadaaf5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 4601.812 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 4601.812 ; gain = 0.000
Ending Final Cleanup Task | Checksum: cfadaaf5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 4601.812 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 4601.812 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: cfadaaf5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 4601.812 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 299 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 4601.812 ; gain = 1631.172
INFO: SG_Analyzer -- Running impl_1 ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 4601.812 ; gain = 0.000
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Tue Oct 29 17:05:09 2024] Launched impl_1...
Run output will be captured here: C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 4601.812 ; gain = 0.000
[Tue Oct 29 17:05:09 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log env_extr_bd_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source env_extr_bd_wrapper.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.2.2 (64-bit)
  **** SW Build 4126759 on Thu Feb  8 23:53:51 MST 2024
  **** IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
  **** SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source env_extr_bd_wrapper.tcl -notrace
Command: open_checkpoint C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.runs/impl_1/env_extr_bd_wrapper.dcp
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.906 . Memory (MB): peak = 1696.031 ; gain = 11.160
INFO: [Netlist 29-17] Analyzing 2180 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 1996.449 ; gain = 28.871
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2599.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3284 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 305 instances
  DSP48E2 => DSP48E2 (inverted pins: ALUMODE[1], ALUMODE[0]) (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 
  SRLC32E => SRL16E: 2978 instances

The system cannot find the path specified.
INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2.2 (64-bit) build 4126759
open_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 2599.160 ; gain = 2277.473
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.cache/ip 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2599.160 ; gain = 0.000

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: cfadaaf5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2599.160 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: cfadaaf5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2870.820 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: cfadaaf5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 2870.820 ; gain = 0.000
Phase 1 Initialization | Checksum: cfadaaf5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 2870.820 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: cfadaaf5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2942.965 ; gain = 72.145

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: cfadaaf5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2942.965 ; gain = 72.145
Phase 2 Timer Update And Timing Data Collection | Checksum: cfadaaf5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2942.965 ; gain = 72.145

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: cfadaaf5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2942.965 ; gain = 72.145
Retarget | Checksum: cfadaaf5
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 12 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: cfadaaf5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2942.965 ; gain = 72.145
Constant propagation | Checksum: cfadaaf5
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 12 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 386e74e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2942.965 ; gain = 72.145
Sweep | Checksum: 386e74e6
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4 cells
INFO: [Opt 31-1021] In phase Sweep, 61 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 386e74e6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2942.965 ; gain = 72.145
BUFG optimization | Checksum: 386e74e6
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][10]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][11]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][12]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][13]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][14]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][15]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][8]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][9]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][10]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][11]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][12]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][13]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][14]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][15]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][8]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][9]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[0].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[0].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[1].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[1].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[2].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[2].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[3].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[3].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[4].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[4].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[5].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[5].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[10].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[10].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[12].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[12].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[13].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[13].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[14].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[14].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[15].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[15].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[16].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[16].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[17].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[17].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[18].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[18].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[19].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[19].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[20].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[20].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[21].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[21].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[22].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[22].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[23].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[23].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[24].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[24].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[25].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[25].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[26].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[26].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[27].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[27].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[28].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[28].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0 due to physical constraint on it
WARNING: [Opt 31-1131] Can not pull register out from env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e1 due to physical constraint on it
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 386e74e6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2942.965 ; gain = 72.145
Shift Register Optimization | Checksum: 386e74e6
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 386e74e6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2942.965 ; gain = 72.145
Post Processing Netlist | Checksum: 386e74e6
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 14 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: e5f1c45a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2942.965 ; gain = 72.145

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2942.965 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: e5f1c45a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2942.965 ; gain = 72.145
Phase 9 Finalization | Checksum: e5f1c45a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2942.965 ; gain = 72.145
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                             12  |
|  Constant propagation         |               0  |               0  |                                             12  |
|  Sweep                        |               0  |               4  |                                             61  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             14  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: e5f1c45a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2942.965 ; gain = 72.145
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 2942.965 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 78 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 156
Ending PowerOpt Patch Enables Task | Checksum: e5f1c45a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.245 . Memory (MB): peak = 4125.988 ; gain = 0.000
Ending Power Optimization Task | Checksum: e5f1c45a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 4125.988 ; gain = 1183.023

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e5f1c45a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 4125.988 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 4125.988 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: e5f1c45a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 4125.988 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 4125.988 ; gain = 1526.828
INFO: [runtcl-4] Executing : report_drc -file env_extr_bd_wrapper_drc_opted.rpt -pb env_extr_bd_wrapper_drc_opted.pb -rpx env_extr_bd_wrapper_drc_opted.rpx
Command: report_drc -file env_extr_bd_wrapper_drc_opted.rpt -pb env_extr_bd_wrapper_drc_opted.pb -rpx env_extr_bd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.runs/impl_1/env_extr_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 4583.855 ; gain = 457.867
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 4609.156 ; gain = 25.301
INFO: [Common 17-1381] The checkpoint 'C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.runs/impl_1/env_extr_bd_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 4618.227 ; gain = 34.371
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 4621.105 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 045b4491

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 4621.105 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 4621.105 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dd351cda

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4621.105 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ca8c9580

Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 4731.414 ; gain = 110.309

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ca8c9580

Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 4731.414 ; gain = 110.309
Phase 1 Placer Initialization | Checksum: 1ca8c9580

Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 4731.414 ; gain = 110.309

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 122937cb3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 4731.414 ; gain = 110.309

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3164] Check ILP status : ILP-based clock placer is skipped.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 12cae7f95

Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 4731.414 ; gain = 110.309

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 1b8821a2f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 4731.414 ; gain = 110.309

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 1b8821a2f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 4731.414 ; gain = 110.309

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 1644c87a0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 4731.414 ; gain = 110.309

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 143a7bbde

Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 4731.414 ; gain = 110.309

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 143a7bbde

Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 4731.414 ; gain = 110.309
Phase 2.1.1 Partition Driven Placement | Checksum: 143a7bbde

Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 4731.414 ; gain = 110.309
Phase 2.1 Floorplanning | Checksum: 1f2b40131

Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 4731.414 ; gain = 110.309

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f2b40131

Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 4731.414 ; gain = 110.309

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f2b40131

Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 4731.414 ; gain = 110.309

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 21ddcb115

Time (s): cpu = 00:00:25 ; elapsed = 00:00:54 . Memory (MB): peak = 4735.754 ; gain = 114.648

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 393 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 185 nets or LUTs. Breaked 0 LUT, combined 185 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 4735.754 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            185  |                   185  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            185  |                   185  |           0  |           5  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 18a9e3f06

Time (s): cpu = 00:00:26 ; elapsed = 00:00:58 . Memory (MB): peak = 4735.754 ; gain = 114.648
Phase 2.4 Global Placement Core | Checksum: 21316f2f4

Time (s): cpu = 00:00:29 ; elapsed = 00:01:02 . Memory (MB): peak = 4735.754 ; gain = 114.648
Phase 2 Global Placement | Checksum: 21316f2f4

Time (s): cpu = 00:00:29 ; elapsed = 00:01:03 . Memory (MB): peak = 4735.754 ; gain = 114.648

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d779f592

Time (s): cpu = 00:00:32 ; elapsed = 00:01:07 . Memory (MB): peak = 4735.754 ; gain = 114.648

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ebaf6ac9

Time (s): cpu = 00:00:33 ; elapsed = 00:01:11 . Memory (MB): peak = 4735.754 ; gain = 114.648

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1ef048a97

Time (s): cpu = 00:00:37 ; elapsed = 00:01:20 . Memory (MB): peak = 4735.754 ; gain = 114.648

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 2280a014a

Time (s): cpu = 00:00:38 ; elapsed = 00:01:26 . Memory (MB): peak = 4735.754 ; gain = 114.648
Phase 3.3.2 Slice Area Swap | Checksum: 2280a014a

Time (s): cpu = 00:00:38 ; elapsed = 00:01:26 . Memory (MB): peak = 4735.754 ; gain = 114.648
Phase 3.3 Small Shape DP | Checksum: 140317e56

Time (s): cpu = 00:00:44 ; elapsed = 00:01:35 . Memory (MB): peak = 4740.699 ; gain = 119.594

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 13935c568

Time (s): cpu = 00:00:44 ; elapsed = 00:01:36 . Memory (MB): peak = 4740.699 ; gain = 119.594

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: f83c2bf6

Time (s): cpu = 00:00:44 ; elapsed = 00:01:36 . Memory (MB): peak = 4740.699 ; gain = 119.594
Phase 3 Detail Placement | Checksum: f83c2bf6

Time (s): cpu = 00:00:45 ; elapsed = 00:01:37 . Memory (MB): peak = 4740.699 ; gain = 119.594

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15c2d6350

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.156 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 208ce63ec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 4894.160 ; gain = 0.000
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
INFO: [Place 46-35] Processed net env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/axi_wrapper/ce_w2c, inserted BUFG to drive 7739 loads.
INFO: [Place 46-45] Replicated bufg driver env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fast_fourier_transform_9_1/env_extr_xfft_v9_1_i2_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_replica
INFO: [Place 46-32] Processed net env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/counter2/aclken, BUFG insertion was skipped because the netlist editing failed.
INFO: [Place 46-35] Processed net env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full, inserted BUFG to drive 1780 loads.
INFO: [Place 46-45] Replicated bufg driver env_extr_bd_i/env_extr_1/U0/env_extr_struct/filtering/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i0_instance/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg_replica
INFO: [Place 46-35] Processed net env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/relational8/aclken, inserted BUFG to drive 1700 loads.
INFO: [Place 46-45] Replicated bufg driver env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/relational8/op_mem_37_22_reg[0]_replica
INFO: [Place 46-35] Processed net env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fast_fourier_transform_9_2_ifft/env_extr_xfft_v9_1_i1_instance/U0/i_synth/axi_wrapper/ce_w2c, inserted BUFG to drive 1846 loads.
INFO: [Place 46-45] Replicated bufg driver env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fast_fourier_transform_9_2_ifft/env_extr_xfft_v9_1_i1_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_replica
INFO: [Place 46-35] Processed net env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fast_fourier_transform_9_1_fft/env_extr_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/ce_w2c, inserted BUFG to drive 1814 loads.
INFO: [Place 46-45] Replicated bufg driver env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/fast_fourier_transform_9_1_fft/env_extr_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_replica
INFO: [Place 46-32] Processed net env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg_6, BUFG insertion was skipped because the netlist editing failed.
INFO: [Place 46-35] Processed net env_extr_bd_i/env_extr_1/U0/env_extr_struct/homomorphic/fir_compiler_7_2/env_extr_fir_compiler_v7_2_i2_instance/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]_0, inserted BUFG to drive 1472 loads.
INFO: [Place 46-56] BUFG insertion identified 8 candidate nets. Inserted BUFG: 6, Replicated BUFG Driver: 5, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 2.
Ending Physical Synthesis Task | Checksum: 1d9a24e05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 4943.469 ; gain = 49.309
Phase 4.1.1.1 BUFG Insertion | Checksum: 21c6528e6

Time (s): cpu = 00:00:59 ; elapsed = 00:02:07 . Memory (MB): peak = 4943.469 ; gain = 322.363

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.503. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 231b65ec1

Time (s): cpu = 00:00:59 ; elapsed = 00:02:07 . Memory (MB): peak = 4943.469 ; gain = 322.363

Time (s): cpu = 00:00:59 ; elapsed = 00:02:07 . Memory (MB): peak = 4943.469 ; gain = 322.363
Phase 4.1 Post Commit Optimization | Checksum: 231b65ec1

Time (s): cpu = 00:00:59 ; elapsed = 00:02:08 . Memory (MB): peak = 4943.469 ; gain = 322.363
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.192 . Memory (MB): peak = 4983.812 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 29a6b0812

Time (s): cpu = 00:01:02 ; elapsed = 00:02:13 . Memory (MB): peak = 4983.812 ; gain = 362.707

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 29a6b0812

Time (s): cpu = 00:01:02 ; elapsed = 00:02:14 . Memory (MB): peak = 4983.812 ; gain = 362.707
Phase 4.3 Placer Reporting | Checksum: 29a6b0812

Time (s): cpu = 00:01:02 ; elapsed = 00:02:14 . Memory (MB): peak = 4983.812 ; gain = 362.707

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 4983.812 ; gain = 0.000

Time (s): cpu = 00:01:02 ; elapsed = 00:02:14 . Memory (MB): peak = 4983.812 ; gain = 362.707
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 233d1cdf7

Time (s): cpu = 00:01:02 ; elapsed = 00:02:14 . Memory (MB): peak = 4983.812 ; gain = 362.707
Ending Placer Task | Checksum: 17760e338

Time (s): cpu = 00:01:02 ; elapsed = 00:02:15 . Memory (MB): peak = 4983.812 ; gain = 362.707
96 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:03 ; elapsed = 00:02:17 . Memory (MB): peak = 4983.812 ; gain = 365.586
INFO: [runtcl-4] Executing : report_io -file env_extr_bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 4983.812 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file env_extr_bd_wrapper_utilization_placed.rpt -pb env_extr_bd_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file env_extr_bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 4983.812 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.144 . Memory (MB): peak = 4983.812 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4983.812 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4983.812 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.282 . Memory (MB): peak = 4983.812 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 4983.812 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 4983.812 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4983.812 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.runs/impl_1/env_extr_bd_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 4983.812 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "soc_tready[0]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 4988.141 ; gain = 4.328
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 4988.141 ; gain = 4.328
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 5030.930 ; gain = 25.484
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 5031.938 ; gain = 24.504
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5031.938 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.245 . Memory (MB): peak = 5031.938 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 5031.938 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 5031.938 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 5031.938 ; gain = 26.492
INFO: [Common 17-1381] The checkpoint 'C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.runs/impl_1/env_extr_bd_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 5031.938 ; gain = 43.797
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7fdeba87 ConstDB: 0 ShapeSum: 8ecd7f60 RouteDB: 68b4a951
Nodegraph reading from file.  Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.509 . Memory (MB): peak = 5126.098 ; gain = 0.000
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "steto_in_axis_tvalid[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "steto_in_axis_tvalid[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "steto_in_axis_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "steto_in_axis_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "steto_in_axis_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "steto_in_axis_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "steto_in_axis_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "steto_in_axis_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "steto_in_axis_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "steto_in_axis_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "steto_in_axis_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "steto_in_axis_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "steto_in_axis_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "steto_in_axis_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "steto_in_axis_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "steto_in_axis_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "steto_in_axis_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "steto_in_axis_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "steto_in_axis_tdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "steto_in_axis_tdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "steto_in_axis_tdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "steto_in_axis_tdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "steto_in_axis_tdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "steto_in_axis_tdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "steto_in_axis_tdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "steto_in_axis_tdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "steto_in_axis_tdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "steto_in_axis_tdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "steto_in_axis_tdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "steto_in_axis_tdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "steto_in_axis_tdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "steto_in_axis_tdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "steto_in_axis_tdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "steto_in_axis_tdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "soc_tready[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "soc_tready[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Post Restoration Checksum: NetGraph: 22c02dec | NumContArr: 366de1b9 | Constraints: 6aef71e0 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 186c67c22

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 5145.242 ; gain = 19.145

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 186c67c22

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 5145.242 ; gain = 19.145

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 186c67c22

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 5145.242 ; gain = 19.145

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 23daf98bd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 5145.242 ; gain = 19.145

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2fd4f3c95

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 5145.242 ; gain = 19.145
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.783  | TNS=0.000  | WHS=0.007  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000777415 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 54302
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 48630
  Number of Partially Routed Nets     = 5672
  Number of Node Overlaps             = 1

Phase 2 Router Initialization | Checksum: 2f79f9be6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 5145.242 ; gain = 19.145

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2f79f9be6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 5145.242 ; gain = 19.145

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 291a6ffac

Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 5145.242 ; gain = 19.145
Phase 3 Initial Routing | Checksum: 291a6ffac

Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 5145.242 ; gain = 19.145

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3089
 Number of Nodes with overlaps = 223
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.359 | TNS=-344.207| WHS=0.033  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1f51ea42b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:45 . Memory (MB): peak = 5145.242 ; gain = 19.145

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.873 | TNS=-71.989| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 23f5984ce

Time (s): cpu = 00:00:18 ; elapsed = 00:00:52 . Memory (MB): peak = 5145.242 ; gain = 19.145

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.010  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 2016d9df9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:57 . Memory (MB): peak = 5145.242 ; gain = 19.145

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.479  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1ae0b87fc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:59 . Memory (MB): peak = 5145.242 ; gain = 19.145
Phase 4 Rip-up And Reroute | Checksum: 1ae0b87fc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:59 . Memory (MB): peak = 5145.242 ; gain = 19.145

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1ae0b87fc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:59 . Memory (MB): peak = 5145.242 ; gain = 19.145

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ae0b87fc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:59 . Memory (MB): peak = 5145.242 ; gain = 19.145
Phase 5 Delay and Skew Optimization | Checksum: 1ae0b87fc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:59 . Memory (MB): peak = 5145.242 ; gain = 19.145

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24ea18591

Time (s): cpu = 00:00:21 ; elapsed = 00:01:03 . Memory (MB): peak = 5145.242 ; gain = 19.145
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.479  | TNS=0.000  | WHS=0.033  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 24ea18591

Time (s): cpu = 00:00:21 ; elapsed = 00:01:03 . Memory (MB): peak = 5145.242 ; gain = 19.145
Phase 6 Post Hold Fix | Checksum: 24ea18591

Time (s): cpu = 00:00:21 ; elapsed = 00:01:03 . Memory (MB): peak = 5145.242 ; gain = 19.145

Phase 7 Leaf Clock Prog Delay Opt
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 18d325c56

Time (s): cpu = 00:00:22 ; elapsed = 00:01:08 . Memory (MB): peak = 5145.242 ; gain = 19.145

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.811 %
  Global Horizontal Routing Utilization  = 3.86233 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 18d325c56

Time (s): cpu = 00:00:22 ; elapsed = 00:01:09 . Memory (MB): peak = 5145.242 ; gain = 19.145

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 18d325c56

Time (s): cpu = 00:00:22 ; elapsed = 00:01:09 . Memory (MB): peak = 5145.242 ; gain = 19.145

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 18d325c56

Time (s): cpu = 00:00:22 ; elapsed = 00:01:10 . Memory (MB): peak = 5145.242 ; gain = 19.145

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 18d325c56

Time (s): cpu = 00:00:22 ; elapsed = 00:01:10 . Memory (MB): peak = 5145.242 ; gain = 19.145

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.479  | TNS=0.000  | WHS=0.033  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 18d325c56

Time (s): cpu = 00:00:23 ; elapsed = 00:01:12 . Memory (MB): peak = 5145.242 ; gain = 19.145
INFO: [Route 35-16] Router Completed Successfully

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1dc45bc59

Time (s): cpu = 00:00:23 ; elapsed = 00:01:13 . Memory (MB): peak = 5145.242 ; gain = 19.145
Ending Routing Task | Checksum: 1dc45bc59

Time (s): cpu = 00:00:23 ; elapsed = 00:01:14 . Memory (MB): peak = 5145.242 ; gain = 19.145

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 124 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:01:21 . Memory (MB): peak = 5145.242 ; gain = 113.305
INFO: [runtcl-4] Executing : report_drc -file env_extr_bd_wrapper_drc_routed.rpt -pb env_extr_bd_wrapper_drc_routed.pb -rpx env_extr_bd_wrapper_drc_routed.rpx
Command: report_drc -file env_extr_bd_wrapper_drc_routed.rpt -pb env_extr_bd_wrapper_drc_routed.pb -rpx env_extr_bd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "soc_tready[0]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.runs/impl_1/env_extr_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 5254.836 ; gain = 109.594
INFO: [runtcl-4] Executing : report_methodology -file env_extr_bd_wrapper_methodology_drc_routed.rpt -pb env_extr_bd_wrapper_methodology_drc_routed.pb -rpx env_extr_bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file env_extr_bd_wrapper_methodology_drc_routed.rpt -pb env_extr_bd_wrapper_methodology_drc_routed.pb -rpx env_extr_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.runs/impl_1/env_extr_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 5258.434 ; gain = 3.598
INFO: [runtcl-4] Executing : report_power -file env_extr_bd_wrapper_power_routed.rpt -pb env_extr_bd_wrapper_power_summary_routed.pb -rpx env_extr_bd_wrapper_power_routed.rpx
Command: report_power -file env_extr_bd_wrapper_power_routed.rpt -pb env_extr_bd_wrapper_power_summary_routed.pb -rpx env_extr_bd_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
132 Infos, 127 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 5263.609 ; gain = 5.176
INFO: [runtcl-4] Executing : report_route_status -file env_extr_bd_wrapper_route_status.rpt -pb env_extr_bd_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file env_extr_bd_wrapper_timing_summary_routed.rpt -pb env_extr_bd_wrapper_timing_summary_routed.pb -rpx env_extr_bd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file env_extr_bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file env_extr_bd_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file env_extr_bd_wrapper_bus_skew_routed.rpt -pb env_extr_bd_wrapper_bus_skew_routed.pb -rpx env_extr_bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 5289.250 ; gain = 22.465
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 5289.352 ; gain = 22.566
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5289.352 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.591 . Memory (MB): peak = 5289.352 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 5289.352 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 5289.352 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 5289.352 ; gain = 22.566
INFO: [Common 17-1381] The checkpoint 'C:/Users/windows/Desktop/HSS/Q16_40840_optim/code2/ip/env_extr/src/ip_catalog/env_extr.runs/impl_1/env_extr_bd_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 5289.352 ; gain = 22.566
INFO: [Common 17-206] Exiting Vivado at Tue Oct 29 17:11:38 2024...
[Tue Oct 29 17:11:40 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:06:31 . Memory (MB): peak = 4601.812 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.966 . Memory (MB): peak = 4601.812 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2180 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 4601.812 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 4601.812 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 4601.812 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 4607.770 ; gain = 5.957
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4607.898 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.563 . Memory (MB): peak = 4625.168 ; gain = 17.270
Read Physdb Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 4625.168 ; gain = 23.355
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 4625.168 ; gain = 23.355
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 4625.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 306 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 305 instances
  DSP48E2 => DSP48E2 (inverted pins: ALUMODE[1], ALUMODE[0]) (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 

open_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 4625.168 ; gain = 23.355
INFO: SG_Analyzer -- Timing paths data will be collected from the post-implementation design ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "soc_tready[0]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
get_timing_paths: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 5239.930 ; gain = 614.762
WARNING: [Vivado 12-180] No cells matched 'env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/cmult/comp0.core_instance0/U0/i_mult/*'.
WARNING: [Vivado 12-180] No cells matched 'env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/cmult1/comp1.core_instance1/U0/i_mult/*'.
WARNING: [Vivado 12-180] No cells matched 'env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/cmult2/comp2.core_instance2/U0/i_mult/*'.
WARNING: [Vivado 12-180] No cells matched 'env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/cmult3/comp1.core_instance1/U0/i_mult/*'.
WARNING: [Vivado 12-180] No cells matched 'env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/cmult4/comp3.core_instance3/U0/i_mult/*'.
WARNING: [Vivado 12-180] No cells matched 'env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/cmult5/comp3.core_instance3/U0/i_mult/*'.
WARNING: [Vivado 12-180] No cells matched 'env_extr_bd_i/env_extr_1/U0/env_extr_struct/hilbert/cmult6/comp2.core_instance2/U0/i_mult/*'.
WARNING: [Vivado 12-180] No cells matched 'env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/cmult5/comp9.core_instance9/U0/i_mult/*'.
WARNING: [Vivado 12-180] No cells matched 'env_extr_bd_i/env_extr_1/U0/env_extr_struct/psd/fir_resampling/env_extr_fir_compiler_v7_2_i4_instance/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_and_addr/*'.
INFO: Setting More Options property of synthesis to empty string.
INFO: For IP Catalog flow the top module is reverted back to env_extr_bd_wrapper after collecting results for analysis.
INFO: SG_Analyzer -- Collected Vivado timing paths and resource utilization information ...
INFO: [Common 17-206] Exiting Vivado at Tue Oct 29 17:13:05 2024...
