

Implementation tool: Xilinx Vivado v.2013.3
Device target:       xc7z020clg484-1
Report date:         Thu Jun 19 15:43:13 +0800 2014

#=== Resource usage ===
SLICE:          577
LUT:           1714
FF:            1860
DSP:             27
BRAM:             0
SRL:             81
#=== Final timing ===
CP required:    10.000
CP achieved:    7.745
Timing met
