# Automatically generated by Amaranth 0.4.dev112+gf96604f. Do not edit.
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.i2c_target.bus.U$$0"
module \U$$0
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:20"
  wire width 1 output 0 \scl_i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 1 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 2 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 3 \i2c_0__scl__i
  attribute \init 1'1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/cdc.py:91"
  wire width 1 \stage0
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/cdc.py:91"
  wire width 1 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next \i2c_0__scl__i
  end
  attribute \init 1'1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/cdc.py:91"
  wire width 1 \stage1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/cdc.py:91"
  wire width 1 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
  end
  process $group_2
    assign \scl_i 1'0
    assign \scl_i \stage1
  end
  cell $dff $1
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \stage0$next
    connect \Q \stage0
  end
  cell $dff $2
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \stage1$next
    connect \Q \stage1
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.i2c_target.bus.U$$1"
module \U$$1
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:22"
  wire width 1 output 0 \sda_i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 1 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 2 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 3 \i2c_0__sda__i
  attribute \init 1'1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/cdc.py:91"
  wire width 1 \stage0
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/cdc.py:91"
  wire width 1 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next \i2c_0__sda__i
  end
  attribute \init 1'1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/cdc.py:91"
  wire width 1 \stage1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/cdc.py:91"
  wire width 1 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
  end
  process $group_2
    assign \sda_i 1'0
    assign \sda_i \stage1
  end
  cell $dff $1
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \stage0$next
    connect \Q \stage0
  end
  cell $dff $2
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \stage1$next
    connect \Q \stage1
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.i2c_target.bus"
module \bus
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 0 \i2c_0__scl__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 1 \i2c_0__scl__oe
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:21"
  wire width 1 input 2 \scl_o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 3 \i2c_0__sda__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 4 \i2c_0__sda__oe
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:23"
  wire width 1 input 5 \sda_o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:25"
  wire width 1 output 6 \bus_sample
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:20"
  wire width 1 output 7 \scl_i
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:26"
  wire width 1 output 8 \bus_setup
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:27"
  wire width 1 output 9 \bus_start
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:22"
  wire width 1 output 10 \sda_i
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:28"
  wire width 1 output 11 \bus_stop
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 12 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 13 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 14 \i2c_0__scl__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 15 \i2c_0__sda__i
  cell \U$$0 \U$$0
    connect \scl_i \scl_i
    connect \rst \rst
    connect \clk \clk
    connect \i2c_0__scl__i \i2c_0__scl__i
  end
  cell \U$$1 \U$$1
    connect \sda_i \sda_i
    connect \rst \rst
    connect \clk \clk
    connect \i2c_0__sda__i \i2c_0__sda__i
  end
  process $group_0
    assign \i2c_0__scl__o 1'0
    assign \i2c_0__scl__o 1'0
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:37"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:37"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_o
    connect \Y $1
  end
  process $group_1
    assign \i2c_0__scl__oe 1'0
    assign \i2c_0__scl__oe $1
  end
  process $group_2
    assign \i2c_0__sda__o 1'0
    assign \i2c_0__sda__o 1'0
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:39"
  wire width 1 $3
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:39"
  cell $not $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sda_o
    connect \Y $3
  end
  process $group_3
    assign \i2c_0__sda__oe 1'0
    assign \i2c_0__sda__oe $3
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:41"
  wire width 1 $5
  attribute \init 1'1
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:32"
  wire width 1 \scl_r
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:32"
  wire width 1 \scl_r$next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:41"
  cell $not $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_r
    connect \Y $5
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:41"
  wire width 1 $7
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:41"
  cell $and $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $5
    connect \B \scl_i
    connect \Y $7
  end
  process $group_4
    assign \bus_sample 1'0
    assign \bus_sample $7
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:42"
  wire width 1 $9
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:42"
  cell $not $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_i
    connect \Y $9
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:42"
  wire width 1 $11
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:42"
  cell $and $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_r
    connect \B $9
    connect \Y $11
  end
  process $group_5
    assign \bus_setup 1'0
    assign \bus_setup $11
  end
  attribute \init 1'1
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:33"
  wire width 1 \sda_r
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:33"
  wire width 1 \sda_r$next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:43"
  wire width 1 $13
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:43"
  cell $and $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_i
    connect \B \sda_r
    connect \Y $13
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:43"
  wire width 1 $15
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:43"
  cell $not $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sda_i
    connect \Y $15
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:43"
  wire width 1 $17
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:43"
  cell $and $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $13
    connect \B $15
    connect \Y $17
  end
  process $group_6
    assign \bus_start 1'0
    assign \bus_start $17
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:44"
  wire width 1 $19
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:44"
  cell $not $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sda_r
    connect \Y $19
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:44"
  wire width 1 $21
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:44"
  cell $and $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_i
    connect \B $19
    connect \Y $21
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:44"
  wire width 1 $23
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:44"
  cell $and $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $21
    connect \B \sda_i
    connect \Y $23
  end
  process $group_7
    assign \bus_stop 1'0
    assign \bus_stop $23
  end
  process $group_8
    assign \scl_r$next \scl_r
    assign \scl_r$next \scl_i
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \scl_r$next 1'1
    end
  end
  process $group_9
    assign \sda_r$next \sda_r
    assign \sda_r$next \sda_i
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \sda_r$next 1'1
    end
  end
  cell $dff $25
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \scl_r$next
    connect \Q \scl_r
  end
  cell $dff $26
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \sda_r$next
    connect \Q \sda_r
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.i2c_target.fsm"
module \fsm
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:291"
  wire width 7 input 0 \address
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:141"
  wire width 1 output 1 \is_el
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:141"
  wire width 1 \is_el$next
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:141"
  wire width 1 output 2 \is_el$1
  attribute \init 1'1
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:21"
  wire width 1 output 3 \scl_o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:21"
  wire width 1 \scl_o$next
  attribute \init 1'1
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:23"
  wire width 1 output 4 \sda_o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:23"
  wire width 1 \sda_o$next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:25"
  wire width 1 input 5 \bus_sample
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:20"
  wire width 1 input 6 \scl_i
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:26"
  wire width 1 input 7 \bus_setup
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:27"
  wire width 1 input 8 \bus_start
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:22"
  wire width 1 input 9 \sda_i
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:28"
  wire width 1 input 10 \bus_stop
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 11 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 12 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:293"
  wire width 1 output 13 \start
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:300"
  wire width 8 input 14 \data_o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:298"
  wire width 1 input 15 \ack_o
  attribute \init 8'00000000
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:297"
  wire width 8 output 16 \data_i
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:297"
  wire width 8 \data_i$next
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:141"
  wire width 1 \is_el$2
  process $group_0
    assign \is_el$next \is_el
    assign \is_el$next \is_el$2
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \is_el$next 1'0
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:178"
  wire width 1 $3
  attribute \init 4'0000
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:168"
  wire width 4 \state
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:168"
  wire width 4 \state$next
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:178"
  wire width 1 $4
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:178"
  cell $eq $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'101
    connect \Y $4
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:178"
  cell $not $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $4
    connect \Y $3
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:169"
  wire width 4 \next_state
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:178"
  wire width 1 $7
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:178"
  cell $eq $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \next_state
    connect \B 3'101
    connect \Y $7
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:178"
  wire width 1 $9
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:178"
  cell $and $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $3
    connect \B $7
    connect \Y $9
  end
  process $group_1
    assign \is_el$2 1'0
    assign \is_el$2 $9
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:178"
  wire width 1 $11
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:178"
  wire width 1 $12
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:178"
  cell $eq $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'110
    connect \Y $12
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:178"
  cell $not $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $12
    connect \Y $11
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:178"
  wire width 1 $15
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:178"
  cell $eq $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \next_state
    connect \B 3'110
    connect \Y $15
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:178"
  wire width 1 $17
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:178"
  cell $and $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $11
    connect \B $15
    connect \Y $17
  end
  process $group_2
    assign \is_el$1 1'0
    assign \is_el$1 $17
  end
  attribute \init 3'000
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:307"
  wire width 3 \bitno
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:307"
  wire width 3 \bitno$next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:336"
  wire width 1 $19
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:336"
  cell $eq $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bitno
    connect \B 3'111
    connect \Y $19
  end
  attribute \init 8'00000000
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:308"
  wire width 8 \shreg_i
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:308"
  wire width 8 \shreg_i$next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:337"
  wire width 1 $21
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:337"
  cell $eq $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \shreg_i [7:1]
    connect \B \address
    connect \Y $21
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:355"
  wire width 1 $23
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:355"
  cell $not $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shreg_i [0]
    connect \Y $23
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:377"
  wire width 1 $25
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:377"
  cell $eq $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bitno
    connect \B 3'111
    connect \Y $25
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:394"
  wire width 1 $27
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:394"
  cell $not $28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_i
    connect \Y $27
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:292"
  wire width 1 \busy
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:435"
  wire width 1 $29
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:435"
  cell $eq $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bitno
    connect \B 3'111
    connect \Y $29
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:450"
  wire width 1 $31
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:450"
  cell $not $32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sda_i
    connect \Y $31
  end
  process $group_3
    assign \next_state 4'0000
    assign \next_state \state
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "START/1"
      case 4'0001
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup \bus_stop }
          case 2'-1
            assign \next_state 4'0000
          case 2'1-
            assign \next_state 4'0010
        end
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      case 4'0010
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup { \bus_sample { \bus_start \bus_stop } } }
          case 4'---1
            assign \next_state 4'0000
          case 4'--1-
            assign \next_state 4'0001
          case 4'-1--
          case 4'1---
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $19
              case 1'1
                attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
                switch $21
                  case 1'1
                    assign \next_state 4'0011
                  case
                    assign \next_state 4'0000
                end
            end
        end
      attribute \amaranth.decoding "ADDR-ACK/3"
      case 4'0011
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
            assign \next_state 4'0000
          case 4'--1-
            assign \next_state 4'0001
          case 4'-1--
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $23
              case 1'1
                assign \next_state 4'0100
            end
          case 4'1---
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch \shreg_i [0]
              case 1'1
                assign \next_state 4'0110
            end
        end
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      case 4'0100
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup { \bus_sample { \bus_start \bus_stop } } }
          case 4'---1
            assign \next_state 4'0000
          case 4'--1-
            assign \next_state 4'0001
          case 4'-1--
          case 4'1---
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $25
              case 1'1
                assign \next_state 4'0101
            end
        end
      attribute \amaranth.decoding "WRITE-ACK/5"
      case 4'0101
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { $27 { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
            assign \next_state 4'0000
          case 4'--1-
            assign \next_state 4'0001
          case 4'-1--
            assign \next_state 4'0100
          case 4'1---
        end
      attribute \amaranth.decoding "READ-STRETCH/6"
      case 4'0110
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \busy { \bus_start \bus_stop } }
          case 3'--1
            assign \next_state 4'0000
          case 3'-1-
            assign \next_state 4'0001
          case 3'1--
          case
            assign \next_state 4'0111
        end
      attribute \amaranth.decoding "READ-SHIFT/7"
      case 4'0111
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
            assign \next_state 4'0000
          case 4'--1-
            assign \next_state 4'0001
          case 4'-1--
          case 4'1---
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $29
              case 1'1
                assign \next_state 4'1000
            end
        end
      attribute \amaranth.decoding "READ-ACK/8"
      case 4'1000
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
            assign \next_state 4'0000
          case 4'--1-
            assign \next_state 4'0001
          case 4'-1--
          case 4'1---
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $31
              case 1'1
                assign \next_state 4'0110
              case
                assign \next_state 4'0000
            end
        end
      attribute \amaranth.decoding ""
      case
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch \bus_start
          case 1'1
            assign \next_state 4'0001
        end
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:84"
  wire width 3 \bitno_fsm_next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:335"
  wire width 4 $33
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:335"
  wire width 4 $34
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:335"
  cell $add $35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \bitno
    connect \B 1'1
    connect \Y $34
  end
  connect $33 $34
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:376"
  wire width 4 $36
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:376"
  wire width 4 $37
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:376"
  cell $add $38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \bitno
    connect \B 1'1
    connect \Y $37
  end
  connect $36 $37
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:434"
  wire width 4 $39
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:434"
  wire width 4 $40
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:434"
  cell $add $41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \bitno
    connect \B 1'1
    connect \Y $40
  end
  connect $39 $40
  process $group_4
    assign \bitno_fsm_next 3'000
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "START/1"
      case 4'0001
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup \bus_stop }
          case 2'-1
          case 2'1-
            assign \bitno_fsm_next 3'000
        end
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      case 4'0010
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup { \bus_sample { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
          case 4'1---
            assign \bitno_fsm_next $33 [2:0]
        end
      attribute \amaranth.decoding "ADDR-ACK/3"
      case 4'0011
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      case 4'0100
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup { \bus_sample { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
          case 4'1---
            assign \bitno_fsm_next $36 [2:0]
        end
      attribute \amaranth.decoding "WRITE-ACK/5"
      case 4'0101
      attribute \amaranth.decoding "READ-STRETCH/6"
      case 4'0110
      attribute \amaranth.decoding "READ-SHIFT/7"
      case 4'0111
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
          case 4'1---
            assign \bitno_fsm_next $39 [2:0]
        end
      attribute \amaranth.decoding "READ-ACK/8"
      case 4'1000
      attribute \amaranth.decoding ""
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:86"
  wire width 1 \bitno_fsm_next_ce
  process $group_5
    assign \bitno_fsm_next_ce 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "START/1"
      case 4'0001
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup \bus_stop }
          case 2'-1
          case 2'1-
            assign \bitno_fsm_next_ce 1'1
        end
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      case 4'0010
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup { \bus_sample { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
          case 4'1---
            assign \bitno_fsm_next_ce 1'1
        end
      attribute \amaranth.decoding "ADDR-ACK/3"
      case 4'0011
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      case 4'0100
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup { \bus_sample { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
          case 4'1---
            assign \bitno_fsm_next_ce 1'1
        end
      attribute \amaranth.decoding "WRITE-ACK/5"
      case 4'0101
      attribute \amaranth.decoding "READ-STRETCH/6"
      case 4'0110
      attribute \amaranth.decoding "READ-SHIFT/7"
      case 4'0111
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
          case 4'1---
            assign \bitno_fsm_next_ce 1'1
        end
      attribute \amaranth.decoding "READ-ACK/8"
      case 4'1000
      attribute \amaranth.decoding ""
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:84"
  wire width 8 \shreg_i_fsm_next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:333"
  wire width 9 $42
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:333"
  wire width 9 $43
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:333"
  cell $sshl $44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A \shreg_i
    connect \B 1'1
    connect \Y $43
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:333"
  wire width 9 $45
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:333"
  cell $or $46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A $43
    connect \B \sda_i
    connect \Y $45
  end
  connect $42 $45
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:374"
  wire width 9 $47
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:374"
  wire width 9 $48
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:374"
  cell $sshl $49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A \shreg_i
    connect \B 1'1
    connect \Y $48
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:374"
  wire width 9 $50
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:374"
  cell $or $51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A $48
    connect \B \sda_i
    connect \Y $50
  end
  connect $47 $50
  process $group_6
    assign \shreg_i_fsm_next 8'00000000
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "START/1"
      case 4'0001
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      case 4'0010
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup { \bus_sample { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
            assign \shreg_i_fsm_next $42 [7:0]
          case 4'1---
        end
      attribute \amaranth.decoding "ADDR-ACK/3"
      case 4'0011
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      case 4'0100
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup { \bus_sample { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
            assign \shreg_i_fsm_next $47 [7:0]
          case 4'1---
        end
      attribute \amaranth.decoding "WRITE-ACK/5"
      case 4'0101
      attribute \amaranth.decoding "READ-STRETCH/6"
      case 4'0110
      attribute \amaranth.decoding "READ-SHIFT/7"
      case 4'0111
      attribute \amaranth.decoding "READ-ACK/8"
      case 4'1000
      attribute \amaranth.decoding ""
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:86"
  wire width 1 \shreg_i_fsm_next_ce
  process $group_7
    assign \shreg_i_fsm_next_ce 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "START/1"
      case 4'0001
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      case 4'0010
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup { \bus_sample { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
            assign \shreg_i_fsm_next_ce 1'1
          case 4'1---
        end
      attribute \amaranth.decoding "ADDR-ACK/3"
      case 4'0011
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      case 4'0100
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup { \bus_sample { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
            assign \shreg_i_fsm_next_ce 1'1
          case 4'1---
        end
      attribute \amaranth.decoding "WRITE-ACK/5"
      case 4'0101
      attribute \amaranth.decoding "READ-STRETCH/6"
      case 4'0110
      attribute \amaranth.decoding "READ-SHIFT/7"
      case 4'0111
      attribute \amaranth.decoding "READ-ACK/8"
      case 4'1000
      attribute \amaranth.decoding ""
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:336"
  wire width 1 $52
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:336"
  cell $eq $53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bitno
    connect \B 3'111
    connect \Y $52
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:337"
  wire width 1 $54
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:337"
  cell $eq $55
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \shreg_i [7:1]
    connect \B \address
    connect \Y $54
  end
  process $group_8
    assign \start 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "START/1"
      case 4'0001
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      case 4'0010
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup { \bus_sample { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
          case 4'1---
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $52
              case 1'1
                attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
                switch $54
                  case 1'1
                    assign \start 1'1
                  case
                end
            end
        end
      attribute \amaranth.decoding "ADDR-ACK/3"
      case 4'0011
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      case 4'0100
      attribute \amaranth.decoding "WRITE-ACK/5"
      case 4'0101
      attribute \amaranth.decoding "READ-STRETCH/6"
      case 4'0110
      attribute \amaranth.decoding "READ-SHIFT/7"
      case 4'0111
      attribute \amaranth.decoding "READ-ACK/8"
      case 4'1000
      attribute \amaranth.decoding ""
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:84"
  wire width 1 \sda_o_fsm_next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:336"
  wire width 1 $56
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:336"
  cell $eq $57
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bitno
    connect \B 3'111
    connect \Y $56
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:337"
  wire width 1 $58
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:337"
  cell $eq $59
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \shreg_i [7:1]
    connect \B \address
    connect \Y $58
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:355"
  wire width 1 $60
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:355"
  cell $not $61
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shreg_i [0]
    connect \Y $60
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:394"
  wire width 1 $62
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:394"
  cell $not $63
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_i
    connect \Y $62
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:416"
  wire width 1 $64
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:416"
  cell $not $65
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_i
    connect \Y $64
  end
  attribute \init 8'00000000
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:309"
  wire width 8 \shreg_o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:309"
  wire width 8 \shreg_o$next
  process $group_9
    assign \sda_o_fsm_next 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "START/1"
      case 4'0001
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      case 4'0010
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup { \bus_sample { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
          case 4'1---
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $56
              case 1'1
                attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
                switch $58
                  case 1'1
                    assign \sda_o_fsm_next 1'0
                  case
                end
            end
        end
      attribute \amaranth.decoding "ADDR-ACK/3"
      case 4'0011
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $60
              case 1'1
                assign \sda_o_fsm_next 1'1
            end
          case 4'1---
        end
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      case 4'0100
      attribute \amaranth.decoding "WRITE-ACK/5"
      case 4'0101
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { $62 { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
            assign \sda_o_fsm_next 1'1
          case 4'1---
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch \ack_o
              case 1'1
                assign \sda_o_fsm_next 1'0
            end
        end
      attribute \amaranth.decoding "READ-STRETCH/6"
      case 4'0110
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \busy { \bus_start \bus_stop } }
          case 3'--1
          case 3'-1-
          case 3'1--
          case
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $64
              case 1'1
                assign \sda_o_fsm_next \shreg_o [7]
            end
        end
      attribute \amaranth.decoding "READ-SHIFT/7"
      case 4'0111
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
            assign \sda_o_fsm_next \shreg_o [7]
          case 4'1---
        end
      attribute \amaranth.decoding "READ-ACK/8"
      case 4'1000
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
            assign \sda_o_fsm_next 1'1
          case 4'1---
        end
      attribute \amaranth.decoding ""
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:86"
  wire width 1 \sda_o_fsm_next_ce
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:336"
  wire width 1 $66
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:336"
  cell $eq $67
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bitno
    connect \B 3'111
    connect \Y $66
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:337"
  wire width 1 $68
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:337"
  cell $eq $69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \shreg_i [7:1]
    connect \B \address
    connect \Y $68
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:355"
  wire width 1 $70
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:355"
  cell $not $71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shreg_i [0]
    connect \Y $70
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:394"
  wire width 1 $72
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:394"
  cell $not $73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_i
    connect \Y $72
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:416"
  wire width 1 $74
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:416"
  cell $not $75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_i
    connect \Y $74
  end
  process $group_10
    assign \sda_o_fsm_next_ce 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "START/1"
      case 4'0001
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      case 4'0010
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup { \bus_sample { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
          case 4'1---
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $66
              case 1'1
                attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
                switch $68
                  case 1'1
                    assign \sda_o_fsm_next_ce 1'1
                  case
                end
            end
        end
      attribute \amaranth.decoding "ADDR-ACK/3"
      case 4'0011
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $70
              case 1'1
                assign \sda_o_fsm_next_ce 1'1
            end
          case 4'1---
        end
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      case 4'0100
      attribute \amaranth.decoding "WRITE-ACK/5"
      case 4'0101
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { $72 { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
            assign \sda_o_fsm_next_ce 1'1
          case 4'1---
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch \ack_o
              case 1'1
                assign \sda_o_fsm_next_ce 1'1
            end
        end
      attribute \amaranth.decoding "READ-STRETCH/6"
      case 4'0110
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \busy { \bus_start \bus_stop } }
          case 3'--1
          case 3'-1-
          case 3'1--
          case
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $74
              case 1'1
                assign \sda_o_fsm_next_ce 1'1
            end
        end
      attribute \amaranth.decoding "READ-SHIFT/7"
      case 4'0111
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
            assign \sda_o_fsm_next_ce 1'1
          case 4'1---
        end
      attribute \amaranth.decoding "READ-ACK/8"
      case 4'1000
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
            assign \sda_o_fsm_next_ce 1'1
          case 4'1---
        end
      attribute \amaranth.decoding ""
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:294"
  wire width 1 \stop
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:394"
  wire width 1 $76
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:394"
  cell $not $77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_i
    connect \Y $76
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:450"
  wire width 1 $78
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:450"
  cell $not $79
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sda_i
    connect \Y $78
  end
  process $group_11
    assign \stop 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "START/1"
      case 4'0001
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      case 4'0010
      attribute \amaranth.decoding "ADDR-ACK/3"
      case 4'0011
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
            assign \stop 1'1
          case 4'--1-
          case 4'-1--
          case 4'1---
        end
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      case 4'0100
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup { \bus_sample { \bus_start \bus_stop } } }
          case 4'---1
            assign \stop 1'1
          case 4'--1-
          case 4'-1--
          case 4'1---
        end
      attribute \amaranth.decoding "WRITE-ACK/5"
      case 4'0101
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { $76 { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
            assign \stop 1'1
          case 4'--1-
          case 4'-1--
          case 4'1---
        end
      attribute \amaranth.decoding "READ-STRETCH/6"
      case 4'0110
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \busy { \bus_start \bus_stop } }
          case 3'--1
            assign \stop 1'1
          case 3'-1-
          case 3'1--
          case
        end
      attribute \amaranth.decoding "READ-SHIFT/7"
      case 4'0111
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
            assign \stop 1'1
          case 4'--1-
          case 4'-1--
          case 4'1---
        end
      attribute \amaranth.decoding "READ-ACK/8"
      case 4'1000
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
            assign \stop 1'1
          case 4'--1-
          case 4'-1--
          case 4'1---
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $78
              case 1'1
              case
                assign \stop 1'1
            end
        end
      attribute \amaranth.decoding ""
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:295"
  wire width 1 \restart
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:394"
  wire width 1 $80
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:394"
  cell $not $81
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_i
    connect \Y $80
  end
  process $group_12
    assign \restart 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "START/1"
      case 4'0001
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      case 4'0010
      attribute \amaranth.decoding "ADDR-ACK/3"
      case 4'0011
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
            assign \restart 1'1
          case 4'-1--
          case 4'1---
        end
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      case 4'0100
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup { \bus_sample { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
            assign \restart 1'1
          case 4'-1--
          case 4'1---
        end
      attribute \amaranth.decoding "WRITE-ACK/5"
      case 4'0101
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { $80 { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
            assign \restart 1'1
          case 4'-1--
          case 4'1---
        end
      attribute \amaranth.decoding "READ-STRETCH/6"
      case 4'0110
      attribute \amaranth.decoding "READ-SHIFT/7"
      case 4'0111
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
            assign \restart 1'1
          case 4'-1--
          case 4'1---
        end
      attribute \amaranth.decoding "READ-ACK/8"
      case 4'1000
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
            assign \restart 1'1
          case 4'-1--
          case 4'1---
        end
      attribute \amaranth.decoding ""
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:84"
  wire width 8 \shreg_o_fsm_next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:433"
  wire width 9 $82
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:433"
  wire width 9 $83
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:433"
  cell $sshl $84
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A \shreg_o
    connect \B 1'1
    connect \Y $83
  end
  connect $82 $83
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:450"
  wire width 1 $85
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:450"
  cell $not $86
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sda_i
    connect \Y $85
  end
  process $group_13
    assign \shreg_o_fsm_next 8'00000000
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "START/1"
      case 4'0001
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      case 4'0010
      attribute \amaranth.decoding "ADDR-ACK/3"
      case 4'0011
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
          case 4'1---
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch \shreg_i [0]
              case 1'1
                assign \shreg_o_fsm_next \data_o
            end
        end
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      case 4'0100
      attribute \amaranth.decoding "WRITE-ACK/5"
      case 4'0101
      attribute \amaranth.decoding "READ-STRETCH/6"
      case 4'0110
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch \busy
          case 1'1
            assign \shreg_o_fsm_next \data_o
        end
      attribute \amaranth.decoding "READ-SHIFT/7"
      case 4'0111
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
          case 4'1---
            assign \shreg_o_fsm_next $82 [7:0]
        end
      attribute \amaranth.decoding "READ-ACK/8"
      case 4'1000
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
          case 4'1---
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $85
              case 1'1
                assign \shreg_o_fsm_next \data_o
              case
            end
        end
      attribute \amaranth.decoding ""
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:86"
  wire width 1 \shreg_o_fsm_next_ce
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:450"
  wire width 1 $87
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:450"
  cell $not $88
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sda_i
    connect \Y $87
  end
  process $group_14
    assign \shreg_o_fsm_next_ce 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "START/1"
      case 4'0001
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      case 4'0010
      attribute \amaranth.decoding "ADDR-ACK/3"
      case 4'0011
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
          case 4'1---
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch \shreg_i [0]
              case 1'1
                assign \shreg_o_fsm_next_ce 1'1
            end
        end
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      case 4'0100
      attribute \amaranth.decoding "WRITE-ACK/5"
      case 4'0101
      attribute \amaranth.decoding "READ-STRETCH/6"
      case 4'0110
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch \busy
          case 1'1
            assign \shreg_o_fsm_next_ce 1'1
        end
      attribute \amaranth.decoding "READ-SHIFT/7"
      case 4'0111
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
          case 4'1---
            assign \shreg_o_fsm_next_ce 1'1
        end
      attribute \amaranth.decoding "READ-ACK/8"
      case 4'1000
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
          case 4'1---
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $87
              case 1'1
                assign \shreg_o_fsm_next_ce 1'1
              case
            end
        end
      attribute \amaranth.decoding ""
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:84"
  wire width 8 \data_i_fsm_next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:377"
  wire width 1 $89
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:377"
  cell $eq $90
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bitno
    connect \B 3'111
    connect \Y $89
  end
  process $group_15
    assign \data_i_fsm_next 8'00000000
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "START/1"
      case 4'0001
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      case 4'0010
      attribute \amaranth.decoding "ADDR-ACK/3"
      case 4'0011
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      case 4'0100
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup { \bus_sample { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
          case 4'1---
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $89
              case 1'1
                assign \data_i_fsm_next \shreg_i
            end
        end
      attribute \amaranth.decoding "WRITE-ACK/5"
      case 4'0101
      attribute \amaranth.decoding "READ-STRETCH/6"
      case 4'0110
      attribute \amaranth.decoding "READ-SHIFT/7"
      case 4'0111
      attribute \amaranth.decoding "READ-ACK/8"
      case 4'1000
      attribute \amaranth.decoding ""
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:86"
  wire width 1 \data_i_fsm_next_ce
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:377"
  wire width 1 $91
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:377"
  cell $eq $92
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bitno
    connect \B 3'111
    connect \Y $91
  end
  process $group_16
    assign \data_i_fsm_next_ce 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "START/1"
      case 4'0001
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      case 4'0010
      attribute \amaranth.decoding "ADDR-ACK/3"
      case 4'0011
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      case 4'0100
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup { \bus_sample { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
          case 4'1---
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $91
              case 1'1
                assign \data_i_fsm_next_ce 1'1
            end
        end
      attribute \amaranth.decoding "WRITE-ACK/5"
      case 4'0101
      attribute \amaranth.decoding "READ-STRETCH/6"
      case 4'0110
      attribute \amaranth.decoding "READ-SHIFT/7"
      case 4'0111
      attribute \amaranth.decoding "READ-ACK/8"
      case 4'1000
      attribute \amaranth.decoding ""
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:84"
  wire width 1 \scl_o_fsm_next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:394"
  wire width 1 $93
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:394"
  cell $not $94
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_i
    connect \Y $93
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:395"
  wire width 1 $95
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:395"
  cell $not $96
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $95
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:412"
  wire width 1 $97
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:412"
  cell $not $98
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_i
    connect \Y $97
  end
  process $group_17
    assign \scl_o_fsm_next 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "START/1"
      case 4'0001
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      case 4'0010
      attribute \amaranth.decoding "ADDR-ACK/3"
      case 4'0011
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      case 4'0100
      attribute \amaranth.decoding "WRITE-ACK/5"
      case 4'0101
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { $93 { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
          case 4'1---
            assign \scl_o_fsm_next $95
        end
      attribute \amaranth.decoding "READ-STRETCH/6"
      case 4'0110
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \busy { \bus_start \bus_stop } }
          case 3'--1
          case 3'-1-
          case 3'1--
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $97
              case 1'1
                assign \scl_o_fsm_next 1'0
            end
          case
            assign \scl_o_fsm_next 1'1
        end
      attribute \amaranth.decoding "READ-SHIFT/7"
      case 4'0111
      attribute \amaranth.decoding "READ-ACK/8"
      case 4'1000
      attribute \amaranth.decoding ""
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:86"
  wire width 1 \scl_o_fsm_next_ce
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:394"
  wire width 1 $99
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:394"
  cell $not $100
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_i
    connect \Y $99
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:412"
  wire width 1 $101
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:412"
  cell $not $102
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_i
    connect \Y $101
  end
  process $group_18
    assign \scl_o_fsm_next_ce 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "START/1"
      case 4'0001
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      case 4'0010
      attribute \amaranth.decoding "ADDR-ACK/3"
      case 4'0011
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      case 4'0100
      attribute \amaranth.decoding "WRITE-ACK/5"
      case 4'0101
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { $99 { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
          case 4'1---
            assign \scl_o_fsm_next_ce 1'1
        end
      attribute \amaranth.decoding "READ-STRETCH/6"
      case 4'0110
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \busy { \bus_start \bus_stop } }
          case 3'--1
          case 3'-1-
          case 3'1--
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $101
              case 1'1
                assign \scl_o_fsm_next_ce 1'1
            end
          case
            assign \scl_o_fsm_next_ce 1'1
        end
      attribute \amaranth.decoding "READ-SHIFT/7"
      case 4'0111
      attribute \amaranth.decoding "READ-ACK/8"
      case 4'1000
      attribute \amaranth.decoding ""
      case
    end
  end
  process $group_19
    assign \state$next \state
    assign \state$next \next_state
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \state$next 4'0000
    end
  end
  process $group_20
    assign \bitno$next \bitno
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \bitno_fsm_next_ce
      case 1'1
        assign \bitno$next \bitno_fsm_next
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \bitno$next 3'000
    end
  end
  process $group_21
    assign \shreg_i$next \shreg_i
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \shreg_i_fsm_next_ce
      case 1'1
        assign \shreg_i$next \shreg_i_fsm_next
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \shreg_i$next 8'00000000
    end
  end
  process $group_22
    assign \sda_o$next \sda_o
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \sda_o_fsm_next_ce
      case 1'1
        assign \sda_o$next \sda_o_fsm_next
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \sda_o$next 1'1
    end
  end
  process $group_23
    assign \shreg_o$next \shreg_o
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \shreg_o_fsm_next_ce
      case 1'1
        assign \shreg_o$next \shreg_o_fsm_next
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \shreg_o$next 8'00000000
    end
  end
  process $group_24
    assign \data_i$next \data_i
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \data_i_fsm_next_ce
      case 1'1
        assign \data_i$next \data_i_fsm_next
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \data_i$next 8'00000000
    end
  end
  process $group_25
    assign \scl_o$next \scl_o
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \scl_o_fsm_next_ce
      case 1'1
        assign \scl_o$next \scl_o_fsm_next
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \scl_o$next 1'1
    end
  end
  cell $dff $103
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \is_el$next
    connect \Q \is_el
  end
  cell $dff $104
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \state$next
    connect \Q \state
  end
  cell $dff $105
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D \bitno$next
    connect \Q \bitno
  end
  cell $dff $106
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D \shreg_i$next
    connect \Q \shreg_i
  end
  cell $dff $107
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \sda_o$next
    connect \Q \sda_o
  end
  cell $dff $108
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D \shreg_o$next
    connect \Q \shreg_o
  end
  cell $dff $109
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D \data_i$next
    connect \Q \data_i
  end
  cell $dff $110
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \scl_o$next
    connect \Q \scl_o
  end
  connect \busy 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.i2c_target"
module \i2c_target
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:291"
  wire width 7 input 0 \address
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:296"
  wire width 1 output 1 \write
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:299"
  wire width 1 output 2 \read
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 3 \i2c_0__scl__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 4 \i2c_0__scl__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 5 \i2c_0__sda__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 6 \i2c_0__sda__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 7 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 8 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 9 \i2c_0__scl__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 10 \i2c_0__sda__i
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:293"
  wire width 1 output 11 \start
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:300"
  wire width 8 input 12 \data_o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:298"
  wire width 1 input 13 \ack_o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:297"
  wire width 8 output 14 \data_i
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:21"
  wire width 1 \bus_scl_o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:23"
  wire width 1 \bus_sda_o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:25"
  wire width 1 \bus_bus_sample
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:20"
  wire width 1 \bus_scl_i
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:26"
  wire width 1 \bus_bus_setup
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:27"
  wire width 1 \bus_bus_start
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:22"
  wire width 1 \bus_sda_i
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:28"
  wire width 1 \bus_bus_stop
  cell \bus \bus
    connect \i2c_0__scl__o \i2c_0__scl__o
    connect \i2c_0__scl__oe \i2c_0__scl__oe
    connect \scl_o \bus_scl_o
    connect \i2c_0__sda__o \i2c_0__sda__o
    connect \i2c_0__sda__oe \i2c_0__sda__oe
    connect \sda_o \bus_sda_o
    connect \bus_sample \bus_bus_sample
    connect \scl_i \bus_scl_i
    connect \bus_setup \bus_bus_setup
    connect \bus_start \bus_bus_start
    connect \sda_i \bus_sda_i
    connect \bus_stop \bus_bus_stop
    connect \rst \rst
    connect \clk \clk
    connect \i2c_0__scl__i \i2c_0__scl__i
    connect \i2c_0__sda__i \i2c_0__sda__i
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:141"
  wire width 1 \fsm_is_el
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:141"
  wire width 1 \fsm_is_el$1
  cell \fsm \fsm
    connect \address \address
    connect \is_el \fsm_is_el
    connect \is_el$1 \fsm_is_el$1
    connect \scl_o \bus_scl_o
    connect \sda_o \bus_sda_o
    connect \bus_sample \bus_bus_sample
    connect \scl_i \bus_scl_i
    connect \bus_setup \bus_bus_setup
    connect \bus_start \bus_bus_start
    connect \sda_i \bus_sda_i
    connect \bus_stop \bus_bus_stop
    connect \rst \rst
    connect \clk \clk
    connect \start \start
    connect \data_o \data_o
    connect \ack_o \ack_o
    connect \data_i \data_i
  end
  process $group_0
    assign \write 1'0
    assign \write \fsm_is_el
  end
  process $group_1
    assign \read 1'0
    assign \read \fsm_is_el$1
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.registers"
module \registers
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:296"
  wire width 1 input 0 \write
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:299"
  wire width 1 input 1 \read
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 2 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 3 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:293"
  wire width 1 input 4 \start
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:300"
  wire width 8 output 5 \data_o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:298"
  wire width 1 output 6 \ack_o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:297"
  wire width 8 input 7 \data_i
  attribute \init 1'1
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:171"
  wire width 1 output 8 $signal
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:171"
  wire width 1 $signal$next
  attribute \init 2'00
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:110"
  wire width 2 output 9 $signal$1
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:110"
  wire width 2 $signal$1$next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:111"
  wire width 1 input 10 $signal$2
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:112"
  wire width 32 input 11 $signal$3
  attribute \init 32'00000000000000000000000000000000
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:55"
  wire width 32 \reg_data
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:55"
  wire width 32 \reg_data$next
  process $group_0
    assign \data_o 8'00000000
    assign \data_o \reg_data [7:0]
  end
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:53"
  wire width 1 \latch_addr
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:53"
  wire width 1 \latch_addr$next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:63"
  wire width 1 $4
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:63"
  cell $not $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \latch_addr
    connect \Y $4
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:60"
  wire width 1 $6
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:60"
  cell $lt $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \data_i
    connect \B 3'100
    connect \Y $6
  end
  process $group_1
    assign \ack_o 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \write
      case 1'1
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { $4 \latch_addr }
          case 2'-1
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $6
              case 1'1
                assign \ack_o 1'1
            end
          case 2'1-
            assign \ack_o 1'1
        end
    end
  end
  process $group_2
    assign \latch_addr$next \latch_addr
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \start
      case 1'1
        assign \latch_addr$next 1'1
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \write
      case 1'1
        assign \latch_addr$next 1'0
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \latch_addr$next 1'0
    end
  end
  attribute \init 2'00
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:54"
  wire width 2 \reg_addr
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:54"
  wire width 2 \reg_addr$next
  process $group_3
    assign \reg_addr$next \reg_addr
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \write
      case 1'1
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch \latch_addr
          case 1'1
            assign \reg_addr$next \data_i [1:0]
          case
        end
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \reg_addr$next 2'00
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:171"
  wire width 32 $8
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:171"
  cell $pos $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A $signal
    connect \Y $8
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:110"
  wire width 32 $10
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:110"
  cell $pos $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A $signal$1
    connect \Y $10
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:111"
  wire width 32 $12
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:111"
  cell $pos $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A $signal$2
    connect \Y $12
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:83"
  wire width 32 $14
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:83"
  cell $sshr $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 32
    connect \A \reg_data
    connect \B 4'1000
    connect \Y $14
  end
  process $group_4
    assign \reg_data$next \reg_data
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \write
      case 1'1
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch \latch_addr
          case 1'1
            attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:76"
            switch \data_i
              case 8'00000000
                assign \reg_data$next $8
              case 8'00000001
                assign \reg_data$next $10
              case 8'00000010
                assign \reg_data$next $12
              case 8'--------
                assign \reg_data$next $signal$3
            end
          case
            assign \reg_data$next { \reg_data \data_i } [31:0]
        end
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \read
      case 1'1
        assign \reg_data$next $14
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \reg_data$next 32'00000000000000000000000000000000
    end
  end
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:28"
  wire width 1 \ro_reg_dummy
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:28"
  wire width 1 \ro_reg_dummy$next
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:28"
  wire width 1 \ro_reg_dummy$16
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:28"
  wire width 1 \ro_reg_dummy$16$next
  wire width 1 $17
  wire width 1 $18
  wire width 1 $19
  process $group_5
    assign $signal$next $signal
    assign $signal$1$next $signal$1
    assign \ro_reg_dummy$next \ro_reg_dummy
    assign \ro_reg_dummy$16$next \ro_reg_dummy$16
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \write
      case 1'1
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch \latch_addr
          case 1'1
          case
            attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:79"
            switch \reg_addr
              case 2'00
                assign { $17 $signal$next } { \reg_data \data_i } [1:0]
              case 2'01
                assign $signal$1$next { \reg_data \data_i } [1:0]
              case 2'10
                assign { $18 \ro_reg_dummy$next } { \reg_data \data_i } [1:0]
              case 2'--
                assign { $19 \ro_reg_dummy$16$next } { \reg_data \data_i } [1:0]
            end
        end
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign $signal$next 1'1
        assign $signal$1$next 2'00
        assign \ro_reg_dummy$next 1'0
        assign \ro_reg_dummy$16$next 1'0
    end
  end
  cell $dff $20
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \latch_addr$next
    connect \Q \latch_addr
  end
  cell $dff $21
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \reg_addr$next
    connect \Q \reg_addr
  end
  cell $dff $22
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \reg_data$next
    connect \Q \reg_data
  end
  cell $dff $23
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $signal$next
    connect \Q $signal
  end
  cell $dff $24
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D $signal$1$next
    connect \Q $signal$1
  end
  cell $dff $25
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \ro_reg_dummy$next
    connect \Q \ro_reg_dummy
  end
  cell $dff $26
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \ro_reg_dummy$16$next
    connect \Q \ro_reg_dummy$16
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.fx2_crossbar.bus"
module \bus$1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:267"
  wire width 4 output 2 \flag
  attribute \init 4'0000
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:283"
  wire width 4 output 3 \nrdy_o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:283"
  wire width 4 \nrdy_o$next
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:21"
  wire width 8 input 4 \o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:268"
  wire width 2 input 5 \addr
  attribute \init 2'00
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:275"
  wire width 2 output 6 \addr_p
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:275"
  wire width 2 \addr_p$next
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:25"
  wire width 8 output 7 \i
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:272"
  wire width 1 input 8 \slwr
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:273"
  wire width 1 input 9 \pend
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:282"
  wire width 4 input 10 \nrdy_i
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:276"
  wire width 1 output 11 \slrd_p
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:276"
  wire width 1 \slrd_p$next
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 12 \fx2_0__flag__i_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 4 input 13 \fx2_0__flag__i1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 14 \fx2_0__fifoadr__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 2 output 15 \fx2_0__fifoadr__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 16 \fx2_0__fd__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 17 \fx2_0__fd__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:23"
  wire width 1 input 18 \oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 8 output 19 \fx2_0__fd__o0
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 8 output 20 \fx2_0__fd__o1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 21 \fx2_0__fd__i_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 8 input 22 \fx2_0__fd__i1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 23 \fx2_0__sloe__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 24 \fx2_0__sloe__o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:270"
  wire width 1 input 25 \sloe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 26 \fx2_0__slrd__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 27 \fx2_0__slrd__o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:271"
  wire width 1 input 28 \slrd
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 29 \fx2_0__slwr__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 30 \fx2_0__slwr__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 31 \fx2_0__pktend__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 32 \fx2_0__pktend__o
  process $group_0
    assign \fx2_0__flag__i_clk 1'0
    assign \fx2_0__flag__i_clk \clk
  end
  process $group_1
    assign \flag 4'0000
    assign \flag \fx2_0__flag__i1
  end
  process $group_2
    assign \fx2_0__fifoadr__o_clk 1'0
    assign \fx2_0__fifoadr__o_clk \clk
  end
  process $group_3
    assign \fx2_0__fifoadr__o 2'00
    assign \fx2_0__fifoadr__o \addr
  end
  process $group_4
    assign \fx2_0__fd__o_clk 1'0
    assign \fx2_0__fd__o_clk \clk
  end
  process $group_5
    assign \fx2_0__fd__oe 1'0
    assign \fx2_0__fd__oe \oe
  end
  process $group_6
    assign \fx2_0__fd__o0 8'00000000
    assign \fx2_0__fd__o0 \o
  end
  process $group_7
    assign \fx2_0__fd__o1 8'00000000
    assign \fx2_0__fd__o1 \o
  end
  process $group_8
    assign \fx2_0__fd__i_clk 1'0
    assign \fx2_0__fd__i_clk \clk
  end
  process $group_9
    assign \i 8'00000000
    assign \i \fx2_0__fd__i1
  end
  process $group_10
    assign \fx2_0__sloe__o_clk 1'0
    assign \fx2_0__sloe__o_clk \clk
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:309"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:309"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sloe
    connect \Y $1
  end
  process $group_11
    assign \fx2_0__sloe__o 1'0
    assign \fx2_0__sloe__o $1
  end
  process $group_12
    assign \fx2_0__slrd__o_clk 1'0
    assign \fx2_0__slrd__o_clk \clk
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:311"
  wire width 1 $3
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:311"
  cell $not $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \slrd
    connect \Y $3
  end
  process $group_13
    assign \fx2_0__slrd__o 1'0
    assign \fx2_0__slrd__o $3
  end
  process $group_14
    assign \fx2_0__slwr__o_clk 1'0
    assign \fx2_0__slwr__o_clk \clk
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:313"
  wire width 1 $5
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:313"
  cell $not $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \slwr
    connect \Y $5
  end
  process $group_15
    assign \fx2_0__slwr__o 1'0
    assign \fx2_0__slwr__o $5
  end
  process $group_16
    assign \fx2_0__pktend__o_clk 1'0
    assign \fx2_0__pktend__o_clk \clk
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:315"
  wire width 1 $7
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:315"
  cell $not $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pend
    connect \Y $7
  end
  process $group_17
    assign \fx2_0__pktend__o 1'0
    assign \fx2_0__pktend__o $7
  end
  attribute \init 2'00
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:319"
  wire width 2 \addr_r
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:319"
  wire width 2 \addr_r$next
  process $group_18
    assign \addr_r$next \addr_r
    assign \addr_r$next \addr
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \addr_r$next 2'00
    end
  end
  process $group_19
    assign \addr_p$next \addr_p
    assign \addr_p$next \addr_r
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \addr_p$next 2'00
    end
  end
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:320"
  wire width 1 \slrd_r
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:320"
  wire width 1 \slrd_r$next
  process $group_20
    assign \slrd_r$next \slrd_r
    assign \slrd_r$next \slrd
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \slrd_r$next 1'0
    end
  end
  process $group_21
    assign \slrd_p$next \slrd_p
    assign \slrd_p$next \slrd_r
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \slrd_p$next 1'0
    end
  end
  attribute \init 4'0000
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:321"
  wire width 4 \nrdy_r
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:321"
  wire width 4 \nrdy_r$next
  process $group_22
    assign \nrdy_r$next \nrdy_r
    assign \nrdy_r$next \nrdy_i
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \nrdy_r$next 4'0000
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:328"
  wire width 4 $9
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:328"
  cell $or $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \nrdy_r
    connect \B \nrdy_i
    connect \Y $9
  end
  process $group_23
    assign \nrdy_o$next \nrdy_o
    assign \nrdy_o$next $9
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \nrdy_o$next 4'0000
    end
  end
  cell $dff $11
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \addr_r$next
    connect \Q \addr_r
  end
  cell $dff $12
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \addr_p$next
    connect \Q \addr_p
  end
  cell $dff $13
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \slrd_r$next
    connect \Q \slrd_r
  end
  cell $dff $14
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \slrd_p$next
    connect \Q \slrd_p
  end
  cell $dff $15
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \nrdy_r$next
    connect \Q \nrdy_r
  end
  cell $dff $16
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \nrdy_o$next
    connect \Q \nrdy_o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.fx2_crossbar.in_fifo_0.inner.unbuffered"
module \unbuffered
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/decorators.py:20"
  wire width 1 input 2 \reset
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:78"
  wire width 8 input 3 \w_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 4 \w_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 5 \w_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:83"
  wire width 8 output 6 \r_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 7 \r_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 8 \r_rdy
  attribute \init 9'000000000
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:122"
  wire width 9 output 9 \level
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:122"
  wire width 9 \level$next
  memory width 8 size 511 \storage
  cell $meminit $1
    parameter \MEMID "\\storage"
    parameter \ABITS 9
    parameter \WIDTH 8
    parameter \WORDS 511
    parameter \PRIORITY 0
    connect \ADDR 9'000000000
    connect \DATA 4088'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:144"
  wire width 1 \storage_w_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:144"
  wire width 9 \storage_w_addr
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:144"
  wire width 8 \storage_w_data
  cell $memwr \w_port
    parameter \MEMID "\\storage"
    parameter \ABITS 9
    parameter \WIDTH 8
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \PRIORITY 0
    connect \CLK \clk
    connect \EN { { \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en } }
    connect \ADDR \storage_w_addr
    connect \DATA \storage_w_data
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:146"
  wire width 1 \storage_r_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:146"
  wire width 9 \storage_r_addr
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:146"
  wire width 8 \storage_r_data
  cell $memrd \r_port
    parameter \MEMID "\\storage"
    parameter \ABITS 9
    parameter \WIDTH 8
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \TRANSPARENT 0
    connect \CLK \clk
    connect \EN \storage_r_en
    connect \ADDR \storage_r_addr
    connect \DATA \storage_r_data
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:134"
  wire width 1 $2
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:134"
  cell $ne $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \level
    connect \B 9'111111111
    connect \Y $2
  end
  process $group_0
    assign \w_rdy 1'0
    assign \w_rdy $2
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:135"
  wire width 1 $4
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:135"
  cell $ne $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \level
    connect \B 1'0
    connect \Y $4
  end
  process $group_1
    assign \r_rdy 1'0
    assign \r_rdy $4
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:81"
  wire width 9 \w_level
  process $group_2
    assign \w_level 9'000000000
    assign \w_level \level
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:86"
  wire width 9 \r_level
  process $group_3
    assign \r_level 9'000000000
    assign \r_level \level
  end
  attribute \init 9'000000000
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:147"
  wire width 9 \produce
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:147"
  wire width 9 \produce$next
  process $group_4
    assign \storage_w_addr 9'000000000
    assign \storage_w_addr \produce
  end
  process $group_5
    assign \storage_w_data 8'00000000
    assign \storage_w_data \w_data
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:153"
  wire width 1 $6
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:153"
  cell $and $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_en
    connect \B \w_rdy
    connect \Y $6
  end
  process $group_6
    assign \storage_w_en 1'0
    assign \storage_w_en $6
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:141"
  wire width 1 $8
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:141"
  cell $and $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $8
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 10 $10
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 10 $11
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  cell $add $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A \produce
    connect \B 1'1
    connect \Y $11
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 10 $13
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 1 $14
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  cell $eq $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \produce
    connect \B 9'111111110
    connect \Y $14
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  cell $mux $16
    parameter \WIDTH 10
    connect \A $11
    connect \B 10'0000000000
    connect \S $14
    connect \Y $13
  end
  connect $10 $13
  process $group_7
    assign \produce$next \produce
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:155"
    switch { $8 }
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:155"
      case 1'1
        assign \produce$next $10 [8:0]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch \reset
      case 1'1
        assign \produce$next 9'000000000
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \produce$next 9'000000000
    end
  end
  attribute \init 9'000000000
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:148"
  wire width 9 \consume
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:148"
  wire width 9 \consume$next
  process $group_8
    assign \storage_r_addr 9'000000000
    assign \storage_r_addr \consume
  end
  process $group_9
    assign \r_data 8'00000000
    assign \r_data \storage_r_data
  end
  process $group_10
    assign \storage_r_en 1'1
    assign \storage_r_en \r_en
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:140"
  wire width 1 $17
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:140"
  cell $and $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $17
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 10 $19
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 10 $20
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  cell $add $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A \consume
    connect \B 1'1
    connect \Y $20
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 10 $22
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 1 $23
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  cell $eq $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \consume
    connect \B 9'111111110
    connect \Y $23
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  cell $mux $25
    parameter \WIDTH 10
    connect \A $20
    connect \B 10'0000000000
    connect \S $23
    connect \Y $22
  end
  connect $19 $22
  process $group_11
    assign \consume$next \consume
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:164"
    switch { $17 }
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:164"
      case 1'1
        assign \consume$next $19 [8:0]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch \reset
      case 1'1
        assign \consume$next 9'000000000
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \consume$next 9'000000000
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:141"
  wire width 1 $26
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:141"
  cell $and $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $26
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:167"
  wire width 1 $28
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:140"
  wire width 1 $29
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:140"
  cell $and $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $29
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:167"
  cell $not $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $29
    connect \Y $28
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:167"
  wire width 1 $32
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:167"
  cell $and $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $26
    connect \B $28
    connect \Y $32
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:168"
  wire width 10 $34
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:168"
  wire width 10 $35
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:168"
  cell $add $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A \level
    connect \B 1'1
    connect \Y $35
  end
  connect $34 $35
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:140"
  wire width 1 $37
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:140"
  cell $and $38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $37
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:169"
  wire width 1 $39
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:141"
  wire width 1 $40
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:141"
  cell $and $41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $40
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:169"
  cell $not $42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $40
    connect \Y $39
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:169"
  wire width 1 $43
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:169"
  cell $and $44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $37
    connect \B $39
    connect \Y $43
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:170"
  wire width 10 $45
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:170"
  wire width 10 $46
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:170"
  cell $sub $47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A \level
    connect \B 1'1
    connect \Y $46
  end
  connect $45 $46
  process $group_12
    assign \level$next \level
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:167"
    switch { $32 }
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:167"
      case 1'1
        assign \level$next $34 [8:0]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:169"
    switch { $43 }
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:169"
      case 1'1
        assign \level$next $45 [8:0]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch \reset
      case 1'1
        assign \level$next 9'000000000
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \level$next 9'000000000
    end
  end
  cell $dff $48
    parameter \CLK_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \clk
    connect \D \produce$next
    connect \Q \produce
  end
  cell $dff $49
    parameter \CLK_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \clk
    connect \D \consume$next
    connect \Q \consume
  end
  cell $dff $50
    parameter \CLK_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \clk
    connect \D \level$next
    connect \Q \level
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.fx2_crossbar.in_fifo_0.inner"
module \inner
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 1 \clk
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 2 \r_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \r_rdy$next
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:83"
  wire width 8 output 3 \r_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 4 \r_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/decorators.py:20"
  wire width 1 input 5 \reset
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:78"
  wire width 8 input 6 \w_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 7 \w_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 8 \w_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:78"
  wire width 8 \unbuffered_w_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \unbuffered_w_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 \unbuffered_w_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:83"
  wire width 8 \unbuffered_r_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \unbuffered_r_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \unbuffered_r_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:122"
  wire width 9 \unbuffered_level
  cell \unbuffered \unbuffered
    connect \rst \rst
    connect \clk \clk
    connect \reset \reset
    connect \w_data \unbuffered_w_data
    connect \w_en \unbuffered_w_en
    connect \w_rdy \unbuffered_w_rdy
    connect \r_data \unbuffered_r_data
    connect \r_en \unbuffered_r_en
    connect \r_rdy \unbuffered_r_rdy
    connect \level \unbuffered_level
  end
  process $group_0
    assign \unbuffered_w_data 8'00000000
    assign \unbuffered_w_data \w_data
  end
  process $group_1
    assign \unbuffered_w_en 1'0
    assign \unbuffered_w_en \w_en
  end
  process $group_2
    assign \w_rdy 1'0
    assign \w_rdy \unbuffered_w_rdy
  end
  process $group_3
    assign \r_data 8'00000000
    assign \r_data \unbuffered_r_data
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:250"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:250"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $1
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:250"
  wire width 1 $3
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:250"
  cell $or $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $1
    connect \B \r_en
    connect \Y $3
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:250"
  wire width 1 $5
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:250"
  cell $and $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \unbuffered_r_rdy
    connect \B $3
    connect \Y $5
  end
  process $group_4
    assign \unbuffered_r_en 1'0
    assign \unbuffered_r_en $5
  end
  process $group_5
    assign \r_rdy$next \r_rdy
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:252"
    switch { \r_en \unbuffered_r_en }
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:252"
      case 2'-1
        assign \r_rdy$next 1'1
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:254"
      case 2'1-
        assign \r_rdy$next 1'0
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch \reset
      case 1'1
        assign \r_rdy$next 1'0
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \r_rdy$next 1'0
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:226"
  wire width 10 \level
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:258"
  wire width 10 $7
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:258"
  cell $add $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A \unbuffered_level
    connect \B \r_rdy
    connect \Y $7
  end
  process $group_6
    assign \level 10'0000000000
    assign \level $7
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:81"
  wire width 10 \w_level
  process $group_7
    assign \w_level 10'0000000000
    assign \w_level \level
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:86"
  wire width 10 \r_level
  process $group_8
    assign \r_level 10'0000000000
    assign \r_level \level
  end
  cell $dff $9
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \r_rdy$next
    connect \Q \r_rdy
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.fx2_crossbar.in_fifo_0"
module \in_fifo_0
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:171"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 3 \r_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:228"
  wire width 1 output 4 \pending
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:83"
  wire width 8 output 5 \r_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 6 \r_en
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:229"
  wire width 1 input 7 \flushed
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:227"
  wire width 1 output 8 \complete
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:215"
  wire width 1 input 9 \flush
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:78"
  wire width 8 input 10 \w_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 11 \w_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 12 \w_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/decorators.py:20"
  wire width 1 \inner_reset
  cell \inner \inner
    connect \rst \rst
    connect \clk \clk
    connect \r_rdy \r_rdy
    connect \r_data \r_data
    connect \r_en \r_en
    connect \reset \inner_reset
    connect \w_data \w_data
    connect \w_en \w_en
    connect \w_rdy \w_rdy
  end
  attribute \init 10'0000000000
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:226"
  wire width 10 \queued
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:226"
  wire width 10 \queued$next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:239"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:239"
  cell $and $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $1
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:240"
  wire width 11 $3
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:240"
  wire width 11 $4
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:240"
  cell $add $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A \queued
    connect \B 1'1
    connect \Y $4
  end
  connect $3 $4
  process $group_0
    assign \queued$next \queued
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch { $1 \flushed }
      case 2'-1
        assign \queued$next 10'0000000000
      case 2'1-
        assign \queued$next $3 [9:0]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch \inner_reset
      case 1'1
        assign \queued$next 10'0000000000
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \queued$next 10'0000000000
    end
  end
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:231"
  wire width 1 \_pending
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:231"
  wire width 1 \_pending$next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:239"
  wire width 1 $6
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:239"
  cell $and $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $6
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:236"
  wire width 1 $8
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:236"
  cell $lt $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \queued
    connect \B 10'1000000000
    connect \Y $8
  end
  process $group_1
    assign \_pending$next \_pending
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch { $6 \flushed }
      case 2'-1
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch $8
          case 1'1
            assign \_pending$next 1'0
        end
      case 2'1-
        assign \_pending$next 1'1
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch \inner_reset
      case 1'1
        assign \_pending$next 1'0
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \_pending$next 1'0
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:245"
  wire width 1 $10
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:245"
  cell $ge $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \queued
    connect \B 10'1000000000
    connect \Y $10
  end
  process $group_2
    assign \complete 1'0
    assign \complete $10
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:246"
  wire width 1 $12
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:246"
  cell $and $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_pending
    connect \B \flush
    connect \Y $12
  end
  process $group_3
    assign \pending 1'0
    assign \pending $12
  end
  process $group_4
    assign \inner_reset 1'0
    assign \inner_reset $signal
  end
  cell $dff $14
    parameter \CLK_POLARITY 1
    parameter \WIDTH 10
    connect \CLK \clk
    connect \D \queued$next
    connect \Q \queued
  end
  cell $dff $15
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \_pending$next
    connect \Q \_pending
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.fx2_crossbar.out_fifo_0.inner.unbuffered"
module \unbuffered$3
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/decorators.py:20"
  wire width 1 input 2 \reset
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:78"
  wire width 8 input 3 \w_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 4 \w_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 5 \w_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:83"
  wire width 8 output 6 \r_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 7 \r_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 8 \r_rdy
  attribute \init 9'000000000
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:122"
  wire width 9 output 9 \level
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:122"
  wire width 9 \level$next
  memory width 8 size 511 \storage
  cell $meminit $1
    parameter \MEMID "\\storage"
    parameter \ABITS 9
    parameter \WIDTH 8
    parameter \WORDS 511
    parameter \PRIORITY 0
    connect \ADDR 9'000000000
    connect \DATA 4088'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:144"
  wire width 1 \storage_w_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:144"
  wire width 9 \storage_w_addr
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:144"
  wire width 8 \storage_w_data
  cell $memwr \w_port
    parameter \MEMID "\\storage"
    parameter \ABITS 9
    parameter \WIDTH 8
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \PRIORITY 0
    connect \CLK \clk
    connect \EN { { \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en } }
    connect \ADDR \storage_w_addr
    connect \DATA \storage_w_data
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:146"
  wire width 1 \storage_r_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:146"
  wire width 9 \storage_r_addr
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:146"
  wire width 8 \storage_r_data
  cell $memrd \r_port
    parameter \MEMID "\\storage"
    parameter \ABITS 9
    parameter \WIDTH 8
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \TRANSPARENT 0
    connect \CLK \clk
    connect \EN \storage_r_en
    connect \ADDR \storage_r_addr
    connect \DATA \storage_r_data
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:134"
  wire width 1 $2
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:134"
  cell $ne $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \level
    connect \B 9'111111111
    connect \Y $2
  end
  process $group_0
    assign \w_rdy 1'0
    assign \w_rdy $2
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:135"
  wire width 1 $4
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:135"
  cell $ne $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \level
    connect \B 1'0
    connect \Y $4
  end
  process $group_1
    assign \r_rdy 1'0
    assign \r_rdy $4
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:81"
  wire width 9 \w_level
  process $group_2
    assign \w_level 9'000000000
    assign \w_level \level
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:86"
  wire width 9 \r_level
  process $group_3
    assign \r_level 9'000000000
    assign \r_level \level
  end
  attribute \init 9'000000000
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:147"
  wire width 9 \produce
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:147"
  wire width 9 \produce$next
  process $group_4
    assign \storage_w_addr 9'000000000
    assign \storage_w_addr \produce
  end
  process $group_5
    assign \storage_w_data 8'00000000
    assign \storage_w_data \w_data
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:153"
  wire width 1 $6
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:153"
  cell $and $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_en
    connect \B \w_rdy
    connect \Y $6
  end
  process $group_6
    assign \storage_w_en 1'0
    assign \storage_w_en $6
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:141"
  wire width 1 $8
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:141"
  cell $and $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $8
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 10 $10
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 10 $11
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  cell $add $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A \produce
    connect \B 1'1
    connect \Y $11
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 10 $13
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 1 $14
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  cell $eq $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \produce
    connect \B 9'111111110
    connect \Y $14
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  cell $mux $16
    parameter \WIDTH 10
    connect \A $11
    connect \B 10'0000000000
    connect \S $14
    connect \Y $13
  end
  connect $10 $13
  process $group_7
    assign \produce$next \produce
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:155"
    switch { $8 }
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:155"
      case 1'1
        assign \produce$next $10 [8:0]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch \reset
      case 1'1
        assign \produce$next 9'000000000
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \produce$next 9'000000000
    end
  end
  attribute \init 9'000000000
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:148"
  wire width 9 \consume
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:148"
  wire width 9 \consume$next
  process $group_8
    assign \storage_r_addr 9'000000000
    assign \storage_r_addr \consume
  end
  process $group_9
    assign \r_data 8'00000000
    assign \r_data \storage_r_data
  end
  process $group_10
    assign \storage_r_en 1'1
    assign \storage_r_en \r_en
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:140"
  wire width 1 $17
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:140"
  cell $and $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $17
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 10 $19
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 10 $20
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  cell $add $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A \consume
    connect \B 1'1
    connect \Y $20
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 10 $22
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 1 $23
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  cell $eq $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \consume
    connect \B 9'111111110
    connect \Y $23
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  cell $mux $25
    parameter \WIDTH 10
    connect \A $20
    connect \B 10'0000000000
    connect \S $23
    connect \Y $22
  end
  connect $19 $22
  process $group_11
    assign \consume$next \consume
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:164"
    switch { $17 }
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:164"
      case 1'1
        assign \consume$next $19 [8:0]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch \reset
      case 1'1
        assign \consume$next 9'000000000
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \consume$next 9'000000000
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:141"
  wire width 1 $26
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:141"
  cell $and $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $26
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:167"
  wire width 1 $28
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:140"
  wire width 1 $29
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:140"
  cell $and $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $29
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:167"
  cell $not $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $29
    connect \Y $28
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:167"
  wire width 1 $32
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:167"
  cell $and $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $26
    connect \B $28
    connect \Y $32
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:168"
  wire width 10 $34
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:168"
  wire width 10 $35
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:168"
  cell $add $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A \level
    connect \B 1'1
    connect \Y $35
  end
  connect $34 $35
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:140"
  wire width 1 $37
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:140"
  cell $and $38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $37
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:169"
  wire width 1 $39
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:141"
  wire width 1 $40
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:141"
  cell $and $41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $40
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:169"
  cell $not $42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $40
    connect \Y $39
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:169"
  wire width 1 $43
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:169"
  cell $and $44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $37
    connect \B $39
    connect \Y $43
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:170"
  wire width 10 $45
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:170"
  wire width 10 $46
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:170"
  cell $sub $47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A \level
    connect \B 1'1
    connect \Y $46
  end
  connect $45 $46
  process $group_12
    assign \level$next \level
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:167"
    switch { $32 }
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:167"
      case 1'1
        assign \level$next $34 [8:0]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:169"
    switch { $43 }
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:169"
      case 1'1
        assign \level$next $45 [8:0]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch \reset
      case 1'1
        assign \level$next 9'000000000
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \level$next 9'000000000
    end
  end
  cell $dff $48
    parameter \CLK_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \clk
    connect \D \produce$next
    connect \Q \produce
  end
  cell $dff $49
    parameter \CLK_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \clk
    connect \D \consume$next
    connect \Q \consume
  end
  cell $dff $50
    parameter \CLK_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \clk
    connect \D \level$next
    connect \Q \level
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.fx2_crossbar.out_fifo_0.inner"
module \inner$2
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 2 \w_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:78"
  wire width 8 input 3 \w_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 4 \w_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/decorators.py:20"
  wire width 1 input 5 \reset
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:83"
  wire width 8 output 6 \r_data
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 7 \r_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \r_rdy$next
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 8 \r_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:78"
  wire width 8 \unbuffered_w_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \unbuffered_w_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 \unbuffered_w_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:83"
  wire width 8 \unbuffered_r_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \unbuffered_r_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \unbuffered_r_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:122"
  wire width 9 \unbuffered_level
  cell \unbuffered$3 \unbuffered
    connect \rst \rst
    connect \clk \clk
    connect \reset \reset
    connect \w_data \unbuffered_w_data
    connect \w_en \unbuffered_w_en
    connect \w_rdy \unbuffered_w_rdy
    connect \r_data \unbuffered_r_data
    connect \r_en \unbuffered_r_en
    connect \r_rdy \unbuffered_r_rdy
    connect \level \unbuffered_level
  end
  process $group_0
    assign \unbuffered_w_data 8'00000000
    assign \unbuffered_w_data \w_data
  end
  process $group_1
    assign \unbuffered_w_en 1'0
    assign \unbuffered_w_en \w_en
  end
  process $group_2
    assign \w_rdy 1'0
    assign \w_rdy \unbuffered_w_rdy
  end
  process $group_3
    assign \r_data 8'00000000
    assign \r_data \unbuffered_r_data
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:250"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:250"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $1
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:250"
  wire width 1 $3
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:250"
  cell $or $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $1
    connect \B \r_en
    connect \Y $3
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:250"
  wire width 1 $5
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:250"
  cell $and $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \unbuffered_r_rdy
    connect \B $3
    connect \Y $5
  end
  process $group_4
    assign \unbuffered_r_en 1'0
    assign \unbuffered_r_en $5
  end
  process $group_5
    assign \r_rdy$next \r_rdy
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:252"
    switch { \r_en \unbuffered_r_en }
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:252"
      case 2'-1
        assign \r_rdy$next 1'1
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:254"
      case 2'1-
        assign \r_rdy$next 1'0
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch \reset
      case 1'1
        assign \r_rdy$next 1'0
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \r_rdy$next 1'0
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:226"
  wire width 10 \level
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:258"
  wire width 10 $7
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:258"
  cell $add $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A \unbuffered_level
    connect \B \r_rdy
    connect \Y $7
  end
  process $group_6
    assign \level 10'0000000000
    assign \level $7
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:81"
  wire width 10 \w_level
  process $group_7
    assign \w_level 10'0000000000
    assign \w_level \level
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:86"
  wire width 10 \r_level
  process $group_8
    assign \r_level 10'0000000000
    assign \r_level \level
  end
  cell $dff $9
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \r_rdy$next
    connect \Q \r_rdy
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.fx2_crossbar.out_fifo_0.skid"
module \skid
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 2 \r_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:83"
  wire width 8 output 3 \r_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 4 \r_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:78"
  wire width 8 input 5 \w_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 6 \w_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 7 \w_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/decorators.py:20"
  wire width 1 input 8 \reset
  memory width 8 size 3 \storage
  cell $meminit $1
    parameter \MEMID "\\storage"
    parameter \ABITS 2
    parameter \WIDTH 8
    parameter \WORDS 3
    parameter \PRIORITY 0
    connect \ADDR 2'00
    connect \DATA 24'000000000000000000000000
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:144"
  wire width 1 \storage_w_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:144"
  wire width 2 \storage_w_addr
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:144"
  wire width 8 \storage_w_data
  cell $memwr \w_port
    parameter \MEMID "\\storage"
    parameter \ABITS 2
    parameter \WIDTH 8
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \PRIORITY 0
    connect \CLK \clk
    connect \EN { { \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en } }
    connect \ADDR \storage_w_addr
    connect \DATA \storage_w_data
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:146"
  wire width 2 \storage_r_addr
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:146"
  wire width 8 \storage_r_data
  cell $memrd \r_port
    parameter \MEMID "\\storage"
    parameter \ABITS 2
    parameter \WIDTH 8
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 1
    parameter \TRANSPARENT 1
    connect \CLK 1'0
    connect \EN 1'1
    connect \ADDR \storage_r_addr
    connect \DATA \storage_r_data
  end
  attribute \init 2'00
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:122"
  wire width 2 \level
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:122"
  wire width 2 \level$next
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:134"
  wire width 1 $2
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:134"
  cell $ne $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \level
    connect \B 2'11
    connect \Y $2
  end
  process $group_0
    assign \w_rdy 1'0
    assign \w_rdy $2
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:135"
  wire width 1 $4
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:135"
  cell $ne $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \level
    connect \B 1'0
    connect \Y $4
  end
  process $group_1
    assign \r_rdy 1'0
    assign \r_rdy $4
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:81"
  wire width 2 \w_level
  process $group_2
    assign \w_level 2'00
    assign \w_level \level
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:86"
  wire width 2 \r_level
  process $group_3
    assign \r_level 2'00
    assign \r_level \level
  end
  attribute \init 2'00
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:147"
  wire width 2 \produce
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:147"
  wire width 2 \produce$next
  process $group_4
    assign \storage_w_addr 2'00
    assign \storage_w_addr \produce
  end
  process $group_5
    assign \storage_w_data 8'00000000
    assign \storage_w_data \w_data
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:153"
  wire width 1 $6
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:153"
  cell $and $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_en
    connect \B \w_rdy
    connect \Y $6
  end
  process $group_6
    assign \storage_w_en 1'0
    assign \storage_w_en $6
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:141"
  wire width 1 $8
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:141"
  cell $and $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $8
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 3 $10
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 3 $11
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  cell $add $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \produce
    connect \B 1'1
    connect \Y $11
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 3 $13
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 1 $14
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  cell $eq $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \produce
    connect \B 2'10
    connect \Y $14
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  cell $mux $16
    parameter \WIDTH 3
    connect \A $11
    connect \B 3'000
    connect \S $14
    connect \Y $13
  end
  connect $10 $13
  process $group_7
    assign \produce$next \produce
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:155"
    switch { $8 }
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:155"
      case 1'1
        assign \produce$next $10 [1:0]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch \reset
      case 1'1
        assign \produce$next 2'00
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \produce$next 2'00
    end
  end
  attribute \init 2'00
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:148"
  wire width 2 \consume
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:148"
  wire width 2 \consume$next
  process $group_8
    assign \storage_r_addr 2'00
    assign \storage_r_addr \consume
  end
  process $group_9
    assign \r_data 8'00000000
    assign \r_data \storage_r_data
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:140"
  wire width 1 $17
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:140"
  cell $and $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $17
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 3 $19
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 3 $20
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  cell $add $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \consume
    connect \B 1'1
    connect \Y $20
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 3 $22
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 1 $23
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  cell $eq $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \consume
    connect \B 2'10
    connect \Y $23
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  cell $mux $25
    parameter \WIDTH 3
    connect \A $20
    connect \B 3'000
    connect \S $23
    connect \Y $22
  end
  connect $19 $22
  process $group_10
    assign \consume$next \consume
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:164"
    switch { $17 }
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:164"
      case 1'1
        assign \consume$next $19 [1:0]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch \reset
      case 1'1
        assign \consume$next 2'00
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \consume$next 2'00
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:141"
  wire width 1 $26
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:141"
  cell $and $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $26
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:167"
  wire width 1 $28
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:140"
  wire width 1 $29
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:140"
  cell $and $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $29
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:167"
  cell $not $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $29
    connect \Y $28
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:167"
  wire width 1 $32
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:167"
  cell $and $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $26
    connect \B $28
    connect \Y $32
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:168"
  wire width 3 $34
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:168"
  wire width 3 $35
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:168"
  cell $add $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \level
    connect \B 1'1
    connect \Y $35
  end
  connect $34 $35
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:140"
  wire width 1 $37
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:140"
  cell $and $38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $37
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:169"
  wire width 1 $39
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:141"
  wire width 1 $40
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:141"
  cell $and $41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $40
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:169"
  cell $not $42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $40
    connect \Y $39
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:169"
  wire width 1 $43
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:169"
  cell $and $44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $37
    connect \B $39
    connect \Y $43
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:170"
  wire width 3 $45
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:170"
  wire width 3 $46
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:170"
  cell $sub $47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \level
    connect \B 1'1
    connect \Y $46
  end
  connect $45 $46
  process $group_11
    assign \level$next \level
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:167"
    switch { $32 }
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:167"
      case 1'1
        assign \level$next $34 [1:0]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:169"
    switch { $43 }
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:169"
      case 1'1
        assign \level$next $45 [1:0]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch \reset
      case 1'1
        assign \level$next 2'00
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \level$next 2'00
    end
  end
  cell $dff $48
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \produce$next
    connect \Q \produce
  end
  cell $dff $49
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \consume$next
    connect \Q \consume
  end
  cell $dff $50
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \level$next
    connect \Q \level
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.fx2_crossbar.out_fifo_0"
module \out_fifo_0
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:171"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 3 \w_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:78"
  wire width 8 input 4 \w_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 5 \w_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:83"
  wire width 8 output 6 \r_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 7 \r_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 8 \r_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:78"
  wire width 8 \inner_w_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \inner_w_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/decorators.py:20"
  wire width 1 \inner_reset
  cell \inner$2 \inner
    connect \rst \rst
    connect \clk \clk
    connect \w_rdy \w_rdy
    connect \w_data \inner_w_data
    connect \w_en \inner_w_en
    connect \reset \inner_reset
    connect \r_data \r_data
    connect \r_rdy \r_rdy
    connect \r_en \r_en
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \skid_r_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:83"
  wire width 8 \skid_r_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \skid_r_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:78"
  wire width 8 \skid_w_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \skid_w_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 \skid_w_rdy
  cell \skid \skid
    connect \rst \rst
    connect \clk \clk
    connect \r_rdy \skid_r_rdy
    connect \r_data \skid_r_data
    connect \r_en \skid_r_en
    connect \w_data \skid_w_data
    connect \w_en \skid_w_en
    connect \w_rdy \skid_w_rdy
    connect \reset \inner_reset
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \skid_r_rdy
    connect \Y $1
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  wire width 1 $3
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  cell $and $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B $1
    connect \Y $3
  end
  process $group_0
    assign \inner_w_data 8'00000000
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \skid_r_rdy
      case 1'1
        assign \inner_w_data \skid_r_data
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch $3
      case 1'1
        assign \inner_w_data \w_data
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  wire width 1 $5
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  cell $not $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \skid_r_rdy
    connect \Y $5
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  wire width 1 $7
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  cell $and $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B $5
    connect \Y $7
  end
  process $group_1
    assign \inner_w_en 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \skid_r_rdy
      case 1'1
        assign \inner_w_en 1'1
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch $7
      case 1'1
        assign \inner_w_en \w_en
      case
    end
  end
  process $group_2
    assign \skid_r_en 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \skid_r_rdy
      case 1'1
        assign \skid_r_en \w_rdy
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 \w_rdy$9
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  wire width 1 $10
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  cell $not $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \skid_r_rdy
    connect \Y $10
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  wire width 1 $12
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  cell $and $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B $10
    connect \Y $12
  end
  process $group_3
    assign \w_rdy$9 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch $12
      case 1'1
        assign \w_rdy$9 \w_rdy
      case
        assign \w_rdy$9 \skid_w_rdy
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  wire width 1 $14
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  cell $not $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \skid_r_rdy
    connect \Y $14
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  wire width 1 $16
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  cell $and $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B $14
    connect \Y $16
  end
  process $group_4
    assign \skid_w_data 8'00000000
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch $16
      case 1'1
      case
        assign \skid_w_data \w_data
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  wire width 1 $18
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  cell $not $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \skid_r_rdy
    connect \Y $18
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  wire width 1 $20
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  cell $and $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B $18
    connect \Y $20
  end
  process $group_5
    assign \skid_w_en 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch $20
      case 1'1
      case
        assign \skid_w_en \w_en
    end
  end
  process $group_6
    assign \inner_reset 1'0
    assign \inner_reset $signal
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.fx2_crossbar.fsm"
module \fsm$4
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:368"
  wire width 4 input 2 \rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 input 3 \w_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 input 4 \w_rdy$1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 input 5 \r_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:228"
  wire width 1 input 6 \pending
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 input 7 \r_rdy$2
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:261"
  wire width 1 input 8 \pending$3
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:267"
  wire width 4 input 9 \flag
  attribute \init 2'00
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:268"
  wire width 2 output 10 \addr
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:268"
  wire width 2 \addr$next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:275"
  wire width 2 input 11 \addr_p
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:272"
  wire width 1 output 12 \slwr
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:273"
  wire width 1 output 13 \pend
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:23"
  wire width 1 output 14 \oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:23"
  wire width 1 \oe$next
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:270"
  wire width 1 output 15 \sloe
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:270"
  wire width 1 \sloe$next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:271"
  wire width 1 output 16 \slrd
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:227"
  wire width 1 input 17 \complete
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:169"
  wire width 3 \next_state
  attribute \init 3'000
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:168"
  wire width 3 \state
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:168"
  wire width 3 \state$next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  wire width 1 $4
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  wire width 1 $5
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  cell $not $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \complete
    connect \Y $5
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  wire width 1 $7
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  cell $and $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $5
    connect \B \r_rdy
    connect \Y $7
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:421"
  wire width 1 $9
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:421"
  cell $or $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \complete
    connect \B \pending
    connect \Y $9
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  wire width 1 $11
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:260"
  wire width 1 \complete$12
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  cell $not $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \complete$12
    connect \Y $11
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  wire width 1 $14
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  cell $and $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $11
    connect \B \r_rdy$2
    connect \Y $14
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:421"
  wire width 1 $16
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:421"
  cell $or $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \complete$12
    connect \B \pending$3
    connect \Y $16
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:376"
  wire width 1 $18
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:376"
  cell $shift $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \flag
    connect \B \addr
    connect \Y $18
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:376"
  wire width 1 $20
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:376"
  cell $shift $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \flag
    connect \B \addr
    connect \Y $20
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:429"
  wire width 1 $22
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:429"
  cell $and $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $20
    connect \B \w_rdy
    connect \Y $22
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:376"
  wire width 1 $24
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:376"
  cell $shift $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \flag
    connect \B \addr
    connect \Y $24
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:429"
  wire width 1 $26
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:429"
  cell $and $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $24
    connect \B \w_rdy$1
    connect \Y $26
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:130"
  wire width 1 $28
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:130"
  cell $reduce_bool $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \rdy
    connect \Y $28
  end
  process $group_0
    assign \next_state 3'000
    assign \next_state \state
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "DRIVE/1"
      case 3'001
        assign \next_state 3'010
      attribute \amaranth.decoding "SETUP/2"
      case 3'010
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch \addr [1]
          case 1'1
            assign \next_state 3'011
          case
            assign \next_state 3'100
        end
      attribute \amaranth.decoding "IN-XFER/3"
      case 3'011
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
        switch \addr [0]
          case 1'0
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch { $9 $7 }
              case 2'-1
              case 2'1-
                assign \next_state 3'000
              case
                assign \next_state 3'000
            end
          case 1'-
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch { $16 $14 }
              case 2'-1
              case 2'1-
                assign \next_state 3'000
              case
                assign \next_state 3'000
            end
        end
      attribute \amaranth.decoding "OUT-XFER/4"
      case 3'100
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:429"
        switch \addr_p [0]
          case 1'0
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $22
              case 1'1
              case
                assign \next_state 3'000
            end
          case 1'-
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $26
              case 1'1
              case
                assign \next_state 3'000
            end
        end
      attribute \amaranth.decoding ""
      case
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch $28
          case 1'1
            assign \next_state 3'001
        end
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:84"
  wire width 1 \oe_fsm_next
  process $group_1
    assign \oe_fsm_next 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "DRIVE/1"
      case 3'001
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch \addr [1]
          case 1'1
            assign \oe_fsm_next 1'1
          case
        end
      attribute \amaranth.decoding "SETUP/2"
      case 3'010
      attribute \amaranth.decoding "IN-XFER/3"
      case 3'011
      attribute \amaranth.decoding "OUT-XFER/4"
      case 3'100
      attribute \amaranth.decoding ""
      case
        assign \oe_fsm_next 1'0
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:86"
  wire width 1 \oe_fsm_next_ce
  process $group_2
    assign \oe_fsm_next_ce 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "DRIVE/1"
      case 3'001
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch \addr [1]
          case 1'1
            assign \oe_fsm_next_ce 1'1
          case
        end
      attribute \amaranth.decoding "SETUP/2"
      case 3'010
      attribute \amaranth.decoding "IN-XFER/3"
      case 3'011
      attribute \amaranth.decoding "OUT-XFER/4"
      case 3'100
      attribute \amaranth.decoding ""
      case
        assign \oe_fsm_next_ce 1'1
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:84"
  wire width 1 \sloe_fsm_next
  process $group_3
    assign \sloe_fsm_next 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "DRIVE/1"
      case 3'001
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch \addr [1]
          case 1'1
          case
            assign \sloe_fsm_next 1'1
        end
      attribute \amaranth.decoding "SETUP/2"
      case 3'010
      attribute \amaranth.decoding "IN-XFER/3"
      case 3'011
      attribute \amaranth.decoding "OUT-XFER/4"
      case 3'100
      attribute \amaranth.decoding ""
      case
        assign \sloe_fsm_next 1'0
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:86"
  wire width 1 \sloe_fsm_next_ce
  process $group_4
    assign \sloe_fsm_next_ce 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "DRIVE/1"
      case 3'001
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch \addr [1]
          case 1'1
          case
            assign \sloe_fsm_next_ce 1'1
        end
      attribute \amaranth.decoding "SETUP/2"
      case 3'010
      attribute \amaranth.decoding "IN-XFER/3"
      case 3'011
      attribute \amaranth.decoding "OUT-XFER/4"
      case 3'100
      attribute \amaranth.decoding ""
      case
        assign \sloe_fsm_next_ce 1'1
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  wire width 1 $30
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  wire width 1 $31
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  cell $not $32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \complete
    connect \Y $31
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  wire width 1 $33
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  cell $and $34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $31
    connect \B \r_rdy
    connect \Y $33
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:421"
  wire width 1 $35
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:421"
  cell $or $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \complete
    connect \B \pending
    connect \Y $35
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  wire width 1 $37
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  cell $not $38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \complete$12
    connect \Y $37
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  wire width 1 $39
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  cell $and $40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $37
    connect \B \r_rdy$2
    connect \Y $39
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:421"
  wire width 1 $41
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:421"
  cell $or $42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \complete$12
    connect \B \pending$3
    connect \Y $41
  end
  process $group_5
    assign \slwr 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "DRIVE/1"
      case 3'001
      attribute \amaranth.decoding "SETUP/2"
      case 3'010
      attribute \amaranth.decoding "IN-XFER/3"
      case 3'011
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
        switch \addr [0]
          case 1'0
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch { $35 $33 }
              case 2'-1
                assign \slwr 1'1
              case 2'1-
              case
            end
          case 1'-
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch { $41 $39 }
              case 2'-1
                assign \slwr 1'1
              case 2'1-
              case
            end
        end
      attribute \amaranth.decoding "OUT-XFER/4"
      case 3'100
      attribute \amaranth.decoding ""
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  wire width 1 $43
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  wire width 1 $44
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  cell $not $45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \complete
    connect \Y $44
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  wire width 1 $46
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  cell $and $47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $44
    connect \B \r_rdy
    connect \Y $46
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:421"
  wire width 1 $48
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:421"
  cell $or $49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \complete
    connect \B \pending
    connect \Y $48
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  wire width 1 $50
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  cell $not $51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \complete$12
    connect \Y $50
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  wire width 1 $52
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  cell $and $53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $50
    connect \B \r_rdy$2
    connect \Y $52
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:421"
  wire width 1 $54
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:421"
  cell $or $55
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \complete$12
    connect \B \pending$3
    connect \Y $54
  end
  process $group_6
    assign \pend 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "DRIVE/1"
      case 3'001
      attribute \amaranth.decoding "SETUP/2"
      case 3'010
      attribute \amaranth.decoding "IN-XFER/3"
      case 3'011
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
        switch \addr [0]
          case 1'0
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch { $48 $46 }
              case 2'-1
              case 2'1-
                assign \pend 1'1
              case
            end
          case 1'-
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch { $54 $52 }
              case 2'-1
              case 2'1-
                assign \pend 1'1
              case
            end
        end
      attribute \amaranth.decoding "OUT-XFER/4"
      case 3'100
      attribute \amaranth.decoding ""
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:376"
  wire width 1 $56
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:376"
  cell $shift $57
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \flag
    connect \B \addr
    connect \Y $56
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:376"
  wire width 1 $58
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:376"
  cell $shift $59
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \flag
    connect \B \addr
    connect \Y $58
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:429"
  wire width 1 $60
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:429"
  cell $and $61
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $58
    connect \B \w_rdy
    connect \Y $60
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:376"
  wire width 1 $62
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:376"
  cell $shift $63
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \flag
    connect \B \addr
    connect \Y $62
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:429"
  wire width 1 $64
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:429"
  cell $and $65
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $62
    connect \B \w_rdy$1
    connect \Y $64
  end
  process $group_7
    assign \slrd 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "DRIVE/1"
      case 3'001
      attribute \amaranth.decoding "SETUP/2"
      case 3'010
      attribute \amaranth.decoding "IN-XFER/3"
      case 3'011
      attribute \amaranth.decoding "OUT-XFER/4"
      case 3'100
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:429"
        switch \addr_p [0]
          case 1'0
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $60
              case 1'1
                assign \slrd 1'1
              case
            end
          case 1'-
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $64
              case 1'1
                assign \slrd 1'1
              case
            end
        end
      attribute \amaranth.decoding ""
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:84"
  wire width 2 \addr_fsm_next
  process $group_8
    assign \addr_fsm_next 2'00
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "DRIVE/1"
      case 3'001
      attribute \amaranth.decoding "SETUP/2"
      case 3'010
      attribute \amaranth.decoding "IN-XFER/3"
      case 3'011
      attribute \amaranth.decoding "OUT-XFER/4"
      case 3'100
      attribute \amaranth.decoding ""
      case
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
        switch { \addr \rdy }
          case 6'000000
            assign \addr_fsm_next 2'01
          case 6'000001
            assign \addr_fsm_next 2'00
          case 6'000010
            assign \addr_fsm_next 2'01
          case 6'000011
            assign \addr_fsm_next 2'00
          case 6'000100
            assign \addr_fsm_next 2'10
          case 6'000101
            assign \addr_fsm_next 2'00
          case 6'000110
            assign \addr_fsm_next 2'01
          case 6'000111
            assign \addr_fsm_next 2'00
          case 6'001000
            assign \addr_fsm_next 2'11
          case 6'001001
            assign \addr_fsm_next 2'00
          case 6'001010
            assign \addr_fsm_next 2'01
          case 6'001011
            assign \addr_fsm_next 2'00
          case 6'001100
            assign \addr_fsm_next 2'10
          case 6'001101
            assign \addr_fsm_next 2'00
          case 6'001110
            assign \addr_fsm_next 2'01
          case 6'001111
            assign \addr_fsm_next 2'00
          case 6'010000
            assign \addr_fsm_next 2'10
          case 6'010001
            assign \addr_fsm_next 2'00
          case 6'010010
            assign \addr_fsm_next 2'01
          case 6'010011
            assign \addr_fsm_next 2'01
          case 6'010100
            assign \addr_fsm_next 2'10
          case 6'010101
            assign \addr_fsm_next 2'10
          case 6'010110
            assign \addr_fsm_next 2'01
          case 6'010111
            assign \addr_fsm_next 2'01
          case 6'011000
            assign \addr_fsm_next 2'11
          case 6'011001
            assign \addr_fsm_next 2'11
          case 6'011010
            assign \addr_fsm_next 2'01
          case 6'011011
            assign \addr_fsm_next 2'01
          case 6'011100
            assign \addr_fsm_next 2'10
          case 6'011101
            assign \addr_fsm_next 2'10
          case 6'011110
            assign \addr_fsm_next 2'01
          case 6'011111
            assign \addr_fsm_next 2'01
          case 6'100000
            assign \addr_fsm_next 2'11
          case 6'100001
            assign \addr_fsm_next 2'00
          case 6'100010
            assign \addr_fsm_next 2'01
          case 6'100011
            assign \addr_fsm_next 2'00
          case 6'100100
            assign \addr_fsm_next 2'10
          case 6'100101
            assign \addr_fsm_next 2'10
          case 6'100110
            assign \addr_fsm_next 2'10
          case 6'100111
            assign \addr_fsm_next 2'10
          case 6'101000
            assign \addr_fsm_next 2'11
          case 6'101001
            assign \addr_fsm_next 2'11
          case 6'101010
            assign \addr_fsm_next 2'11
          case 6'101011
            assign \addr_fsm_next 2'11
          case 6'101100
            assign \addr_fsm_next 2'10
          case 6'101101
            assign \addr_fsm_next 2'10
          case 6'101110
            assign \addr_fsm_next 2'10
          case 6'101111
            assign \addr_fsm_next 2'10
          case 6'110000
            assign \addr_fsm_next 2'00
          case 6'110001
            assign \addr_fsm_next 2'00
          case 6'110010
            assign \addr_fsm_next 2'01
          case 6'110011
            assign \addr_fsm_next 2'00
          case 6'110100
            assign \addr_fsm_next 2'10
          case 6'110101
            assign \addr_fsm_next 2'00
          case 6'110110
            assign \addr_fsm_next 2'01
          case 6'110111
            assign \addr_fsm_next 2'00
          case 6'111000
            assign \addr_fsm_next 2'11
          case 6'111001
            assign \addr_fsm_next 2'11
          case 6'111010
            assign \addr_fsm_next 2'11
          case 6'111011
            assign \addr_fsm_next 2'11
          case 6'111100
            assign \addr_fsm_next 2'11
          case 6'111101
            assign \addr_fsm_next 2'11
          case 6'111110
            assign \addr_fsm_next 2'11
          case 6'111111
            assign \addr_fsm_next 2'11
        end
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:86"
  wire width 1 \addr_fsm_next_ce
  process $group_9
    assign \addr_fsm_next_ce 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "DRIVE/1"
      case 3'001
      attribute \amaranth.decoding "SETUP/2"
      case 3'010
      attribute \amaranth.decoding "IN-XFER/3"
      case 3'011
      attribute \amaranth.decoding "OUT-XFER/4"
      case 3'100
      attribute \amaranth.decoding ""
      case
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
        switch { \addr \rdy }
          case 6'000000
            assign \addr_fsm_next_ce 1'1
          case 6'000001
            assign \addr_fsm_next_ce 1'1
          case 6'000010
            assign \addr_fsm_next_ce 1'1
          case 6'000011
            assign \addr_fsm_next_ce 1'1
          case 6'000100
            assign \addr_fsm_next_ce 1'1
          case 6'000101
            assign \addr_fsm_next_ce 1'1
          case 6'000110
            assign \addr_fsm_next_ce 1'1
          case 6'000111
            assign \addr_fsm_next_ce 1'1
          case 6'001000
            assign \addr_fsm_next_ce 1'1
          case 6'001001
            assign \addr_fsm_next_ce 1'1
          case 6'001010
            assign \addr_fsm_next_ce 1'1
          case 6'001011
            assign \addr_fsm_next_ce 1'1
          case 6'001100
            assign \addr_fsm_next_ce 1'1
          case 6'001101
            assign \addr_fsm_next_ce 1'1
          case 6'001110
            assign \addr_fsm_next_ce 1'1
          case 6'001111
            assign \addr_fsm_next_ce 1'1
          case 6'010000
            assign \addr_fsm_next_ce 1'1
          case 6'010001
            assign \addr_fsm_next_ce 1'1
          case 6'010010
            assign \addr_fsm_next_ce 1'1
          case 6'010011
            assign \addr_fsm_next_ce 1'1
          case 6'010100
            assign \addr_fsm_next_ce 1'1
          case 6'010101
            assign \addr_fsm_next_ce 1'1
          case 6'010110
            assign \addr_fsm_next_ce 1'1
          case 6'010111
            assign \addr_fsm_next_ce 1'1
          case 6'011000
            assign \addr_fsm_next_ce 1'1
          case 6'011001
            assign \addr_fsm_next_ce 1'1
          case 6'011010
            assign \addr_fsm_next_ce 1'1
          case 6'011011
            assign \addr_fsm_next_ce 1'1
          case 6'011100
            assign \addr_fsm_next_ce 1'1
          case 6'011101
            assign \addr_fsm_next_ce 1'1
          case 6'011110
            assign \addr_fsm_next_ce 1'1
          case 6'011111
            assign \addr_fsm_next_ce 1'1
          case 6'100000
            assign \addr_fsm_next_ce 1'1
          case 6'100001
            assign \addr_fsm_next_ce 1'1
          case 6'100010
            assign \addr_fsm_next_ce 1'1
          case 6'100011
            assign \addr_fsm_next_ce 1'1
          case 6'100100
            assign \addr_fsm_next_ce 1'1
          case 6'100101
            assign \addr_fsm_next_ce 1'1
          case 6'100110
            assign \addr_fsm_next_ce 1'1
          case 6'100111
            assign \addr_fsm_next_ce 1'1
          case 6'101000
            assign \addr_fsm_next_ce 1'1
          case 6'101001
            assign \addr_fsm_next_ce 1'1
          case 6'101010
            assign \addr_fsm_next_ce 1'1
          case 6'101011
            assign \addr_fsm_next_ce 1'1
          case 6'101100
            assign \addr_fsm_next_ce 1'1
          case 6'101101
            assign \addr_fsm_next_ce 1'1
          case 6'101110
            assign \addr_fsm_next_ce 1'1
          case 6'101111
            assign \addr_fsm_next_ce 1'1
          case 6'110000
            assign \addr_fsm_next_ce 1'1
          case 6'110001
            assign \addr_fsm_next_ce 1'1
          case 6'110010
            assign \addr_fsm_next_ce 1'1
          case 6'110011
            assign \addr_fsm_next_ce 1'1
          case 6'110100
            assign \addr_fsm_next_ce 1'1
          case 6'110101
            assign \addr_fsm_next_ce 1'1
          case 6'110110
            assign \addr_fsm_next_ce 1'1
          case 6'110111
            assign \addr_fsm_next_ce 1'1
          case 6'111000
            assign \addr_fsm_next_ce 1'1
          case 6'111001
            assign \addr_fsm_next_ce 1'1
          case 6'111010
            assign \addr_fsm_next_ce 1'1
          case 6'111011
            assign \addr_fsm_next_ce 1'1
          case 6'111100
            assign \addr_fsm_next_ce 1'1
          case 6'111101
            assign \addr_fsm_next_ce 1'1
          case 6'111110
            assign \addr_fsm_next_ce 1'1
          case 6'111111
            assign \addr_fsm_next_ce 1'1
        end
    end
  end
  process $group_10
    assign \state$next \state
    assign \state$next \next_state
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \state$next 3'000
    end
  end
  process $group_11
    assign \sloe$next \sloe
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \sloe_fsm_next_ce
      case 1'1
        assign \sloe$next \sloe_fsm_next
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \sloe$next 1'0
    end
  end
  process $group_12
    assign \oe$next \oe
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \oe_fsm_next_ce
      case 1'1
        assign \oe$next \oe_fsm_next
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \oe$next 1'0
    end
  end
  process $group_13
    assign \addr$next \addr
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \addr_fsm_next_ce
      case 1'1
        assign \addr$next \addr_fsm_next
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \addr$next 2'00
    end
  end
  cell $dff $66
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D \state$next
    connect \Q \state
  end
  cell $dff $67
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \sloe$next
    connect \Q \sloe
  end
  cell $dff $68
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \oe$next
    connect \Q \oe
  end
  cell $dff $69
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \addr$next
    connect \Q \addr
  end
  connect \complete$12 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.fx2_crossbar"
module \fx2_crossbar
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:171"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 3 \fx2_0__flag__i_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 4 input 4 \fx2_0__flag__i1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 5 \fx2_0__fifoadr__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 2 output 6 \fx2_0__fifoadr__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 7 \fx2_0__fd__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 8 \fx2_0__fd__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 8 output 9 \fx2_0__fd__o0
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 8 output 10 \fx2_0__fd__o1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 11 \fx2_0__fd__i_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 8 input 12 \fx2_0__fd__i1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 13 \fx2_0__sloe__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 14 \fx2_0__sloe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 15 \fx2_0__slrd__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 16 \fx2_0__slrd__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 17 \fx2_0__slwr__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 18 \fx2_0__slwr__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 19 \fx2_0__pktend__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 20 \fx2_0__pktend__o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:215"
  wire width 1 input 21 \flush
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:78"
  wire width 8 input 22 \w_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 23 \w_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 24 \w_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:83"
  wire width 8 output 25 \r_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 26 \r_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 27 \r_en
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:267"
  wire width 4 \bus_flag
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:283"
  wire width 4 \bus_nrdy_o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:21"
  wire width 8 \bus_o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:268"
  wire width 2 \bus_addr
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:275"
  wire width 2 \bus_addr_p
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:25"
  wire width 8 \bus_i
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:272"
  wire width 1 \bus_slwr
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:273"
  wire width 1 \bus_pend
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:282"
  wire width 4 \bus_nrdy_i
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:276"
  wire width 1 \bus_slrd_p
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:23"
  wire width 1 \bus_oe
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:270"
  wire width 1 \bus_sloe
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:271"
  wire width 1 \bus_slrd
  cell \bus$1 \bus
    connect \rst \rst
    connect \clk \clk
    connect \flag \bus_flag
    connect \nrdy_o \bus_nrdy_o
    connect \o \bus_o
    connect \addr \bus_addr
    connect \addr_p \bus_addr_p
    connect \i \bus_i
    connect \slwr \bus_slwr
    connect \pend \bus_pend
    connect \nrdy_i \bus_nrdy_i
    connect \slrd_p \bus_slrd_p
    connect \fx2_0__flag__i_clk \fx2_0__flag__i_clk
    connect \fx2_0__flag__i1 \fx2_0__flag__i1
    connect \fx2_0__fifoadr__o_clk \fx2_0__fifoadr__o_clk
    connect \fx2_0__fifoadr__o \fx2_0__fifoadr__o
    connect \fx2_0__fd__o_clk \fx2_0__fd__o_clk
    connect \fx2_0__fd__oe \fx2_0__fd__oe
    connect \oe \bus_oe
    connect \fx2_0__fd__o0 \fx2_0__fd__o0
    connect \fx2_0__fd__o1 \fx2_0__fd__o1
    connect \fx2_0__fd__i_clk \fx2_0__fd__i_clk
    connect \fx2_0__fd__i1 \fx2_0__fd__i1
    connect \fx2_0__sloe__o_clk \fx2_0__sloe__o_clk
    connect \fx2_0__sloe__o \fx2_0__sloe__o
    connect \sloe \bus_sloe
    connect \fx2_0__slrd__o_clk \fx2_0__slrd__o_clk
    connect \fx2_0__slrd__o \fx2_0__slrd__o
    connect \slrd \bus_slrd
    connect \fx2_0__slwr__o_clk \fx2_0__slwr__o_clk
    connect \fx2_0__slwr__o \fx2_0__slwr__o
    connect \fx2_0__pktend__o_clk \fx2_0__pktend__o_clk
    connect \fx2_0__pktend__o \fx2_0__pktend__o
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \in_fifo_0_r_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:228"
  wire width 1 \in_fifo_0_pending
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:83"
  wire width 8 \in_fifo_0_r_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \in_fifo_0_r_en
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:229"
  wire width 1 \in_fifo_0_flushed
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:227"
  wire width 1 \in_fifo_0_complete
  cell \in_fifo_0 \in_fifo_0
    connect \rst \rst
    connect \clk \clk
    connect $signal $signal
    connect \r_rdy \in_fifo_0_r_rdy
    connect \pending \in_fifo_0_pending
    connect \r_data \in_fifo_0_r_data
    connect \r_en \in_fifo_0_r_en
    connect \flushed \in_fifo_0_flushed
    connect \complete \in_fifo_0_complete
    connect \flush \flush
    connect \w_data \w_data
    connect \w_en \w_en
    connect \w_rdy \w_rdy
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 \out_fifo_0_w_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:78"
  wire width 8 \out_fifo_0_w_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \out_fifo_0_w_en
  cell \out_fifo_0 \out_fifo_0
    connect \rst \rst
    connect \clk \clk
    connect $signal $signal
    connect \w_rdy \out_fifo_0_w_rdy
    connect \w_data \out_fifo_0_w_data
    connect \w_en \out_fifo_0_w_en
    connect \r_data \r_data
    connect \r_rdy \r_rdy
    connect \r_en \r_en
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:368"
  wire width 4 \fsm_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 \fsm_w_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \fsm_r_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:261"
  wire width 1 \fsm_pending
  cell \fsm$4 \fsm
    connect \rst \rst
    connect \clk \clk
    connect \rdy \fsm_rdy
    connect \w_rdy \out_fifo_0_w_rdy
    connect \w_rdy$1 \fsm_w_rdy
    connect \r_rdy \in_fifo_0_r_rdy
    connect \pending \in_fifo_0_pending
    connect \r_rdy$2 \fsm_r_rdy
    connect \pending$3 \fsm_pending
    connect \flag \bus_flag
    connect \addr \bus_addr
    connect \addr_p \bus_addr_p
    connect \slwr \bus_slwr
    connect \pend \bus_pend
    connect \oe \bus_oe
    connect \sloe \bus_sloe
    connect \slrd \bus_slrd
    connect \complete \in_fifo_0_complete
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:371"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:371"
  cell $or $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in_fifo_0_r_rdy
    connect \B \in_fifo_0_pending
    connect \Y $1
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:371"
  wire width 1 $3
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:371"
  cell $or $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fsm_r_rdy
    connect \B \fsm_pending
    connect \Y $3
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:372"
  wire width 4 $5
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:372"
  cell $and $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A { $3 $1 \fsm_w_rdy \out_fifo_0_w_rdy }
    connect \B \bus_flag
    connect \Y $5
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:373"
  wire width 4 $7
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:373"
  cell $not $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \bus_nrdy_o
    connect \Y $7
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:373"
  wire width 4 $9
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:373"
  cell $and $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A $5
    connect \B $7
    connect \Y $9
  end
  process $group_0
    assign \fsm_rdy 4'0000
    assign \fsm_rdy $9
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:83"
  wire width 8 \r_data$11
  process $group_1
    assign \bus_o 8'00000000
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:380"
    switch \bus_addr [0]
      case 1'0
        assign \bus_o \in_fifo_0_r_data
      case 1'-
        assign \bus_o \r_data$11
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:78"
  wire width 8 \w_data$12
  process $group_2
    assign \out_fifo_0_w_data 8'00000000
    assign \w_data$12 8'00000000
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:381"
    switch \bus_addr_p [0]
      case 1'0
        assign \out_fifo_0_w_data \bus_i
      case 1'-
        assign \w_data$12 \bus_i
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \r_en$13
  process $group_4
    assign \in_fifo_0_r_en 1'0
    assign \r_en$13 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \bus_addr [1]
      case 1'1
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:383"
        switch \bus_addr [0]
          case 1'0
            assign \in_fifo_0_r_en \bus_slwr
          case 1'-
            assign \r_en$13 \bus_slwr
        end
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:262"
  wire width 1 \flushed
  process $group_6
    assign \in_fifo_0_flushed 1'0
    assign \flushed 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \bus_addr [1]
      case 1'1
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:384"
        switch \bus_addr [0]
          case 1'0
            assign \in_fifo_0_flushed \bus_pend
          case 1'-
            assign \flushed \bus_pend
        end
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:385"
  wire width 1 $14
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:385"
  cell $or $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_slwr
    connect \B \bus_pend
    connect \Y $14
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:385"
  wire width 2 $16
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:385"
  cell $sshl $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A $14
    connect \B \bus_addr [0]
    connect \Y $16
  end
  process $group_8
    assign \bus_nrdy_i 4'0000
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \bus_addr [1]
      case 1'1
        assign \bus_nrdy_i { $16 2'00 }
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \w_en$18
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:376"
  wire width 1 $19
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:376"
  cell $shift $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_flag
    connect \B \bus_addr
    connect \Y $19
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:387"
  wire width 1 $21
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:387"
  cell $and $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_slrd_p
    connect \B $19
    connect \Y $21
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:376"
  wire width 1 $23
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:376"
  cell $shift $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_flag
    connect \B \bus_addr
    connect \Y $23
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:387"
  wire width 1 $25
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:387"
  cell $and $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_slrd_p
    connect \B $23
    connect \Y $25
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:376"
  wire width 1 $27
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:376"
  cell $shift $28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_flag
    connect \B \bus_addr
    connect \Y $27
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:387"
  wire width 1 $29
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:387"
  cell $and $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_slrd_p
    connect \B $27
    connect \Y $29
  end
  process $group_9
    assign \out_fifo_0_w_en 1'0
    assign \w_en$18 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \bus_addr [1]
      case 1'1
      case
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:387"
        switch \bus_addr_p [0]
          case 1'0
            assign \out_fifo_0_w_en $25
          case 1'-
            assign \w_en$18 $29
        end
    end
  end
  connect \fsm_w_rdy 1'0
  connect \fsm_r_rdy 1'0
  connect \fsm_pending 1'0
  connect \r_data$11 8'00000000
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.multiplexer.U$$0.U$$0"
module \U$$0$6
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 output 0 \w_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 input 1 \w_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:74"
  wire width 1 output 2 \w_rdy$1
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:73"
  wire width 1 input 3 \w_en$2
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:70"
  wire width 1 \_ctrl_en
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:88"
  wire width 1 $3
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:88"
  cell $and $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_ctrl_en
    connect \B \w_rdy$1
    connect \Y $3
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:88"
  wire width 1 $5
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:88"
  cell $and $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $3
    connect \B \w_en$2
    connect \Y $5
  end
  process $group_0
    assign \w_en 1'0
    assign \w_en $5
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:71"
  wire width 1 \_data_en
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:89"
  wire width 1 $7
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:89"
  cell $and $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_data_en
    connect \B \w_rdy
    connect \Y $7
  end
  process $group_1
    assign \w_rdy$1 1'0
    assign \w_rdy$1 $7
  end
  connect \_ctrl_en 1'1
  connect \_data_en 1'1
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.multiplexer.U$$0.U$$1"
module \U$$1$7
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 input 0 \r_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 output 1 \r_en
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:31"
  wire width 1 output 2 \r_rdy$1
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:30"
  wire width 1 input 3 \r_en$2
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:27"
  wire width 1 \_ctrl_en
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:44"
  wire width 1 $3
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:44"
  cell $and $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_ctrl_en
    connect \B \r_rdy$1
    connect \Y $3
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:44"
  wire width 1 $5
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:44"
  cell $and $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $3
    connect \B \r_en$2
    connect \Y $5
  end
  process $group_0
    assign \r_en 1'0
    assign \r_en $5
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:28"
  wire width 1 \_data_en
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:45"
  wire width 1 $7
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:45"
  cell $and $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_data_en
    connect \B \r_rdy
    connect \Y $7
  end
  process $group_1
    assign \r_rdy$1 1'0
    assign \r_rdy$1 $7
  end
  connect \_ctrl_en 1'1
  connect \_data_en 1'1
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.multiplexer.U$$0.U$$2.lfsr"
module \lfsr
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:171"
  wire width 1 input 2 $signal
  attribute \init 16'0000000000000001
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/lfsr.py:32"
  wire width 16 output 3 \value
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/lfsr.py:32"
  wire width 16 \value$next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:34"
  wire width 1 input 4 \lfsr_en
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/lfsr.py:39"
  wire width 17 $1
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/lfsr.py:39"
  wire width 17 $2
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/lfsr.py:39"
  cell $sshl $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 17
    connect \A \value
    connect \B 1'1
    connect \Y $2
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/lfsr.py:38"
  wire width 16 $4
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/lfsr.py:38"
  cell $sshr $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 16
    connect \A \value
    connect \B 4'1111
    connect \Y $4
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/lfsr.py:38"
  wire width 16 $6
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/lfsr.py:38"
  cell $and $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 16
    connect \A $4
    connect \B 1'1
    connect \Y $6
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/lfsr.py:38"
  wire width 16 $8
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/lfsr.py:38"
  cell $xor $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A 1'0
    connect \B $6
    connect \Y $8
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/lfsr.py:38"
  wire width 16 $10
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/lfsr.py:38"
  cell $sshr $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 16
    connect \A \value
    connect \B 4'1110
    connect \Y $10
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/lfsr.py:38"
  wire width 16 $12
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/lfsr.py:38"
  cell $and $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 16
    connect \A $10
    connect \B 1'1
    connect \Y $12
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/lfsr.py:38"
  wire width 16 $14
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/lfsr.py:38"
  cell $xor $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $8
    connect \B $12
    connect \Y $14
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/lfsr.py:38"
  wire width 16 $16
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/lfsr.py:38"
  cell $sshr $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 16
    connect \A \value
    connect \B 4'1100
    connect \Y $16
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/lfsr.py:38"
  wire width 16 $18
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/lfsr.py:38"
  cell $and $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 16
    connect \A $16
    connect \B 1'1
    connect \Y $18
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/lfsr.py:38"
  wire width 16 $20
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/lfsr.py:38"
  cell $xor $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $14
    connect \B $18
    connect \Y $20
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/lfsr.py:38"
  wire width 16 $22
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/lfsr.py:38"
  cell $sshr $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 16
    connect \A \value
    connect \B 2'11
    connect \Y $22
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/lfsr.py:38"
  wire width 16 $24
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/lfsr.py:38"
  cell $and $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 16
    connect \A $22
    connect \B 1'1
    connect \Y $24
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/lfsr.py:38"
  wire width 16 $26
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/lfsr.py:38"
  cell $xor $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $20
    connect \B $24
    connect \Y $26
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/lfsr.py:39"
  wire width 17 $28
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/lfsr.py:39"
  cell $or $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 17
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 17
    connect \A $2
    connect \B $26
    connect \Y $28
  end
  connect $1 $28
  process $group_0
    assign \value$next \value
    assign \value$next $1 [15:0]
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:331"
    switch \lfsr_en
      case 1'0
        assign \value$next \value
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch $signal
      case 1'1
        assign \value$next 16'0000000000000001
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \value$next 16'0000000000000001
    end
  end
  cell $dff $30
    parameter \CLK_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D \value$next
    connect \Q \value
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.multiplexer.U$$0.U$$2"
module \U$$2
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:171"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:110"
  wire width 2 input 3 $signal$1
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:111"
  wire width 1 output 4 $signal$2
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:111"
  wire width 1 $signal$2$next
  attribute \init 32'00000000000000000000000000000000
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:112"
  wire width 32 output 5 $signal$3
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:112"
  wire width 32 $signal$3$next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:215"
  wire width 1 output 6 \flush
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:78"
  wire width 8 output 7 \w_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:83"
  wire width 8 input 8 \r_data
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:74"
  wire width 1 input 9 \w_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:73"
  wire width 1 output 10 \w_en
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:31"
  wire width 1 input 11 \r_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:30"
  wire width 1 output 12 \r_en
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/lfsr.py:32"
  wire width 16 \lfsr_value
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:34"
  wire width 1 \lfsr_lfsr_en
  cell \lfsr \lfsr
    connect \rst \rst
    connect \clk \clk
    connect $signal $signal
    connect \value \lfsr_value
    connect \lfsr_en \lfsr_lfsr_en
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:35"
  wire width 8 \lfsr_word
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:37"
  wire width 8 $4
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:37"
  wire width 32 $5
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:37"
  cell $and $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A $signal$3
    connect \B 1'1
    connect \Y $5
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/back/rtlil.py:616"
  wire width 36 $7
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/back/rtlil.py:616"
  cell $mul $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 36
    connect \A $5
    connect \B 4'1000
    connect \Y $7
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:37"
  cell $shift $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 36
    parameter \Y_WIDTH 8
    connect \A \lfsr_value
    connect \B $7
    connect \Y $4
  end
  process $group_0
    assign \lfsr_word 8'00000000
    assign \lfsr_word $4
  end
  attribute \init 2'00
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:39"
  wire width 2 \fsm_state
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:39"
  wire width 2 \fsm_state$next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:57"
  wire width 33 $10
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:57"
  wire width 33 $11
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:57"
  cell $add $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 33
    connect \A $signal$3
    connect \B 1'1
    connect \Y $11
  end
  connect $10 $11
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:67"
  wire width 33 $13
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:67"
  wire width 33 $14
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:67"
  cell $add $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 33
    connect \A $signal$3
    connect \B 1'1
    connect \Y $14
  end
  connect $13 $14
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:71"
  wire width 1 $16
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:71"
  cell $and $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \r_rdy
    connect \Y $16
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:76"
  wire width 33 $18
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:76"
  wire width 33 $19
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:76"
  cell $add $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 33
    connect \A $signal$3
    connect \B 1'1
    connect \Y $19
  end
  connect $18 $19
  process $group_1
    assign $signal$3$next $signal$3
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:39"
    switch \fsm_state
      attribute \amaranth.decoding "MODE/0"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:40"
      case 2'00
        assign $signal$3$next 32'00000000000000000000000000000000
      attribute \amaranth.decoding "SOURCE/1"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:50"
      case 2'01
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:51"
        switch { \w_rdy }
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:51"
          case 1'1
            assign $signal$3$next $10 [31:0]
        end
      attribute \amaranth.decoding "SINK/2"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:59"
      case 2'10
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:60"
        switch { \r_rdy }
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:60"
          case 1'1
            assign $signal$3$next $13 [31:0]
        end
      attribute \amaranth.decoding "LOOPBACK/3"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:69"
      case 2'11
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:71"
        switch { $16 }
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:71"
          case 1'1
            assign $signal$3$next $18 [31:0]
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:77"
          case
        end
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch $signal
      case 1'1
        assign $signal$3$next 32'00000000000000000000000000000000
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign $signal$3$next 32'00000000000000000000000000000000
    end
  end
  process $group_2
    assign \fsm_state$next \fsm_state
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:39"
    switch \fsm_state
      attribute \amaranth.decoding "MODE/0"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:40"
      case 2'00
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:42"
        switch $signal$1
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:43"
          case 2'01
            assign \fsm_state$next 2'01
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:45"
          case 2'10
            assign \fsm_state$next 2'10
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:47"
          case 2'11
            assign \fsm_state$next 2'11
        end
      attribute \amaranth.decoding "SOURCE/1"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:50"
      case 2'01
      attribute \amaranth.decoding "SINK/2"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:59"
      case 2'10
      attribute \amaranth.decoding "LOOPBACK/3"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:69"
      case 2'11
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch $signal
      case 1'1
        assign \fsm_state$next 2'00
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \fsm_state$next 2'00
    end
  end
  process $group_3
    assign \w_data 8'00000000
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:39"
    switch \fsm_state
      attribute \amaranth.decoding "MODE/0"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:40"
      case 2'00
      attribute \amaranth.decoding "SOURCE/1"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:50"
      case 2'01
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:51"
        switch { \w_rdy }
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:51"
          case 1'1
            assign \w_data \lfsr_word
        end
      attribute \amaranth.decoding "SINK/2"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:59"
      case 2'10
      attribute \amaranth.decoding "LOOPBACK/3"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:69"
      case 2'11
        assign \w_data \r_data
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:71"
  wire width 1 $21
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:71"
  cell $and $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \r_rdy
    connect \Y $21
  end
  process $group_4
    assign \w_en 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:39"
    switch \fsm_state
      attribute \amaranth.decoding "MODE/0"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:40"
      case 2'00
      attribute \amaranth.decoding "SOURCE/1"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:50"
      case 2'01
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:51"
        switch { \w_rdy }
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:51"
          case 1'1
            assign \w_en 1'1
        end
      attribute \amaranth.decoding "SINK/2"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:59"
      case 2'10
      attribute \amaranth.decoding "LOOPBACK/3"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:69"
      case 2'11
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:71"
        switch { $21 }
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:71"
          case 1'1
            assign \w_en 1'1
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:77"
          case
        end
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:55"
  wire width 32 $23
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:55"
  wire width 32 $24
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:55"
  cell $and $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A $signal$3
    connect \B 1'1
    connect \Y $24
  end
  connect $23 $24
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:65"
  wire width 32 $26
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:65"
  wire width 32 $27
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:65"
  cell $and $28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A $signal$3
    connect \B 1'1
    connect \Y $27
  end
  connect $26 $27
  process $group_5
    assign \lfsr_lfsr_en 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:39"
    switch \fsm_state
      attribute \amaranth.decoding "MODE/0"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:40"
      case 2'00
      attribute \amaranth.decoding "SOURCE/1"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:50"
      case 2'01
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:51"
        switch { \w_rdy }
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:51"
          case 1'1
            assign \lfsr_lfsr_en $23 [0]
        end
      attribute \amaranth.decoding "SINK/2"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:59"
      case 2'10
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:60"
        switch { \r_rdy }
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:60"
          case 1'1
            assign \lfsr_lfsr_en $26 [0]
        end
      attribute \amaranth.decoding "LOOPBACK/3"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:69"
      case 2'11
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:61"
  wire width 1 $29
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:61"
  cell $ne $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \r_data
    connect \B \lfsr_word
    connect \Y $29
  end
  process $group_6
    assign $signal$2$next $signal$2
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:39"
    switch \fsm_state
      attribute \amaranth.decoding "MODE/0"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:40"
      case 2'00
      attribute \amaranth.decoding "SOURCE/1"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:50"
      case 2'01
      attribute \amaranth.decoding "SINK/2"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:59"
      case 2'10
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:60"
        switch { \r_rdy }
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:60"
          case 1'1
            attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:61"
            switch { $29 }
              attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:61"
              case 1'1
                assign $signal$2$next 1'1
            end
        end
      attribute \amaranth.decoding "LOOPBACK/3"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:69"
      case 2'11
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch $signal
      case 1'1
        assign $signal$2$next 1'0
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign $signal$2$next 1'0
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:71"
  wire width 1 $31
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:71"
  cell $and $32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \r_rdy
    connect \Y $31
  end
  process $group_7
    assign \r_en 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:39"
    switch \fsm_state
      attribute \amaranth.decoding "MODE/0"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:40"
      case 2'00
      attribute \amaranth.decoding "SOURCE/1"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:50"
      case 2'01
      attribute \amaranth.decoding "SINK/2"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:59"
      case 2'10
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:60"
        switch { \r_rdy }
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:60"
          case 1'1
            assign \r_en 1'1
        end
      attribute \amaranth.decoding "LOOPBACK/3"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:69"
      case 2'11
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:71"
        switch { $31 }
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:71"
          case 1'1
            assign \r_en 1'1
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:77"
          case
        end
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:71"
  wire width 1 $33
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:71"
  cell $and $34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \r_rdy
    connect \Y $33
  end
  process $group_8
    assign \flush 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:39"
    switch \fsm_state
      attribute \amaranth.decoding "MODE/0"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:40"
      case 2'00
      attribute \amaranth.decoding "SOURCE/1"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:50"
      case 2'01
      attribute \amaranth.decoding "SINK/2"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:59"
      case 2'10
      attribute \amaranth.decoding "LOOPBACK/3"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:69"
      case 2'11
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:71"
        switch { $33 }
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:71"
          case 1'1
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:77"
          case
            assign \flush 1'1
        end
    end
  end
  cell $dff $35
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $signal$3$next
    connect \Q $signal$3
  end
  cell $dff $36
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \fsm_state$next
    connect \Q \fsm_state
  end
  cell $dff $37
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $signal$2$next
    connect \Q $signal$2
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.multiplexer.U$$0"
module \U$$0$5
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:171"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:110"
  wire width 2 input 3 $signal$1
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:111"
  wire width 1 output 4 $signal$2
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:112"
  wire width 32 output 5 $signal$3
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:215"
  wire width 1 output 6 \flush
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:78"
  wire width 8 output 7 \w_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 output 8 \w_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 input 9 \w_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:83"
  wire width 8 input 10 \r_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 input 11 \r_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 output 12 \r_en
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:74"
  wire width 1 \U$$0_w_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:73"
  wire width 1 \U$$0_w_en
  cell \U$$0$6 \U$$0
    connect \w_en \w_en
    connect \w_rdy \w_rdy
    connect \w_rdy$1 \U$$0_w_rdy
    connect \w_en$2 \U$$0_w_en
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:31"
  wire width 1 \U$$1_r_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:30"
  wire width 1 \U$$1_r_en
  cell \U$$1$7 \U$$1
    connect \r_rdy \r_rdy
    connect \r_en \r_en
    connect \r_rdy$1 \U$$1_r_rdy
    connect \r_en$2 \U$$1_r_en
  end
  cell \U$$2 \U$$2
    connect \rst \rst
    connect \clk \clk
    connect $signal $signal
    connect $signal$1 $signal$1
    connect $signal$2 $signal$2
    connect $signal$3 $signal$3
    connect \flush \flush
    connect \w_data \w_data
    connect \r_data \r_data
    connect \w_rdy \U$$0_w_rdy
    connect \w_en \U$$0_w_en
    connect \r_rdy \U$$1_r_rdy
    connect \r_en \U$$1_r_en
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.multiplexer"
module \multiplexer
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:171"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:110"
  wire width 2 input 3 $signal$1
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:111"
  wire width 1 output 4 $signal$2
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:112"
  wire width 32 output 5 $signal$3
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:215"
  wire width 1 output 6 \flush
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:78"
  wire width 8 output 7 \w_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 output 8 \w_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 input 9 \w_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:83"
  wire width 8 input 10 \r_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 input 11 \r_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 output 12 \r_en
  cell \U$$0$5 \U$$0
    connect \rst \rst
    connect \clk \clk
    connect $signal $signal
    connect $signal$1 $signal$1
    connect $signal$2 $signal$2
    connect $signal$3 $signal$3
    connect \flush \flush
    connect \w_data \w_data
    connect \w_en \w_en
    connect \w_rdy \w_rdy
    connect \r_data \r_data
    connect \r_rdy \r_rdy
    connect \r_en \r_en
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.cd_sync"
module \cd_sync
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 output 0 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 output 1 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 2 \clk_if_0__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:405"
  wire width 1 \por_clk
  process $group_0
    assign \por_clk 1'0
    assign \por_clk \clk_if_0__i
  end
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:407"
  wire width 1 \ready
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:407"
  wire width 1 \ready$next
  attribute \init 10'0000000000
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:406"
  wire width 10 \timer
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:406"
  wire width 10 \timer$next
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:409"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:409"
  cell $eq $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \timer
    connect \B 10'1011010000
    connect \Y $1
  end
  process $group_1
    assign \ready$next \ready
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:409"
    switch { $1 }
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:409"
      case 1'1
        assign \ready$next 1'1
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:411"
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:409"
  wire width 1 $3
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:409"
  cell $eq $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \timer
    connect \B 10'1011010000
    connect \Y $3
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:412"
  wire width 11 $5
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:412"
  wire width 11 $6
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:412"
  cell $add $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A \timer
    connect \B 1'1
    connect \Y $6
  end
  connect $5 $6
  process $group_2
    assign \timer$next \timer
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:409"
    switch { $3 }
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:409"
      case 1'1
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:411"
      case
        assign \timer$next $5 [9:0]
    end
  end
  process $group_3
    assign \clk 1'0
    assign \clk \clk_if_0__i
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:420"
  wire width 1 $8
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:420"
  cell $not $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ready
    connect \Y $8
  end
  process $group_4
    assign \rst 1'0
    assign \rst $8
  end
  cell $dff $10
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \por_clk
    connect \D \ready$next
    connect \Q \ready
  end
  cell $dff $11
    parameter \CLK_POLARITY 1
    parameter \WIDTH 10
    connect \CLK \por_clk
    connect \D \timer$next
    connect \Q \timer
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_unused_0"
module \pin_unused_0
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 2 inout 0 \unused_0__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 2 \unused_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \unused_0__oe
  cell \SB_IO \unused_0_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \unused_0__io [0]
    connect \D_OUT_0 \unused_0__o [0]
    connect \OUTPUT_ENABLE \unused_0__oe
  end
  cell \SB_IO \unused_0_1
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \unused_0__io [1]
    connect \D_OUT_0 \unused_0__o [1]
    connect \OUTPUT_ENABLE \unused_0__oe
  end
  connect \unused_0__o 2'00
  connect \unused_0__oe 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_i2c_0__scl"
module \pin_i2c_0__scl
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \i2c_0__scl__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 1 \i2c_0__scl__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 2 \i2c_0__scl__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 3 \i2c_0__scl__io
  cell \SB_IO \i2c_0__scl_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \i2c_0__scl__io
    connect \D_IN_0 \i2c_0__scl__i
    connect \D_OUT_0 \i2c_0__scl__o
    connect \OUTPUT_ENABLE \i2c_0__scl__oe
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_i2c_0__sda"
module \pin_i2c_0__sda
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \i2c_0__sda__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 1 \i2c_0__sda__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 2 \i2c_0__sda__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 3 \i2c_0__sda__io
  cell \SB_IO \i2c_0__sda_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \i2c_0__sda__io
    connect \D_IN_0 \i2c_0__sda__i
    connect \D_OUT_0 \i2c_0__sda__o
    connect \OUTPUT_ENABLE \i2c_0__sda__oe
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_fx2_0__sloe"
module \pin_fx2_0__sloe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \fx2_0__sloe__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 1 \fx2_0__sloe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 2 \fx2_0__sloe__io
  cell \SB_IO \fx2_0__sloe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'010101
    connect \PACKAGE_PIN \fx2_0__sloe__io
    connect \OUTPUT_CLK \fx2_0__sloe__o_clk
    connect \D_OUT_0 \fx2_0__sloe__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_fx2_0__slrd"
module \pin_fx2_0__slrd
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \fx2_0__slrd__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 1 \fx2_0__slrd__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 2 \fx2_0__slrd__io
  cell \SB_IO \fx2_0__slrd_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'010101
    connect \PACKAGE_PIN \fx2_0__slrd__io
    connect \OUTPUT_CLK \fx2_0__slrd__o_clk
    connect \D_OUT_0 \fx2_0__slrd__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_fx2_0__slwr"
module \pin_fx2_0__slwr
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \fx2_0__slwr__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 1 \fx2_0__slwr__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 2 \fx2_0__slwr__io
  cell \SB_IO \fx2_0__slwr_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'010101
    connect \PACKAGE_PIN \fx2_0__slwr__io
    connect \OUTPUT_CLK \fx2_0__slwr__o_clk
    connect \D_OUT_0 \fx2_0__slwr__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_fx2_0__pktend"
module \pin_fx2_0__pktend
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \fx2_0__pktend__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 1 \fx2_0__pktend__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 2 \fx2_0__pktend__io
  cell \SB_IO \fx2_0__pktend_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'010101
    connect \PACKAGE_PIN \fx2_0__pktend__io
    connect \OUTPUT_CLK \fx2_0__pktend__o_clk
    connect \D_OUT_0 \fx2_0__pktend__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_fx2_0__fifoadr"
module \pin_fx2_0__fifoadr
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \fx2_0__fifoadr__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 2 input 1 \fx2_0__fifoadr__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 2 inout 2 \fx2_0__fifoadr__io
  cell \SB_IO \fx2_0__fifoadr_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'010101
    connect \PACKAGE_PIN \fx2_0__fifoadr__io [0]
    connect \OUTPUT_CLK \fx2_0__fifoadr__o_clk
    connect \D_OUT_0 \fx2_0__fifoadr__o [0]
  end
  cell \SB_IO \fx2_0__fifoadr_1
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'010101
    connect \PACKAGE_PIN \fx2_0__fifoadr__io [1]
    connect \OUTPUT_CLK \fx2_0__fifoadr__o_clk
    connect \D_OUT_0 \fx2_0__fifoadr__o [1]
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_fx2_0__flag"
module \pin_fx2_0__flag
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \fx2_0__flag__i_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 4 output 1 \fx2_0__flag__i1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 4 inout 2 \fx2_0__flag__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:503"
  wire width 4 \fx2_0__flag__i0_ff
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:504"
  wire width 4 \fx2_0__flag__i1_ff
  cell \SB_IO \fx2_0__flag_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'000000
    connect \PACKAGE_PIN \fx2_0__flag__io [0]
    connect \INPUT_CLK \fx2_0__flag__i_clk
    connect \D_IN_0 \fx2_0__flag__i0_ff [0]
    connect \D_IN_1 \fx2_0__flag__i1_ff [0]
  end
  cell \SB_IO \fx2_0__flag_1
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'000000
    connect \PACKAGE_PIN \fx2_0__flag__io [1]
    connect \INPUT_CLK \fx2_0__flag__i_clk
    connect \D_IN_0 \fx2_0__flag__i0_ff [1]
    connect \D_IN_1 \fx2_0__flag__i1_ff [1]
  end
  cell \SB_IO \fx2_0__flag_2
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'000000
    connect \PACKAGE_PIN \fx2_0__flag__io [2]
    connect \INPUT_CLK \fx2_0__flag__i_clk
    connect \D_IN_0 \fx2_0__flag__i0_ff [2]
    connect \D_IN_1 \fx2_0__flag__i1_ff [2]
  end
  cell \SB_IO \fx2_0__flag_3
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'000000
    connect \PACKAGE_PIN \fx2_0__flag__io [3]
    connect \INPUT_CLK \fx2_0__flag__i_clk
    connect \D_IN_0 \fx2_0__flag__i0_ff [3]
    connect \D_IN_1 \fx2_0__flag__i1_ff [3]
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 4 \fx2_0__flag__i0
  cell $dff \U$$0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \fx2_0__flag__i_clk
    connect \D \fx2_0__flag__i0_ff
    connect \Q \fx2_0__flag__i0
  end
  cell $dff \U$$1
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \fx2_0__flag__i_clk
    connect \D \fx2_0__flag__i1_ff
    connect \Q \fx2_0__flag__i1
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_fx2_0__fd"
module \pin_fx2_0__fd
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \fx2_0__fd__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 1 \fx2_0__fd__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 8 input 2 \fx2_0__fd__o0
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 8 input 3 \fx2_0__fd__o1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 4 \fx2_0__fd__i_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 8 output 5 \fx2_0__fd__i1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 8 inout 6 \fx2_0__fd__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:503"
  wire width 8 \fx2_0__fd__i0_ff
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:504"
  wire width 8 \fx2_0__fd__i1_ff
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:508"
  wire width 8 \fx2_0__fd__o1_ff
  cell \SB_IO \fx2_0__fd_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'110000
    connect \PACKAGE_PIN \fx2_0__fd__io [0]
    connect \INPUT_CLK \fx2_0__fd__i_clk
    connect \OUTPUT_CLK \fx2_0__fd__o_clk
    connect \D_IN_0 \fx2_0__fd__i0_ff [0]
    connect \D_IN_1 \fx2_0__fd__i1_ff [0]
    connect \D_OUT_0 \fx2_0__fd__o0 [0]
    connect \D_OUT_1 \fx2_0__fd__o1_ff [0]
    connect \OUTPUT_ENABLE \fx2_0__fd__oe
  end
  cell \SB_IO \fx2_0__fd_1
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'110000
    connect \PACKAGE_PIN \fx2_0__fd__io [1]
    connect \INPUT_CLK \fx2_0__fd__i_clk
    connect \OUTPUT_CLK \fx2_0__fd__o_clk
    connect \D_IN_0 \fx2_0__fd__i0_ff [1]
    connect \D_IN_1 \fx2_0__fd__i1_ff [1]
    connect \D_OUT_0 \fx2_0__fd__o0 [1]
    connect \D_OUT_1 \fx2_0__fd__o1_ff [1]
    connect \OUTPUT_ENABLE \fx2_0__fd__oe
  end
  cell \SB_IO \fx2_0__fd_2
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'110000
    connect \PACKAGE_PIN \fx2_0__fd__io [2]
    connect \INPUT_CLK \fx2_0__fd__i_clk
    connect \OUTPUT_CLK \fx2_0__fd__o_clk
    connect \D_IN_0 \fx2_0__fd__i0_ff [2]
    connect \D_IN_1 \fx2_0__fd__i1_ff [2]
    connect \D_OUT_0 \fx2_0__fd__o0 [2]
    connect \D_OUT_1 \fx2_0__fd__o1_ff [2]
    connect \OUTPUT_ENABLE \fx2_0__fd__oe
  end
  cell \SB_IO \fx2_0__fd_3
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'110000
    connect \PACKAGE_PIN \fx2_0__fd__io [3]
    connect \INPUT_CLK \fx2_0__fd__i_clk
    connect \OUTPUT_CLK \fx2_0__fd__o_clk
    connect \D_IN_0 \fx2_0__fd__i0_ff [3]
    connect \D_IN_1 \fx2_0__fd__i1_ff [3]
    connect \D_OUT_0 \fx2_0__fd__o0 [3]
    connect \D_OUT_1 \fx2_0__fd__o1_ff [3]
    connect \OUTPUT_ENABLE \fx2_0__fd__oe
  end
  cell \SB_IO \fx2_0__fd_4
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'110000
    connect \PACKAGE_PIN \fx2_0__fd__io [4]
    connect \INPUT_CLK \fx2_0__fd__i_clk
    connect \OUTPUT_CLK \fx2_0__fd__o_clk
    connect \D_IN_0 \fx2_0__fd__i0_ff [4]
    connect \D_IN_1 \fx2_0__fd__i1_ff [4]
    connect \D_OUT_0 \fx2_0__fd__o0 [4]
    connect \D_OUT_1 \fx2_0__fd__o1_ff [4]
    connect \OUTPUT_ENABLE \fx2_0__fd__oe
  end
  cell \SB_IO \fx2_0__fd_5
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'110000
    connect \PACKAGE_PIN \fx2_0__fd__io [5]
    connect \INPUT_CLK \fx2_0__fd__i_clk
    connect \OUTPUT_CLK \fx2_0__fd__o_clk
    connect \D_IN_0 \fx2_0__fd__i0_ff [5]
    connect \D_IN_1 \fx2_0__fd__i1_ff [5]
    connect \D_OUT_0 \fx2_0__fd__o0 [5]
    connect \D_OUT_1 \fx2_0__fd__o1_ff [5]
    connect \OUTPUT_ENABLE \fx2_0__fd__oe
  end
  cell \SB_IO \fx2_0__fd_6
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'110000
    connect \PACKAGE_PIN \fx2_0__fd__io [6]
    connect \INPUT_CLK \fx2_0__fd__i_clk
    connect \OUTPUT_CLK \fx2_0__fd__o_clk
    connect \D_IN_0 \fx2_0__fd__i0_ff [6]
    connect \D_IN_1 \fx2_0__fd__i1_ff [6]
    connect \D_OUT_0 \fx2_0__fd__o0 [6]
    connect \D_OUT_1 \fx2_0__fd__o1_ff [6]
    connect \OUTPUT_ENABLE \fx2_0__fd__oe
  end
  cell \SB_IO \fx2_0__fd_7
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'110000
    connect \PACKAGE_PIN \fx2_0__fd__io [7]
    connect \INPUT_CLK \fx2_0__fd__i_clk
    connect \OUTPUT_CLK \fx2_0__fd__o_clk
    connect \D_IN_0 \fx2_0__fd__i0_ff [7]
    connect \D_IN_1 \fx2_0__fd__i1_ff [7]
    connect \D_OUT_0 \fx2_0__fd__o0 [7]
    connect \D_OUT_1 \fx2_0__fd__o1_ff [7]
    connect \OUTPUT_ENABLE \fx2_0__fd__oe
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 8 \fx2_0__fd__i0
  cell $dff \U$$0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \fx2_0__fd__i_clk
    connect \D \fx2_0__fd__i0_ff
    connect \Q \fx2_0__fd__i0
  end
  cell $dff \U$$1
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \fx2_0__fd__i_clk
    connect \D \fx2_0__fd__i1_ff
    connect \Q \fx2_0__fd__i1
  end
  cell $dff \U$$2
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \fx2_0__fd__o_clk
    connect \D \fx2_0__fd__o1
    connect \Q \fx2_0__fd__o1_ff
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_a_0__io"
module \pin_port_a_0__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 0 \port_a_0__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_a_0__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_a_0__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_a_0__io__oe
  cell \SB_IO \port_a_0__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_a_0__io__io
    connect \D_IN_0 \port_a_0__io__i
    connect \D_OUT_0 \port_a_0__io__o
    connect \OUTPUT_ENABLE \port_a_0__io__oe
  end
  connect \port_a_0__io__o 1'0
  connect \port_a_0__io__oe 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_a_0__oe"
module \pin_port_a_0__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_a_0__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \port_a_0__oe__io
  cell \SB_IO \port_a_0__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_a_0__oe__io
    connect \D_OUT_0 \port_a_0__oe__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_a_1__io"
module \pin_port_a_1__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 0 \port_a_1__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_a_1__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_a_1__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_a_1__io__oe
  cell \SB_IO \port_a_1__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_a_1__io__io
    connect \D_IN_0 \port_a_1__io__i
    connect \D_OUT_0 \port_a_1__io__o
    connect \OUTPUT_ENABLE \port_a_1__io__oe
  end
  connect \port_a_1__io__o 1'0
  connect \port_a_1__io__oe 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_a_1__oe"
module \pin_port_a_1__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_a_1__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \port_a_1__oe__io
  cell \SB_IO \port_a_1__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_a_1__oe__io
    connect \D_OUT_0 \port_a_1__oe__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_a_2__io"
module \pin_port_a_2__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 0 \port_a_2__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_a_2__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_a_2__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_a_2__io__oe
  cell \SB_IO \port_a_2__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_a_2__io__io
    connect \D_IN_0 \port_a_2__io__i
    connect \D_OUT_0 \port_a_2__io__o
    connect \OUTPUT_ENABLE \port_a_2__io__oe
  end
  connect \port_a_2__io__o 1'0
  connect \port_a_2__io__oe 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_a_2__oe"
module \pin_port_a_2__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_a_2__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \port_a_2__oe__io
  cell \SB_IO \port_a_2__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_a_2__oe__io
    connect \D_OUT_0 \port_a_2__oe__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_a_3__io"
module \pin_port_a_3__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 0 \port_a_3__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_a_3__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_a_3__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_a_3__io__oe
  cell \SB_IO \port_a_3__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_a_3__io__io
    connect \D_IN_0 \port_a_3__io__i
    connect \D_OUT_0 \port_a_3__io__o
    connect \OUTPUT_ENABLE \port_a_3__io__oe
  end
  connect \port_a_3__io__o 1'0
  connect \port_a_3__io__oe 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_a_3__oe"
module \pin_port_a_3__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_a_3__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \port_a_3__oe__io
  cell \SB_IO \port_a_3__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_a_3__oe__io
    connect \D_OUT_0 \port_a_3__oe__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_a_4__io"
module \pin_port_a_4__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 0 \port_a_4__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_a_4__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_a_4__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_a_4__io__oe
  cell \SB_IO \port_a_4__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_a_4__io__io
    connect \D_IN_0 \port_a_4__io__i
    connect \D_OUT_0 \port_a_4__io__o
    connect \OUTPUT_ENABLE \port_a_4__io__oe
  end
  connect \port_a_4__io__o 1'0
  connect \port_a_4__io__oe 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_a_4__oe"
module \pin_port_a_4__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_a_4__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \port_a_4__oe__io
  cell \SB_IO \port_a_4__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_a_4__oe__io
    connect \D_OUT_0 \port_a_4__oe__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_a_5__io"
module \pin_port_a_5__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 0 \port_a_5__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_a_5__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_a_5__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_a_5__io__oe
  cell \SB_IO \port_a_5__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_a_5__io__io
    connect \D_IN_0 \port_a_5__io__i
    connect \D_OUT_0 \port_a_5__io__o
    connect \OUTPUT_ENABLE \port_a_5__io__oe
  end
  connect \port_a_5__io__o 1'0
  connect \port_a_5__io__oe 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_a_5__oe"
module \pin_port_a_5__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_a_5__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \port_a_5__oe__io
  cell \SB_IO \port_a_5__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_a_5__oe__io
    connect \D_OUT_0 \port_a_5__oe__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_a_6__io"
module \pin_port_a_6__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 0 \port_a_6__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_a_6__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_a_6__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_a_6__io__oe
  cell \SB_IO \port_a_6__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_a_6__io__io
    connect \D_IN_0 \port_a_6__io__i
    connect \D_OUT_0 \port_a_6__io__o
    connect \OUTPUT_ENABLE \port_a_6__io__oe
  end
  connect \port_a_6__io__o 1'0
  connect \port_a_6__io__oe 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_a_6__oe"
module \pin_port_a_6__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_a_6__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \port_a_6__oe__io
  cell \SB_IO \port_a_6__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_a_6__oe__io
    connect \D_OUT_0 \port_a_6__oe__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_a_7__io"
module \pin_port_a_7__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 0 \port_a_7__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_a_7__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_a_7__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_a_7__io__oe
  cell \SB_IO \port_a_7__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_a_7__io__io
    connect \D_IN_0 \port_a_7__io__i
    connect \D_OUT_0 \port_a_7__io__o
    connect \OUTPUT_ENABLE \port_a_7__io__oe
  end
  connect \port_a_7__io__o 1'0
  connect \port_a_7__io__oe 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_a_7__oe"
module \pin_port_a_7__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_a_7__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \port_a_7__oe__io
  cell \SB_IO \port_a_7__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_a_7__oe__io
    connect \D_OUT_0 \port_a_7__oe__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_b_0__io"
module \pin_port_b_0__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 0 \port_b_0__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_b_0__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_b_0__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_b_0__io__oe
  cell \SB_IO \port_b_0__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_b_0__io__io
    connect \D_IN_0 \port_b_0__io__i
    connect \D_OUT_0 \port_b_0__io__o
    connect \OUTPUT_ENABLE \port_b_0__io__oe
  end
  connect \port_b_0__io__o 1'0
  connect \port_b_0__io__oe 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_b_0__oe"
module \pin_port_b_0__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_b_0__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \port_b_0__oe__io
  cell \SB_IO \port_b_0__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_b_0__oe__io
    connect \D_OUT_0 \port_b_0__oe__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_b_1__io"
module \pin_port_b_1__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 0 \port_b_1__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_b_1__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_b_1__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_b_1__io__oe
  cell \SB_IO \port_b_1__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_b_1__io__io
    connect \D_IN_0 \port_b_1__io__i
    connect \D_OUT_0 \port_b_1__io__o
    connect \OUTPUT_ENABLE \port_b_1__io__oe
  end
  connect \port_b_1__io__o 1'0
  connect \port_b_1__io__oe 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_b_1__oe"
module \pin_port_b_1__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_b_1__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \port_b_1__oe__io
  cell \SB_IO \port_b_1__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_b_1__oe__io
    connect \D_OUT_0 \port_b_1__oe__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_b_2__io"
module \pin_port_b_2__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 0 \port_b_2__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_b_2__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_b_2__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_b_2__io__oe
  cell \SB_IO \port_b_2__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_b_2__io__io
    connect \D_IN_0 \port_b_2__io__i
    connect \D_OUT_0 \port_b_2__io__o
    connect \OUTPUT_ENABLE \port_b_2__io__oe
  end
  connect \port_b_2__io__o 1'0
  connect \port_b_2__io__oe 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_b_2__oe"
module \pin_port_b_2__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_b_2__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \port_b_2__oe__io
  cell \SB_IO \port_b_2__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_b_2__oe__io
    connect \D_OUT_0 \port_b_2__oe__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_b_3__io"
module \pin_port_b_3__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 0 \port_b_3__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_b_3__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_b_3__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_b_3__io__oe
  cell \SB_IO \port_b_3__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_b_3__io__io
    connect \D_IN_0 \port_b_3__io__i
    connect \D_OUT_0 \port_b_3__io__o
    connect \OUTPUT_ENABLE \port_b_3__io__oe
  end
  connect \port_b_3__io__o 1'0
  connect \port_b_3__io__oe 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_b_3__oe"
module \pin_port_b_3__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_b_3__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \port_b_3__oe__io
  cell \SB_IO \port_b_3__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_b_3__oe__io
    connect \D_OUT_0 \port_b_3__oe__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_b_4__io"
module \pin_port_b_4__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 0 \port_b_4__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_b_4__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_b_4__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_b_4__io__oe
  cell \SB_IO \port_b_4__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_b_4__io__io
    connect \D_IN_0 \port_b_4__io__i
    connect \D_OUT_0 \port_b_4__io__o
    connect \OUTPUT_ENABLE \port_b_4__io__oe
  end
  connect \port_b_4__io__o 1'0
  connect \port_b_4__io__oe 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_b_4__oe"
module \pin_port_b_4__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_b_4__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \port_b_4__oe__io
  cell \SB_IO \port_b_4__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_b_4__oe__io
    connect \D_OUT_0 \port_b_4__oe__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_b_5__io"
module \pin_port_b_5__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 0 \port_b_5__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_b_5__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_b_5__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_b_5__io__oe
  cell \SB_IO \port_b_5__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_b_5__io__io
    connect \D_IN_0 \port_b_5__io__i
    connect \D_OUT_0 \port_b_5__io__o
    connect \OUTPUT_ENABLE \port_b_5__io__oe
  end
  connect \port_b_5__io__o 1'0
  connect \port_b_5__io__oe 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_b_5__oe"
module \pin_port_b_5__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_b_5__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \port_b_5__oe__io
  cell \SB_IO \port_b_5__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_b_5__oe__io
    connect \D_OUT_0 \port_b_5__oe__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_b_6__io"
module \pin_port_b_6__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 0 \port_b_6__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_b_6__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_b_6__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_b_6__io__oe
  cell \SB_IO \port_b_6__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_b_6__io__io
    connect \D_IN_0 \port_b_6__io__i
    connect \D_OUT_0 \port_b_6__io__o
    connect \OUTPUT_ENABLE \port_b_6__io__oe
  end
  connect \port_b_6__io__o 1'0
  connect \port_b_6__io__oe 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_b_6__oe"
module \pin_port_b_6__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_b_6__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \port_b_6__oe__io
  cell \SB_IO \port_b_6__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_b_6__oe__io
    connect \D_OUT_0 \port_b_6__oe__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_b_7__io"
module \pin_port_b_7__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 0 \port_b_7__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_b_7__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_b_7__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \port_b_7__io__oe
  cell \SB_IO \port_b_7__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_b_7__io__io
    connect \D_IN_0 \port_b_7__io__i
    connect \D_OUT_0 \port_b_7__io__o
    connect \OUTPUT_ENABLE \port_b_7__io__oe
  end
  connect \port_b_7__io__o 1'0
  connect \port_b_7__io__oe 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_b_7__oe"
module \pin_port_b_7__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_b_7__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \port_b_7__oe__io
  cell \SB_IO \port_b_7__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_b_7__oe__io
    connect \D_OUT_0 \port_b_7__oe__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_clk_if_0"
module \pin_clk_if_0
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 0 \clk_if_0__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \clk_if_0__io
  cell \SB_GB_IO \clk_if_0_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'000001
    connect \PACKAGE_PIN \clk_if_0__io
    connect \GLOBAL_BUFFER_OUTPUT \clk_if_0__i
  end
end
attribute \generator "Amaranth"
attribute \top 1
attribute \amaranth.hierarchy "top"
module \top
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 2 inout 0 \unused_0__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \i2c_0__scl__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 2 \i2c_0__sda__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 3 \fx2_0__sloe__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 4 \fx2_0__slrd__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 5 \fx2_0__slwr__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 6 \fx2_0__pktend__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 2 inout 7 \fx2_0__fifoadr__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 4 inout 8 \fx2_0__flag__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 8 inout 9 \fx2_0__fd__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 10 \port_a_0__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 11 \port_a_0__oe__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 12 \port_a_1__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 13 \port_a_1__oe__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 14 \port_a_2__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 15 \port_a_2__oe__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 16 \port_a_3__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 17 \port_a_3__oe__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 18 \port_a_4__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 19 \port_a_4__oe__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 20 \port_a_5__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 21 \port_a_5__oe__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 22 \port_a_6__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 23 \port_a_6__oe__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 24 \port_a_7__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 25 \port_a_7__oe__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 26 \port_b_0__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 27 \port_b_0__oe__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 28 \port_b_1__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 29 \port_b_1__oe__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 30 \port_b_2__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 31 \port_b_2__oe__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 32 \port_b_3__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 33 \port_b_3__oe__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 34 \port_b_4__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 35 \port_b_4__oe__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 36 \port_b_5__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 37 \port_b_5__oe__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 38 \port_b_6__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 39 \port_b_6__oe__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 40 \port_b_7__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 41 \port_b_7__oe__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 42 \clk_if_0__io
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:291"
  wire width 7 \i2c_target_address
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:296"
  wire width 1 \i2c_target_write
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:299"
  wire width 1 \i2c_target_read
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \i2c_target_i2c_0__scl__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \i2c_target_i2c_0__scl__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \i2c_target_i2c_0__sda__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \i2c_target_i2c_0__sda__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 \i2c_target_rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 \i2c_target_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \i2c_target_i2c_0__scl__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \i2c_target_i2c_0__sda__i
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:293"
  wire width 1 \i2c_target_start
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:300"
  wire width 8 \i2c_target_data_o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:298"
  wire width 1 \i2c_target_ack_o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:297"
  wire width 8 \i2c_target_data_i
  cell \i2c_target \i2c_target
    connect \address \i2c_target_address
    connect \write \i2c_target_write
    connect \read \i2c_target_read
    connect \i2c_0__scl__o \i2c_target_i2c_0__scl__o
    connect \i2c_0__scl__oe \i2c_target_i2c_0__scl__oe
    connect \i2c_0__sda__o \i2c_target_i2c_0__sda__o
    connect \i2c_0__sda__oe \i2c_target_i2c_0__sda__oe
    connect \rst \i2c_target_rst
    connect \clk \i2c_target_clk
    connect \i2c_0__scl__i \i2c_target_i2c_0__scl__i
    connect \i2c_0__sda__i \i2c_target_i2c_0__sda__i
    connect \start \i2c_target_start
    connect \data_o \i2c_target_data_o
    connect \ack_o \i2c_target_ack_o
    connect \data_i \i2c_target_data_i
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:171"
  wire width 1 \registers_$signal
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:110"
  wire width 2 \registers_$signal$1
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:111"
  wire width 1 \registers_$signal$2
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/internal/benchmark/__init__.py:112"
  wire width 32 \registers_$signal$3
  cell \registers \registers
    connect \write \i2c_target_write
    connect \read \i2c_target_read
    connect \rst \i2c_target_rst
    connect \clk \i2c_target_clk
    connect \start \i2c_target_start
    connect \data_o \i2c_target_data_o
    connect \ack_o \i2c_target_ack_o
    connect \data_i \i2c_target_data_i
    connect $signal \registers_$signal
    connect $signal$1 \registers_$signal$1
    connect $signal$2 \registers_$signal$2
    connect $signal$3 \registers_$signal$3
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \fx2_crossbar_fx2_0__flag__i_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 4 \fx2_crossbar_fx2_0__flag__i1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \fx2_crossbar_fx2_0__fifoadr__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 2 \fx2_crossbar_fx2_0__fifoadr__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \fx2_crossbar_fx2_0__fd__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \fx2_crossbar_fx2_0__fd__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 8 \fx2_crossbar_fx2_0__fd__o0
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 8 \fx2_crossbar_fx2_0__fd__o1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \fx2_crossbar_fx2_0__fd__i_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 8 \fx2_crossbar_fx2_0__fd__i1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \fx2_crossbar_fx2_0__sloe__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \fx2_crossbar_fx2_0__sloe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \fx2_crossbar_fx2_0__slrd__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \fx2_crossbar_fx2_0__slrd__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \fx2_crossbar_fx2_0__slwr__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \fx2_crossbar_fx2_0__slwr__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \fx2_crossbar_fx2_0__pktend__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \fx2_crossbar_fx2_0__pktend__o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:215"
  wire width 1 \fx2_crossbar_flush
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:78"
  wire width 8 \fx2_crossbar_w_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \fx2_crossbar_w_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 \fx2_crossbar_w_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:83"
  wire width 8 \fx2_crossbar_r_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \fx2_crossbar_r_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \fx2_crossbar_r_en
  cell \fx2_crossbar \fx2_crossbar
    connect \rst \i2c_target_rst
    connect \clk \i2c_target_clk
    connect $signal \registers_$signal
    connect \fx2_0__flag__i_clk \fx2_crossbar_fx2_0__flag__i_clk
    connect \fx2_0__flag__i1 \fx2_crossbar_fx2_0__flag__i1
    connect \fx2_0__fifoadr__o_clk \fx2_crossbar_fx2_0__fifoadr__o_clk
    connect \fx2_0__fifoadr__o \fx2_crossbar_fx2_0__fifoadr__o
    connect \fx2_0__fd__o_clk \fx2_crossbar_fx2_0__fd__o_clk
    connect \fx2_0__fd__oe \fx2_crossbar_fx2_0__fd__oe
    connect \fx2_0__fd__o0 \fx2_crossbar_fx2_0__fd__o0
    connect \fx2_0__fd__o1 \fx2_crossbar_fx2_0__fd__o1
    connect \fx2_0__fd__i_clk \fx2_crossbar_fx2_0__fd__i_clk
    connect \fx2_0__fd__i1 \fx2_crossbar_fx2_0__fd__i1
    connect \fx2_0__sloe__o_clk \fx2_crossbar_fx2_0__sloe__o_clk
    connect \fx2_0__sloe__o \fx2_crossbar_fx2_0__sloe__o
    connect \fx2_0__slrd__o_clk \fx2_crossbar_fx2_0__slrd__o_clk
    connect \fx2_0__slrd__o \fx2_crossbar_fx2_0__slrd__o
    connect \fx2_0__slwr__o_clk \fx2_crossbar_fx2_0__slwr__o_clk
    connect \fx2_0__slwr__o \fx2_crossbar_fx2_0__slwr__o
    connect \fx2_0__pktend__o_clk \fx2_crossbar_fx2_0__pktend__o_clk
    connect \fx2_0__pktend__o \fx2_crossbar_fx2_0__pktend__o
    connect \flush \fx2_crossbar_flush
    connect \w_data \fx2_crossbar_w_data
    connect \w_en \fx2_crossbar_w_en
    connect \w_rdy \fx2_crossbar_w_rdy
    connect \r_data \fx2_crossbar_r_data
    connect \r_rdy \fx2_crossbar_r_rdy
    connect \r_en \fx2_crossbar_r_en
  end
  cell \multiplexer \multiplexer
    connect \rst \i2c_target_rst
    connect \clk \i2c_target_clk
    connect $signal \registers_$signal
    connect $signal$1 \registers_$signal$1
    connect $signal$2 \registers_$signal$2
    connect $signal$3 \registers_$signal$3
    connect \flush \fx2_crossbar_flush
    connect \w_data \fx2_crossbar_w_data
    connect \w_en \fx2_crossbar_w_en
    connect \w_rdy \fx2_crossbar_w_rdy
    connect \r_data \fx2_crossbar_r_data
    connect \r_rdy \fx2_crossbar_r_rdy
    connect \r_en \fx2_crossbar_r_en
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \cd_sync_clk_if_0__i
  cell \cd_sync \cd_sync
    connect \rst \i2c_target_rst
    connect \clk \i2c_target_clk
    connect \clk_if_0__i \cd_sync_clk_if_0__i
  end
  cell \pin_unused_0 \pin_unused_0
    connect \unused_0__io \unused_0__io
  end
  cell \pin_i2c_0__scl \pin_i2c_0__scl
    connect \i2c_0__scl__o \i2c_target_i2c_0__scl__o
    connect \i2c_0__scl__oe \i2c_target_i2c_0__scl__oe
    connect \i2c_0__scl__i \i2c_target_i2c_0__scl__i
    connect \i2c_0__scl__io \i2c_0__scl__io
  end
  cell \pin_i2c_0__sda \pin_i2c_0__sda
    connect \i2c_0__sda__o \i2c_target_i2c_0__sda__o
    connect \i2c_0__sda__oe \i2c_target_i2c_0__sda__oe
    connect \i2c_0__sda__i \i2c_target_i2c_0__sda__i
    connect \i2c_0__sda__io \i2c_0__sda__io
  end
  cell \pin_fx2_0__sloe \pin_fx2_0__sloe
    connect \fx2_0__sloe__o_clk \fx2_crossbar_fx2_0__sloe__o_clk
    connect \fx2_0__sloe__o \fx2_crossbar_fx2_0__sloe__o
    connect \fx2_0__sloe__io \fx2_0__sloe__io
  end
  cell \pin_fx2_0__slrd \pin_fx2_0__slrd
    connect \fx2_0__slrd__o_clk \fx2_crossbar_fx2_0__slrd__o_clk
    connect \fx2_0__slrd__o \fx2_crossbar_fx2_0__slrd__o
    connect \fx2_0__slrd__io \fx2_0__slrd__io
  end
  cell \pin_fx2_0__slwr \pin_fx2_0__slwr
    connect \fx2_0__slwr__o_clk \fx2_crossbar_fx2_0__slwr__o_clk
    connect \fx2_0__slwr__o \fx2_crossbar_fx2_0__slwr__o
    connect \fx2_0__slwr__io \fx2_0__slwr__io
  end
  cell \pin_fx2_0__pktend \pin_fx2_0__pktend
    connect \fx2_0__pktend__o_clk \fx2_crossbar_fx2_0__pktend__o_clk
    connect \fx2_0__pktend__o \fx2_crossbar_fx2_0__pktend__o
    connect \fx2_0__pktend__io \fx2_0__pktend__io
  end
  cell \pin_fx2_0__fifoadr \pin_fx2_0__fifoadr
    connect \fx2_0__fifoadr__o_clk \fx2_crossbar_fx2_0__fifoadr__o_clk
    connect \fx2_0__fifoadr__o \fx2_crossbar_fx2_0__fifoadr__o
    connect \fx2_0__fifoadr__io \fx2_0__fifoadr__io
  end
  cell \pin_fx2_0__flag \pin_fx2_0__flag
    connect \fx2_0__flag__i_clk \fx2_crossbar_fx2_0__flag__i_clk
    connect \fx2_0__flag__i1 \fx2_crossbar_fx2_0__flag__i1
    connect \fx2_0__flag__io \fx2_0__flag__io
  end
  cell \pin_fx2_0__fd \pin_fx2_0__fd
    connect \fx2_0__fd__o_clk \fx2_crossbar_fx2_0__fd__o_clk
    connect \fx2_0__fd__oe \fx2_crossbar_fx2_0__fd__oe
    connect \fx2_0__fd__o0 \fx2_crossbar_fx2_0__fd__o0
    connect \fx2_0__fd__o1 \fx2_crossbar_fx2_0__fd__o1
    connect \fx2_0__fd__i_clk \fx2_crossbar_fx2_0__fd__i_clk
    connect \fx2_0__fd__i1 \fx2_crossbar_fx2_0__fd__i1
    connect \fx2_0__fd__io \fx2_0__fd__io
  end
  cell \pin_port_a_0__io \pin_port_a_0__io
    connect \port_a_0__io__io \port_a_0__io__io
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_port_a_0__oe_port_a_0__oe__o
  cell \pin_port_a_0__oe \pin_port_a_0__oe
    connect \port_a_0__oe__o \pin_port_a_0__oe_port_a_0__oe__o
    connect \port_a_0__oe__io \port_a_0__oe__io
  end
  cell \pin_port_a_1__io \pin_port_a_1__io
    connect \port_a_1__io__io \port_a_1__io__io
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_port_a_1__oe_port_a_1__oe__o
  cell \pin_port_a_1__oe \pin_port_a_1__oe
    connect \port_a_1__oe__o \pin_port_a_1__oe_port_a_1__oe__o
    connect \port_a_1__oe__io \port_a_1__oe__io
  end
  cell \pin_port_a_2__io \pin_port_a_2__io
    connect \port_a_2__io__io \port_a_2__io__io
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_port_a_2__oe_port_a_2__oe__o
  cell \pin_port_a_2__oe \pin_port_a_2__oe
    connect \port_a_2__oe__o \pin_port_a_2__oe_port_a_2__oe__o
    connect \port_a_2__oe__io \port_a_2__oe__io
  end
  cell \pin_port_a_3__io \pin_port_a_3__io
    connect \port_a_3__io__io \port_a_3__io__io
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_port_a_3__oe_port_a_3__oe__o
  cell \pin_port_a_3__oe \pin_port_a_3__oe
    connect \port_a_3__oe__o \pin_port_a_3__oe_port_a_3__oe__o
    connect \port_a_3__oe__io \port_a_3__oe__io
  end
  cell \pin_port_a_4__io \pin_port_a_4__io
    connect \port_a_4__io__io \port_a_4__io__io
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_port_a_4__oe_port_a_4__oe__o
  cell \pin_port_a_4__oe \pin_port_a_4__oe
    connect \port_a_4__oe__o \pin_port_a_4__oe_port_a_4__oe__o
    connect \port_a_4__oe__io \port_a_4__oe__io
  end
  cell \pin_port_a_5__io \pin_port_a_5__io
    connect \port_a_5__io__io \port_a_5__io__io
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_port_a_5__oe_port_a_5__oe__o
  cell \pin_port_a_5__oe \pin_port_a_5__oe
    connect \port_a_5__oe__o \pin_port_a_5__oe_port_a_5__oe__o
    connect \port_a_5__oe__io \port_a_5__oe__io
  end
  cell \pin_port_a_6__io \pin_port_a_6__io
    connect \port_a_6__io__io \port_a_6__io__io
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_port_a_6__oe_port_a_6__oe__o
  cell \pin_port_a_6__oe \pin_port_a_6__oe
    connect \port_a_6__oe__o \pin_port_a_6__oe_port_a_6__oe__o
    connect \port_a_6__oe__io \port_a_6__oe__io
  end
  cell \pin_port_a_7__io \pin_port_a_7__io
    connect \port_a_7__io__io \port_a_7__io__io
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_port_a_7__oe_port_a_7__oe__o
  cell \pin_port_a_7__oe \pin_port_a_7__oe
    connect \port_a_7__oe__o \pin_port_a_7__oe_port_a_7__oe__o
    connect \port_a_7__oe__io \port_a_7__oe__io
  end
  cell \pin_port_b_0__io \pin_port_b_0__io
    connect \port_b_0__io__io \port_b_0__io__io
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_port_b_0__oe_port_b_0__oe__o
  cell \pin_port_b_0__oe \pin_port_b_0__oe
    connect \port_b_0__oe__o \pin_port_b_0__oe_port_b_0__oe__o
    connect \port_b_0__oe__io \port_b_0__oe__io
  end
  cell \pin_port_b_1__io \pin_port_b_1__io
    connect \port_b_1__io__io \port_b_1__io__io
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_port_b_1__oe_port_b_1__oe__o
  cell \pin_port_b_1__oe \pin_port_b_1__oe
    connect \port_b_1__oe__o \pin_port_b_1__oe_port_b_1__oe__o
    connect \port_b_1__oe__io \port_b_1__oe__io
  end
  cell \pin_port_b_2__io \pin_port_b_2__io
    connect \port_b_2__io__io \port_b_2__io__io
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_port_b_2__oe_port_b_2__oe__o
  cell \pin_port_b_2__oe \pin_port_b_2__oe
    connect \port_b_2__oe__o \pin_port_b_2__oe_port_b_2__oe__o
    connect \port_b_2__oe__io \port_b_2__oe__io
  end
  cell \pin_port_b_3__io \pin_port_b_3__io
    connect \port_b_3__io__io \port_b_3__io__io
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_port_b_3__oe_port_b_3__oe__o
  cell \pin_port_b_3__oe \pin_port_b_3__oe
    connect \port_b_3__oe__o \pin_port_b_3__oe_port_b_3__oe__o
    connect \port_b_3__oe__io \port_b_3__oe__io
  end
  cell \pin_port_b_4__io \pin_port_b_4__io
    connect \port_b_4__io__io \port_b_4__io__io
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_port_b_4__oe_port_b_4__oe__o
  cell \pin_port_b_4__oe \pin_port_b_4__oe
    connect \port_b_4__oe__o \pin_port_b_4__oe_port_b_4__oe__o
    connect \port_b_4__oe__io \port_b_4__oe__io
  end
  cell \pin_port_b_5__io \pin_port_b_5__io
    connect \port_b_5__io__io \port_b_5__io__io
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_port_b_5__oe_port_b_5__oe__o
  cell \pin_port_b_5__oe \pin_port_b_5__oe
    connect \port_b_5__oe__o \pin_port_b_5__oe_port_b_5__oe__o
    connect \port_b_5__oe__io \port_b_5__oe__io
  end
  cell \pin_port_b_6__io \pin_port_b_6__io
    connect \port_b_6__io__io \port_b_6__io__io
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_port_b_6__oe_port_b_6__oe__o
  cell \pin_port_b_6__oe \pin_port_b_6__oe
    connect \port_b_6__oe__o \pin_port_b_6__oe_port_b_6__oe__o
    connect \port_b_6__oe__io \port_b_6__oe__io
  end
  cell \pin_port_b_7__io \pin_port_b_7__io
    connect \port_b_7__io__io \port_b_7__io__io
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_port_b_7__oe_port_b_7__oe__o
  cell \pin_port_b_7__oe \pin_port_b_7__oe
    connect \port_b_7__oe__o \pin_port_b_7__oe_port_b_7__oe__o
    connect \port_b_7__oe__io \port_b_7__oe__io
  end
  cell \pin_clk_if_0 \pin_clk_if_0
    connect \clk_if_0__i \cd_sync_clk_if_0__i
    connect \clk_if_0__io \clk_if_0__io
  end
  process $group_0
    assign \i2c_target_address 7'0000000
    assign \i2c_target_address 7'0001000
  end
  process $group_1
    assign \pin_port_a_0__oe_port_a_0__oe__o 1'0
    assign \pin_port_a_0__oe_port_a_0__oe__o 1'0
  end
  process $group_2
    assign \pin_port_a_1__oe_port_a_1__oe__o 1'0
    assign \pin_port_a_1__oe_port_a_1__oe__o 1'0
  end
  process $group_3
    assign \pin_port_a_2__oe_port_a_2__oe__o 1'0
    assign \pin_port_a_2__oe_port_a_2__oe__o 1'0
  end
  process $group_4
    assign \pin_port_a_3__oe_port_a_3__oe__o 1'0
    assign \pin_port_a_3__oe_port_a_3__oe__o 1'0
  end
  process $group_5
    assign \pin_port_a_4__oe_port_a_4__oe__o 1'0
    assign \pin_port_a_4__oe_port_a_4__oe__o 1'0
  end
  process $group_6
    assign \pin_port_a_5__oe_port_a_5__oe__o 1'0
    assign \pin_port_a_5__oe_port_a_5__oe__o 1'0
  end
  process $group_7
    assign \pin_port_a_6__oe_port_a_6__oe__o 1'0
    assign \pin_port_a_6__oe_port_a_6__oe__o 1'0
  end
  process $group_8
    assign \pin_port_a_7__oe_port_a_7__oe__o 1'0
    assign \pin_port_a_7__oe_port_a_7__oe__o 1'0
  end
  process $group_9
    assign \pin_port_b_0__oe_port_b_0__oe__o 1'0
    assign \pin_port_b_0__oe_port_b_0__oe__o 1'0
  end
  process $group_10
    assign \pin_port_b_1__oe_port_b_1__oe__o 1'0
    assign \pin_port_b_1__oe_port_b_1__oe__o 1'0
  end
  process $group_11
    assign \pin_port_b_2__oe_port_b_2__oe__o 1'0
    assign \pin_port_b_2__oe_port_b_2__oe__o 1'0
  end
  process $group_12
    assign \pin_port_b_3__oe_port_b_3__oe__o 1'0
    assign \pin_port_b_3__oe_port_b_3__oe__o 1'0
  end
  process $group_13
    assign \pin_port_b_4__oe_port_b_4__oe__o 1'0
    assign \pin_port_b_4__oe_port_b_4__oe__o 1'0
  end
  process $group_14
    assign \pin_port_b_5__oe_port_b_5__oe__o 1'0
    assign \pin_port_b_5__oe_port_b_5__oe__o 1'0
  end
  process $group_15
    assign \pin_port_b_6__oe_port_b_6__oe__o 1'0
    assign \pin_port_b_6__oe_port_b_6__oe__o 1'0
  end
  process $group_16
    assign \pin_port_b_7__oe_port_b_7__oe__o 1'0
    assign \pin_port_b_7__oe_port_b_7__oe__o 1'0
  end
end
