# Primality-Test-Verilog
Vivado Project - Use a finite state machine written in Verilog to determine if a number is prime
