
                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version B-2008.09-SP3 for amd64 -- Jan 19, 2009
              Copyright (c) 1988-2008 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
echo "********** CS552 Reading files begin ********************"
********** CS552 Reading files begin ********************
set my_verilog_files [list alu.v and2_16bit.v and2.v cla_16bit.v clu_16bit.v clu_4bit.v fulladder_16bit.v fulladder.v inner_module.v inverter_16bit.v lsb_module.v msb_module.v mux2_1_16bit.v mux2_1.v mux4_1_16bit.v mux4_1.v nand2.v nor2.v not1_16bit.v not1.v or2_16bit.v or2.v sh_1.v sh_2.v sh_4.v sh_8.v shifter.v xor2_16bit.v xor2.v zero_detect.v  ]
alu.v and2_16bit.v and2.v cla_16bit.v clu_16bit.v clu_4bit.v fulladder_16bit.v fulladder.v inner_module.v inverter_16bit.v lsb_module.v msb_module.v mux2_1_16bit.v mux2_1.v mux4_1_16bit.v mux4_1.v nand2.v nor2.v not1_16bit.v not1.v or2_16bit.v or2.v sh_1.v sh_2.v sh_4.v sh_8.v shifter.v xor2_16bit.v xor2.v zero_detect.v
set my_toplevel alu
alu
define_design_lib WORK -path ./WORK
1
analyze -f verilog $my_verilog_files
Running PRESTO HDLC
Searching for ./alu.v
Searching for ./and2_16bit.v
Searching for ./and2.v
Searching for ./cla_16bit.v
Searching for ./clu_16bit.v
Searching for ./clu_4bit.v
Searching for ./fulladder_16bit.v
Searching for ./fulladder.v
Searching for ./inner_module.v
Searching for ./inverter_16bit.v
Searching for ./lsb_module.v
Searching for ./msb_module.v
Searching for ./mux2_1_16bit.v
Searching for ./mux2_1.v
Searching for ./mux4_1_16bit.v
Searching for ./mux4_1.v
Searching for ./nand2.v
Searching for ./nor2.v
Searching for ./not1_16bit.v
Searching for ./not1.v
Searching for ./or2_16bit.v
Searching for ./or2.v
Searching for ./sh_1.v
Searching for ./sh_2.v
Searching for ./sh_4.v
Searching for ./sh_8.v
Searching for ./shifter.v
Searching for ./xor2_16bit.v
Searching for ./xor2.v
Searching for ./zero_detect.v
Compiling source file ./alu.v
Compiling source file ./and2_16bit.v
Compiling source file ./and2.v
Compiling source file ./cla_16bit.v
Compiling source file ./clu_16bit.v
Compiling source file ./clu_4bit.v
Compiling source file ./fulladder_16bit.v
Compiling source file ./fulladder.v
Compiling source file ./inner_module.v
Compiling source file ./inverter_16bit.v
Compiling source file ./lsb_module.v
Compiling source file ./msb_module.v
Compiling source file ./mux2_1_16bit.v
Compiling source file ./mux2_1.v
Compiling source file ./mux4_1_16bit.v
Compiling source file ./mux4_1.v
Compiling source file ./nand2.v
Compiling source file ./nor2.v
Compiling source file ./not1_16bit.v
Compiling source file ./not1.v
Compiling source file ./or2_16bit.v
Compiling source file ./or2.v
Compiling source file ./sh_1.v
Compiling source file ./sh_2.v
Compiling source file ./sh_4.v
Compiling source file ./sh_8.v
Compiling source file ./shifter.v
Compiling source file ./xor2_16bit.v
Compiling source file ./xor2.v
Compiling source file ./zero_detect.v
Presto compilation completed successfully.
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'
1
elaborate $my_toplevel -architecture verilog
Loading db file '/s/synopsys-2009_03_09/@sys/B-2008.09-SP3/libraries/syn/gtech.db'
Loading db file '/s/synopsys-2009_03_09/@sys/B-2008.09-SP3/libraries/syn/standard.sldb'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'alu'.
Information: Building the design 'inverter_16bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'shifter'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'and2_16bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'or2_16bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'xor2_16bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'cla_16bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mux4_1_16bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mux2_1_16bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'zero_detect'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'not1_16bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mux2_1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'sh_1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'sh_2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'sh_4'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'sh_8'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'and2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'or2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'xor2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fulladder_16bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'clu_16bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'not1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mux4_1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'nand2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'nor2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'msb_module'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'inner_module'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'lsb_module'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fulladder'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'clu_4bit'. (HDL-193)
Presto compilation completed successfully.
1
echo "********** CS552 Reading files end ********************"
********** CS552 Reading files end ********************
current_design $my_toplevel
Current design is 'alu'.
{alu}
#/* The name of the clock pin. If no clock-pin     */
#/* exists, pick anything                          */
set my_clock_pin clk
clk
#/* Target frequency in MHz for optimization       */
set my_clk_freq_MHz 1000
1000
#/* Delay of input signals (Clock-to-Q, Package etc.)  */
set my_input_delay_ns 0.1
0.1
#/* Reserved time for output signals (Holdtime etc.)   */
set my_output_delay_ns 0.1
0.1
#/**************************************************/
#/* No modifications needed below                  */
#/**************************************************/
set verilogout_show_unconnected_pins "true"
true
# analyze -f verilog $my_verilog_files
# elaborate $my_toplevel -architecture verilog
# current_design $my_toplevel
report_hierarchy 
 
****************************************
Report : hierarchy
Design : alu
Version: B-2008.09-SP3
Date   : Thu Mar 10 23:16:10 2016
****************************************

alu
    and2_16bit
        and2
            GTECH_AND2                     gtech
    cla_16bit
        and2
            ...
        clu_16bit
            clu_4bit
                and2
                    ...
                or2
                    GTECH_OR2              gtech
        fulladder_16bit
            fulladder
                and2
                    ...
                xor2
                    GTECH_XOR2             gtech
        not1
            GTECH_NOT                      gtech
        or2
            ...
    inverter_16bit
        mux2_1
            nand2
                GTECH_AND2                 gtech
                GTECH_NOT                  gtech
            nor2
                GTECH_NOT                  gtech
                GTECH_OR2                  gtech
            not1
                ...
        not1_16bit
            not1
                ...
    mux2_1_16bit
        mux2_1
            ...
    mux4_1_16bit
        mux4_1
            mux2_1
                ...
    or2_16bit
        or2
            ...
    shifter
        sh_1
            inner_module
                mux2_1
                    ...
            lsb_module
                mux2_1
                    ...
            msb_module
                mux2_1
                    ...
        sh_2
            inner_module
                ...
            lsb_module
                ...
            msb_module
                ...
        sh_4
            inner_module
                ...
            lsb_module
                ...
            msb_module
                ...
        sh_8
            lsb_module
                ...
            msb_module
                ...
    xor2_16bit
        xor2
            ...
    zero_detect
        GTECH_NOT                          gtech
        or2
            ...
1
link

  Linking design 'alu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  gscl45nm (library)          /u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db

1
uniquify
Removing uniquified design 'inverter_16bit'.
Removing uniquified design 'not1_16bit'.
Removing uniquified design 'mux2_1'.
Removing uniquified design 'and2'.
Removing uniquified design 'or2'.
Removing uniquified design 'xor2'.
Removing uniquified design 'not1'.
Removing uniquified design 'mux4_1'.
Removing uniquified design 'nand2'.
Removing uniquified design 'nor2'.
Removing uniquified design 'msb_module'.
Removing uniquified design 'inner_module'.
Removing uniquified design 'lsb_module'.
Removing uniquified design 'fulladder'.
Removing uniquified design 'clu_4bit'.
  Uniquified 2 instances of design 'inverter_16bit'.
  Uniquified 2 instances of design 'not1_16bit'.
  Uniquified 254 instances of design 'mux2_1'.
  Uniquified 91 instances of design 'and2'.
  Uniquified 61 instances of design 'or2'.
  Uniquified 64 instances of design 'xor2'.
  Uniquified 1052 instances of design 'not1'.
  Uniquified 16 instances of design 'mux4_1'.
  Uniquified 508 instances of design 'nand2'.
  Uniquified 254 instances of design 'nor2'.
  Uniquified 15 instances of design 'msb_module'.
  Uniquified 34 instances of design 'inner_module'.
  Uniquified 15 instances of design 'lsb_module'.
  Uniquified 16 instances of design 'fulladder'.
  Uniquified 4 instances of design 'clu_4bit'.
1
set my_period [expr 1000 / $my_clk_freq_MHz]
1
set find_clock [ find port [list $my_clock_pin] ]
Warning: Can't find port 'clk' in design 'alu'. (UID-95)
if {  $find_clock != [list] } {
   set clk_name $my_clock_pin
   create_clock -period $my_period $clk_name
} else {
   set clk_name vclk
   create_clock -period $my_period -name $clk_name
} 
Warning: Creating virtual clock named 'vclk' with no sources. (UID-348)
1
set_driving_cell  -lib_cell INVX1  [all_inputs]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay $my_input_delay_ns -clock $clk_name [remove_from_collection [all_inputs] $my_clock_pin]
Warning: Nothing implicitly matched 'clk' (SEL-003)
1
set_output_delay $my_output_delay_ns -clock $clk_name [all_outputs]
1
compile -map_effort low  -area_effort low
Warning: The compile -map_effort low is obsolete. Setting this variable now defaults to compile -map_effort medium. Please update your script accordingly. (OPT-1303)
Warning: Setting attribute 'fix_multiple_port_nets' on design 'alu'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | B-2008.09-DWBB_0901
                                                               |     *     |
| Licensed DW Building Blocks             |                    |           |
============================================================================


Information: There are 47 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'or2_28'
  Processing 'zero_detect'
  Processing 'not1_824'
  Processing 'nor2_206'
  Processing 'nand2_412'
  Processing 'mux2_1_206'
  Processing 'mux2_1_16bit'
  Processing 'mux4_1_0'
  Processing 'mux4_1_16bit'
  Processing 'and2_68'
  Processing 'clu_4bit_0'
  Processing 'clu_16bit'
  Processing 'xor2_0'
  Processing 'fulladder_0'
  Processing 'fulladder_16bit'
  Processing 'cla_16bit'
  Processing 'xor2_16bit'
  Processing 'or2_16bit'
  Processing 'and2_16bit'
  Processing 'lsb_module_0'
  Processing 'msb_module_0'
  Processing 'sh_8'
  Processing 'inner_module_0'
  Processing 'sh_4'
  Processing 'sh_2'
  Processing 'sh_1'
  Processing 'shifter'
  Processing 'not1_16bit_0'
  Processing 'inverter_16bit_0'
  Processing 'alu'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05    4955.3      0.83      11.5       2.1                          
    0:00:05    4955.3      0.83      11.5       2.1                          

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05    4955.3      0.83      11.5       2.1                          
    0:00:06    4955.3      0.77      11.0       2.1 Z                        
    0:00:06    4956.3      0.77      10.6       2.1 Z                        
    0:00:07    5000.9      0.65       9.9       2.1                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07    5000.9      0.65       9.9       2.1                          
    0:00:07    5104.1      0.65       9.8       1.5 mod8/mux14/mod2/mod2/out 
    0:00:08    5230.8      0.65       9.1       0.9 mod9/mux0/mod6/out       
    0:00:08    5212.0      0.65       9.0       0.9 mod3/sh8/bit15/mod1/mod2/out
    0:00:08    5220.0      0.63       8.8       0.9 Z                        
    0:00:08    5227.5      0.63       8.8       0.9 mod7/mod2/clu0/G<0>      
    0:00:09    5228.0      0.63       8.8       0.9 mod7/mod2/clu0/CO<2>     
    0:00:09    5230.3      0.63       8.8       0.9 Z                        
    0:00:10    5229.9      0.65       8.8       0.9 mod7/mod2/clu3/CO<2>     
    0:00:11    6434.6      1.54      20.8       0.8 mod3/sh1/bit14/mod1/mod3/out
    0:00:12    7527.1      1.92      26.0       0.0 Z                        
    0:00:12    7380.2      1.39      20.0       0.0 Z                        
    0:00:13    7332.3      1.26      18.3       0.0 Z                        
    0:00:13    7239.9      1.17      16.7       0.0 Z                        
    0:00:13    7199.5      1.11      15.8       0.0 Z                        
    0:00:14    7172.8      1.08      15.3       0.0 Z                        
    0:00:14    7184.5      1.04      15.0       0.0                          
    0:00:14    7182.2      1.02      14.4       0.0                          
    0:00:14    7179.4      1.02      14.3       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:14    7179.4      1.02      14.3       0.0                          
    0:00:14    7179.4      1.02      14.3       0.0                          
    0:00:15    6673.0      1.04      13.6       0.0                          
    0:00:15    6367.5      1.04      12.8       0.0                          
    0:00:15    6292.4      1.04      12.7       0.0                          
    0:00:15    6290.0      1.04      12.7       0.0                          
    0:00:15    6290.0      1.04      12.7       0.0                          
    0:00:15    6290.0      1.04      12.7       0.0                          
    0:00:15    6290.0      1.04      12.7       0.0                          
    0:00:15    5895.8      1.03      12.2       0.0                          
    0:00:15    5833.9      1.03      12.2       0.0                          
    0:00:15    5826.8      1.03      12.2       0.0                          
    0:00:15    5826.8      1.03      12.2       0.0                          
    0:00:15    5826.8      1.03      12.2       0.0                          
    0:00:15    5826.8      1.03      12.2       0.0                          
    0:00:15    5826.8      1.03      12.2       0.0                          
    0:00:15    5826.8      1.03      12.2       0.0                          
    0:00:15    5824.5      1.02      12.2       0.0                          
    0:00:16    5824.5      1.02      12.2       0.0                          
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'

  Optimization Complete
  ---------------------
1
check_design -summary
Warning: In design 'sh_1', there are 2 submodules connected to power or ground. (LINT-30)
Warning: In design 'sh_2', there are 4 submodules connected to power or ground. (LINT-30)
Warning: In design 'sh_4', there are 8 submodules connected to power or ground. (LINT-30)
Warning: In design 'sh_8', there are 16 submodules connected to power or ground. (LINT-30)
Warning: In design 'sh_8', there are 5 submodules with pins connected to the same net. (LINT-30)

Information: Use the 'check_design' command for 
	 more information about warnings. (LINT-98)

1
report_constraint -all_violators
Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
Design : alu
Version: B-2008.09-SP3
Date   : Thu Mar 10 23:16:28 2016
****************************************


   max_delay/setup ('vclk' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   Z                            0.90           1.92 f        -1.02  (VIOLATED)
   Out<15>                      0.90           1.76 r        -0.86  (VIOLATED)
   Out<14>                      0.90           1.72 r        -0.82  (VIOLATED)
   Ofl                          0.90           1.68 f        -0.78  (VIOLATED)
   Out<13>                      0.90           1.66 f        -0.76  (VIOLATED)
   Out<12>                      0.90           1.60 f        -0.70  (VIOLATED)
   Out<4>                       0.90           1.59 r        -0.69  (VIOLATED)
   Out<9>                       0.90           1.58 r        -0.68  (VIOLATED)
   Out<5>                       0.90           1.56 r        -0.66  (VIOLATED)
   Out<11>                      0.90           1.55 r        -0.65  (VIOLATED)
   Out<7>                       0.90           1.55 r        -0.65  (VIOLATED)
   Out<10>                      0.90           1.55 r        -0.65  (VIOLATED)
   Out<8>                       0.90           1.55 r        -0.65  (VIOLATED)
   Out<6>                       0.90           1.54 r        -0.64  (VIOLATED)
   Out<3>                       0.90           1.46 r        -0.56  (VIOLATED)
   Out<2>                       0.90           1.44 r        -0.54  (VIOLATED)
   Out<1>                       0.90           1.34 r        -0.44  (VIOLATED)
   Out<0>                       0.90           1.32 r        -0.42  (VIOLATED)


1
set filename [format "%s%s"  $my_toplevel ".syn.v"]
alu.syn.v
write -hierarchy -f verilog $my_toplevel -output synth/$filename
Writing verilog file '/afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/hw2/hw2_2/synth/alu.syn.v'.
Warning: Bus naming style currently specified as %s<%d>, verilog syntax requires bus naming style to be "[]".  (VO-13)
1
set filename [format "%s%s"  $my_toplevel ".ddc"]
alu.ddc
write -hierarchy -format ddc -output synth/$filename
Writing ddc file 'synth/alu.ddc'.
1
report_reference > synth/reference_report.txt
report_area > synth/area_report.txt
report_cell > synth/cell_report.txt
report_timing -max_paths 20 > synth/timing_report.txt
report_power > synth/power_report.txt
quit
Information: Defining new variable 'filename'. (CMD-041)
Information: Defining new variable 'my_clk_freq_MHz'. (CMD-041)
Information: Defining new variable 'my_toplevel'. (CMD-041)
Information: Defining new variable 'clk_name'. (CMD-041)
Information: Defining new variable 'find_clock'. (CMD-041)
Information: Defining new variable 'my_output_delay_ns'. (CMD-041)
Information: Defining new variable 'my_period'. (CMD-041)
Information: Defining new variable 'my_verilog_files'. (CMD-041)
Information: Defining new variable 'my_clock_pin'. (CMD-041)
Information: Defining new variable 'my_input_delay_ns'. (CMD-041)

Thank you...
