{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1488429217972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488429217977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 01 22:33:37 2017 " "Processing started: Wed Mar 01 22:33:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488429217977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488429217977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB -c LAB " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB -c LAB" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488429217977 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1488429218287 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1488429218287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LAB " "Found entity 1: LAB" {  } { { "LAB.bdf" "" { Schematic "C:/Users/william/Desktop/College/Year 2/Semester 2/CS231/Labs/fuwc-19_lab3/fuwc-19_lab3/LAB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488429227620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488429227620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssdd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ssdd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SSDD " "Found entity 1: SSDD" {  } { { "SSDD.bdf" "" { Schematic "C:/Users/william/Desktop/College/Year 2/Semester 2/CS231/Labs/fuwc-19_lab3/fuwc-19_lab3/SSDD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488429227621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488429227621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 0 " "Found entity 1: 0" {  } { { "0.bdf" "" { Schematic "C:/Users/william/Desktop/College/Year 2/Semester 2/CS231/Labs/fuwc-19_lab3/fuwc-19_lab3/0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488429227622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488429227622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 1 " "Found entity 1: 1" {  } { { "1.bdf" "" { Schematic "C:/Users/william/Desktop/College/Year 2/Semester 2/CS231/Labs/fuwc-19_lab3/fuwc-19_lab3/1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488429227623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488429227623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2 " "Found entity 1: 2" {  } { { "2.bdf" "" { Schematic "C:/Users/william/Desktop/College/Year 2/Semester 2/CS231/Labs/fuwc-19_lab3/fuwc-19_lab3/2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488429227624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488429227624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3 " "Found entity 1: 3" {  } { { "3.bdf" "" { Schematic "C:/Users/william/Desktop/College/Year 2/Semester 2/CS231/Labs/fuwc-19_lab3/fuwc-19_lab3/3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488429227625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488429227625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4 " "Found entity 1: 4" {  } { { "4.bdf" "" { Schematic "C:/Users/william/Desktop/College/Year 2/Semester 2/CS231/Labs/fuwc-19_lab3/fuwc-19_lab3/4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488429227626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488429227626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 5 " "Found entity 1: 5" {  } { { "5.bdf" "" { Schematic "C:/Users/william/Desktop/College/Year 2/Semester 2/CS231/Labs/fuwc-19_lab3/fuwc-19_lab3/5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488429227627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488429227627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 6 " "Found entity 1: 6" {  } { { "6.bdf" "" { Schematic "C:/Users/william/Desktop/College/Year 2/Semester 2/CS231/Labs/fuwc-19_lab3/fuwc-19_lab3/6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488429227628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488429227628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.bdf" "" { Schematic "C:/Users/william/Desktop/College/Year 2/Semester 2/CS231/Labs/fuwc-19_lab3/fuwc-19_lab3/counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488429227629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488429227629 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB " "Elaborating entity \"LAB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1488429227653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSDD SSDD:inst3 " "Elaborating entity \"SSDD\" for hierarchy \"SSDD:inst3\"" {  } { { "LAB.bdf" "inst3" { Schematic "C:/Users/william/Desktop/College/Year 2/Semester 2/CS231/Labs/fuwc-19_lab3/fuwc-19_lab3/LAB.bdf" { { 104 504 600 264 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488429227654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "0 SSDD:inst3\|0:inst " "Elaborating entity \"0\" for hierarchy \"SSDD:inst3\|0:inst\"" {  } { { "SSDD.bdf" "inst" { Schematic "C:/Users/william/Desktop/College/Year 2/Semester 2/CS231/Labs/fuwc-19_lab3/fuwc-19_lab3/SSDD.bdf" { { 8 280 376 136 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488429227655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1 SSDD:inst3\|1:inst2 " "Elaborating entity \"1\" for hierarchy \"SSDD:inst3\|1:inst2\"" {  } { { "SSDD.bdf" "inst2" { Schematic "C:/Users/william/Desktop/College/Year 2/Semester 2/CS231/Labs/fuwc-19_lab3/fuwc-19_lab3/SSDD.bdf" { { 152 280 376 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488429227656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2 SSDD:inst3\|2:inst3 " "Elaborating entity \"2\" for hierarchy \"SSDD:inst3\|2:inst3\"" {  } { { "SSDD.bdf" "inst3" { Schematic "C:/Users/william/Desktop/College/Year 2/Semester 2/CS231/Labs/fuwc-19_lab3/fuwc-19_lab3/SSDD.bdf" { { 296 280 376 424 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488429227657 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT ~SW0 " "Primitive \"NOT\" of instance \"~SW0\" not used" {  } { { "2.bdf" "" { Schematic "C:/Users/william/Desktop/College/Year 2/Semester 2/CS231/Labs/fuwc-19_lab3/fuwc-19_lab3/2.bdf" { { 440 360 392 488 "~SW0" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1488429227657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3 SSDD:inst3\|3:inst4 " "Elaborating entity \"3\" for hierarchy \"SSDD:inst3\|3:inst4\"" {  } { { "SSDD.bdf" "inst4" { Schematic "C:/Users/william/Desktop/College/Year 2/Semester 2/CS231/Labs/fuwc-19_lab3/fuwc-19_lab3/SSDD.bdf" { { 440 280 376 568 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488429227658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4 SSDD:inst3\|4:inst5 " "Elaborating entity \"4\" for hierarchy \"SSDD:inst3\|4:inst5\"" {  } { { "SSDD.bdf" "inst5" { Schematic "C:/Users/william/Desktop/College/Year 2/Semester 2/CS231/Labs/fuwc-19_lab3/fuwc-19_lab3/SSDD.bdf" { { 584 280 376 712 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488429227659 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT ~SW1 " "Primitive \"NOT\" of instance \"~SW1\" not used" {  } { { "4.bdf" "" { Schematic "C:/Users/william/Desktop/College/Year 2/Semester 2/CS231/Labs/fuwc-19_lab3/fuwc-19_lab3/4.bdf" { { 384 296 328 432 "~SW1" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1488429227659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "5 SSDD:inst3\|5:inst6 " "Elaborating entity \"5\" for hierarchy \"SSDD:inst3\|5:inst6\"" {  } { { "SSDD.bdf" "inst6" { Schematic "C:/Users/william/Desktop/College/Year 2/Semester 2/CS231/Labs/fuwc-19_lab3/fuwc-19_lab3/SSDD.bdf" { { 728 280 376 856 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488429227660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "6 SSDD:inst3\|6:inst7 " "Elaborating entity \"6\" for hierarchy \"SSDD:inst3\|6:inst7\"" {  } { { "SSDD.bdf" "inst7" { Schematic "C:/Users/william/Desktop/College/Year 2/Semester 2/CS231/Labs/fuwc-19_lab3/fuwc-19_lab3/SSDD.bdf" { { 872 280 376 1000 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488429227660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst " "Elaborating entity \"counter\" for hierarchy \"counter:inst\"" {  } { { "LAB.bdf" "inst" { Schematic "C:/Users/william/Desktop/College/Year 2/Semester 2/CS231/Labs/fuwc-19_lab3/fuwc-19_lab3/LAB.bdf" { { 104 256 400 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488429227661 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1488429228165 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1488429228811 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488429228811 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1488429228860 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1488429228860 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1488429228860 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1488429228860 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "653 " "Peak virtual memory: 653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488429228886 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 01 22:33:48 2017 " "Processing ended: Wed Mar 01 22:33:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488429228886 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488429228886 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488429228886 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1488429228886 ""}
