// Seed: 2170356829
module module_0 (
    output supply1 id_0,
    input uwire id_1
    , id_7,
    input supply1 id_2,
    input tri0 id_3,
    output wor id_4,
    input supply1 id_5
);
  wire id_8;
  assign module_1.id_5 = 0;
  logic id_9, id_10;
  parameter id_11 = -1;
  parameter id_12 = id_11;
  assign id_7 = 1;
endmodule
module module_1 #(
    parameter id_14 = 32'd47,
    parameter id_3  = 32'd31
) (
    input supply1 id_0,
    input wand id_1,
    input uwire id_2,
    input wand _id_3,
    input tri0 id_4,
    input wor id_5,
    output tri0 id_6,
    input wand id_7,
    input uwire id_8,
    input uwire id_9,
    output logic id_10,
    input wor id_11
);
  always id_10 <= -1'h0;
  reg id_13, _id_14, id_15;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_8,
      id_5,
      id_6,
      id_9
  );
  always id_13 = id_0;
  assign id_10 = -1'b0;
  assign id_6  = id_4;
  wire [id_14 : (  id_3  -  1  )  &&  -1] id_16;
endmodule
