scaler_mem_gen.v,verilog,xil_defaultlib,../../../../lab40.srcs/sources_1/ip/scaler_mem_gen/sim/scaler_mem_gen.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
