-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity adjustLocalExtrema is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    dog_pyr_0_val_V_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    dog_pyr_0_val_V_ce0 : OUT STD_LOGIC;
    dog_pyr_0_val_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dog_pyr_0_val_V_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    dog_pyr_0_val_V_ce1 : OUT STD_LOGIC;
    dog_pyr_0_val_V_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    dog_pyr_1_val_V_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    dog_pyr_1_val_V_ce0 : OUT STD_LOGIC;
    dog_pyr_1_val_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dog_pyr_1_val_V_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    dog_pyr_1_val_V_ce1 : OUT STD_LOGIC;
    dog_pyr_1_val_V_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    dog_pyr_2_val_V_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    dog_pyr_2_val_V_ce0 : OUT STD_LOGIC;
    dog_pyr_2_val_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dog_pyr_2_val_V_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    dog_pyr_2_val_V_ce1 : OUT STD_LOGIC;
    dog_pyr_2_val_V_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    dog_pyr_3_val_V_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    dog_pyr_3_val_V_ce0 : OUT STD_LOGIC;
    dog_pyr_3_val_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dog_pyr_3_val_V_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    dog_pyr_3_val_V_ce1 : OUT STD_LOGIC;
    dog_pyr_3_val_V_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    dog_pyr_4_val_V_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    dog_pyr_4_val_V_ce0 : OUT STD_LOGIC;
    dog_pyr_4_val_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dog_pyr_4_val_V_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    dog_pyr_4_val_V_ce1 : OUT STD_LOGIC;
    dog_pyr_4_val_V_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    dog_pyr_0_rows_read : IN STD_LOGIC_VECTOR (31 downto 0);
    dog_pyr_0_cols_read : IN STD_LOGIC_VECTOR (31 downto 0);
    octave : IN STD_LOGIC_VECTOR (30 downto 0);
    layer_read : IN STD_LOGIC_VECTOR (2 downto 0);
    r_read : IN STD_LOGIC_VECTOR (30 downto 0);
    c_read : IN STD_LOGIC_VECTOR (30 downto 0);
    kpt_pt_x_read : IN STD_LOGIC_VECTOR (15 downto 0);
    kpt_pt_y_read : IN STD_LOGIC_VECTOR (15 downto 0);
    kpt_sigma_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    kpt_response_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    kpt_octave_read : IN STD_LOGIC_VECTOR (7 downto 0);
    kpt_layer_read : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of adjustLocalExtrema is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (51 downto 0) := "0000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (51 downto 0) := "0000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (51 downto 0) := "0000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (51 downto 0) := "0000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (51 downto 0) := "0000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (51 downto 0) := "0000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (51 downto 0) := "0001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (51 downto 0) := "0010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (51 downto 0) := "0100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (51 downto 0) := "1000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_40000000 : STD_LOGIC_VECTOR (31 downto 0) := "01000000000000000000000000000000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_40400000 : STD_LOGIC_VECTOR (31 downto 0) := "01000000010000000000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_FFFFFFFB : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111011";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv18_1 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv18_3FFFF : STD_LOGIC_VECTOR (17 downto 0) := "111111111111111111";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv8_9E : STD_LOGIC_VECTOR (7 downto 0) := "10011110";
    constant ap_const_lv8_8E : STD_LOGIC_VECTOR (7 downto 0) := "10001110";
    constant ap_const_lv8_7E : STD_LOGIC_VECTOR (7 downto 0) := "01111110";
    constant ap_const_lv8_96 : STD_LOGIC_VECTOR (7 downto 0) := "10010110";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv23_7FFFFF : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111111111";
    constant ap_const_lv9_181 : STD_LOGIC_VECTOR (8 downto 0) := "110000001";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv65_0 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv35_A3D : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000101000111101";
    constant ap_const_lv83_A0000 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000010100000000000000000";
    constant ap_const_lv70_7900000000 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000111100100000000000000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv49_0 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000000000000";
    constant ap_const_lv48_0 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    constant ap_const_lv15_7FFF : STD_LOGIC_VECTOR (14 downto 0) := "111111111111111";
    constant ap_const_lv26_0 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    constant ap_const_lv31_1F : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000011111";
    constant ap_const_lv6_21 : STD_LOGIC_VECTOR (5 downto 0) := "100001";
    constant ap_const_lv6_F : STD_LOGIC_VECTOR (5 downto 0) := "001111";
    constant ap_const_lv8_70 : STD_LOGIC_VECTOR (7 downto 0) := "01110000";
    constant ap_const_lv8_6F : STD_LOGIC_VECTOR (7 downto 0) := "01101111";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv54_0 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv12_10 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_const_lv12_FF0 : STD_LOGIC_VECTOR (11 downto 0) := "111111110000";
    constant ap_const_lv12_36 : STD_LOGIC_VECTOR (11 downto 0) := "000000110110";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv80_0 : STD_LOGIC_VECTOR (79 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv79_0 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv62_0 : STD_LOGIC_VECTOR (61 downto 0) := "00000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_FFFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv7_61 : STD_LOGIC_VECTOR (6 downto 0) := "1100001";
    constant ap_const_lv7_6F : STD_LOGIC_VECTOR (6 downto 0) := "1101111";
    constant ap_const_lv8_60 : STD_LOGIC_VECTOR (7 downto 0) := "01100000";
    constant ap_const_lv8_5F : STD_LOGIC_VECTOR (7 downto 0) := "01011111";
    constant ap_const_lv48_19999 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000011001100110011001";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal mask_table1687_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mask_table1687_ce0 : STD_LOGIC;
    signal mask_table1687_q0 : STD_LOGIC_VECTOR (22 downto 0);
    signal mask_table1687_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mask_table1687_ce1 : STD_LOGIC;
    signal mask_table1687_q1 : STD_LOGIC_VECTOR (22 downto 0);
    signal mask_table1687_address2 : STD_LOGIC_VECTOR (4 downto 0);
    signal mask_table1687_ce2 : STD_LOGIC;
    signal mask_table1687_q2 : STD_LOGIC_VECTOR (22 downto 0);
    signal one_half_table2683_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal one_half_table2683_ce0 : STD_LOGIC;
    signal one_half_table2683_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal one_half_table2683_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal one_half_table2683_ce1 : STD_LOGIC;
    signal one_half_table2683_q1 : STD_LOGIC_VECTOR (23 downto 0);
    signal one_half_table2683_address2 : STD_LOGIC_VECTOR (4 downto 0);
    signal one_half_table2683_ce2 : STD_LOGIC;
    signal one_half_table2683_q2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_pow_generic_float_s_fu_1624_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1835 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal r_read_cast_fu_1840_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_read_cast_fu_1844_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer_read_cast_fu_1848_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal octave_cast_fu_1852_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal octave_cast_reg_6656 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_1856_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_reg_6661 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_1862_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_6666 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_711_fu_1868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_711_reg_6671 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i_20_fu_1874_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_20_reg_6675 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1498_fu_1884_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_1498_reg_6680 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_280_cast_fu_1894_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_280_cast_reg_6686 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_1501_fu_1921_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_1501_reg_6717 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmp_1502_fu_1941_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1502_reg_6748 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_1665_p7 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_s_reg_6754 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1503_fu_1946_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_1503_reg_6760 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_285_cast_fu_1960_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_285_cast_reg_6766 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_1221_t_fu_1983_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1221_t_reg_6797 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1219_t_fu_1990_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1219_t_reg_6803 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_1680_p7 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_155_reg_6809 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1695_p7 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_157_reg_6814 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_130_reg_6819 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal tmp_290_cast_fu_2020_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_290_cast_reg_6850 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1710_p7 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_141_reg_6881 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_0_2_V_reg_6887 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1725_p7 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_159_reg_6892 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1740_p7 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_161_reg_6897 : STD_LOGIC_VECTOR (31 downto 0);
    signal dD_0_V_reg_6902 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal tmp_292_fu_2136_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_292_reg_6957 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_293_fu_2140_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_293_reg_6962 : STD_LOGIC_VECTOR (17 downto 0);
    signal dD_1_V_reg_6967 : STD_LOGIC_VECTOR (31 downto 0);
    signal dD_2_V_reg_6972 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_0_0_V_fu_2201_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_0_0_V_reg_6977 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_1_1_V_fu_2212_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_1_1_V_reg_6982 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_2_2_V_fu_2224_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_2_2_V_reg_6987 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_1_2_V_reg_6992 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal p_Val2_114_fu_2300_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal p_Val2_114_reg_7047 : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal H_0_1_V_reg_7067 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_690_fu_2352_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_690_reg_7072 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_solve_ap_fixed_s_fu_1608_ap_idle : STD_LOGIC;
    signal grp_solve_ap_fixed_s_fu_1608_ap_ready : STD_LOGIC;
    signal grp_solve_ap_fixed_s_fu_1608_ap_done : STD_LOGIC;
    signal ap_block_state8_on_subcall_done : BOOLEAN;
    signal p_Val2_120_fu_2383_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_120_reg_7076 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_121_fu_2390_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_121_reg_7081 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_122_fu_2397_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_122_reg_7086 : STD_LOGIC_VECTOR (31 downto 0);
    signal is_neg_12_fu_2414_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal is_neg_12_reg_7091 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_2450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_7096 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp15_fu_2502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp15_reg_7100 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp18_fu_2554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp18_reg_7104 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_741_fu_2560_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_741_reg_7108 : STD_LOGIC_VECTOR (0 downto 0);
    signal is_neg_fu_2566_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal is_neg_reg_7113 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp32_V_87_fu_2600_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp32_V_87_reg_7118 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1525_fu_2606_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1525_reg_7123 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_744_fu_2610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_744_reg_7128 : STD_LOGIC_VECTOR (0 downto 0);
    signal is_neg_11_fu_2616_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal is_neg_11_reg_7133 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp32_V_91_fu_2650_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp32_V_91_reg_7138 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1533_fu_2656_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1533_reg_7143 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_747_fu_2660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_747_reg_7148 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp32_V_95_fu_2692_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp32_V_95_reg_7153 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1540_fu_2698_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1540_reg_7158 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_751_fu_2702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_751_reg_7163 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1550_fu_2712_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_1550_reg_7167 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_308_cast_fu_2722_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_308_cast_reg_7173 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp32_V_fu_2745_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp32_V_reg_7204 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal p_Result_s_reg_7209 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp32_V_116_fu_2759_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp32_V_116_reg_7214 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_72_reg_7219 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp32_V_117_fu_2773_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp32_V_117_reg_7224 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_77_reg_7229 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_assign_fu_2829_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_reg_7234 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal t_V_41_fu_2836_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal t_V_41_reg_7239 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_i_fu_2850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_reg_7245 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1685_i_i_fu_2856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1685_i_i_reg_7251 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_assign_72_fu_2920_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_72_reg_7266 : STD_LOGIC_VECTOR (31 downto 0);
    signal t_V_45_fu_2927_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal t_V_45_reg_7271 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_i1_fu_2941_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i1_reg_7277 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1685_i_i1_fu_2947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1685_i_i1_reg_7283 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_assign_74_fu_3011_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_74_reg_7298 : STD_LOGIC_VECTOR (31 downto 0);
    signal t_V_49_fu_3018_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal t_V_49_reg_7303 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_i2_fu_3032_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i2_reg_7309 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1685_i_i2_fu_3038_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1685_i_i2_reg_7315 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_assign_s_fu_3139_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_s_reg_7330 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal x_assign_73_fu_3225_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_73_reg_7335 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_75_fu_3311_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_75_reg_7340 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_743_fu_3461_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_743_reg_7345 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal tmp_746_fu_3610_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_746_reg_7355 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_749_fu_3759_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_749_reg_7365 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp26_fu_3775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp26_reg_7374 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_223_fu_3786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_223_reg_7379 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal or_cond5_224_fu_3800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond5_224_reg_7383 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond6_225_fu_3815_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond6_225_reg_7387 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1553_fu_3825_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_1553_reg_7391 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal dog_pyr_0_val_V_loa_26_reg_7422 : STD_LOGIC_VECTOR (31 downto 0);
    signal dog_pyr_1_val_V_loa_27_reg_7427 : STD_LOGIC_VECTOR (31 downto 0);
    signal dog_pyr_2_val_V_loa_27_reg_7432 : STD_LOGIC_VECTOR (31 downto 0);
    signal dog_pyr_3_val_V_loa_27_reg_7437 : STD_LOGIC_VECTOR (31 downto 0);
    signal dog_pyr_4_val_V_loa_26_reg_7442 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1554_fu_3845_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_1554_reg_7447 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_313_cast_fu_3859_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_313_cast_reg_7453 : STD_LOGIC_VECTOR (17 downto 0);
    signal dog_pyr_0_val_V_loa_27_reg_7484 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal dog_pyr_1_val_V_loa_28_reg_7489 : STD_LOGIC_VECTOR (31 downto 0);
    signal dog_pyr_2_val_V_loa_28_reg_7494 : STD_LOGIC_VECTOR (31 downto 0);
    signal dog_pyr_3_val_V_loa_28_reg_7499 : STD_LOGIC_VECTOR (31 downto 0);
    signal dog_pyr_4_val_V_loa_27_reg_7504 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_318_cast_fu_3905_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_318_cast_reg_7534 : STD_LOGIC_VECTOR (17 downto 0);
    signal dog_pyr_0_val_V_loa_28_reg_7565 : STD_LOGIC_VECTOR (31 downto 0);
    signal dog_pyr_1_val_V_loa_29_reg_7570 : STD_LOGIC_VECTOR (31 downto 0);
    signal dog_pyr_2_val_V_loa_29_reg_7575 : STD_LOGIC_VECTOR (31 downto 0);
    signal dog_pyr_3_val_V_loa_29_reg_7580 : STD_LOGIC_VECTOR (31 downto 0);
    signal dog_pyr_4_val_V_loa_28_reg_7585 : STD_LOGIC_VECTOR (31 downto 0);
    signal dog_pyr_0_val_V_loa_29_reg_7590 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal dog_pyr_1_val_V_loa_30_reg_7595 : STD_LOGIC_VECTOR (31 downto 0);
    signal dog_pyr_2_val_V_loa_30_reg_7600 : STD_LOGIC_VECTOR (31 downto 0);
    signal dog_pyr_3_val_V_loa_30_reg_7605 : STD_LOGIC_VECTOR (31 downto 0);
    signal dog_pyr_4_val_V_loa_29_reg_7610 : STD_LOGIC_VECTOR (31 downto 0);
    signal dog_pyr_0_val_V_loa_30_reg_7615 : STD_LOGIC_VECTOR (31 downto 0);
    signal dog_pyr_1_val_V_loa_31_reg_7622 : STD_LOGIC_VECTOR (31 downto 0);
    signal dog_pyr_2_val_V_loa_31_reg_7629 : STD_LOGIC_VECTOR (31 downto 0);
    signal dog_pyr_3_val_V_loa_31_reg_7636 : STD_LOGIC_VECTOR (31 downto 0);
    signal dog_pyr_4_val_V_loa_30_reg_7643 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1548_fu_3927_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1548_reg_7650 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal p_Val2_126_fu_4049_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_126_reg_7661 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_127_fu_4063_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_127_reg_7666 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_129_fu_4077_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_129_reg_7671 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_131_fu_4166_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_131_reg_7676 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal tmp_1561_reg_7682 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal dog_pyr_0_val_V_add_30_reg_7737 : STD_LOGIC_VECTOR (15 downto 0);
    signal dog_pyr_0_val_V_add_31_reg_7742 : STD_LOGIC_VECTOR (15 downto 0);
    signal dog_pyr_1_val_V_add_30_reg_7747 : STD_LOGIC_VECTOR (15 downto 0);
    signal dog_pyr_1_val_V_add_31_reg_7752 : STD_LOGIC_VECTOR (15 downto 0);
    signal dog_pyr_2_val_V_add_30_reg_7757 : STD_LOGIC_VECTOR (15 downto 0);
    signal dog_pyr_2_val_V_add_31_reg_7762 : STD_LOGIC_VECTOR (15 downto 0);
    signal dog_pyr_3_val_V_add_30_reg_7767 : STD_LOGIC_VECTOR (15 downto 0);
    signal dog_pyr_3_val_V_add_31_reg_7772 : STD_LOGIC_VECTOR (15 downto 0);
    signal dog_pyr_4_val_V_add_30_reg_7777 : STD_LOGIC_VECTOR (15 downto 0);
    signal dog_pyr_4_val_V_add_31_reg_7782 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_i_i3_fu_4247_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_V_i_i3_reg_7787 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_765_fu_4275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_765_reg_7792 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_134_fu_4293_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_134_reg_7796 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_136_fu_4305_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_136_reg_7802 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_137_fu_4319_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal p_Val2_137_reg_7808 : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal tmp_772_reg_7813 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal tmp_773_fu_4389_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_773_reg_7818 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal tmp_774_fu_4399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_774_reg_7823 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_24_fu_4409_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal r_V_24_reg_7827 : STD_LOGIC_VECTOR (63 downto 0);
    signal r_V_25_fu_4418_p2 : STD_LOGIC_VECTOR (82 downto 0);
    signal r_V_25_reg_7832 : STD_LOGIC_VECTOR (82 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal tmp_775_fu_4437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_775_reg_7837 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal tmp_1619_fu_4442_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1619_reg_7841 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_804_fu_4477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_804_reg_7846 : STD_LOGIC_VECTOR (0 downto 0);
    signal is_neg_15_fu_4483_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal is_neg_15_reg_7851 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_288_fu_4497_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Val2_288_reg_7856 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_1659_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_assign_reg_7862 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal msb_idx_11_fu_4538_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal msb_idx_11_reg_7867 : STD_LOGIC_VECTOR (31 downto 0);
    signal msb_idx_12_fu_4556_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal msb_idx_12_reg_7872 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp48_fu_4574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp48_reg_7877 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp32_V_112_fu_4638_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp32_V_112_reg_7882 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp32_V_113_fu_4660_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp32_V_113_reg_7887 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal tmp32_V_120_fu_4666_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp32_V_120_reg_7892 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal p_Result_98_reg_7897 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_03_i9_fu_4724_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_03_i9_reg_7902 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal grp_fu_1645_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_assign_3_reg_7907 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal isneg_reg_7912 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal exp_tmp_V_reg_7918 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_1565_fu_4757_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_1565_reg_7923 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_777_fu_4761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_777_reg_7928 : STD_LOGIC_VECTOR (0 downto 0);
    signal scale_V_fu_4995_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal scale_V_reg_7934 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal r_V_27_fu_5019_p2 : STD_LOGIC_VECTOR (48 downto 0);
    signal r_V_27_reg_7939 : STD_LOGIC_VECTOR (48 downto 0);
    signal r_V_28_fu_5041_p2 : STD_LOGIC_VECTOR (48 downto 0);
    signal r_V_28_reg_7944 : STD_LOGIC_VECTOR (48 downto 0);
    signal tmp_1569_fu_5059_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal tmp_1569_reg_7949 : STD_LOGIC_VECTOR (78 downto 0);
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal tmp_788_fu_5063_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_788_reg_7955 : STD_LOGIC_VECTOR (0 downto 0);
    signal is_neg_13_reg_7960 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1594_fu_5086_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal tmp_1594_reg_7966 : STD_LOGIC_VECTOR (78 downto 0);
    signal tmp_796_fu_5090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_796_reg_7972 : STD_LOGIC_VECTOR (0 downto 0);
    signal is_neg_14_reg_7977 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_266_fu_5109_p3 : STD_LOGIC_VECTOR (78 downto 0);
    signal p_Val2_266_reg_7983 : STD_LOGIC_VECTOR (78 downto 0);
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal msb_idx_fu_5195_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal msb_idx_reg_7989 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1573_fu_5201_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_1573_reg_7994 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_1574_reg_7999 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_277_fu_5218_p3 : STD_LOGIC_VECTOR (78 downto 0);
    signal p_Val2_277_reg_8004 : STD_LOGIC_VECTOR (78 downto 0);
    signal msb_idx_9_fu_5304_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal msb_idx_9_reg_8010 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1598_fu_5310_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_1598_reg_8015 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_1599_reg_8020 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp32_V_101_fu_5428_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp32_V_101_reg_8025 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal tmp32_V_107_fu_5542_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp32_V_107_reg_8030 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp32_V_118_fu_5550_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp32_V_118_reg_8035 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal p_Result_85_reg_8040 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp32_V_119_fu_5564_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp32_V_119_reg_8045 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_92_reg_8050 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_assign_76_fu_5622_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_76_reg_8055 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal t_V_54_fu_5629_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal t_V_54_reg_8060 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_i3_fu_5643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i3_reg_8066 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1685_i_i3_fu_5649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1685_i_i3_reg_8072 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_assign_78_fu_5715_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_78_reg_8087 : STD_LOGIC_VECTOR (31 downto 0);
    signal t_V_58_fu_5722_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal t_V_58_reg_8092 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_i4_fu_5736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i4_reg_8098 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1685_i_i4_fu_5742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1685_i_i4_reg_8104 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_341_reg_8119 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal p_Val2_196_fu_5972_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_196_reg_8124 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_346_reg_8130 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_200_fu_6188_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_200_reg_8135 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_276_fu_6201_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_276_reg_8141 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal p_Val2_287_fu_6212_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_287_reg_8146 : STD_LOGIC_VECTOR (15 downto 0);
    signal isneg_7_fu_6226_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal isneg_7_reg_8151 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal man_V_35_fu_6270_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_35_reg_8156 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_809_fu_6278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_809_reg_8161 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_7_fu_6308_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_7_reg_8166 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_813_fu_6316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_813_reg_8172 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1641_fu_6322_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1641_reg_8177 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp39_fu_6354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp39_reg_8183 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp54_fu_6372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp54_reg_8189 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_solve_ap_fixed_s_fu_1608_ap_start : STD_LOGIC;
    signal grp_solve_ap_fixed_s_fu_1608_ap_return_0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_solve_ap_fixed_s_fu_1608_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_solve_ap_fixed_s_fu_1608_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_solve_ap_fixed_s_fu_1608_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pow_generic_float_s_fu_1624_ap_start : STD_LOGIC;
    signal grp_pow_generic_float_s_fu_1624_ap_done : STD_LOGIC;
    signal grp_pow_generic_float_s_fu_1624_ap_idle : STD_LOGIC;
    signal grp_pow_generic_float_s_fu_1624_ap_ready : STD_LOGIC;
    signal grp_pow_generic_float_s_fu_1624_exp : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_128_reg_1281 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_132_reg_1291 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_164_reg_1301 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_708_reg_1311 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_709_reg_1323 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_710_reg_1335 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_reg_1347 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_123_reg_1359 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_124_reg_1370 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_125_reg_1381 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_1_ph_reg_1392 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_1_ph_reg_1407 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer_1_ph_reg_1422 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_kpt_pt_y_write_assig_phi_fu_1440_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal kpt_pt_y_write_assig_reg_1437 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_phi_mux_kpt_sigma_V_write_as_phi_fu_1455_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal kpt_sigma_V_write_as_reg_1452 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_kpt_pt_x_write_assig_phi_fu_1470_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal kpt_pt_x_write_assig_reg_1467 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_kpt_response_V_write_phi_fu_1485_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal kpt_response_V_write_reg_1482 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_c_1_phi_fu_1500_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_1_reg_1497 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_kpt_octave_write_ass_phi_fu_1520_p10 : STD_LOGIC_VECTOR (7 downto 0);
    signal kpt_octave_write_ass_reg_1517 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_r_1_phi_fu_1535_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_1_reg_1532 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_kpt_layer_write_assi_phi_fu_1555_p10 : STD_LOGIC_VECTOR (7 downto 0);
    signal kpt_layer_write_assi_reg_1552 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1620_fu_6378_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_layer_1_phi_fu_1570_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer_1_reg_1567 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_p_s_phi_fu_1591_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_s_reg_1587 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_solve_ap_fixed_s_fu_1608_ap_start_reg : STD_LOGIC := '0';
    signal grp_pow_generic_float_s_fu_1624_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (51 downto 0);
    signal ap_NS_fsm_state28 : STD_LOGIC;
    signal ap_NS_fsm_state39 : STD_LOGIC;
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal tmp_281_cast_fu_1908_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_282_cast_fu_1932_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_286_cast_fu_1974_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_283_cast_fu_2001_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_291_cast_fu_2033_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_287_cast_fu_2114_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_288_cast_fu_2127_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_292_cast_fu_2276_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_293_cast_fu_2284_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_309_cast_fu_2736_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1686_i_i_fu_2872_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1686_i_i1_fu_2963_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1686_i_i2_fu_3054_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_310_cast_fu_3836_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_314_cast_fu_3873_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_311_cast_fu_3886_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_319_cast_fu_3918_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_315_cast_fu_4184_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_316_cast_fu_4197_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_320_cast_fu_4210_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_321_cast_fu_4223_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1686_i_i3_fu_5665_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1686_i_i4_fu_5758_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_224_fu_336 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_225_fu_340 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_226_fu_344 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1650_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal grp_fu_1653_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1665_p6 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_1680_p6 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_1695_p6 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_1755_p6 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_1765_p6 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_1775_p6 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_1785_p6 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1497_fu_1880_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_1499_fu_1890_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_281_fu_1902_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_1500_fu_1917_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_282_fu_1927_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_1504_fu_1950_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_1505_fu_1954_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_286_fu_1968_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_283_fu_1997_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_1506_fu_2010_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_1507_fu_2014_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_291_fu_2028_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_730_fu_2042_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_731_fu_2045_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal p_Val2_116_fu_2049_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_733_fu_2055_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal tmp_734_fu_2059_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal tmp_869_cast_fu_2068_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal p_Val2_117_fu_2062_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_16_fu_2072_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal tmp_712_fu_2088_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_713_fu_2091_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal r_V_fu_2094_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_287_fu_2110_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_288_fu_2123_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_714_fu_2144_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_715_fu_2147_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal r_V_13_fu_2151_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_716_fu_2167_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_721_fu_2171_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_716_fu_2167_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_721_fu_2171_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal r_V_14_fu_2175_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal p_Val2_227_fu_2191_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_112_fu_2197_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_227_fu_2191_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_s_221_fu_2207_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_113_fu_2218_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_113_fu_2218_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_113_fu_2218_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_735_fu_2230_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_738_fu_2233_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal p_Val2_118_fu_2237_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_739_fu_2243_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal tmp_740_fu_2247_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal tmp_875_cast_fu_2256_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal p_Val2_119_fu_2250_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_17_fu_2260_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal tmp_725_fu_2292_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_726_fu_2296_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_725_fu_2292_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_726_fu_2296_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_729_fu_2321_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_727_fu_2318_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal tmp_729_fu_2321_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal tmp_863_cast_fu_2331_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_863_cast_fu_2331_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal p_Val2_115_fu_2325_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_15_fu_2335_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal p_Result_317_fu_2404_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1511_fu_2422_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_1512_fu_2432_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_1513_fu_2442_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_318_fu_2456_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1515_fu_2466_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1516_fu_2474_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_1517_fu_2484_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_1518_fu_2494_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_319_fu_2508_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1520_fu_2518_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1521_fu_2526_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_1522_fu_2536_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_1523_fu_2546_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_V_fu_2574_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_320_fu_2582_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal num_zeros_fu_2592_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_2_fu_2624_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_325_fu_2632_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal num_zeros_11_fu_2642_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_3_fu_2666_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_330_fu_2674_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal num_zeros_12_fu_2684_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1549_fu_2708_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_1551_fu_2718_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_309_fu_2730_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1650_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1653_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1656_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_742_fu_2787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_692_fu_2792_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_693_fu_2797_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Repl2_86_trunc_fu_2801_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_694_fu_2807_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_321_fu_2814_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_fu_2825_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal loc_V_fu_2840_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal index_V_fu_2862_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_745_fu_2878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_717_fu_2883_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_718_fu_2888_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Repl2_89_trunc_fu_2892_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_719_fu_2898_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_326_fu_2905_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_29_fu_2916_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal loc_V_33_fu_2931_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal index_V_3_fu_2953_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_748_fu_2969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_722_fu_2974_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_723_fu_2979_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Repl2_92_trunc_fu_2983_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_724_fu_2989_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_331_fu_2996_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_31_fu_3007_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal loc_V_37_fu_3022_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal index_V_4_fu_3044_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Result_s_222_fu_3060_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal one_half_i_cast_i_fu_3075_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_163_fu_3079_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal loc_V_30_fu_3084_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_1688_i_i_fu_3088_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_412_fu_3100_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal xs_sig_V_fu_3094_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Result_322_fu_3067_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_323_fu_3110_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp_v_i_fu_3118_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp1_i_fu_3129_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_i_fu_3134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_i_fu_3125_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_264_fu_3146_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal one_half_i_cast_i1_fu_3161_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_165_fu_3165_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal loc_V_34_fu_3170_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_1688_i_i1_fu_3174_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_413_fu_3186_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal xs_sig_V_1_fu_3180_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Result_327_fu_3153_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_328_fu_3196_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp_v_i1_fu_3204_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp1_i1_fu_3215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_i1_fu_3220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_i1_fu_3211_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_278_fu_3232_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal one_half_i_cast_i2_fu_3247_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_167_fu_3251_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal loc_V_38_fu_3256_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_1688_i_i2_fu_3260_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_414_fu_3272_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal xs_sig_V_2_fu_3266_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Result_332_fu_3239_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_333_fu_3282_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp_v_i2_fu_3290_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp1_i2_fu_3301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_i2_fu_3306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_i2_fu_3297_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_239_fu_3318_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal loc_V_32_fu_3339_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_1701_i_i_i_fu_3343_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal loc_V_31_fu_3329_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_i_i_i_cast_fu_3357_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_fu_3361_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_1702_i_i_i_fu_3375_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal isNeg_fu_3367_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1702_i_i_i_cast_fu_3381_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_s_fu_3385_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_6_i_i_i_ca_fu_3393_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sh_assign_6_i_i_i_ca_7_fu_3397_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_1701_i_i_i_cast5_fu_3353_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal tmp_1703_i_i_i_fu_3401_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal tmp_1704_i_i_i_fu_3405_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_1531_fu_3417_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1705_i_i_i_fu_3411_p2 : STD_LOGIC_VECTOR (78 downto 0);
    signal tmp_296_fu_3425_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_297_fu_3429_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_168_fu_3439_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_324_fu_3321_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_i_i_i_fu_3447_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_241_fu_3453_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_250_fu_3467_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal loc_V_36_fu_3488_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_1701_i_i_i2_fu_3492_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal loc_V_35_fu_3478_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_i_i_i42_cast_fu_3506_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_1_fu_3510_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_1702_i_i_i2_fu_3524_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal isNeg_3_fu_3516_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1702_i_i_i45_cas_fu_3530_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_2_fu_3534_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_6_i_i_i46_s_fu_3542_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sh_assign_6_i_i_i46_1_fu_3546_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_1701_i_i_i41_cas_fu_3502_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal tmp_1703_i_i_i2_fu_3550_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal tmp_1704_i_i_i2_fu_3554_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_1539_fu_3566_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1705_i_i_i2_fu_3560_p2 : STD_LOGIC_VECTOR (78 downto 0);
    signal tmp_300_fu_3574_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_301_fu_3578_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_187_fu_3588_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_329_fu_3470_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_i_i_i2_fu_3596_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_252_fu_3602_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_261_fu_3616_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal loc_V_40_fu_3637_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_1701_i_i_i3_fu_3641_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal loc_V_39_fu_3627_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_i_i_i64_cast_fu_3655_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_3_fu_3659_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_1702_i_i_i3_fu_3673_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal isNeg_4_fu_3665_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1702_i_i_i67_cas_fu_3679_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_4_fu_3683_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_6_i_i_i68_s_fu_3691_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sh_assign_6_i_i_i68_1_fu_3695_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_1701_i_i_i63_cas_fu_3651_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal tmp_1703_i_i_i3_fu_3699_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal tmp_1704_i_i_i3_fu_3703_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_1546_fu_3715_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1705_i_i_i3_fu_3709_p2 : STD_LOGIC_VECTOR (78 downto 0);
    signal tmp_304_fu_3723_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_305_fu_3727_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_191_fu_3737_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_334_fu_3619_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_i_i_i3_fu_3745_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_263_fu_3751_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1547_fu_3765_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_750_fu_3781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_752_fu_3791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_753_fu_3796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_766_fu_3806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_767_fu_3811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1552_fu_3821_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_310_fu_3831_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_1555_fu_3849_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_1556_fu_3853_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_314_fu_3867_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_311_fu_3882_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_1557_fu_3895_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_1558_fu_3899_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_319_fu_3913_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1755_p7 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1765_p7 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_754_fu_3935_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_755_fu_3939_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal r_V_18_fu_3943_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_1775_p7 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1785_p7 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_757_fu_3959_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_758_fu_3963_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal r_V_19_fu_3967_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal p_Val2_173_fu_3989_p6 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_173_fu_3989_p7 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_174_fu_4010_p6 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_174_fu_4010_p7 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_760_fu_4000_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_761_fu_4021_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal r_V_20_fu_4025_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_756_fu_3949_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_126_fu_4049_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_126_fu_4049_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_759_fu_3973_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_127_fu_4063_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_127_fu_4063_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_762_fu_4031_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_129_fu_4077_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_129_fu_4077_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_904_cast_fu_4089_p1 : STD_LOGIC_VECTOR (64 downto 0);
    signal tmp_764_fu_4086_p1 : STD_LOGIC_VECTOR (64 downto 0);
    signal tmp_763_fu_4083_p1 : STD_LOGIC_VECTOR (64 downto 0);
    signal tmp148_fu_4092_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal r_V_29_fu_4098_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal p_neg_fu_4112_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal p_lshr_fu_4118_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_322_fu_4128_p1 : STD_LOGIC_VECTOR (64 downto 0);
    signal p_neg_t_fu_4132_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal tmp_1559_fu_4104_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_323_fu_4138_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_324_fu_4148_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_193_fu_4158_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1795_p7 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_315_fu_4180_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_316_fu_4193_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_320_fu_4206_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_321_fu_4219_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_152_fu_4232_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_335_fu_4237_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_shl_fu_4257_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal p_shl_cast_fu_4265_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal OP1_V_38_cast_fu_4253_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal r_V_22_fu_4269_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Val2_133_fu_4287_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_264_fu_4281_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_135_fu_4299_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1805_p7 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1820_p7 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_768_fu_4311_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_769_fu_4315_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_770_fu_4325_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal tmp_771_fu_4328_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal tmp_917_cast_fu_4338_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal p_Val2_138_fu_4332_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_23_fu_4342_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal p_Val2_140_fu_4368_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_140_fu_4368_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_920_cast_fu_4377_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_4374_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_920_cast_fu_4377_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_140_fu_4368_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_920_cast_fu_4377_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Val2_142_fu_4383_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Val2_139_fu_4358_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_24_fu_4409_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal OP1_V_14_fu_4405_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal r_V_24_fu_4409_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_25_fu_4418_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal r_V_26_fu_4427_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_26_fu_4427_p2 : STD_LOGIC_VECTOR (69 downto 0);
    signal r_V_25_cast_fu_4433_p1 : STD_LOGIC_VECTOR (82 downto 0);
    signal tmp_802_fu_4445_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_985_cast_fu_4453_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal tmp_803_fu_4457_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal tmp_439_fu_4461_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Val2_145_fu_4465_p2 : STD_LOGIC_VECTOR (48 downto 0);
    signal p_Val2_145_cast_fu_4471_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_988_cast_fu_4491_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Val2_275_cast_fu_4505_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal p_Result_347_fu_4508_p4 : STD_LOGIC_VECTOR (48 downto 0);
    signal p_Result_348_fu_4518_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_805_fu_4526_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal num_zeros_15_fu_4534_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1624_fu_4548_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1623_fu_4544_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_1625_fu_4564_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_1627_fu_4580_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1628_fu_4584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1630_fu_4596_p4 : STD_LOGIC_VECTOR (48 downto 0);
    signal tmp_1631_fu_4606_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1629_fu_4590_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1633_fu_4620_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1632_fu_4612_p3 : STD_LOGIC_VECTOR (48 downto 0);
    signal tmp_1634_fu_4628_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal tmp_1635_fu_4632_p2 : STD_LOGIC_VECTOR (48 downto 0);
    signal tmp_806_fu_4645_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp32_V_110_fu_4642_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_992_cast_fu_4650_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp32_V_111_fu_4654_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_807_fu_4680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp151_cast_cast_fu_4688_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1637_fu_4685_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Repl2_103_trunc_fu_4696_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_736_fu_4702_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_349_fu_4709_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_37_fu_4720_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1662_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ireg_V_fu_4731_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1563_fu_4735_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_720_fu_4770_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal p_Result_336_fu_4777_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_31_fu_4781_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_776_fu_4767_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_fu_4794_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_778_fu_4800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_779_fu_4806_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_780_fu_4812_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_fu_4818_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal man_V_32_fu_4787_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_1567_fu_4846_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal sh_amt_cast_fu_4826_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_783_fu_4862_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_784_fu_4866_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_1566_fu_4836_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_781_fu_4830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_4889_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_demorgan_fu_4900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_fu_4905_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_782_fu_4840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_4911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_fu_4917_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp21_demorgan_fu_4935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp29_fu_4856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp21_fu_4941_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp22_fu_4947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_785_fu_4883_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1568_fu_4872_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp15_fu_4929_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_fu_4923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0782_s_fu_4876_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp2_fu_4894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_4961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel_fu_4953_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel28_fu_4967_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond5_fu_4975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond6_fu_4989_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel29_fu_4981_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_786_fu_5003_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_959_cast_fu_5011_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal tmp_787_fu_5015_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal tmp_794_fu_5025_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_972_cast_fu_5033_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal tmp_795_fu_5037_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal p_Val2_143_fu_5053_p0 : STD_LOGIC_VECTOR (48 downto 0);
    signal p_Val2_143_fu_5053_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal OP2_V_36_cast_fu_5050_p1 : STD_LOGIC_VECTOR (79 downto 0);
    signal p_Val2_143_fu_5053_p2 : STD_LOGIC_VECTOR (79 downto 0);
    signal p_Val2_144_fu_5080_p0 : STD_LOGIC_VECTOR (48 downto 0);
    signal p_Val2_144_fu_5080_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_144_fu_5080_p2 : STD_LOGIC_VECTOR (79 downto 0);
    signal tmp_962_cast_fu_5104_p2 : STD_LOGIC_VECTOR (78 downto 0);
    signal tmp_435_fu_5115_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal p_Result_82_fu_5125_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_789_fu_5129_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_83_fu_5147_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_337_fu_5157_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_791_fu_5169_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1572_fu_5177_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1571_fu_5137_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_790_fu_5141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal NZeros_fu_5181_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal num_zeros_13_fu_5187_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_975_cast_fu_5213_p2 : STD_LOGIC_VECTOR (78 downto 0);
    signal tmp_437_fu_5224_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal p_Result_89_fu_5234_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_797_fu_5238_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_90_fu_5256_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_342_fu_5266_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_799_fu_5278_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1597_fu_5286_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1596_fu_5246_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_798_fu_5250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal NZeros_1_fu_5290_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal num_zeros_14_fu_5296_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal msb_idx_8_fu_5325_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_1575_fu_5331_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_792_fu_5350_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp32_V_98_fu_5347_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_967_cast_fu_5356_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1577_fu_5366_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Val2_267_cast_fu_5322_p1 : STD_LOGIC_VECTOR (80 downto 0);
    signal tmp_1578_fu_5370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1580_fu_5382_p4 : STD_LOGIC_VECTOR (80 downto 0);
    signal tmp_1581_fu_5392_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1579_fu_5376_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1583_fu_5406_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1582_fu_5398_p3 : STD_LOGIC_VECTOR (80 downto 0);
    signal tmp_1584_fu_5414_p1 : STD_LOGIC_VECTOR (80 downto 0);
    signal tmp_1585_fu_5418_p2 : STD_LOGIC_VECTOR (80 downto 0);
    signal icmp34_fu_5341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp32_V_99_fu_5360_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp32_V_100_fu_5424_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal msb_idx_10_fu_5439_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_1600_fu_5445_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_800_fu_5464_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp32_V_104_fu_5461_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_980_cast_fu_5470_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1602_fu_5480_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Val2_271_cast_fu_5436_p1 : STD_LOGIC_VECTOR (80 downto 0);
    signal tmp_1603_fu_5484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1605_fu_5496_p4 : STD_LOGIC_VECTOR (80 downto 0);
    signal tmp_1606_fu_5506_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1604_fu_5490_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1608_fu_5520_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1607_fu_5512_p3 : STD_LOGIC_VECTOR (80 downto 0);
    signal tmp_1609_fu_5528_p1 : STD_LOGIC_VECTOR (80 downto 0);
    signal tmp_1610_fu_5532_p2 : STD_LOGIC_VECTOR (80 downto 0);
    signal icmp41_fu_5455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp32_V_105_fu_5474_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp32_V_106_fu_5538_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_793_fu_5578_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp149_cast_cast_fu_5586_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1587_fu_5583_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Repl2_96_trunc_fu_5594_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_728_fu_5600_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_338_fu_5607_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_33_fu_5618_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal loc_V_41_fu_5633_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal index_V_5_fu_5655_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_801_fu_5671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp150_cast_cast_fu_5679_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1612_fu_5676_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Repl2_100_trunc_fu_5687_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_732_fu_5693_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_343_fu_5700_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_35_fu_5711_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal loc_V_45_fu_5726_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal index_V_6_fu_5748_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Result_293_fu_5764_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal one_half_i_cast_i3_fu_5779_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_185_fu_5783_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal loc_V_42_fu_5788_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_1688_i_i3_fu_5792_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_436_fu_5804_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal xs_sig_V_3_fu_5798_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Result_339_fu_5771_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_340_fu_5814_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp_v_i3_fu_5822_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp1_i3_fu_5833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_i3_fu_5838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_i3_fu_5829_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_77_fu_5843_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_274_fu_5850_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal loc_V_44_fu_5872_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_1693_i_i_i_fu_5876_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal loc_V_43_fu_5862_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_i_i_i87_cast_fu_5890_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_5_fu_5894_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_1694_i_i_i_fu_5908_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal isNeg_5_fu_5900_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1694_i_i_i_cast_fu_5914_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_6_fu_5918_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_5_i_i_i_ca_fu_5926_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sh_assign_5_i_i_i_ca_1_fu_5930_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_1693_i_i_i_cast1_fu_5886_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_1695_i_i_i_fu_5934_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_1696_i_i_i_fu_5938_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_1593_fu_5950_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1697_i_i_i_fu_5944_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_328_fu_5958_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_329_fu_5962_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_307_fu_5980_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal one_half_i_cast_i4_fu_5995_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_188_fu_5999_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal loc_V_46_fu_6004_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_1688_i_i4_fu_6008_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_438_fu_6020_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal xs_sig_V_4_fu_6014_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Result_344_fu_5987_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_345_fu_6030_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp_v_i4_fu_6038_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp1_i4_fu_6049_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_i4_fu_6054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_i4_fu_6045_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_79_fu_6059_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_285_fu_6066_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal loc_V_48_fu_6088_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_1693_i_i_i1_fu_6092_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal loc_V_47_fu_6078_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_i_i_i100_cast_fu_6106_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_7_fu_6110_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_1694_i_i_i1_fu_6124_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal isNeg_6_fu_6116_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1694_i_i_i103_ca_fu_6130_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_8_fu_6134_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_5_i_i_i_fu_6142_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sh_assign_5_i_i_i104_1_fu_6146_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_1693_i_i_i99_cas_fu_6102_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_1695_i_i_i1_fu_6150_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_1696_i_i_i1_fu_6154_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_1618_fu_6166_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1697_i_i_i1_fu_6160_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_332_fu_6174_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_333_fu_6178_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_i_i_i4_fu_6196_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_i_i_i5_fu_6207_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ireg_V_7_fu_6218_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_tmp_V_7_fu_6234_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_1640_fu_6248_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_737_fu_6252_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal p_Result_350_fu_6260_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_34_fu_6264_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_1638_fu_6222_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_808_fu_6244_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_7_fu_6284_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_810_fu_6290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_811_fu_6296_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_812_fu_6302_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1642_fu_6326_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal sel_tmp38_demorgan_fu_6342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp38_fu_6348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp53_demorgan_fu_6360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp51_fu_6336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp53_fu_6366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_8_cast_fu_6383_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_815_fu_6391_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_816_fu_6395_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sel_tmp33_fu_6416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_814_fu_6386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp40_fu_6426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_817_fu_6411_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1643_fu_6400_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp47_fu_6437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp41_fu_6432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0858_s_fu_6404_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp34_fu_6421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond7_fu_6449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel30_fu_6442_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel31_fu_6454_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond8_fu_6461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond9_fu_6475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel32_fu_6467_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel33_fu_6481_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_146_fu_6493_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_146_fu_6493_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_return_0_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_4_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_5_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_6_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_7_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_8_preg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_return_9_preg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal r_V_26_fu_4427_p00 : STD_LOGIC_VECTOR (69 downto 0);

    component solve_ap_fixed_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        A_0_0_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        A_0_1_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        A_0_2_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        A_1_1_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        A_1_2_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        A_2_2_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        b_0_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        b_1_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        b_2_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        x_0_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        x_1_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        x_2_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component pow_generic_float_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        base_r : IN STD_LOGIC_VECTOR (31 downto 0);
        exp : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component SIFT2_Core_fdiv_3g8j IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component SIFT2_Core_uitofpXh4 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component SIFT2_Core_sitofpeOg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component SIFT2_Core_fpext_hbi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component SIFT2_Core_mux_534jc IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component adjustLocalExtrem2iS IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (22 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (22 downto 0);
        address2 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component adjustLocalExtrem3i2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address2 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;



begin
    mask_table1687_U : component adjustLocalExtrem2iS
    generic map (
        DataWidth => 23,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mask_table1687_address0,
        ce0 => mask_table1687_ce0,
        q0 => mask_table1687_q0,
        address1 => mask_table1687_address1,
        ce1 => mask_table1687_ce1,
        q1 => mask_table1687_q1,
        address2 => mask_table1687_address2,
        ce2 => mask_table1687_ce2,
        q2 => mask_table1687_q2);

    one_half_table2683_U : component adjustLocalExtrem3i2
    generic map (
        DataWidth => 24,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => one_half_table2683_address0,
        ce0 => one_half_table2683_ce0,
        q0 => one_half_table2683_q0,
        address1 => one_half_table2683_address1,
        ce1 => one_half_table2683_ce1,
        q1 => one_half_table2683_q1,
        address2 => one_half_table2683_address2,
        ce2 => one_half_table2683_ce2,
        q2 => one_half_table2683_q2);

    grp_solve_ap_fixed_s_fu_1608 : component solve_ap_fixed_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_solve_ap_fixed_s_fu_1608_ap_start,
        ap_done => grp_solve_ap_fixed_s_fu_1608_ap_done,
        ap_idle => grp_solve_ap_fixed_s_fu_1608_ap_idle,
        ap_ready => grp_solve_ap_fixed_s_fu_1608_ap_ready,
        A_0_0_V_read => H_0_0_V_reg_6977,
        A_0_1_V_read => H_0_1_V_reg_7067,
        A_0_2_V_read => H_0_2_V_reg_6887,
        A_1_1_V_read => H_1_1_V_reg_6982,
        A_1_2_V_read => H_1_2_V_reg_6992,
        A_2_2_V_read => H_2_2_V_reg_6987,
        b_0_V_read => dD_0_V_reg_6902,
        b_1_V_read => dD_1_V_reg_6967,
        b_2_V_read => dD_2_V_reg_6972,
        x_0_V_read => p_Val2_226_fu_344,
        x_1_V_read => p_Val2_225_fu_340,
        x_2_V_read => p_Val2_224_fu_336,
        ap_return_0 => grp_solve_ap_fixed_s_fu_1608_ap_return_0,
        ap_return_1 => grp_solve_ap_fixed_s_fu_1608_ap_return_1,
        ap_return_2 => grp_solve_ap_fixed_s_fu_1608_ap_return_2,
        ap_return_3 => grp_solve_ap_fixed_s_fu_1608_ap_return_3);

    grp_pow_generic_float_s_fu_1624 : component pow_generic_float_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_pow_generic_float_s_fu_1624_ap_start,
        ap_done => grp_pow_generic_float_s_fu_1624_ap_done,
        ap_idle => grp_pow_generic_float_s_fu_1624_ap_idle,
        ap_ready => grp_pow_generic_float_s_fu_1624_ap_ready,
        ap_ce => ap_const_logic_1,
        base_r => ap_const_lv32_40000000,
        exp => grp_pow_generic_float_s_fu_1624_exp,
        ap_return => grp_pow_generic_float_s_fu_1624_ap_return);

    SIFT2_Core_fdiv_3g8j_U858 : component SIFT2_Core_fdiv_3g8j
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_03_i9_reg_7902,
        din1 => ap_const_lv32_40400000,
        ce => ap_const_logic_1,
        dout => grp_fu_1645_p2);

    SIFT2_Core_uitofpXh4_U859 : component SIFT2_Core_uitofpXh4
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1650_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1650_p1);

    SIFT2_Core_uitofpXh4_U860 : component SIFT2_Core_uitofpXh4
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1653_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1653_p1);

    SIFT2_Core_uitofpXh4_U861 : component SIFT2_Core_uitofpXh4
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp32_V_95_reg_7153,
        ce => ap_const_logic_1,
        dout => grp_fu_1656_p1);

    SIFT2_Core_sitofpeOg_U862 : component SIFT2_Core_sitofpeOg
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => octave_cast_reg_6656,
        ce => ap_const_logic_1,
        dout => grp_fu_1659_p1);

    SIFT2_Core_fpext_hbi_U863 : component SIFT2_Core_fpext_hbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => reg_1835,
        dout => grp_fu_1662_p1);

    SIFT2_Core_mux_534jc_U864 : component SIFT2_Core_mux_534jc
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => dog_pyr_0_val_V_q0,
        din1 => dog_pyr_1_val_V_q0,
        din2 => dog_pyr_2_val_V_q0,
        din3 => dog_pyr_3_val_V_q0,
        din4 => dog_pyr_4_val_V_q0,
        din5 => grp_fu_1665_p6,
        dout => grp_fu_1665_p7);

    SIFT2_Core_mux_534jc_U865 : component SIFT2_Core_mux_534jc
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => dog_pyr_0_val_V_q0,
        din1 => dog_pyr_1_val_V_q0,
        din2 => dog_pyr_2_val_V_q0,
        din3 => dog_pyr_3_val_V_q0,
        din4 => dog_pyr_4_val_V_q0,
        din5 => grp_fu_1680_p6,
        dout => grp_fu_1680_p7);

    SIFT2_Core_mux_534jc_U866 : component SIFT2_Core_mux_534jc
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => dog_pyr_0_val_V_q0,
        din1 => dog_pyr_1_val_V_q0,
        din2 => dog_pyr_2_val_V_q0,
        din3 => dog_pyr_3_val_V_q0,
        din4 => dog_pyr_4_val_V_q0,
        din5 => grp_fu_1695_p6,
        dout => grp_fu_1695_p7);

    SIFT2_Core_mux_534jc_U867 : component SIFT2_Core_mux_534jc
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => dog_pyr_0_val_V_q1,
        din1 => dog_pyr_1_val_V_q1,
        din2 => dog_pyr_2_val_V_q1,
        din3 => dog_pyr_3_val_V_q1,
        din4 => dog_pyr_4_val_V_q1,
        din5 => tmp_1502_reg_6748,
        dout => grp_fu_1710_p7);

    SIFT2_Core_mux_534jc_U868 : component SIFT2_Core_mux_534jc
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => dog_pyr_0_val_V_q1,
        din1 => dog_pyr_1_val_V_q1,
        din2 => dog_pyr_2_val_V_q1,
        din3 => dog_pyr_3_val_V_q1,
        din4 => dog_pyr_4_val_V_q1,
        din5 => tmp_1221_t_reg_6797,
        dout => grp_fu_1725_p7);

    SIFT2_Core_mux_534jc_U869 : component SIFT2_Core_mux_534jc
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => dog_pyr_0_val_V_q1,
        din1 => dog_pyr_1_val_V_q1,
        din2 => dog_pyr_2_val_V_q1,
        din3 => dog_pyr_3_val_V_q1,
        din4 => dog_pyr_4_val_V_q1,
        din5 => tmp_1219_t_reg_6803,
        dout => grp_fu_1740_p7);

    SIFT2_Core_mux_534jc_U870 : component SIFT2_Core_mux_534jc
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => dog_pyr_0_val_V_loa_26_reg_7422,
        din1 => dog_pyr_1_val_V_loa_27_reg_7427,
        din2 => dog_pyr_2_val_V_loa_27_reg_7432,
        din3 => dog_pyr_3_val_V_loa_27_reg_7437,
        din4 => dog_pyr_4_val_V_loa_26_reg_7442,
        din5 => grp_fu_1755_p6,
        dout => grp_fu_1755_p7);

    SIFT2_Core_mux_534jc_U871 : component SIFT2_Core_mux_534jc
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => dog_pyr_0_val_V_loa_27_reg_7484,
        din1 => dog_pyr_1_val_V_loa_28_reg_7489,
        din2 => dog_pyr_2_val_V_loa_28_reg_7494,
        din3 => dog_pyr_3_val_V_loa_28_reg_7499,
        din4 => dog_pyr_4_val_V_loa_27_reg_7504,
        din5 => grp_fu_1765_p6,
        dout => grp_fu_1765_p7);

    SIFT2_Core_mux_534jc_U872 : component SIFT2_Core_mux_534jc
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => dog_pyr_0_val_V_loa_28_reg_7565,
        din1 => dog_pyr_1_val_V_loa_29_reg_7570,
        din2 => dog_pyr_2_val_V_loa_29_reg_7575,
        din3 => dog_pyr_3_val_V_loa_29_reg_7580,
        din4 => dog_pyr_4_val_V_loa_28_reg_7585,
        din5 => grp_fu_1775_p6,
        dout => grp_fu_1775_p7);

    SIFT2_Core_mux_534jc_U873 : component SIFT2_Core_mux_534jc
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => dog_pyr_0_val_V_loa_29_reg_7590,
        din1 => dog_pyr_1_val_V_loa_30_reg_7595,
        din2 => dog_pyr_2_val_V_loa_30_reg_7600,
        din3 => dog_pyr_3_val_V_loa_30_reg_7605,
        din4 => dog_pyr_4_val_V_loa_29_reg_7610,
        din5 => grp_fu_1785_p6,
        dout => grp_fu_1785_p7);

    SIFT2_Core_mux_534jc_U874 : component SIFT2_Core_mux_534jc
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => dog_pyr_0_val_V_loa_30_reg_7615,
        din1 => dog_pyr_1_val_V_loa_31_reg_7622,
        din2 => dog_pyr_2_val_V_loa_31_reg_7629,
        din3 => dog_pyr_3_val_V_loa_31_reg_7636,
        din4 => dog_pyr_4_val_V_loa_30_reg_7643,
        din5 => tmp_1548_reg_7650,
        dout => grp_fu_1795_p7);

    SIFT2_Core_mux_534jc_U875 : component SIFT2_Core_mux_534jc
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => dog_pyr_0_val_V_q0,
        din1 => dog_pyr_1_val_V_q0,
        din2 => dog_pyr_2_val_V_q0,
        din3 => dog_pyr_3_val_V_q0,
        din4 => dog_pyr_4_val_V_q0,
        din5 => tmp_1548_reg_7650,
        dout => grp_fu_1805_p7);

    SIFT2_Core_mux_534jc_U876 : component SIFT2_Core_mux_534jc
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => dog_pyr_0_val_V_q1,
        din1 => dog_pyr_1_val_V_q1,
        din2 => dog_pyr_2_val_V_q1,
        din3 => dog_pyr_3_val_V_q1,
        din4 => dog_pyr_4_val_V_q1,
        din5 => tmp_1548_reg_7650,
        dout => grp_fu_1820_p7);

    SIFT2_Core_mux_534jc_U877 : component SIFT2_Core_mux_534jc
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => dog_pyr_0_val_V_loa_30_reg_7615,
        din1 => dog_pyr_1_val_V_loa_31_reg_7622,
        din2 => dog_pyr_2_val_V_loa_31_reg_7629,
        din3 => dog_pyr_3_val_V_loa_31_reg_7636,
        din4 => dog_pyr_4_val_V_loa_30_reg_7643,
        din5 => p_Val2_173_fu_3989_p6,
        dout => p_Val2_173_fu_3989_p7);

    SIFT2_Core_mux_534jc_U878 : component SIFT2_Core_mux_534jc
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => dog_pyr_0_val_V_loa_30_reg_7615,
        din1 => dog_pyr_1_val_V_loa_31_reg_7622,
        din2 => dog_pyr_2_val_V_loa_31_reg_7629,
        din3 => dog_pyr_3_val_V_loa_31_reg_7636,
        din4 => dog_pyr_4_val_V_loa_30_reg_7643,
        din5 => p_Val2_174_fu_4010_p6,
        dout => p_Val2_174_fu_4010_p7);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state52) and ((or_cond6_225_reg_7387 = ap_const_lv1_0) or (or_cond5_224_reg_7383 = ap_const_lv1_0) or (tmp_690_reg_7072 = ap_const_lv1_0) or (or_cond_223_reg_7379 = ap_const_lv1_1) or (tmp_711_reg_6671 = ap_const_lv1_0) or ((icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1))))) then 
                    ap_return_0_preg <= ap_phi_mux_p_s_phi_fu_1591_p10;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state52) and ((or_cond6_225_reg_7387 = ap_const_lv1_0) or (or_cond5_224_reg_7383 = ap_const_lv1_0) or (tmp_690_reg_7072 = ap_const_lv1_0) or (or_cond_223_reg_7379 = ap_const_lv1_1) or (tmp_711_reg_6671 = ap_const_lv1_0) or ((icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1))))) then 
                    ap_return_1_preg <= ap_phi_mux_layer_1_phi_fu_1570_p10;
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state52) and ((or_cond6_225_reg_7387 = ap_const_lv1_0) or (or_cond5_224_reg_7383 = ap_const_lv1_0) or (tmp_690_reg_7072 = ap_const_lv1_0) or (or_cond_223_reg_7379 = ap_const_lv1_1) or (tmp_711_reg_6671 = ap_const_lv1_0) or ((icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1))))) then 
                    ap_return_2_preg <= ap_phi_mux_r_1_phi_fu_1535_p10;
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state52) and ((or_cond6_225_reg_7387 = ap_const_lv1_0) or (or_cond5_224_reg_7383 = ap_const_lv1_0) or (tmp_690_reg_7072 = ap_const_lv1_0) or (or_cond_223_reg_7379 = ap_const_lv1_1) or (tmp_711_reg_6671 = ap_const_lv1_0) or ((icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1))))) then 
                    ap_return_3_preg <= ap_phi_mux_c_1_phi_fu_1500_p10;
                end if; 
            end if;
        end if;
    end process;


    ap_return_4_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_4_preg <= ap_const_lv16_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state52) and ((or_cond6_225_reg_7387 = ap_const_lv1_0) or (or_cond5_224_reg_7383 = ap_const_lv1_0) or (tmp_690_reg_7072 = ap_const_lv1_0) or (or_cond_223_reg_7379 = ap_const_lv1_1) or (tmp_711_reg_6671 = ap_const_lv1_0) or ((icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1))))) then 
                    ap_return_4_preg <= ap_phi_mux_kpt_pt_x_write_assig_phi_fu_1470_p10;
                end if; 
            end if;
        end if;
    end process;


    ap_return_5_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_5_preg <= ap_const_lv16_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state52) and ((or_cond6_225_reg_7387 = ap_const_lv1_0) or (or_cond5_224_reg_7383 = ap_const_lv1_0) or (tmp_690_reg_7072 = ap_const_lv1_0) or (or_cond_223_reg_7379 = ap_const_lv1_1) or (tmp_711_reg_6671 = ap_const_lv1_0) or ((icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1))))) then 
                    ap_return_5_preg <= ap_phi_mux_kpt_pt_y_write_assig_phi_fu_1440_p10;
                end if; 
            end if;
        end if;
    end process;


    ap_return_6_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_6_preg <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state52) and ((or_cond6_225_reg_7387 = ap_const_lv1_0) or (or_cond5_224_reg_7383 = ap_const_lv1_0) or (tmp_690_reg_7072 = ap_const_lv1_0) or (or_cond_223_reg_7379 = ap_const_lv1_1) or (tmp_711_reg_6671 = ap_const_lv1_0) or ((icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1))))) then 
                    ap_return_6_preg <= ap_phi_mux_kpt_sigma_V_write_as_phi_fu_1455_p10;
                end if; 
            end if;
        end if;
    end process;


    ap_return_7_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_7_preg <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state52) and ((or_cond6_225_reg_7387 = ap_const_lv1_0) or (or_cond5_224_reg_7383 = ap_const_lv1_0) or (tmp_690_reg_7072 = ap_const_lv1_0) or (or_cond_223_reg_7379 = ap_const_lv1_1) or (tmp_711_reg_6671 = ap_const_lv1_0) or ((icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1))))) then 
                    ap_return_7_preg <= ap_phi_mux_kpt_response_V_write_phi_fu_1485_p10;
                end if; 
            end if;
        end if;
    end process;


    ap_return_8_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_8_preg <= ap_const_lv8_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state52) and ((or_cond6_225_reg_7387 = ap_const_lv1_0) or (or_cond5_224_reg_7383 = ap_const_lv1_0) or (tmp_690_reg_7072 = ap_const_lv1_0) or (or_cond_223_reg_7379 = ap_const_lv1_1) or (tmp_711_reg_6671 = ap_const_lv1_0) or ((icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1))))) then 
                    ap_return_8_preg <= ap_phi_mux_kpt_octave_write_ass_phi_fu_1520_p10;
                end if; 
            end if;
        end if;
    end process;


    ap_return_9_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_9_preg <= ap_const_lv8_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state52) and ((or_cond6_225_reg_7387 = ap_const_lv1_0) or (or_cond5_224_reg_7383 = ap_const_lv1_0) or (tmp_690_reg_7072 = ap_const_lv1_0) or (or_cond_223_reg_7379 = ap_const_lv1_1) or (tmp_711_reg_6671 = ap_const_lv1_0) or ((icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1))))) then 
                    ap_return_9_preg <= ap_phi_mux_kpt_layer_write_assi_phi_fu_1555_p10;
                end if; 
            end if;
        end if;
    end process;


    grp_pow_generic_float_s_fu_1624_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_pow_generic_float_s_fu_1624_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_state38) and (ap_const_logic_1 = ap_NS_fsm_state39)) or ((ap_const_logic_1 = ap_CS_fsm_state27) and (ap_const_logic_1 = ap_NS_fsm_state28)))) then 
                    grp_pow_generic_float_s_fu_1624_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_pow_generic_float_s_fu_1624_ap_ready = ap_const_logic_1)) then 
                    grp_pow_generic_float_s_fu_1624_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_solve_ap_fixed_s_fu_1608_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_solve_ap_fixed_s_fu_1608_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_solve_ap_fixed_s_fu_1608_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_solve_ap_fixed_s_fu_1608_ap_ready = ap_const_logic_1)) then 
                    grp_solve_ap_fixed_s_fu_1608_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    c_1_ph_reg_1392_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((or_cond6_225_fu_3815_p2 = ap_const_lv1_0) and (or_cond_223_fu_3786_p2 = ap_const_lv1_0) and (or_cond5_224_fu_3800_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((or_cond5_224_fu_3800_p2 = ap_const_lv1_0) and (or_cond_223_fu_3786_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((or_cond_223_fu_3786_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14)))) then 
                c_1_ph_reg_1392 <= tmp_743_reg_7345;
            elsif (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (tmp_690_fu_2352_p1 = ap_const_lv1_0) and (tmp_711_reg_6671 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                c_1_ph_reg_1392 <= p_Val2_128_reg_1281;
            end if; 
        end if;
    end process;

    c_1_reg_1497_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                c_1_reg_1497 <= c_1_ph_reg_1392;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state26) and ((tmp_775_fu_4437_p2 = ap_const_lv1_0) or (tmp_774_reg_7823 = ap_const_lv1_0))) or ((tmp_765_fu_4275_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state21)) or ((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8) and (((tmp_751_fu_2702_p2 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_0)) or ((tmp_751_fu_2702_p2 = ap_const_lv1_1) and (icmp18_fu_2554_p2 = ap_const_lv1_1) and (icmp15_fu_2502_p2 = ap_const_lv1_1) and (icmp_fu_2450_p2 = ap_const_lv1_1) and (tmp_690_fu_2352_p1 = ap_const_lv1_1)))) or ((ap_const_logic_1 = ap_CS_fsm_state52) and (((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1) and (tmp_690_reg_7072 = ap_const_lv1_1)) or ((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_0)))))) then 
                c_1_reg_1497 <= p_Val2_128_reg_1281;
            end if; 
        end if;
    end process;

    i_reg_1347_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_223_fu_3786_p2 = ap_const_lv1_0) and (or_cond6_225_fu_3815_p2 = ap_const_lv1_1) and (or_cond5_224_fu_3800_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                i_reg_1347 <= i_20_reg_6675;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_reg_1347 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    kpt_layer_write_assi_reg_1552_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state52) and (((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1) and (tmp_690_reg_7072 = ap_const_lv1_1)) or ((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_0))))) then 
                kpt_layer_write_assi_reg_1552 <= tmp_1620_fu_6378_p1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or ((ap_const_logic_1 = ap_CS_fsm_state26) and ((tmp_775_fu_4437_p2 = ap_const_lv1_0) or (tmp_774_reg_7823 = ap_const_lv1_0))) or ((tmp_765_fu_4275_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state21)) or ((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8) and (((tmp_751_fu_2702_p2 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_0)) or ((tmp_751_fu_2702_p2 = ap_const_lv1_1) and (icmp18_fu_2554_p2 = ap_const_lv1_1) and (icmp15_fu_2502_p2 = ap_const_lv1_1) and (icmp_fu_2450_p2 = ap_const_lv1_1) and (tmp_690_fu_2352_p1 = ap_const_lv1_1)))))) then 
                kpt_layer_write_assi_reg_1552 <= kpt_layer_read;
            end if; 
        end if;
    end process;

    kpt_octave_write_ass_reg_1517_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state52) and (((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1) and (tmp_690_reg_7072 = ap_const_lv1_1)) or ((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_0))))) then 
                kpt_octave_write_ass_reg_1517 <= tmp_1619_reg_7841;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or ((ap_const_logic_1 = ap_CS_fsm_state26) and ((tmp_775_fu_4437_p2 = ap_const_lv1_0) or (tmp_774_reg_7823 = ap_const_lv1_0))) or ((tmp_765_fu_4275_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state21)) or ((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8) and (((tmp_751_fu_2702_p2 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_0)) or ((tmp_751_fu_2702_p2 = ap_const_lv1_1) and (icmp18_fu_2554_p2 = ap_const_lv1_1) and (icmp15_fu_2502_p2 = ap_const_lv1_1) and (icmp_fu_2450_p2 = ap_const_lv1_1) and (tmp_690_fu_2352_p1 = ap_const_lv1_1)))))) then 
                kpt_octave_write_ass_reg_1517 <= kpt_octave_read;
            end if; 
        end if;
    end process;

    kpt_pt_x_write_assig_reg_1467_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state52) and (((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1) and (tmp_690_reg_7072 = ap_const_lv1_1)) or ((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_0))))) then 
                kpt_pt_x_write_assig_reg_1467 <= p_Val2_276_reg_8141;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or ((ap_const_logic_1 = ap_CS_fsm_state26) and ((tmp_775_fu_4437_p2 = ap_const_lv1_0) or (tmp_774_reg_7823 = ap_const_lv1_0))) or ((tmp_765_fu_4275_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state21)) or ((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8) and (((tmp_751_fu_2702_p2 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_0)) or ((tmp_751_fu_2702_p2 = ap_const_lv1_1) and (icmp18_fu_2554_p2 = ap_const_lv1_1) and (icmp15_fu_2502_p2 = ap_const_lv1_1) and (icmp_fu_2450_p2 = ap_const_lv1_1) and (tmp_690_fu_2352_p1 = ap_const_lv1_1)))))) then 
                kpt_pt_x_write_assig_reg_1467 <= kpt_pt_x_read;
            end if; 
        end if;
    end process;

    kpt_pt_y_write_assig_reg_1437_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state52) and (((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1) and (tmp_690_reg_7072 = ap_const_lv1_1)) or ((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_0))))) then 
                kpt_pt_y_write_assig_reg_1437 <= p_Val2_287_reg_8146;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or ((ap_const_logic_1 = ap_CS_fsm_state26) and ((tmp_775_fu_4437_p2 = ap_const_lv1_0) or (tmp_774_reg_7823 = ap_const_lv1_0))) or ((tmp_765_fu_4275_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state21)) or ((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8) and (((tmp_751_fu_2702_p2 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_0)) or ((tmp_751_fu_2702_p2 = ap_const_lv1_1) and (icmp18_fu_2554_p2 = ap_const_lv1_1) and (icmp15_fu_2502_p2 = ap_const_lv1_1) and (icmp_fu_2450_p2 = ap_const_lv1_1) and (tmp_690_fu_2352_p1 = ap_const_lv1_1)))))) then 
                kpt_pt_y_write_assig_reg_1437 <= kpt_pt_y_read;
            end if; 
        end if;
    end process;

    kpt_response_V_write_reg_1482_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state52) and (((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1) and (tmp_690_reg_7072 = ap_const_lv1_1)) or ((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_0))))) then 
                kpt_response_V_write_reg_1482 <= agg_result_V_i_i3_reg_7787;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or ((ap_const_logic_1 = ap_CS_fsm_state26) and ((tmp_775_fu_4437_p2 = ap_const_lv1_0) or (tmp_774_reg_7823 = ap_const_lv1_0))) or ((tmp_765_fu_4275_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state21)) or ((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8) and (((tmp_751_fu_2702_p2 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_0)) or ((tmp_751_fu_2702_p2 = ap_const_lv1_1) and (icmp18_fu_2554_p2 = ap_const_lv1_1) and (icmp15_fu_2502_p2 = ap_const_lv1_1) and (icmp_fu_2450_p2 = ap_const_lv1_1) and (tmp_690_fu_2352_p1 = ap_const_lv1_1)))))) then 
                kpt_response_V_write_reg_1482 <= kpt_response_V_read;
            end if; 
        end if;
    end process;

    kpt_sigma_V_write_as_reg_1452_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state52) and (((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1) and (tmp_690_reg_7072 = ap_const_lv1_1)) or ((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_0))))) then 
                kpt_sigma_V_write_as_reg_1452 <= p_Val2_146_fu_6493_p2(47 downto 16);
            elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or ((ap_const_logic_1 = ap_CS_fsm_state26) and ((tmp_775_fu_4437_p2 = ap_const_lv1_0) or (tmp_774_reg_7823 = ap_const_lv1_0))) or ((tmp_765_fu_4275_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state21)) or ((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8) and (((tmp_751_fu_2702_p2 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_0)) or ((tmp_751_fu_2702_p2 = ap_const_lv1_1) and (icmp18_fu_2554_p2 = ap_const_lv1_1) and (icmp15_fu_2502_p2 = ap_const_lv1_1) and (icmp_fu_2450_p2 = ap_const_lv1_1) and (tmp_690_fu_2352_p1 = ap_const_lv1_1)))))) then 
                kpt_sigma_V_write_as_reg_1452 <= kpt_sigma_V_read;
            end if; 
        end if;
    end process;

    layer_1_ph_reg_1422_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((or_cond6_225_fu_3815_p2 = ap_const_lv1_0) and (or_cond_223_fu_3786_p2 = ap_const_lv1_0) and (or_cond5_224_fu_3800_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((or_cond5_224_fu_3800_p2 = ap_const_lv1_0) and (or_cond_223_fu_3786_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((or_cond_223_fu_3786_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14)))) then 
                layer_1_ph_reg_1422 <= tmp_749_reg_7365;
            elsif (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (tmp_690_fu_2352_p1 = ap_const_lv1_0) and (tmp_711_reg_6671 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                layer_1_ph_reg_1422 <= p_Val2_164_reg_1301;
            end if; 
        end if;
    end process;

    layer_1_reg_1567_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                layer_1_reg_1567 <= layer_1_ph_reg_1422;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state26) and ((tmp_775_fu_4437_p2 = ap_const_lv1_0) or (tmp_774_reg_7823 = ap_const_lv1_0))) or ((tmp_765_fu_4275_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state21)) or ((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8) and (((tmp_751_fu_2702_p2 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_0)) or ((tmp_751_fu_2702_p2 = ap_const_lv1_1) and (icmp18_fu_2554_p2 = ap_const_lv1_1) and (icmp15_fu_2502_p2 = ap_const_lv1_1) and (icmp_fu_2450_p2 = ap_const_lv1_1) and (tmp_690_fu_2352_p1 = ap_const_lv1_1)))) or ((ap_const_logic_1 = ap_CS_fsm_state52) and (((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1) and (tmp_690_reg_7072 = ap_const_lv1_1)) or ((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_0)))))) then 
                layer_1_reg_1567 <= p_Val2_164_reg_1301;
            end if; 
        end if;
    end process;

    p_Val2_123_reg_1359_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_711_fu_1868_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_Val2_123_reg_1359 <= tmp_708_reg_1311;
            elsif (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (icmp18_fu_2554_p2 = ap_const_lv1_1) and (icmp15_fu_2502_p2 = ap_const_lv1_1) and (icmp_fu_2450_p2 = ap_const_lv1_1) and (tmp_690_fu_2352_p1 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                p_Val2_123_reg_1359 <= p_Val2_122_fu_2397_p2;
            end if; 
        end if;
    end process;

    p_Val2_124_reg_1370_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_711_fu_1868_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_Val2_124_reg_1370 <= tmp_709_reg_1323;
            elsif (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (icmp18_fu_2554_p2 = ap_const_lv1_1) and (icmp15_fu_2502_p2 = ap_const_lv1_1) and (icmp_fu_2450_p2 = ap_const_lv1_1) and (tmp_690_fu_2352_p1 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                p_Val2_124_reg_1370 <= p_Val2_121_fu_2390_p2;
            end if; 
        end if;
    end process;

    p_Val2_125_reg_1381_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_711_fu_1868_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_Val2_125_reg_1381 <= tmp_710_reg_1335;
            elsif (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (icmp18_fu_2554_p2 = ap_const_lv1_1) and (icmp15_fu_2502_p2 = ap_const_lv1_1) and (icmp_fu_2450_p2 = ap_const_lv1_1) and (tmp_690_fu_2352_p1 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                p_Val2_125_reg_1381 <= p_Val2_120_fu_2383_p2;
            end if; 
        end if;
    end process;

    p_Val2_128_reg_1281_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_223_fu_3786_p2 = ap_const_lv1_0) and (or_cond6_225_fu_3815_p2 = ap_const_lv1_1) and (or_cond5_224_fu_3800_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                p_Val2_128_reg_1281 <= tmp_743_reg_7345;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_128_reg_1281 <= c_read_cast_fu_1844_p1;
            end if; 
        end if;
    end process;

    p_Val2_132_reg_1291_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_223_fu_3786_p2 = ap_const_lv1_0) and (or_cond6_225_fu_3815_p2 = ap_const_lv1_1) and (or_cond5_224_fu_3800_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                p_Val2_132_reg_1291 <= tmp_746_reg_7355;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_132_reg_1291 <= r_read_cast_fu_1840_p1;
            end if; 
        end if;
    end process;

    p_Val2_164_reg_1301_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_223_fu_3786_p2 = ap_const_lv1_0) and (or_cond6_225_fu_3815_p2 = ap_const_lv1_1) and (or_cond5_224_fu_3800_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                p_Val2_164_reg_1301 <= tmp_749_reg_7365;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_164_reg_1301 <= layer_read_cast_fu_1848_p1;
            end if; 
        end if;
    end process;

    p_s_reg_1587_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state52) and (((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1) and (tmp_690_reg_7072 = ap_const_lv1_1)) or ((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_0))))) then 
                p_s_reg_1587 <= ap_const_lv1_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or ((ap_const_logic_1 = ap_CS_fsm_state26) and ((tmp_775_fu_4437_p2 = ap_const_lv1_0) or (tmp_774_reg_7823 = ap_const_lv1_0))) or ((tmp_765_fu_4275_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state21)) or ((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8) and (((tmp_751_fu_2702_p2 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_0)) or ((tmp_751_fu_2702_p2 = ap_const_lv1_1) and (icmp18_fu_2554_p2 = ap_const_lv1_1) and (icmp15_fu_2502_p2 = ap_const_lv1_1) and (icmp_fu_2450_p2 = ap_const_lv1_1) and (tmp_690_fu_2352_p1 = ap_const_lv1_1)))))) then 
                p_s_reg_1587 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    r_1_ph_reg_1407_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((or_cond6_225_fu_3815_p2 = ap_const_lv1_0) and (or_cond_223_fu_3786_p2 = ap_const_lv1_0) and (or_cond5_224_fu_3800_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((or_cond5_224_fu_3800_p2 = ap_const_lv1_0) and (or_cond_223_fu_3786_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((or_cond_223_fu_3786_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14)))) then 
                r_1_ph_reg_1407 <= tmp_746_reg_7355;
            elsif (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (tmp_690_fu_2352_p1 = ap_const_lv1_0) and (tmp_711_reg_6671 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                r_1_ph_reg_1407 <= p_Val2_132_reg_1291;
            end if; 
        end if;
    end process;

    r_1_reg_1532_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                r_1_reg_1532 <= r_1_ph_reg_1407;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state26) and ((tmp_775_fu_4437_p2 = ap_const_lv1_0) or (tmp_774_reg_7823 = ap_const_lv1_0))) or ((tmp_765_fu_4275_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state21)) or ((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8) and (((tmp_751_fu_2702_p2 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_0)) or ((tmp_751_fu_2702_p2 = ap_const_lv1_1) and (icmp18_fu_2554_p2 = ap_const_lv1_1) and (icmp15_fu_2502_p2 = ap_const_lv1_1) and (icmp_fu_2450_p2 = ap_const_lv1_1) and (tmp_690_fu_2352_p1 = ap_const_lv1_1)))) or ((ap_const_logic_1 = ap_CS_fsm_state52) and (((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1) and (tmp_690_reg_7072 = ap_const_lv1_1)) or ((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_0)))))) then 
                r_1_reg_1532 <= p_Val2_132_reg_1291;
            end if; 
        end if;
    end process;

    tmp_708_reg_1311_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_223_fu_3786_p2 = ap_const_lv1_0) and (or_cond6_225_fu_3815_p2 = ap_const_lv1_1) and (or_cond5_224_fu_3800_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                tmp_708_reg_1311 <= p_Val2_122_reg_7086;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                tmp_708_reg_1311 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_709_reg_1323_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_223_fu_3786_p2 = ap_const_lv1_0) and (or_cond6_225_fu_3815_p2 = ap_const_lv1_1) and (or_cond5_224_fu_3800_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                tmp_709_reg_1323 <= p_Val2_121_reg_7081;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                tmp_709_reg_1323 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_710_reg_1335_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_223_fu_3786_p2 = ap_const_lv1_0) and (or_cond6_225_fu_3815_p2 = ap_const_lv1_1) and (or_cond5_224_fu_3800_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                tmp_710_reg_1335 <= p_Val2_120_reg_7076;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                tmp_710_reg_1335 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                H_0_0_V_reg_6977 <= H_0_0_V_fu_2201_p2;
                H_1_1_V_reg_6982 <= H_1_1_V_fu_2212_p2;
                H_1_2_V_reg_6992 <= r_V_17_fu_2260_p2(33 downto 2);
                H_2_2_V_reg_6987 <= H_2_2_V_fu_2224_p2;
                dD_0_V_reg_6902 <= r_V_fu_2094_p2(32 downto 1);
                dD_1_V_reg_6967 <= r_V_13_fu_2151_p2(32 downto 1);
                dD_2_V_reg_6972 <= r_V_14_fu_2175_p2(32 downto 1);
                tmp_292_reg_6957 <= tmp_292_fu_2136_p2;
                tmp_293_reg_6962 <= tmp_293_fu_2140_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                H_0_1_V_reg_7067 <= r_V_15_fu_2335_p2(33 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                H_0_2_V_reg_6887 <= r_V_16_fu_2072_p2(33 downto 2);
                p_Val2_130_reg_6819 <= grp_fu_1665_p7;
                p_Val2_141_reg_6881 <= grp_fu_1710_p7;
                p_Val2_159_reg_6892 <= grp_fu_1725_p7;
                p_Val2_161_reg_6897 <= grp_fu_1740_p7;
                    tmp_290_cast_reg_6850(17 downto 8) <= tmp_290_cast_fu_2020_p3(17 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then
                agg_result_V_i_i3_reg_7787 <= agg_result_V_i_i3_fu_4247_p3;
                dog_pyr_0_val_V_add_30_reg_7737 <= tmp_320_cast_fu_4210_p1(16 - 1 downto 0);
                dog_pyr_0_val_V_add_31_reg_7742 <= tmp_321_cast_fu_4223_p1(16 - 1 downto 0);
                dog_pyr_1_val_V_add_30_reg_7747 <= tmp_320_cast_fu_4210_p1(16 - 1 downto 0);
                dog_pyr_1_val_V_add_31_reg_7752 <= tmp_321_cast_fu_4223_p1(16 - 1 downto 0);
                dog_pyr_2_val_V_add_30_reg_7757 <= tmp_320_cast_fu_4210_p1(16 - 1 downto 0);
                dog_pyr_2_val_V_add_31_reg_7762 <= tmp_321_cast_fu_4223_p1(16 - 1 downto 0);
                dog_pyr_3_val_V_add_30_reg_7767 <= tmp_320_cast_fu_4210_p1(16 - 1 downto 0);
                dog_pyr_3_val_V_add_31_reg_7772 <= tmp_321_cast_fu_4223_p1(16 - 1 downto 0);
                dog_pyr_4_val_V_add_30_reg_7777 <= tmp_320_cast_fu_4210_p1(16 - 1 downto 0);
                dog_pyr_4_val_V_add_31_reg_7782 <= tmp_321_cast_fu_4223_p1(16 - 1 downto 0);
                tmp_765_reg_7792 <= tmp_765_fu_4275_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                dog_pyr_0_val_V_loa_26_reg_7422 <= dog_pyr_0_val_V_q1;
                dog_pyr_1_val_V_loa_27_reg_7427 <= dog_pyr_1_val_V_q1;
                dog_pyr_2_val_V_loa_27_reg_7432 <= dog_pyr_2_val_V_q1;
                dog_pyr_3_val_V_loa_27_reg_7437 <= dog_pyr_3_val_V_q1;
                dog_pyr_4_val_V_loa_26_reg_7442 <= dog_pyr_4_val_V_q1;
                tmp_1553_reg_7391 <= tmp_1553_fu_3825_p2;
                tmp_1554_reg_7447 <= tmp_1554_fu_3845_p1;
                    tmp_313_cast_reg_7453(17 downto 8) <= tmp_313_cast_fu_3859_p3(17 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                dog_pyr_0_val_V_loa_27_reg_7484 <= dog_pyr_0_val_V_q0;
                dog_pyr_0_val_V_loa_28_reg_7565 <= dog_pyr_0_val_V_q1;
                dog_pyr_1_val_V_loa_28_reg_7489 <= dog_pyr_1_val_V_q0;
                dog_pyr_1_val_V_loa_29_reg_7570 <= dog_pyr_1_val_V_q1;
                dog_pyr_2_val_V_loa_28_reg_7494 <= dog_pyr_2_val_V_q0;
                dog_pyr_2_val_V_loa_29_reg_7575 <= dog_pyr_2_val_V_q1;
                dog_pyr_3_val_V_loa_28_reg_7499 <= dog_pyr_3_val_V_q0;
                dog_pyr_3_val_V_loa_29_reg_7580 <= dog_pyr_3_val_V_q1;
                dog_pyr_4_val_V_loa_27_reg_7504 <= dog_pyr_4_val_V_q0;
                dog_pyr_4_val_V_loa_28_reg_7585 <= dog_pyr_4_val_V_q1;
                    tmp_318_cast_reg_7534(17 downto 8) <= tmp_318_cast_fu_3905_p3(17 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                dog_pyr_0_val_V_loa_29_reg_7590 <= dog_pyr_0_val_V_q0;
                dog_pyr_0_val_V_loa_30_reg_7615 <= dog_pyr_0_val_V_q1;
                dog_pyr_1_val_V_loa_30_reg_7595 <= dog_pyr_1_val_V_q0;
                dog_pyr_1_val_V_loa_31_reg_7622 <= dog_pyr_1_val_V_q1;
                dog_pyr_2_val_V_loa_30_reg_7600 <= dog_pyr_2_val_V_q0;
                dog_pyr_2_val_V_loa_31_reg_7629 <= dog_pyr_2_val_V_q1;
                dog_pyr_3_val_V_loa_30_reg_7605 <= dog_pyr_3_val_V_q0;
                dog_pyr_3_val_V_loa_31_reg_7636 <= dog_pyr_3_val_V_q1;
                dog_pyr_4_val_V_loa_29_reg_7610 <= dog_pyr_4_val_V_q0;
                dog_pyr_4_val_V_loa_30_reg_7643 <= dog_pyr_4_val_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state40)) then
                exp_tmp_V_reg_7918 <= ireg_V_fu_4731_p1(62 downto 52);
                isneg_reg_7912 <= ireg_V_fu_4731_p1(63 downto 63);
                tmp_1565_reg_7923 <= tmp_1565_fu_4757_p1;
                tmp_777_reg_7928 <= tmp_777_fu_4761_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_20_reg_6675 <= i_20_fu_1874_p2;
                tmp_711_reg_6671 <= tmp_711_fu_1868_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (icmp_fu_2450_p2 = ap_const_lv1_1) and (tmp_690_fu_2352_p1 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                icmp15_reg_7100 <= icmp15_fu_2502_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (icmp15_fu_2502_p2 = ap_const_lv1_1) and (icmp_fu_2450_p2 = ap_const_lv1_1) and (tmp_690_fu_2352_p1 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                icmp18_reg_7104 <= icmp18_fu_2554_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                icmp26_reg_7374 <= icmp26_fu_3775_p2;
                tmp_743_reg_7345 <= tmp_743_fu_3461_p2;
                tmp_746_reg_7355 <= tmp_746_fu_3610_p2;
                tmp_749_reg_7365 <= tmp_749_fu_3759_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_804_reg_7846 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state27))) then
                icmp48_reg_7877 <= icmp48_fu_4574_p2;
                msb_idx_11_reg_7867 <= msb_idx_11_fu_4538_p2;
                msb_idx_12_reg_7872 <= msb_idx_12_fu_4556_p3;
                tmp32_V_112_reg_7882 <= tmp32_V_112_fu_4638_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (tmp_690_fu_2352_p1 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                icmp_reg_7096 <= icmp_fu_2450_p2;
                is_neg_12_reg_7091 <= p_Val2_122_fu_2397_p2(31 downto 31);
                p_Val2_120_reg_7076 <= p_Val2_120_fu_2383_p2;
                p_Val2_121_reg_7081 <= p_Val2_121_fu_2390_p2;
                p_Val2_122_reg_7086 <= p_Val2_122_fu_2397_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8) and (((icmp18_fu_2554_p2 = ap_const_lv1_0) and (tmp_690_fu_2352_p1 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_1)) or ((icmp15_fu_2502_p2 = ap_const_lv1_0) and (tmp_690_fu_2352_p1 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_1)) or ((icmp_fu_2450_p2 = ap_const_lv1_0) and (tmp_690_fu_2352_p1 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_1))))) then
                is_neg_11_reg_7133 <= p_Val2_121_fu_2390_p2(31 downto 31);
                is_neg_reg_7113 <= p_Val2_120_fu_2383_p2(31 downto 31);
                tmp32_V_87_reg_7118 <= tmp32_V_87_fu_2600_p2;
                tmp32_V_91_reg_7138 <= tmp32_V_91_fu_2650_p2;
                tmp32_V_95_reg_7153 <= tmp32_V_95_fu_2692_p2;
                tmp_1525_reg_7123 <= tmp_1525_fu_2606_p1;
                tmp_1533_reg_7143 <= tmp_1533_fu_2656_p1;
                tmp_1540_reg_7158 <= tmp_1540_fu_2698_p1;
                tmp_741_reg_7108 <= tmp_741_fu_2560_p2;
                tmp_744_reg_7128 <= tmp_744_fu_2610_p2;
                tmp_747_reg_7148 <= tmp_747_fu_2660_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state42)) then
                is_neg_13_reg_7960 <= p_Val2_143_fu_5053_p2(79 downto 79);
                is_neg_14_reg_7977 <= p_Val2_144_fu_5080_p2(79 downto 79);
                tmp_1569_reg_7949 <= tmp_1569_fu_5059_p1;
                tmp_1594_reg_7966 <= tmp_1594_fu_5086_p1;
                tmp_788_reg_7955 <= tmp_788_fu_5063_p2;
                tmp_796_reg_7972 <= tmp_796_fu_5090_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_775_fu_4437_p2 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                is_neg_15_reg_7851 <= p_Val2_145_fu_4465_p2(48 downto 48);
                p_Val2_288_reg_7856 <= p_Val2_288_fu_4497_p3;
                tmp_1619_reg_7841 <= tmp_1619_fu_4442_p1;
                tmp_804_reg_7846 <= tmp_804_fu_4477_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state51)) then
                isneg_7_reg_8151 <= ireg_V_7_fu_6218_p1(63 downto 63);
                man_V_35_reg_8156 <= man_V_35_fu_6270_p3;
                sel_tmp39_reg_8183 <= sel_tmp39_fu_6354_p2;
                sel_tmp54_reg_8189 <= sel_tmp54_fu_6372_p2;
                sh_amt_7_reg_8166 <= sh_amt_7_fu_6308_p3;
                tmp_1641_reg_8177 <= tmp_1641_fu_6322_p1;
                tmp_809_reg_8161 <= tmp_809_fu_6278_p2;
                tmp_813_reg_8172 <= tmp_813_fu_6316_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_796_reg_7972 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state43))) then
                msb_idx_9_reg_8010 <= msb_idx_9_fu_5304_p2;
                p_Val2_277_reg_8004 <= p_Val2_277_fu_5218_p3;
                tmp_1598_reg_8015 <= tmp_1598_fu_5310_p1;
                tmp_1599_reg_8020 <= msb_idx_9_fu_5304_p2(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_788_reg_7955 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state43))) then
                msb_idx_reg_7989 <= msb_idx_fu_5195_p2;
                p_Val2_266_reg_7983 <= p_Val2_266_fu_5109_p3;
                tmp_1573_reg_7994 <= tmp_1573_fu_5201_p1;
                tmp_1574_reg_7999 <= msb_idx_fu_5195_p2(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    octave_cast_reg_6656(30 downto 0) <= octave_cast_fu_1852_p1(30 downto 0);
                tmp_reg_6661 <= tmp_fu_1856_p2;
                tmp_s_reg_6666 <= tmp_s_fu_1862_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_223_fu_3786_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                or_cond5_224_reg_7383 <= or_cond5_224_fu_3800_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_223_fu_3786_p2 = ap_const_lv1_0) and (or_cond5_224_fu_3800_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                or_cond6_225_reg_7387 <= or_cond6_225_fu_3815_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                or_cond_223_reg_7379 <= or_cond_223_fu_3786_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state31)) then
                p_03_i9_reg_7902 <= p_03_i9_fu_4724_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state48)) then
                p_Result_341_reg_8119 <= p_Val2_274_fu_5850_p1(31 downto 31);
                p_Result_346_reg_8130 <= p_Val2_285_fu_6066_p1(31 downto 31);
                p_Val2_196_reg_8124 <= p_Val2_196_fu_5972_p3;
                p_Val2_200_reg_8135 <= p_Val2_200_fu_6188_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_744_reg_7128 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                p_Result_72_reg_7219 <= tmp32_V_116_fu_2759_p1(30 downto 23);
                tmp32_V_116_reg_7214 <= tmp32_V_116_fu_2759_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_747_reg_7148 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                p_Result_77_reg_7229 <= tmp32_V_117_fu_2773_p1(30 downto 23);
                tmp32_V_117_reg_7224 <= tmp32_V_117_fu_2773_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_788_reg_7955 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state46))) then
                p_Result_85_reg_8040 <= tmp32_V_118_fu_5550_p1(30 downto 23);
                tmp32_V_118_reg_8035 <= tmp32_V_118_fu_5550_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_796_reg_7972 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state46))) then
                p_Result_92_reg_8050 <= tmp32_V_119_fu_5564_p1(30 downto 23);
                tmp32_V_119_reg_8045 <= tmp32_V_119_fu_5564_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_804_reg_7846 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state30))) then
                p_Result_98_reg_7897 <= tmp32_V_120_fu_4666_p1(30 downto 23);
                tmp32_V_120_reg_7892 <= tmp32_V_120_fu_4666_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_741_reg_7108 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                p_Result_s_reg_7209 <= tmp32_V_fu_2745_p1(30 downto 23);
                tmp32_V_reg_7204 <= tmp32_V_fu_2745_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                p_Val2_114_reg_7047 <= p_Val2_114_fu_2300_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                p_Val2_126_reg_7661 <= p_Val2_126_fu_4049_p2;
                p_Val2_127_reg_7666 <= p_Val2_127_fu_4063_p2;
                p_Val2_129_reg_7671 <= p_Val2_129_fu_4077_p2;
                tmp_1548_reg_7650 <= tmp_1548_fu_3927_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                p_Val2_131_reg_7676 <= p_Val2_131_fu_4166_p2;
                tmp_1561_reg_7682 <= p_Val2_131_fu_4166_p2(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_765_fu_4275_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                p_Val2_134_reg_7796 <= p_Val2_134_fu_4293_p2;
                p_Val2_136_reg_7802 <= p_Val2_136_fu_4305_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                p_Val2_137_reg_7808 <= p_Val2_137_fu_4319_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                p_Val2_155_reg_6809 <= grp_fu_1680_p7;
                p_Val2_157_reg_6814 <= grp_fu_1695_p7;
                p_Val2_s_reg_6754 <= grp_fu_1665_p7;
                tmp_1219_t_reg_6803 <= tmp_1219_t_fu_1990_p2;
                tmp_1221_t_reg_6797 <= tmp_1221_t_fu_1983_p2;
                tmp_1501_reg_6717 <= tmp_1501_fu_1921_p2;
                tmp_1502_reg_6748 <= tmp_1502_fu_1941_p1;
                tmp_1503_reg_6760 <= tmp_1503_fu_1946_p1;
                    tmp_285_cast_reg_6766(17 downto 8) <= tmp_285_cast_fu_1960_p3(17 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (tmp_711_reg_6671 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                p_Val2_224_fu_336 <= grp_solve_ap_fixed_s_fu_1608_ap_return_3;
                p_Val2_225_fu_340 <= grp_solve_ap_fixed_s_fu_1608_ap_return_2;
                p_Val2_226_fu_344 <= grp_solve_ap_fixed_s_fu_1608_ap_return_1;
                tmp_690_reg_7072 <= grp_solve_ap_fixed_s_fu_1608_ap_return_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state49)) then
                p_Val2_276_reg_8141 <= p_Val2_276_fu_6201_p3;
                p_Val2_287_reg_8146 <= p_Val2_287_fu_6212_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_774_fu_4399_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                r_V_24_reg_7827 <= r_V_24_fu_4409_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then
                    r_V_25_reg_7832(82 downto 17) <= r_V_25_fu_4418_p2(82 downto 17);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state41)) then
                r_V_27_reg_7939 <= r_V_27_fu_5019_p2;
                r_V_28_reg_7944 <= r_V_28_fu_5041_p2;
                scale_V_reg_7934 <= scale_V_fu_4995_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state39))) then
                reg_1835 <= grp_pow_generic_float_s_fu_1624_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                t_V_41_reg_7239 <= t_V_41_fu_2836_p1;
                t_V_45_reg_7271 <= t_V_45_fu_2927_p1;
                t_V_49_reg_7303 <= t_V_49_fu_3018_p1;
                tmp_1685_i_i1_reg_7283 <= tmp_1685_i_i1_fu_2947_p2;
                tmp_1685_i_i2_reg_7315 <= tmp_1685_i_i2_fu_3038_p2;
                tmp_1685_i_i_reg_7251 <= tmp_1685_i_i_fu_2856_p2;
                tmp_i_i1_reg_7277 <= tmp_i_i1_fu_2941_p2;
                tmp_i_i2_reg_7309 <= tmp_i_i2_fu_3032_p2;
                tmp_i_i_reg_7245 <= tmp_i_i_fu_2850_p2;
                x_assign_72_reg_7266 <= x_assign_72_fu_2920_p3;
                x_assign_74_reg_7298 <= x_assign_74_fu_3011_p3;
                x_assign_reg_7234 <= x_assign_fu_2829_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state47)) then
                t_V_54_reg_8060 <= t_V_54_fu_5629_p1;
                t_V_58_reg_8092 <= t_V_58_fu_5722_p1;
                tmp_1685_i_i3_reg_8072 <= tmp_1685_i_i3_fu_5649_p2;
                tmp_1685_i_i4_reg_8104 <= tmp_1685_i_i4_fu_5742_p2;
                tmp_i_i3_reg_8066 <= tmp_i_i3_fu_5643_p2;
                tmp_i_i4_reg_8098 <= tmp_i_i4_fu_5736_p2;
                x_assign_76_reg_8055 <= x_assign_76_fu_5622_p3;
                x_assign_78_reg_8087 <= x_assign_78_fu_5715_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_788_reg_7955 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state44))) then
                tmp32_V_101_reg_8025 <= tmp32_V_101_fu_5428_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_796_reg_7972 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state44))) then
                tmp32_V_107_reg_8030 <= tmp32_V_107_fu_5542_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_804_reg_7846 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state28))) then
                tmp32_V_113_reg_7887 <= tmp32_V_113_fu_4660_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_711_fu_1868_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp_1498_reg_6680 <= tmp_1498_fu_1884_p2;
                    tmp_280_cast_reg_6686(17 downto 8) <= tmp_280_cast_fu_1894_p3(17 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8) and (((tmp_751_fu_2702_p2 = ap_const_lv1_0) and (tmp_711_reg_6671 = ap_const_lv1_0)) or ((tmp_751_fu_2702_p2 = ap_const_lv1_0) and (icmp18_fu_2554_p2 = ap_const_lv1_1) and (icmp15_fu_2502_p2 = ap_const_lv1_1) and (icmp_fu_2450_p2 = ap_const_lv1_1) and (tmp_690_fu_2352_p1 = ap_const_lv1_1))))) then
                tmp_1550_reg_7167 <= tmp_1550_fu_2712_p2;
                    tmp_308_cast_reg_7173(17 downto 8) <= tmp_308_cast_fu_2722_p3(17 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8) and ((tmp_711_reg_6671 = ap_const_lv1_0) or ((icmp18_fu_2554_p2 = ap_const_lv1_1) and (icmp15_fu_2502_p2 = ap_const_lv1_1) and (icmp_fu_2450_p2 = ap_const_lv1_1) and (tmp_690_fu_2352_p1 = ap_const_lv1_1))))) then
                tmp_751_reg_7163 <= tmp_751_fu_2702_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then
                tmp_772_reg_7813 <= r_V_23_fu_4342_p2(33 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then
                tmp_773_reg_7818 <= p_Val2_142_fu_4383_p2(47 downto 16);
                tmp_774_reg_7823 <= tmp_774_fu_4399_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_774_reg_7823 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                tmp_775_reg_7837 <= tmp_775_fu_4437_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                x_assign_73_reg_7335 <= x_assign_73_fu_3225_p3;
                x_assign_75_reg_7340 <= x_assign_75_fu_3311_p3;
                x_assign_s_reg_7330 <= x_assign_s_fu_3139_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state38)) then
                y_assign_3_reg_7907 <= grp_fu_1645_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then
                y_assign_reg_7862 <= grp_fu_1659_p1;
            end if;
        end if;
    end process;
    octave_cast_reg_6656(31) <= '0';
    tmp_280_cast_reg_6686(7 downto 0) <= "00000000";
    tmp_285_cast_reg_6766(7 downto 0) <= "00000000";
    tmp_290_cast_reg_6850(7 downto 0) <= "00000000";
    tmp_308_cast_reg_7173(7 downto 0) <= "00000000";
    tmp_313_cast_reg_7453(7 downto 0) <= "00000000";
    tmp_318_cast_reg_7534(7 downto 0) <= "00000000";
    r_V_25_reg_7832(16 downto 0) <= "00000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, tmp_711_fu_1868_p2, tmp_711_reg_6671, ap_CS_fsm_state2, tmp_690_fu_2352_p1, ap_CS_fsm_state8, ap_block_state8_on_subcall_done, icmp_fu_2450_p2, icmp15_fu_2502_p2, icmp18_fu_2554_p2, tmp_751_fu_2702_p2, or_cond_223_fu_3786_p2, ap_CS_fsm_state14, or_cond5_224_fu_3800_p2, or_cond6_225_fu_3815_p2, ap_CS_fsm_state21, tmp_765_fu_4275_p2, ap_CS_fsm_state24, tmp_774_fu_4399_p2, tmp_774_reg_7823, tmp_775_fu_4437_p2, ap_CS_fsm_state26)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((tmp_711_fu_1868_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8) and (((tmp_751_fu_2702_p2 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_0)) or ((tmp_751_fu_2702_p2 = ap_const_lv1_1) and (icmp18_fu_2554_p2 = ap_const_lv1_1) and (icmp15_fu_2502_p2 = ap_const_lv1_1) and (icmp_fu_2450_p2 = ap_const_lv1_1) and (tmp_690_fu_2352_p1 = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state52;
                elsif (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8) and (((tmp_751_fu_2702_p2 = ap_const_lv1_0) and (tmp_711_reg_6671 = ap_const_lv1_0)) or ((tmp_751_fu_2702_p2 = ap_const_lv1_0) and (icmp18_fu_2554_p2 = ap_const_lv1_1) and (icmp15_fu_2502_p2 = ap_const_lv1_1) and (icmp_fu_2450_p2 = ap_const_lv1_1) and (tmp_690_fu_2352_p1 = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                elsif (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8) and (((icmp18_fu_2554_p2 = ap_const_lv1_0) and (tmp_690_fu_2352_p1 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_1)) or ((icmp15_fu_2502_p2 = ap_const_lv1_0) and (tmp_690_fu_2352_p1 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_1)) or ((icmp_fu_2450_p2 = ap_const_lv1_0) and (tmp_690_fu_2352_p1 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                elsif (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (tmp_690_fu_2352_p1 = ap_const_lv1_0) and (tmp_711_reg_6671 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((or_cond_223_fu_3786_p2 = ap_const_lv1_0) and (or_cond6_225_fu_3815_p2 = ap_const_lv1_1) and (or_cond5_224_fu_3800_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                if (((tmp_765_fu_4275_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                    ap_NS_fsm <= ap_ST_fsm_state52;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                if (((tmp_774_fu_4399_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state26) and ((tmp_775_fu_4437_p2 = ap_const_lv1_0) or (tmp_774_reg_7823 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state52;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    F2_7_fu_6284_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(tmp_808_fu_6244_p1));
    F2_fu_4794_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(tmp_776_fu_4767_p1));
    H_0_0_V_fu_2201_p2 <= std_logic_vector(unsigned(p_Val2_112_fu_2197_p2) - unsigned(p_Val2_227_fu_2191_p2));
    H_1_1_V_fu_2212_p2 <= std_logic_vector(unsigned(p_Val2_s_221_fu_2207_p2) - unsigned(p_Val2_227_fu_2191_p2));
    H_2_2_V_fu_2224_p2 <= std_logic_vector(unsigned(p_Val2_113_fu_2218_p2) - unsigned(p_Val2_227_fu_2191_p2));
    NZeros_1_fu_5290_p2 <= std_logic_vector(unsigned(tmp_1597_fu_5286_p1) + unsigned(tmp_1596_fu_5246_p1));
    NZeros_fu_5181_p2 <= std_logic_vector(unsigned(tmp_1572_fu_5177_p1) + unsigned(tmp_1571_fu_5137_p1));
        OP1_V_14_fu_4405_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_139_fu_4358_p2),64));

        OP1_V_38_cast_fu_4253_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(agg_result_V_i_i3_fu_4247_p3),35));

        OP2_V_36_cast_fu_5050_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scale_V_reg_7934),80));

    agg_result_V_i_i3_fu_4247_p3 <= 
        p_Result_335_fu_4237_p4 when (tmp_1561_reg_7682(0) = '1') else 
        p_Val2_131_reg_7676;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state51 <= ap_CS_fsm(50);
    ap_CS_fsm_state52 <= ap_CS_fsm(51);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state28 <= ap_NS_fsm(27);
    ap_NS_fsm_state39 <= ap_NS_fsm(38);

    ap_block_state8_on_subcall_done_assign_proc : process(tmp_711_reg_6671, grp_solve_ap_fixed_s_fu_1608_ap_done)
    begin
                ap_block_state8_on_subcall_done <= ((grp_solve_ap_fixed_s_fu_1608_ap_done = ap_const_logic_0) and (tmp_711_reg_6671 = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, tmp_711_reg_6671, tmp_690_reg_7072, icmp_reg_7096, icmp15_reg_7100, icmp18_reg_7104, or_cond_223_reg_7379, or_cond5_224_reg_7383, or_cond6_225_reg_7387, ap_CS_fsm_state52)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state52) and ((or_cond6_225_reg_7387 = ap_const_lv1_0) or (or_cond5_224_reg_7383 = ap_const_lv1_0) or (tmp_690_reg_7072 = ap_const_lv1_0) or (or_cond_223_reg_7379 = ap_const_lv1_1) or (tmp_711_reg_6671 = ap_const_lv1_0) or ((icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1)))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_c_1_phi_fu_1500_p10_assign_proc : process(tmp_711_reg_6671, tmp_690_reg_7072, icmp_reg_7096, icmp15_reg_7100, icmp18_reg_7104, tmp_751_reg_7163, tmp_765_reg_7792, tmp_774_reg_7823, tmp_775_reg_7837, p_Val2_128_reg_1281, ap_CS_fsm_state52, c_1_reg_1497)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state52) and (((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1) and (tmp_690_reg_7072 = ap_const_lv1_1)) or ((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_0))))) then 
            ap_phi_mux_c_1_phi_fu_1500_p10 <= p_Val2_128_reg_1281;
        else 
            ap_phi_mux_c_1_phi_fu_1500_p10 <= c_1_reg_1497;
        end if; 
    end process;


    ap_phi_mux_kpt_layer_write_assi_phi_fu_1555_p10_assign_proc : process(tmp_711_reg_6671, tmp_690_reg_7072, icmp_reg_7096, icmp15_reg_7100, icmp18_reg_7104, tmp_751_reg_7163, tmp_765_reg_7792, tmp_774_reg_7823, tmp_775_reg_7837, ap_CS_fsm_state52, kpt_layer_write_assi_reg_1552, tmp_1620_fu_6378_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state52) and (((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1) and (tmp_690_reg_7072 = ap_const_lv1_1)) or ((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_0))))) then 
            ap_phi_mux_kpt_layer_write_assi_phi_fu_1555_p10 <= tmp_1620_fu_6378_p1;
        else 
            ap_phi_mux_kpt_layer_write_assi_phi_fu_1555_p10 <= kpt_layer_write_assi_reg_1552;
        end if; 
    end process;


    ap_phi_mux_kpt_octave_write_ass_phi_fu_1520_p10_assign_proc : process(tmp_711_reg_6671, tmp_690_reg_7072, icmp_reg_7096, icmp15_reg_7100, icmp18_reg_7104, tmp_751_reg_7163, tmp_765_reg_7792, tmp_774_reg_7823, tmp_775_reg_7837, tmp_1619_reg_7841, ap_CS_fsm_state52, kpt_octave_write_ass_reg_1517)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state52) and (((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1) and (tmp_690_reg_7072 = ap_const_lv1_1)) or ((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_0))))) then 
            ap_phi_mux_kpt_octave_write_ass_phi_fu_1520_p10 <= tmp_1619_reg_7841;
        else 
            ap_phi_mux_kpt_octave_write_ass_phi_fu_1520_p10 <= kpt_octave_write_ass_reg_1517;
        end if; 
    end process;


    ap_phi_mux_kpt_pt_x_write_assig_phi_fu_1470_p10_assign_proc : process(tmp_711_reg_6671, tmp_690_reg_7072, icmp_reg_7096, icmp15_reg_7100, icmp18_reg_7104, tmp_751_reg_7163, tmp_765_reg_7792, tmp_774_reg_7823, tmp_775_reg_7837, p_Val2_276_reg_8141, ap_CS_fsm_state52, kpt_pt_x_write_assig_reg_1467)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state52) and (((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1) and (tmp_690_reg_7072 = ap_const_lv1_1)) or ((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_0))))) then 
            ap_phi_mux_kpt_pt_x_write_assig_phi_fu_1470_p10 <= p_Val2_276_reg_8141;
        else 
            ap_phi_mux_kpt_pt_x_write_assig_phi_fu_1470_p10 <= kpt_pt_x_write_assig_reg_1467;
        end if; 
    end process;


    ap_phi_mux_kpt_pt_y_write_assig_phi_fu_1440_p10_assign_proc : process(tmp_711_reg_6671, tmp_690_reg_7072, icmp_reg_7096, icmp15_reg_7100, icmp18_reg_7104, tmp_751_reg_7163, tmp_765_reg_7792, tmp_774_reg_7823, tmp_775_reg_7837, p_Val2_287_reg_8146, kpt_pt_y_write_assig_reg_1437, ap_CS_fsm_state52)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state52) and (((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1) and (tmp_690_reg_7072 = ap_const_lv1_1)) or ((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_0))))) then 
            ap_phi_mux_kpt_pt_y_write_assig_phi_fu_1440_p10 <= p_Val2_287_reg_8146;
        else 
            ap_phi_mux_kpt_pt_y_write_assig_phi_fu_1440_p10 <= kpt_pt_y_write_assig_reg_1437;
        end if; 
    end process;


    ap_phi_mux_kpt_response_V_write_phi_fu_1485_p10_assign_proc : process(tmp_711_reg_6671, tmp_690_reg_7072, icmp_reg_7096, icmp15_reg_7100, icmp18_reg_7104, tmp_751_reg_7163, agg_result_V_i_i3_reg_7787, tmp_765_reg_7792, tmp_774_reg_7823, tmp_775_reg_7837, ap_CS_fsm_state52, kpt_response_V_write_reg_1482)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state52) and (((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1) and (tmp_690_reg_7072 = ap_const_lv1_1)) or ((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_0))))) then 
            ap_phi_mux_kpt_response_V_write_phi_fu_1485_p10 <= agg_result_V_i_i3_reg_7787;
        else 
            ap_phi_mux_kpt_response_V_write_phi_fu_1485_p10 <= kpt_response_V_write_reg_1482;
        end if; 
    end process;


    ap_phi_mux_kpt_sigma_V_write_as_phi_fu_1455_p10_assign_proc : process(tmp_711_reg_6671, tmp_690_reg_7072, icmp_reg_7096, icmp15_reg_7100, icmp18_reg_7104, tmp_751_reg_7163, tmp_765_reg_7792, tmp_774_reg_7823, tmp_775_reg_7837, ap_CS_fsm_state52, kpt_sigma_V_write_as_reg_1452, p_Val2_146_fu_6493_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state52) and (((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1) and (tmp_690_reg_7072 = ap_const_lv1_1)) or ((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_0))))) then 
            ap_phi_mux_kpt_sigma_V_write_as_phi_fu_1455_p10 <= p_Val2_146_fu_6493_p2(47 downto 16);
        else 
            ap_phi_mux_kpt_sigma_V_write_as_phi_fu_1455_p10 <= kpt_sigma_V_write_as_reg_1452;
        end if; 
    end process;


    ap_phi_mux_layer_1_phi_fu_1570_p10_assign_proc : process(tmp_711_reg_6671, tmp_690_reg_7072, icmp_reg_7096, icmp15_reg_7100, icmp18_reg_7104, tmp_751_reg_7163, tmp_765_reg_7792, tmp_774_reg_7823, tmp_775_reg_7837, p_Val2_164_reg_1301, ap_CS_fsm_state52, layer_1_reg_1567)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state52) and (((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1) and (tmp_690_reg_7072 = ap_const_lv1_1)) or ((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_0))))) then 
            ap_phi_mux_layer_1_phi_fu_1570_p10 <= p_Val2_164_reg_1301;
        else 
            ap_phi_mux_layer_1_phi_fu_1570_p10 <= layer_1_reg_1567;
        end if; 
    end process;


    ap_phi_mux_p_s_phi_fu_1591_p10_assign_proc : process(tmp_711_reg_6671, tmp_690_reg_7072, icmp_reg_7096, icmp15_reg_7100, icmp18_reg_7104, tmp_751_reg_7163, tmp_765_reg_7792, tmp_774_reg_7823, tmp_775_reg_7837, ap_CS_fsm_state52, p_s_reg_1587)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state52) and (((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1) and (tmp_690_reg_7072 = ap_const_lv1_1)) or ((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_0))))) then 
            ap_phi_mux_p_s_phi_fu_1591_p10 <= ap_const_lv1_1;
        else 
            ap_phi_mux_p_s_phi_fu_1591_p10 <= p_s_reg_1587;
        end if; 
    end process;


    ap_phi_mux_r_1_phi_fu_1535_p10_assign_proc : process(tmp_711_reg_6671, tmp_690_reg_7072, icmp_reg_7096, icmp15_reg_7100, icmp18_reg_7104, tmp_751_reg_7163, tmp_765_reg_7792, tmp_774_reg_7823, tmp_775_reg_7837, p_Val2_132_reg_1291, ap_CS_fsm_state52, r_1_reg_1532)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state52) and (((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1) and (tmp_690_reg_7072 = ap_const_lv1_1)) or ((tmp_765_reg_7792 = ap_const_lv1_0) and (tmp_751_reg_7163 = ap_const_lv1_0) and (tmp_775_reg_7837 = ap_const_lv1_1) and (tmp_774_reg_7823 = ap_const_lv1_1) and (tmp_711_reg_6671 = ap_const_lv1_0))))) then 
            ap_phi_mux_r_1_phi_fu_1535_p10 <= p_Val2_132_reg_1291;
        else 
            ap_phi_mux_r_1_phi_fu_1535_p10 <= r_1_reg_1532;
        end if; 
    end process;


    ap_ready_assign_proc : process(tmp_711_reg_6671, tmp_690_reg_7072, icmp_reg_7096, icmp15_reg_7100, icmp18_reg_7104, or_cond_223_reg_7379, or_cond5_224_reg_7383, or_cond6_225_reg_7387, ap_CS_fsm_state52)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state52) and ((or_cond6_225_reg_7387 = ap_const_lv1_0) or (or_cond5_224_reg_7383 = ap_const_lv1_0) or (tmp_690_reg_7072 = ap_const_lv1_0) or (or_cond_223_reg_7379 = ap_const_lv1_1) or (tmp_711_reg_6671 = ap_const_lv1_0) or ((icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1))))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(tmp_711_reg_6671, tmp_690_reg_7072, icmp_reg_7096, icmp15_reg_7100, icmp18_reg_7104, or_cond_223_reg_7379, or_cond5_224_reg_7383, or_cond6_225_reg_7387, ap_CS_fsm_state52, ap_phi_mux_p_s_phi_fu_1591_p10, ap_return_0_preg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state52) and ((or_cond6_225_reg_7387 = ap_const_lv1_0) or (or_cond5_224_reg_7383 = ap_const_lv1_0) or (tmp_690_reg_7072 = ap_const_lv1_0) or (or_cond_223_reg_7379 = ap_const_lv1_1) or (tmp_711_reg_6671 = ap_const_lv1_0) or ((icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1))))) then 
            ap_return_0 <= ap_phi_mux_p_s_phi_fu_1591_p10;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(tmp_711_reg_6671, tmp_690_reg_7072, icmp_reg_7096, icmp15_reg_7100, icmp18_reg_7104, or_cond_223_reg_7379, or_cond5_224_reg_7383, or_cond6_225_reg_7387, ap_CS_fsm_state52, ap_phi_mux_layer_1_phi_fu_1570_p10, ap_return_1_preg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state52) and ((or_cond6_225_reg_7387 = ap_const_lv1_0) or (or_cond5_224_reg_7383 = ap_const_lv1_0) or (tmp_690_reg_7072 = ap_const_lv1_0) or (or_cond_223_reg_7379 = ap_const_lv1_1) or (tmp_711_reg_6671 = ap_const_lv1_0) or ((icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1))))) then 
            ap_return_1 <= ap_phi_mux_layer_1_phi_fu_1570_p10;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(tmp_711_reg_6671, tmp_690_reg_7072, icmp_reg_7096, icmp15_reg_7100, icmp18_reg_7104, or_cond_223_reg_7379, or_cond5_224_reg_7383, or_cond6_225_reg_7387, ap_CS_fsm_state52, ap_phi_mux_r_1_phi_fu_1535_p10, ap_return_2_preg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state52) and ((or_cond6_225_reg_7387 = ap_const_lv1_0) or (or_cond5_224_reg_7383 = ap_const_lv1_0) or (tmp_690_reg_7072 = ap_const_lv1_0) or (or_cond_223_reg_7379 = ap_const_lv1_1) or (tmp_711_reg_6671 = ap_const_lv1_0) or ((icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1))))) then 
            ap_return_2 <= ap_phi_mux_r_1_phi_fu_1535_p10;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    ap_return_3_assign_proc : process(tmp_711_reg_6671, tmp_690_reg_7072, icmp_reg_7096, icmp15_reg_7100, icmp18_reg_7104, or_cond_223_reg_7379, or_cond5_224_reg_7383, or_cond6_225_reg_7387, ap_CS_fsm_state52, ap_phi_mux_c_1_phi_fu_1500_p10, ap_return_3_preg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state52) and ((or_cond6_225_reg_7387 = ap_const_lv1_0) or (or_cond5_224_reg_7383 = ap_const_lv1_0) or (tmp_690_reg_7072 = ap_const_lv1_0) or (or_cond_223_reg_7379 = ap_const_lv1_1) or (tmp_711_reg_6671 = ap_const_lv1_0) or ((icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1))))) then 
            ap_return_3 <= ap_phi_mux_c_1_phi_fu_1500_p10;
        else 
            ap_return_3 <= ap_return_3_preg;
        end if; 
    end process;


    ap_return_4_assign_proc : process(tmp_711_reg_6671, tmp_690_reg_7072, icmp_reg_7096, icmp15_reg_7100, icmp18_reg_7104, or_cond_223_reg_7379, or_cond5_224_reg_7383, or_cond6_225_reg_7387, ap_CS_fsm_state52, ap_phi_mux_kpt_pt_x_write_assig_phi_fu_1470_p10, ap_return_4_preg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state52) and ((or_cond6_225_reg_7387 = ap_const_lv1_0) or (or_cond5_224_reg_7383 = ap_const_lv1_0) or (tmp_690_reg_7072 = ap_const_lv1_0) or (or_cond_223_reg_7379 = ap_const_lv1_1) or (tmp_711_reg_6671 = ap_const_lv1_0) or ((icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1))))) then 
            ap_return_4 <= ap_phi_mux_kpt_pt_x_write_assig_phi_fu_1470_p10;
        else 
            ap_return_4 <= ap_return_4_preg;
        end if; 
    end process;


    ap_return_5_assign_proc : process(tmp_711_reg_6671, tmp_690_reg_7072, icmp_reg_7096, icmp15_reg_7100, icmp18_reg_7104, or_cond_223_reg_7379, or_cond5_224_reg_7383, or_cond6_225_reg_7387, ap_phi_mux_kpt_pt_y_write_assig_phi_fu_1440_p10, ap_CS_fsm_state52, ap_return_5_preg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state52) and ((or_cond6_225_reg_7387 = ap_const_lv1_0) or (or_cond5_224_reg_7383 = ap_const_lv1_0) or (tmp_690_reg_7072 = ap_const_lv1_0) or (or_cond_223_reg_7379 = ap_const_lv1_1) or (tmp_711_reg_6671 = ap_const_lv1_0) or ((icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1))))) then 
            ap_return_5 <= ap_phi_mux_kpt_pt_y_write_assig_phi_fu_1440_p10;
        else 
            ap_return_5 <= ap_return_5_preg;
        end if; 
    end process;


    ap_return_6_assign_proc : process(tmp_711_reg_6671, tmp_690_reg_7072, icmp_reg_7096, icmp15_reg_7100, icmp18_reg_7104, or_cond_223_reg_7379, or_cond5_224_reg_7383, or_cond6_225_reg_7387, ap_CS_fsm_state52, ap_phi_mux_kpt_sigma_V_write_as_phi_fu_1455_p10, ap_return_6_preg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state52) and ((or_cond6_225_reg_7387 = ap_const_lv1_0) or (or_cond5_224_reg_7383 = ap_const_lv1_0) or (tmp_690_reg_7072 = ap_const_lv1_0) or (or_cond_223_reg_7379 = ap_const_lv1_1) or (tmp_711_reg_6671 = ap_const_lv1_0) or ((icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1))))) then 
            ap_return_6 <= ap_phi_mux_kpt_sigma_V_write_as_phi_fu_1455_p10;
        else 
            ap_return_6 <= ap_return_6_preg;
        end if; 
    end process;


    ap_return_7_assign_proc : process(tmp_711_reg_6671, tmp_690_reg_7072, icmp_reg_7096, icmp15_reg_7100, icmp18_reg_7104, or_cond_223_reg_7379, or_cond5_224_reg_7383, or_cond6_225_reg_7387, ap_CS_fsm_state52, ap_phi_mux_kpt_response_V_write_phi_fu_1485_p10, ap_return_7_preg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state52) and ((or_cond6_225_reg_7387 = ap_const_lv1_0) or (or_cond5_224_reg_7383 = ap_const_lv1_0) or (tmp_690_reg_7072 = ap_const_lv1_0) or (or_cond_223_reg_7379 = ap_const_lv1_1) or (tmp_711_reg_6671 = ap_const_lv1_0) or ((icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1))))) then 
            ap_return_7 <= ap_phi_mux_kpt_response_V_write_phi_fu_1485_p10;
        else 
            ap_return_7 <= ap_return_7_preg;
        end if; 
    end process;


    ap_return_8_assign_proc : process(tmp_711_reg_6671, tmp_690_reg_7072, icmp_reg_7096, icmp15_reg_7100, icmp18_reg_7104, or_cond_223_reg_7379, or_cond5_224_reg_7383, or_cond6_225_reg_7387, ap_CS_fsm_state52, ap_phi_mux_kpt_octave_write_ass_phi_fu_1520_p10, ap_return_8_preg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state52) and ((or_cond6_225_reg_7387 = ap_const_lv1_0) or (or_cond5_224_reg_7383 = ap_const_lv1_0) or (tmp_690_reg_7072 = ap_const_lv1_0) or (or_cond_223_reg_7379 = ap_const_lv1_1) or (tmp_711_reg_6671 = ap_const_lv1_0) or ((icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1))))) then 
            ap_return_8 <= ap_phi_mux_kpt_octave_write_ass_phi_fu_1520_p10;
        else 
            ap_return_8 <= ap_return_8_preg;
        end if; 
    end process;


    ap_return_9_assign_proc : process(tmp_711_reg_6671, tmp_690_reg_7072, icmp_reg_7096, icmp15_reg_7100, icmp18_reg_7104, or_cond_223_reg_7379, or_cond5_224_reg_7383, or_cond6_225_reg_7387, ap_CS_fsm_state52, ap_phi_mux_kpt_layer_write_assi_phi_fu_1555_p10, ap_return_9_preg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state52) and ((or_cond6_225_reg_7387 = ap_const_lv1_0) or (or_cond5_224_reg_7383 = ap_const_lv1_0) or (tmp_690_reg_7072 = ap_const_lv1_0) or (or_cond_223_reg_7379 = ap_const_lv1_1) or (tmp_711_reg_6671 = ap_const_lv1_0) or ((icmp18_reg_7104 = ap_const_lv1_1) and (icmp15_reg_7100 = ap_const_lv1_1) and (icmp_reg_7096 = ap_const_lv1_1))))) then 
            ap_return_9 <= ap_phi_mux_kpt_layer_write_assi_phi_fu_1555_p10;
        else 
            ap_return_9 <= ap_return_9_preg;
        end if; 
    end process;

    c_read_cast_fu_1844_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c_read),32));

    dog_pyr_0_val_V_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state21, dog_pyr_0_val_V_add_30_reg_7737, ap_CS_fsm_state22, tmp_281_cast_fu_1908_p1, tmp_282_cast_fu_1932_p1, tmp_283_cast_fu_2001_p1, tmp_288_cast_fu_2127_p1, tmp_293_cast_fu_2284_p1, tmp_310_cast_fu_3836_p1, tmp_319_cast_fu_3918_p1, tmp_315_cast_fu_4184_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            dog_pyr_0_val_V_address0 <= dog_pyr_0_val_V_add_30_reg_7737;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            dog_pyr_0_val_V_address0 <= tmp_315_cast_fu_4184_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            dog_pyr_0_val_V_address0 <= tmp_319_cast_fu_3918_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dog_pyr_0_val_V_address0 <= tmp_310_cast_fu_3836_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dog_pyr_0_val_V_address0 <= tmp_293_cast_fu_2284_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dog_pyr_0_val_V_address0 <= tmp_288_cast_fu_2127_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dog_pyr_0_val_V_address0 <= tmp_283_cast_fu_2001_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            dog_pyr_0_val_V_address0 <= tmp_282_cast_fu_1932_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dog_pyr_0_val_V_address0 <= tmp_281_cast_fu_1908_p1(16 - 1 downto 0);
        else 
            dog_pyr_0_val_V_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dog_pyr_0_val_V_address1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state21, dog_pyr_0_val_V_add_31_reg_7742, ap_CS_fsm_state22, tmp_286_cast_fu_1974_p1, tmp_291_cast_fu_2033_p1, tmp_287_cast_fu_2114_p1, tmp_292_cast_fu_2276_p1, tmp_309_cast_fu_2736_p1, tmp_314_cast_fu_3873_p1, tmp_311_cast_fu_3886_p1, tmp_316_cast_fu_4197_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            dog_pyr_0_val_V_address1 <= dog_pyr_0_val_V_add_31_reg_7742;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            dog_pyr_0_val_V_address1 <= tmp_316_cast_fu_4197_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            dog_pyr_0_val_V_address1 <= tmp_311_cast_fu_3886_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dog_pyr_0_val_V_address1 <= tmp_314_cast_fu_3873_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            dog_pyr_0_val_V_address1 <= tmp_309_cast_fu_2736_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dog_pyr_0_val_V_address1 <= tmp_292_cast_fu_2276_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dog_pyr_0_val_V_address1 <= tmp_287_cast_fu_2114_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dog_pyr_0_val_V_address1 <= tmp_291_cast_fu_2033_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            dog_pyr_0_val_V_address1 <= tmp_286_cast_fu_1974_p1(16 - 1 downto 0);
        else 
            dog_pyr_0_val_V_address1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dog_pyr_0_val_V_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            dog_pyr_0_val_V_ce0 <= ap_const_logic_1;
        else 
            dog_pyr_0_val_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dog_pyr_0_val_V_ce1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_block_state8_on_subcall_done, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            dog_pyr_0_val_V_ce1 <= ap_const_logic_1;
        else 
            dog_pyr_0_val_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dog_pyr_1_val_V_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state21, dog_pyr_1_val_V_add_30_reg_7747, ap_CS_fsm_state22, tmp_281_cast_fu_1908_p1, tmp_282_cast_fu_1932_p1, tmp_283_cast_fu_2001_p1, tmp_288_cast_fu_2127_p1, tmp_293_cast_fu_2284_p1, tmp_310_cast_fu_3836_p1, tmp_319_cast_fu_3918_p1, tmp_315_cast_fu_4184_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            dog_pyr_1_val_V_address0 <= dog_pyr_1_val_V_add_30_reg_7747;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            dog_pyr_1_val_V_address0 <= tmp_315_cast_fu_4184_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            dog_pyr_1_val_V_address0 <= tmp_319_cast_fu_3918_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dog_pyr_1_val_V_address0 <= tmp_310_cast_fu_3836_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dog_pyr_1_val_V_address0 <= tmp_293_cast_fu_2284_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dog_pyr_1_val_V_address0 <= tmp_288_cast_fu_2127_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dog_pyr_1_val_V_address0 <= tmp_283_cast_fu_2001_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            dog_pyr_1_val_V_address0 <= tmp_282_cast_fu_1932_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dog_pyr_1_val_V_address0 <= tmp_281_cast_fu_1908_p1(16 - 1 downto 0);
        else 
            dog_pyr_1_val_V_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dog_pyr_1_val_V_address1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state21, dog_pyr_1_val_V_add_31_reg_7752, ap_CS_fsm_state22, tmp_286_cast_fu_1974_p1, tmp_291_cast_fu_2033_p1, tmp_287_cast_fu_2114_p1, tmp_292_cast_fu_2276_p1, tmp_309_cast_fu_2736_p1, tmp_314_cast_fu_3873_p1, tmp_311_cast_fu_3886_p1, tmp_316_cast_fu_4197_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            dog_pyr_1_val_V_address1 <= dog_pyr_1_val_V_add_31_reg_7752;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            dog_pyr_1_val_V_address1 <= tmp_316_cast_fu_4197_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            dog_pyr_1_val_V_address1 <= tmp_311_cast_fu_3886_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dog_pyr_1_val_V_address1 <= tmp_314_cast_fu_3873_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            dog_pyr_1_val_V_address1 <= tmp_309_cast_fu_2736_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dog_pyr_1_val_V_address1 <= tmp_292_cast_fu_2276_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dog_pyr_1_val_V_address1 <= tmp_287_cast_fu_2114_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dog_pyr_1_val_V_address1 <= tmp_291_cast_fu_2033_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            dog_pyr_1_val_V_address1 <= tmp_286_cast_fu_1974_p1(16 - 1 downto 0);
        else 
            dog_pyr_1_val_V_address1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dog_pyr_1_val_V_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            dog_pyr_1_val_V_ce0 <= ap_const_logic_1;
        else 
            dog_pyr_1_val_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dog_pyr_1_val_V_ce1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_block_state8_on_subcall_done, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            dog_pyr_1_val_V_ce1 <= ap_const_logic_1;
        else 
            dog_pyr_1_val_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dog_pyr_2_val_V_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state21, dog_pyr_2_val_V_add_30_reg_7757, ap_CS_fsm_state22, tmp_281_cast_fu_1908_p1, tmp_282_cast_fu_1932_p1, tmp_283_cast_fu_2001_p1, tmp_288_cast_fu_2127_p1, tmp_293_cast_fu_2284_p1, tmp_310_cast_fu_3836_p1, tmp_319_cast_fu_3918_p1, tmp_315_cast_fu_4184_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            dog_pyr_2_val_V_address0 <= dog_pyr_2_val_V_add_30_reg_7757;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            dog_pyr_2_val_V_address0 <= tmp_315_cast_fu_4184_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            dog_pyr_2_val_V_address0 <= tmp_319_cast_fu_3918_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dog_pyr_2_val_V_address0 <= tmp_310_cast_fu_3836_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dog_pyr_2_val_V_address0 <= tmp_293_cast_fu_2284_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dog_pyr_2_val_V_address0 <= tmp_288_cast_fu_2127_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dog_pyr_2_val_V_address0 <= tmp_283_cast_fu_2001_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            dog_pyr_2_val_V_address0 <= tmp_282_cast_fu_1932_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dog_pyr_2_val_V_address0 <= tmp_281_cast_fu_1908_p1(16 - 1 downto 0);
        else 
            dog_pyr_2_val_V_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dog_pyr_2_val_V_address1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state21, dog_pyr_2_val_V_add_31_reg_7762, ap_CS_fsm_state22, tmp_286_cast_fu_1974_p1, tmp_291_cast_fu_2033_p1, tmp_287_cast_fu_2114_p1, tmp_292_cast_fu_2276_p1, tmp_309_cast_fu_2736_p1, tmp_314_cast_fu_3873_p1, tmp_311_cast_fu_3886_p1, tmp_316_cast_fu_4197_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            dog_pyr_2_val_V_address1 <= dog_pyr_2_val_V_add_31_reg_7762;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            dog_pyr_2_val_V_address1 <= tmp_316_cast_fu_4197_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            dog_pyr_2_val_V_address1 <= tmp_311_cast_fu_3886_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dog_pyr_2_val_V_address1 <= tmp_314_cast_fu_3873_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            dog_pyr_2_val_V_address1 <= tmp_309_cast_fu_2736_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dog_pyr_2_val_V_address1 <= tmp_292_cast_fu_2276_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dog_pyr_2_val_V_address1 <= tmp_287_cast_fu_2114_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dog_pyr_2_val_V_address1 <= tmp_291_cast_fu_2033_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            dog_pyr_2_val_V_address1 <= tmp_286_cast_fu_1974_p1(16 - 1 downto 0);
        else 
            dog_pyr_2_val_V_address1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dog_pyr_2_val_V_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            dog_pyr_2_val_V_ce0 <= ap_const_logic_1;
        else 
            dog_pyr_2_val_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dog_pyr_2_val_V_ce1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_block_state8_on_subcall_done, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            dog_pyr_2_val_V_ce1 <= ap_const_logic_1;
        else 
            dog_pyr_2_val_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dog_pyr_3_val_V_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state21, dog_pyr_3_val_V_add_30_reg_7767, ap_CS_fsm_state22, tmp_281_cast_fu_1908_p1, tmp_282_cast_fu_1932_p1, tmp_283_cast_fu_2001_p1, tmp_288_cast_fu_2127_p1, tmp_293_cast_fu_2284_p1, tmp_310_cast_fu_3836_p1, tmp_319_cast_fu_3918_p1, tmp_315_cast_fu_4184_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            dog_pyr_3_val_V_address0 <= dog_pyr_3_val_V_add_30_reg_7767;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            dog_pyr_3_val_V_address0 <= tmp_315_cast_fu_4184_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            dog_pyr_3_val_V_address0 <= tmp_319_cast_fu_3918_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dog_pyr_3_val_V_address0 <= tmp_310_cast_fu_3836_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dog_pyr_3_val_V_address0 <= tmp_293_cast_fu_2284_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dog_pyr_3_val_V_address0 <= tmp_288_cast_fu_2127_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dog_pyr_3_val_V_address0 <= tmp_283_cast_fu_2001_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            dog_pyr_3_val_V_address0 <= tmp_282_cast_fu_1932_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dog_pyr_3_val_V_address0 <= tmp_281_cast_fu_1908_p1(16 - 1 downto 0);
        else 
            dog_pyr_3_val_V_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dog_pyr_3_val_V_address1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state21, dog_pyr_3_val_V_add_31_reg_7772, ap_CS_fsm_state22, tmp_286_cast_fu_1974_p1, tmp_291_cast_fu_2033_p1, tmp_287_cast_fu_2114_p1, tmp_292_cast_fu_2276_p1, tmp_309_cast_fu_2736_p1, tmp_314_cast_fu_3873_p1, tmp_311_cast_fu_3886_p1, tmp_316_cast_fu_4197_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            dog_pyr_3_val_V_address1 <= dog_pyr_3_val_V_add_31_reg_7772;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            dog_pyr_3_val_V_address1 <= tmp_316_cast_fu_4197_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            dog_pyr_3_val_V_address1 <= tmp_311_cast_fu_3886_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dog_pyr_3_val_V_address1 <= tmp_314_cast_fu_3873_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            dog_pyr_3_val_V_address1 <= tmp_309_cast_fu_2736_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dog_pyr_3_val_V_address1 <= tmp_292_cast_fu_2276_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dog_pyr_3_val_V_address1 <= tmp_287_cast_fu_2114_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dog_pyr_3_val_V_address1 <= tmp_291_cast_fu_2033_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            dog_pyr_3_val_V_address1 <= tmp_286_cast_fu_1974_p1(16 - 1 downto 0);
        else 
            dog_pyr_3_val_V_address1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dog_pyr_3_val_V_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            dog_pyr_3_val_V_ce0 <= ap_const_logic_1;
        else 
            dog_pyr_3_val_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dog_pyr_3_val_V_ce1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_block_state8_on_subcall_done, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            dog_pyr_3_val_V_ce1 <= ap_const_logic_1;
        else 
            dog_pyr_3_val_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dog_pyr_4_val_V_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state21, dog_pyr_4_val_V_add_30_reg_7777, ap_CS_fsm_state22, tmp_281_cast_fu_1908_p1, tmp_282_cast_fu_1932_p1, tmp_283_cast_fu_2001_p1, tmp_288_cast_fu_2127_p1, tmp_293_cast_fu_2284_p1, tmp_310_cast_fu_3836_p1, tmp_319_cast_fu_3918_p1, tmp_315_cast_fu_4184_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            dog_pyr_4_val_V_address0 <= dog_pyr_4_val_V_add_30_reg_7777;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            dog_pyr_4_val_V_address0 <= tmp_315_cast_fu_4184_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            dog_pyr_4_val_V_address0 <= tmp_319_cast_fu_3918_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dog_pyr_4_val_V_address0 <= tmp_310_cast_fu_3836_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dog_pyr_4_val_V_address0 <= tmp_293_cast_fu_2284_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dog_pyr_4_val_V_address0 <= tmp_288_cast_fu_2127_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dog_pyr_4_val_V_address0 <= tmp_283_cast_fu_2001_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            dog_pyr_4_val_V_address0 <= tmp_282_cast_fu_1932_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dog_pyr_4_val_V_address0 <= tmp_281_cast_fu_1908_p1(16 - 1 downto 0);
        else 
            dog_pyr_4_val_V_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dog_pyr_4_val_V_address1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state21, dog_pyr_4_val_V_add_31_reg_7782, ap_CS_fsm_state22, tmp_286_cast_fu_1974_p1, tmp_291_cast_fu_2033_p1, tmp_287_cast_fu_2114_p1, tmp_292_cast_fu_2276_p1, tmp_309_cast_fu_2736_p1, tmp_314_cast_fu_3873_p1, tmp_311_cast_fu_3886_p1, tmp_316_cast_fu_4197_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            dog_pyr_4_val_V_address1 <= dog_pyr_4_val_V_add_31_reg_7782;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            dog_pyr_4_val_V_address1 <= tmp_316_cast_fu_4197_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            dog_pyr_4_val_V_address1 <= tmp_311_cast_fu_3886_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dog_pyr_4_val_V_address1 <= tmp_314_cast_fu_3873_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            dog_pyr_4_val_V_address1 <= tmp_309_cast_fu_2736_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dog_pyr_4_val_V_address1 <= tmp_292_cast_fu_2276_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dog_pyr_4_val_V_address1 <= tmp_287_cast_fu_2114_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dog_pyr_4_val_V_address1 <= tmp_291_cast_fu_2033_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            dog_pyr_4_val_V_address1 <= tmp_286_cast_fu_1974_p1(16 - 1 downto 0);
        else 
            dog_pyr_4_val_V_address1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dog_pyr_4_val_V_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            dog_pyr_4_val_V_ce0 <= ap_const_logic_1;
        else 
            dog_pyr_4_val_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dog_pyr_4_val_V_ce1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_block_state8_on_subcall_done, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            dog_pyr_4_val_V_ce1 <= ap_const_logic_1;
        else 
            dog_pyr_4_val_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    exp_tmp_V_7_fu_6234_p4 <= ireg_V_7_fu_6218_p1(62 downto 52);
    f_29_fu_2916_p1 <= p_Result_326_fu_2905_p5;
    f_31_fu_3007_p1 <= p_Result_331_fu_2996_p5;
    f_33_fu_5618_p1 <= p_Result_338_fu_5607_p5;
    f_35_fu_5711_p1 <= p_Result_343_fu_5700_p5;
    f_37_fu_4720_p1 <= p_Result_349_fu_4709_p5;
    f_fu_2825_p1 <= p_Result_321_fu_2814_p5;

    grp_fu_1650_p0_assign_proc : process(tmp32_V_87_reg_7118, tmp32_V_113_reg_7887, tmp32_V_101_reg_8025, ap_CS_fsm_state29, ap_CS_fsm_state9, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_fu_1650_p0 <= tmp32_V_101_reg_8025;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_fu_1650_p0 <= tmp32_V_113_reg_7887;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_1650_p0 <= tmp32_V_87_reg_7118;
        else 
            grp_fu_1650_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1653_p0_assign_proc : process(tmp32_V_91_reg_7138, tmp32_V_107_reg_8030, ap_CS_fsm_state9, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_fu_1653_p0 <= tmp32_V_107_reg_8030;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_1653_p0 <= tmp32_V_91_reg_7138;
        else 
            grp_fu_1653_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1665_p6_assign_proc : process(ap_CS_fsm_state3, tmp_1502_fu_1941_p1, tmp_1502_reg_6748, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            grp_fu_1665_p6 <= tmp_1502_reg_6748;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1665_p6 <= tmp_1502_fu_1941_p1;
        else 
            grp_fu_1665_p6 <= "XXX";
        end if; 
    end process;


    grp_fu_1680_p6_assign_proc : process(ap_CS_fsm_state3, tmp_1221_t_fu_1983_p2, tmp_1221_t_reg_6797, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            grp_fu_1680_p6 <= tmp_1221_t_reg_6797;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1680_p6 <= tmp_1221_t_fu_1983_p2;
        else 
            grp_fu_1680_p6 <= "XXX";
        end if; 
    end process;


    grp_fu_1695_p6_assign_proc : process(ap_CS_fsm_state3, tmp_1219_t_fu_1990_p2, tmp_1219_t_reg_6803, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            grp_fu_1695_p6 <= tmp_1219_t_reg_6803;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1695_p6 <= tmp_1219_t_fu_1990_p2;
        else 
            grp_fu_1695_p6 <= "XXX";
        end if; 
    end process;


    grp_fu_1755_p6_assign_proc : process(tmp_1548_fu_3927_p1, tmp_1548_reg_7650, ap_CS_fsm_state19, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1755_p6 <= tmp_1548_reg_7650;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fu_1755_p6 <= tmp_1548_fu_3927_p1;
        else 
            grp_fu_1755_p6 <= "XXX";
        end if; 
    end process;


    grp_fu_1765_p6_assign_proc : process(tmp_1548_fu_3927_p1, tmp_1548_reg_7650, ap_CS_fsm_state19, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1765_p6 <= tmp_1548_reg_7650;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fu_1765_p6 <= tmp_1548_fu_3927_p1;
        else 
            grp_fu_1765_p6 <= "XXX";
        end if; 
    end process;


    grp_fu_1775_p6_assign_proc : process(tmp_1548_fu_3927_p1, tmp_1548_reg_7650, ap_CS_fsm_state19, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1775_p6 <= tmp_1548_reg_7650;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fu_1775_p6 <= tmp_1548_fu_3927_p1;
        else 
            grp_fu_1775_p6 <= "XXX";
        end if; 
    end process;


    grp_fu_1785_p6_assign_proc : process(tmp_1548_fu_3927_p1, tmp_1548_reg_7650, ap_CS_fsm_state19, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1785_p6 <= tmp_1548_reg_7650;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fu_1785_p6 <= tmp_1548_fu_3927_p1;
        else 
            grp_fu_1785_p6 <= "XXX";
        end if; 
    end process;

    grp_pow_generic_float_s_fu_1624_ap_start <= grp_pow_generic_float_s_fu_1624_ap_start_reg;

    grp_pow_generic_float_s_fu_1624_exp_assign_proc : process(ap_CS_fsm_state39, y_assign_reg_7862, ap_CS_fsm_state28, y_assign_3_reg_7907)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_pow_generic_float_s_fu_1624_exp <= y_assign_3_reg_7907;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            grp_pow_generic_float_s_fu_1624_exp <= y_assign_reg_7862;
        else 
            grp_pow_generic_float_s_fu_1624_exp <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_solve_ap_fixed_s_fu_1608_ap_start <= grp_solve_ap_fixed_s_fu_1608_ap_start_reg;
    i_20_fu_1874_p2 <= std_logic_vector(unsigned(i_reg_1347) + unsigned(ap_const_lv3_1));
    icmp15_fu_2502_p2 <= "1" when (signed(tmp_1518_fu_2494_p3) < signed(ap_const_lv17_1)) else "0";
    icmp18_fu_2554_p2 <= "1" when (signed(tmp_1523_fu_2546_p3) < signed(ap_const_lv17_1)) else "0";
    icmp26_fu_3775_p2 <= "1" when (signed(tmp_1547_fu_3765_p4) > signed(ap_const_lv30_0)) else "0";
    icmp29_fu_4856_p2 <= "1" when (tmp_1567_fu_4846_p4 = ap_const_lv7_0) else "0";
    icmp34_fu_5341_p2 <= "1" when (tmp_1575_fu_5331_p4 = ap_const_lv26_0) else "0";
    icmp41_fu_5455_p2 <= "1" when (tmp_1600_fu_5445_p4 = ap_const_lv26_0) else "0";
    icmp48_fu_4574_p2 <= "1" when (tmp_1625_fu_4564_p4 = ap_const_lv26_0) else "0";
    icmp51_fu_6336_p2 <= "1" when (tmp_1642_fu_6326_p4 = ap_const_lv7_0) else "0";
    icmp_fu_2450_p2 <= "1" when (signed(tmp_1513_fu_2442_p3) < signed(ap_const_lv17_1)) else "0";
    index_V_3_fu_2953_p4 <= t_V_45_fu_2927_p1(27 downto 23);
    index_V_4_fu_3044_p4 <= t_V_49_fu_3018_p1(27 downto 23);
    index_V_5_fu_5655_p4 <= t_V_54_fu_5629_p1(27 downto 23);
    index_V_6_fu_5748_p4 <= t_V_58_fu_5722_p1(27 downto 23);
    index_V_fu_2862_p4 <= t_V_41_fu_2836_p1(27 downto 23);
    ireg_V_7_fu_6218_p1 <= grp_fu_1662_p1;
    ireg_V_fu_4731_p1 <= grp_fu_1662_p1;
    isNeg_3_fu_3516_p3 <= sh_assign_1_fu_3510_p2(8 downto 8);
    isNeg_4_fu_3665_p3 <= sh_assign_3_fu_3659_p2(8 downto 8);
    isNeg_5_fu_5900_p3 <= sh_assign_5_fu_5894_p2(8 downto 8);
    isNeg_6_fu_6116_p3 <= sh_assign_7_fu_6110_p2(8 downto 8);
    isNeg_fu_3367_p3 <= sh_assign_fu_3361_p2(8 downto 8);
    is_neg_11_fu_2616_p3 <= p_Val2_121_fu_2390_p2(31 downto 31);
    is_neg_12_fu_2414_p3 <= p_Val2_122_fu_2397_p2(31 downto 31);
    is_neg_15_fu_4483_p3 <= p_Val2_145_fu_4465_p2(48 downto 48);
    is_neg_fu_2566_p3 <= p_Val2_120_fu_2383_p2(31 downto 31);
    isneg_7_fu_6226_p3 <= ireg_V_7_fu_6218_p1(63 downto 63);
    layer_read_cast_fu_1848_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(layer_read),32));
    loc_V_30_fu_3084_p1 <= p_Val2_163_fu_3079_p2(23 - 1 downto 0);
    loc_V_31_fu_3329_p4 <= p_Val2_239_fu_3318_p1(30 downto 23);
    loc_V_32_fu_3339_p1 <= p_Val2_239_fu_3318_p1(23 - 1 downto 0);
    loc_V_33_fu_2931_p4 <= t_V_45_fu_2927_p1(30 downto 23);
    loc_V_34_fu_3170_p1 <= p_Val2_165_fu_3165_p2(23 - 1 downto 0);
    loc_V_35_fu_3478_p4 <= p_Val2_250_fu_3467_p1(30 downto 23);
    loc_V_36_fu_3488_p1 <= p_Val2_250_fu_3467_p1(23 - 1 downto 0);
    loc_V_37_fu_3022_p4 <= t_V_49_fu_3018_p1(30 downto 23);
    loc_V_38_fu_3256_p1 <= p_Val2_167_fu_3251_p2(23 - 1 downto 0);
    loc_V_39_fu_3627_p4 <= p_Val2_261_fu_3616_p1(30 downto 23);
    loc_V_40_fu_3637_p1 <= p_Val2_261_fu_3616_p1(23 - 1 downto 0);
    loc_V_41_fu_5633_p4 <= t_V_54_fu_5629_p1(30 downto 23);
    loc_V_42_fu_5788_p1 <= p_Val2_185_fu_5783_p2(23 - 1 downto 0);
    loc_V_43_fu_5862_p4 <= p_Val2_274_fu_5850_p1(30 downto 23);
    loc_V_44_fu_5872_p1 <= p_Val2_274_fu_5850_p1(23 - 1 downto 0);
    loc_V_45_fu_5726_p4 <= t_V_58_fu_5722_p1(30 downto 23);
    loc_V_46_fu_6004_p1 <= p_Val2_188_fu_5999_p2(23 - 1 downto 0);
    loc_V_47_fu_6078_p4 <= p_Val2_285_fu_6066_p1(30 downto 23);
    loc_V_48_fu_6088_p1 <= p_Val2_285_fu_6066_p1(23 - 1 downto 0);
    loc_V_fu_2840_p4 <= t_V_41_fu_2836_p1(30 downto 23);
    man_V_31_fu_4781_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(p_Result_336_fu_4777_p1));
    man_V_32_fu_4787_p3 <= 
        man_V_31_fu_4781_p2 when (isneg_reg_7912(0) = '1') else 
        p_Result_336_fu_4777_p1;
    man_V_34_fu_6264_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(p_Result_350_fu_6260_p1));
    man_V_35_fu_6270_p3 <= 
        man_V_34_fu_6264_p2 when (isneg_7_fu_6226_p3(0) = '1') else 
        p_Result_350_fu_6260_p1;

    mask_table1687_address0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state47, tmp_1686_i_i_fu_2872_p1, tmp_1686_i_i3_fu_5665_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            mask_table1687_address0 <= tmp_1686_i_i3_fu_5665_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            mask_table1687_address0 <= tmp_1686_i_i_fu_2872_p1(5 - 1 downto 0);
        else 
            mask_table1687_address0 <= "XXXXX";
        end if; 
    end process;


    mask_table1687_address1_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state47, tmp_1686_i_i1_fu_2963_p1, tmp_1686_i_i4_fu_5758_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            mask_table1687_address1 <= tmp_1686_i_i4_fu_5758_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            mask_table1687_address1 <= tmp_1686_i_i1_fu_2963_p1(5 - 1 downto 0);
        else 
            mask_table1687_address1 <= "XXXXX";
        end if; 
    end process;

    mask_table1687_address2 <= tmp_1686_i_i2_fu_3054_p1(5 - 1 downto 0);

    mask_table1687_ce0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state47)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            mask_table1687_ce0 <= ap_const_logic_1;
        else 
            mask_table1687_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mask_table1687_ce1_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state47)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            mask_table1687_ce1 <= ap_const_logic_1;
        else 
            mask_table1687_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mask_table1687_ce2_assign_proc : process(ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            mask_table1687_ce2 <= ap_const_logic_1;
        else 
            mask_table1687_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    msb_idx_10_fu_5439_p3 <= 
        ap_const_lv31_0 when (tmp_1599_reg_8020(0) = '1') else 
        tmp_1598_reg_8015;
    msb_idx_11_fu_4538_p2 <= std_logic_vector(unsigned(ap_const_lv32_30) - unsigned(num_zeros_15_fu_4534_p1));
    msb_idx_12_fu_4556_p3 <= 
        ap_const_lv31_0 when (tmp_1624_fu_4548_p3(0) = '1') else 
        tmp_1623_fu_4544_p1;
    msb_idx_8_fu_5325_p3 <= 
        ap_const_lv31_0 when (tmp_1574_reg_7999(0) = '1') else 
        tmp_1573_reg_7994;
    msb_idx_9_fu_5304_p2 <= std_logic_vector(unsigned(ap_const_lv32_50) - unsigned(num_zeros_14_fu_5296_p3));
    msb_idx_fu_5195_p2 <= std_logic_vector(unsigned(ap_const_lv32_50) - unsigned(num_zeros_13_fu_5187_p3));
    newSel28_fu_4967_p3 <= 
        p_0782_s_fu_4876_p3 when (sel_tmp9_fu_4923_p2(0) = '1') else 
        tmp_1566_fu_4836_p1;
    newSel29_fu_4981_p3 <= 
        newSel_fu_4953_p3 when (or_cond_fu_4961_p2(0) = '1') else 
        newSel28_fu_4967_p3;
    newSel30_fu_6442_p3 <= 
        tmp_817_fu_6411_p2 when (sel_tmp54_reg_8189(0) = '1') else 
        tmp_1643_fu_6400_p1;
    newSel31_fu_6454_p3 <= 
        p_0858_s_fu_6404_p3 when (sel_tmp41_fu_6432_p2(0) = '1') else 
        tmp_1641_reg_8177;
    newSel32_fu_6467_p3 <= 
        newSel30_fu_6442_p3 when (or_cond7_fu_6449_p2(0) = '1') else 
        newSel31_fu_6454_p3;
    newSel33_fu_6481_p3 <= 
        newSel32_fu_6467_p3 when (or_cond9_fu_6475_p2(0) = '1') else 
        ap_const_lv32_0;
    newSel_fu_4953_p3 <= 
        tmp_785_fu_4883_p2 when (sel_tmp22_fu_4947_p2(0) = '1') else 
        tmp_1568_fu_4872_p1;
    
    num_zeros_11_fu_2642_p3_proc : process(p_Result_325_fu_2632_p4)
    begin
        num_zeros_11_fu_2642_p3 <= std_logic_vector(to_unsigned(32, 32));
        for i in 0 to 32 - 1 loop
            if p_Result_325_fu_2632_p4(i) = '1' then
                num_zeros_11_fu_2642_p3 <= std_logic_vector(to_unsigned(i,32));
                exit;
            end if;
        end loop;
    end process;

    
    num_zeros_12_fu_2684_p3_proc : process(p_Result_330_fu_2674_p4)
    begin
        num_zeros_12_fu_2684_p3 <= std_logic_vector(to_unsigned(32, 32));
        for i in 0 to 32 - 1 loop
            if p_Result_330_fu_2674_p4(i) = '1' then
                num_zeros_12_fu_2684_p3 <= std_logic_vector(to_unsigned(i,32));
                exit;
            end if;
        end loop;
    end process;

    num_zeros_13_fu_5187_p3 <= 
        NZeros_fu_5181_p2 when (tmp_790_fu_5141_p2(0) = '1') else 
        tmp_1571_fu_5137_p1;
    num_zeros_14_fu_5296_p3 <= 
        NZeros_1_fu_5290_p2 when (tmp_798_fu_5250_p2(0) = '1') else 
        tmp_1596_fu_5246_p1;
    num_zeros_15_fu_4534_p1 <= tmp_805_fu_4526_p3(32 - 1 downto 0);
    
    num_zeros_fu_2592_p3_proc : process(p_Result_320_fu_2582_p4)
    begin
        num_zeros_fu_2592_p3 <= std_logic_vector(to_unsigned(32, 32));
        for i in 0 to 32 - 1 loop
            if p_Result_320_fu_2582_p4(i) = '1' then
                num_zeros_fu_2592_p3 <= std_logic_vector(to_unsigned(i,32));
                exit;
            end if;
        end loop;
    end process;

    octave_cast_fu_1852_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(octave),32));
    one_half_i_cast_i1_fu_3161_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(one_half_table2683_q1),32));
    one_half_i_cast_i2_fu_3247_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(one_half_table2683_q2),32));
    one_half_i_cast_i3_fu_5779_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(one_half_table2683_q0),32));
    one_half_i_cast_i4_fu_5995_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(one_half_table2683_q1),32));
    one_half_i_cast_i_fu_3075_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(one_half_table2683_q0),32));

    one_half_table2683_address0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state47, tmp_1686_i_i_fu_2872_p1, tmp_1686_i_i3_fu_5665_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            one_half_table2683_address0 <= tmp_1686_i_i3_fu_5665_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            one_half_table2683_address0 <= tmp_1686_i_i_fu_2872_p1(5 - 1 downto 0);
        else 
            one_half_table2683_address0 <= "XXXXX";
        end if; 
    end process;


    one_half_table2683_address1_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state47, tmp_1686_i_i1_fu_2963_p1, tmp_1686_i_i4_fu_5758_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            one_half_table2683_address1 <= tmp_1686_i_i4_fu_5758_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            one_half_table2683_address1 <= tmp_1686_i_i1_fu_2963_p1(5 - 1 downto 0);
        else 
            one_half_table2683_address1 <= "XXXXX";
        end if; 
    end process;

    one_half_table2683_address2 <= tmp_1686_i_i2_fu_3054_p1(5 - 1 downto 0);

    one_half_table2683_ce0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state47)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            one_half_table2683_ce0 <= ap_const_logic_1;
        else 
            one_half_table2683_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    one_half_table2683_ce1_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state47)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            one_half_table2683_ce1 <= ap_const_logic_1;
        else 
            one_half_table2683_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    one_half_table2683_ce2_assign_proc : process(ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            one_half_table2683_ce2 <= ap_const_logic_1;
        else 
            one_half_table2683_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    or_cond5_224_fu_3800_p2 <= (tmp_753_fu_3796_p2 and tmp_752_fu_3791_p2);
    or_cond5_fu_4975_p2 <= (sel_tmp9_fu_4923_p2 or sel_tmp2_fu_4894_p2);
    or_cond6_225_fu_3815_p2 <= (tmp_767_fu_3811_p2 and tmp_766_fu_3806_p2);
    or_cond6_fu_4989_p2 <= (or_cond_fu_4961_p2 or or_cond5_fu_4975_p2);
    or_cond7_fu_6449_p2 <= (sel_tmp54_reg_8189 or sel_tmp47_fu_6437_p2);
    or_cond8_fu_6461_p2 <= (sel_tmp41_fu_6432_p2 or sel_tmp34_fu_6421_p2);
    or_cond9_fu_6475_p2 <= (or_cond8_fu_6461_p2 or or_cond7_fu_6449_p2);
    or_cond_223_fu_3786_p2 <= (tmp_750_fu_3781_p2 or icmp26_reg_7374);
    or_cond_fu_4961_p2 <= (sel_tmp22_fu_4947_p2 or sel_tmp15_fu_4929_p2);
    p_03_i9_fu_4724_p3 <= 
        ap_const_lv32_0 when (tmp_804_reg_7846(0) = '1') else 
        f_37_fu_4720_p1;
    p_0782_s_fu_4876_p3 <= 
        ap_const_lv32_FFFFFFFF when (isneg_reg_7912(0) = '1') else 
        ap_const_lv32_0;
    p_0858_s_fu_6404_p3 <= 
        ap_const_lv32_FFFFFFFF when (isneg_7_reg_8151(0) = '1') else 
        ap_const_lv32_0;
    p_Repl2_100_trunc_fu_5687_p2 <= std_logic_vector(unsigned(tmp150_cast_cast_fu_5679_p3) + unsigned(tmp_1612_fu_5676_p1));
    p_Repl2_103_trunc_fu_4696_p2 <= std_logic_vector(unsigned(tmp151_cast_cast_fu_4688_p3) + unsigned(tmp_1637_fu_4685_p1));
    p_Repl2_86_trunc_fu_2801_p2 <= std_logic_vector(unsigned(tmp_692_fu_2792_p2) + unsigned(tmp_693_fu_2797_p1));
    p_Repl2_89_trunc_fu_2892_p2 <= std_logic_vector(unsigned(tmp_717_fu_2883_p2) + unsigned(tmp_718_fu_2888_p1));
    p_Repl2_92_trunc_fu_2983_p2 <= std_logic_vector(unsigned(tmp_722_fu_2974_p2) + unsigned(tmp_723_fu_2979_p1));
    p_Repl2_96_trunc_fu_5594_p2 <= std_logic_vector(unsigned(tmp149_cast_cast_fu_5586_p3) + unsigned(tmp_1587_fu_5583_p1));
    p_Result_264_fu_3146_p3 <= t_V_45_reg_7271(31 downto 31);
    p_Result_278_fu_3232_p3 <= t_V_49_reg_7303(31 downto 31);
    p_Result_293_fu_5764_p3 <= t_V_54_reg_8060(31 downto 31);
    p_Result_307_fu_5980_p3 <= t_V_58_reg_8092(31 downto 31);
    
    p_Result_317_fu_2404_p4_proc : process(grp_solve_ap_fixed_s_fu_1608_ap_return_3)
    begin
        p_Result_317_fu_2404_p4 <= grp_solve_ap_fixed_s_fu_1608_ap_return_3;
        p_Result_317_fu_2404_p4(31) <= ap_const_lv1_0(0);
    end process;

    
    p_Result_318_fu_2456_p4_proc : process(grp_solve_ap_fixed_s_fu_1608_ap_return_2)
    begin
        p_Result_318_fu_2456_p4 <= grp_solve_ap_fixed_s_fu_1608_ap_return_2;
        p_Result_318_fu_2456_p4(31) <= ap_const_lv1_0(0);
    end process;

    
    p_Result_319_fu_2508_p4_proc : process(grp_solve_ap_fixed_s_fu_1608_ap_return_1)
    begin
        p_Result_319_fu_2508_p4 <= grp_solve_ap_fixed_s_fu_1608_ap_return_1;
        p_Result_319_fu_2508_p4(31) <= ap_const_lv1_0(0);
    end process;

    
    p_Result_320_fu_2582_p4_proc : process(tmp_V_fu_2574_p3)
    variable vlo_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable p_Result_320_fu_2582_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(5 - 1 downto 0) := ap_const_lv32_1F(5 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(5 - 1 downto 0) := ap_const_lv32_0(5 - 1 downto 0);
        v0_cpy := tmp_V_fu_2574_p3;
        if (vlo_cpy(5 - 1 downto 0) > vhi_cpy(5 - 1 downto 0)) then
            vhi_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_0(5-1 downto 0)));
            vlo_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_1F(5-1 downto 0)));
            for p_Result_320_fu_2582_p4_i in 0 to 32-1 loop
                v0_cpy(p_Result_320_fu_2582_p4_i) := tmp_V_fu_2574_p3(32-1-p_Result_320_fu_2582_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(5-1 downto 0)))));

        section := (others=>'0');
        section(5-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(5-1 downto 0)) - unsigned(vlo_cpy(5-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(32-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        p_Result_320_fu_2582_p4 <= resvalue(32-1 downto 0);
    end process;

    p_Result_321_fu_2814_p5 <= (tmp_694_fu_2807_p3 & tmp32_V_reg_7204(22 downto 0));
    p_Result_322_fu_3067_p3 <= (p_Result_s_222_fu_3060_p3 & ap_const_lv31_0);
    p_Result_323_fu_3110_p3 <= (tmp_412_fu_3100_p4 & xs_sig_V_fu_3094_p2);
    p_Result_324_fu_3321_p3 <= p_Val2_239_fu_3318_p1(31 downto 31);
    
    p_Result_325_fu_2632_p4_proc : process(tmp_V_2_fu_2624_p3)
    variable vlo_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable p_Result_325_fu_2632_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(5 - 1 downto 0) := ap_const_lv32_1F(5 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(5 - 1 downto 0) := ap_const_lv32_0(5 - 1 downto 0);
        v0_cpy := tmp_V_2_fu_2624_p3;
        if (vlo_cpy(5 - 1 downto 0) > vhi_cpy(5 - 1 downto 0)) then
            vhi_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_0(5-1 downto 0)));
            vlo_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_1F(5-1 downto 0)));
            for p_Result_325_fu_2632_p4_i in 0 to 32-1 loop
                v0_cpy(p_Result_325_fu_2632_p4_i) := tmp_V_2_fu_2624_p3(32-1-p_Result_325_fu_2632_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(5-1 downto 0)))));

        section := (others=>'0');
        section(5-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(5-1 downto 0)) - unsigned(vlo_cpy(5-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(32-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        p_Result_325_fu_2632_p4 <= resvalue(32-1 downto 0);
    end process;

    p_Result_326_fu_2905_p5 <= (tmp_719_fu_2898_p3 & tmp32_V_116_reg_7214(22 downto 0));
    p_Result_327_fu_3153_p3 <= (p_Result_264_fu_3146_p3 & ap_const_lv31_0);
    p_Result_328_fu_3196_p3 <= (tmp_413_fu_3186_p4 & xs_sig_V_1_fu_3180_p2);
    p_Result_329_fu_3470_p3 <= p_Val2_250_fu_3467_p1(31 downto 31);
    
    p_Result_330_fu_2674_p4_proc : process(tmp_V_3_fu_2666_p3)
    variable vlo_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable p_Result_330_fu_2674_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(5 - 1 downto 0) := ap_const_lv32_1F(5 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(5 - 1 downto 0) := ap_const_lv32_0(5 - 1 downto 0);
        v0_cpy := tmp_V_3_fu_2666_p3;
        if (vlo_cpy(5 - 1 downto 0) > vhi_cpy(5 - 1 downto 0)) then
            vhi_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_0(5-1 downto 0)));
            vlo_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_1F(5-1 downto 0)));
            for p_Result_330_fu_2674_p4_i in 0 to 32-1 loop
                v0_cpy(p_Result_330_fu_2674_p4_i) := tmp_V_3_fu_2666_p3(32-1-p_Result_330_fu_2674_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(5-1 downto 0)))));

        section := (others=>'0');
        section(5-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(5-1 downto 0)) - unsigned(vlo_cpy(5-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(32-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        p_Result_330_fu_2674_p4 <= resvalue(32-1 downto 0);
    end process;

    p_Result_331_fu_2996_p5 <= (tmp_724_fu_2989_p3 & tmp32_V_117_reg_7224(22 downto 0));
    p_Result_332_fu_3239_p3 <= (p_Result_278_fu_3232_p3 & ap_const_lv31_0);
    p_Result_333_fu_3282_p3 <= (tmp_414_fu_3272_p4 & xs_sig_V_2_fu_3266_p2);
    p_Result_334_fu_3619_p3 <= p_Val2_261_fu_3616_p1(31 downto 31);
    
    p_Result_335_fu_4237_p4_proc : process(p_Val2_152_fu_4232_p2)
    begin
        p_Result_335_fu_4237_p4 <= p_Val2_152_fu_4232_p2;
        p_Result_335_fu_4237_p4(31) <= ap_const_lv1_0(0);
    end process;

    p_Result_336_fu_4777_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_720_fu_4770_p3),54));
    
    p_Result_337_fu_5157_p5_proc : process(p_Result_83_fu_5147_p4)
    begin
        for i in 64 - 1 downto 0 loop
            if (i > 63 or i < 47) then
                p_Result_337_fu_5157_p5(i) <= ap_const_lv64_FFFFFFFFFFFFFFFF(i);
            elsif (63 - i >= 17) then
                p_Result_337_fu_5157_p5(i) <= '0';
            else
                p_Result_337_fu_5157_p5(i) <= p_Result_83_fu_5147_p4(63 - i);
            end if;
        end loop;
    end process;

    p_Result_338_fu_5607_p5 <= (tmp_728_fu_5600_p3 & tmp32_V_118_reg_8035(22 downto 0));
    p_Result_339_fu_5771_p3 <= (p_Result_293_fu_5764_p3 & ap_const_lv31_0);
    p_Result_340_fu_5814_p3 <= (tmp_436_fu_5804_p4 & xs_sig_V_3_fu_5798_p2);
    
    p_Result_342_fu_5266_p5_proc : process(p_Result_90_fu_5256_p4)
    begin
        for i in 64 - 1 downto 0 loop
            if (i > 63 or i < 47) then
                p_Result_342_fu_5266_p5(i) <= ap_const_lv64_FFFFFFFFFFFFFFFF(i);
            elsif (63 - i >= 17) then
                p_Result_342_fu_5266_p5(i) <= '0';
            else
                p_Result_342_fu_5266_p5(i) <= p_Result_90_fu_5256_p4(63 - i);
            end if;
        end loop;
    end process;

    p_Result_343_fu_5700_p5 <= (tmp_732_fu_5693_p3 & tmp32_V_119_reg_8045(22 downto 0));
    p_Result_344_fu_5987_p3 <= (p_Result_307_fu_5980_p3 & ap_const_lv31_0);
    p_Result_345_fu_6030_p3 <= (tmp_438_fu_6020_p4 & xs_sig_V_4_fu_6014_p2);
    
    p_Result_347_fu_4508_p4_proc : process(p_Val2_275_cast_fu_4505_p1)
    variable vlo_cpy : STD_LOGIC_VECTOR(49+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(49+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(49 - 1 downto 0);
    variable p_Result_347_fu_4508_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(49 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(49 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(49 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(6 - 1 downto 0) := ap_const_lv32_30(6 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(6 - 1 downto 0) := ap_const_lv32_0(6 - 1 downto 0);
        v0_cpy := p_Val2_275_cast_fu_4505_p1;
        if (vlo_cpy(6 - 1 downto 0) > vhi_cpy(6 - 1 downto 0)) then
            vhi_cpy(6-1 downto 0) := std_logic_vector(49-1-unsigned(ap_const_lv32_0(6-1 downto 0)));
            vlo_cpy(6-1 downto 0) := std_logic_vector(49-1-unsigned(ap_const_lv32_30(6-1 downto 0)));
            for p_Result_347_fu_4508_p4_i in 0 to 49-1 loop
                v0_cpy(p_Result_347_fu_4508_p4_i) := p_Val2_275_cast_fu_4505_p1(49-1-p_Result_347_fu_4508_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(6-1 downto 0)))));

        section := (others=>'0');
        section(6-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(6-1 downto 0)) - unsigned(vlo_cpy(6-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(49-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        p_Result_347_fu_4508_p4 <= resvalue(49-1 downto 0);
    end process;

    p_Result_348_fu_4518_p3 <= (ap_const_lv15_7FFF & p_Result_347_fu_4508_p4);
    p_Result_349_fu_4709_p5 <= (tmp_736_fu_4702_p3 & tmp32_V_120_reg_7892(22 downto 0));
    p_Result_350_fu_6260_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_737_fu_6252_p3),54));
    p_Result_82_fu_5125_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_435_fu_5115_p4),64));
    
    p_Result_83_fu_5147_p4_proc : process(p_Val2_266_fu_5109_p3)
    variable vlo_cpy : STD_LOGIC_VECTOR(79+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(79+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(79 - 1 downto 0);
    variable p_Result_83_fu_5147_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(79 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(79 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(79 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(7 - 1 downto 0) := ap_const_lv32_10(7 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(7 - 1 downto 0) := ap_const_lv32_0(7 - 1 downto 0);
        v0_cpy := p_Val2_266_fu_5109_p3;
        if (vlo_cpy(7 - 1 downto 0) > vhi_cpy(7 - 1 downto 0)) then
            vhi_cpy(7-1 downto 0) := std_logic_vector(79-1-unsigned(ap_const_lv32_0(7-1 downto 0)));
            vlo_cpy(7-1 downto 0) := std_logic_vector(79-1-unsigned(ap_const_lv32_10(7-1 downto 0)));
            for p_Result_83_fu_5147_p4_i in 0 to 79-1 loop
                v0_cpy(p_Result_83_fu_5147_p4_i) := p_Val2_266_fu_5109_p3(79-1-p_Result_83_fu_5147_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(7-1 downto 0)))));

        section := (others=>'0');
        section(7-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(7-1 downto 0)) - unsigned(vlo_cpy(7-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(79-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        p_Result_83_fu_5147_p4 <= resvalue(17-1 downto 0);
    end process;

    p_Result_89_fu_5234_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_437_fu_5224_p4),64));
    
    p_Result_90_fu_5256_p4_proc : process(p_Val2_277_fu_5218_p3)
    variable vlo_cpy : STD_LOGIC_VECTOR(79+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(79+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(79 - 1 downto 0);
    variable p_Result_90_fu_5256_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(79 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(79 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(79 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(7 - 1 downto 0) := ap_const_lv32_10(7 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(7 - 1 downto 0) := ap_const_lv32_0(7 - 1 downto 0);
        v0_cpy := p_Val2_277_fu_5218_p3;
        if (vlo_cpy(7 - 1 downto 0) > vhi_cpy(7 - 1 downto 0)) then
            vhi_cpy(7-1 downto 0) := std_logic_vector(79-1-unsigned(ap_const_lv32_0(7-1 downto 0)));
            vlo_cpy(7-1 downto 0) := std_logic_vector(79-1-unsigned(ap_const_lv32_10(7-1 downto 0)));
            for p_Result_90_fu_5256_p4_i in 0 to 79-1 loop
                v0_cpy(p_Result_90_fu_5256_p4_i) := p_Val2_277_fu_5218_p3(79-1-p_Result_90_fu_5256_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(7-1 downto 0)))));

        section := (others=>'0');
        section(7-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(7-1 downto 0)) - unsigned(vlo_cpy(7-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(79-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        p_Result_90_fu_5256_p4 <= resvalue(17-1 downto 0);
    end process;

    p_Result_s_222_fu_3060_p3 <= t_V_41_reg_7239(31 downto 31);
    p_Val2_112_fu_2197_p2 <= std_logic_vector(signed(p_Val2_130_reg_6819) + signed(p_Val2_s_reg_6754));
    p_Val2_113_fu_2218_p0 <= grp_fu_1695_p7;
    p_Val2_113_fu_2218_p1 <= grp_fu_1680_p7;
    p_Val2_113_fu_2218_p2 <= std_logic_vector(signed(p_Val2_113_fu_2218_p0) + signed(p_Val2_113_fu_2218_p1));
    p_Val2_114_fu_2300_p2 <= std_logic_vector(signed(tmp_725_fu_2292_p1) - signed(tmp_726_fu_2296_p1));
    p_Val2_115_fu_2325_p2 <= std_logic_vector(signed(tmp_727_fu_2318_p1) - signed(tmp_729_fu_2321_p1));
    p_Val2_116_fu_2049_p2 <= std_logic_vector(signed(tmp_730_fu_2042_p1) - signed(tmp_731_fu_2045_p1));
    p_Val2_117_fu_2062_p2 <= std_logic_vector(signed(tmp_733_fu_2055_p1) - signed(tmp_734_fu_2059_p1));
    p_Val2_118_fu_2237_p2 <= std_logic_vector(signed(tmp_735_fu_2230_p1) - signed(tmp_738_fu_2233_p1));
    p_Val2_119_fu_2250_p2 <= std_logic_vector(signed(tmp_739_fu_2243_p1) - signed(tmp_740_fu_2247_p1));
    p_Val2_120_fu_2383_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(grp_solve_ap_fixed_s_fu_1608_ap_return_1));
    p_Val2_121_fu_2390_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(grp_solve_ap_fixed_s_fu_1608_ap_return_2));
    p_Val2_122_fu_2397_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(grp_solve_ap_fixed_s_fu_1608_ap_return_3));
    p_Val2_126_fu_4049_p0 <= tmp_756_fu_3949_p4;
    p_Val2_126_fu_4049_p1 <= p_Val2_125_reg_1381;
    p_Val2_126_fu_4049_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_126_fu_4049_p0) * signed(p_Val2_126_fu_4049_p1))), 64));
    p_Val2_127_fu_4063_p0 <= tmp_759_fu_3973_p4;
    p_Val2_127_fu_4063_p1 <= p_Val2_124_reg_1370;
    p_Val2_127_fu_4063_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_127_fu_4063_p0) * signed(p_Val2_127_fu_4063_p1))), 64));
    p_Val2_129_fu_4077_p0 <= tmp_762_fu_4031_p4;
    p_Val2_129_fu_4077_p1 <= p_Val2_123_reg_1359;
    p_Val2_129_fu_4077_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_129_fu_4077_p0) * signed(p_Val2_129_fu_4077_p1))), 64));
    p_Val2_131_fu_4166_p2 <= std_logic_vector(unsigned(p_Val2_193_fu_4158_p3) + unsigned(grp_fu_1795_p7));
    p_Val2_133_fu_4287_p2 <= std_logic_vector(unsigned(grp_fu_1755_p7) + unsigned(grp_fu_1765_p7));
    p_Val2_134_fu_4293_p2 <= std_logic_vector(unsigned(p_Val2_133_fu_4287_p2) - unsigned(p_Val2_264_fu_4281_p2));
    p_Val2_135_fu_4299_p2 <= std_logic_vector(unsigned(grp_fu_1775_p7) + unsigned(grp_fu_1785_p7));
    p_Val2_136_fu_4305_p2 <= std_logic_vector(unsigned(p_Val2_135_fu_4299_p2) - unsigned(p_Val2_264_fu_4281_p2));
    p_Val2_137_fu_4319_p2 <= std_logic_vector(signed(tmp_768_fu_4311_p1) - signed(tmp_769_fu_4315_p1));
    p_Val2_138_fu_4332_p2 <= std_logic_vector(signed(tmp_770_fu_4325_p1) - signed(tmp_771_fu_4328_p1));
    p_Val2_139_fu_4358_p2 <= std_logic_vector(signed(p_Val2_134_reg_7796) + signed(p_Val2_136_reg_7802));
    p_Val2_140_fu_4368_p0 <= p_Val2_134_reg_7796;
    p_Val2_140_fu_4368_p1 <= p_Val2_136_reg_7802;
    p_Val2_140_fu_4368_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_140_fu_4368_p0) * signed(p_Val2_140_fu_4368_p1))), 48));
    p_Val2_142_fu_4383_p2 <= std_logic_vector(unsigned(p_Val2_140_fu_4368_p2) - unsigned(tmp_920_cast_fu_4377_p2));
    p_Val2_143_fu_5053_p0 <= r_V_27_reg_7939;
    p_Val2_143_fu_5053_p1 <= OP2_V_36_cast_fu_5050_p1(32 - 1 downto 0);
    p_Val2_143_fu_5053_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_143_fu_5053_p0) * signed(p_Val2_143_fu_5053_p1))), 80));
    p_Val2_144_fu_5080_p0 <= r_V_28_reg_7944;
    p_Val2_144_fu_5080_p1 <= OP2_V_36_cast_fu_5050_p1(32 - 1 downto 0);
    p_Val2_144_fu_5080_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_144_fu_5080_p0) * signed(p_Val2_144_fu_5080_p1))), 80));
    p_Val2_145_cast_fu_4471_p2 <= std_logic_vector(signed(tmp_802_fu_4445_p3) + signed(tmp_439_fu_4461_p1));
    p_Val2_145_fu_4465_p2 <= std_logic_vector(signed(tmp_985_cast_fu_4453_p1) + signed(tmp_803_fu_4457_p1));
    p_Val2_146_fu_6493_p1 <= newSel33_fu_6481_p3;
    p_Val2_146_fu_6493_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv48_19999) * signed(p_Val2_146_fu_6493_p1))), 48));
    p_Val2_152_fu_4232_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(p_Val2_131_reg_7676));
    p_Val2_163_fu_3079_p2 <= std_logic_vector(unsigned(t_V_41_reg_7239) + unsigned(one_half_i_cast_i_fu_3075_p1));
    p_Val2_165_fu_3165_p2 <= std_logic_vector(unsigned(t_V_45_reg_7271) + unsigned(one_half_i_cast_i1_fu_3161_p1));
    p_Val2_167_fu_3251_p2 <= std_logic_vector(unsigned(t_V_49_reg_7303) + unsigned(one_half_i_cast_i2_fu_3247_p1));
    p_Val2_168_fu_3439_p3 <= 
        tmp_296_fu_3425_p1 when (isNeg_fu_3367_p3(0) = '1') else 
        tmp_297_fu_3429_p4;
    p_Val2_173_fu_3989_p6 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(tmp_1548_fu_3927_p1));
    p_Val2_174_fu_4010_p6 <= std_logic_vector(signed(ap_const_lv3_7) + signed(tmp_1548_fu_3927_p1));
    p_Val2_185_fu_5783_p2 <= std_logic_vector(unsigned(t_V_54_reg_8060) + unsigned(one_half_i_cast_i3_fu_5779_p1));
    p_Val2_187_fu_3588_p3 <= 
        tmp_300_fu_3574_p1 when (isNeg_3_fu_3516_p3(0) = '1') else 
        tmp_301_fu_3578_p4;
    p_Val2_188_fu_5999_p2 <= std_logic_vector(unsigned(t_V_58_reg_8092) + unsigned(one_half_i_cast_i4_fu_5995_p1));
    p_Val2_191_fu_3737_p3 <= 
        tmp_304_fu_3723_p1 when (isNeg_4_fu_3665_p3(0) = '1') else 
        tmp_305_fu_3727_p4;
    p_Val2_193_fu_4158_p3 <= 
        tmp_323_fu_4138_p4 when (tmp_1559_fu_4104_p3(0) = '1') else 
        tmp_324_fu_4148_p4;
    p_Val2_196_fu_5972_p3 <= 
        tmp_328_fu_5958_p1 when (isNeg_5_fu_5900_p3(0) = '1') else 
        tmp_329_fu_5962_p4;
    p_Val2_200_fu_6188_p3 <= 
        tmp_332_fu_6174_p1 when (isNeg_6_fu_6116_p3(0) = '1') else 
        tmp_333_fu_6178_p4;
    p_Val2_227_fu_2191_p0 <= grp_fu_1665_p7;
    p_Val2_227_fu_2191_p2 <= std_logic_vector(shift_left(unsigned(p_Val2_227_fu_2191_p0),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    p_Val2_239_fu_3318_p1 <= x_assign_s_reg_7330;
    p_Val2_241_fu_3453_p3 <= 
        p_Val2_i_i_i_fu_3447_p2 when (p_Result_324_fu_3321_p3(0) = '1') else 
        p_Val2_168_fu_3439_p3;
    p_Val2_250_fu_3467_p1 <= x_assign_73_reg_7335;
    p_Val2_252_fu_3602_p3 <= 
        p_Val2_i_i_i2_fu_3596_p2 when (p_Result_329_fu_3470_p3(0) = '1') else 
        p_Val2_187_fu_3588_p3;
    p_Val2_261_fu_3616_p1 <= x_assign_75_reg_7340;
    p_Val2_263_fu_3751_p3 <= 
        p_Val2_i_i_i3_fu_3745_p2 when (p_Result_334_fu_3619_p3(0) = '1') else 
        p_Val2_191_fu_3737_p3;
    p_Val2_264_fu_4281_p2 <= std_logic_vector(shift_left(unsigned(grp_fu_1795_p7),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    p_Val2_266_fu_5109_p3 <= 
        tmp_962_cast_fu_5104_p2 when (is_neg_13_reg_7960(0) = '1') else 
        tmp_1569_reg_7949;
    p_Val2_267_cast_fu_5322_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_266_reg_7983),81));
    p_Val2_271_cast_fu_5436_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_277_reg_8004),81));
    p_Val2_274_fu_5850_p1 <= x_assign_77_fu_5843_p3;
    p_Val2_275_cast_fu_4505_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_288_reg_7856),49));
    p_Val2_276_fu_6201_p3 <= 
        p_Val2_i_i_i4_fu_6196_p2 when (p_Result_341_reg_8119(0) = '1') else 
        p_Val2_196_reg_8124;
    p_Val2_277_fu_5218_p3 <= 
        tmp_975_cast_fu_5213_p2 when (is_neg_14_reg_7977(0) = '1') else 
        tmp_1594_reg_7966;
    p_Val2_285_fu_6066_p1 <= x_assign_79_fu_6059_p3;
    p_Val2_287_fu_6212_p3 <= 
        p_Val2_i_i_i5_fu_6207_p2 when (p_Result_346_reg_8130(0) = '1') else 
        p_Val2_200_reg_8135;
    p_Val2_288_fu_4497_p3 <= 
        tmp_988_cast_fu_4491_p2 when (is_neg_15_fu_4483_p3(0) = '1') else 
        p_Val2_145_cast_fu_4471_p2;
    p_Val2_i_i_i2_fu_3596_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(p_Val2_187_fu_3588_p3));
    p_Val2_i_i_i3_fu_3745_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(p_Val2_191_fu_3737_p3));
    p_Val2_i_i_i4_fu_6196_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(p_Val2_196_reg_8124));
    p_Val2_i_i_i5_fu_6207_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(p_Val2_200_reg_8135));
    p_Val2_i_i_i_fu_3447_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(p_Val2_168_fu_3439_p3));
    p_Val2_s_221_fu_2207_p2 <= std_logic_vector(signed(grp_fu_1710_p7) + signed(p_Val2_141_reg_6881));
    p_lshr_fu_4118_p4 <= p_neg_fu_4112_p2(64 downto 1);
    p_neg_fu_4112_p2 <= std_logic_vector(unsigned(ap_const_lv65_0) - unsigned(r_V_29_fu_4098_p2));
    p_neg_t_fu_4132_p2 <= std_logic_vector(unsigned(ap_const_lv65_0) - unsigned(tmp_322_fu_4128_p1));
        p_shl_cast_fu_4265_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl_fu_4257_p3),35));

    p_shl_fu_4257_p3 <= (agg_result_V_i_i3_fu_4247_p3 & ap_const_lv2_0);
    r_V_13_fu_2151_p2 <= std_logic_vector(signed(tmp_714_fu_2144_p1) - signed(tmp_715_fu_2147_p1));
    r_V_14_fu_2175_p2 <= std_logic_vector(signed(tmp_716_fu_2167_p1) - signed(tmp_721_fu_2171_p1));
    r_V_15_fu_2335_p2 <= std_logic_vector(signed(tmp_863_cast_fu_2331_p1) + signed(p_Val2_115_fu_2325_p2));
    r_V_16_fu_2072_p2 <= std_logic_vector(signed(tmp_869_cast_fu_2068_p1) + signed(p_Val2_117_fu_2062_p2));
    r_V_17_fu_2260_p2 <= std_logic_vector(signed(tmp_875_cast_fu_2256_p1) + signed(p_Val2_119_fu_2250_p2));
    r_V_18_fu_3943_p2 <= std_logic_vector(signed(tmp_754_fu_3935_p1) - signed(tmp_755_fu_3939_p1));
    r_V_19_fu_3967_p2 <= std_logic_vector(signed(tmp_757_fu_3959_p1) - signed(tmp_758_fu_3963_p1));
    r_V_20_fu_4025_p2 <= std_logic_vector(signed(tmp_760_fu_4000_p1) - signed(tmp_761_fu_4021_p1));
    r_V_22_fu_4269_p2 <= std_logic_vector(signed(p_shl_cast_fu_4265_p1) - signed(OP1_V_38_cast_fu_4253_p1));
    r_V_23_fu_4342_p2 <= std_logic_vector(signed(tmp_917_cast_fu_4338_p1) + signed(p_Val2_138_fu_4332_p2));
    r_V_24_fu_4409_p0 <= OP1_V_14_fu_4405_p1(32 - 1 downto 0);
    r_V_24_fu_4409_p1 <= OP1_V_14_fu_4405_p1(32 - 1 downto 0);
    r_V_24_fu_4409_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_24_fu_4409_p0) * signed(r_V_24_fu_4409_p1))), 64));
    r_V_25_cast_fu_4433_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_26_fu_4427_p2),83));
    r_V_25_fu_4418_p0 <= r_V_24_reg_7827;
    r_V_25_fu_4418_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_25_fu_4418_p0) * signed('0' &ap_const_lv83_A0000))), 83));
    r_V_26_fu_4427_p0 <= r_V_26_fu_4427_p00(32 - 1 downto 0);
    r_V_26_fu_4427_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_773_reg_7818),70));
    r_V_26_fu_4427_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_26_fu_4427_p0) * unsigned(ap_const_lv70_7900000000), 70));
    r_V_27_fu_5019_p2 <= std_logic_vector(signed(tmp_959_cast_fu_5011_p1) + signed(tmp_787_fu_5015_p1));
    r_V_28_fu_5041_p2 <= std_logic_vector(signed(tmp_972_cast_fu_5033_p1) + signed(tmp_795_fu_5037_p1));
    r_V_29_fu_4098_p2 <= std_logic_vector(signed(tmp_763_fu_4083_p1) + signed(tmp148_fu_4092_p2));
    r_V_fu_2094_p2 <= std_logic_vector(signed(tmp_712_fu_2088_p1) - signed(tmp_713_fu_2091_p1));
    r_read_cast_fu_1840_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_read),32));
    scale_V_fu_4995_p3 <= 
        newSel29_fu_4981_p3 when (or_cond6_fu_4989_p2(0) = '1') else 
        ap_const_lv32_0;
    sel_tmp15_fu_4929_p2 <= (tmp_782_fu_4840_p2 and sel_tmp7_fu_4911_p2);
    sel_tmp1_fu_4889_p2 <= (tmp_777_reg_7928 xor ap_const_lv1_1);
    sel_tmp1_i1_fu_3215_p2 <= (tmp_i_i1_reg_7277 xor ap_const_lv1_1);
    sel_tmp1_i2_fu_3301_p2 <= (tmp_i_i2_reg_7309 xor ap_const_lv1_1);
    sel_tmp1_i3_fu_5833_p2 <= (tmp_i_i3_reg_8066 xor ap_const_lv1_1);
    sel_tmp1_i4_fu_6049_p2 <= (tmp_i_i4_reg_8098 xor ap_const_lv1_1);
    sel_tmp1_i_fu_3129_p2 <= (tmp_i_i_reg_7245 xor ap_const_lv1_1);
    sel_tmp21_demorgan_fu_4935_p2 <= (tmp_778_fu_4800_p2 or sel_tmp6_demorgan_fu_4900_p2);
    sel_tmp21_fu_4941_p2 <= (sel_tmp21_demorgan_fu_4935_p2 xor ap_const_lv1_1);
    sel_tmp22_fu_4947_p2 <= (sel_tmp21_fu_4941_p2 and icmp29_fu_4856_p2);
    sel_tmp2_fu_4894_p2 <= (tmp_781_fu_4830_p2 and sel_tmp1_fu_4889_p2);
    sel_tmp2_i1_fu_3220_p2 <= (tmp_1685_i_i1_reg_7283 and sel_tmp1_i1_fu_3215_p2);
    sel_tmp2_i2_fu_3306_p2 <= (tmp_1685_i_i2_reg_7315 and sel_tmp1_i2_fu_3301_p2);
    sel_tmp2_i3_fu_5838_p2 <= (tmp_1685_i_i3_reg_8072 and sel_tmp1_i3_fu_5833_p2);
    sel_tmp2_i4_fu_6054_p2 <= (tmp_1685_i_i4_reg_8104 and sel_tmp1_i4_fu_6049_p2);
    sel_tmp2_i_fu_3134_p2 <= (tmp_1685_i_i_reg_7251 and sel_tmp1_i_fu_3129_p2);
    sel_tmp33_fu_6416_p2 <= (tmp_809_reg_8161 xor ap_const_lv1_1);
    sel_tmp34_fu_6421_p2 <= (tmp_813_reg_8172 and sel_tmp33_fu_6416_p2);
    sel_tmp38_demorgan_fu_6342_p2 <= (tmp_813_fu_6316_p2 or tmp_809_fu_6278_p2);
    sel_tmp38_fu_6348_p2 <= (sel_tmp38_demorgan_fu_6342_p2 xor ap_const_lv1_1);
    sel_tmp39_fu_6354_p2 <= (tmp_810_fu_6290_p2 and sel_tmp38_fu_6348_p2);
    sel_tmp40_fu_6426_p2 <= (tmp_814_fu_6386_p2 xor ap_const_lv1_1);
    sel_tmp41_fu_6432_p2 <= (sel_tmp40_fu_6426_p2 and sel_tmp39_reg_8183);
    sel_tmp47_fu_6437_p2 <= (tmp_814_fu_6386_p2 and sel_tmp39_reg_8183);
    sel_tmp53_demorgan_fu_6360_p2 <= (tmp_810_fu_6290_p2 or sel_tmp38_demorgan_fu_6342_p2);
    sel_tmp53_fu_6366_p2 <= (sel_tmp53_demorgan_fu_6360_p2 xor ap_const_lv1_1);
    sel_tmp54_fu_6372_p2 <= (sel_tmp53_fu_6366_p2 and icmp51_fu_6336_p2);
    sel_tmp6_demorgan_fu_4900_p2 <= (tmp_781_fu_4830_p2 or tmp_777_reg_7928);
    sel_tmp6_fu_4905_p2 <= (sel_tmp6_demorgan_fu_4900_p2 xor ap_const_lv1_1);
    sel_tmp7_fu_4911_p2 <= (tmp_778_fu_4800_p2 and sel_tmp6_fu_4905_p2);
    sel_tmp8_fu_4917_p2 <= (tmp_782_fu_4840_p2 xor ap_const_lv1_1);
    sel_tmp9_fu_4923_p2 <= (sel_tmp8_fu_4917_p2 and sel_tmp7_fu_4911_p2);
    sel_tmp_i1_fu_3211_p1 <= sel_tmp_v_i1_fu_3204_p3;
    sel_tmp_i2_fu_3297_p1 <= sel_tmp_v_i2_fu_3290_p3;
    sel_tmp_i3_fu_5829_p1 <= sel_tmp_v_i3_fu_5822_p3;
    sel_tmp_i4_fu_6045_p1 <= sel_tmp_v_i4_fu_6038_p3;
    sel_tmp_i_fu_3125_p1 <= sel_tmp_v_i_fu_3118_p3;
    sel_tmp_v_i1_fu_3204_p3 <= 
        p_Result_327_fu_3153_p3 when (tmp_i_i1_reg_7277(0) = '1') else 
        p_Result_328_fu_3196_p3;
    sel_tmp_v_i2_fu_3290_p3 <= 
        p_Result_332_fu_3239_p3 when (tmp_i_i2_reg_7309(0) = '1') else 
        p_Result_333_fu_3282_p3;
    sel_tmp_v_i3_fu_5822_p3 <= 
        p_Result_339_fu_5771_p3 when (tmp_i_i3_reg_8066(0) = '1') else 
        p_Result_340_fu_5814_p3;
    sel_tmp_v_i4_fu_6038_p3 <= 
        p_Result_344_fu_5987_p3 when (tmp_i_i4_reg_8098(0) = '1') else 
        p_Result_345_fu_6030_p3;
    sel_tmp_v_i_fu_3118_p3 <= 
        p_Result_322_fu_3067_p3 when (tmp_i_i_reg_7245(0) = '1') else 
        p_Result_323_fu_3110_p3;
    sh_amt_7_fu_6308_p3 <= 
        tmp_811_fu_6296_p2 when (tmp_810_fu_6290_p2(0) = '1') else 
        tmp_812_fu_6302_p2;
        sh_amt_8_cast_fu_6383_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_7_reg_8166),32));

        sh_amt_cast_fu_4826_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_fu_4818_p3),32));

    sh_amt_fu_4818_p3 <= 
        tmp_779_fu_4806_p2 when (tmp_778_fu_4800_p2(0) = '1') else 
        tmp_780_fu_4812_p2;
    sh_assign_1_fu_3510_p2 <= std_logic_vector(signed(ap_const_lv9_181) + signed(tmp_i_i_i_i42_cast_fu_3506_p1));
    sh_assign_2_fu_3534_p3 <= 
        tmp_1702_i_i_i45_cas_fu_3530_p1 when (isNeg_3_fu_3516_p3(0) = '1') else 
        sh_assign_1_fu_3510_p2;
    sh_assign_3_fu_3659_p2 <= std_logic_vector(signed(ap_const_lv9_181) + signed(tmp_i_i_i_i64_cast_fu_3655_p1));
    sh_assign_4_fu_3683_p3 <= 
        tmp_1702_i_i_i67_cas_fu_3679_p1 when (isNeg_4_fu_3665_p3(0) = '1') else 
        sh_assign_3_fu_3659_p2;
    sh_assign_5_fu_5894_p2 <= std_logic_vector(signed(ap_const_lv9_181) + signed(tmp_i_i_i_i87_cast_fu_5890_p1));
        sh_assign_5_i_i_i104_1_fu_6146_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_assign_8_fu_6134_p3),25));

        sh_assign_5_i_i_i_ca_1_fu_5930_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_assign_6_fu_5918_p3),25));

        sh_assign_5_i_i_i_ca_fu_5926_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_assign_6_fu_5918_p3),32));

        sh_assign_5_i_i_i_fu_6142_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_assign_8_fu_6134_p3),32));

    sh_assign_6_fu_5918_p3 <= 
        tmp_1694_i_i_i_cast_fu_5914_p1 when (isNeg_5_fu_5900_p3(0) = '1') else 
        sh_assign_5_fu_5894_p2;
        sh_assign_6_i_i_i46_1_fu_3546_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_assign_2_fu_3534_p3),25));

        sh_assign_6_i_i_i46_s_fu_3542_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_assign_2_fu_3534_p3),32));

        sh_assign_6_i_i_i68_1_fu_3695_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_assign_4_fu_3683_p3),25));

        sh_assign_6_i_i_i68_s_fu_3691_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_assign_4_fu_3683_p3),32));

        sh_assign_6_i_i_i_ca_7_fu_3397_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_assign_s_fu_3385_p3),25));

        sh_assign_6_i_i_i_ca_fu_3393_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_assign_s_fu_3385_p3),32));

    sh_assign_7_fu_6110_p2 <= std_logic_vector(signed(ap_const_lv9_181) + signed(tmp_i_i_i_i100_cast_fu_6106_p1));
    sh_assign_8_fu_6134_p3 <= 
        tmp_1694_i_i_i103_ca_fu_6130_p1 when (isNeg_6_fu_6116_p3(0) = '1') else 
        sh_assign_7_fu_6110_p2;
    sh_assign_fu_3361_p2 <= std_logic_vector(signed(ap_const_lv9_181) + signed(tmp_i_i_i_i_cast_fu_3357_p1));
    sh_assign_s_fu_3385_p3 <= 
        tmp_1702_i_i_i_cast_fu_3381_p1 when (isNeg_fu_3367_p3(0) = '1') else 
        sh_assign_fu_3361_p2;
    t_V_41_fu_2836_p1 <= x_assign_fu_2829_p3;
    t_V_45_fu_2927_p1 <= x_assign_72_fu_2920_p3;
    t_V_49_fu_3018_p1 <= x_assign_74_fu_3011_p3;
    t_V_54_fu_5629_p1 <= x_assign_76_fu_5622_p3;
    t_V_58_fu_5722_p1 <= x_assign_78_fu_5715_p3;
    tmp148_fu_4092_p2 <= std_logic_vector(signed(tmp_904_cast_fu_4089_p1) + signed(tmp_764_fu_4086_p1));
    tmp149_cast_cast_fu_5586_p3 <= 
        ap_const_lv8_60 when (tmp_793_fu_5578_p2(0) = '1') else 
        ap_const_lv8_5F;
    tmp150_cast_cast_fu_5679_p3 <= 
        ap_const_lv8_60 when (tmp_801_fu_5671_p2(0) = '1') else 
        ap_const_lv8_5F;
    tmp151_cast_cast_fu_4688_p3 <= 
        ap_const_lv8_70 when (tmp_807_fu_4680_p2(0) = '1') else 
        ap_const_lv8_6F;
    tmp32_V_100_fu_5424_p1 <= tmp_1585_fu_5418_p2(32 - 1 downto 0);
    tmp32_V_101_fu_5428_p3 <= 
        tmp32_V_99_fu_5360_p2 when (icmp34_fu_5341_p2(0) = '1') else 
        tmp32_V_100_fu_5424_p1;
    tmp32_V_104_fu_5461_p1 <= p_Val2_277_reg_8004(32 - 1 downto 0);
    tmp32_V_105_fu_5474_p2 <= std_logic_vector(shift_left(unsigned(tmp32_V_104_fu_5461_p1),to_integer(unsigned('0' & tmp_980_cast_fu_5470_p1(31-1 downto 0)))));
    tmp32_V_106_fu_5538_p1 <= tmp_1610_fu_5532_p2(32 - 1 downto 0);
    tmp32_V_107_fu_5542_p3 <= 
        tmp32_V_105_fu_5474_p2 when (icmp41_fu_5455_p2(0) = '1') else 
        tmp32_V_106_fu_5538_p1;
    tmp32_V_110_fu_4642_p1 <= p_Val2_288_reg_7856(32 - 1 downto 0);
    tmp32_V_111_fu_4654_p2 <= std_logic_vector(shift_left(unsigned(tmp32_V_110_fu_4642_p1),to_integer(unsigned('0' & tmp_992_cast_fu_4650_p1(31-1 downto 0)))));
    tmp32_V_112_fu_4638_p1 <= tmp_1635_fu_4632_p2(32 - 1 downto 0);
    tmp32_V_113_fu_4660_p3 <= 
        tmp32_V_111_fu_4654_p2 when (icmp48_reg_7877(0) = '1') else 
        tmp32_V_112_reg_7882;
    tmp32_V_116_fu_2759_p1 <= grp_fu_1653_p1;
    tmp32_V_117_fu_2773_p1 <= grp_fu_1656_p1;
    tmp32_V_118_fu_5550_p1 <= grp_fu_1650_p1;
    tmp32_V_119_fu_5564_p1 <= grp_fu_1653_p1;
    tmp32_V_120_fu_4666_p1 <= grp_fu_1650_p1;
    tmp32_V_87_fu_2600_p2 <= std_logic_vector(shift_left(unsigned(tmp_V_fu_2574_p3),to_integer(unsigned('0' & num_zeros_fu_2592_p3(31-1 downto 0)))));
    tmp32_V_91_fu_2650_p2 <= std_logic_vector(shift_left(unsigned(tmp_V_2_fu_2624_p3),to_integer(unsigned('0' & num_zeros_11_fu_2642_p3(31-1 downto 0)))));
    tmp32_V_95_fu_2692_p2 <= std_logic_vector(shift_left(unsigned(tmp_V_3_fu_2666_p3),to_integer(unsigned('0' & num_zeros_12_fu_2684_p3(31-1 downto 0)))));
    tmp32_V_98_fu_5347_p1 <= p_Val2_266_reg_7983(32 - 1 downto 0);
    tmp32_V_99_fu_5360_p2 <= std_logic_vector(shift_left(unsigned(tmp32_V_98_fu_5347_p1),to_integer(unsigned('0' & tmp_967_cast_fu_5356_p1(31-1 downto 0)))));
    tmp32_V_fu_2745_p1 <= grp_fu_1650_p1;
        tmp_11_fu_4374_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_772_reg_7813),48));

    tmp_1219_t_fu_1990_p2 <= std_logic_vector(signed(ap_const_lv3_7) + signed(tmp_1502_fu_1941_p1));
    tmp_1221_t_fu_1983_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(tmp_1502_fu_1941_p1));
    tmp_1497_fu_1880_p1 <= p_Val2_128_reg_1281(18 - 1 downto 0);
    tmp_1498_fu_1884_p2 <= std_logic_vector(unsigned(ap_const_lv18_1) + unsigned(tmp_1497_fu_1880_p1));
    tmp_1499_fu_1890_p1 <= p_Val2_132_reg_1291(10 - 1 downto 0);
    tmp_1500_fu_1917_p1 <= p_Val2_128_reg_1281(18 - 1 downto 0);
    tmp_1501_fu_1921_p2 <= std_logic_vector(signed(ap_const_lv18_3FFFF) + signed(tmp_1500_fu_1917_p1));
    tmp_1502_fu_1941_p1 <= p_Val2_164_reg_1301(3 - 1 downto 0);
    tmp_1503_fu_1946_p1 <= p_Val2_128_reg_1281(18 - 1 downto 0);
    tmp_1504_fu_1950_p1 <= p_Val2_132_reg_1291(10 - 1 downto 0);
    tmp_1505_fu_1954_p2 <= std_logic_vector(unsigned(ap_const_lv10_1) + unsigned(tmp_1504_fu_1950_p1));
    tmp_1506_fu_2010_p1 <= p_Val2_132_reg_1291(10 - 1 downto 0);
    tmp_1507_fu_2014_p2 <= std_logic_vector(signed(ap_const_lv10_3FF) + signed(tmp_1506_fu_2010_p1));
    tmp_1511_fu_2422_p4 <= p_Result_317_fu_2404_p4(31 downto 15);
    tmp_1512_fu_2432_p4 <= p_Val2_122_fu_2397_p2(31 downto 15);
    tmp_1513_fu_2442_p3 <= 
        tmp_1511_fu_2422_p4 when (is_neg_12_fu_2414_p3(0) = '1') else 
        tmp_1512_fu_2432_p4;
    tmp_1515_fu_2466_p3 <= p_Val2_121_fu_2390_p2(31 downto 31);
    tmp_1516_fu_2474_p4 <= p_Result_318_fu_2456_p4(31 downto 15);
    tmp_1517_fu_2484_p4 <= p_Val2_121_fu_2390_p2(31 downto 15);
    tmp_1518_fu_2494_p3 <= 
        tmp_1516_fu_2474_p4 when (tmp_1515_fu_2466_p3(0) = '1') else 
        tmp_1517_fu_2484_p4;
    tmp_1520_fu_2518_p3 <= p_Val2_120_fu_2383_p2(31 downto 31);
    tmp_1521_fu_2526_p4 <= p_Result_319_fu_2508_p4(31 downto 15);
    tmp_1522_fu_2536_p4 <= p_Val2_120_fu_2383_p2(31 downto 15);
    tmp_1523_fu_2546_p3 <= 
        tmp_1521_fu_2526_p4 when (tmp_1520_fu_2518_p3(0) = '1') else 
        tmp_1522_fu_2536_p4;
    tmp_1525_fu_2606_p1 <= num_zeros_fu_2592_p3(8 - 1 downto 0);
    tmp_1531_fu_3417_p3 <= tmp_1704_i_i_i_fu_3405_p2(24 downto 24);
    tmp_1533_fu_2656_p1 <= num_zeros_11_fu_2642_p3(8 - 1 downto 0);
    tmp_1539_fu_3566_p3 <= tmp_1704_i_i_i2_fu_3554_p2(24 downto 24);
    tmp_1540_fu_2698_p1 <= num_zeros_12_fu_2684_p3(8 - 1 downto 0);
    tmp_1546_fu_3715_p3 <= tmp_1704_i_i_i3_fu_3703_p2(24 downto 24);
    tmp_1547_fu_3765_p4 <= tmp_749_fu_3759_p2(31 downto 2);
    tmp_1548_fu_3927_p1 <= p_Val2_164_reg_1301(3 - 1 downto 0);
    tmp_1549_fu_2708_p1 <= p_Val2_128_reg_1281(18 - 1 downto 0);
    tmp_1550_fu_2712_p2 <= std_logic_vector(unsigned(ap_const_lv18_1) + unsigned(tmp_1549_fu_2708_p1));
    tmp_1551_fu_2718_p1 <= p_Val2_132_reg_1291(10 - 1 downto 0);
    tmp_1552_fu_3821_p1 <= p_Val2_128_reg_1281(18 - 1 downto 0);
    tmp_1553_fu_3825_p2 <= std_logic_vector(signed(ap_const_lv18_3FFFF) + signed(tmp_1552_fu_3821_p1));
    tmp_1554_fu_3845_p1 <= p_Val2_128_reg_1281(18 - 1 downto 0);
    tmp_1555_fu_3849_p1 <= p_Val2_132_reg_1291(10 - 1 downto 0);
    tmp_1556_fu_3853_p2 <= std_logic_vector(unsigned(ap_const_lv10_1) + unsigned(tmp_1555_fu_3849_p1));
    tmp_1557_fu_3895_p1 <= p_Val2_132_reg_1291(10 - 1 downto 0);
    tmp_1558_fu_3899_p2 <= std_logic_vector(signed(ap_const_lv10_3FF) + signed(tmp_1557_fu_3895_p1));
    tmp_1559_fu_4104_p3 <= r_V_29_fu_4098_p2(64 downto 64);
    tmp_1563_fu_4735_p1 <= ireg_V_fu_4731_p1(63 - 1 downto 0);
    tmp_1565_fu_4757_p1 <= ireg_V_fu_4731_p1(52 - 1 downto 0);
    tmp_1566_fu_4836_p1 <= man_V_32_fu_4787_p3(32 - 1 downto 0);
    tmp_1567_fu_4846_p4 <= sh_amt_fu_4818_p3(11 downto 5);
    tmp_1568_fu_4872_p1 <= tmp_784_fu_4866_p2(32 - 1 downto 0);
    tmp_1569_fu_5059_p1 <= p_Val2_143_fu_5053_p2(79 - 1 downto 0);
    tmp_1571_fu_5137_p1 <= tmp_789_fu_5129_p3(32 - 1 downto 0);
    tmp_1572_fu_5177_p1 <= tmp_791_fu_5169_p3(32 - 1 downto 0);
    tmp_1573_fu_5201_p1 <= msb_idx_fu_5195_p2(31 - 1 downto 0);
    tmp_1575_fu_5331_p4 <= msb_idx_8_fu_5325_p3(30 downto 5);
    tmp_1577_fu_5366_p1 <= msb_idx_8_fu_5325_p3(7 - 1 downto 0);
    tmp_1578_fu_5370_p2 <= "1" when (unsigned(msb_idx_8_fu_5325_p3) < unsigned(ap_const_lv31_1F)) else "0";
    tmp_1579_fu_5376_p2 <= std_logic_vector(signed(ap_const_lv7_61) + signed(tmp_1577_fu_5366_p1));
    
    tmp_1580_fu_5382_p4_proc : process(p_Val2_267_cast_fu_5322_p1)
    variable vlo_cpy : STD_LOGIC_VECTOR(81+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(81+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(81 - 1 downto 0);
    variable tmp_1580_fu_5382_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(81 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(81 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(81 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(7 - 1 downto 0) := ap_const_lv32_50(7 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(7 - 1 downto 0) := ap_const_lv32_0(7 - 1 downto 0);
        v0_cpy := p_Val2_267_cast_fu_5322_p1;
        if (vlo_cpy(7 - 1 downto 0) > vhi_cpy(7 - 1 downto 0)) then
            vhi_cpy(7-1 downto 0) := std_logic_vector(81-1-unsigned(ap_const_lv32_0(7-1 downto 0)));
            vlo_cpy(7-1 downto 0) := std_logic_vector(81-1-unsigned(ap_const_lv32_50(7-1 downto 0)));
            for tmp_1580_fu_5382_p4_i in 0 to 81-1 loop
                v0_cpy(tmp_1580_fu_5382_p4_i) := p_Val2_267_cast_fu_5322_p1(81-1-tmp_1580_fu_5382_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(7-1 downto 0)))));

        section := (others=>'0');
        section(7-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(7-1 downto 0)) - unsigned(vlo_cpy(7-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(81-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_1580_fu_5382_p4 <= resvalue(81-1 downto 0);
    end process;

    tmp_1581_fu_5392_p2 <= std_logic_vector(signed(ap_const_lv7_6F) - signed(tmp_1577_fu_5366_p1));
    tmp_1582_fu_5398_p3 <= 
        tmp_1580_fu_5382_p4 when (tmp_1578_fu_5370_p2(0) = '1') else 
        p_Val2_267_cast_fu_5322_p1;
    tmp_1583_fu_5406_p3 <= 
        tmp_1581_fu_5392_p2 when (tmp_1578_fu_5370_p2(0) = '1') else 
        tmp_1579_fu_5376_p2;
    tmp_1584_fu_5414_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1583_fu_5406_p3),81));
    tmp_1585_fu_5418_p2 <= std_logic_vector(shift_right(unsigned(tmp_1582_fu_5398_p3),to_integer(unsigned('0' & tmp_1584_fu_5414_p1(31-1 downto 0)))));
    tmp_1587_fu_5583_p1 <= msb_idx_reg_7989(8 - 1 downto 0);
    tmp_1593_fu_5950_p3 <= tmp_1696_i_i_i_fu_5938_p2(24 downto 24);
    tmp_1594_fu_5086_p1 <= p_Val2_144_fu_5080_p2(79 - 1 downto 0);
    tmp_1596_fu_5246_p1 <= tmp_797_fu_5238_p3(32 - 1 downto 0);
    tmp_1597_fu_5286_p1 <= tmp_799_fu_5278_p3(32 - 1 downto 0);
    tmp_1598_fu_5310_p1 <= msb_idx_9_fu_5304_p2(31 - 1 downto 0);
    tmp_1600_fu_5445_p4 <= msb_idx_10_fu_5439_p3(30 downto 5);
    tmp_1602_fu_5480_p1 <= msb_idx_10_fu_5439_p3(7 - 1 downto 0);
    tmp_1603_fu_5484_p2 <= "1" when (unsigned(msb_idx_10_fu_5439_p3) < unsigned(ap_const_lv31_1F)) else "0";
    tmp_1604_fu_5490_p2 <= std_logic_vector(signed(ap_const_lv7_61) + signed(tmp_1602_fu_5480_p1));
    
    tmp_1605_fu_5496_p4_proc : process(p_Val2_271_cast_fu_5436_p1)
    variable vlo_cpy : STD_LOGIC_VECTOR(81+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(81+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(81 - 1 downto 0);
    variable tmp_1605_fu_5496_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(81 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(81 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(81 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(7 - 1 downto 0) := ap_const_lv32_50(7 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(7 - 1 downto 0) := ap_const_lv32_0(7 - 1 downto 0);
        v0_cpy := p_Val2_271_cast_fu_5436_p1;
        if (vlo_cpy(7 - 1 downto 0) > vhi_cpy(7 - 1 downto 0)) then
            vhi_cpy(7-1 downto 0) := std_logic_vector(81-1-unsigned(ap_const_lv32_0(7-1 downto 0)));
            vlo_cpy(7-1 downto 0) := std_logic_vector(81-1-unsigned(ap_const_lv32_50(7-1 downto 0)));
            for tmp_1605_fu_5496_p4_i in 0 to 81-1 loop
                v0_cpy(tmp_1605_fu_5496_p4_i) := p_Val2_271_cast_fu_5436_p1(81-1-tmp_1605_fu_5496_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(7-1 downto 0)))));

        section := (others=>'0');
        section(7-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(7-1 downto 0)) - unsigned(vlo_cpy(7-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(81-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_1605_fu_5496_p4 <= resvalue(81-1 downto 0);
    end process;

    tmp_1606_fu_5506_p2 <= std_logic_vector(signed(ap_const_lv7_6F) - signed(tmp_1602_fu_5480_p1));
    tmp_1607_fu_5512_p3 <= 
        tmp_1605_fu_5496_p4 when (tmp_1603_fu_5484_p2(0) = '1') else 
        p_Val2_271_cast_fu_5436_p1;
    tmp_1608_fu_5520_p3 <= 
        tmp_1606_fu_5506_p2 when (tmp_1603_fu_5484_p2(0) = '1') else 
        tmp_1604_fu_5490_p2;
    tmp_1609_fu_5528_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1608_fu_5520_p3),81));
    tmp_1610_fu_5532_p2 <= std_logic_vector(shift_right(unsigned(tmp_1607_fu_5512_p3),to_integer(unsigned('0' & tmp_1609_fu_5528_p1(31-1 downto 0)))));
    tmp_1612_fu_5676_p1 <= msb_idx_9_reg_8010(8 - 1 downto 0);
    tmp_1618_fu_6166_p3 <= tmp_1696_i_i_i1_fu_6154_p2(24 downto 24);
    tmp_1619_fu_4442_p1 <= octave(8 - 1 downto 0);
    tmp_1620_fu_6378_p1 <= p_Val2_164_reg_1301(8 - 1 downto 0);
    tmp_1623_fu_4544_p1 <= msb_idx_11_fu_4538_p2(31 - 1 downto 0);
    tmp_1624_fu_4548_p3 <= msb_idx_11_fu_4538_p2(31 downto 31);
    tmp_1625_fu_4564_p4 <= msb_idx_12_fu_4556_p3(30 downto 5);
    tmp_1627_fu_4580_p1 <= msb_idx_12_fu_4556_p3(6 - 1 downto 0);
    tmp_1628_fu_4584_p2 <= "1" when (unsigned(msb_idx_12_fu_4556_p3) < unsigned(ap_const_lv31_1F)) else "0";
    tmp_1629_fu_4590_p2 <= std_logic_vector(signed(ap_const_lv6_21) + signed(tmp_1627_fu_4580_p1));
    
    tmp_1630_fu_4596_p4_proc : process(p_Val2_275_cast_fu_4505_p1)
    variable vlo_cpy : STD_LOGIC_VECTOR(49+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(49+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(49 - 1 downto 0);
    variable tmp_1630_fu_4596_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(49 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(49 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(49 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(6 - 1 downto 0) := ap_const_lv32_30(6 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(6 - 1 downto 0) := ap_const_lv32_0(6 - 1 downto 0);
        v0_cpy := p_Val2_275_cast_fu_4505_p1;
        if (vlo_cpy(6 - 1 downto 0) > vhi_cpy(6 - 1 downto 0)) then
            vhi_cpy(6-1 downto 0) := std_logic_vector(49-1-unsigned(ap_const_lv32_0(6-1 downto 0)));
            vlo_cpy(6-1 downto 0) := std_logic_vector(49-1-unsigned(ap_const_lv32_30(6-1 downto 0)));
            for tmp_1630_fu_4596_p4_i in 0 to 49-1 loop
                v0_cpy(tmp_1630_fu_4596_p4_i) := p_Val2_275_cast_fu_4505_p1(49-1-tmp_1630_fu_4596_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(6-1 downto 0)))));

        section := (others=>'0');
        section(6-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(6-1 downto 0)) - unsigned(vlo_cpy(6-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(49-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_1630_fu_4596_p4 <= resvalue(49-1 downto 0);
    end process;

    tmp_1631_fu_4606_p2 <= std_logic_vector(unsigned(ap_const_lv6_F) - unsigned(tmp_1627_fu_4580_p1));
    tmp_1632_fu_4612_p3 <= 
        tmp_1630_fu_4596_p4 when (tmp_1628_fu_4584_p2(0) = '1') else 
        p_Val2_275_cast_fu_4505_p1;
    tmp_1633_fu_4620_p3 <= 
        tmp_1631_fu_4606_p2 when (tmp_1628_fu_4584_p2(0) = '1') else 
        tmp_1629_fu_4590_p2;
    tmp_1634_fu_4628_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1633_fu_4620_p3),49));
    tmp_1635_fu_4632_p2 <= std_logic_vector(shift_right(unsigned(tmp_1632_fu_4612_p3),to_integer(unsigned('0' & tmp_1634_fu_4628_p1(31-1 downto 0)))));
    tmp_1637_fu_4685_p1 <= msb_idx_11_reg_7867(8 - 1 downto 0);
    tmp_1638_fu_6222_p1 <= ireg_V_7_fu_6218_p1(63 - 1 downto 0);
    tmp_1640_fu_6248_p1 <= ireg_V_7_fu_6218_p1(52 - 1 downto 0);
    tmp_1641_fu_6322_p1 <= man_V_35_fu_6270_p3(32 - 1 downto 0);
    tmp_1642_fu_6326_p4 <= sh_amt_7_fu_6308_p3(11 downto 5);
    tmp_1643_fu_6400_p1 <= tmp_816_fu_6395_p2(32 - 1 downto 0);
    tmp_1685_i_i1_fu_2947_p2 <= "1" when (unsigned(loc_V_33_fu_2931_p4) > unsigned(ap_const_lv8_96)) else "0";
    tmp_1685_i_i2_fu_3038_p2 <= "1" when (unsigned(loc_V_37_fu_3022_p4) > unsigned(ap_const_lv8_96)) else "0";
    tmp_1685_i_i3_fu_5649_p2 <= "1" when (unsigned(loc_V_41_fu_5633_p4) > unsigned(ap_const_lv8_96)) else "0";
    tmp_1685_i_i4_fu_5742_p2 <= "1" when (unsigned(loc_V_45_fu_5726_p4) > unsigned(ap_const_lv8_96)) else "0";
    tmp_1685_i_i_fu_2856_p2 <= "1" when (unsigned(loc_V_fu_2840_p4) > unsigned(ap_const_lv8_96)) else "0";
    tmp_1686_i_i1_fu_2963_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_V_3_fu_2953_p4),64));
    tmp_1686_i_i2_fu_3054_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_V_4_fu_3044_p4),64));
    tmp_1686_i_i3_fu_5665_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_V_5_fu_5655_p4),64));
    tmp_1686_i_i4_fu_5758_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_V_6_fu_5748_p4),64));
    tmp_1686_i_i_fu_2872_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_V_fu_2862_p4),64));
    tmp_1688_i_i1_fu_3174_p2 <= (mask_table1687_q1 xor ap_const_lv23_7FFFFF);
    tmp_1688_i_i2_fu_3260_p2 <= (mask_table1687_q2 xor ap_const_lv23_7FFFFF);
    tmp_1688_i_i3_fu_5792_p2 <= (mask_table1687_q0 xor ap_const_lv23_7FFFFF);
    tmp_1688_i_i4_fu_6008_p2 <= (mask_table1687_q1 xor ap_const_lv23_7FFFFF);
    tmp_1688_i_i_fu_3088_p2 <= (mask_table1687_q0 xor ap_const_lv23_7FFFFF);
    tmp_1693_i_i_i1_fu_6092_p4 <= ((ap_const_lv1_1 & loc_V_48_fu_6088_p1) & ap_const_lv1_0);
    tmp_1693_i_i_i99_cas_fu_6102_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1693_i_i_i1_fu_6092_p4),63));
    tmp_1693_i_i_i_cast1_fu_5886_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1693_i_i_i_fu_5876_p4),63));
    tmp_1693_i_i_i_fu_5876_p4 <= ((ap_const_lv1_1 & loc_V_44_fu_5872_p1) & ap_const_lv1_0);
        tmp_1694_i_i_i103_ca_fu_6130_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1694_i_i_i1_fu_6124_p2),9));

    tmp_1694_i_i_i1_fu_6124_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(loc_V_47_fu_6078_p4));
        tmp_1694_i_i_i_cast_fu_5914_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1694_i_i_i_fu_5908_p2),9));

    tmp_1694_i_i_i_fu_5908_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(loc_V_43_fu_5862_p4));
    tmp_1695_i_i_i1_fu_6150_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_assign_5_i_i_i_fu_6142_p1),63));
    tmp_1695_i_i_i_fu_5934_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_assign_5_i_i_i_ca_fu_5926_p1),63));
    tmp_1696_i_i_i1_fu_6154_p2 <= std_logic_vector(shift_right(unsigned(tmp_1693_i_i_i1_fu_6092_p4),to_integer(unsigned('0' & sh_assign_5_i_i_i104_1_fu_6146_p1(25-1 downto 0)))));
    tmp_1696_i_i_i_fu_5938_p2 <= std_logic_vector(shift_right(unsigned(tmp_1693_i_i_i_fu_5876_p4),to_integer(unsigned('0' & sh_assign_5_i_i_i_ca_1_fu_5930_p1(25-1 downto 0)))));
    tmp_1697_i_i_i1_fu_6160_p2 <= std_logic_vector(shift_left(unsigned(tmp_1693_i_i_i99_cas_fu_6102_p1),to_integer(unsigned('0' & tmp_1695_i_i_i1_fu_6150_p1(31-1 downto 0)))));
    tmp_1697_i_i_i_fu_5944_p2 <= std_logic_vector(shift_left(unsigned(tmp_1693_i_i_i_cast1_fu_5886_p1),to_integer(unsigned('0' & tmp_1695_i_i_i_fu_5934_p1(31-1 downto 0)))));
    tmp_1701_i_i_i2_fu_3492_p4 <= ((ap_const_lv1_1 & loc_V_36_fu_3488_p1) & ap_const_lv1_0);
    tmp_1701_i_i_i3_fu_3641_p4 <= ((ap_const_lv1_1 & loc_V_40_fu_3637_p1) & ap_const_lv1_0);
    tmp_1701_i_i_i41_cas_fu_3502_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1701_i_i_i2_fu_3492_p4),79));
    tmp_1701_i_i_i63_cas_fu_3651_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1701_i_i_i3_fu_3641_p4),79));
    tmp_1701_i_i_i_cast5_fu_3353_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1701_i_i_i_fu_3343_p4),79));
    tmp_1701_i_i_i_fu_3343_p4 <= ((ap_const_lv1_1 & loc_V_32_fu_3339_p1) & ap_const_lv1_0);
    tmp_1702_i_i_i2_fu_3524_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(loc_V_35_fu_3478_p4));
    tmp_1702_i_i_i3_fu_3673_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(loc_V_39_fu_3627_p4));
        tmp_1702_i_i_i45_cas_fu_3530_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1702_i_i_i2_fu_3524_p2),9));

        tmp_1702_i_i_i67_cas_fu_3679_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1702_i_i_i3_fu_3673_p2),9));

        tmp_1702_i_i_i_cast_fu_3381_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1702_i_i_i_fu_3375_p2),9));

    tmp_1702_i_i_i_fu_3375_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(loc_V_31_fu_3329_p4));
    tmp_1703_i_i_i2_fu_3550_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_assign_6_i_i_i46_s_fu_3542_p1),79));
    tmp_1703_i_i_i3_fu_3699_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_assign_6_i_i_i68_s_fu_3691_p1),79));
    tmp_1703_i_i_i_fu_3401_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_assign_6_i_i_i_ca_fu_3393_p1),79));
    tmp_1704_i_i_i2_fu_3554_p2 <= std_logic_vector(shift_right(unsigned(tmp_1701_i_i_i2_fu_3492_p4),to_integer(unsigned('0' & sh_assign_6_i_i_i46_1_fu_3546_p1(25-1 downto 0)))));
    tmp_1704_i_i_i3_fu_3703_p2 <= std_logic_vector(shift_right(unsigned(tmp_1701_i_i_i3_fu_3641_p4),to_integer(unsigned('0' & sh_assign_6_i_i_i68_1_fu_3695_p1(25-1 downto 0)))));
    tmp_1704_i_i_i_fu_3405_p2 <= std_logic_vector(shift_right(unsigned(tmp_1701_i_i_i_fu_3343_p4),to_integer(unsigned('0' & sh_assign_6_i_i_i_ca_7_fu_3397_p1(25-1 downto 0)))));
    tmp_1705_i_i_i2_fu_3560_p2 <= std_logic_vector(shift_left(unsigned(tmp_1701_i_i_i41_cas_fu_3502_p1),to_integer(unsigned('0' & tmp_1703_i_i_i2_fu_3550_p1(31-1 downto 0)))));
    tmp_1705_i_i_i3_fu_3709_p2 <= std_logic_vector(shift_left(unsigned(tmp_1701_i_i_i63_cas_fu_3651_p1),to_integer(unsigned('0' & tmp_1703_i_i_i3_fu_3699_p1(31-1 downto 0)))));
    tmp_1705_i_i_i_fu_3411_p2 <= std_logic_vector(shift_left(unsigned(tmp_1701_i_i_i_cast5_fu_3353_p1),to_integer(unsigned('0' & tmp_1703_i_i_i_fu_3401_p1(31-1 downto 0)))));
    tmp_280_cast_fu_1894_p3 <= (tmp_1499_fu_1890_p1 & ap_const_lv8_0);
        tmp_281_cast_fu_1908_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_281_fu_1902_p2),64));

    tmp_281_fu_1902_p2 <= std_logic_vector(unsigned(tmp_280_cast_fu_1894_p3) + unsigned(tmp_1498_fu_1884_p2));
        tmp_282_cast_fu_1932_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_282_fu_1927_p2),64));

    tmp_282_fu_1927_p2 <= std_logic_vector(unsigned(tmp_280_cast_reg_6686) + unsigned(tmp_1501_fu_1921_p2));
        tmp_283_cast_fu_2001_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_283_fu_1997_p2),64));

    tmp_283_fu_1997_p2 <= std_logic_vector(unsigned(tmp_280_cast_reg_6686) + unsigned(tmp_1503_reg_6760));
    tmp_285_cast_fu_1960_p3 <= (tmp_1505_fu_1954_p2 & ap_const_lv8_0);
        tmp_286_cast_fu_1974_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_286_fu_1968_p2),64));

    tmp_286_fu_1968_p2 <= std_logic_vector(unsigned(tmp_285_cast_fu_1960_p3) + unsigned(tmp_1503_fu_1946_p1));
        tmp_287_cast_fu_2114_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_287_fu_2110_p2),64));

    tmp_287_fu_2110_p2 <= std_logic_vector(unsigned(tmp_285_cast_reg_6766) + unsigned(tmp_1498_reg_6680));
        tmp_288_cast_fu_2127_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_288_fu_2123_p2),64));

    tmp_288_fu_2123_p2 <= std_logic_vector(unsigned(tmp_285_cast_reg_6766) + unsigned(tmp_1501_reg_6717));
    tmp_290_cast_fu_2020_p3 <= (tmp_1507_fu_2014_p2 & ap_const_lv8_0);
        tmp_291_cast_fu_2033_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_291_fu_2028_p2),64));

    tmp_291_fu_2028_p2 <= std_logic_vector(unsigned(tmp_290_cast_fu_2020_p3) + unsigned(tmp_1503_reg_6760));
        tmp_292_cast_fu_2276_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_292_reg_6957),64));

    tmp_292_fu_2136_p2 <= std_logic_vector(unsigned(tmp_290_cast_reg_6850) + unsigned(tmp_1498_reg_6680));
        tmp_293_cast_fu_2284_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_293_reg_6962),64));

    tmp_293_fu_2140_p2 <= std_logic_vector(unsigned(tmp_290_cast_reg_6850) + unsigned(tmp_1501_reg_6717));
    tmp_296_fu_3425_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1531_fu_3417_p3),32));
    tmp_297_fu_3429_p4 <= tmp_1705_i_i_i_fu_3411_p2(55 downto 24);
    tmp_300_fu_3574_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1539_fu_3566_p3),32));
    tmp_301_fu_3578_p4 <= tmp_1705_i_i_i2_fu_3560_p2(55 downto 24);
    tmp_304_fu_3723_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1546_fu_3715_p3),32));
    tmp_305_fu_3727_p4 <= tmp_1705_i_i_i3_fu_3709_p2(55 downto 24);
    tmp_308_cast_fu_2722_p3 <= (tmp_1551_fu_2718_p1 & ap_const_lv8_0);
        tmp_309_cast_fu_2736_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_309_fu_2730_p2),64));

    tmp_309_fu_2730_p2 <= std_logic_vector(unsigned(tmp_308_cast_fu_2722_p3) + unsigned(tmp_1550_fu_2712_p2));
        tmp_310_cast_fu_3836_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_310_fu_3831_p2),64));

    tmp_310_fu_3831_p2 <= std_logic_vector(unsigned(tmp_308_cast_reg_7173) + unsigned(tmp_1553_fu_3825_p2));
        tmp_311_cast_fu_3886_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_311_fu_3882_p2),64));

    tmp_311_fu_3882_p2 <= std_logic_vector(unsigned(tmp_308_cast_reg_7173) + unsigned(tmp_1554_reg_7447));
    tmp_313_cast_fu_3859_p3 <= (tmp_1556_fu_3853_p2 & ap_const_lv8_0);
        tmp_314_cast_fu_3873_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_314_fu_3867_p2),64));

    tmp_314_fu_3867_p2 <= std_logic_vector(unsigned(tmp_313_cast_fu_3859_p3) + unsigned(tmp_1554_fu_3845_p1));
        tmp_315_cast_fu_4184_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_315_fu_4180_p2),64));

    tmp_315_fu_4180_p2 <= std_logic_vector(unsigned(tmp_313_cast_reg_7453) + unsigned(tmp_1550_reg_7167));
        tmp_316_cast_fu_4197_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_316_fu_4193_p2),64));

    tmp_316_fu_4193_p2 <= std_logic_vector(unsigned(tmp_313_cast_reg_7453) + unsigned(tmp_1553_reg_7391));
    tmp_318_cast_fu_3905_p3 <= (tmp_1558_fu_3899_p2 & ap_const_lv8_0);
        tmp_319_cast_fu_3918_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_319_fu_3913_p2),64));

    tmp_319_fu_3913_p2 <= std_logic_vector(unsigned(tmp_318_cast_fu_3905_p3) + unsigned(tmp_1554_reg_7447));
        tmp_320_cast_fu_4210_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_320_fu_4206_p2),64));

    tmp_320_fu_4206_p2 <= std_logic_vector(unsigned(tmp_318_cast_reg_7534) + unsigned(tmp_1550_reg_7167));
        tmp_321_cast_fu_4223_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_321_fu_4219_p2),64));

    tmp_321_fu_4219_p2 <= std_logic_vector(unsigned(tmp_318_cast_reg_7534) + unsigned(tmp_1553_reg_7391));
    tmp_322_fu_4128_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_lshr_fu_4118_p4),65));
    tmp_323_fu_4138_p4 <= p_neg_t_fu_4132_p2(47 downto 16);
    tmp_324_fu_4148_p4 <= r_V_29_fu_4098_p2(48 downto 17);
    tmp_328_fu_5958_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1593_fu_5950_p3),16));
    tmp_329_fu_5962_p4 <= tmp_1697_i_i_i_fu_5944_p2(39 downto 24);
    tmp_332_fu_6174_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1618_fu_6166_p3),16));
    tmp_333_fu_6178_p4 <= tmp_1697_i_i_i1_fu_6160_p2(39 downto 24);
    tmp_412_fu_3100_p4 <= p_Val2_163_fu_3079_p2(31 downto 23);
    tmp_413_fu_3186_p4 <= p_Val2_165_fu_3165_p2(31 downto 23);
    tmp_414_fu_3272_p4 <= p_Val2_167_fu_3251_p2(31 downto 23);
    tmp_435_fu_5115_p4 <= p_Val2_266_fu_5109_p3(78 downto 17);
    tmp_436_fu_5804_p4 <= p_Val2_185_fu_5783_p2(31 downto 23);
    tmp_437_fu_5224_p4 <= p_Val2_277_fu_5218_p3(78 downto 17);
    tmp_438_fu_6020_p4 <= p_Val2_188_fu_5999_p2(31 downto 23);
        tmp_439_fu_4461_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_123_reg_1359),48));

    tmp_690_fu_2352_p1 <= grp_solve_ap_fixed_s_fu_1608_ap_return_0;
    tmp_692_fu_2792_p2 <= std_logic_vector(signed(ap_const_lv8_8E) - signed(tmp_1525_reg_7123));
    tmp_693_fu_2797_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_742_fu_2787_p2),8));
    tmp_694_fu_2807_p3 <= (is_neg_reg_7113 & p_Repl2_86_trunc_fu_2801_p2);
    tmp_711_fu_1868_p2 <= "1" when (unsigned(i_reg_1347) < unsigned(ap_const_lv3_5)) else "0";
        tmp_712_fu_2088_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_s_reg_6754),33));

        tmp_713_fu_2091_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_130_reg_6819),33));

        tmp_714_fu_2144_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_141_reg_6881),33));

        tmp_715_fu_2147_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1710_p7),33));

    tmp_716_fu_2167_p0 <= grp_fu_1680_p7;
        tmp_716_fu_2167_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_716_fu_2167_p0),33));

    tmp_717_fu_2883_p2 <= std_logic_vector(signed(ap_const_lv8_8E) - signed(tmp_1533_reg_7143));
    tmp_718_fu_2888_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_745_fu_2878_p2),8));
    tmp_719_fu_2898_p3 <= (is_neg_11_reg_7133 & p_Repl2_89_trunc_fu_2892_p2);
    tmp_720_fu_4770_p3 <= (ap_const_lv1_1 & tmp_1565_reg_7923);
    tmp_721_fu_2171_p0 <= grp_fu_1695_p7;
        tmp_721_fu_2171_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_721_fu_2171_p0),33));

    tmp_722_fu_2974_p2 <= std_logic_vector(signed(ap_const_lv8_8E) - signed(tmp_1540_reg_7158));
    tmp_723_fu_2979_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_748_fu_2969_p2),8));
    tmp_724_fu_2989_p3 <= (is_neg_12_reg_7091 & p_Repl2_92_trunc_fu_2983_p2);
    tmp_725_fu_2292_p0 <= grp_fu_1710_p7;
        tmp_725_fu_2292_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_725_fu_2292_p0),33));

    tmp_726_fu_2296_p0 <= grp_fu_1665_p7;
        tmp_726_fu_2296_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_726_fu_2296_p0),33));

        tmp_727_fu_2318_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_114_reg_7047),34));

    tmp_728_fu_5600_p3 <= (is_neg_13_reg_7960 & p_Repl2_96_trunc_fu_5594_p2);
    tmp_729_fu_2321_p0 <= grp_fu_1710_p7;
        tmp_729_fu_2321_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_729_fu_2321_p0),34));

        tmp_730_fu_2042_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_155_reg_6809),33));

        tmp_731_fu_2045_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1680_p7),33));

    tmp_732_fu_5693_p3 <= (is_neg_14_reg_7977 & p_Repl2_100_trunc_fu_5687_p2);
        tmp_733_fu_2055_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_116_fu_2049_p2),34));

        tmp_734_fu_2059_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_157_reg_6814),34));

        tmp_735_fu_2230_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_159_reg_6892),33));

    tmp_736_fu_4702_p3 <= (is_neg_15_reg_7851 & p_Repl2_103_trunc_fu_4696_p2);
    tmp_737_fu_6252_p3 <= (ap_const_lv1_1 & tmp_1640_fu_6248_p1);
        tmp_738_fu_2233_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1725_p7),33));

        tmp_739_fu_2243_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_118_fu_2237_p2),34));

        tmp_740_fu_2247_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_161_reg_6897),34));

    tmp_741_fu_2560_p2 <= "1" when (grp_solve_ap_fixed_s_fu_1608_ap_return_1 = ap_const_lv32_0) else "0";
    tmp_742_fu_2787_p2 <= "0" when (p_Result_s_reg_7209 = ap_const_lv8_9E) else "1";
    tmp_743_fu_3461_p2 <= std_logic_vector(unsigned(p_Val2_241_fu_3453_p3) + unsigned(p_Val2_128_reg_1281));
    tmp_744_fu_2610_p2 <= "1" when (grp_solve_ap_fixed_s_fu_1608_ap_return_2 = ap_const_lv32_0) else "0";
    tmp_745_fu_2878_p2 <= "0" when (p_Result_72_reg_7219 = ap_const_lv8_9E) else "1";
    tmp_746_fu_3610_p2 <= std_logic_vector(unsigned(p_Val2_252_fu_3602_p3) + unsigned(p_Val2_132_reg_1291));
    tmp_747_fu_2660_p2 <= "1" when (grp_solve_ap_fixed_s_fu_1608_ap_return_3 = ap_const_lv32_0) else "0";
    tmp_748_fu_2969_p2 <= "0" when (p_Result_77_reg_7229 = ap_const_lv8_9E) else "1";
    tmp_749_fu_3759_p2 <= std_logic_vector(unsigned(p_Val2_263_fu_3751_p3) + unsigned(p_Val2_164_reg_1301));
    tmp_750_fu_3781_p2 <= "1" when (signed(tmp_749_reg_7365) < signed(ap_const_lv32_1)) else "0";
    tmp_751_fu_2702_p2 <= "1" when (unsigned(i_reg_1347) > unsigned(ap_const_lv3_4)) else "0";
    tmp_752_fu_3791_p2 <= "1" when (signed(tmp_743_reg_7345) > signed(ap_const_lv32_4)) else "0";
    tmp_753_fu_3796_p2 <= "1" when (signed(tmp_743_reg_7345) < signed(tmp_reg_6661)) else "0";
        tmp_754_fu_3935_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1755_p7),33));

        tmp_755_fu_3939_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1765_p7),33));

    tmp_756_fu_3949_p4 <= r_V_18_fu_3943_p2(32 downto 1);
        tmp_757_fu_3959_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1775_p7),33));

        tmp_758_fu_3963_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1785_p7),33));

    tmp_759_fu_3973_p4 <= r_V_19_fu_3967_p2(32 downto 1);
        tmp_760_fu_4000_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_173_fu_3989_p7),33));

        tmp_761_fu_4021_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_174_fu_4010_p7),33));

    tmp_762_fu_4031_p4 <= r_V_20_fu_4025_p2(32 downto 1);
        tmp_763_fu_4083_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_126_reg_7661),65));

        tmp_764_fu_4086_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_127_reg_7666),65));

    tmp_765_fu_4275_p2 <= "1" when (signed(r_V_22_fu_4269_p2) < signed(ap_const_lv35_A3D)) else "0";
    tmp_766_fu_3806_p2 <= "1" when (signed(tmp_746_reg_7355) > signed(ap_const_lv32_4)) else "0";
    tmp_767_fu_3811_p2 <= "1" when (signed(tmp_746_reg_7355) < signed(tmp_s_reg_6666)) else "0";
        tmp_768_fu_4311_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1805_p7),33));

        tmp_769_fu_4315_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1820_p7),33));

        tmp_770_fu_4325_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_137_reg_7808),34));

        tmp_771_fu_4328_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1805_p7),34));

    tmp_773_fu_4389_p4 <= p_Val2_142_fu_4383_p2(47 downto 16);
    tmp_774_fu_4399_p2 <= "1" when (signed(tmp_773_fu_4389_p4) > signed(ap_const_lv32_0)) else "0";
    tmp_775_fu_4437_p2 <= "1" when (signed(r_V_25_reg_7832) < signed(r_V_25_cast_fu_4433_p1)) else "0";
    tmp_776_fu_4767_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_tmp_V_reg_7918),12));
    tmp_777_fu_4761_p2 <= "1" when (tmp_1563_fu_4735_p1 = ap_const_lv63_0) else "0";
    tmp_778_fu_4800_p2 <= "1" when (signed(F2_fu_4794_p2) > signed(ap_const_lv12_10)) else "0";
    tmp_779_fu_4806_p2 <= std_logic_vector(signed(ap_const_lv12_FF0) + signed(F2_fu_4794_p2));
    tmp_780_fu_4812_p2 <= std_logic_vector(unsigned(ap_const_lv12_10) - unsigned(F2_fu_4794_p2));
    tmp_781_fu_4830_p2 <= "1" when (F2_fu_4794_p2 = ap_const_lv12_10) else "0";
    tmp_782_fu_4840_p2 <= "1" when (unsigned(sh_amt_fu_4818_p3) < unsigned(ap_const_lv12_36)) else "0";
    tmp_783_fu_4862_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_amt_cast_fu_4826_p1),54));
    tmp_784_fu_4866_p2 <= std_logic_vector(shift_right(signed(man_V_32_fu_4787_p3),to_integer(unsigned('0' & tmp_783_fu_4862_p1(31-1 downto 0)))));
    tmp_785_fu_4883_p2 <= std_logic_vector(shift_left(unsigned(tmp_1566_fu_4836_p1),to_integer(unsigned('0' & sh_amt_cast_fu_4826_p1(31-1 downto 0)))));
    tmp_786_fu_5003_p3 <= (p_Val2_128_reg_1281 & ap_const_lv16_0);
        tmp_787_fu_5015_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_125_reg_1381),49));

    tmp_788_fu_5063_p2 <= "1" when (p_Val2_143_fu_5053_p2 = ap_const_lv80_0) else "0";
    
    tmp_789_fu_5129_p3_proc : process(p_Result_82_fu_5125_p1)
    begin
        tmp_789_fu_5129_p3 <= std_logic_vector(to_unsigned(64, 64));
        for i in 64 - 1 downto 0 loop
            if p_Result_82_fu_5125_p1(i) = '1' then
                tmp_789_fu_5129_p3 <= std_logic_vector(to_unsigned(64-1-i,64));
                exit;
            end if;
        end loop;
    end process;

    tmp_790_fu_5141_p2 <= "1" when (tmp_435_fu_5115_p4 = ap_const_lv62_0) else "0";
    
    tmp_791_fu_5169_p3_proc : process(p_Result_337_fu_5157_p5)
    begin
        tmp_791_fu_5169_p3 <= std_logic_vector(to_unsigned(64, 64));
        for i in 64 - 1 downto 0 loop
            if p_Result_337_fu_5157_p5(i) = '1' then
                tmp_791_fu_5169_p3 <= std_logic_vector(to_unsigned(64-1-i,64));
                exit;
            end if;
        end loop;
    end process;

    tmp_792_fu_5350_p2 <= std_logic_vector(unsigned(ap_const_lv31_1F) - unsigned(msb_idx_8_fu_5325_p3));
    tmp_793_fu_5578_p2 <= "0" when (p_Result_85_reg_8040 = ap_const_lv8_9E) else "1";
    tmp_794_fu_5025_p3 <= (p_Val2_132_reg_1291 & ap_const_lv16_0);
        tmp_795_fu_5037_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_124_reg_1370),49));

    tmp_796_fu_5090_p2 <= "1" when (p_Val2_144_fu_5080_p2 = ap_const_lv80_0) else "0";
    
    tmp_797_fu_5238_p3_proc : process(p_Result_89_fu_5234_p1)
    begin
        tmp_797_fu_5238_p3 <= std_logic_vector(to_unsigned(64, 64));
        for i in 64 - 1 downto 0 loop
            if p_Result_89_fu_5234_p1(i) = '1' then
                tmp_797_fu_5238_p3 <= std_logic_vector(to_unsigned(64-1-i,64));
                exit;
            end if;
        end loop;
    end process;

    tmp_798_fu_5250_p2 <= "1" when (tmp_437_fu_5224_p4 = ap_const_lv62_0) else "0";
    
    tmp_799_fu_5278_p3_proc : process(p_Result_342_fu_5266_p5)
    begin
        tmp_799_fu_5278_p3 <= std_logic_vector(to_unsigned(64, 64));
        for i in 64 - 1 downto 0 loop
            if p_Result_342_fu_5266_p5(i) = '1' then
                tmp_799_fu_5278_p3 <= std_logic_vector(to_unsigned(64-1-i,64));
                exit;
            end if;
        end loop;
    end process;

    tmp_800_fu_5464_p2 <= std_logic_vector(unsigned(ap_const_lv31_1F) - unsigned(msb_idx_10_fu_5439_p3));
    tmp_801_fu_5671_p2 <= "0" when (p_Result_92_reg_8050 = ap_const_lv8_9E) else "1";
    tmp_802_fu_4445_p3 <= (p_Val2_164_reg_1301 & ap_const_lv16_0);
        tmp_803_fu_4457_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_123_reg_1359),49));

    tmp_804_fu_4477_p2 <= "1" when (p_Val2_145_fu_4465_p2 = ap_const_lv49_0) else "0";
    
    tmp_805_fu_4526_p3_proc : process(p_Result_348_fu_4518_p3)
    begin
        tmp_805_fu_4526_p3 <= std_logic_vector(to_unsigned(64, 64));
        for i in 0 to 64 - 1 loop
            if p_Result_348_fu_4518_p3(i) = '1' then
                tmp_805_fu_4526_p3 <= std_logic_vector(to_unsigned(i,64));
                exit;
            end if;
        end loop;
    end process;

    tmp_806_fu_4645_p2 <= std_logic_vector(unsigned(ap_const_lv31_1F) - unsigned(msb_idx_12_reg_7872));
    tmp_807_fu_4680_p2 <= "0" when (p_Result_98_reg_7897 = ap_const_lv8_9E) else "1";
    tmp_808_fu_6244_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_tmp_V_7_fu_6234_p4),12));
    tmp_809_fu_6278_p2 <= "1" when (tmp_1638_fu_6222_p1 = ap_const_lv63_0) else "0";
    tmp_810_fu_6290_p2 <= "1" when (signed(F2_7_fu_6284_p2) > signed(ap_const_lv12_10)) else "0";
    tmp_811_fu_6296_p2 <= std_logic_vector(signed(ap_const_lv12_FF0) + signed(F2_7_fu_6284_p2));
    tmp_812_fu_6302_p2 <= std_logic_vector(unsigned(ap_const_lv12_10) - unsigned(F2_7_fu_6284_p2));
    tmp_813_fu_6316_p2 <= "1" when (F2_7_fu_6284_p2 = ap_const_lv12_10) else "0";
    tmp_814_fu_6386_p2 <= "1" when (unsigned(sh_amt_7_reg_8166) < unsigned(ap_const_lv12_36)) else "0";
    tmp_815_fu_6391_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_amt_8_cast_fu_6383_p1),54));
    tmp_816_fu_6395_p2 <= std_logic_vector(shift_right(signed(man_V_35_reg_8156),to_integer(unsigned('0' & tmp_815_fu_6391_p1(31-1 downto 0)))));
    tmp_817_fu_6411_p2 <= std_logic_vector(shift_left(unsigned(tmp_1641_reg_8177),to_integer(unsigned('0' & sh_amt_8_cast_fu_6383_p1(31-1 downto 0)))));
    tmp_863_cast_fu_2331_p0 <= grp_fu_1665_p7;
        tmp_863_cast_fu_2331_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_863_cast_fu_2331_p0),34));

        tmp_869_cast_fu_2068_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1695_p7),34));

        tmp_875_cast_fu_2256_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1740_p7),34));

        tmp_904_cast_fu_4089_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_129_reg_7671),65));

        tmp_917_cast_fu_4338_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1820_p7),34));

    tmp_920_cast_fu_4377_p0 <= tmp_11_fu_4374_p1(32 - 1 downto 0);
    tmp_920_cast_fu_4377_p1 <= tmp_11_fu_4374_p1(32 - 1 downto 0);
    tmp_920_cast_fu_4377_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(tmp_920_cast_fu_4377_p0) * signed(tmp_920_cast_fu_4377_p1))), 48));
        tmp_959_cast_fu_5011_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_786_fu_5003_p3),49));

    tmp_962_cast_fu_5104_p2 <= std_logic_vector(unsigned(ap_const_lv79_0) - unsigned(tmp_1569_reg_7949));
    tmp_967_cast_fu_5356_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_792_fu_5350_p2),32));
        tmp_972_cast_fu_5033_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_794_fu_5025_p3),49));

    tmp_975_cast_fu_5213_p2 <= std_logic_vector(unsigned(ap_const_lv79_0) - unsigned(tmp_1594_reg_7966));
    tmp_980_cast_fu_5470_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_800_fu_5464_p2),32));
        tmp_985_cast_fu_4453_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_802_fu_4445_p3),49));

    tmp_988_cast_fu_4491_p2 <= std_logic_vector(unsigned(ap_const_lv48_0) - unsigned(p_Val2_145_cast_fu_4471_p2));
    tmp_992_cast_fu_4650_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_806_fu_4645_p2),32));
    tmp_V_2_fu_2624_p3 <= 
        grp_solve_ap_fixed_s_fu_1608_ap_return_2 when (is_neg_11_fu_2616_p3(0) = '1') else 
        p_Val2_121_fu_2390_p2;
    tmp_V_3_fu_2666_p3 <= 
        grp_solve_ap_fixed_s_fu_1608_ap_return_3 when (is_neg_12_fu_2414_p3(0) = '1') else 
        p_Val2_122_fu_2397_p2;
    tmp_V_fu_2574_p3 <= 
        grp_solve_ap_fixed_s_fu_1608_ap_return_1 when (is_neg_fu_2566_p3(0) = '1') else 
        p_Val2_120_fu_2383_p2;
    tmp_fu_1856_p2 <= std_logic_vector(unsigned(dog_pyr_0_cols_read) + unsigned(ap_const_lv32_FFFFFFFB));
    tmp_i_i1_fu_2941_p2 <= "1" when (unsigned(loc_V_33_fu_2931_p4) < unsigned(ap_const_lv8_7E)) else "0";
    tmp_i_i2_fu_3032_p2 <= "1" when (unsigned(loc_V_37_fu_3022_p4) < unsigned(ap_const_lv8_7E)) else "0";
    tmp_i_i3_fu_5643_p2 <= "1" when (unsigned(loc_V_41_fu_5633_p4) < unsigned(ap_const_lv8_7E)) else "0";
    tmp_i_i4_fu_5736_p2 <= "1" when (unsigned(loc_V_45_fu_5726_p4) < unsigned(ap_const_lv8_7E)) else "0";
    tmp_i_i_fu_2850_p2 <= "1" when (unsigned(loc_V_fu_2840_p4) < unsigned(ap_const_lv8_7E)) else "0";
    tmp_i_i_i_i100_cast_fu_6106_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(loc_V_47_fu_6078_p4),9));
    tmp_i_i_i_i42_cast_fu_3506_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(loc_V_35_fu_3478_p4),9));
    tmp_i_i_i_i64_cast_fu_3655_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(loc_V_39_fu_3627_p4),9));
    tmp_i_i_i_i87_cast_fu_5890_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(loc_V_43_fu_5862_p4),9));
    tmp_i_i_i_i_cast_fu_3357_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(loc_V_31_fu_3329_p4),9));
    tmp_s_fu_1862_p2 <= std_logic_vector(unsigned(dog_pyr_0_rows_read) + unsigned(ap_const_lv32_FFFFFFFB));
    x_assign_72_fu_2920_p3 <= 
        ap_const_lv32_0 when (tmp_744_reg_7128(0) = '1') else 
        f_29_fu_2916_p1;
    x_assign_73_fu_3225_p3 <= 
        x_assign_72_reg_7266 when (sel_tmp2_i1_fu_3220_p2(0) = '1') else 
        sel_tmp_i1_fu_3211_p1;
    x_assign_74_fu_3011_p3 <= 
        ap_const_lv32_0 when (tmp_747_reg_7148(0) = '1') else 
        f_31_fu_3007_p1;
    x_assign_75_fu_3311_p3 <= 
        x_assign_74_reg_7298 when (sel_tmp2_i2_fu_3306_p2(0) = '1') else 
        sel_tmp_i2_fu_3297_p1;
    x_assign_76_fu_5622_p3 <= 
        ap_const_lv32_0 when (tmp_788_reg_7955(0) = '1') else 
        f_33_fu_5618_p1;
    x_assign_77_fu_5843_p3 <= 
        x_assign_76_reg_8055 when (sel_tmp2_i3_fu_5838_p2(0) = '1') else 
        sel_tmp_i3_fu_5829_p1;
    x_assign_78_fu_5715_p3 <= 
        ap_const_lv32_0 when (tmp_796_reg_7972(0) = '1') else 
        f_35_fu_5711_p1;
    x_assign_79_fu_6059_p3 <= 
        x_assign_78_reg_8087 when (sel_tmp2_i4_fu_6054_p2(0) = '1') else 
        sel_tmp_i4_fu_6045_p1;
    x_assign_fu_2829_p3 <= 
        ap_const_lv32_0 when (tmp_741_reg_7108(0) = '1') else 
        f_fu_2825_p1;
    x_assign_s_fu_3139_p3 <= 
        x_assign_reg_7234 when (sel_tmp2_i_fu_3134_p2(0) = '1') else 
        sel_tmp_i_fu_3125_p1;
    xs_sig_V_1_fu_3180_p2 <= (tmp_1688_i_i1_fu_3174_p2 and loc_V_34_fu_3170_p1);
    xs_sig_V_2_fu_3266_p2 <= (tmp_1688_i_i2_fu_3260_p2 and loc_V_38_fu_3256_p1);
    xs_sig_V_3_fu_5798_p2 <= (tmp_1688_i_i3_fu_5792_p2 and loc_V_42_fu_5788_p1);
    xs_sig_V_4_fu_6014_p2 <= (tmp_1688_i_i4_fu_6008_p2 and loc_V_46_fu_6004_p1);
    xs_sig_V_fu_3094_p2 <= (tmp_1688_i_i_fu_3088_p2 and loc_V_30_fu_3084_p1);
end behav;
