// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module median_blur_accel_xFMedianProc_3_1_16_3_9_s (
        ap_clk,
        ap_rst,
        src_buf_0_0_val,
        src_buf_0_1_val,
        src_buf_0_2_val,
        src_buf_1_0_val,
        src_buf_1_1_val,
        src_buf_1_2_val,
        src_buf_2_0_val,
        src_buf_2_1_val,
        src_buf_2_2_val,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [23:0] src_buf_0_0_val;
input  [23:0] src_buf_0_1_val;
input  [23:0] src_buf_0_2_val;
input  [23:0] src_buf_1_0_val;
input  [23:0] src_buf_1_1_val;
input  [23:0] src_buf_1_2_val;
input  [23:0] src_buf_2_0_val;
input  [23:0] src_buf_2_1_val;
input  [23:0] src_buf_2_2_val;
output  [23:0] ap_return;
input   ap_ce;

reg[23:0] ap_return;

wire   [7:0] select_ln93_1_fu_136_p3;
reg   [7:0] select_ln93_1_reg_1893;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_pp0_stage0_11001;
wire   [7:0] select_ln110_fu_216_p3;
reg   [7:0] select_ln110_reg_1900;
wire   [7:0] select_ln110_1_fu_224_p3;
reg   [7:0] select_ln110_1_reg_1907;
wire   [7:0] select_ln110_2_fu_238_p3;
reg   [7:0] select_ln110_2_reg_1914;
wire   [7:0] select_ln110_3_fu_246_p3;
reg   [7:0] select_ln110_3_reg_1921;
wire   [7:0] select_ln110_4_fu_260_p3;
reg   [7:0] select_ln110_4_reg_1928;
wire   [7:0] select_ln110_5_fu_268_p3;
reg   [7:0] select_ln110_5_reg_1935;
wire   [7:0] select_ln110_6_fu_282_p3;
reg   [7:0] select_ln110_6_reg_1942;
wire   [7:0] select_ln110_7_fu_290_p3;
reg   [7:0] select_ln110_7_reg_1949;
wire   [7:0] select_ln93_29_fu_402_p3;
reg   [7:0] select_ln93_29_reg_1956;
wire   [7:0] select_ln110_24_fu_482_p3;
reg   [7:0] select_ln110_24_reg_1963;
wire   [7:0] select_ln110_25_fu_490_p3;
reg   [7:0] select_ln110_25_reg_1970;
wire   [7:0] select_ln110_26_fu_504_p3;
reg   [7:0] select_ln110_26_reg_1977;
wire   [7:0] select_ln110_27_fu_512_p3;
reg   [7:0] select_ln110_27_reg_1984;
wire   [7:0] select_ln110_28_fu_526_p3;
reg   [7:0] select_ln110_28_reg_1991;
wire   [7:0] select_ln110_29_fu_534_p3;
reg   [7:0] select_ln110_29_reg_1998;
wire   [7:0] select_ln110_30_fu_548_p3;
reg   [7:0] select_ln110_30_reg_2005;
wire   [7:0] select_ln110_31_fu_556_p3;
reg   [7:0] select_ln110_31_reg_2012;
wire   [7:0] select_ln93_57_fu_668_p3;
reg   [7:0] select_ln93_57_reg_2019;
wire   [7:0] select_ln110_48_fu_748_p3;
reg   [7:0] select_ln110_48_reg_2026;
wire   [7:0] select_ln110_49_fu_756_p3;
reg   [7:0] select_ln110_49_reg_2033;
wire   [7:0] select_ln110_50_fu_770_p3;
reg   [7:0] select_ln110_50_reg_2040;
wire   [7:0] select_ln110_51_fu_778_p3;
reg   [7:0] select_ln110_51_reg_2047;
wire   [7:0] select_ln110_52_fu_792_p3;
reg   [7:0] select_ln110_52_reg_2054;
wire   [7:0] select_ln110_53_fu_800_p3;
reg   [7:0] select_ln110_53_reg_2061;
wire   [7:0] select_ln110_54_fu_814_p3;
reg   [7:0] select_ln110_54_reg_2068;
wire   [7:0] select_ln110_55_fu_822_p3;
reg   [7:0] select_ln110_55_reg_2075;
wire   [7:0] select_ln93_9_fu_840_p3;
reg   [7:0] select_ln93_9_reg_2082;
wire   [7:0] select_ln110_8_fu_900_p3;
reg   [7:0] select_ln110_8_reg_2088;
wire   [7:0] select_ln110_9_fu_908_p3;
reg   [7:0] select_ln110_9_reg_2095;
wire   [7:0] select_ln110_10_fu_922_p3;
reg   [7:0] select_ln110_10_reg_2101;
wire   [7:0] select_ln110_11_fu_930_p3;
reg   [7:0] select_ln110_11_reg_2108;
wire   [7:0] select_ln110_12_fu_944_p3;
reg   [7:0] select_ln110_12_reg_2115;
wire   [7:0] select_ln110_13_fu_952_p3;
reg   [7:0] select_ln110_13_reg_2122;
wire   [7:0] select_ln110_14_fu_965_p3;
reg   [7:0] select_ln110_14_reg_2129;
wire   [7:0] select_ln110_15_fu_972_p3;
reg   [7:0] select_ln110_15_reg_2136;
wire   [7:0] select_ln93_37_fu_989_p3;
reg   [7:0] select_ln93_37_reg_2142;
wire   [7:0] select_ln110_32_fu_1049_p3;
reg   [7:0] select_ln110_32_reg_2148;
wire   [7:0] select_ln110_33_fu_1057_p3;
reg   [7:0] select_ln110_33_reg_2155;
wire   [7:0] select_ln110_34_fu_1071_p3;
reg   [7:0] select_ln110_34_reg_2161;
wire   [7:0] select_ln110_35_fu_1079_p3;
reg   [7:0] select_ln110_35_reg_2168;
wire   [7:0] select_ln110_36_fu_1093_p3;
reg   [7:0] select_ln110_36_reg_2175;
wire   [7:0] select_ln110_37_fu_1101_p3;
reg   [7:0] select_ln110_37_reg_2182;
wire   [7:0] select_ln110_38_fu_1114_p3;
reg   [7:0] select_ln110_38_reg_2189;
wire   [7:0] select_ln110_39_fu_1121_p3;
reg   [7:0] select_ln110_39_reg_2196;
wire   [7:0] select_ln93_65_fu_1138_p3;
reg   [7:0] select_ln93_65_reg_2202;
wire   [7:0] select_ln110_56_fu_1198_p3;
reg   [7:0] select_ln110_56_reg_2208;
wire   [7:0] select_ln110_57_fu_1206_p3;
reg   [7:0] select_ln110_57_reg_2215;
wire   [7:0] select_ln110_58_fu_1220_p3;
reg   [7:0] select_ln110_58_reg_2221;
wire   [7:0] select_ln110_59_fu_1228_p3;
reg   [7:0] select_ln110_59_reg_2228;
wire   [7:0] select_ln110_60_fu_1242_p3;
reg   [7:0] select_ln110_60_reg_2235;
wire   [7:0] select_ln110_61_fu_1250_p3;
reg   [7:0] select_ln110_61_reg_2242;
wire   [7:0] select_ln110_62_fu_1263_p3;
reg   [7:0] select_ln110_62_reg_2249;
wire   [7:0] select_ln110_63_fu_1270_p3;
reg   [7:0] select_ln110_63_reg_2256;
wire   [7:0] select_ln110_16_fu_1341_p3;
reg   [7:0] select_ln110_16_reg_2262;
wire   [7:0] select_ln110_17_fu_1355_p3;
reg   [7:0] select_ln110_17_reg_2268;
wire   [7:0] select_ln110_18_fu_1363_p3;
reg   [7:0] select_ln110_18_reg_2275;
wire   [7:0] select_ln110_19_fu_1377_p3;
reg   [7:0] select_ln110_19_reg_2281;
wire   [7:0] select_ln110_20_fu_1385_p3;
reg   [7:0] select_ln110_20_reg_2288;
wire   [7:0] select_ln110_21_fu_1398_p3;
reg   [7:0] select_ln110_21_reg_2294;
wire   [7:0] select_ln110_40_fu_1469_p3;
reg   [7:0] select_ln110_40_reg_2300;
wire   [7:0] select_ln110_41_fu_1483_p3;
reg   [7:0] select_ln110_41_reg_2306;
wire   [7:0] select_ln110_42_fu_1491_p3;
reg   [7:0] select_ln110_42_reg_2313;
wire   [7:0] select_ln110_43_fu_1505_p3;
reg   [7:0] select_ln110_43_reg_2319;
wire   [7:0] select_ln110_44_fu_1513_p3;
reg   [7:0] select_ln110_44_reg_2326;
wire   [7:0] select_ln110_45_fu_1526_p3;
reg   [7:0] select_ln110_45_reg_2332;
wire   [7:0] select_ln110_64_fu_1597_p3;
reg   [7:0] select_ln110_64_reg_2338;
wire   [7:0] select_ln110_65_fu_1611_p3;
reg   [7:0] select_ln110_65_reg_2344;
wire   [7:0] select_ln110_66_fu_1619_p3;
reg   [7:0] select_ln110_66_reg_2351;
wire   [7:0] select_ln110_67_fu_1633_p3;
reg   [7:0] select_ln110_67_reg_2357;
wire   [7:0] select_ln110_68_fu_1641_p3;
reg   [7:0] select_ln110_68_reg_2364;
wire   [7:0] select_ln110_69_fu_1654_p3;
reg   [7:0] select_ln110_69_reg_2370;
wire   [7:0] select_ln110_22_fu_1703_p3;
reg   [7:0] select_ln110_22_reg_2376;
wire   [7:0] select_ln110_23_fu_1717_p3;
reg   [7:0] select_ln110_23_reg_2382;
wire   [7:0] select_ln110_46_fu_1767_p3;
reg   [7:0] select_ln110_46_reg_2388;
wire   [7:0] select_ln110_47_fu_1781_p3;
reg   [7:0] select_ln110_47_reg_2394;
wire   [7:0] select_ln110_70_fu_1831_p3;
reg   [7:0] select_ln110_70_reg_2400;
wire   [7:0] select_ln110_71_fu_1845_p3;
reg   [7:0] select_ln110_71_reg_2406;
wire    ap_block_pp0_stage0;
wire   [7:0] trunc_ln72_fu_86_p1;
wire   [7:0] trunc_ln72_1_fu_90_p1;
wire   [0:0] icmp_ln93_fu_122_p2;
wire   [7:0] trunc_ln72_2_fu_94_p1;
wire   [7:0] trunc_ln72_3_fu_98_p1;
wire   [0:0] icmp_ln93_1_fu_144_p2;
wire   [7:0] trunc_ln72_4_fu_102_p1;
wire   [7:0] trunc_ln72_5_fu_106_p1;
wire   [0:0] icmp_ln93_2_fu_166_p2;
wire   [7:0] trunc_ln72_6_fu_110_p1;
wire   [7:0] trunc_ln72_7_fu_114_p1;
wire   [0:0] icmp_ln93_3_fu_188_p2;
wire   [7:0] select_ln93_fu_128_p3;
wire   [7:0] select_ln93_3_fu_158_p3;
wire   [0:0] icmp_ln110_fu_210_p2;
wire   [7:0] select_ln93_2_fu_150_p3;
wire   [7:0] select_ln93_4_fu_172_p3;
wire   [0:0] icmp_ln110_1_fu_232_p2;
wire   [7:0] select_ln93_5_fu_180_p3;
wire   [7:0] select_ln93_6_fu_194_p3;
wire   [0:0] icmp_ln110_2_fu_254_p2;
wire   [7:0] select_ln93_7_fu_202_p3;
wire   [7:0] trunc_ln72_8_fu_118_p1;
wire   [0:0] icmp_ln110_3_fu_276_p2;
wire   [7:0] tmp_s_fu_298_p4;
wire   [7:0] tmp_1_fu_308_p4;
wire   [0:0] icmp_ln93_16_fu_388_p2;
wire   [7:0] tmp_2_fu_318_p4;
wire   [7:0] tmp_3_fu_328_p4;
wire   [0:0] icmp_ln93_17_fu_410_p2;
wire   [7:0] tmp_4_fu_338_p4;
wire   [7:0] tmp_5_fu_348_p4;
wire   [0:0] icmp_ln93_18_fu_432_p2;
wire   [7:0] tmp_6_fu_358_p4;
wire   [7:0] tmp_7_fu_368_p4;
wire   [0:0] icmp_ln93_19_fu_454_p2;
wire   [7:0] select_ln93_28_fu_394_p3;
wire   [7:0] select_ln93_31_fu_424_p3;
wire   [0:0] icmp_ln110_14_fu_476_p2;
wire   [7:0] select_ln93_30_fu_416_p3;
wire   [7:0] select_ln93_32_fu_438_p3;
wire   [0:0] icmp_ln110_15_fu_498_p2;
wire   [7:0] select_ln93_33_fu_446_p3;
wire   [7:0] select_ln93_34_fu_460_p3;
wire   [0:0] icmp_ln110_16_fu_520_p2;
wire   [7:0] select_ln93_35_fu_468_p3;
wire   [7:0] tmp_8_fu_378_p4;
wire   [0:0] icmp_ln110_17_fu_542_p2;
wire   [7:0] tmp_9_fu_564_p4;
wire   [7:0] tmp_10_fu_574_p4;
wire   [0:0] icmp_ln93_32_fu_654_p2;
wire   [7:0] tmp_11_fu_584_p4;
wire   [7:0] tmp_12_fu_594_p4;
wire   [0:0] icmp_ln93_33_fu_676_p2;
wire   [7:0] tmp_13_fu_604_p4;
wire   [7:0] tmp_14_fu_614_p4;
wire   [0:0] icmp_ln93_34_fu_698_p2;
wire   [7:0] tmp_15_fu_624_p4;
wire   [7:0] tmp_16_fu_634_p4;
wire   [0:0] icmp_ln93_35_fu_720_p2;
wire   [7:0] select_ln93_56_fu_660_p3;
wire   [7:0] select_ln93_59_fu_690_p3;
wire   [0:0] icmp_ln110_28_fu_742_p2;
wire   [7:0] select_ln93_58_fu_682_p3;
wire   [7:0] select_ln93_60_fu_704_p3;
wire   [0:0] icmp_ln110_29_fu_764_p2;
wire   [7:0] select_ln93_61_fu_712_p3;
wire   [7:0] select_ln93_62_fu_726_p3;
wire   [0:0] icmp_ln110_30_fu_786_p2;
wire   [7:0] select_ln93_63_fu_734_p3;
wire   [7:0] tmp_17_fu_644_p4;
wire   [0:0] icmp_ln110_31_fu_808_p2;
wire   [0:0] icmp_ln93_4_fu_830_p2;
wire   [0:0] icmp_ln93_5_fu_846_p2;
wire   [0:0] icmp_ln93_6_fu_862_p2;
wire   [0:0] icmp_ln93_7_fu_878_p2;
wire   [7:0] select_ln93_8_fu_834_p3;
wire   [7:0] select_ln93_11_fu_856_p3;
wire   [0:0] icmp_ln110_4_fu_894_p2;
wire   [7:0] select_ln93_10_fu_850_p3;
wire   [7:0] select_ln93_12_fu_866_p3;
wire   [0:0] icmp_ln110_5_fu_916_p2;
wire   [7:0] select_ln93_13_fu_872_p3;
wire   [7:0] select_ln93_14_fu_882_p3;
wire   [0:0] icmp_ln110_6_fu_938_p2;
wire   [7:0] select_ln93_15_fu_888_p3;
wire   [0:0] icmp_ln110_7_fu_960_p2;
wire   [0:0] icmp_ln93_20_fu_979_p2;
wire   [0:0] icmp_ln93_21_fu_995_p2;
wire   [0:0] icmp_ln93_22_fu_1011_p2;
wire   [0:0] icmp_ln93_23_fu_1027_p2;
wire   [7:0] select_ln93_36_fu_983_p3;
wire   [7:0] select_ln93_39_fu_1005_p3;
wire   [0:0] icmp_ln110_18_fu_1043_p2;
wire   [7:0] select_ln93_38_fu_999_p3;
wire   [7:0] select_ln93_40_fu_1015_p3;
wire   [0:0] icmp_ln110_19_fu_1065_p2;
wire   [7:0] select_ln93_41_fu_1021_p3;
wire   [7:0] select_ln93_42_fu_1031_p3;
wire   [0:0] icmp_ln110_20_fu_1087_p2;
wire   [7:0] select_ln93_43_fu_1037_p3;
wire   [0:0] icmp_ln110_21_fu_1109_p2;
wire   [0:0] icmp_ln93_36_fu_1128_p2;
wire   [0:0] icmp_ln93_37_fu_1144_p2;
wire   [0:0] icmp_ln93_38_fu_1160_p2;
wire   [0:0] icmp_ln93_39_fu_1176_p2;
wire   [7:0] select_ln93_64_fu_1132_p3;
wire   [7:0] select_ln93_67_fu_1154_p3;
wire   [0:0] icmp_ln110_32_fu_1192_p2;
wire   [7:0] select_ln93_66_fu_1148_p3;
wire   [7:0] select_ln93_68_fu_1164_p3;
wire   [0:0] icmp_ln110_33_fu_1214_p2;
wire   [7:0] select_ln93_69_fu_1170_p3;
wire   [7:0] select_ln93_70_fu_1180_p3;
wire   [0:0] icmp_ln110_34_fu_1236_p2;
wire   [7:0] select_ln93_71_fu_1186_p3;
wire   [0:0] icmp_ln110_35_fu_1258_p2;
wire   [0:0] icmp_ln93_8_fu_1277_p2;
wire   [0:0] icmp_ln93_9_fu_1287_p2;
wire   [0:0] icmp_ln93_10_fu_1303_p2;
wire   [0:0] icmp_ln93_11_fu_1319_p2;
wire   [7:0] select_ln93_16_fu_1281_p3;
wire   [7:0] select_ln93_18_fu_1297_p3;
wire   [0:0] icmp_ln110_8_fu_1335_p2;
wire   [7:0] select_ln93_17_fu_1291_p3;
wire   [7:0] select_ln93_19_fu_1307_p3;
wire   [0:0] icmp_ln110_9_fu_1349_p2;
wire   [7:0] select_ln93_20_fu_1313_p3;
wire   [7:0] select_ln93_21_fu_1323_p3;
wire   [0:0] icmp_ln110_10_fu_1371_p2;
wire   [7:0] select_ln93_22_fu_1329_p3;
wire   [0:0] icmp_ln110_11_fu_1393_p2;
wire   [0:0] icmp_ln93_24_fu_1405_p2;
wire   [0:0] icmp_ln93_25_fu_1415_p2;
wire   [0:0] icmp_ln93_26_fu_1431_p2;
wire   [0:0] icmp_ln93_27_fu_1447_p2;
wire   [7:0] select_ln93_44_fu_1409_p3;
wire   [7:0] select_ln93_46_fu_1425_p3;
wire   [0:0] icmp_ln110_22_fu_1463_p2;
wire   [7:0] select_ln93_45_fu_1419_p3;
wire   [7:0] select_ln93_47_fu_1435_p3;
wire   [0:0] icmp_ln110_23_fu_1477_p2;
wire   [7:0] select_ln93_48_fu_1441_p3;
wire   [7:0] select_ln93_49_fu_1451_p3;
wire   [0:0] icmp_ln110_24_fu_1499_p2;
wire   [7:0] select_ln93_50_fu_1457_p3;
wire   [0:0] icmp_ln110_25_fu_1521_p2;
wire   [0:0] icmp_ln93_40_fu_1533_p2;
wire   [0:0] icmp_ln93_41_fu_1543_p2;
wire   [0:0] icmp_ln93_42_fu_1559_p2;
wire   [0:0] icmp_ln93_43_fu_1575_p2;
wire   [7:0] select_ln93_72_fu_1537_p3;
wire   [7:0] select_ln93_74_fu_1553_p3;
wire   [0:0] icmp_ln110_36_fu_1591_p2;
wire   [7:0] select_ln93_73_fu_1547_p3;
wire   [7:0] select_ln93_75_fu_1563_p3;
wire   [0:0] icmp_ln110_37_fu_1605_p2;
wire   [7:0] select_ln93_76_fu_1569_p3;
wire   [7:0] select_ln93_77_fu_1579_p3;
wire   [0:0] icmp_ln110_38_fu_1627_p2;
wire   [7:0] select_ln93_78_fu_1585_p3;
wire   [0:0] icmp_ln110_39_fu_1649_p2;
wire   [0:0] icmp_ln93_12_fu_1661_p2;
wire   [0:0] icmp_ln93_13_fu_1671_p2;
wire   [0:0] icmp_ln93_14_fu_1687_p2;
wire   [7:0] select_ln93_23_fu_1665_p3;
wire   [7:0] select_ln93_24_fu_1675_p3;
wire   [0:0] icmp_ln110_12_fu_1697_p2;
wire   [7:0] select_ln93_25_fu_1681_p3;
wire   [7:0] select_ln93_26_fu_1691_p3;
wire   [0:0] icmp_ln110_13_fu_1711_p2;
wire   [0:0] icmp_ln93_28_fu_1725_p2;
wire   [0:0] icmp_ln93_29_fu_1735_p2;
wire   [0:0] icmp_ln93_30_fu_1751_p2;
wire   [7:0] select_ln93_51_fu_1729_p3;
wire   [7:0] select_ln93_52_fu_1739_p3;
wire   [0:0] icmp_ln110_26_fu_1761_p2;
wire   [7:0] select_ln93_53_fu_1745_p3;
wire   [7:0] select_ln93_54_fu_1755_p3;
wire   [0:0] icmp_ln110_27_fu_1775_p2;
wire   [0:0] icmp_ln93_44_fu_1789_p2;
wire   [0:0] icmp_ln93_45_fu_1799_p2;
wire   [0:0] icmp_ln93_46_fu_1815_p2;
wire   [7:0] select_ln93_79_fu_1793_p3;
wire   [7:0] select_ln93_80_fu_1803_p3;
wire   [0:0] icmp_ln110_40_fu_1825_p2;
wire   [7:0] select_ln93_81_fu_1809_p3;
wire   [7:0] select_ln93_82_fu_1819_p3;
wire   [0:0] icmp_ln110_41_fu_1839_p2;
wire   [0:0] icmp_ln93_15_fu_1853_p2;
wire   [0:0] icmp_ln93_31_fu_1863_p2;
wire   [0:0] icmp_ln93_47_fu_1873_p2;
wire   [7:0] select_ln93_83_fu_1877_p3;
wire   [7:0] select_ln93_55_fu_1867_p3;
wire   [7:0] select_ln93_27_fu_1857_p3;
wire   [23:0] out_val_fu_1883_p4;
reg    ap_ce_reg;
reg   [23:0] src_buf_0_0_val_int_reg;
reg   [23:0] src_buf_0_1_val_int_reg;
reg   [23:0] src_buf_0_2_val_int_reg;
reg   [23:0] src_buf_1_0_val_int_reg;
reg   [23:0] src_buf_1_1_val_int_reg;
reg   [23:0] src_buf_1_2_val_int_reg;
reg   [23:0] src_buf_2_0_val_int_reg;
reg   [23:0] src_buf_2_1_val_int_reg;
reg   [23:0] src_buf_2_2_val_int_reg;
reg   [23:0] ap_return_int_reg;

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_int_reg <= out_val_fu_1883_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        select_ln110_10_reg_2101 <= select_ln110_10_fu_922_p3;
        select_ln110_11_reg_2108 <= select_ln110_11_fu_930_p3;
        select_ln110_12_reg_2115 <= select_ln110_12_fu_944_p3;
        select_ln110_13_reg_2122 <= select_ln110_13_fu_952_p3;
        select_ln110_14_reg_2129 <= select_ln110_14_fu_965_p3;
        select_ln110_15_reg_2136 <= select_ln110_15_fu_972_p3;
        select_ln110_16_reg_2262 <= select_ln110_16_fu_1341_p3;
        select_ln110_17_reg_2268 <= select_ln110_17_fu_1355_p3;
        select_ln110_18_reg_2275 <= select_ln110_18_fu_1363_p3;
        select_ln110_19_reg_2281 <= select_ln110_19_fu_1377_p3;
        select_ln110_1_reg_1907 <= select_ln110_1_fu_224_p3;
        select_ln110_20_reg_2288 <= select_ln110_20_fu_1385_p3;
        select_ln110_21_reg_2294 <= select_ln110_21_fu_1398_p3;
        select_ln110_22_reg_2376 <= select_ln110_22_fu_1703_p3;
        select_ln110_23_reg_2382 <= select_ln110_23_fu_1717_p3;
        select_ln110_24_reg_1963 <= select_ln110_24_fu_482_p3;
        select_ln110_25_reg_1970 <= select_ln110_25_fu_490_p3;
        select_ln110_26_reg_1977 <= select_ln110_26_fu_504_p3;
        select_ln110_27_reg_1984 <= select_ln110_27_fu_512_p3;
        select_ln110_28_reg_1991 <= select_ln110_28_fu_526_p3;
        select_ln110_29_reg_1998 <= select_ln110_29_fu_534_p3;
        select_ln110_2_reg_1914 <= select_ln110_2_fu_238_p3;
        select_ln110_30_reg_2005 <= select_ln110_30_fu_548_p3;
        select_ln110_31_reg_2012 <= select_ln110_31_fu_556_p3;
        select_ln110_32_reg_2148 <= select_ln110_32_fu_1049_p3;
        select_ln110_33_reg_2155 <= select_ln110_33_fu_1057_p3;
        select_ln110_34_reg_2161 <= select_ln110_34_fu_1071_p3;
        select_ln110_35_reg_2168 <= select_ln110_35_fu_1079_p3;
        select_ln110_36_reg_2175 <= select_ln110_36_fu_1093_p3;
        select_ln110_37_reg_2182 <= select_ln110_37_fu_1101_p3;
        select_ln110_38_reg_2189 <= select_ln110_38_fu_1114_p3;
        select_ln110_39_reg_2196 <= select_ln110_39_fu_1121_p3;
        select_ln110_3_reg_1921 <= select_ln110_3_fu_246_p3;
        select_ln110_40_reg_2300 <= select_ln110_40_fu_1469_p3;
        select_ln110_41_reg_2306 <= select_ln110_41_fu_1483_p3;
        select_ln110_42_reg_2313 <= select_ln110_42_fu_1491_p3;
        select_ln110_43_reg_2319 <= select_ln110_43_fu_1505_p3;
        select_ln110_44_reg_2326 <= select_ln110_44_fu_1513_p3;
        select_ln110_45_reg_2332 <= select_ln110_45_fu_1526_p3;
        select_ln110_46_reg_2388 <= select_ln110_46_fu_1767_p3;
        select_ln110_47_reg_2394 <= select_ln110_47_fu_1781_p3;
        select_ln110_48_reg_2026 <= select_ln110_48_fu_748_p3;
        select_ln110_49_reg_2033 <= select_ln110_49_fu_756_p3;
        select_ln110_4_reg_1928 <= select_ln110_4_fu_260_p3;
        select_ln110_50_reg_2040 <= select_ln110_50_fu_770_p3;
        select_ln110_51_reg_2047 <= select_ln110_51_fu_778_p3;
        select_ln110_52_reg_2054 <= select_ln110_52_fu_792_p3;
        select_ln110_53_reg_2061 <= select_ln110_53_fu_800_p3;
        select_ln110_54_reg_2068 <= select_ln110_54_fu_814_p3;
        select_ln110_55_reg_2075 <= select_ln110_55_fu_822_p3;
        select_ln110_56_reg_2208 <= select_ln110_56_fu_1198_p3;
        select_ln110_57_reg_2215 <= select_ln110_57_fu_1206_p3;
        select_ln110_58_reg_2221 <= select_ln110_58_fu_1220_p3;
        select_ln110_59_reg_2228 <= select_ln110_59_fu_1228_p3;
        select_ln110_5_reg_1935 <= select_ln110_5_fu_268_p3;
        select_ln110_60_reg_2235 <= select_ln110_60_fu_1242_p3;
        select_ln110_61_reg_2242 <= select_ln110_61_fu_1250_p3;
        select_ln110_62_reg_2249 <= select_ln110_62_fu_1263_p3;
        select_ln110_63_reg_2256 <= select_ln110_63_fu_1270_p3;
        select_ln110_64_reg_2338 <= select_ln110_64_fu_1597_p3;
        select_ln110_65_reg_2344 <= select_ln110_65_fu_1611_p3;
        select_ln110_66_reg_2351 <= select_ln110_66_fu_1619_p3;
        select_ln110_67_reg_2357 <= select_ln110_67_fu_1633_p3;
        select_ln110_68_reg_2364 <= select_ln110_68_fu_1641_p3;
        select_ln110_69_reg_2370 <= select_ln110_69_fu_1654_p3;
        select_ln110_6_reg_1942 <= select_ln110_6_fu_282_p3;
        select_ln110_70_reg_2400 <= select_ln110_70_fu_1831_p3;
        select_ln110_71_reg_2406 <= select_ln110_71_fu_1845_p3;
        select_ln110_7_reg_1949 <= select_ln110_7_fu_290_p3;
        select_ln110_8_reg_2088 <= select_ln110_8_fu_900_p3;
        select_ln110_9_reg_2095 <= select_ln110_9_fu_908_p3;
        select_ln110_reg_1900 <= select_ln110_fu_216_p3;
        select_ln93_1_reg_1893 <= select_ln93_1_fu_136_p3;
        select_ln93_29_reg_1956 <= select_ln93_29_fu_402_p3;
        select_ln93_37_reg_2142 <= select_ln93_37_fu_989_p3;
        select_ln93_57_reg_2019 <= select_ln93_57_fu_668_p3;
        select_ln93_65_reg_2202 <= select_ln93_65_fu_1138_p3;
        select_ln93_9_reg_2082 <= select_ln93_9_fu_840_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        src_buf_0_0_val_int_reg <= src_buf_0_0_val;
        src_buf_0_1_val_int_reg <= src_buf_0_1_val;
        src_buf_0_2_val_int_reg <= src_buf_0_2_val;
        src_buf_1_0_val_int_reg <= src_buf_1_0_val;
        src_buf_1_1_val_int_reg <= src_buf_1_1_val;
        src_buf_1_2_val_int_reg <= src_buf_1_2_val;
        src_buf_2_0_val_int_reg <= src_buf_2_0_val;
        src_buf_2_1_val_int_reg <= src_buf_2_1_val;
        src_buf_2_2_val_int_reg <= src_buf_2_2_val;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return = ap_return_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return = out_val_fu_1883_p4;
    end else begin
        ap_return = 'bx;
    end
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign icmp_ln110_10_fu_1371_p2 = ((select_ln93_20_fu_1313_p3 < select_ln93_21_fu_1323_p3) ? 1'b1 : 1'b0);

assign icmp_ln110_11_fu_1393_p2 = ((select_ln93_22_fu_1329_p3 < select_ln110_15_reg_2136) ? 1'b1 : 1'b0);

assign icmp_ln110_12_fu_1697_p2 = ((select_ln93_23_fu_1665_p3 < select_ln93_24_fu_1675_p3) ? 1'b1 : 1'b0);

assign icmp_ln110_13_fu_1711_p2 = ((select_ln93_25_fu_1681_p3 < select_ln93_26_fu_1691_p3) ? 1'b1 : 1'b0);

assign icmp_ln110_14_fu_476_p2 = ((select_ln93_28_fu_394_p3 < select_ln93_31_fu_424_p3) ? 1'b1 : 1'b0);

assign icmp_ln110_15_fu_498_p2 = ((select_ln93_30_fu_416_p3 < select_ln93_32_fu_438_p3) ? 1'b1 : 1'b0);

assign icmp_ln110_16_fu_520_p2 = ((select_ln93_33_fu_446_p3 < select_ln93_34_fu_460_p3) ? 1'b1 : 1'b0);

assign icmp_ln110_17_fu_542_p2 = ((select_ln93_35_fu_468_p3 < tmp_8_fu_378_p4) ? 1'b1 : 1'b0);

assign icmp_ln110_18_fu_1043_p2 = ((select_ln93_36_fu_983_p3 < select_ln93_39_fu_1005_p3) ? 1'b1 : 1'b0);

assign icmp_ln110_19_fu_1065_p2 = ((select_ln93_38_fu_999_p3 < select_ln93_40_fu_1015_p3) ? 1'b1 : 1'b0);

assign icmp_ln110_1_fu_232_p2 = ((select_ln93_2_fu_150_p3 < select_ln93_4_fu_172_p3) ? 1'b1 : 1'b0);

assign icmp_ln110_20_fu_1087_p2 = ((select_ln93_41_fu_1021_p3 < select_ln93_42_fu_1031_p3) ? 1'b1 : 1'b0);

assign icmp_ln110_21_fu_1109_p2 = ((select_ln93_43_fu_1037_p3 < select_ln110_31_reg_2012) ? 1'b1 : 1'b0);

assign icmp_ln110_22_fu_1463_p2 = ((select_ln93_44_fu_1409_p3 < select_ln93_46_fu_1425_p3) ? 1'b1 : 1'b0);

assign icmp_ln110_23_fu_1477_p2 = ((select_ln93_45_fu_1419_p3 < select_ln93_47_fu_1435_p3) ? 1'b1 : 1'b0);

assign icmp_ln110_24_fu_1499_p2 = ((select_ln93_48_fu_1441_p3 < select_ln93_49_fu_1451_p3) ? 1'b1 : 1'b0);

assign icmp_ln110_25_fu_1521_p2 = ((select_ln93_50_fu_1457_p3 < select_ln110_39_reg_2196) ? 1'b1 : 1'b0);

assign icmp_ln110_26_fu_1761_p2 = ((select_ln93_51_fu_1729_p3 < select_ln93_52_fu_1739_p3) ? 1'b1 : 1'b0);

assign icmp_ln110_27_fu_1775_p2 = ((select_ln93_53_fu_1745_p3 < select_ln93_54_fu_1755_p3) ? 1'b1 : 1'b0);

assign icmp_ln110_28_fu_742_p2 = ((select_ln93_56_fu_660_p3 < select_ln93_59_fu_690_p3) ? 1'b1 : 1'b0);

assign icmp_ln110_29_fu_764_p2 = ((select_ln93_58_fu_682_p3 < select_ln93_60_fu_704_p3) ? 1'b1 : 1'b0);

assign icmp_ln110_2_fu_254_p2 = ((select_ln93_5_fu_180_p3 < select_ln93_6_fu_194_p3) ? 1'b1 : 1'b0);

assign icmp_ln110_30_fu_786_p2 = ((select_ln93_61_fu_712_p3 < select_ln93_62_fu_726_p3) ? 1'b1 : 1'b0);

assign icmp_ln110_31_fu_808_p2 = ((select_ln93_63_fu_734_p3 < tmp_17_fu_644_p4) ? 1'b1 : 1'b0);

assign icmp_ln110_32_fu_1192_p2 = ((select_ln93_64_fu_1132_p3 < select_ln93_67_fu_1154_p3) ? 1'b1 : 1'b0);

assign icmp_ln110_33_fu_1214_p2 = ((select_ln93_66_fu_1148_p3 < select_ln93_68_fu_1164_p3) ? 1'b1 : 1'b0);

assign icmp_ln110_34_fu_1236_p2 = ((select_ln93_69_fu_1170_p3 < select_ln93_70_fu_1180_p3) ? 1'b1 : 1'b0);

assign icmp_ln110_35_fu_1258_p2 = ((select_ln93_71_fu_1186_p3 < select_ln110_55_reg_2075) ? 1'b1 : 1'b0);

assign icmp_ln110_36_fu_1591_p2 = ((select_ln93_72_fu_1537_p3 < select_ln93_74_fu_1553_p3) ? 1'b1 : 1'b0);

assign icmp_ln110_37_fu_1605_p2 = ((select_ln93_73_fu_1547_p3 < select_ln93_75_fu_1563_p3) ? 1'b1 : 1'b0);

assign icmp_ln110_38_fu_1627_p2 = ((select_ln93_76_fu_1569_p3 < select_ln93_77_fu_1579_p3) ? 1'b1 : 1'b0);

assign icmp_ln110_39_fu_1649_p2 = ((select_ln93_78_fu_1585_p3 < select_ln110_63_reg_2256) ? 1'b1 : 1'b0);

assign icmp_ln110_3_fu_276_p2 = ((select_ln93_7_fu_202_p3 < trunc_ln72_8_fu_118_p1) ? 1'b1 : 1'b0);

assign icmp_ln110_40_fu_1825_p2 = ((select_ln93_79_fu_1793_p3 < select_ln93_80_fu_1803_p3) ? 1'b1 : 1'b0);

assign icmp_ln110_41_fu_1839_p2 = ((select_ln93_81_fu_1809_p3 < select_ln93_82_fu_1819_p3) ? 1'b1 : 1'b0);

assign icmp_ln110_4_fu_894_p2 = ((select_ln93_8_fu_834_p3 < select_ln93_11_fu_856_p3) ? 1'b1 : 1'b0);

assign icmp_ln110_5_fu_916_p2 = ((select_ln93_10_fu_850_p3 < select_ln93_12_fu_866_p3) ? 1'b1 : 1'b0);

assign icmp_ln110_6_fu_938_p2 = ((select_ln93_13_fu_872_p3 < select_ln93_14_fu_882_p3) ? 1'b1 : 1'b0);

assign icmp_ln110_7_fu_960_p2 = ((select_ln93_15_fu_888_p3 < select_ln110_7_reg_1949) ? 1'b1 : 1'b0);

assign icmp_ln110_8_fu_1335_p2 = ((select_ln93_16_fu_1281_p3 < select_ln93_18_fu_1297_p3) ? 1'b1 : 1'b0);

assign icmp_ln110_9_fu_1349_p2 = ((select_ln93_17_fu_1291_p3 < select_ln93_19_fu_1307_p3) ? 1'b1 : 1'b0);

assign icmp_ln110_fu_210_p2 = ((select_ln93_fu_128_p3 < select_ln93_3_fu_158_p3) ? 1'b1 : 1'b0);

assign icmp_ln93_10_fu_1303_p2 = ((select_ln110_10_reg_2101 < select_ln110_12_reg_2115) ? 1'b1 : 1'b0);

assign icmp_ln93_11_fu_1319_p2 = ((select_ln110_13_reg_2122 < select_ln110_14_reg_2129) ? 1'b1 : 1'b0);

assign icmp_ln93_12_fu_1661_p2 = ((select_ln110_16_reg_2262 < select_ln110_18_reg_2275) ? 1'b1 : 1'b0);

assign icmp_ln93_13_fu_1671_p2 = ((select_ln110_17_reg_2268 < select_ln110_19_reg_2281) ? 1'b1 : 1'b0);

assign icmp_ln93_14_fu_1687_p2 = ((select_ln110_20_reg_2288 < select_ln110_21_reg_2294) ? 1'b1 : 1'b0);

assign icmp_ln93_15_fu_1853_p2 = ((select_ln110_22_reg_2376 < select_ln110_23_reg_2382) ? 1'b1 : 1'b0);

assign icmp_ln93_16_fu_388_p2 = ((tmp_s_fu_298_p4 < tmp_1_fu_308_p4) ? 1'b1 : 1'b0);

assign icmp_ln93_17_fu_410_p2 = ((tmp_2_fu_318_p4 < tmp_3_fu_328_p4) ? 1'b1 : 1'b0);

assign icmp_ln93_18_fu_432_p2 = ((tmp_4_fu_338_p4 < tmp_5_fu_348_p4) ? 1'b1 : 1'b0);

assign icmp_ln93_19_fu_454_p2 = ((tmp_6_fu_358_p4 < tmp_7_fu_368_p4) ? 1'b1 : 1'b0);

assign icmp_ln93_1_fu_144_p2 = ((trunc_ln72_2_fu_94_p1 < trunc_ln72_3_fu_98_p1) ? 1'b1 : 1'b0);

assign icmp_ln93_20_fu_979_p2 = ((select_ln93_29_reg_1956 < select_ln110_25_reg_1970) ? 1'b1 : 1'b0);

assign icmp_ln93_21_fu_995_p2 = ((select_ln110_24_reg_1963 < select_ln110_27_reg_1984) ? 1'b1 : 1'b0);

assign icmp_ln93_22_fu_1011_p2 = ((select_ln110_26_reg_1977 < select_ln110_28_reg_1991) ? 1'b1 : 1'b0);

assign icmp_ln93_23_fu_1027_p2 = ((select_ln110_29_reg_1998 < select_ln110_30_reg_2005) ? 1'b1 : 1'b0);

assign icmp_ln93_24_fu_1405_p2 = ((select_ln93_37_reg_2142 < select_ln110_33_reg_2155) ? 1'b1 : 1'b0);

assign icmp_ln93_25_fu_1415_p2 = ((select_ln110_32_reg_2148 < select_ln110_35_reg_2168) ? 1'b1 : 1'b0);

assign icmp_ln93_26_fu_1431_p2 = ((select_ln110_34_reg_2161 < select_ln110_36_reg_2175) ? 1'b1 : 1'b0);

assign icmp_ln93_27_fu_1447_p2 = ((select_ln110_37_reg_2182 < select_ln110_38_reg_2189) ? 1'b1 : 1'b0);

assign icmp_ln93_28_fu_1725_p2 = ((select_ln110_40_reg_2300 < select_ln110_42_reg_2313) ? 1'b1 : 1'b0);

assign icmp_ln93_29_fu_1735_p2 = ((select_ln110_41_reg_2306 < select_ln110_43_reg_2319) ? 1'b1 : 1'b0);

assign icmp_ln93_2_fu_166_p2 = ((trunc_ln72_4_fu_102_p1 < trunc_ln72_5_fu_106_p1) ? 1'b1 : 1'b0);

assign icmp_ln93_30_fu_1751_p2 = ((select_ln110_44_reg_2326 < select_ln110_45_reg_2332) ? 1'b1 : 1'b0);

assign icmp_ln93_31_fu_1863_p2 = ((select_ln110_46_reg_2388 < select_ln110_47_reg_2394) ? 1'b1 : 1'b0);

assign icmp_ln93_32_fu_654_p2 = ((tmp_9_fu_564_p4 < tmp_10_fu_574_p4) ? 1'b1 : 1'b0);

assign icmp_ln93_33_fu_676_p2 = ((tmp_11_fu_584_p4 < tmp_12_fu_594_p4) ? 1'b1 : 1'b0);

assign icmp_ln93_34_fu_698_p2 = ((tmp_13_fu_604_p4 < tmp_14_fu_614_p4) ? 1'b1 : 1'b0);

assign icmp_ln93_35_fu_720_p2 = ((tmp_15_fu_624_p4 < tmp_16_fu_634_p4) ? 1'b1 : 1'b0);

assign icmp_ln93_36_fu_1128_p2 = ((select_ln93_57_reg_2019 < select_ln110_49_reg_2033) ? 1'b1 : 1'b0);

assign icmp_ln93_37_fu_1144_p2 = ((select_ln110_48_reg_2026 < select_ln110_51_reg_2047) ? 1'b1 : 1'b0);

assign icmp_ln93_38_fu_1160_p2 = ((select_ln110_50_reg_2040 < select_ln110_52_reg_2054) ? 1'b1 : 1'b0);

assign icmp_ln93_39_fu_1176_p2 = ((select_ln110_53_reg_2061 < select_ln110_54_reg_2068) ? 1'b1 : 1'b0);

assign icmp_ln93_3_fu_188_p2 = ((trunc_ln72_6_fu_110_p1 < trunc_ln72_7_fu_114_p1) ? 1'b1 : 1'b0);

assign icmp_ln93_40_fu_1533_p2 = ((select_ln93_65_reg_2202 < select_ln110_57_reg_2215) ? 1'b1 : 1'b0);

assign icmp_ln93_41_fu_1543_p2 = ((select_ln110_56_reg_2208 < select_ln110_59_reg_2228) ? 1'b1 : 1'b0);

assign icmp_ln93_42_fu_1559_p2 = ((select_ln110_58_reg_2221 < select_ln110_60_reg_2235) ? 1'b1 : 1'b0);

assign icmp_ln93_43_fu_1575_p2 = ((select_ln110_61_reg_2242 < select_ln110_62_reg_2249) ? 1'b1 : 1'b0);

assign icmp_ln93_44_fu_1789_p2 = ((select_ln110_64_reg_2338 < select_ln110_66_reg_2351) ? 1'b1 : 1'b0);

assign icmp_ln93_45_fu_1799_p2 = ((select_ln110_65_reg_2344 < select_ln110_67_reg_2357) ? 1'b1 : 1'b0);

assign icmp_ln93_46_fu_1815_p2 = ((select_ln110_68_reg_2364 < select_ln110_69_reg_2370) ? 1'b1 : 1'b0);

assign icmp_ln93_47_fu_1873_p2 = ((select_ln110_70_reg_2400 < select_ln110_71_reg_2406) ? 1'b1 : 1'b0);

assign icmp_ln93_4_fu_830_p2 = ((select_ln93_1_reg_1893 < select_ln110_1_reg_1907) ? 1'b1 : 1'b0);

assign icmp_ln93_5_fu_846_p2 = ((select_ln110_reg_1900 < select_ln110_3_reg_1921) ? 1'b1 : 1'b0);

assign icmp_ln93_6_fu_862_p2 = ((select_ln110_2_reg_1914 < select_ln110_4_reg_1928) ? 1'b1 : 1'b0);

assign icmp_ln93_7_fu_878_p2 = ((select_ln110_5_reg_1935 < select_ln110_6_reg_1942) ? 1'b1 : 1'b0);

assign icmp_ln93_8_fu_1277_p2 = ((select_ln93_9_reg_2082 < select_ln110_9_reg_2095) ? 1'b1 : 1'b0);

assign icmp_ln93_9_fu_1287_p2 = ((select_ln110_8_reg_2088 < select_ln110_11_reg_2108) ? 1'b1 : 1'b0);

assign icmp_ln93_fu_122_p2 = ((trunc_ln72_fu_86_p1 < trunc_ln72_1_fu_90_p1) ? 1'b1 : 1'b0);

assign out_val_fu_1883_p4 = {{{select_ln93_83_fu_1877_p3}, {select_ln93_55_fu_1867_p3}}, {select_ln93_27_fu_1857_p3}};

assign select_ln110_10_fu_922_p3 = ((icmp_ln110_5_fu_916_p2[0:0] == 1'b1) ? select_ln93_10_fu_850_p3 : select_ln93_12_fu_866_p3);

assign select_ln110_11_fu_930_p3 = ((icmp_ln110_5_fu_916_p2[0:0] == 1'b1) ? select_ln93_12_fu_866_p3 : select_ln93_10_fu_850_p3);

assign select_ln110_12_fu_944_p3 = ((icmp_ln110_6_fu_938_p2[0:0] == 1'b1) ? select_ln93_14_fu_882_p3 : select_ln93_13_fu_872_p3);

assign select_ln110_13_fu_952_p3 = ((icmp_ln110_6_fu_938_p2[0:0] == 1'b1) ? select_ln93_13_fu_872_p3 : select_ln93_14_fu_882_p3);

assign select_ln110_14_fu_965_p3 = ((icmp_ln110_7_fu_960_p2[0:0] == 1'b1) ? select_ln110_7_reg_1949 : select_ln93_15_fu_888_p3);

assign select_ln110_15_fu_972_p3 = ((icmp_ln110_7_fu_960_p2[0:0] == 1'b1) ? select_ln93_15_fu_888_p3 : select_ln110_7_reg_1949);

assign select_ln110_16_fu_1341_p3 = ((icmp_ln110_8_fu_1335_p2[0:0] == 1'b1) ? select_ln93_16_fu_1281_p3 : select_ln93_18_fu_1297_p3);

assign select_ln110_17_fu_1355_p3 = ((icmp_ln110_9_fu_1349_p2[0:0] == 1'b1) ? select_ln93_17_fu_1291_p3 : select_ln93_19_fu_1307_p3);

assign select_ln110_18_fu_1363_p3 = ((icmp_ln110_9_fu_1349_p2[0:0] == 1'b1) ? select_ln93_19_fu_1307_p3 : select_ln93_17_fu_1291_p3);

assign select_ln110_19_fu_1377_p3 = ((icmp_ln110_10_fu_1371_p2[0:0] == 1'b1) ? select_ln93_21_fu_1323_p3 : select_ln93_20_fu_1313_p3);

assign select_ln110_1_fu_224_p3 = ((icmp_ln110_fu_210_p2[0:0] == 1'b1) ? select_ln93_3_fu_158_p3 : select_ln93_fu_128_p3);

assign select_ln110_20_fu_1385_p3 = ((icmp_ln110_10_fu_1371_p2[0:0] == 1'b1) ? select_ln93_20_fu_1313_p3 : select_ln93_21_fu_1323_p3);

assign select_ln110_21_fu_1398_p3 = ((icmp_ln110_11_fu_1393_p2[0:0] == 1'b1) ? select_ln110_15_reg_2136 : select_ln93_22_fu_1329_p3);

assign select_ln110_22_fu_1703_p3 = ((icmp_ln110_12_fu_1697_p2[0:0] == 1'b1) ? select_ln93_23_fu_1665_p3 : select_ln93_24_fu_1675_p3);

assign select_ln110_23_fu_1717_p3 = ((icmp_ln110_13_fu_1711_p2[0:0] == 1'b1) ? select_ln93_26_fu_1691_p3 : select_ln93_25_fu_1681_p3);

assign select_ln110_24_fu_482_p3 = ((icmp_ln110_14_fu_476_p2[0:0] == 1'b1) ? select_ln93_28_fu_394_p3 : select_ln93_31_fu_424_p3);

assign select_ln110_25_fu_490_p3 = ((icmp_ln110_14_fu_476_p2[0:0] == 1'b1) ? select_ln93_31_fu_424_p3 : select_ln93_28_fu_394_p3);

assign select_ln110_26_fu_504_p3 = ((icmp_ln110_15_fu_498_p2[0:0] == 1'b1) ? select_ln93_30_fu_416_p3 : select_ln93_32_fu_438_p3);

assign select_ln110_27_fu_512_p3 = ((icmp_ln110_15_fu_498_p2[0:0] == 1'b1) ? select_ln93_32_fu_438_p3 : select_ln93_30_fu_416_p3);

assign select_ln110_28_fu_526_p3 = ((icmp_ln110_16_fu_520_p2[0:0] == 1'b1) ? select_ln93_34_fu_460_p3 : select_ln93_33_fu_446_p3);

assign select_ln110_29_fu_534_p3 = ((icmp_ln110_16_fu_520_p2[0:0] == 1'b1) ? select_ln93_33_fu_446_p3 : select_ln93_34_fu_460_p3);

assign select_ln110_2_fu_238_p3 = ((icmp_ln110_1_fu_232_p2[0:0] == 1'b1) ? select_ln93_2_fu_150_p3 : select_ln93_4_fu_172_p3);

assign select_ln110_30_fu_548_p3 = ((icmp_ln110_17_fu_542_p2[0:0] == 1'b1) ? tmp_8_fu_378_p4 : select_ln93_35_fu_468_p3);

assign select_ln110_31_fu_556_p3 = ((icmp_ln110_17_fu_542_p2[0:0] == 1'b1) ? select_ln93_35_fu_468_p3 : tmp_8_fu_378_p4);

assign select_ln110_32_fu_1049_p3 = ((icmp_ln110_18_fu_1043_p2[0:0] == 1'b1) ? select_ln93_36_fu_983_p3 : select_ln93_39_fu_1005_p3);

assign select_ln110_33_fu_1057_p3 = ((icmp_ln110_18_fu_1043_p2[0:0] == 1'b1) ? select_ln93_39_fu_1005_p3 : select_ln93_36_fu_983_p3);

assign select_ln110_34_fu_1071_p3 = ((icmp_ln110_19_fu_1065_p2[0:0] == 1'b1) ? select_ln93_38_fu_999_p3 : select_ln93_40_fu_1015_p3);

assign select_ln110_35_fu_1079_p3 = ((icmp_ln110_19_fu_1065_p2[0:0] == 1'b1) ? select_ln93_40_fu_1015_p3 : select_ln93_38_fu_999_p3);

assign select_ln110_36_fu_1093_p3 = ((icmp_ln110_20_fu_1087_p2[0:0] == 1'b1) ? select_ln93_42_fu_1031_p3 : select_ln93_41_fu_1021_p3);

assign select_ln110_37_fu_1101_p3 = ((icmp_ln110_20_fu_1087_p2[0:0] == 1'b1) ? select_ln93_41_fu_1021_p3 : select_ln93_42_fu_1031_p3);

assign select_ln110_38_fu_1114_p3 = ((icmp_ln110_21_fu_1109_p2[0:0] == 1'b1) ? select_ln110_31_reg_2012 : select_ln93_43_fu_1037_p3);

assign select_ln110_39_fu_1121_p3 = ((icmp_ln110_21_fu_1109_p2[0:0] == 1'b1) ? select_ln93_43_fu_1037_p3 : select_ln110_31_reg_2012);

assign select_ln110_3_fu_246_p3 = ((icmp_ln110_1_fu_232_p2[0:0] == 1'b1) ? select_ln93_4_fu_172_p3 : select_ln93_2_fu_150_p3);

assign select_ln110_40_fu_1469_p3 = ((icmp_ln110_22_fu_1463_p2[0:0] == 1'b1) ? select_ln93_44_fu_1409_p3 : select_ln93_46_fu_1425_p3);

assign select_ln110_41_fu_1483_p3 = ((icmp_ln110_23_fu_1477_p2[0:0] == 1'b1) ? select_ln93_45_fu_1419_p3 : select_ln93_47_fu_1435_p3);

assign select_ln110_42_fu_1491_p3 = ((icmp_ln110_23_fu_1477_p2[0:0] == 1'b1) ? select_ln93_47_fu_1435_p3 : select_ln93_45_fu_1419_p3);

assign select_ln110_43_fu_1505_p3 = ((icmp_ln110_24_fu_1499_p2[0:0] == 1'b1) ? select_ln93_49_fu_1451_p3 : select_ln93_48_fu_1441_p3);

assign select_ln110_44_fu_1513_p3 = ((icmp_ln110_24_fu_1499_p2[0:0] == 1'b1) ? select_ln93_48_fu_1441_p3 : select_ln93_49_fu_1451_p3);

assign select_ln110_45_fu_1526_p3 = ((icmp_ln110_25_fu_1521_p2[0:0] == 1'b1) ? select_ln110_39_reg_2196 : select_ln93_50_fu_1457_p3);

assign select_ln110_46_fu_1767_p3 = ((icmp_ln110_26_fu_1761_p2[0:0] == 1'b1) ? select_ln93_51_fu_1729_p3 : select_ln93_52_fu_1739_p3);

assign select_ln110_47_fu_1781_p3 = ((icmp_ln110_27_fu_1775_p2[0:0] == 1'b1) ? select_ln93_54_fu_1755_p3 : select_ln93_53_fu_1745_p3);

assign select_ln110_48_fu_748_p3 = ((icmp_ln110_28_fu_742_p2[0:0] == 1'b1) ? select_ln93_56_fu_660_p3 : select_ln93_59_fu_690_p3);

assign select_ln110_49_fu_756_p3 = ((icmp_ln110_28_fu_742_p2[0:0] == 1'b1) ? select_ln93_59_fu_690_p3 : select_ln93_56_fu_660_p3);

assign select_ln110_4_fu_260_p3 = ((icmp_ln110_2_fu_254_p2[0:0] == 1'b1) ? select_ln93_6_fu_194_p3 : select_ln93_5_fu_180_p3);

assign select_ln110_50_fu_770_p3 = ((icmp_ln110_29_fu_764_p2[0:0] == 1'b1) ? select_ln93_58_fu_682_p3 : select_ln93_60_fu_704_p3);

assign select_ln110_51_fu_778_p3 = ((icmp_ln110_29_fu_764_p2[0:0] == 1'b1) ? select_ln93_60_fu_704_p3 : select_ln93_58_fu_682_p3);

assign select_ln110_52_fu_792_p3 = ((icmp_ln110_30_fu_786_p2[0:0] == 1'b1) ? select_ln93_62_fu_726_p3 : select_ln93_61_fu_712_p3);

assign select_ln110_53_fu_800_p3 = ((icmp_ln110_30_fu_786_p2[0:0] == 1'b1) ? select_ln93_61_fu_712_p3 : select_ln93_62_fu_726_p3);

assign select_ln110_54_fu_814_p3 = ((icmp_ln110_31_fu_808_p2[0:0] == 1'b1) ? tmp_17_fu_644_p4 : select_ln93_63_fu_734_p3);

assign select_ln110_55_fu_822_p3 = ((icmp_ln110_31_fu_808_p2[0:0] == 1'b1) ? select_ln93_63_fu_734_p3 : tmp_17_fu_644_p4);

assign select_ln110_56_fu_1198_p3 = ((icmp_ln110_32_fu_1192_p2[0:0] == 1'b1) ? select_ln93_64_fu_1132_p3 : select_ln93_67_fu_1154_p3);

assign select_ln110_57_fu_1206_p3 = ((icmp_ln110_32_fu_1192_p2[0:0] == 1'b1) ? select_ln93_67_fu_1154_p3 : select_ln93_64_fu_1132_p3);

assign select_ln110_58_fu_1220_p3 = ((icmp_ln110_33_fu_1214_p2[0:0] == 1'b1) ? select_ln93_66_fu_1148_p3 : select_ln93_68_fu_1164_p3);

assign select_ln110_59_fu_1228_p3 = ((icmp_ln110_33_fu_1214_p2[0:0] == 1'b1) ? select_ln93_68_fu_1164_p3 : select_ln93_66_fu_1148_p3);

assign select_ln110_5_fu_268_p3 = ((icmp_ln110_2_fu_254_p2[0:0] == 1'b1) ? select_ln93_5_fu_180_p3 : select_ln93_6_fu_194_p3);

assign select_ln110_60_fu_1242_p3 = ((icmp_ln110_34_fu_1236_p2[0:0] == 1'b1) ? select_ln93_70_fu_1180_p3 : select_ln93_69_fu_1170_p3);

assign select_ln110_61_fu_1250_p3 = ((icmp_ln110_34_fu_1236_p2[0:0] == 1'b1) ? select_ln93_69_fu_1170_p3 : select_ln93_70_fu_1180_p3);

assign select_ln110_62_fu_1263_p3 = ((icmp_ln110_35_fu_1258_p2[0:0] == 1'b1) ? select_ln110_55_reg_2075 : select_ln93_71_fu_1186_p3);

assign select_ln110_63_fu_1270_p3 = ((icmp_ln110_35_fu_1258_p2[0:0] == 1'b1) ? select_ln93_71_fu_1186_p3 : select_ln110_55_reg_2075);

assign select_ln110_64_fu_1597_p3 = ((icmp_ln110_36_fu_1591_p2[0:0] == 1'b1) ? select_ln93_72_fu_1537_p3 : select_ln93_74_fu_1553_p3);

assign select_ln110_65_fu_1611_p3 = ((icmp_ln110_37_fu_1605_p2[0:0] == 1'b1) ? select_ln93_73_fu_1547_p3 : select_ln93_75_fu_1563_p3);

assign select_ln110_66_fu_1619_p3 = ((icmp_ln110_37_fu_1605_p2[0:0] == 1'b1) ? select_ln93_75_fu_1563_p3 : select_ln93_73_fu_1547_p3);

assign select_ln110_67_fu_1633_p3 = ((icmp_ln110_38_fu_1627_p2[0:0] == 1'b1) ? select_ln93_77_fu_1579_p3 : select_ln93_76_fu_1569_p3);

assign select_ln110_68_fu_1641_p3 = ((icmp_ln110_38_fu_1627_p2[0:0] == 1'b1) ? select_ln93_76_fu_1569_p3 : select_ln93_77_fu_1579_p3);

assign select_ln110_69_fu_1654_p3 = ((icmp_ln110_39_fu_1649_p2[0:0] == 1'b1) ? select_ln110_63_reg_2256 : select_ln93_78_fu_1585_p3);

assign select_ln110_6_fu_282_p3 = ((icmp_ln110_3_fu_276_p2[0:0] == 1'b1) ? trunc_ln72_8_fu_118_p1 : select_ln93_7_fu_202_p3);

assign select_ln110_70_fu_1831_p3 = ((icmp_ln110_40_fu_1825_p2[0:0] == 1'b1) ? select_ln93_79_fu_1793_p3 : select_ln93_80_fu_1803_p3);

assign select_ln110_71_fu_1845_p3 = ((icmp_ln110_41_fu_1839_p2[0:0] == 1'b1) ? select_ln93_82_fu_1819_p3 : select_ln93_81_fu_1809_p3);

assign select_ln110_7_fu_290_p3 = ((icmp_ln110_3_fu_276_p2[0:0] == 1'b1) ? select_ln93_7_fu_202_p3 : trunc_ln72_8_fu_118_p1);

assign select_ln110_8_fu_900_p3 = ((icmp_ln110_4_fu_894_p2[0:0] == 1'b1) ? select_ln93_8_fu_834_p3 : select_ln93_11_fu_856_p3);

assign select_ln110_9_fu_908_p3 = ((icmp_ln110_4_fu_894_p2[0:0] == 1'b1) ? select_ln93_11_fu_856_p3 : select_ln93_8_fu_834_p3);

assign select_ln110_fu_216_p3 = ((icmp_ln110_fu_210_p2[0:0] == 1'b1) ? select_ln93_fu_128_p3 : select_ln93_3_fu_158_p3);

assign select_ln93_10_fu_850_p3 = ((icmp_ln93_5_fu_846_p2[0:0] == 1'b1) ? select_ln110_reg_1900 : select_ln110_3_reg_1921);

assign select_ln93_11_fu_856_p3 = ((icmp_ln93_5_fu_846_p2[0:0] == 1'b1) ? select_ln110_3_reg_1921 : select_ln110_reg_1900);

assign select_ln93_12_fu_866_p3 = ((icmp_ln93_6_fu_862_p2[0:0] == 1'b1) ? select_ln110_4_reg_1928 : select_ln110_2_reg_1914);

assign select_ln93_13_fu_872_p3 = ((icmp_ln93_6_fu_862_p2[0:0] == 1'b1) ? select_ln110_2_reg_1914 : select_ln110_4_reg_1928);

assign select_ln93_14_fu_882_p3 = ((icmp_ln93_7_fu_878_p2[0:0] == 1'b1) ? select_ln110_6_reg_1942 : select_ln110_5_reg_1935);

assign select_ln93_15_fu_888_p3 = ((icmp_ln93_7_fu_878_p2[0:0] == 1'b1) ? select_ln110_5_reg_1935 : select_ln110_6_reg_1942);

assign select_ln93_16_fu_1281_p3 = ((icmp_ln93_8_fu_1277_p2[0:0] == 1'b1) ? select_ln93_9_reg_2082 : select_ln110_9_reg_2095);

assign select_ln93_17_fu_1291_p3 = ((icmp_ln93_9_fu_1287_p2[0:0] == 1'b1) ? select_ln110_8_reg_2088 : select_ln110_11_reg_2108);

assign select_ln93_18_fu_1297_p3 = ((icmp_ln93_9_fu_1287_p2[0:0] == 1'b1) ? select_ln110_11_reg_2108 : select_ln110_8_reg_2088);

assign select_ln93_19_fu_1307_p3 = ((icmp_ln93_10_fu_1303_p2[0:0] == 1'b1) ? select_ln110_12_reg_2115 : select_ln110_10_reg_2101);

assign select_ln93_1_fu_136_p3 = ((icmp_ln93_fu_122_p2[0:0] == 1'b1) ? trunc_ln72_1_fu_90_p1 : trunc_ln72_fu_86_p1);

assign select_ln93_20_fu_1313_p3 = ((icmp_ln93_10_fu_1303_p2[0:0] == 1'b1) ? select_ln110_10_reg_2101 : select_ln110_12_reg_2115);

assign select_ln93_21_fu_1323_p3 = ((icmp_ln93_11_fu_1319_p2[0:0] == 1'b1) ? select_ln110_14_reg_2129 : select_ln110_13_reg_2122);

assign select_ln93_22_fu_1329_p3 = ((icmp_ln93_11_fu_1319_p2[0:0] == 1'b1) ? select_ln110_13_reg_2122 : select_ln110_14_reg_2129);

assign select_ln93_23_fu_1665_p3 = ((icmp_ln93_12_fu_1661_p2[0:0] == 1'b1) ? select_ln110_16_reg_2262 : select_ln110_18_reg_2275);

assign select_ln93_24_fu_1675_p3 = ((icmp_ln93_13_fu_1671_p2[0:0] == 1'b1) ? select_ln110_19_reg_2281 : select_ln110_17_reg_2268);

assign select_ln93_25_fu_1681_p3 = ((icmp_ln93_13_fu_1671_p2[0:0] == 1'b1) ? select_ln110_17_reg_2268 : select_ln110_19_reg_2281);

assign select_ln93_26_fu_1691_p3 = ((icmp_ln93_14_fu_1687_p2[0:0] == 1'b1) ? select_ln110_21_reg_2294 : select_ln110_20_reg_2288);

assign select_ln93_27_fu_1857_p3 = ((icmp_ln93_15_fu_1853_p2[0:0] == 1'b1) ? select_ln110_23_reg_2382 : select_ln110_22_reg_2376);

assign select_ln93_28_fu_394_p3 = ((icmp_ln93_16_fu_388_p2[0:0] == 1'b1) ? tmp_s_fu_298_p4 : tmp_1_fu_308_p4);

assign select_ln93_29_fu_402_p3 = ((icmp_ln93_16_fu_388_p2[0:0] == 1'b1) ? tmp_1_fu_308_p4 : tmp_s_fu_298_p4);

assign select_ln93_2_fu_150_p3 = ((icmp_ln93_1_fu_144_p2[0:0] == 1'b1) ? trunc_ln72_2_fu_94_p1 : trunc_ln72_3_fu_98_p1);

assign select_ln93_30_fu_416_p3 = ((icmp_ln93_17_fu_410_p2[0:0] == 1'b1) ? tmp_2_fu_318_p4 : tmp_3_fu_328_p4);

assign select_ln93_31_fu_424_p3 = ((icmp_ln93_17_fu_410_p2[0:0] == 1'b1) ? tmp_3_fu_328_p4 : tmp_2_fu_318_p4);

assign select_ln93_32_fu_438_p3 = ((icmp_ln93_18_fu_432_p2[0:0] == 1'b1) ? tmp_5_fu_348_p4 : tmp_4_fu_338_p4);

assign select_ln93_33_fu_446_p3 = ((icmp_ln93_18_fu_432_p2[0:0] == 1'b1) ? tmp_4_fu_338_p4 : tmp_5_fu_348_p4);

assign select_ln93_34_fu_460_p3 = ((icmp_ln93_19_fu_454_p2[0:0] == 1'b1) ? tmp_7_fu_368_p4 : tmp_6_fu_358_p4);

assign select_ln93_35_fu_468_p3 = ((icmp_ln93_19_fu_454_p2[0:0] == 1'b1) ? tmp_6_fu_358_p4 : tmp_7_fu_368_p4);

assign select_ln93_36_fu_983_p3 = ((icmp_ln93_20_fu_979_p2[0:0] == 1'b1) ? select_ln93_29_reg_1956 : select_ln110_25_reg_1970);

assign select_ln93_37_fu_989_p3 = ((icmp_ln93_20_fu_979_p2[0:0] == 1'b1) ? select_ln110_25_reg_1970 : select_ln93_29_reg_1956);

assign select_ln93_38_fu_999_p3 = ((icmp_ln93_21_fu_995_p2[0:0] == 1'b1) ? select_ln110_24_reg_1963 : select_ln110_27_reg_1984);

assign select_ln93_39_fu_1005_p3 = ((icmp_ln93_21_fu_995_p2[0:0] == 1'b1) ? select_ln110_27_reg_1984 : select_ln110_24_reg_1963);

assign select_ln93_3_fu_158_p3 = ((icmp_ln93_1_fu_144_p2[0:0] == 1'b1) ? trunc_ln72_3_fu_98_p1 : trunc_ln72_2_fu_94_p1);

assign select_ln93_40_fu_1015_p3 = ((icmp_ln93_22_fu_1011_p2[0:0] == 1'b1) ? select_ln110_28_reg_1991 : select_ln110_26_reg_1977);

assign select_ln93_41_fu_1021_p3 = ((icmp_ln93_22_fu_1011_p2[0:0] == 1'b1) ? select_ln110_26_reg_1977 : select_ln110_28_reg_1991);

assign select_ln93_42_fu_1031_p3 = ((icmp_ln93_23_fu_1027_p2[0:0] == 1'b1) ? select_ln110_30_reg_2005 : select_ln110_29_reg_1998);

assign select_ln93_43_fu_1037_p3 = ((icmp_ln93_23_fu_1027_p2[0:0] == 1'b1) ? select_ln110_29_reg_1998 : select_ln110_30_reg_2005);

assign select_ln93_44_fu_1409_p3 = ((icmp_ln93_24_fu_1405_p2[0:0] == 1'b1) ? select_ln93_37_reg_2142 : select_ln110_33_reg_2155);

assign select_ln93_45_fu_1419_p3 = ((icmp_ln93_25_fu_1415_p2[0:0] == 1'b1) ? select_ln110_32_reg_2148 : select_ln110_35_reg_2168);

assign select_ln93_46_fu_1425_p3 = ((icmp_ln93_25_fu_1415_p2[0:0] == 1'b1) ? select_ln110_35_reg_2168 : select_ln110_32_reg_2148);

assign select_ln93_47_fu_1435_p3 = ((icmp_ln93_26_fu_1431_p2[0:0] == 1'b1) ? select_ln110_36_reg_2175 : select_ln110_34_reg_2161);

assign select_ln93_48_fu_1441_p3 = ((icmp_ln93_26_fu_1431_p2[0:0] == 1'b1) ? select_ln110_34_reg_2161 : select_ln110_36_reg_2175);

assign select_ln93_49_fu_1451_p3 = ((icmp_ln93_27_fu_1447_p2[0:0] == 1'b1) ? select_ln110_38_reg_2189 : select_ln110_37_reg_2182);

assign select_ln93_4_fu_172_p3 = ((icmp_ln93_2_fu_166_p2[0:0] == 1'b1) ? trunc_ln72_5_fu_106_p1 : trunc_ln72_4_fu_102_p1);

assign select_ln93_50_fu_1457_p3 = ((icmp_ln93_27_fu_1447_p2[0:0] == 1'b1) ? select_ln110_37_reg_2182 : select_ln110_38_reg_2189);

assign select_ln93_51_fu_1729_p3 = ((icmp_ln93_28_fu_1725_p2[0:0] == 1'b1) ? select_ln110_40_reg_2300 : select_ln110_42_reg_2313);

assign select_ln93_52_fu_1739_p3 = ((icmp_ln93_29_fu_1735_p2[0:0] == 1'b1) ? select_ln110_43_reg_2319 : select_ln110_41_reg_2306);

assign select_ln93_53_fu_1745_p3 = ((icmp_ln93_29_fu_1735_p2[0:0] == 1'b1) ? select_ln110_41_reg_2306 : select_ln110_43_reg_2319);

assign select_ln93_54_fu_1755_p3 = ((icmp_ln93_30_fu_1751_p2[0:0] == 1'b1) ? select_ln110_45_reg_2332 : select_ln110_44_reg_2326);

assign select_ln93_55_fu_1867_p3 = ((icmp_ln93_31_fu_1863_p2[0:0] == 1'b1) ? select_ln110_47_reg_2394 : select_ln110_46_reg_2388);

assign select_ln93_56_fu_660_p3 = ((icmp_ln93_32_fu_654_p2[0:0] == 1'b1) ? tmp_9_fu_564_p4 : tmp_10_fu_574_p4);

assign select_ln93_57_fu_668_p3 = ((icmp_ln93_32_fu_654_p2[0:0] == 1'b1) ? tmp_10_fu_574_p4 : tmp_9_fu_564_p4);

assign select_ln93_58_fu_682_p3 = ((icmp_ln93_33_fu_676_p2[0:0] == 1'b1) ? tmp_11_fu_584_p4 : tmp_12_fu_594_p4);

assign select_ln93_59_fu_690_p3 = ((icmp_ln93_33_fu_676_p2[0:0] == 1'b1) ? tmp_12_fu_594_p4 : tmp_11_fu_584_p4);

assign select_ln93_5_fu_180_p3 = ((icmp_ln93_2_fu_166_p2[0:0] == 1'b1) ? trunc_ln72_4_fu_102_p1 : trunc_ln72_5_fu_106_p1);

assign select_ln93_60_fu_704_p3 = ((icmp_ln93_34_fu_698_p2[0:0] == 1'b1) ? tmp_14_fu_614_p4 : tmp_13_fu_604_p4);

assign select_ln93_61_fu_712_p3 = ((icmp_ln93_34_fu_698_p2[0:0] == 1'b1) ? tmp_13_fu_604_p4 : tmp_14_fu_614_p4);

assign select_ln93_62_fu_726_p3 = ((icmp_ln93_35_fu_720_p2[0:0] == 1'b1) ? tmp_16_fu_634_p4 : tmp_15_fu_624_p4);

assign select_ln93_63_fu_734_p3 = ((icmp_ln93_35_fu_720_p2[0:0] == 1'b1) ? tmp_15_fu_624_p4 : tmp_16_fu_634_p4);

assign select_ln93_64_fu_1132_p3 = ((icmp_ln93_36_fu_1128_p2[0:0] == 1'b1) ? select_ln93_57_reg_2019 : select_ln110_49_reg_2033);

assign select_ln93_65_fu_1138_p3 = ((icmp_ln93_36_fu_1128_p2[0:0] == 1'b1) ? select_ln110_49_reg_2033 : select_ln93_57_reg_2019);

assign select_ln93_66_fu_1148_p3 = ((icmp_ln93_37_fu_1144_p2[0:0] == 1'b1) ? select_ln110_48_reg_2026 : select_ln110_51_reg_2047);

assign select_ln93_67_fu_1154_p3 = ((icmp_ln93_37_fu_1144_p2[0:0] == 1'b1) ? select_ln110_51_reg_2047 : select_ln110_48_reg_2026);

assign select_ln93_68_fu_1164_p3 = ((icmp_ln93_38_fu_1160_p2[0:0] == 1'b1) ? select_ln110_52_reg_2054 : select_ln110_50_reg_2040);

assign select_ln93_69_fu_1170_p3 = ((icmp_ln93_38_fu_1160_p2[0:0] == 1'b1) ? select_ln110_50_reg_2040 : select_ln110_52_reg_2054);

assign select_ln93_6_fu_194_p3 = ((icmp_ln93_3_fu_188_p2[0:0] == 1'b1) ? trunc_ln72_7_fu_114_p1 : trunc_ln72_6_fu_110_p1);

assign select_ln93_70_fu_1180_p3 = ((icmp_ln93_39_fu_1176_p2[0:0] == 1'b1) ? select_ln110_54_reg_2068 : select_ln110_53_reg_2061);

assign select_ln93_71_fu_1186_p3 = ((icmp_ln93_39_fu_1176_p2[0:0] == 1'b1) ? select_ln110_53_reg_2061 : select_ln110_54_reg_2068);

assign select_ln93_72_fu_1537_p3 = ((icmp_ln93_40_fu_1533_p2[0:0] == 1'b1) ? select_ln93_65_reg_2202 : select_ln110_57_reg_2215);

assign select_ln93_73_fu_1547_p3 = ((icmp_ln93_41_fu_1543_p2[0:0] == 1'b1) ? select_ln110_56_reg_2208 : select_ln110_59_reg_2228);

assign select_ln93_74_fu_1553_p3 = ((icmp_ln93_41_fu_1543_p2[0:0] == 1'b1) ? select_ln110_59_reg_2228 : select_ln110_56_reg_2208);

assign select_ln93_75_fu_1563_p3 = ((icmp_ln93_42_fu_1559_p2[0:0] == 1'b1) ? select_ln110_60_reg_2235 : select_ln110_58_reg_2221);

assign select_ln93_76_fu_1569_p3 = ((icmp_ln93_42_fu_1559_p2[0:0] == 1'b1) ? select_ln110_58_reg_2221 : select_ln110_60_reg_2235);

assign select_ln93_77_fu_1579_p3 = ((icmp_ln93_43_fu_1575_p2[0:0] == 1'b1) ? select_ln110_62_reg_2249 : select_ln110_61_reg_2242);

assign select_ln93_78_fu_1585_p3 = ((icmp_ln93_43_fu_1575_p2[0:0] == 1'b1) ? select_ln110_61_reg_2242 : select_ln110_62_reg_2249);

assign select_ln93_79_fu_1793_p3 = ((icmp_ln93_44_fu_1789_p2[0:0] == 1'b1) ? select_ln110_64_reg_2338 : select_ln110_66_reg_2351);

assign select_ln93_7_fu_202_p3 = ((icmp_ln93_3_fu_188_p2[0:0] == 1'b1) ? trunc_ln72_6_fu_110_p1 : trunc_ln72_7_fu_114_p1);

assign select_ln93_80_fu_1803_p3 = ((icmp_ln93_45_fu_1799_p2[0:0] == 1'b1) ? select_ln110_67_reg_2357 : select_ln110_65_reg_2344);

assign select_ln93_81_fu_1809_p3 = ((icmp_ln93_45_fu_1799_p2[0:0] == 1'b1) ? select_ln110_65_reg_2344 : select_ln110_67_reg_2357);

assign select_ln93_82_fu_1819_p3 = ((icmp_ln93_46_fu_1815_p2[0:0] == 1'b1) ? select_ln110_69_reg_2370 : select_ln110_68_reg_2364);

assign select_ln93_83_fu_1877_p3 = ((icmp_ln93_47_fu_1873_p2[0:0] == 1'b1) ? select_ln110_71_reg_2406 : select_ln110_70_reg_2400);

assign select_ln93_8_fu_834_p3 = ((icmp_ln93_4_fu_830_p2[0:0] == 1'b1) ? select_ln93_1_reg_1893 : select_ln110_1_reg_1907);

assign select_ln93_9_fu_840_p3 = ((icmp_ln93_4_fu_830_p2[0:0] == 1'b1) ? select_ln110_1_reg_1907 : select_ln93_1_reg_1893);

assign select_ln93_fu_128_p3 = ((icmp_ln93_fu_122_p2[0:0] == 1'b1) ? trunc_ln72_fu_86_p1 : trunc_ln72_1_fu_90_p1);

assign tmp_10_fu_574_p4 = {{src_buf_0_1_val_int_reg[23:16]}};

assign tmp_11_fu_584_p4 = {{src_buf_0_2_val_int_reg[23:16]}};

assign tmp_12_fu_594_p4 = {{src_buf_1_0_val_int_reg[23:16]}};

assign tmp_13_fu_604_p4 = {{src_buf_1_1_val_int_reg[23:16]}};

assign tmp_14_fu_614_p4 = {{src_buf_1_2_val_int_reg[23:16]}};

assign tmp_15_fu_624_p4 = {{src_buf_2_0_val_int_reg[23:16]}};

assign tmp_16_fu_634_p4 = {{src_buf_2_1_val_int_reg[23:16]}};

assign tmp_17_fu_644_p4 = {{src_buf_2_2_val_int_reg[23:16]}};

assign tmp_1_fu_308_p4 = {{src_buf_0_1_val_int_reg[15:8]}};

assign tmp_2_fu_318_p4 = {{src_buf_0_2_val_int_reg[15:8]}};

assign tmp_3_fu_328_p4 = {{src_buf_1_0_val_int_reg[15:8]}};

assign tmp_4_fu_338_p4 = {{src_buf_1_1_val_int_reg[15:8]}};

assign tmp_5_fu_348_p4 = {{src_buf_1_2_val_int_reg[15:8]}};

assign tmp_6_fu_358_p4 = {{src_buf_2_0_val_int_reg[15:8]}};

assign tmp_7_fu_368_p4 = {{src_buf_2_1_val_int_reg[15:8]}};

assign tmp_8_fu_378_p4 = {{src_buf_2_2_val_int_reg[15:8]}};

assign tmp_9_fu_564_p4 = {{src_buf_0_0_val_int_reg[23:16]}};

assign tmp_s_fu_298_p4 = {{src_buf_0_0_val_int_reg[15:8]}};

assign trunc_ln72_1_fu_90_p1 = src_buf_0_1_val_int_reg[7:0];

assign trunc_ln72_2_fu_94_p1 = src_buf_0_2_val_int_reg[7:0];

assign trunc_ln72_3_fu_98_p1 = src_buf_1_0_val_int_reg[7:0];

assign trunc_ln72_4_fu_102_p1 = src_buf_1_1_val_int_reg[7:0];

assign trunc_ln72_5_fu_106_p1 = src_buf_1_2_val_int_reg[7:0];

assign trunc_ln72_6_fu_110_p1 = src_buf_2_0_val_int_reg[7:0];

assign trunc_ln72_7_fu_114_p1 = src_buf_2_1_val_int_reg[7:0];

assign trunc_ln72_8_fu_118_p1 = src_buf_2_2_val_int_reg[7:0];

assign trunc_ln72_fu_86_p1 = src_buf_0_0_val_int_reg[7:0];

endmodule //median_blur_accel_xFMedianProc_3_1_16_3_9_s
