[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/OneNet/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] ${SURELOG_DIR}/tests/OneNet/dut.v:1:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/OneNet/dut.v:1:1: Compile module "work@dut".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/OneNet/dut.v:1:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
cont_assign                                            1
design                                                 1
logic_net                                              4
logic_typespec                                         6
module_inst                                            3
port                                                   4
ref_obj                                                6
ref_typespec                                           6
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/OneNet/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/OneNet/slpp_unit/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/OneNet/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiName:work@dut
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNet/dut.v, line:1:1, endln:3:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.i), line:1:24, endln:1:25
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNet/dut.v, line:1:1, endln:3:10
    |vpiName:i
    |vpiFullName:work@dut.i
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut.o), line:1:38, endln:1:39
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNet/dut.v, line:1:1, endln:3:10
    |vpiName:o
    |vpiFullName:work@dut.o
    |vpiNetType:48
  |vpiPort:
  \_port: (i), line:1:24, endln:1:25
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNet/dut.v, line:1:1, endln:3:10
    |vpiName:i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.i.i), line:1:24, endln:1:25
      |vpiParent:
      \_port: (i), line:1:24, endln:1:25
      |vpiName:i
      |vpiFullName:work@dut.i.i
      |vpiActual:
      \_logic_net: (work@dut.i), line:1:24, endln:1:25
    |vpiTypedef:
    \_ref_typespec: (work@dut.i)
      |vpiParent:
      \_port: (i), line:1:24, endln:1:25
      |vpiFullName:work@dut.i
      |vpiActual:
      \_logic_typespec: , line:1:19, endln:1:23
  |vpiPort:
  \_port: (o), line:1:38, endln:1:39
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNet/dut.v, line:1:1, endln:3:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.o.o), line:1:38, endln:1:39
      |vpiParent:
      \_port: (o), line:1:38, endln:1:39
      |vpiName:o
      |vpiFullName:work@dut.o.o
      |vpiActual:
      \_logic_net: (work@dut.o), line:1:38, endln:1:39
    |vpiTypedef:
    \_ref_typespec: (work@dut.o)
      |vpiParent:
      \_port: (o), line:1:38, endln:1:39
      |vpiFullName:work@dut.o
      |vpiActual:
      \_logic_typespec: , line:1:34, endln:1:37
  |vpiContAssign:
  \_cont_assign: , line:2:10, endln:2:15
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNet/dut.v, line:1:1, endln:3:10
    |vpiRhs:
    \_ref_obj: (work@dut.i), line:2:14, endln:2:15
      |vpiParent:
      \_cont_assign: , line:2:10, endln:2:15
      |vpiName:i
      |vpiFullName:work@dut.i
      |vpiActual:
      \_logic_net: (work@dut.i), line:1:24, endln:1:25
    |vpiLhs:
    \_ref_obj: (work@dut.o), line:2:10, endln:2:11
      |vpiParent:
      \_cont_assign: , line:2:10, endln:2:15
      |vpiName:o
      |vpiFullName:work@dut.o
      |vpiActual:
      \_logic_net: (work@dut.o), line:1:38, endln:1:39
|uhdmtopModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNet/dut.v, line:1:1, endln:3:10
  |vpiName:work@dut
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@dut.i), line:1:24, endln:1:25
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNet/dut.v, line:1:1, endln:3:10
    |vpiTypespec:
    \_ref_typespec: (work@dut.i)
      |vpiParent:
      \_logic_net: (work@dut.i), line:1:24, endln:1:25
      |vpiFullName:work@dut.i
      |vpiActual:
      \_logic_typespec: , line:1:19, endln:1:23
    |vpiName:i
    |vpiFullName:work@dut.i
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut.o), line:1:38, endln:1:39
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNet/dut.v, line:1:1, endln:3:10
    |vpiTypespec:
    \_ref_typespec: (work@dut.o)
      |vpiParent:
      \_logic_net: (work@dut.o), line:1:38, endln:1:39
      |vpiFullName:work@dut.o
      |vpiActual:
      \_logic_typespec: , line:1:34, endln:1:37
    |vpiName:o
    |vpiFullName:work@dut.o
    |vpiNetType:48
  |vpiTopModule:1
  |vpiPort:
  \_port: (i), line:1:24, endln:1:25
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNet/dut.v, line:1:1, endln:3:10
    |vpiName:i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.i), line:1:24, endln:1:25
      |vpiParent:
      \_port: (i), line:1:24, endln:1:25
      |vpiName:i
      |vpiFullName:work@dut.i
      |vpiActual:
      \_logic_net: (work@dut.i), line:1:24, endln:1:25
    |vpiTypedef:
    \_ref_typespec: (work@dut.i)
      |vpiParent:
      \_port: (i), line:1:24, endln:1:25
      |vpiFullName:work@dut.i
      |vpiActual:
      \_logic_typespec: , line:1:19, endln:1:23
  |vpiPort:
  \_port: (o), line:1:38, endln:1:39
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNet/dut.v, line:1:1, endln:3:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.o), line:1:38, endln:1:39
      |vpiParent:
      \_port: (o), line:1:38, endln:1:39
      |vpiName:o
      |vpiFullName:work@dut.o
      |vpiActual:
      \_logic_net: (work@dut.o), line:1:38, endln:1:39
    |vpiTypedef:
    \_ref_typespec: (work@dut.o)
      |vpiParent:
      \_port: (o), line:1:38, endln:1:39
      |vpiFullName:work@dut.o
      |vpiActual:
      \_logic_typespec: , line:1:34, endln:1:37
  |vpiContAssign:
  \_cont_assign: , line:2:10, endln:2:15
\_weaklyReferenced:
\_logic_typespec: , line:1:19, endln:1:23
\_logic_typespec: , line:1:34, endln:1:37
\_logic_typespec: , line:1:19, endln:1:23
  |vpiParent:
  \_logic_net: (work@dut.i), line:1:24, endln:1:25
\_logic_typespec: , line:1:34, endln:1:37
\_logic_typespec: , line:1:19, endln:1:23
\_logic_typespec: , line:1:34, endln:1:37
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/OneNet/dut.v | ${SURELOG_DIR}/build/regression/OneNet/roundtrip/dut_000.v | 1 | 3 |