library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity memoriaRAM is
	generic (
		dataWidth: natural := 8;
		addrWidth: natural := 8
	);
	port
	(	
		addr     : in std_logic_vector(addrWidth-1 downto 0);
		we, re   : in std_logic;
		habilita : in std_logic;
		clk      : in std_logic;
		dado_in  : in std_logic_vector(dataWidth-1 downto 0);
		dado_out : out std_logic_vector(dataWidth-1 downto 0)
	);
end entity;

architecture rtl of memoriaRAM