**NOTE** : The main branch contains a Multi-cycle FSM implementation of the 32IM RISC-V instruction set. Whilst the pipelining branch contains a pipelined version(WIP).
