/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 2000.0;
	SIMULATION_TIME = 0.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 0.0;
	GRID_DUTY_CYCLE = 50;
}

SIGNAL("cpu_vlg_vec_tst|Clock")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Reset")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|ALU_Input_1_out[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|ALU_Input_1_out[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|ALU_Input_1_out[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|ALU_Input_1_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|ALU_Input_1_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|ALU_Input_1_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|ALU_Input_1_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|ALU_Input_1_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|ALU_Input_2_out[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|ALU_Input_2_out[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|ALU_Input_2_out[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|ALU_Input_2_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|ALU_Input_2_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|ALU_Input_2_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|ALU_Input_2_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|ALU_Input_2_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|ALU_Result_out[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|ALU_Result_out[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|ALU_Result_out[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|ALU_Result_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|ALU_Result_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|ALU_Result_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|ALU_Result_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|ALU_Result_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Branch_NE_out")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Branch_out")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|EXMEM_ALU_Result_out[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|EXMEM_ALU_Result_out[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|EXMEM_ALU_Result_out[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|EXMEM_ALU_Result_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|EXMEM_ALU_Result_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|EXMEM_ALU_Result_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|EXMEM_ALU_Result_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|EXMEM_ALU_Result_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|EXMEM_Register_Rd_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|EXMEM_Register_Rd_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|EXMEM_Register_Rd_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|EXMEM_Register_Rd_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|EXMEM_Register_Rd_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|EXMEM_RegWrite_out")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|ForwardA_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|ForwardA_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|ForwardB_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|ForwardB_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|HDU_MemWrite_out")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|HDU_RegWrite_out")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IDEX_MemRead_out")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IDEX_Register_Rs_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IDEX_Register_Rs_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IDEX_Register_Rs_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IDEX_Register_Rs_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IDEX_Register_Rs_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IDEX_Register_Rt_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IDEX_Register_Rt_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IDEX_Register_Rt_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IDEX_Register_Rt_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IDEX_Register_Rt_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_AddResult_out[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_AddResult_out[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_AddResult_out[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_AddResult_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_AddResult_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_AddResult_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_AddResult_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_AddResult_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_Branch_out")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_BranchNE_out")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_Flush_out")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_PCPlus4_out[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_PCPlus4_out[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_PCPlus4_out[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_PCPlus4_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_PCPlus4_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_PCPlus4_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_PCPlus4_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_PCPlus4_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_ReadData1_out[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_ReadData1_out[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_ReadData1_out[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_ReadData1_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_ReadData1_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_ReadData1_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_ReadData1_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_ReadData1_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_ReadData2_out[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_ReadData2_out[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_ReadData2_out[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_ReadData2_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_ReadData2_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_ReadData2_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_ReadData2_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_ReadData2_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_SignExtend_out[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_SignExtend_out[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_SignExtend_out[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_SignExtend_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_SignExtend_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_SignExtend_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_SignExtend_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_SignExtend_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_Zero_out[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_Zero_out[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_Zero_out[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_Zero_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_Zero_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_Zero_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_Zero_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IF_Zero_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IFID_Register_Rs_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IFID_Register_Rs_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IFID_Register_Rs_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IFID_Register_Rs_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IFID_Register_Rs_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IFID_Register_Rt_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IFID_Register_Rt_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IFID_Register_Rt_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IFID_Register_Rt_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|IFID_Register_Rt_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Instruction_out[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Instruction_out[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Instruction_out[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Instruction_out[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Instruction_out[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Instruction_out[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Instruction_out[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Instruction_out[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Instruction_out[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Instruction_out[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Instruction_out[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Instruction_out[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Instruction_out[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Instruction_out[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Instruction_out[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Instruction_out[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Instruction_out[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Instruction_out[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Instruction_out[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Instruction_out[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Instruction_out[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Instruction_out[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Instruction_out[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Instruction_out[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Instruction_out[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Instruction_out[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Instruction_out[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Instruction_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Instruction_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Instruction_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Instruction_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Instruction_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Mem_Address_out[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Mem_Address_out[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Mem_Address_out[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Mem_Address_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Mem_Address_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Mem_Address_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Mem_Address_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Mem_Address_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|MemRead_out")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|MemReadData_out[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|MemReadData_out[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|MemReadData_out[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|MemReadData_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|MemReadData_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|MemReadData_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|MemReadData_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|MemReadData_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|MEMWB_Read_Data_out[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|MEMWB_Read_Data_out[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|MEMWB_Read_Data_out[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|MEMWB_Read_Data_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|MEMWB_Read_Data_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|MEMWB_Read_Data_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|MEMWB_Read_Data_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|MEMWB_Read_Data_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|MEMWB_Register_Rd_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|MEMWB_Register_Rd_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|MEMWB_Register_Rd_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|MEMWB_Register_Rd_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|MEMWB_Register_Rd_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|MEMWB_RegWrite_out")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|MemWrite_Data_out[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|MemWrite_Data_out[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|MemWrite_Data_out[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|MemWrite_Data_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|MemWrite_Data_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|MemWrite_Data_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|MemWrite_Data_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|MemWrite_Data_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|MemWrite_out")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|PC[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|PC[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|PC[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|PC[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|PC[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|PC[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|PC[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|PC[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Read_Data1_out[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Read_Data1_out[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Read_Data1_out[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Read_Data1_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Read_Data1_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Read_Data1_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Read_Data1_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Read_Data1_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Read_Data2_out[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Read_Data2_out[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Read_Data2_out[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Read_Data2_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Read_Data2_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Read_Data2_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Read_Data2_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Read_Data2_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|RegWrite_out")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|RegWriteData_out[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|RegWriteData_out[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|RegWriteData_out[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|RegWriteData_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|RegWriteData_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|RegWriteData_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|RegWriteData_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|RegWriteData_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|STALL_out")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|WriteRegister_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|WriteRegister_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|WriteRegister_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|WriteRegister_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|WriteRegister_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|Zero_out")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|sampler")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|gnd")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|vcc")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|unknown")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|devclrn")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|devpor")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|devoe")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[25][0]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[21][0]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[17][0]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[29][0]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[23][0]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[7][0]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[1][0]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[26][1]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[23][1]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[27][1]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[19][1]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~28_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[31][1]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~29_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[7][1]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[9][1]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[8][1]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[3][1]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[14][1]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~28_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~29_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~33_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~34_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~35_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~36_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~37_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[17][2]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~42_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[29][2]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~43_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[22][2]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~44_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~45_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~46_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~47_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~48_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[27][2]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[23][2]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[19][2]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~49_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[31][2]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~50_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~51_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[4][2]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~54_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[3][2]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~56_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[2][2]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~57_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[13][2]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~49_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~50_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~59_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~60_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[30][3]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[28][3]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[7][3]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[10][3]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[11][3]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[14][3]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[13][3]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~75_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~76_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~84_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~85_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[23][6]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[19][6]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~91_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[10][6]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[11][6]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[7][6]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[23][7]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[27][7]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[19][7]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~112_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[31][7]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~113_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~91_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~92_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~112_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~113_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~115_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~116_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[29][4]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[22][4]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[27][4]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[19][4]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[9][4]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[14][4]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~126_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~127_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~143_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~144_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[21][5]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[25][5]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[17][5]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~147_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[29][5]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~148_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[5][5]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[1][5]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[2][5]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~147_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~148_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~161_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~162_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~164_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~165_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Equal3~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|CTRL|ALUSrc_p~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU_Control~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Equal6~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|CTRL|RegWrite_p~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|CTRL|G1~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|CTRL|G1~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|CTRL|G1~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~31_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|CTRL|ALUSrc_p~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|comb~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU_Result_p~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|CTRL|ALUSrc_p~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[25][0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[21][0]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[17][0]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[29][0]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[23][0]~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[7][0]~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[1][0]~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[26][1]~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[23][1]~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[27][1]~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[19][1]~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[31][1]~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[7][1]~25_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[3][1]~28_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[14][1]~30_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[29][2]~33_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[22][2]~34_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[23][2]~38_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[31][2]~39_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[4][2]~42_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[13][2]~45_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[30][3]~51_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[28][3]~53_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[10][3]~57_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[11][3]~59_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[14][3]~60_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[13][3]~61_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[29][4]~67_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[22][4]~68_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[27][4]~76_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[19][4]~78_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[9][1]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[2][2]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[7][3]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[27][7]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[9][4]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[2][5]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[5][5]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|PC[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|PC[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|PC[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|PC[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|PC[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|PC[5]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|PC[6]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|PC[7]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Instruction_out[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Instruction_out[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Instruction_out[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Instruction_out[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Instruction_out[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Instruction_out[5]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Instruction_out[6]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Instruction_out[7]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Instruction_out[8]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Instruction_out[9]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Instruction_out[10]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Instruction_out[11]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Instruction_out[12]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Instruction_out[13]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Instruction_out[14]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Instruction_out[15]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Instruction_out[16]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Instruction_out[17]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Instruction_out[18]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Instruction_out[19]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Instruction_out[20]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Instruction_out[21]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Instruction_out[22]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Instruction_out[23]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Instruction_out[24]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Instruction_out[25]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Instruction_out[26]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Instruction_out[27]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Instruction_out[28]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Instruction_out[29]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Instruction_out[30]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Instruction_out[31]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Read_Data1_out[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Read_Data1_out[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Read_Data1_out[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Read_Data1_out[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Read_Data1_out[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Read_Data1_out[5]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Read_Data1_out[6]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Read_Data1_out[7]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Read_Data2_out[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Read_Data2_out[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Read_Data2_out[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Read_Data2_out[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Read_Data2_out[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Read_Data2_out[5]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Read_Data2_out[6]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Read_Data2_out[7]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ALU_Input_1_out[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ALU_Input_1_out[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ALU_Input_1_out[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ALU_Input_1_out[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ALU_Input_1_out[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ALU_Input_1_out[5]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ALU_Input_1_out[6]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ALU_Input_1_out[7]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ALU_Input_2_out[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ALU_Input_2_out[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ALU_Input_2_out[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ALU_Input_2_out[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ALU_Input_2_out[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ALU_Input_2_out[5]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ALU_Input_2_out[6]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ALU_Input_2_out[7]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ALU_Result_out[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ALU_Result_out[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ALU_Result_out[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ALU_Result_out[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ALU_Result_out[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ALU_Result_out[5]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ALU_Result_out[6]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ALU_Result_out[7]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Branch_out~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Branch_NE_out~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Zero_out~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MemRead_out~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MemReadData_out[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MemReadData_out[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MemReadData_out[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MemReadData_out[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MemReadData_out[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MemReadData_out[5]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MemReadData_out[6]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MemReadData_out[7]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MemWrite_out~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Mem_Address_out[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Mem_Address_out[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Mem_Address_out[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Mem_Address_out[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Mem_Address_out[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Mem_Address_out[5]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Mem_Address_out[6]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Mem_Address_out[7]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MemWrite_Data_out[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MemWrite_Data_out[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MemWrite_Data_out[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MemWrite_Data_out[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MemWrite_Data_out[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MemWrite_Data_out[5]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MemWrite_Data_out[6]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MemWrite_Data_out[7]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|RegWrite_out~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|WriteRegister_out[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|WriteRegister_out[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|WriteRegister_out[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|WriteRegister_out[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|WriteRegister_out[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|RegWriteData_out[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|RegWriteData_out[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|RegWriteData_out[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|RegWriteData_out[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|RegWriteData_out[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|RegWriteData_out[5]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|RegWriteData_out[6]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|RegWriteData_out[7]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EXMEM_RegWrite_out~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EXMEM_ALU_Result_out[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EXMEM_ALU_Result_out[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EXMEM_ALU_Result_out[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EXMEM_ALU_Result_out[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EXMEM_ALU_Result_out[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EXMEM_ALU_Result_out[5]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EXMEM_ALU_Result_out[6]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EXMEM_ALU_Result_out[7]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EXMEM_Register_Rd_out[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EXMEM_Register_Rd_out[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EXMEM_Register_Rd_out[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EXMEM_Register_Rd_out[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EXMEM_Register_Rd_out[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEMWB_RegWrite_out~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEMWB_Register_Rd_out[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEMWB_Register_Rd_out[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEMWB_Register_Rd_out[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEMWB_Register_Rd_out[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEMWB_Register_Rd_out[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEMWB_Read_Data_out[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEMWB_Read_Data_out[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEMWB_Read_Data_out[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEMWB_Read_Data_out[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEMWB_Read_Data_out[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEMWB_Read_Data_out[5]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEMWB_Read_Data_out[6]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEMWB_Read_Data_out[7]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IDEX_Register_Rs_out[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IDEX_Register_Rs_out[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IDEX_Register_Rs_out[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IDEX_Register_Rs_out[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IDEX_Register_Rs_out[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IDEX_Register_Rt_out[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IDEX_Register_Rt_out[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IDEX_Register_Rt_out[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IDEX_Register_Rt_out[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IDEX_Register_Rt_out[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ForwardA_out[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ForwardA_out[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ForwardB_out[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ForwardB_out[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IDEX_MemRead_out~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFID_Register_Rs_out[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFID_Register_Rs_out[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFID_Register_Rs_out[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFID_Register_Rs_out[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFID_Register_Rs_out[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFID_Register_Rt_out[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFID_Register_Rt_out[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFID_Register_Rt_out[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFID_Register_Rt_out[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFID_Register_Rt_out[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|STALL_out~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|HDU_RegWrite_out~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|HDU_MemWrite_out~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_Flush_out~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_ReadData1_out[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_ReadData1_out[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_ReadData1_out[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_ReadData1_out[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_ReadData1_out[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_ReadData1_out[5]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_ReadData1_out[6]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_ReadData1_out[7]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_ReadData2_out[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_ReadData2_out[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_ReadData2_out[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_ReadData2_out[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_ReadData2_out[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_ReadData2_out[5]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_ReadData2_out[6]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_ReadData2_out[7]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_SignExtend_out[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_SignExtend_out[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_SignExtend_out[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_SignExtend_out[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_SignExtend_out[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_SignExtend_out[5]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_SignExtend_out[6]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_SignExtend_out[7]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_Branch_out~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_BranchNE_out~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_PCPlus4_out[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_PCPlus4_out[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_PCPlus4_out[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_PCPlus4_out[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_PCPlus4_out[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_PCPlus4_out[5]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_PCPlus4_out[6]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_PCPlus4_out[7]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_AddResult_out[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_AddResult_out[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_AddResult_out[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_AddResult_out[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_AddResult_out[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_AddResult_out[5]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_AddResult_out[6]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_AddResult_out[7]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_Zero_out[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_Zero_out[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_Zero_out[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_Zero_out[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_Zero_out[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_Zero_out[5]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_Zero_out[6]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IF_Zero_out[7]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Clock~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Clock~inputclkctrl_outclk")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PCplus4[2]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Reset~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PCplus4[2]~1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PCplus4[3]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PCplus4[3]~3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PCplus4[4]~5")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PCplus4[5]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PC~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PCplus4[5]~7")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PCplus4[6]~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PC~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PCplus4[6]~9")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PCplus4[7]~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PC~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PCplus4[7]~11")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PCplus4[8]~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PC~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|Instruction_p[7]~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|Instruction_p[6]~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|Instruction_p[5]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Instruction_pp[5]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|IF_AddResult[0]~1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|IF_AddResult[1]~3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|IF_AddResult[2]~5")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|IF_AddResult[3]~7")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|IF_AddResult[4]~9")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|IF_AddResult[5]~11")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|IF_AddResult[6]~13")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|IF_AddResult[7]~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PCplus4[8]~13")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PCplus4[9]~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PC~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|Instruction_p[2]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|IF_AddResult[2]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PCplus4[4]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PC~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|Instruction_p[29]~30_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|CTRL|G2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|Instruction_p[26]~27_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|Instruction_p[31]~32_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|CTRL|Equal1~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|CTRL|MemRead_p~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|CTRL|MemRead_p~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|Instruction_p[20]~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|Instruction_p[16]~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Write_Address_0_p~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|Instruction_p[17]~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|CTRL|G1~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|Instruction_p[18]~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Write_Address_0_p~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|Instruction_p[19]~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|CTRL|G1~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|CTRL|G1~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|CTRL|G1~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|CTRL|stall~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|CTRL|Stall_out~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PC[4]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|IF_AddResult[1]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PC~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|Instruction_p[28]~29_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|CTRL|Branch_p~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|CTRL|Branch_p~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|CTRL|Branch_NE_p~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|CTRL|Branch_NE_p~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|CTRL|Branch_p~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|Instruction_p[25]~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|StallInstruction[25]~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Write_Address_2_p~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|Instruction_p[21]~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|StallInstruction[21]~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|StallInstruction[20]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|StallInstruction[16]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|StallInstruction[19]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|MemRead_pp~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|MemRead_pp~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|MemRead_ppp~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|MemRead_ppp~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|Instruction_p[1]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Instruction_pp[1]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~31_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Reset~inputclkctrl_outclk")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Write_Address_pp~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Write_Address_pp[2]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Write_Address_0_p~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|Instruction_p[12]~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Write_Address_p~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Write_Address_pp~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Write_Address_pp~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|Instruction_p[15]~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Write_Address_0_p~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Write_Address_p~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Write_Address_pp~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[28][7]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|Instruction_p[14]~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Write_Address_p~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Write_Address_pp~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[16][7]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|CTRL|Equal1~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|CTRL|Equal1~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|CTRL|RegWrite_p~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|CTRL|RegWrite_p~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|RegWrite_pp~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|RegWrite_pp~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|RegWrite_ppp~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|RegWrite_ppp~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[20][7]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~109_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~110_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[30][7]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|StallInstruction[18]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[18][7]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~107_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~108_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~111_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[17][7]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[25][7]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~105_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[21][7]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~106_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~114_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[15][7]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~36_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~44_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[15][7]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~41_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[14][7]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~43_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[12][7]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~33_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~42_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[13][7]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~122_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~123_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~32_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[6][7]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|StallInstruction[17]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~34_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[5][7]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~115_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~116_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[9][7]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[9][7]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~25_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~30_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[11][7]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~27_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~28_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[10][7]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~29_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[8][7]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~117_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~118_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~40_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[2][7]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~39_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[3][7]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~38_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[1][7]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~119_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~120_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~121_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~124_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~125_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Forward_B[0]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Write_Address_0_p~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Forward_B[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|B_input[2]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|process_0~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Equal5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|Instruction_p[13]~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Write_Address_p~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Equal5~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Equal5~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|B_input[2]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|process_0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|B_input[2]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|B_input[2]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|B_input[7]~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~47_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|CTRL|RegDst_p~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|Instruction_p[3]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Instruction_pp[3]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU_Control[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU_Control[0]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|Instruction_p[22]~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Write_Address_2_p~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Forward_A[0]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Write_Address_2_p~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|Instruction_p[11]~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Write_Address_p~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Equal3~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Equal3~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Write_Address_2_p~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Write_Address_2_p~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Forward_A[0]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Forward_A[0]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Forward_A[0]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Forward_A[1]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Mux3~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[23][5]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~154_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~155_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[24][5]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[20][5]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~151_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~152_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[30][5]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~45_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[26][5]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[18][5]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[22][5]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~149_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~150_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~153_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~156_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[14][5]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[15][5]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[15][5]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[12][5]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[13][5]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~164_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~165_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[6][5]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~37_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[7][5]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[4][5]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~35_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[4][5]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~157_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~158_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[9][5]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[9][5]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[10][5]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~159_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~160_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[3][5]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~161_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~162_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~163_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~166_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~167_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Reg_WriteData~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|B_input[5]~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Mux2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Mux2~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~43_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~49_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|writedata[4]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[31][4]~79_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[31][4]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[23][4]~77_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[23][4]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~133_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~134_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[30][4]~71_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[30][4]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[26][4]~69_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[26][4]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[18][4]~70_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[18][4]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~128_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~129_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[28][4]~75_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[28][4]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[20][4]~72_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[20][4]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[16][4]~74_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[16][4]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[24][4]~73_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[24][4]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~130_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~131_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~132_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[21][4]~65_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[21][4]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[17][4]~66_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[17][4]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~126_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[25][4]~64_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[25][4]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~127_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~135_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[11][4]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[10][4]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[10][4]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~136_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~137_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[15][4]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[15][4]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[12][4]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[13][4]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~143_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~144_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[7][4]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[7][4]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[5][4]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~138_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~139_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[2][4]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[1][4]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~140_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~141_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~142_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~145_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~146_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|B_input[4]~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[21][1]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[25][1]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[17][1]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|Instruction_p[24]~25_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|StallInstruction[24]~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|StallInstruction[22]~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[24][1]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|Instruction_p[23]~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|StallInstruction[23]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[20][1]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[16][1]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~25_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[30][1]~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[30][1]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[18][1]~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[18][1]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~27_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~30_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[6][1]~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[6][1]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[5][1]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[4][1]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~31_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~32_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[15][1]~31_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[15][1]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[12][1]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[13][1]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~38_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~39_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~40_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~41_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Mux6~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Mux6~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Mux6~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Reg_WriteData~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|B_input[0]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~14_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~16")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~18")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~20")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~22")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~24")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~25_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~44_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU_Result_p~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[25][6]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[29][6]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[21][6]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[17][6]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~105_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~106_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[28][6]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[24][6]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[16][6]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~109_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~110_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[22][6]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[26][6]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[18][6]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~107_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~108_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~111_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~114_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[15][6]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[12][6]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[13][6]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~122_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~123_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[6][6]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[5][6]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[4][6]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~117_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~118_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[3][6]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~119_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~120_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~121_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~124_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~125_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Mux1~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Mux1~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~45_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~26")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~27_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~46_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU_Result_p~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|writedata[2]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[15][2]~47_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[15][2]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[14][2]~44_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[14][2]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[12][2]~46_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[12][2]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~59_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~60_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[7][2]~43_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[7][2]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[6][2]~40_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[6][2]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~55_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~58_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[9][2]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[10][2]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[8][2]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~52_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~53_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~61_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~62_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[12][3]~62_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[12][3]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~80_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~81_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[6][3]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[4][3]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~73_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~74_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[8][3]~58_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[8][3]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~75_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[9][3]~56_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[9][3]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~76_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[2][3]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[3][3]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[1][3]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~77_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~78_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~79_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~82_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[31][3]~55_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[31][3]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[23][3]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[19][3]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[27][3]~54_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Decoder0~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[27][3]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~70_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~71_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[29][3]~49_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[29][3]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[21][3]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[17][3]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~63_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~64_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[26][3]~50_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[26][3]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[18][3]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~65_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~66_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[24][3]~52_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[24][3]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[16][3]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[20][3]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~67_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~68_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~69_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~72_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~83_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Reg_WriteData~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Mux3~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~41_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~42_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU_Result_p~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Read_Data_p~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|writedata[3]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[15][3]~63_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[15][3]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~80_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~81_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[5][3]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~73_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~74_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~77_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~78_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~79_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~82_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[25][3]~48_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[25][3]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~63_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~64_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~70_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~71_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[22][3]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~65_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~66_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~67_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~68_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~69_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~72_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~83_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Mux4~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Mux4~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|B_input[3]~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~39_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~40_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU_Result_p~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Reg_WriteData~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Mux5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Mux5~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|B_input[2]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~37_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~38_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU_Result_p~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Read_Data_p~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|writedata[1]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[29][1]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[22][1]~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[22][1]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[28][1]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~25_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~27_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~30_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~38_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~39_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[11][1]~27_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[11][1]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[10][1]~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[10][1]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~33_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~34_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[2][1]~29_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[2][1]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[1][1]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~35_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~36_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~37_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~31_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~32_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~40_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~41_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|B_input[1]~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~35_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~36_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU_Result_p~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Read_Data_p~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|writedata[6]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[27][6]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[31][6]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~92_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[30][6]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~86_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~87_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[20][6]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~88_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~89_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~90_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~93_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[9][6]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[8][6]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~94_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~95_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[14][6]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~101_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~102_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[2][6]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[2][6]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[1][6]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~98_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~99_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~96_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~97_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~100_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~103_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~104_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|B_input[6]~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~48_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~28")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~29_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU_Result_p~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Read_Data_p~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|writedata[7]~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[29][7]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~84_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~85_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[26][7]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[22][7]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~86_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~87_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[24][7]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~88_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~89_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~90_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~93_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~101_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~102_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~96_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~97_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~98_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~99_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~100_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[7][7]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[4][7]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~94_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~95_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~103_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~104_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Mux0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Mux0~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~34_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Mux7~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Mux7~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~32_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Add0~33_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU_Result[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU_Result[0]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Read_Data_p~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|writedata[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[27][0]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[27][0]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[19][0]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[19][0]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[28][0]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[16][0]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[24][0]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[22][0]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[18][0]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[26][0]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[2][0]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[2][0]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[3][0]~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[3][0]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[6][0]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[5][0]~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[5][0]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[4][0]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[15][0]~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[15][0]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[14][0]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[13][0]~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[13][0]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[12][0]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[11][0]~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[11][0]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[10][0]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[10][0]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[8][0]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[8][0]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[9][0]~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[9][0]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Read_Data_p~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|writedata[5]~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[27][5]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[19][5]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~154_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[31][5]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[31][5]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~155_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~149_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~150_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[28][5]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[16][5]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~151_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~152_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~153_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~156_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~157_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~158_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[11][5]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[8][5]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~159_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~160_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~163_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~166_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~167_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|Equal0~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|Equal0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|Equal0~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|Instruction_p~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PC~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|Instruction_p[0]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|Instruction_p[4]~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|Instruction_p[8]~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|Instruction_p[9]~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|Instruction_p[10]~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|Instruction_p[27]~28_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|Instruction_p[30]~31_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[31][0]~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[31][0]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[20][0]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[30][0]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[25][2]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[21][2]~32_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[21][2]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~42_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~43_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[28][2]~37_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[28][2]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[16][2]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[24][2]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~46_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[20][2]~36_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[20][2]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~47_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[30][2]~35_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[30][2]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[26][2]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[18][2]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~44_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~45_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~48_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~51_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[11][2]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~52_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~53_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[5][2]~41_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[5][2]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~54_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~55_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[1][2]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~56_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~57_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~58_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~61_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~62_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~128_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~129_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~130_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~131_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~132_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~133_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~134_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~135_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[8][4]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~136_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~137_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[3][4]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~140_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~141_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[6][4]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|register_array[4][4]~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~138_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~139_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~142_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~145_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~146_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU1[0]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU1[5]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU1[7]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|CTRL|Branch_p~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|CTRL|Branch_p~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Equal6~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Equal6~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Equal6~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Zero_p~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MemReadData_out~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MemReadData_out~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Read_Data_p~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MemReadData_out~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MemReadData_out~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Read_Data_p~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MemReadData_out~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MemReadData_out~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MemReadData_out~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MemReadData_out~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|CTRL|MemWrite_p~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|CTRL|MemWrite_p~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|MemWrite_pp~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|MemWrite_pp~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|MemWrite_ppp~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|MemWrite_ppp~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Mem_Address_out~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Mem_Address_out~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Mem_Address_out~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Mem_Address_out~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Mem_Address_out~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Mem_Address_out~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Mem_Address_out~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|Mem_Address_out~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MemWrite_Data_out~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MemWrite_Data_out~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MemWrite_Data_out~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MemWrite_Data_out~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MemWrite_Data_out~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MemWrite_Data_out~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MemWrite_Data_out~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MemWrite_Data_out~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|RegWriteOut~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|RegWriteOut~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Write_Address_ppp~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Write_Address_ppp~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Write_Address_ppp~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|RegWrite_out~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Write_Address_ppp~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|RegWrite_out~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Write_Address_ppp~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|RegWriteData~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|RegWriteData~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|RegWriteData~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|RegWriteData~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|RegWriteData~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|RegWriteData~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|RegWriteData~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|RegWriteData~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|EXMEMRegWrite~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[0]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[1]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[4]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[6]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[7]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|EXMEMRegister_Rd[1]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|EXMEMRegister_Rd[2]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|MEMWBRegWrite~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|MEMWBRegWrite~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|MEMWBRegister_Rd[1]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|MEMWBRegister_Rd[2]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|MEMWBRegister_Rd[3]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|MEMWBRegister_Rd[4]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|MEMWBRead_Data[0]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Reg_WriteData~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Reg_WriteData~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|MEMWBRead_Data[4]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|MEMWBRead_Data[5]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Reg_WriteData~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Reg_WriteData~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|MEMWBRead_Data[7]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|IDEXRegister_Rs[2]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|IDEXRegister_Rt[2]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Forward_B[0]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Forward_B[0]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Forward_B[1]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|IDEXMemRead_out~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|IF_AddResult[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|IF_AddResult[3]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|IF_AddResult[4]~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|IF_AddResult[5]~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|IF_AddResult[6]~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|forwardB[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|forwardB[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|forwardA[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|forwardA[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Write_Address_p[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Write_Address_p[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Write_Address_p[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Write_Address_p[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Write_Address_p[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|MEMWBRegister_Rd[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|MEMWBRegister_Rd[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|MEMWBRegister_Rd[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|MEMWBRegister_Rd[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|MEMWBRegister_Rd[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|MEMWBRead_Data[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|MEMWBRead_Data[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|MEMWBRead_Data[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|MEMWBRead_Data[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|MEMWBRead_Data[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|MEMWBRead_Data[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|MEMWBRead_Data[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|MEMWBRead_Data[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|IDEXRegister_Rt[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|IDEXRegister_Rt[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|IDEXRegister_Rt[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|IDEXRegister_Rt[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|IDEXRegister_Rt[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|IDEXRegister_Rs[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|IDEXRegister_Rs[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|IDEXRegister_Rs[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|IDEXRegister_Rs[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|IDEXRegister_Rs[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|EXMEMRegister_Rd[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|EXMEMRegister_Rd[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|EXMEMRegister_Rd[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|EXMEMRegister_Rd[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|EXMEMRegister_Rd[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|B_input[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|B_input[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|B_input[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|B_input[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|B_input[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|B_input[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|B_input[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|B_input[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU_Result_p[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU_Result_p[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU_Result_p[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU_Result_p[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU_Result_p[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU_Result_p[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU_Result_p[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU_Result_p[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU2[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU2[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU2[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU2[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU2[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU2[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU2[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU2[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU1[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU1[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU1[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU1[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU1[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU1[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU1[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|EX|ALU1[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Write_Address_pp[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Write_Address_pp[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Write_Address_pp[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Write_Address_pp[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Write_Address_pp[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Reg_WriteData[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Reg_WriteData[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Reg_WriteData[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Reg_WriteData[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Reg_WriteData[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Reg_WriteData[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Reg_WriteData[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Reg_WriteData[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Read_Data_p[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Read_Data_p[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Read_Data_p[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Read_Data_p[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Read_Data_p[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Read_Data_p[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Read_Data_p[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Read_Data_p[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|q_a[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|q_a[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|q_a[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|q_a[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|q_a[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|q_a[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|q_a[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|q_a[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PC[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PC[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PC[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PC[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PC[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PC[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PC[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PC[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PC[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|PC[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|IF_Zero[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|IF_Zero[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|IF_Zero[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|IF_Zero[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|IF_Zero[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|IF_Zero[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|IF_Zero[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|IF_Zero[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Write_Address_ppp[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Write_Address_ppp[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Write_Address_ppp[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Write_Address_ppp[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Write_Address_ppp[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|RegWriteData[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|RegWriteData[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|RegWriteData[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|RegWriteData[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|RegWriteData[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|RegWriteData[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|RegWriteData[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|RegWriteData[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Instruction_pp[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Instruction_pp[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Instruction_pp[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Instruction_pp[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Instruction_pp[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Instruction_pp[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Instruction_pp[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Instruction_pp[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Instruction_pp[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Instruction_pp[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Instruction_pp[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Instruction_pp[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Instruction_pp[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Instruction_pp[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Instruction_pp[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Instruction_pp[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Instruction_pp[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Instruction_pp[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Instruction_pp[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Instruction_pp[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Instruction_pp[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Instruction_pp[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Instruction_pp[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Instruction_pp[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Instruction_pp[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Instruction_pp[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Instruction_pp[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Instruction_pp[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Instruction_pp[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Instruction_pp[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Instruction_pp[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|Instruction_pp[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|IFIDRegister_Rt_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|IFIDRegister_Rt_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|IFIDRegister_Rt_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|IFIDRegister_Rt_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|IFIDRegister_Rt_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|IFIDRegister_Rs_out[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|IFIDRegister_Rs_out[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|IFIDRegister_Rs_out[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|IFIDRegister_Rs_out[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|ID|IFIDRegister_Rs_out[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|CTRL|ALU_Op_p[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|CTRL|ALU_Op_p[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

TRANSITION_LIST("cpu_vlg_vec_tst|Clock")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Reset")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1800.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|ALU_Input_1_out[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|ALU_Input_1_out[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|ALU_Input_1_out[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|ALU_Input_1_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|ALU_Input_1_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|ALU_Input_1_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|ALU_Input_1_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|ALU_Input_1_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|ALU_Input_2_out[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|ALU_Input_2_out[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|ALU_Input_2_out[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|ALU_Input_2_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|ALU_Input_2_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|ALU_Input_2_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|ALU_Input_2_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|ALU_Input_2_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|ALU_Result_out[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|ALU_Result_out[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|ALU_Result_out[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|ALU_Result_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|ALU_Result_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|ALU_Result_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|ALU_Result_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|ALU_Result_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Branch_NE_out")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Branch_out")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|EXMEM_ALU_Result_out[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|EXMEM_ALU_Result_out[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|EXMEM_ALU_Result_out[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|EXMEM_ALU_Result_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|EXMEM_ALU_Result_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|EXMEM_ALU_Result_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|EXMEM_ALU_Result_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1500.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|EXMEM_ALU_Result_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|EXMEM_Register_Rd_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|EXMEM_Register_Rd_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|EXMEM_Register_Rd_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1500.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|EXMEM_Register_Rd_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|EXMEM_Register_Rd_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1100.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|EXMEM_RegWrite_out")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|ForwardA_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|ForwardA_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|ForwardB_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|ForwardB_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|HDU_MemWrite_out")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|HDU_RegWrite_out")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IDEX_MemRead_out")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IDEX_Register_Rs_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IDEX_Register_Rs_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IDEX_Register_Rs_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IDEX_Register_Rs_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IDEX_Register_Rs_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IDEX_Register_Rt_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IDEX_Register_Rt_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IDEX_Register_Rt_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IDEX_Register_Rt_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IDEX_Register_Rt_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_AddResult_out[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_AddResult_out[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_AddResult_out[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_AddResult_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1100.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_AddResult_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_AddResult_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_AddResult_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 800.0;
		LEVEL 1 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_AddResult_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_Branch_out")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_BranchNE_out")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_Flush_out")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_PCPlus4_out[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_PCPlus4_out[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_PCPlus4_out[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1100.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_PCPlus4_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_PCPlus4_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_PCPlus4_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_PCPlus4_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_PCPlus4_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_ReadData1_out[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_ReadData1_out[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_ReadData1_out[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_ReadData1_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_ReadData1_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_ReadData1_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_ReadData1_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_ReadData1_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_ReadData2_out[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_ReadData2_out[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_ReadData2_out[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_ReadData2_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_ReadData2_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_ReadData2_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1100.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_ReadData2_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_ReadData2_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_SignExtend_out[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_SignExtend_out[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_SignExtend_out[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_SignExtend_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_SignExtend_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_SignExtend_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_SignExtend_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_SignExtend_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_Zero_out[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_Zero_out[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_Zero_out[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_Zero_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_Zero_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_Zero_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_Zero_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IF_Zero_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IFID_Register_Rs_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IFID_Register_Rs_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IFID_Register_Rs_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IFID_Register_Rs_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IFID_Register_Rs_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IFID_Register_Rt_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IFID_Register_Rt_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IFID_Register_Rt_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1100.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IFID_Register_Rt_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|IFID_Register_Rt_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Instruction_out[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Instruction_out[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Instruction_out[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Instruction_out[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Instruction_out[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Instruction_out[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Instruction_out[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Instruction_out[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Instruction_out[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Instruction_out[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Instruction_out[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Instruction_out[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Instruction_out[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Instruction_out[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Instruction_out[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Instruction_out[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 1099.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Instruction_out[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Instruction_out[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 399.999;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Instruction_out[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Instruction_out[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Instruction_out[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Instruction_out[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Instruction_out[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Instruction_out[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Instruction_out[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Instruction_out[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Instruction_out[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 399.999;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Instruction_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Instruction_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Instruction_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Instruction_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Instruction_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Mem_Address_out[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Mem_Address_out[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Mem_Address_out[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Mem_Address_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Mem_Address_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Mem_Address_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Mem_Address_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Mem_Address_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|MemRead_out")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|MemReadData_out[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|MemReadData_out[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|MemReadData_out[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|MemReadData_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|MemReadData_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|MemReadData_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|MemReadData_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|MemReadData_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|MEMWB_Read_Data_out[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|MEMWB_Read_Data_out[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|MEMWB_Read_Data_out[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|MEMWB_Read_Data_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|MEMWB_Read_Data_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|MEMWB_Read_Data_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|MEMWB_Read_Data_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|MEMWB_Read_Data_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|MEMWB_Register_Rd_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|MEMWB_Register_Rd_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|MEMWB_Register_Rd_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|MEMWB_Register_Rd_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|MEMWB_Register_Rd_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|MEMWB_RegWrite_out")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|MemWrite_Data_out[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|MemWrite_Data_out[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|MemWrite_Data_out[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|MemWrite_Data_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|MemWrite_Data_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|MemWrite_Data_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|MemWrite_Data_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|MemWrite_Data_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|MemWrite_out")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|PC[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|PC[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|PC[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|PC[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1300.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|PC[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 800.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|PC[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|PC[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|PC[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Read_Data1_out[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Read_Data1_out[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Read_Data1_out[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Read_Data1_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Read_Data1_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Read_Data1_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Read_Data1_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Read_Data1_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Read_Data2_out[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Read_Data2_out[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Read_Data2_out[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Read_Data2_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Read_Data2_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Read_Data2_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1100.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Read_Data2_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Read_Data2_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|RegWrite_out")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|RegWriteData_out[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|RegWriteData_out[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|RegWriteData_out[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|RegWriteData_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|RegWriteData_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|RegWriteData_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|RegWriteData_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|RegWriteData_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|STALL_out")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|WriteRegister_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|WriteRegister_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|WriteRegister_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|WriteRegister_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|WriteRegister_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|Zero_out")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|sampler")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|gnd")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|vcc")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|unknown")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|devclrn")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|devpor")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|devoe")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[25][0]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[21][0]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[17][0]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 300.001;
		LEVEL 1 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[29][0]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[23][0]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[7][0]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[1][0]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[26][1]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[23][1]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[27][1]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[19][1]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~28_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 900.0;
		LEVEL 0 FOR 200.001;
		LEVEL 1 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[31][1]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~29_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[7][1]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[9][1]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[8][1]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[3][1]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[14][1]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~28_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 300.001;
		LEVEL 1 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~29_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~33_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~34_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~35_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~36_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~37_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[17][2]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~42_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[29][2]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~43_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[22][2]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~44_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~45_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~46_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~47_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~48_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[27][2]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[23][2]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[19][2]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~49_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[31][2]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~50_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~51_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[4][2]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~54_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 900.001;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[3][2]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~56_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[2][2]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~57_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[13][2]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1600.0;
		LEVEL 1 FOR 400.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~49_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~50_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~59_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 900.0;
		LEVEL 0 FOR 200.001;
		LEVEL 1 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~60_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[30][3]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[28][3]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[7][3]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[10][3]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[11][3]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[14][3]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[13][3]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1600.0;
		LEVEL 1 FOR 400.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~75_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~76_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~84_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~85_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[23][6]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[19][6]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~91_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[10][6]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 800.0;
		LEVEL 1 FOR 1200.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[11][6]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[7][6]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[23][7]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[27][7]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[19][7]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~112_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[31][7]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~113_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~91_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~92_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~112_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~113_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~115_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~116_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[29][4]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[22][4]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[27][4]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[19][4]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[9][4]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[14][4]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~126_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~127_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~143_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~144_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[21][5]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[25][5]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[17][5]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~147_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[29][5]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~148_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[5][5]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[1][5]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[2][5]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~147_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~148_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~161_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~162_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~164_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~165_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Equal3~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 600.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|CTRL|ALUSrc_p~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU_Control~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1100.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Equal6~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|CTRL|RegWrite_p~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|CTRL|G1~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 500.001;
		LEVEL 0 FOR 599.999;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 199.999;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|CTRL|G1~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|CTRL|G1~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1100.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~31_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|CTRL|ALUSrc_p~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|comb~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU_Result_p~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1100.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|CTRL|ALUSrc_p~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[25][0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[21][0]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[17][0]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[29][0]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[23][0]~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[7][0]~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[1][0]~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[26][1]~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1500.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[23][1]~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1500.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[27][1]~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1500.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[19][1]~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1500.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[31][1]~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1500.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[7][1]~25_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1500.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[3][1]~28_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1500.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[14][1]~30_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1500.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[29][2]~33_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[22][2]~34_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[23][2]~38_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[31][2]~39_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[4][2]~42_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[13][2]~45_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[30][3]~51_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[28][3]~53_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[10][3]~57_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[11][3]~59_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[14][3]~60_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[13][3]~61_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[29][4]~67_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[22][4]~68_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[27][4]~76_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[19][4]~78_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[9][1]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1500.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[2][2]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[7][3]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[27][7]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[9][4]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[2][5]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[5][5]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|PC[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|PC[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|PC[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|PC[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 800.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|PC[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1300.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|PC[5]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|PC[6]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|PC[7]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Instruction_out[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Instruction_out[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Instruction_out[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Instruction_out[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Instruction_out[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Instruction_out[5]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 399.999;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Instruction_out[6]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Instruction_out[7]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Instruction_out[8]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Instruction_out[9]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Instruction_out[10]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Instruction_out[11]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Instruction_out[12]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Instruction_out[13]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Instruction_out[14]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 399.999;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Instruction_out[15]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Instruction_out[16]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 1099.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Instruction_out[17]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Instruction_out[18]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Instruction_out[19]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Instruction_out[20]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Instruction_out[21]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Instruction_out[22]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Instruction_out[23]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Instruction_out[24]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Instruction_out[25]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Instruction_out[26]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Instruction_out[27]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Instruction_out[28]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Instruction_out[29]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Instruction_out[30]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Instruction_out[31]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Read_Data1_out[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Read_Data1_out[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Read_Data1_out[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Read_Data1_out[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Read_Data1_out[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Read_Data1_out[5]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Read_Data1_out[6]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Read_Data1_out[7]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Read_Data2_out[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Read_Data2_out[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Read_Data2_out[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1100.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Read_Data2_out[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Read_Data2_out[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Read_Data2_out[5]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Read_Data2_out[6]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Read_Data2_out[7]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ALU_Input_1_out[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ALU_Input_1_out[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ALU_Input_1_out[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ALU_Input_1_out[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ALU_Input_1_out[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ALU_Input_1_out[5]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ALU_Input_1_out[6]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ALU_Input_1_out[7]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ALU_Input_2_out[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ALU_Input_2_out[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ALU_Input_2_out[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ALU_Input_2_out[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ALU_Input_2_out[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ALU_Input_2_out[5]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ALU_Input_2_out[6]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ALU_Input_2_out[7]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ALU_Result_out[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ALU_Result_out[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ALU_Result_out[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ALU_Result_out[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ALU_Result_out[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ALU_Result_out[5]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ALU_Result_out[6]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ALU_Result_out[7]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Branch_out~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Branch_NE_out~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Zero_out~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MemRead_out~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MemReadData_out[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MemReadData_out[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MemReadData_out[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MemReadData_out[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MemReadData_out[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MemReadData_out[5]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MemReadData_out[6]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MemReadData_out[7]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MemWrite_out~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Mem_Address_out[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Mem_Address_out[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Mem_Address_out[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Mem_Address_out[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Mem_Address_out[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Mem_Address_out[5]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Mem_Address_out[6]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Mem_Address_out[7]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MemWrite_Data_out[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MemWrite_Data_out[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MemWrite_Data_out[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MemWrite_Data_out[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MemWrite_Data_out[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MemWrite_Data_out[5]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MemWrite_Data_out[6]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MemWrite_Data_out[7]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|RegWrite_out~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|WriteRegister_out[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|WriteRegister_out[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|WriteRegister_out[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|WriteRegister_out[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|WriteRegister_out[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|RegWriteData_out[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|RegWriteData_out[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|RegWriteData_out[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|RegWriteData_out[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|RegWriteData_out[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|RegWriteData_out[5]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|RegWriteData_out[6]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|RegWriteData_out[7]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EXMEM_RegWrite_out~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EXMEM_ALU_Result_out[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EXMEM_ALU_Result_out[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1500.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EXMEM_ALU_Result_out[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EXMEM_ALU_Result_out[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EXMEM_ALU_Result_out[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EXMEM_ALU_Result_out[5]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EXMEM_ALU_Result_out[6]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EXMEM_ALU_Result_out[7]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EXMEM_Register_Rd_out[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1100.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EXMEM_Register_Rd_out[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EXMEM_Register_Rd_out[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1500.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EXMEM_Register_Rd_out[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EXMEM_Register_Rd_out[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEMWB_RegWrite_out~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEMWB_Register_Rd_out[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEMWB_Register_Rd_out[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEMWB_Register_Rd_out[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEMWB_Register_Rd_out[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEMWB_Register_Rd_out[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEMWB_Read_Data_out[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEMWB_Read_Data_out[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEMWB_Read_Data_out[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEMWB_Read_Data_out[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEMWB_Read_Data_out[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEMWB_Read_Data_out[5]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEMWB_Read_Data_out[6]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEMWB_Read_Data_out[7]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IDEX_Register_Rs_out[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IDEX_Register_Rs_out[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IDEX_Register_Rs_out[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IDEX_Register_Rs_out[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IDEX_Register_Rs_out[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IDEX_Register_Rt_out[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IDEX_Register_Rt_out[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IDEX_Register_Rt_out[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IDEX_Register_Rt_out[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IDEX_Register_Rt_out[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ForwardA_out[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ForwardA_out[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ForwardB_out[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ForwardB_out[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IDEX_MemRead_out~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFID_Register_Rs_out[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFID_Register_Rs_out[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFID_Register_Rs_out[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFID_Register_Rs_out[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFID_Register_Rs_out[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFID_Register_Rt_out[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFID_Register_Rt_out[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFID_Register_Rt_out[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1100.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFID_Register_Rt_out[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFID_Register_Rt_out[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|STALL_out~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|HDU_RegWrite_out~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|HDU_MemWrite_out~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_Flush_out~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_ReadData1_out[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_ReadData1_out[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_ReadData1_out[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_ReadData1_out[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_ReadData1_out[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_ReadData1_out[5]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_ReadData1_out[6]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_ReadData1_out[7]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_ReadData2_out[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_ReadData2_out[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_ReadData2_out[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1100.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_ReadData2_out[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_ReadData2_out[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_ReadData2_out[5]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_ReadData2_out[6]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_ReadData2_out[7]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_SignExtend_out[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_SignExtend_out[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_SignExtend_out[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_SignExtend_out[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_SignExtend_out[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_SignExtend_out[5]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_SignExtend_out[6]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_SignExtend_out[7]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_Branch_out~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_BranchNE_out~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_PCPlus4_out[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_PCPlus4_out[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_PCPlus4_out[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_PCPlus4_out[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_PCPlus4_out[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_PCPlus4_out[5]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1100.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_PCPlus4_out[6]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_PCPlus4_out[7]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_AddResult_out[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_AddResult_out[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 800.0;
		LEVEL 1 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_AddResult_out[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_AddResult_out[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_AddResult_out[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1100.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_AddResult_out[5]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_AddResult_out[6]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_AddResult_out[7]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_Zero_out[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_Zero_out[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_Zero_out[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_Zero_out[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_Zero_out[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_Zero_out[5]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_Zero_out[6]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IF_Zero_out[7]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Clock~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Clock~inputclkctrl_outclk")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PCplus4[2]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Reset~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1800.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PCplus4[2]~1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PCplus4[3]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PCplus4[3]~3")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PCplus4[4]~5")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1900.0;
		LEVEL 1 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PCplus4[5]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 1000.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PC~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 1200.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PCplus4[5]~7")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1900.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PCplus4[6]~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1900.0;
		LEVEL 1 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PC~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1900.0;
		LEVEL 1 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PCplus4[6]~9")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PCplus4[7]~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PC~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PCplus4[7]~11")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PCplus4[8]~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PC~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|Instruction_p[7]~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|Instruction_p[6]~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|Instruction_p[5]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 399.999;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Instruction_pp[5]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 399.999;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1900.0;
		LEVEL 1 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 1000.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|IF_AddResult[0]~1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|IF_AddResult[1]~3")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|IF_AddResult[2]~5")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|IF_AddResult[3]~7")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1100.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|IF_AddResult[4]~9")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|IF_AddResult[5]~11")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|IF_AddResult[6]~13")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|IF_AddResult[7]~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PCplus4[8]~13")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PCplus4[9]~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PC~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|Instruction_p[2]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|IF_AddResult[2]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PCplus4[4]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 800.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PC~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1100.0;
		LEVEL 1 FOR 800.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|Instruction_p[29]~30_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|CTRL|G2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1800.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|Instruction_p[26]~27_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|Instruction_p[31]~32_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|CTRL|Equal1~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|CTRL|MemRead_p~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|CTRL|MemRead_p~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|Instruction_p[20]~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|Instruction_p[16]~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 1099.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Write_Address_0_p~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 1099.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|Instruction_p[17]~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|CTRL|G1~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 500.001;
		LEVEL 0 FOR 599.999;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 199.999;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|Instruction_p[18]~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Write_Address_0_p~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|Instruction_p[19]~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|CTRL|G1~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 199.999;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 199.999;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|CTRL|G1~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 599.999;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 199.999;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|CTRL|G1~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|CTRL|stall~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|CTRL|Stall_out~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PC[4]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|IF_AddResult[1]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 800.0;
		LEVEL 1 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PC~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 800.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|Instruction_p[28]~29_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|CTRL|Branch_p~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|CTRL|Branch_p~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 1800.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|CTRL|Branch_NE_p~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|CTRL|Branch_NE_p~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|CTRL|Branch_p~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|Instruction_p[25]~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|StallInstruction[25]~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Write_Address_2_p~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|Instruction_p[21]~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|StallInstruction[21]~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|StallInstruction[20]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|StallInstruction[16]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 1099.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|StallInstruction[19]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|MemRead_pp~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|MemRead_pp~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|MemRead_ppp~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|MemRead_ppp~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|Instruction_p[1]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Instruction_pp[1]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~31_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1100.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Reset~inputclkctrl_outclk")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1800.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Write_Address_pp~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Write_Address_pp[2]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Write_Address_0_p~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|Instruction_p[12]~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Write_Address_p~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Write_Address_pp~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Write_Address_pp~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|Instruction_p[15]~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Write_Address_0_p~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Write_Address_p~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Write_Address_pp~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[28][7]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|Instruction_p[14]~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 399.999;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Write_Address_p~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Write_Address_pp~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 600.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[16][7]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|CTRL|Equal1~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 500.001;
		LEVEL 0 FOR 199.999;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|CTRL|Equal1~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|CTRL|RegWrite_p~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 199.999;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|CTRL|RegWrite_p~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|RegWrite_pp~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|RegWrite_pp~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|RegWrite_ppp~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|RegWrite_ppp~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[20][7]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~109_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~110_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[30][7]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|StallInstruction[18]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[18][7]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~107_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~108_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~111_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[17][7]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[25][7]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~105_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[21][7]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~106_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~114_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[15][7]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~36_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~44_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[15][7]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~41_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[14][7]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~43_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[12][7]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~33_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1500.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~42_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1500.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[13][7]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~122_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~123_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~32_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[6][7]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|StallInstruction[17]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~34_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[5][7]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~115_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~116_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[9][7]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[9][7]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~25_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~30_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[11][7]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~27_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~28_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[10][7]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 800.0;
		LEVEL 1 FOR 1200.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~29_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[8][7]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~117_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~118_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~40_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[2][7]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~39_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[3][7]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~38_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[1][7]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~119_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~120_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~121_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~124_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~125_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Forward_B[0]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 600.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Write_Address_0_p~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Forward_B[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|B_input[2]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|process_0~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Equal5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|Instruction_p[13]~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Write_Address_p~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1100.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Equal5~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Equal5~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 1200.0;
		LEVEL 1 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|B_input[2]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|process_0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|B_input[2]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 600.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|B_input[2]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|B_input[7]~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~47_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|CTRL|RegDst_p~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 199.999;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|Instruction_p[3]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Instruction_pp[3]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU_Control[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU_Control[0]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1100.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|Instruction_p[22]~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Write_Address_2_p~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Forward_A[0]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 600.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Write_Address_2_p~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|Instruction_p[11]~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Write_Address_p~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Equal3~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Equal3~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 1200.0;
		LEVEL 1 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Write_Address_2_p~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Write_Address_2_p~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Forward_A[0]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 800.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Forward_A[0]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 800.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Forward_A[0]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Forward_A[1]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Mux3~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[23][5]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~154_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~155_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[24][5]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[20][5]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~151_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~152_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[30][5]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~45_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[26][5]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[18][5]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[22][5]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~149_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~150_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~153_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~156_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[14][5]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[15][5]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[15][5]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[12][5]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[13][5]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~164_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~165_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[6][5]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~37_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[7][5]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[4][5]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~35_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[4][5]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~157_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~158_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[9][5]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[9][5]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[10][5]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 800.0;
		LEVEL 1 FOR 1200.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~159_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~160_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[3][5]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~161_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~162_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~163_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~166_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~167_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Reg_WriteData~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|B_input[5]~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Mux2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Mux2~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~43_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~49_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|writedata[4]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[31][4]~79_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[31][4]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[23][4]~77_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[23][4]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~133_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 300.001;
		LEVEL 1 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~134_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[30][4]~71_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[30][4]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[26][4]~69_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[26][4]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[18][4]~70_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[18][4]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~128_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 900.0;
		LEVEL 0 FOR 200.001;
		LEVEL 1 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~129_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[28][4]~75_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[28][4]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[20][4]~72_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[20][4]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[16][4]~74_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[16][4]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[24][4]~73_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[24][4]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~130_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 900.0;
		LEVEL 0 FOR 200.001;
		LEVEL 1 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~131_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~132_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 900.0;
		LEVEL 0 FOR 0.001;
		LEVEL 1 FOR 1099.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[21][4]~65_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[21][4]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[17][4]~66_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[17][4]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~126_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 300.001;
		LEVEL 1 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[25][4]~64_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[25][4]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~127_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~135_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[11][4]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[10][4]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[10][4]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 800.0;
		LEVEL 1 FOR 1200.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~136_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~137_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[15][4]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[15][4]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[12][4]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[13][4]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~143_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~144_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[7][4]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[7][4]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[5][4]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~138_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~139_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[2][4]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[1][4]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~140_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~141_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~142_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~145_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~146_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|B_input[4]~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[21][1]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[25][1]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[17][1]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|Instruction_p[24]~25_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|StallInstruction[24]~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|StallInstruction[22]~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[24][1]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|Instruction_p[23]~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|StallInstruction[23]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[20][1]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[16][1]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~25_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[30][1]~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1500.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[30][1]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[18][1]~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1500.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[18][1]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~27_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~30_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[6][1]~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1500.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[6][1]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[5][1]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[4][1]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~31_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~32_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[15][1]~31_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1500.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[15][1]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[12][1]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[13][1]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1600.0;
		LEVEL 1 FOR 400.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~38_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~39_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~40_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~41_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Mux6~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1100.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Mux6~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Mux6~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Reg_WriteData~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|B_input[0]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~14_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~16")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 600.0;
		LEVEL 1 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~18")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~20")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 600.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~22")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~24")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~25_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~44_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU_Result_p~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[25][6]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[29][6]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[21][6]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[17][6]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~105_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~106_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[28][6]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[24][6]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[16][6]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~109_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~110_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[22][6]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[26][6]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[18][6]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~107_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~108_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~111_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~114_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[15][6]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[12][6]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[13][6]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~122_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~123_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[6][6]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[5][6]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[4][6]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~117_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~118_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[3][6]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~119_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~120_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~121_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~124_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~125_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Mux1~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Mux1~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~45_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~26")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~27_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~46_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU_Result_p~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|writedata[2]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[15][2]~47_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[15][2]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[14][2]~44_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[14][2]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[12][2]~46_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[12][2]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~59_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 900.001;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~60_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[7][2]~43_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[7][2]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[6][2]~40_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[6][2]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~55_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~58_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[9][2]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[10][2]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 800.0;
		LEVEL 1 FOR 1200.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[8][2]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~52_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~53_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~61_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~62_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1100.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[12][3]~62_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[12][3]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~80_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 900.001;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~81_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[6][3]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[4][3]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~73_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~74_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[8][3]~58_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[8][3]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~75_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 900.0;
		LEVEL 0 FOR 0.001;
		LEVEL 1 FOR 1099.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[9][3]~56_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[9][3]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~76_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[2][3]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[3][3]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[1][3]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~77_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~78_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~79_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~82_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[31][3]~55_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[31][3]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[23][3]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[19][3]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[27][3]~54_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Decoder0~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[27][3]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~70_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~71_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[29][3]~49_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[29][3]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[21][3]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[17][3]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~63_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~64_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[26][3]~50_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[26][3]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[18][3]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~65_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~66_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[24][3]~52_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[24][3]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[16][3]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[20][3]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~67_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~68_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~69_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~72_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~83_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Reg_WriteData~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Mux3~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~41_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~42_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU_Result_p~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Read_Data_p~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|writedata[3]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[15][3]~63_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[15][3]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~80_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 900.0;
		LEVEL 0 FOR 200.001;
		LEVEL 1 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~81_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[5][3]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~73_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~74_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~77_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~78_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~79_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~82_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[25][3]~48_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[25][3]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~63_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~64_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~70_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~71_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[22][3]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~65_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~66_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~67_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~68_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~69_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~72_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~83_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Mux4~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Mux4~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|B_input[3]~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~39_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~40_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU_Result_p~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Reg_WriteData~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Mux5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Mux5~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|B_input[2]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~37_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~38_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU_Result_p~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Read_Data_p~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|writedata[1]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1500.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[29][1]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[22][1]~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1500.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[22][1]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 300.001;
		LEVEL 1 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[28][1]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~25_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~27_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~30_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~38_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~39_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[11][1]~27_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1500.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[11][1]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[10][1]~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1500.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[10][1]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 800.0;
		LEVEL 1 FOR 1200.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~33_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~34_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[2][1]~29_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1500.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[2][1]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[1][1]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~35_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~36_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~37_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~31_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~32_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~40_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~41_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|B_input[1]~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~35_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1100.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~36_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1100.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU_Result_p~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1100.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Read_Data_p~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 500.001;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 299.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|writedata[6]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[27][6]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[31][6]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~92_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[30][6]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~86_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~87_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[20][6]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~88_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~89_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~90_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~93_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[9][6]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[8][6]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~94_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~95_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[14][6]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~101_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~102_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[2][6]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[2][6]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[1][6]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~98_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~99_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~96_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~97_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~100_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~103_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~104_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|B_input[6]~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~48_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~28")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~29_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU_Result_p~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Read_Data_p~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|writedata[7]~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[29][7]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~84_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~85_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[26][7]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[22][7]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~86_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~87_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[24][7]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~88_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~89_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~90_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~93_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~101_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~102_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~96_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~97_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~98_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~99_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~100_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[7][7]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[4][7]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~94_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~95_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~103_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~104_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Mux0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Mux0~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~34_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Mux7~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Mux7~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~32_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Add0~33_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU_Result[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU_Result[0]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Read_Data_p~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 500.001;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|writedata[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[27][0]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[27][0]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[19][0]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[19][0]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 300.001;
		LEVEL 1 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[28][0]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[16][0]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[24][0]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[22][0]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[18][0]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[26][0]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 1099.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[2][0]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[2][0]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[3][0]~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[3][0]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 1099.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 1099.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[6][0]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[5][0]~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[5][0]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[4][0]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 1099.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 1099.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 1099.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[15][0]~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[15][0]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[14][0]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[13][0]~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[13][0]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1600.0;
		LEVEL 1 FOR 400.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[12][0]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 1099.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 1099.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[11][0]~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[11][0]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[10][0]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[10][0]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[8][0]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[8][0]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[9][0]~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[9][0]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 1099.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 1099.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 1099.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Read_Data_p~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|writedata[5]~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[27][5]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[19][5]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~154_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[31][5]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[31][5]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~155_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~149_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~150_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[28][5]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[16][5]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~151_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~152_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~153_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~156_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~157_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~158_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[11][5]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[8][5]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~159_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~160_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~163_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~166_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~167_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|Equal0~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|Equal0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|Equal0~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|Instruction_p~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PC~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|Instruction_p[0]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|Instruction_p[4]~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|Instruction_p[8]~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|Instruction_p[9]~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|Instruction_p[10]~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|Instruction_p[27]~28_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|Instruction_p[30]~31_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[31][0]~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[31][0]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[20][0]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[30][0]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[25][2]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[21][2]~32_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[21][2]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~42_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~43_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[28][2]~37_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[28][2]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[16][2]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[24][2]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~46_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[20][2]~36_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[20][2]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~47_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[30][2]~35_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[30][2]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[26][2]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[18][2]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~44_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~45_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~48_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~51_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[11][2]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~52_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~53_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[5][2]~41_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 700.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[5][2]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~54_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 900.0;
		LEVEL 0 FOR 200.001;
		LEVEL 1 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~55_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[1][2]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~56_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~57_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~58_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~61_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~62_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 300.001;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~128_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 300.001;
		LEVEL 1 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~129_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~130_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 300.001;
		LEVEL 1 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~131_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~132_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~133_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~134_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~135_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[8][4]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~136_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~137_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.001;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[3][4]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~140_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~141_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[6][4]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|register_array[4][4]~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~138_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~139_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~142_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~145_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~146_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU1[0]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU1[5]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU1[7]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|CTRL|Branch_p~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 199.999;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|CTRL|Branch_p~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Equal6~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Equal6~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Equal6~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Zero_p~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MemReadData_out~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MemReadData_out~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Read_Data_p~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 500.001;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 299.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MemReadData_out~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MemReadData_out~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Read_Data_p~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 500.001;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MemReadData_out~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MemReadData_out~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MemReadData_out~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MemReadData_out~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|CTRL|MemWrite_p~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|CTRL|MemWrite_p~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|MemWrite_pp~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|MemWrite_pp~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|MemWrite_ppp~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|MemWrite_ppp~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Mem_Address_out~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Mem_Address_out~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Mem_Address_out~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Mem_Address_out~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Mem_Address_out~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Mem_Address_out~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Mem_Address_out~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|Mem_Address_out~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MemWrite_Data_out~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MemWrite_Data_out~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MemWrite_Data_out~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MemWrite_Data_out~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MemWrite_Data_out~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MemWrite_Data_out~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MemWrite_Data_out~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MemWrite_Data_out~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|RegWriteOut~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|RegWriteOut~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Write_Address_ppp~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1500.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Write_Address_ppp~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Write_Address_ppp~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1100.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|RegWrite_out~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Write_Address_ppp~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|RegWrite_out~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Write_Address_ppp~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|RegWriteData~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|RegWriteData~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1500.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|RegWriteData~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|RegWriteData~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|RegWriteData~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|RegWriteData~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|RegWriteData~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|RegWriteData~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|EXMEMRegWrite~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[0]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[1]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[4]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[6]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[7]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|EXMEMRegister_Rd[1]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|EXMEMRegister_Rd[2]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|MEMWBRegWrite~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|MEMWBRegWrite~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|MEMWBRegister_Rd[1]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|MEMWBRegister_Rd[2]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1500.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|MEMWBRegister_Rd[3]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|MEMWBRegister_Rd[4]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|MEMWBRead_Data[0]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Reg_WriteData~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Reg_WriteData~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|MEMWBRead_Data[4]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|MEMWBRead_Data[5]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Reg_WriteData~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Reg_WriteData~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|MEMWBRead_Data[7]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|IDEXRegister_Rs[2]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|IDEXRegister_Rt[2]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1100.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Forward_B[0]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Forward_B[0]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Forward_B[1]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|IDEXMemRead_out~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 800.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|IF_AddResult[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|IF_AddResult[3]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|IF_AddResult[4]~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1100.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|IF_AddResult[5]~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|IF_AddResult[6]~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|forwardB[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|forwardB[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|forwardA[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|forwardA[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Write_Address_p[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Write_Address_p[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Write_Address_p[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Write_Address_p[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Write_Address_p[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|MEMWBRegister_Rd[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|MEMWBRegister_Rd[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|MEMWBRegister_Rd[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|MEMWBRegister_Rd[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|MEMWBRegister_Rd[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|MEMWBRead_Data[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|MEMWBRead_Data[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|MEMWBRead_Data[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|MEMWBRead_Data[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|MEMWBRead_Data[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|MEMWBRead_Data[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|MEMWBRead_Data[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|MEMWBRead_Data[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|IDEXRegister_Rt[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|IDEXRegister_Rt[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|IDEXRegister_Rt[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|IDEXRegister_Rt[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|IDEXRegister_Rt[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|IDEXRegister_Rs[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|IDEXRegister_Rs[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|IDEXRegister_Rs[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|IDEXRegister_Rs[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|IDEXRegister_Rs[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|EXMEMRegister_Rd[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|EXMEMRegister_Rd[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|EXMEMRegister_Rd[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1500.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|EXMEMRegister_Rd[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|EXMEMRegister_Rd[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1100.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1500.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|B_input[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|B_input[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|B_input[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|B_input[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|B_input[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|B_input[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1100.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|B_input[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|B_input[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU_Result_p[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU_Result_p[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU_Result_p[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU_Result_p[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU_Result_p[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU_Result_p[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU_Result_p[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU_Result_p[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU2[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU2[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU2[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU2[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU2[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU2[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU2[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU2[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU1[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU1[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU1[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU1[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU1[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU1[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU1[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|EX|ALU1[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Write_Address_pp[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Write_Address_pp[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Write_Address_pp[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1500.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Write_Address_pp[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Write_Address_pp[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1100.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Reg_WriteData[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Reg_WriteData[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Reg_WriteData[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Reg_WriteData[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Reg_WriteData[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Reg_WriteData[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Reg_WriteData[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1500.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Reg_WriteData[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Read_Data_p[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Read_Data_p[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Read_Data_p[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Read_Data_p[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Read_Data_p[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Read_Data_p[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Read_Data_p[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Read_Data_p[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1500.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1100.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1100.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1500.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|q_a[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|q_a[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.001;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 299.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|q_a[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|q_a[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.001;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|q_a[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|q_a[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.001;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 299.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|q_a[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|q_a[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.001;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1100.0;
		LEVEL 1 FOR 900.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PC[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PC[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PC[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PC[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PC[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PC[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1300.0;
		LEVEL 1 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PC[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 800.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PC[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PC[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|PC[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|IF_Zero[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|IF_Zero[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|IF_Zero[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|IF_Zero[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|IF_Zero[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|IF_Zero[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|IF_Zero[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|IF_Zero[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1299.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.001;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1299.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.001;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.001;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1099.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.001;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.001;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.001;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.001;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.001;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 1299.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Write_Address_ppp[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Write_Address_ppp[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Write_Address_ppp[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Write_Address_ppp[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Write_Address_ppp[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1300.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|RegWriteData[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|RegWriteData[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|RegWriteData[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|RegWriteData[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|RegWriteData[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|RegWriteData[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|RegWriteData[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|RegWriteData[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1100.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_2_p[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Read_Data_1_p[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Instruction_pp[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Instruction_pp[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Instruction_pp[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Instruction_pp[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Instruction_pp[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Instruction_pp[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Instruction_pp[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Instruction_pp[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Instruction_pp[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Instruction_pp[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Instruction_pp[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Instruction_pp[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Instruction_pp[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Instruction_pp[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1100.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Instruction_pp[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Instruction_pp[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Instruction_pp[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Instruction_pp[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Instruction_pp[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1100.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Instruction_pp[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Instruction_pp[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1100.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Instruction_pp[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Instruction_pp[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Instruction_pp[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Instruction_pp[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Instruction_pp[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Instruction_pp[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Instruction_pp[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Instruction_pp[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Instruction_pp[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Instruction_pp[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|Instruction_pp[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|IFIDRegister_Rt_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|IFIDRegister_Rt_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|IFIDRegister_Rt_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1100.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|IFIDRegister_Rt_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|IFIDRegister_Rt_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|IFIDRegister_Rs_out[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|IFIDRegister_Rs_out[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|IFIDRegister_Rs_out[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1300.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|IFIDRegister_Rs_out[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 700.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|ID|IFIDRegister_Rs_out[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|CTRL|ALU_Op_p[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|CTRL|ALU_Op_p[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1100.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1299.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.001;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 1299.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.001;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.001;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1099.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.001;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 700.001;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.001;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 1499.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 900.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.001;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.001;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 1299.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 500.001;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.001;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 299.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.001;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 899.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.001;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 299.999;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
	}
}

TRANSITION_LIST("cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.001;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 899.999;
	}
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Clock";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Reset";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|ALU_Input_1_out[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|ALU_Input_1_out[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 3;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|ALU_Input_1_out[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 4;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|ALU_Input_1_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 5;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|ALU_Input_1_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 6;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|ALU_Input_1_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 7;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|ALU_Input_1_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 8;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|ALU_Input_1_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 9;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|ALU_Input_2_out[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 10;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|ALU_Input_2_out[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 11;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|ALU_Input_2_out[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 12;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|ALU_Input_2_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 13;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|ALU_Input_2_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 14;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|ALU_Input_2_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 15;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|ALU_Input_2_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 16;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|ALU_Input_2_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 17;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|ALU_Result_out[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 18;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|ALU_Result_out[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 19;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|ALU_Result_out[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 20;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|ALU_Result_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 21;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|ALU_Result_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 22;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|ALU_Result_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 23;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|ALU_Result_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 24;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|ALU_Result_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 25;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Branch_NE_out";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 26;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Branch_out";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 27;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|EXMEM_ALU_Result_out[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 28;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|EXMEM_ALU_Result_out[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 29;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|EXMEM_ALU_Result_out[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 30;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|EXMEM_ALU_Result_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 31;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|EXMEM_ALU_Result_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 32;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|EXMEM_ALU_Result_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 33;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|EXMEM_ALU_Result_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 34;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|EXMEM_ALU_Result_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 35;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|EXMEM_Register_Rd_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 36;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|EXMEM_Register_Rd_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 37;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|EXMEM_Register_Rd_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 38;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|EXMEM_Register_Rd_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 39;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|EXMEM_Register_Rd_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 40;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|EXMEM_RegWrite_out";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 41;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|ForwardA_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 42;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|ForwardA_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 43;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|ForwardB_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 44;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|ForwardB_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 45;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|HDU_MemWrite_out";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 46;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|HDU_RegWrite_out";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 47;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IDEX_MemRead_out";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 48;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IDEX_Register_Rs_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 49;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IDEX_Register_Rs_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 50;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IDEX_Register_Rs_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 51;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IDEX_Register_Rs_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 52;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IDEX_Register_Rs_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 53;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IDEX_Register_Rt_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 54;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IDEX_Register_Rt_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 55;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IDEX_Register_Rt_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 56;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IDEX_Register_Rt_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 57;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IDEX_Register_Rt_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 58;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_AddResult_out[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 59;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_AddResult_out[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 60;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_AddResult_out[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 61;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_AddResult_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 62;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_AddResult_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 63;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_AddResult_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 64;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_AddResult_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 65;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_AddResult_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 66;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_Branch_out";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 67;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_BranchNE_out";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 68;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_Flush_out";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 69;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_PCPlus4_out[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 70;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_PCPlus4_out[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 71;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_PCPlus4_out[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 72;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_PCPlus4_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 73;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_PCPlus4_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 74;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_PCPlus4_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 75;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_PCPlus4_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 76;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_PCPlus4_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 77;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_ReadData1_out[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 78;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_ReadData1_out[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 79;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_ReadData1_out[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 80;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_ReadData1_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 81;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_ReadData1_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 82;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_ReadData1_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 83;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_ReadData1_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 84;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_ReadData1_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 85;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_ReadData2_out[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 86;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_ReadData2_out[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 87;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_ReadData2_out[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 88;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_ReadData2_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 89;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_ReadData2_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 90;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_ReadData2_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 91;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_ReadData2_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 92;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_ReadData2_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 93;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_SignExtend_out[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 94;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_SignExtend_out[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 95;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_SignExtend_out[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 96;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_SignExtend_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 97;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_SignExtend_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 98;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_SignExtend_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 99;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_SignExtend_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 100;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_SignExtend_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 101;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_Zero_out[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 102;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_Zero_out[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 103;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_Zero_out[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 104;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_Zero_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 105;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_Zero_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 106;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_Zero_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 107;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_Zero_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 108;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IF_Zero_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 109;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IFID_Register_Rs_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 110;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IFID_Register_Rs_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 111;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IFID_Register_Rs_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 112;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IFID_Register_Rs_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 113;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IFID_Register_Rs_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 114;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IFID_Register_Rt_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 115;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IFID_Register_Rt_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 116;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IFID_Register_Rt_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 117;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IFID_Register_Rt_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 118;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|IFID_Register_Rt_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 119;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Instruction_out[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 120;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Instruction_out[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 121;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Instruction_out[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 122;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Instruction_out[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 123;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Instruction_out[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 124;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Instruction_out[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 125;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Instruction_out[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 126;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Instruction_out[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 127;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Instruction_out[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 128;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Instruction_out[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 129;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Instruction_out[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 130;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Instruction_out[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 131;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Instruction_out[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 132;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Instruction_out[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 133;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Instruction_out[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 134;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Instruction_out[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 135;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Instruction_out[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 136;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Instruction_out[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 137;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Instruction_out[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 138;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Instruction_out[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 139;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Instruction_out[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 140;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Instruction_out[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 141;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Instruction_out[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 142;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Instruction_out[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 143;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Instruction_out[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 144;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Instruction_out[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 145;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Instruction_out[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 146;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Instruction_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 147;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Instruction_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 148;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Instruction_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 149;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Instruction_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 150;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Instruction_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 151;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Mem_Address_out[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 152;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Mem_Address_out[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 153;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Mem_Address_out[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 154;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Mem_Address_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 155;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Mem_Address_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 156;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Mem_Address_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 157;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Mem_Address_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 158;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Mem_Address_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 159;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|MemRead_out";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 160;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|MemReadData_out[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 161;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|MemReadData_out[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 162;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|MemReadData_out[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 163;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|MemReadData_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 164;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|MemReadData_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 165;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|MemReadData_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 166;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|MemReadData_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 167;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|MemReadData_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 168;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|MEMWB_Read_Data_out[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 169;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|MEMWB_Read_Data_out[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 170;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|MEMWB_Read_Data_out[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 171;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|MEMWB_Read_Data_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 172;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|MEMWB_Read_Data_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 173;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|MEMWB_Read_Data_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 174;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|MEMWB_Read_Data_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 175;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|MEMWB_Read_Data_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 176;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|MEMWB_Register_Rd_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 177;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|MEMWB_Register_Rd_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 178;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|MEMWB_Register_Rd_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 179;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|MEMWB_Register_Rd_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 180;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|MEMWB_Register_Rd_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 181;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|MEMWB_RegWrite_out";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 182;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|MemWrite_Data_out[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 183;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|MemWrite_Data_out[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 184;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|MemWrite_Data_out[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 185;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|MemWrite_Data_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 186;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|MemWrite_Data_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 187;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|MemWrite_Data_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 188;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|MemWrite_Data_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 189;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|MemWrite_Data_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 190;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|MemWrite_out";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 191;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|PC[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 192;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|PC[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 193;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|PC[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 194;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|PC[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 195;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|PC[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 196;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|PC[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 197;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|PC[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 198;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|PC[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 199;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Read_Data1_out[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 200;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Read_Data1_out[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 201;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Read_Data1_out[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 202;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Read_Data1_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 203;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Read_Data1_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 204;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Read_Data1_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 205;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Read_Data1_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 206;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Read_Data1_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 207;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Read_Data2_out[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 208;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Read_Data2_out[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 209;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Read_Data2_out[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 210;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Read_Data2_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 211;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Read_Data2_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 212;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Read_Data2_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 213;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Read_Data2_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 214;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Read_Data2_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 215;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|RegWrite_out";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 216;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|RegWriteData_out[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 217;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|RegWriteData_out[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 218;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|RegWriteData_out[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 219;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|RegWriteData_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 220;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|RegWriteData_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 221;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|RegWriteData_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 222;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|RegWriteData_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 223;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|RegWriteData_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 224;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|STALL_out";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 225;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|WriteRegister_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 226;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|WriteRegister_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 227;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|WriteRegister_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 228;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|WriteRegister_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 229;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|WriteRegister_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 230;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|Zero_out";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 231;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|sampler";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 232;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|gnd";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 233;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|vcc";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 234;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|unknown";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 235;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|devclrn";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 236;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|devpor";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 237;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|devoe";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 238;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[25][0]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 239;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[21][0]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 240;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[17][0]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 241;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 242;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[29][0]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 243;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 244;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[23][0]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 245;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[7][0]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 246;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[1][0]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 247;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 248;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 249;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 250;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 251;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 252;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[26][1]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 253;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[23][1]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 254;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[27][1]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 255;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[19][1]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 256;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~28_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 257;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[31][1]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 258;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~29_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 259;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[7][1]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 260;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[9][1]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 261;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[8][1]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 262;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[3][1]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 263;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[14][1]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 264;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~28_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 265;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~29_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 266;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~33_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 267;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~34_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 268;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~35_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 269;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~36_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 270;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~37_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 271;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[17][2]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 272;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~42_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 273;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[29][2]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 274;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~43_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 275;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[22][2]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 276;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~44_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 277;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~45_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 278;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~46_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 279;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~47_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 280;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~48_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 281;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[27][2]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 282;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[23][2]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 283;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[19][2]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 284;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~49_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 285;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[31][2]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 286;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~50_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 287;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~51_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 288;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[4][2]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 289;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~54_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 290;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[3][2]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 291;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~56_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 292;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[2][2]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 293;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~57_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 294;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[13][2]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 295;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~49_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 296;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~50_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 297;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~59_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 298;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~60_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 299;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[30][3]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 300;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[28][3]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 301;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[7][3]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 302;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[10][3]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 303;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[11][3]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 304;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[14][3]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 305;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[13][3]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 306;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~75_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 307;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~76_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 308;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~84_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 309;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~85_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 310;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[23][6]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 311;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[19][6]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 312;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~91_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 313;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[10][6]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 314;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[11][6]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 315;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[7][6]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 316;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[23][7]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 317;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[27][7]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 318;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[19][7]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 319;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~112_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 320;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[31][7]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 321;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~113_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 322;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~91_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 323;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~92_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 324;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~112_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 325;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~113_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 326;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~115_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 327;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~116_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 328;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[29][4]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 329;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[22][4]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 330;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[27][4]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 331;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[19][4]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 332;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[9][4]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 333;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[14][4]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 334;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~126_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 335;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~127_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 336;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~143_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 337;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~144_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 338;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[21][5]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 339;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[25][5]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 340;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[17][5]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 341;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~147_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 342;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[29][5]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 343;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~148_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 344;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[5][5]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 345;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[1][5]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 346;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[2][5]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 347;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~147_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 348;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~148_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 349;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~161_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 350;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~162_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 351;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~164_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 352;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~165_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 353;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Equal3~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 354;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|CTRL|ALUSrc_p~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 355;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU_Control~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 356;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 357;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 358;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 359;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 360;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Equal6~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 361;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|CTRL|RegWrite_p~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 362;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|CTRL|G1~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 363;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|CTRL|G1~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 364;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|CTRL|G1~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 365;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~31_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 366;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|CTRL|ALUSrc_p~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 367;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|comb~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 368;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU_Result_p~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 369;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|CTRL|ALUSrc_p~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 370;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[25][0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 371;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[21][0]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 372;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[17][0]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 373;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[29][0]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 374;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[23][0]~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 375;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[7][0]~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 376;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[1][0]~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 377;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[26][1]~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 378;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[23][1]~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 379;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[27][1]~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 380;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[19][1]~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 381;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[31][1]~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 382;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[7][1]~25_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 383;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[3][1]~28_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 384;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[14][1]~30_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 385;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[29][2]~33_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 386;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[22][2]~34_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 387;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[23][2]~38_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 388;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[31][2]~39_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 389;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[4][2]~42_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 390;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[13][2]~45_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 391;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[30][3]~51_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 392;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[28][3]~53_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 393;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[10][3]~57_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 394;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[11][3]~59_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 395;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[14][3]~60_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 396;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[13][3]~61_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 397;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[29][4]~67_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 398;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[22][4]~68_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 399;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[27][4]~76_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 400;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[19][4]~78_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 401;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[9][1]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 402;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[2][2]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 403;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[7][3]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 404;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[27][7]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 405;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[9][4]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 406;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[2][5]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 407;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[5][5]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 408;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|PC[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 409;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|PC[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 410;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|PC[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 411;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|PC[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 412;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|PC[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 413;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|PC[5]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 414;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|PC[6]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 415;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|PC[7]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 416;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Instruction_out[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 417;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Instruction_out[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 418;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Instruction_out[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 419;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Instruction_out[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 420;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Instruction_out[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 421;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Instruction_out[5]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 422;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Instruction_out[6]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 423;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Instruction_out[7]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 424;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Instruction_out[8]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 425;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Instruction_out[9]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 426;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Instruction_out[10]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 427;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Instruction_out[11]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 428;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Instruction_out[12]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 429;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Instruction_out[13]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 430;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Instruction_out[14]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 431;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Instruction_out[15]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 432;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Instruction_out[16]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 433;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Instruction_out[17]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 434;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Instruction_out[18]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 435;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Instruction_out[19]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 436;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Instruction_out[20]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 437;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Instruction_out[21]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 438;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Instruction_out[22]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 439;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Instruction_out[23]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 440;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Instruction_out[24]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 441;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Instruction_out[25]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 442;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Instruction_out[26]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 443;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Instruction_out[27]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 444;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Instruction_out[28]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 445;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Instruction_out[29]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 446;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Instruction_out[30]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 447;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Instruction_out[31]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 448;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Read_Data1_out[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 449;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Read_Data1_out[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 450;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Read_Data1_out[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 451;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Read_Data1_out[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 452;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Read_Data1_out[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 453;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Read_Data1_out[5]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 454;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Read_Data1_out[6]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 455;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Read_Data1_out[7]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 456;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Read_Data2_out[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 457;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Read_Data2_out[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 458;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Read_Data2_out[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 459;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Read_Data2_out[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 460;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Read_Data2_out[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 461;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Read_Data2_out[5]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 462;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Read_Data2_out[6]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 463;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Read_Data2_out[7]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 464;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ALU_Input_1_out[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 465;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ALU_Input_1_out[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 466;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ALU_Input_1_out[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 467;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ALU_Input_1_out[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 468;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ALU_Input_1_out[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 469;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ALU_Input_1_out[5]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 470;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ALU_Input_1_out[6]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 471;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ALU_Input_1_out[7]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 472;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ALU_Input_2_out[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 473;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ALU_Input_2_out[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 474;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ALU_Input_2_out[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 475;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ALU_Input_2_out[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 476;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ALU_Input_2_out[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 477;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ALU_Input_2_out[5]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 478;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ALU_Input_2_out[6]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 479;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ALU_Input_2_out[7]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 480;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ALU_Result_out[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 481;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ALU_Result_out[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 482;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ALU_Result_out[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 483;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ALU_Result_out[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 484;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ALU_Result_out[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 485;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ALU_Result_out[5]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 486;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ALU_Result_out[6]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 487;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ALU_Result_out[7]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 488;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Branch_out~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 489;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Branch_NE_out~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 490;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Zero_out~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 491;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MemRead_out~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 492;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MemReadData_out[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 493;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MemReadData_out[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 494;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MemReadData_out[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 495;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MemReadData_out[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 496;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MemReadData_out[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 497;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MemReadData_out[5]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 498;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MemReadData_out[6]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 499;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MemReadData_out[7]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 500;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MemWrite_out~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 501;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Mem_Address_out[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 502;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Mem_Address_out[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 503;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Mem_Address_out[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 504;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Mem_Address_out[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 505;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Mem_Address_out[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 506;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Mem_Address_out[5]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 507;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Mem_Address_out[6]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 508;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Mem_Address_out[7]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 509;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MemWrite_Data_out[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 510;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MemWrite_Data_out[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 511;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MemWrite_Data_out[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 512;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MemWrite_Data_out[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 513;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MemWrite_Data_out[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 514;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MemWrite_Data_out[5]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 515;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MemWrite_Data_out[6]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 516;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MemWrite_Data_out[7]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 517;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|RegWrite_out~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 518;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|WriteRegister_out[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 519;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|WriteRegister_out[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 520;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|WriteRegister_out[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 521;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|WriteRegister_out[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 522;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|WriteRegister_out[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 523;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|RegWriteData_out[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 524;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|RegWriteData_out[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 525;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|RegWriteData_out[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 526;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|RegWriteData_out[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 527;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|RegWriteData_out[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 528;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|RegWriteData_out[5]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 529;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|RegWriteData_out[6]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 530;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|RegWriteData_out[7]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 531;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EXMEM_RegWrite_out~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 532;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EXMEM_ALU_Result_out[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 533;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EXMEM_ALU_Result_out[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 534;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EXMEM_ALU_Result_out[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 535;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EXMEM_ALU_Result_out[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 536;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EXMEM_ALU_Result_out[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 537;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EXMEM_ALU_Result_out[5]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 538;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EXMEM_ALU_Result_out[6]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 539;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EXMEM_ALU_Result_out[7]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 540;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EXMEM_Register_Rd_out[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 541;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EXMEM_Register_Rd_out[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 542;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EXMEM_Register_Rd_out[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 543;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EXMEM_Register_Rd_out[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 544;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EXMEM_Register_Rd_out[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 545;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEMWB_RegWrite_out~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 546;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEMWB_Register_Rd_out[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 547;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEMWB_Register_Rd_out[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 548;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEMWB_Register_Rd_out[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 549;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEMWB_Register_Rd_out[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 550;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEMWB_Register_Rd_out[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 551;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEMWB_Read_Data_out[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 552;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEMWB_Read_Data_out[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 553;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEMWB_Read_Data_out[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 554;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEMWB_Read_Data_out[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 555;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEMWB_Read_Data_out[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 556;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEMWB_Read_Data_out[5]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 557;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEMWB_Read_Data_out[6]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 558;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEMWB_Read_Data_out[7]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 559;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IDEX_Register_Rs_out[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 560;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IDEX_Register_Rs_out[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 561;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IDEX_Register_Rs_out[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 562;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IDEX_Register_Rs_out[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 563;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IDEX_Register_Rs_out[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 564;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IDEX_Register_Rt_out[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 565;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IDEX_Register_Rt_out[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 566;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IDEX_Register_Rt_out[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 567;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IDEX_Register_Rt_out[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 568;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IDEX_Register_Rt_out[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 569;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ForwardA_out[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 570;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ForwardA_out[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 571;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ForwardB_out[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 572;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ForwardB_out[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 573;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IDEX_MemRead_out~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 574;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFID_Register_Rs_out[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 575;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFID_Register_Rs_out[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 576;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFID_Register_Rs_out[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 577;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFID_Register_Rs_out[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 578;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFID_Register_Rs_out[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 579;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFID_Register_Rt_out[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 580;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFID_Register_Rt_out[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 581;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFID_Register_Rt_out[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 582;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFID_Register_Rt_out[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 583;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFID_Register_Rt_out[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 584;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|STALL_out~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 585;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|HDU_RegWrite_out~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 586;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|HDU_MemWrite_out~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 587;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_Flush_out~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 588;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_ReadData1_out[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 589;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_ReadData1_out[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 590;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_ReadData1_out[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 591;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_ReadData1_out[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 592;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_ReadData1_out[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 593;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_ReadData1_out[5]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 594;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_ReadData1_out[6]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 595;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_ReadData1_out[7]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 596;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_ReadData2_out[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 597;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_ReadData2_out[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 598;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_ReadData2_out[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 599;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_ReadData2_out[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 600;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_ReadData2_out[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 601;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_ReadData2_out[5]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 602;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_ReadData2_out[6]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 603;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_ReadData2_out[7]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 604;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_SignExtend_out[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 605;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_SignExtend_out[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 606;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_SignExtend_out[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 607;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_SignExtend_out[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 608;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_SignExtend_out[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 609;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_SignExtend_out[5]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 610;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_SignExtend_out[6]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 611;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_SignExtend_out[7]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 612;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_Branch_out~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 613;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_BranchNE_out~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 614;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_PCPlus4_out[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 615;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_PCPlus4_out[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 616;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_PCPlus4_out[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 617;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_PCPlus4_out[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 618;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_PCPlus4_out[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 619;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_PCPlus4_out[5]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 620;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_PCPlus4_out[6]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 621;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_PCPlus4_out[7]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 622;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_AddResult_out[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 623;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_AddResult_out[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 624;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_AddResult_out[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 625;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_AddResult_out[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 626;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_AddResult_out[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 627;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_AddResult_out[5]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 628;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_AddResult_out[6]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 629;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_AddResult_out[7]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 630;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_Zero_out[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 631;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_Zero_out[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 632;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_Zero_out[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 633;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_Zero_out[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 634;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_Zero_out[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 635;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_Zero_out[5]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 636;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_Zero_out[6]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 637;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IF_Zero_out[7]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 638;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Clock~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 639;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Clock~inputclkctrl_outclk";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 640;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PCplus4[2]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 641;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Reset~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 642;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PCplus4[2]~1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 643;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PCplus4[3]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 644;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 645;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PCplus4[3]~3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 646;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PCplus4[4]~5";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 647;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PCplus4[5]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 648;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PC~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 649;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PCplus4[5]~7";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 650;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PCplus4[6]~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 651;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PC~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 652;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PCplus4[6]~9";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 653;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PCplus4[7]~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 654;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PC~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 655;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PCplus4[7]~11";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 656;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PCplus4[8]~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 657;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PC~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 658;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|Instruction_p[7]~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 659;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|Instruction_p[6]~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 660;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|Instruction_p[5]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 661;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Instruction_pp[5]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 662;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 663;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 664;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 665;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|IF_AddResult[0]~1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 666;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|IF_AddResult[1]~3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 667;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|IF_AddResult[2]~5";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 668;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|IF_AddResult[3]~7";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 669;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|IF_AddResult[4]~9";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 670;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|IF_AddResult[5]~11";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 671;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|IF_AddResult[6]~13";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 672;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|IF_AddResult[7]~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 673;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PCplus4[8]~13";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 674;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PCplus4[9]~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 675;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PC~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 676;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|Instruction_p[2]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 677;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|IF_AddResult[2]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 678;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PCplus4[4]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 679;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PC~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 680;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|Instruction_p[29]~30_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 681;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|CTRL|G2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 682;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|Instruction_p[26]~27_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 683;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|Instruction_p[31]~32_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 684;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|CTRL|Equal1~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 685;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|CTRL|MemRead_p~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 686;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|CTRL|MemRead_p~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 687;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|Instruction_p[20]~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 688;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|Instruction_p[16]~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 689;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Write_Address_0_p~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 690;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|Instruction_p[17]~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 691;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|CTRL|G1~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 692;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|Instruction_p[18]~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 693;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Write_Address_0_p~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 694;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|Instruction_p[19]~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 695;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|CTRL|G1~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 696;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|CTRL|G1~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 697;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|CTRL|G1~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 698;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|CTRL|stall~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 699;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|CTRL|Stall_out~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 700;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PC[4]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 701;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|IF_AddResult[1]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 702;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PC~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 703;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|Instruction_p[28]~29_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 704;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|CTRL|Branch_p~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 705;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|CTRL|Branch_p~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 706;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|CTRL|Branch_NE_p~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 707;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|CTRL|Branch_NE_p~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 708;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|CTRL|Branch_p~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 709;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|Instruction_p[25]~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 710;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|StallInstruction[25]~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 711;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Write_Address_2_p~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 712;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|Instruction_p[21]~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 713;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|StallInstruction[21]~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 714;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|StallInstruction[20]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 715;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|StallInstruction[16]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 716;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|StallInstruction[19]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 717;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|MemRead_pp~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 718;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|MemRead_pp~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 719;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|MemRead_ppp~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 720;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|MemRead_ppp~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 721;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|Instruction_p[1]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 722;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Instruction_pp[1]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 723;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~31_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 724;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Reset~inputclkctrl_outclk";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 725;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Write_Address_pp~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 726;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Write_Address_pp[2]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 727;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Write_Address_0_p~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 728;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|Instruction_p[12]~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 729;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Write_Address_p~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 730;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Write_Address_pp~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 731;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Write_Address_pp~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 732;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 733;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|Instruction_p[15]~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 734;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Write_Address_0_p~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 735;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Write_Address_p~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 736;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Write_Address_pp~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 737;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 738;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[28][7]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 739;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|Instruction_p[14]~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 740;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Write_Address_p~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 741;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Write_Address_pp~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 742;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 743;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 744;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[16][7]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 745;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|CTRL|Equal1~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 746;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|CTRL|Equal1~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 747;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|CTRL|RegWrite_p~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 748;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|CTRL|RegWrite_p~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 749;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|RegWrite_pp~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 750;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|RegWrite_pp~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 751;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|RegWrite_ppp~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 752;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|RegWrite_ppp~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 753;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 754;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[20][7]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 755;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~109_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 756;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~110_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 757;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 758;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 759;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[30][7]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 760;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|StallInstruction[18]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 761;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 762;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[18][7]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 763;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~107_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 764;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~108_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 765;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~111_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 766;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 767;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 768;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[17][7]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 769;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 770;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[25][7]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 771;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~105_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 772;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 773;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[21][7]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 774;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~106_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 775;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~114_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 776;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[15][7]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 777;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~36_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 778;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~44_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 779;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[15][7]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 780;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~41_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 781;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[14][7]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 782;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~43_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 783;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[12][7]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 784;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~33_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 785;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~42_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 786;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[13][7]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 787;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~122_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 788;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~123_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 789;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~32_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 790;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[6][7]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 791;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|StallInstruction[17]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 792;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~34_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 793;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[5][7]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 794;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~115_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 795;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~116_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 796;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[9][7]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 797;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 798;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[9][7]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 799;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~25_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 800;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~30_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 801;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[11][7]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 802;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~27_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 803;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~28_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 804;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[10][7]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 805;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~29_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 806;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[8][7]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 807;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~117_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 808;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~118_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 809;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~40_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 810;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[2][7]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 811;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~39_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 812;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[3][7]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 813;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~38_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 814;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[1][7]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 815;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~119_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 816;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~120_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 817;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~121_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 818;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~124_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 819;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~125_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 820;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Forward_B[0]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 821;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Write_Address_0_p~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 822;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Forward_B[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 823;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|B_input[2]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 824;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|process_0~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 825;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Equal5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 826;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|Instruction_p[13]~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 827;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Write_Address_p~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 828;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Equal5~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 829;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Equal5~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 830;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|B_input[2]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 831;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|process_0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 832;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|B_input[2]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 833;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|B_input[2]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 834;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|B_input[7]~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 835;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~47_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 836;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|CTRL|RegDst_p~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 837;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|Instruction_p[3]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 838;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Instruction_pp[3]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 839;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU_Control[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 840;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU_Control[0]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 841;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|Instruction_p[22]~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 842;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Write_Address_2_p~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 843;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Forward_A[0]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 844;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Write_Address_2_p~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 845;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|Instruction_p[11]~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 846;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Write_Address_p~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 847;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Equal3~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 848;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Equal3~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 849;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Write_Address_2_p~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 850;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Write_Address_2_p~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 851;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Forward_A[0]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 852;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Forward_A[0]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 853;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Forward_A[0]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 854;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Forward_A[1]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 855;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Mux3~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 856;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 857;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 858;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[23][5]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 859;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~154_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 860;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~155_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 861;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 862;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 863;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[24][5]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 864;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[20][5]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 865;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~151_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 866;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~152_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 867;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[30][5]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 868;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~45_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 869;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[26][5]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 870;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[18][5]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 871;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 872;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[22][5]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 873;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~149_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 874;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~150_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 875;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~153_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 876;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~156_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 877;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[14][5]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 878;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[15][5]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 879;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[15][5]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 880;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[12][5]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 881;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[13][5]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 882;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~164_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 883;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~165_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 884;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[6][5]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 885;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~37_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 886;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[7][5]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 887;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[4][5]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 888;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~35_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 889;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[4][5]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 890;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~157_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 891;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~158_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 892;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[9][5]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 893;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[9][5]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 894;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[10][5]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 895;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~159_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 896;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~160_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 897;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[3][5]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 898;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~161_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 899;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~162_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 900;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~163_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 901;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~166_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 902;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~167_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 903;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Reg_WriteData~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 904;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|B_input[5]~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 905;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Mux2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 906;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Mux2~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 907;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~43_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 908;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~49_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 909;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 910;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|writedata[4]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 911;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[31][4]~79_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 912;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 913;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[31][4]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 914;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[23][4]~77_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 915;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[23][4]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 916;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~133_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 917;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~134_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 918;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[30][4]~71_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 919;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[30][4]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 920;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[26][4]~69_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 921;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[26][4]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 922;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[18][4]~70_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 923;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[18][4]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 924;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~128_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 925;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~129_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 926;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[28][4]~75_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 927;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[28][4]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 928;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[20][4]~72_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 929;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[20][4]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 930;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[16][4]~74_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 931;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[16][4]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 932;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[24][4]~73_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 933;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[24][4]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 934;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~130_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 935;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~131_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 936;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~132_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 937;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[21][4]~65_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 938;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[21][4]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 939;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[17][4]~66_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 940;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[17][4]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 941;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~126_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 942;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[25][4]~64_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 943;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[25][4]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 944;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~127_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 945;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~135_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 946;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[11][4]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 947;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[10][4]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 948;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[10][4]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 949;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~136_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 950;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~137_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 951;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[15][4]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 952;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[15][4]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 953;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[12][4]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 954;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[13][4]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 955;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~143_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 956;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~144_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 957;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[7][4]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 958;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[7][4]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 959;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[5][4]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 960;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~138_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 961;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~139_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 962;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[2][4]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 963;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[1][4]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 964;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~140_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 965;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~141_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 966;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~142_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 967;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~145_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 968;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~146_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 969;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|B_input[4]~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 970;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 971;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[21][1]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 972;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[25][1]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 973;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[17][1]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 974;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|Instruction_p[24]~25_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 975;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|StallInstruction[24]~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 976;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 977;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 978;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|StallInstruction[22]~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 979;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[24][1]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 980;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|Instruction_p[23]~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 981;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|StallInstruction[23]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 982;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[20][1]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 983;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[16][1]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 984;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~25_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 985;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 986;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[30][1]~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 987;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[30][1]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 988;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[18][1]~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 989;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[18][1]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 990;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 991;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 992;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~27_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 993;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~30_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 994;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[6][1]~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 995;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[6][1]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 996;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[5][1]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 997;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[4][1]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 998;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~31_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 999;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~32_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1000;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[15][1]~31_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1001;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[15][1]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1002;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[12][1]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1003;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[13][1]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1004;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~38_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1005;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~39_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1006;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~40_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1007;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~41_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1008;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Mux6~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1009;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Mux6~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1010;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Mux6~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1011;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Reg_WriteData~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1012;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|B_input[0]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1013;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1014;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1015;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~14_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1016;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~16";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1017;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~18";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1018;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~20";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1019;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~22";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1020;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~24";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1021;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~25_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1022;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~44_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1023;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU_Result_p~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1024;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[25][6]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1025;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1026;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[29][6]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1027;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[21][6]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1028;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[17][6]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1029;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~105_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1030;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~106_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1031;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[28][6]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1032;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[24][6]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1033;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[16][6]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1034;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~109_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1035;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~110_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1036;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[22][6]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1037;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[26][6]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1038;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[18][6]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1039;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~107_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1040;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~108_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1041;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~111_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1042;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~114_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1043;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[15][6]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1044;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[12][6]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1045;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[13][6]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1046;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~122_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1047;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~123_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1048;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[6][6]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1049;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[5][6]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1050;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[4][6]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1051;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~117_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1052;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~118_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1053;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[3][6]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1054;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~119_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1055;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~120_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1056;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~121_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1057;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~124_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1058;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~125_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1059;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Mux1~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1060;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Mux1~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1061;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~45_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1062;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~26";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1063;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~27_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1064;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~46_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1065;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU_Result_p~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1066;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1067;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1068;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|writedata[2]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1069;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[15][2]~47_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1070;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[15][2]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1071;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[14][2]~44_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1072;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[14][2]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1073;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[12][2]~46_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1074;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[12][2]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1075;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~59_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1076;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~60_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1077;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[7][2]~43_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1078;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[7][2]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1079;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[6][2]~40_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1080;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[6][2]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1081;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~55_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1082;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~58_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1083;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[9][2]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1084;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[10][2]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1085;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[8][2]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1086;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~52_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1087;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~53_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1088;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~61_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1089;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~62_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1090;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1091;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[12][3]~62_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1092;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[12][3]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1093;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~80_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1094;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~81_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1095;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[6][3]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1096;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[4][3]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1097;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~73_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1098;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~74_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1099;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[8][3]~58_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1100;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[8][3]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1101;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~75_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1102;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[9][3]~56_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1103;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[9][3]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1104;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~76_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1105;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[2][3]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1106;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[3][3]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1107;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[1][3]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1108;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~77_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1109;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~78_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1110;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~79_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1111;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~82_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1112;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[31][3]~55_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1113;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[31][3]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1114;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[23][3]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1115;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1116;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[19][3]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1117;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[27][3]~54_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1118;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Decoder0~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1119;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[27][3]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1120;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~70_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1121;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~71_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1122;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[29][3]~49_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1123;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[29][3]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1124;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[21][3]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1125;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[17][3]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1126;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~63_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1127;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~64_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1128;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[26][3]~50_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1129;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[26][3]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1130;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[18][3]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1131;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~65_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1132;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~66_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1133;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[24][3]~52_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1134;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[24][3]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1135;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[16][3]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1136;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[20][3]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1137;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~67_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1138;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~68_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1139;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~69_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1140;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~72_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1141;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~83_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1142;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1143;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1144;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1145;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1146;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1147;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Reg_WriteData~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1148;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Mux3~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1149;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~41_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1150;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1151;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~42_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1152;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU_Result_p~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1153;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Read_Data_p~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1154;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1155;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|writedata[3]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1156;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[15][3]~63_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1157;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[15][3]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1158;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~80_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1159;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~81_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1160;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[5][3]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1161;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~73_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1162;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~74_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1163;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~77_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1164;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~78_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1165;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~79_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1166;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~82_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1167;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[25][3]~48_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1168;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[25][3]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1169;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~63_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1170;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~64_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1171;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~70_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1172;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~71_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1173;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[22][3]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1174;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~65_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1175;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~66_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1176;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~67_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1177;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~68_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1178;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~69_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1179;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~72_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1180;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~83_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1181;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Mux4~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1182;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Mux4~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1183;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|B_input[3]~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1184;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~39_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1185;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1186;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~40_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1187;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU_Result_p~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1188;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Reg_WriteData~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1189;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Mux5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1190;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Mux5~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1191;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|B_input[2]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1192;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~37_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1193;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1194;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~38_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1195;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU_Result_p~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1196;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Read_Data_p~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1197;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1198;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|writedata[1]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1199;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[29][1]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1200;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1201;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1202;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[22][1]~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1203;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[22][1]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1204;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1205;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1206;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[28][1]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1207;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~25_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1208;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1209;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~27_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1210;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~30_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1211;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~38_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1212;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~39_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1213;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[11][1]~27_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1214;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[11][1]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1215;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[10][1]~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1216;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[10][1]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1217;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~33_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1218;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~34_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1219;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[2][1]~29_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1220;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[2][1]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1221;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[1][1]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1222;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~35_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1223;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~36_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1224;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~37_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1225;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~31_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1226;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~32_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1227;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~40_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1228;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~41_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1229;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|B_input[1]~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1230;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~35_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1231;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1232;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~36_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1233;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU_Result_p~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1234;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Read_Data_p~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1235;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|writedata[6]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1236;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[27][6]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1237;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[31][6]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1238;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~92_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1239;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[30][6]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1240;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~86_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1241;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~87_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1242;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[20][6]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1243;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~88_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1244;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~89_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1245;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~90_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1246;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~93_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1247;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[9][6]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1248;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[8][6]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1249;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~94_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1250;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~95_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1251;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[14][6]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1252;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~101_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1253;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~102_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1254;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[2][6]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1255;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[2][6]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1256;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[1][6]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1257;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~98_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1258;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~99_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1259;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~96_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1260;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~97_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1261;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~100_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1262;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~103_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1263;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~104_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1264;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|B_input[6]~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1265;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~48_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1266;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~28";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1267;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~29_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1268;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU_Result_p~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1269;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1270;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Read_Data_p~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1271;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|writedata[7]~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1272;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[29][7]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1273;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~84_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1274;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~85_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1275;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[26][7]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1276;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[22][7]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1277;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~86_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1278;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~87_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1279;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[24][7]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1280;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~88_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1281;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~89_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1282;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~90_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1283;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~93_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1284;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~101_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1285;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~102_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1286;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~96_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1287;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~97_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1288;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~98_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1289;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~99_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1290;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~100_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1291;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[7][7]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1292;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[4][7]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1293;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~94_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1294;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~95_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1295;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~103_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1296;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~104_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1297;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Mux0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1298;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Mux0~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1299;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~34_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1300;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1301;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Mux7~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1302;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Mux7~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1303;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~32_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1304;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Add0~33_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1305;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU_Result[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1306;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU_Result[0]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1307;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Read_Data_p~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1308;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|writedata[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1309;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[27][0]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1310;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[27][0]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1311;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[19][0]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1312;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[19][0]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1313;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1314;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1315;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[28][0]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1316;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[16][0]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1317;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[24][0]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1318;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1319;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1320;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[22][0]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1321;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[18][0]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1322;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[26][0]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1323;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1324;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1325;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1326;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1327;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[2][0]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1328;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[2][0]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1329;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[3][0]~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1330;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[3][0]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1331;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1332;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1333;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[6][0]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1334;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[5][0]~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1335;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[5][0]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1336;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[4][0]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1337;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1338;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1339;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1340;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[15][0]~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1341;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[15][0]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1342;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[14][0]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1343;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[13][0]~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1344;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[13][0]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1345;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[12][0]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1346;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1347;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1348;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[11][0]~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1349;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[11][0]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1350;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[10][0]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1351;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[10][0]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1352;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[8][0]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1353;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[8][0]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1354;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1355;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[9][0]~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1356;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[9][0]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1357;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1358;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1359;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1360;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1361;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Read_Data_p~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1362;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1363;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|writedata[5]~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1364;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[27][5]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1365;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[19][5]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1366;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~154_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1367;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[31][5]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1368;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[31][5]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1369;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~155_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1370;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~149_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1371;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~150_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1372;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[28][5]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1373;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[16][5]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1374;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~151_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1375;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~152_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1376;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~153_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1377;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~156_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1378;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~157_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1379;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~158_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1380;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[11][5]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1381;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[8][5]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1382;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~159_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1383;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~160_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1384;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~163_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1385;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~166_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1386;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~167_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1387;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|Equal0~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1388;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|Equal0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1389;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|Equal0~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1390;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|Instruction_p~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1391;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PC~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1392;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|Instruction_p[0]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1393;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|Instruction_p[4]~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1394;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|Instruction_p[8]~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1395;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|Instruction_p[9]~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1396;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|Instruction_p[10]~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1397;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|Instruction_p[27]~28_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1398;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|Instruction_p[30]~31_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1399;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[31][0]~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1400;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[31][0]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1401;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1402;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1403;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[20][0]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1404;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1405;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1406;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[30][0]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1407;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1408;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1409;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1410;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1411;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1412;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1413;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1414;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1415;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1416;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1417;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1418;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1419;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[25][2]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1420;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[21][2]~32_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1421;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[21][2]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1422;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~42_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1423;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~43_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1424;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[28][2]~37_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1425;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[28][2]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1426;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[16][2]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1427;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[24][2]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1428;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~46_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1429;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[20][2]~36_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1430;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[20][2]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1431;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~47_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1432;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[30][2]~35_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1433;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[30][2]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1434;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[26][2]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1435;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[18][2]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1436;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~44_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1437;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~45_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1438;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~48_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1439;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~51_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1440;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[11][2]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1441;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~52_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1442;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~53_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1443;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[5][2]~41_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1444;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[5][2]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1445;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~54_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1446;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~55_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1447;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[1][2]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1448;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~56_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1449;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~57_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1450;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~58_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1451;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~61_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1452;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~62_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1453;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~128_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1454;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~129_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1455;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~130_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1456;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~131_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1457;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~132_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1458;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~133_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1459;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~134_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1460;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~135_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1461;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[8][4]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1462;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~136_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1463;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~137_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1464;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[3][4]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1465;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~140_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1466;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~141_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1467;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[6][4]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1468;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|register_array[4][4]~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1469;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~138_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1470;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~139_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1471;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~142_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1472;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~145_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1473;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p~146_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1474;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU1[0]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1475;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU1[5]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1476;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU1[7]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1477;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|CTRL|Branch_p~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1478;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|CTRL|Branch_p~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1479;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Equal6~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1480;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Equal6~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1481;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Equal6~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1482;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Zero_p~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1483;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MemReadData_out~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1484;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MemReadData_out~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1485;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Read_Data_p~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1486;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MemReadData_out~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1487;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MemReadData_out~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1488;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Read_Data_p~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1489;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MemReadData_out~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1490;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MemReadData_out~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1491;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MemReadData_out~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1492;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MemReadData_out~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1493;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|CTRL|MemWrite_p~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1494;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|CTRL|MemWrite_p~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1495;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|MemWrite_pp~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1496;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|MemWrite_pp~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1497;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|MemWrite_ppp~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1498;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|MemWrite_ppp~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1499;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1500;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Mem_Address_out~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1501;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Mem_Address_out~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1502;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Mem_Address_out~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1503;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Mem_Address_out~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1504;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Mem_Address_out~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1505;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Mem_Address_out~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1506;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1507;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Mem_Address_out~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1508;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|Mem_Address_out~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1509;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1510;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MemWrite_Data_out~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1511;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1512;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MemWrite_Data_out~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1513;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1514;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MemWrite_Data_out~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1515;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1516;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MemWrite_Data_out~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1517;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1518;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MemWrite_Data_out~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1519;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1520;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MemWrite_Data_out~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1521;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1522;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MemWrite_Data_out~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1523;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1524;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MemWrite_Data_out~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1525;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|RegWriteOut~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1526;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|RegWriteOut~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1527;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Write_Address_ppp~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1528;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Write_Address_ppp~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1529;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Write_Address_ppp~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1530;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|RegWrite_out~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1531;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Write_Address_ppp~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1532;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|RegWrite_out~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1533;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Write_Address_ppp~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1534;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|RegWriteData~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1535;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|RegWriteData~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1536;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|RegWriteData~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1537;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|RegWriteData~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1538;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|RegWriteData~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1539;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|RegWriteData~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1540;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|RegWriteData~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1541;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|RegWriteData~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1542;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|EXMEMRegWrite~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1543;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[0]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1544;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[1]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1545;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[4]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1546;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[6]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1547;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[7]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1548;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|EXMEMRegister_Rd[1]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1549;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|EXMEMRegister_Rd[2]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1550;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|MEMWBRegWrite~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1551;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|MEMWBRegWrite~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1552;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|MEMWBRegister_Rd[1]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1553;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|MEMWBRegister_Rd[2]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1554;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|MEMWBRegister_Rd[3]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1555;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|MEMWBRegister_Rd[4]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1556;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|MEMWBRead_Data[0]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1557;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Reg_WriteData~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1558;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Reg_WriteData~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1559;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|MEMWBRead_Data[4]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1560;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|MEMWBRead_Data[5]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1561;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Reg_WriteData~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1562;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Reg_WriteData~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1563;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|MEMWBRead_Data[7]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1564;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|IDEXRegister_Rs[2]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1565;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|IDEXRegister_Rt[2]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1566;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Forward_B[0]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1567;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Forward_B[0]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1568;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Forward_B[1]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1569;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|IDEXMemRead_out~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1570;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1571;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1572;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|IF_AddResult[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1573;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|IF_AddResult[3]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1574;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|IF_AddResult[4]~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1575;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|IF_AddResult[5]~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1576;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|IF_AddResult[6]~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1577;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|forwardB[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1578;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|forwardB[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1579;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|forwardA[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1580;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|forwardA[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1581;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Write_Address_p[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1582;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Write_Address_p[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1583;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Write_Address_p[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1584;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Write_Address_p[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1585;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Write_Address_p[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1586;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1587;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1588;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1589;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1590;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1591;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1592;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1593;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|Read_Data_2_pp[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1594;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|MEMWBRegister_Rd[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1595;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|MEMWBRegister_Rd[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1596;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|MEMWBRegister_Rd[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1597;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|MEMWBRegister_Rd[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1598;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|MEMWBRegister_Rd[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1599;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|MEMWBRead_Data[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1600;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|MEMWBRead_Data[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1601;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|MEMWBRead_Data[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1602;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|MEMWBRead_Data[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1603;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|MEMWBRead_Data[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1604;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|MEMWBRead_Data[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1605;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|MEMWBRead_Data[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1606;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|MEMWBRead_Data[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1607;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|IDEXRegister_Rt[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1608;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|IDEXRegister_Rt[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1609;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|IDEXRegister_Rt[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1610;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|IDEXRegister_Rt[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1611;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|IDEXRegister_Rt[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1612;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|IDEXRegister_Rs[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1613;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|IDEXRegister_Rs[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1614;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|IDEXRegister_Rs[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1615;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|IDEXRegister_Rs[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1616;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|IDEXRegister_Rs[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1617;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|EXMEMRegister_Rd[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1618;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|EXMEMRegister_Rd[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1619;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|EXMEMRegister_Rd[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1620;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|EXMEMRegister_Rd[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1621;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|EXMEMRegister_Rd[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1622;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1623;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1624;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1625;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1626;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1627;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1628;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1629;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|EXMEMALU_Result[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1630;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|B_input[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1631;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|B_input[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1632;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|B_input[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1633;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|B_input[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1634;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|B_input[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1635;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|B_input[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1636;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|B_input[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1637;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|B_input[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1638;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU_Result_p[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1639;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU_Result_p[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1640;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU_Result_p[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1641;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU_Result_p[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1642;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU_Result_p[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1643;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU_Result_p[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1644;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU_Result_p[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1645;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU_Result_p[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1646;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU2[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1647;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU2[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1648;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU2[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1649;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU2[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1650;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU2[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1651;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU2[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1652;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU2[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1653;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU2[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1654;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU1[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1655;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU1[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1656;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU1[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1657;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU1[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1658;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU1[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1659;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU1[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1660;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU1[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1661;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|EX|ALU1[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1662;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Write_Address_pp[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1663;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Write_Address_pp[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1664;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Write_Address_pp[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1665;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Write_Address_pp[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1666;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Write_Address_pp[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1667;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Reg_WriteData[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1668;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Reg_WriteData[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1669;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Reg_WriteData[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1670;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Reg_WriteData[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1671;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Reg_WriteData[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1672;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Reg_WriteData[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1673;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Reg_WriteData[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1674;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Reg_WriteData[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1675;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Read_Data_p[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1676;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Read_Data_p[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1677;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Read_Data_p[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1678;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Read_Data_p[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1679;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Read_Data_p[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1680;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Read_Data_p[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1681;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Read_Data_p[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1682;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Read_Data_p[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1683;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1684;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1685;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1686;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1687;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1688;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1689;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1690;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|Read_Data_2_ppp[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1691;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1692;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1693;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1694;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1695;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1696;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1697;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1698;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|ALU_Result_pp[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1699;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|q_a[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1700;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|q_a[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1701;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|q_a[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1702;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|q_a[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1703;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|q_a[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1704;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|q_a[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1705;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|q_a[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1706;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|q_a[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1707;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1708;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1709;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1710;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1711;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1712;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1713;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1714;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PC_plus_4_p[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1715;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PC[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1716;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PC[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1717;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PC[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1718;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PC[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1719;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PC[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1720;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PC[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1721;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PC[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1722;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PC[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1723;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PC[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1724;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|PC[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1725;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|IF_Zero[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1726;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|IF_Zero[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1727;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|IF_Zero[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1728;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|IF_Zero[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1729;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|IF_Zero[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1730;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|IF_Zero[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1731;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|IF_Zero[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1732;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|IF_Zero[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1733;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1734;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1735;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1736;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1737;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1738;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1739;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1740;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1741;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1742;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1743;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1744;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1745;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1746;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1747;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1748;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1749;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1750;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1751;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1752;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1753;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1754;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1755;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1756;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1757;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1758;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1759;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1760;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1761;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1762;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1763;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1764;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|q_a[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1765;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Write_Address_ppp[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1766;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Write_Address_ppp[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1767;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Write_Address_ppp[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1768;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Write_Address_ppp[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1769;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Write_Address_ppp[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1770;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|RegWriteData[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1771;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|RegWriteData[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1772;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|RegWriteData[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1773;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|RegWriteData[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1774;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|RegWriteData[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1775;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|RegWriteData[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1776;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|RegWriteData[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1777;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|RegWriteData[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1778;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1779;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1780;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1781;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1782;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1783;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1784;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1785;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_2_p[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1786;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1787;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1788;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1789;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1790;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1791;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1792;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1793;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Read_Data_1_p[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1794;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Instruction_pp[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1795;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Instruction_pp[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1796;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Instruction_pp[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1797;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Instruction_pp[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1798;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Instruction_pp[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1799;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Instruction_pp[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1800;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Instruction_pp[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1801;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Instruction_pp[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1802;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Instruction_pp[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1803;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Instruction_pp[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1804;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Instruction_pp[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1805;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Instruction_pp[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1806;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Instruction_pp[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1807;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Instruction_pp[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1808;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Instruction_pp[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1809;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Instruction_pp[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1810;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Instruction_pp[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1811;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Instruction_pp[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1812;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Instruction_pp[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1813;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Instruction_pp[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1814;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Instruction_pp[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1815;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Instruction_pp[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1816;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Instruction_pp[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1817;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Instruction_pp[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1818;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Instruction_pp[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1819;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Instruction_pp[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1820;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Instruction_pp[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1821;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Instruction_pp[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1822;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Instruction_pp[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1823;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Instruction_pp[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1824;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Instruction_pp[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1825;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|Instruction_pp[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1826;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|IFIDRegister_Rt_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1827;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|IFIDRegister_Rt_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1828;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|IFIDRegister_Rt_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1829;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|IFIDRegister_Rt_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1830;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|IFIDRegister_Rt_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1831;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|IFIDRegister_Rs_out[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1832;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|IFIDRegister_Rs_out[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1833;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|IFIDRegister_Rs_out[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1834;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|IFIDRegister_Rs_out[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1835;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|ID|IFIDRegister_Rs_out[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1836;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|CTRL|ALU_Op_p[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1837;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|CTRL|ALU_Op_p[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1838;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1839;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1840;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1841;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1842;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1843;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1844;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1845;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1846;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1847;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1848;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1849;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1850;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1851;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1852;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1853;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1854;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1855;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1856;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1857;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1858;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1859;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1860;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1861;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1862;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1863;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1864;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1865;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1866;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1867;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1868;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1869;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1870;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1871;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1872;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1873;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1874;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1875;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1876;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1877;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1878;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1879;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1880;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1881;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1882;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1883;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1884;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1885;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1886;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1887;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1888;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1889;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1890;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1891;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "cpu_vlg_vec_tst|i1|MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1892;
	TREE_LEVEL = 0;
}
;
