

================================================================
== Vitis HLS Report for 'infer_Pipeline_VITIS_LOOP_27_1'
================================================================
* Date:           Thu May 22 16:58:33 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      205|      205|  2.050 us|  2.050 us|  129|  129|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_generic_tanh_float_s_fu_57  |generic_tanh_float_s  |       73|       73|  0.730 us|  0.730 us|    1|    1|      yes|
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_1  |      203|      203|        77|          1|          1|   128|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     31|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|     264|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     264|     99|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln27_fu_83_p2   |         +|   0|  0|  15|           8|           1|
    |icmp_ln27_fu_77_p2  |      icmp|   0|  0|  14|           8|           9|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  31|          17|          12|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    8|         16|
    |i_7_fu_36                |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   18|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter73           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter74           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter75           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter76           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter59_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter60_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter61_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter62_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter63_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter64_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter65_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter66_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter67_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter68_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter69_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter70_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter71_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter72_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter73_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter74_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter75_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_7_fu_36                          |   8|   0|    8|          0|
    |vec_tmp_addr_reg_110               |   7|   0|    7|          0|
    |vec_tmp_load_reg_116               |  32|   0|   32|          0|
    |vec_tmp_addr_reg_110               |  64|  32|    7|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 264|  32|  207|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------+-----+-----+------------+--------------------------------+--------------+
|                RTL Ports                | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-----------------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                                   |   in|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_27_1|  return value|
|ap_rst                                   |   in|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_27_1|  return value|
|ap_start                                 |   in|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_27_1|  return value|
|ap_done                                  |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_27_1|  return value|
|ap_idle                                  |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_27_1|  return value|
|ap_ready                                 |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_27_1|  return value|
|grp_generic_tanh_float_s_fu_398_p_din1   |  out|   32|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_27_1|  return value|
|grp_generic_tanh_float_s_fu_398_p_dout0  |   in|   32|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_27_1|  return value|
|vec_tmp_address0                         |  out|    7|   ap_memory|                         vec_tmp|         array|
|vec_tmp_ce0                              |  out|    1|   ap_memory|                         vec_tmp|         array|
|vec_tmp_we0                              |  out|    1|   ap_memory|                         vec_tmp|         array|
|vec_tmp_d0                               |  out|   32|   ap_memory|                         vec_tmp|         array|
|vec_tmp_address1                         |  out|    7|   ap_memory|                         vec_tmp|         array|
|vec_tmp_ce1                              |  out|    1|   ap_memory|                         vec_tmp|         array|
|vec_tmp_q1                               |   in|   32|   ap_memory|                         vec_tmp|         array|
+-----------------------------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 77


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 77
* Pipeline : 1
  Pipeline-0 : II = 1, D = 77, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.09>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%i_7 = alloca i32 1" [lstm_hls/rnn.cpp:27->lstm_hls/rnn.cpp:112]   --->   Operation 80 'alloca' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln27 = store i8 0, i8 %i_7" [lstm_hls/rnn.cpp:27->lstm_hls/rnn.cpp:112]   --->   Operation 81 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i132"   --->   Operation 82 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%i = load i8 %i_7" [lstm_hls/rnn.cpp:27->lstm_hls/rnn.cpp:112]   --->   Operation 83 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (1.91ns)   --->   "%icmp_ln27 = icmp_eq  i8 %i, i8 128" [lstm_hls/rnn.cpp:27->lstm_hls/rnn.cpp:112]   --->   Operation 84 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (1.91ns)   --->   "%add_ln27 = add i8 %i, i8 1" [lstm_hls/rnn.cpp:27->lstm_hls/rnn.cpp:112]   --->   Operation 85 'add' 'add_ln27' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc.i132.split, void %for.inc.i.i138.preheader.exitStub" [lstm_hls/rnn.cpp:27->lstm_hls/rnn.cpp:112]   --->   Operation 86 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i8 %i" [lstm_hls/rnn.cpp:27->lstm_hls/rnn.cpp:112]   --->   Operation 87 'zext' 'zext_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%vec_tmp_addr = getelementptr i32 %vec_tmp, i64 0, i64 %zext_ln27" [lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 88 'getelementptr' 'vec_tmp_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (3.25ns)   --->   "%vec_tmp_load = load i7 %vec_tmp_addr" [lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 89 'load' 'vec_tmp_load' <Predicate = (!icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln27 = store i8 %add_ln27, i8 %i_7" [lstm_hls/rnn.cpp:27->lstm_hls/rnn.cpp:112]   --->   Operation 90 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 91 [1/2] ( I:3.25ns O:3.25ns )   --->   "%vec_tmp_load = load i7 %vec_tmp_addr" [lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 91 'load' 'vec_tmp_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 92 [75/75] (7.25ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 92 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.25> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 7.29>
ST_4 : Operation 93 [74/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 93 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 7.29>
ST_5 : Operation 94 [73/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 94 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 95 [72/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 95 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 96 [71/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 96 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 97 [70/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 97 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 7.29>
ST_9 : Operation 98 [69/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 98 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 7.29>
ST_10 : Operation 99 [68/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 99 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 7.29>
ST_11 : Operation 100 [67/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 100 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 7.29>
ST_12 : Operation 101 [66/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 101 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 7.29>
ST_13 : Operation 102 [65/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 102 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 7.29>
ST_14 : Operation 103 [64/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 103 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 7.29>
ST_15 : Operation 104 [63/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 104 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 7.29>
ST_16 : Operation 105 [62/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 105 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 7.29>
ST_17 : Operation 106 [61/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 106 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 7.29>
ST_18 : Operation 107 [60/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 107 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 7.29>
ST_19 : Operation 108 [59/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 108 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 20 <SV = 19> <Delay = 7.29>
ST_20 : Operation 109 [58/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 109 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 20> <Delay = 7.29>
ST_21 : Operation 110 [57/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 110 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 21> <Delay = 7.29>
ST_22 : Operation 111 [56/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 111 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 22> <Delay = 7.29>
ST_23 : Operation 112 [55/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 112 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 24 <SV = 23> <Delay = 7.29>
ST_24 : Operation 113 [54/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 113 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 25 <SV = 24> <Delay = 7.29>
ST_25 : Operation 114 [53/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 114 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 26 <SV = 25> <Delay = 7.29>
ST_26 : Operation 115 [52/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 115 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 27 <SV = 26> <Delay = 7.29>
ST_27 : Operation 116 [51/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 116 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 28 <SV = 27> <Delay = 7.29>
ST_28 : Operation 117 [50/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 117 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 29 <SV = 28> <Delay = 7.29>
ST_29 : Operation 118 [49/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 118 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 30 <SV = 29> <Delay = 7.29>
ST_30 : Operation 119 [48/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 119 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 31 <SV = 30> <Delay = 7.29>
ST_31 : Operation 120 [47/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 120 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 32 <SV = 31> <Delay = 7.29>
ST_32 : Operation 121 [46/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 121 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 33 <SV = 32> <Delay = 7.29>
ST_33 : Operation 122 [45/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 122 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 34 <SV = 33> <Delay = 7.29>
ST_34 : Operation 123 [44/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 123 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 35 <SV = 34> <Delay = 7.29>
ST_35 : Operation 124 [43/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 124 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 36 <SV = 35> <Delay = 7.29>
ST_36 : Operation 125 [42/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 125 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 37 <SV = 36> <Delay = 7.29>
ST_37 : Operation 126 [41/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 126 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 38 <SV = 37> <Delay = 7.29>
ST_38 : Operation 127 [40/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 127 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 39 <SV = 38> <Delay = 7.29>
ST_39 : Operation 128 [39/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 128 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 40 <SV = 39> <Delay = 7.29>
ST_40 : Operation 129 [38/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 129 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 41 <SV = 40> <Delay = 7.29>
ST_41 : Operation 130 [37/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 130 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 42 <SV = 41> <Delay = 7.29>
ST_42 : Operation 131 [36/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 131 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 43 <SV = 42> <Delay = 7.29>
ST_43 : Operation 132 [35/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 132 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 44 <SV = 43> <Delay = 7.29>
ST_44 : Operation 133 [34/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 133 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 45 <SV = 44> <Delay = 7.29>
ST_45 : Operation 134 [33/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 134 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 46 <SV = 45> <Delay = 7.29>
ST_46 : Operation 135 [32/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 135 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 47 <SV = 46> <Delay = 7.29>
ST_47 : Operation 136 [31/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 136 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 48 <SV = 47> <Delay = 7.29>
ST_48 : Operation 137 [30/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 137 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 49 <SV = 48> <Delay = 7.29>
ST_49 : Operation 138 [29/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 138 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 50 <SV = 49> <Delay = 7.29>
ST_50 : Operation 139 [28/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 139 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 51 <SV = 50> <Delay = 7.29>
ST_51 : Operation 140 [27/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 140 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 52 <SV = 51> <Delay = 7.29>
ST_52 : Operation 141 [26/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 141 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 53 <SV = 52> <Delay = 7.29>
ST_53 : Operation 142 [25/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 142 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 54 <SV = 53> <Delay = 7.29>
ST_54 : Operation 143 [24/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 143 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 55 <SV = 54> <Delay = 7.29>
ST_55 : Operation 144 [23/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 144 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 56 <SV = 55> <Delay = 7.29>
ST_56 : Operation 145 [22/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 145 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 57 <SV = 56> <Delay = 7.29>
ST_57 : Operation 146 [21/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 146 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 58 <SV = 57> <Delay = 7.29>
ST_58 : Operation 147 [20/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 147 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 59 <SV = 58> <Delay = 7.29>
ST_59 : Operation 148 [19/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 148 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 60 <SV = 59> <Delay = 7.29>
ST_60 : Operation 149 [18/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 149 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 61 <SV = 60> <Delay = 7.29>
ST_61 : Operation 150 [17/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 150 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 62 <SV = 61> <Delay = 7.29>
ST_62 : Operation 151 [16/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 151 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 63 <SV = 62> <Delay = 7.29>
ST_63 : Operation 152 [15/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 152 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 64 <SV = 63> <Delay = 7.29>
ST_64 : Operation 153 [14/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 153 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 65 <SV = 64> <Delay = 7.29>
ST_65 : Operation 154 [13/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 154 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 66 <SV = 65> <Delay = 7.29>
ST_66 : Operation 155 [12/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 155 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 67 <SV = 66> <Delay = 7.29>
ST_67 : Operation 156 [11/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 156 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 68 <SV = 67> <Delay = 7.29>
ST_68 : Operation 157 [10/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 157 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 69 <SV = 68> <Delay = 7.29>
ST_69 : Operation 158 [9/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 158 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 70 <SV = 69> <Delay = 7.29>
ST_70 : Operation 159 [8/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 159 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 71 <SV = 70> <Delay = 7.29>
ST_71 : Operation 160 [7/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 160 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 72 <SV = 71> <Delay = 7.29>
ST_72 : Operation 161 [6/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 161 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 73 <SV = 72> <Delay = 7.29>
ST_73 : Operation 162 [5/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 162 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 74 <SV = 73> <Delay = 7.29>
ST_74 : Operation 163 [4/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 163 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 75 <SV = 74> <Delay = 7.29>
ST_75 : Operation 164 [3/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 164 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core

State 76 <SV = 75> <Delay = 7.29>
ST_76 : Operation 165 [2/75] (7.29ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 165 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 7.29> <CoreType = "Generic">   --->   Generic Core
ST_76 : Operation 172 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 172 'ret' 'ret_ln0' <Predicate = (icmp_ln27)> <Delay = 1.58>

State 77 <SV = 76> <Delay = 6.17>
ST_77 : Operation 166 [1/1] (0.00ns)   --->   "%specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [lstm_hls/rnn.cpp:27->lstm_hls/rnn.cpp:112]   --->   Operation 166 'specpipeline' 'specpipeline_ln27' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 167 [1/1] (0.00ns)   --->   "%speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128" [lstm_hls/rnn.cpp:27->lstm_hls/rnn.cpp:112]   --->   Operation 167 'speclooptripcount' 'speclooptripcount_ln27' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 168 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [lstm_hls/rnn.cpp:27->lstm_hls/rnn.cpp:112]   --->   Operation 168 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 169 [1/75] (2.92ns)   --->   "%tmp_2 = call i32 @generic_tanh<float>, i32 %vec_tmp_load, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/tanhfloat.cpp:8->/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502->lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 169 'call' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 2.92> <CoreType = "Generic">   --->   Generic Core
ST_77 : Operation 170 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln28 = store i32 %tmp_2, i7 %vec_tmp_addr" [lstm_hls/rnn.cpp:28->lstm_hls/rnn.cpp:112]   --->   Operation 170 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_77 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc.i132" [lstm_hls/rnn.cpp:27->lstm_hls/rnn.cpp:112]   --->   Operation 171 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ vec_tmp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_7                    (alloca           ) [ 010000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27             (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
i                      (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln27              (icmp             ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln27               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln27                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln27              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
vec_tmp_addr           (getelementptr    ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111]
store_ln27             (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
vec_tmp_load           (load             ) [ 010111111111111111111111111111111111111111111111111111111111111111111111111111]
specpipeline_ln27      (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln27 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln27      (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                  (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln28             (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln27                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln0                (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="vec_tmp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_tmp"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generic_tanh<float>"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="i_7_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_7/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="vec_tmp_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="8" slack="0"/>
<pin id="44" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_tmp_addr/1 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="7" slack="76"/>
<pin id="49" dir="0" index="1" bw="32" slack="0"/>
<pin id="50" dir="0" index="2" bw="0" slack="0"/>
<pin id="52" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="53" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="54" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="51" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="55" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="vec_tmp_load/1 store_ln28/77 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_generic_tanh_float_s_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="32" slack="0"/>
<pin id="59" dir="0" index="1" bw="32" slack="1"/>
<pin id="60" dir="0" index="2" bw="58" slack="0"/>
<pin id="61" dir="0" index="3" bw="26" slack="0"/>
<pin id="62" dir="0" index="4" bw="42" slack="0"/>
<pin id="63" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="69" class="1004" name="store_ln27_store_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="0"/>
<pin id="71" dir="0" index="1" bw="8" slack="0"/>
<pin id="72" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_load_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="icmp_ln27_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="8" slack="0"/>
<pin id="80" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="add_ln27_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="8" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="zext_ln27_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln27_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="99" class="1005" name="i_7_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="8" slack="0"/>
<pin id="101" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="106" class="1005" name="icmp_ln27_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="2"/>
<pin id="108" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="110" class="1005" name="vec_tmp_addr_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="7" slack="1"/>
<pin id="112" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="vec_tmp_addr "/>
</bind>
</comp>

<comp id="116" class="1005" name="vec_tmp_load_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vec_tmp_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="16" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="56"><net_src comp="40" pin="3"/><net_sink comp="47" pin=2"/></net>

<net id="64"><net_src comp="57" pin="5"/><net_sink comp="47" pin=1"/></net>

<net id="65"><net_src comp="18" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="57" pin=2"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="57" pin=3"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="57" pin=4"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="81"><net_src comp="74" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="87"><net_src comp="74" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="92"><net_src comp="74" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="93"><net_src comp="89" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="98"><net_src comp="83" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="36" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="99" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="104"><net_src comp="99" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="105"><net_src comp="99" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="109"><net_src comp="77" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="40" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="47" pin=2"/></net>

<net id="115"><net_src comp="110" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="119"><net_src comp="47" pin="7"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="57" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: vec_tmp | {77 }
	Port: table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array | {}
	Port: table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array | {}
	Port: table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array | {}
 - Input state : 
	Port: infer_Pipeline_VITIS_LOOP_27_1 : vec_tmp | {1 2 }
	Port: infer_Pipeline_VITIS_LOOP_27_1 : table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array | {31 32 }
	Port: infer_Pipeline_VITIS_LOOP_27_1 : table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array | {21 22 }
	Port: infer_Pipeline_VITIS_LOOP_27_1 : table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array | {25 26 }
  - Chain level:
	State 1
		store_ln27 : 1
		i : 1
		icmp_ln27 : 2
		add_ln27 : 2
		br_ln27 : 3
		zext_ln27 : 2
		vec_tmp_addr : 3
		vec_tmp_load : 4
		store_ln27 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
		store_ln28 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_generic_tanh_float_s_fu_57 |    45   | 28.8226 |   5755  |   6563  |
|----------|--------------------------------|---------|---------|---------|---------|
|   icmp   |         icmp_ln27_fu_77        |    0    |    0    |    0    |    15   |
|----------|--------------------------------|---------|---------|---------|---------|
|    add   |         add_ln27_fu_83         |    0    |    0    |    0    |    15   |
|----------|--------------------------------|---------|---------|---------|---------|
|   zext   |         zext_ln27_fu_89        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    45   | 28.8226 |   5755  |   6593  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|     i_7_reg_99     |    8   |
|  icmp_ln27_reg_106 |    1   |
|vec_tmp_addr_reg_110|    7   |
|vec_tmp_load_reg_116|   32   |
+--------------------+--------+
|        Total       |   48   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_47 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |    0   ||  1.588  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   45   |   28   |  5755  |  6593  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |    9   |
|  Register |    -   |    -   |   48   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   45   |   30   |  5803  |  6602  |
+-----------+--------+--------+--------+--------+
