// Seed: 3590422074
module module_0 (
    output wire id_0,
    output tri0 id_1,
    input  tri0 id_2,
    input  wand id_3
);
  initial begin : LABEL_0
    deassign id_1;
  end
  assign id_0 = id_2;
endmodule
module module_1 (
    input tri id_0,
    output logic id_1
    , id_22,
    input tri id_2,
    input supply1 id_3,
    output supply0 id_4,
    input wire id_5,
    output uwire id_6,
    input wand id_7,
    input supply1 id_8,
    output tri0 id_9,
    output wor id_10,
    input tri1 id_11,
    input uwire id_12,
    input wand id_13,
    input tri1 id_14,
    input tri1 id_15,
    output wor id_16,
    input wor id_17,
    input wire id_18,
    input wor id_19,
    input uwire id_20
);
  final begin : LABEL_0
    id_1 <= 1'b0;
  end
  module_0 modCall_1 (
      id_9,
      id_10,
      id_2,
      id_19
  );
  assign modCall_1.id_0 = 0;
endmodule
