Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 9325df188da24b8d8d65eb3054d96837 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.pkg_states
Compiling module xil_defaultlib.mul_ieee754_verilog
Compiling architecture arch_mul_ieee754_vhdl of entity xil_defaultlib.mul_ieee754_vhdl [mul_ieee754_vhdl_default]
Compiling module xil_defaultlib.tl
Compiling module xil_defaultlib.tb
WARNING: [XSIM 43-3373] "/home/parallels/Desktop/elab01/rtl_mul_754/rtl_mul_754.srcs/sources_1/new/tb.v" Line 49. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
