// Seed: 182612964
module module_0;
  logic id_1;
  logic id_2;
  ;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  id_3 :
  assert property (@(posedge -1 or 1) 1 & 1 & -1)
  else;
endmodule
module module_2 #(
    parameter id_5 = 32'd84
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire _id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire [id_5 : 1] id_9;
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
endmodule
