{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672252800224 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672252800225 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 28 20:40:00 2022 " "Processing started: Wed Dec 28 20:40:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672252800225 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1672252800225 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc DigitalClock -c DigitalClock " "Command: quartus_drc DigitalClock -c DigitalClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1672252800225 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1672252800502 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DigitalClock.sdc " "Synopsys Design Constraints File file not found: 'DigitalClock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1672252800539 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1672252800539 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1672252800542 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1672252800542 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 5 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 5 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " LessThan0~10 " "Node  \"LessThan0~10\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1672252800564 ""} { "Info" "IDRC_NODES_INFO" " clk~inputclkctrl " "Node  \"clk~inputclkctrl\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1672252800564 ""} { "Info" "IDRC_NODES_INFO" " LessThan1~10 " "Node  \"LessThan1~10\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1672252800564 ""} { "Info" "IDRC_NODES_INFO" " counterHrs\[0\]~34 " "Node  \"counterHrs\[0\]~34\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1672252800564 ""} { "Info" "IDRC_NODES_INFO" " LessThan2~10 " "Node  \"LessThan2~10\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1672252800564 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1672252800564 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " clk~inputclkctrl " "Node  \"clk~inputclkctrl\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1672252800565 ""} { "Info" "IDRC_NODES_INFO" " LessThan0~10 " "Node  \"LessThan0~10\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1672252800565 ""} { "Info" "IDRC_NODES_INFO" " LessThan1~10 " "Node  \"LessThan1~10\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1672252800565 ""} { "Info" "IDRC_NODES_INFO" " LessThan2~10 " "Node  \"LessThan2~10\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1672252800565 ""} { "Info" "IDRC_NODES_INFO" " counterHrs\[0\]~34 " "Node  \"counterHrs\[0\]~34\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1672252800565 ""} { "Info" "IDRC_NODES_INFO" " counterHrs\[7\] " "Node  \"counterHrs\[7\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1672252800565 ""} { "Info" "IDRC_NODES_INFO" " counterSec\[0\] " "Node  \"counterSec\[0\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1672252800565 ""} { "Info" "IDRC_NODES_INFO" " counterMin\[8\] " "Node  \"counterMin\[8\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1672252800565 ""} { "Info" "IDRC_NODES_INFO" " counterSec\[28\] " "Node  \"counterSec\[28\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1672252800565 ""} { "Info" "IDRC_NODES_INFO" " counterSec\[21\] " "Node  \"counterSec\[21\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1672252800565 ""} { "Info" "IDRC_NODES_INFO" " counterMin\[5\] " "Node  \"counterMin\[5\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1672252800565 ""} { "Info" "IDRC_NODES_INFO" " counterHrs\[5\] " "Node  \"counterHrs\[5\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1672252800565 ""} { "Info" "IDRC_NODES_INFO" " counterSec\[10\] " "Node  \"counterSec\[10\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1672252800565 ""} { "Info" "IDRC_NODES_INFO" " counterSec\[9\] " "Node  \"counterSec\[9\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1672252800565 ""} { "Info" "IDRC_NODES_INFO" " counterMin\[18\] " "Node  \"counterMin\[18\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1672252800565 ""} { "Info" "IDRC_NODES_INFO" " counterHrs\[26\] " "Node  \"counterHrs\[26\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1672252800565 ""} { "Info" "IDRC_NODES_INFO" " counterHrs\[8\] " "Node  \"counterHrs\[8\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1672252800565 ""} { "Info" "IDRC_NODES_INFO" " counterHrs\[22\] " "Node  \"counterHrs\[22\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1672252800565 ""} { "Info" "IDRC_NODES_INFO" " counterMin\[0\] " "Node  \"counterMin\[0\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1672252800565 ""} { "Info" "IDRC_NODES_INFO" " counterMin\[27\] " "Node  \"counterMin\[27\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1672252800565 ""} { "Info" "IDRC_NODES_INFO" " counterHrs\[9\] " "Node  \"counterHrs\[9\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1672252800565 ""} { "Info" "IDRC_NODES_INFO" " counterMin\[31\] " "Node  \"counterMin\[31\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1672252800565 ""} { "Info" "IDRC_NODES_INFO" " counterSec\[12\] " "Node  \"counterSec\[12\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1672252800565 ""} { "Info" "IDRC_NODES_INFO" " counterSec\[27\] " "Node  \"counterSec\[27\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1672252800565 ""} { "Info" "IDRC_NODES_INFO" " counterSec\[22\] " "Node  \"counterSec\[22\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1672252800565 ""} { "Info" "IDRC_NODES_INFO" " counterHrs\[17\] " "Node  \"counterHrs\[17\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1672252800565 ""} { "Info" "IDRC_NODES_INFO" " counterSec\[14\] " "Node  \"counterSec\[14\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1672252800565 ""} { "Info" "IDRC_NODES_INFO" " counterMin\[9\] " "Node  \"counterMin\[9\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1672252800565 ""} { "Info" "IDRC_NODES_INFO" " counterHrs\[3\] " "Node  \"counterHrs\[3\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1672252800565 ""} { "Info" "IDRC_NODES_INFO" " counterMin\[10\] " "Node  \"counterMin\[10\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1672252800565 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1672252800565 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1672252800565 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "55 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 55 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1672252800566 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 2 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672252800588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 28 20:40:00 2022 " "Processing ended: Wed Dec 28 20:40:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672252800588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672252800588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672252800588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1672252800588 ""}
