<HTML>
<HEAD>
<link type="text/css" rel="stylesheet" href="../../imc.css"></link>
<script type="text/javascript" src="../../sortable.js"></script>
<TITLE>IMC Report: ./cov_report_html</TITLE></HEAD>
<BODY>
<A NAME="_topcov"></A>
<P class="summary_title">Coverage   Summary Report, Instance-Based</P>

<P class="fs"><A STYLE="float: left" class="namet" HREF="../../index.html">Top Level Summary</A><A STYLE="float: right" class="namet" HREF="../../legend.html">Legend and Help</A></P>
<BR>
<TABLE class="detail_header"><TR class="detail"><TD>

<B>Instance name: </B><A HREF="../dir_1/summ_5_t1.html" class="namet">zmc_axi4_top</A><A HREF="../dir_1/summ_7_t1.html" class="namet">.mem_ctrl_inst</A><A HREF="../dir_1/summ_15_t1.html" class="namet">.CSR_registers_inst</A><A HREF="../dir_1/summ_16_t1.html" class="namet">.u_adapter</A><A HREF="../dir_1/summ_17_t1.html" class="namet">.u_adapter_common</A><A HREF="../dir_1/summ_18_t1.html" class="namet">.u_status_mux</A><A HREF="../dir_1/summ_19_t1.html" class="namet">.g</A><A HREF="../dir_1/summ_28_t1.html" class="namet">.u_reducer</A><A HREF="../dir_1/summ_29_t1.html" class="namet">.g_or_loop[0]</A>.g<BR>

<B>Type name: </B>rggen_or_reducer.g_or_loop.g_T<BR>

<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_or_reducer.v" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_or_reducer.v</A><BR>

</TD></TR></TABLE>

<BR>
<P class="subtitle">Coverage Summary Report, Instance-Based</P>
<TABLE class="sortable sml summary_table" id="totalTable">


<TR><TH class="wht">Overall</TH>
<TH class="wht">Overall Covered</TH>
<TH class="wht">Block</TH>
<TH class="wht">Expression</TH>
<TH class="wht">Toggle</TH>
<TH class="wht">FSM&nbsp;State</TH>
<TH class="wht">FSM&nbsp;Transition</TH>
<TH class="wht">Assertion</TH>
<TH class="wht">CoverGroup</TH>
<TH class="wht">CoverGroup Covered</TH>
<TH class="wht">name</TH>

</TR>

<TR><TD class="range60to64"><A HREF="">60.00%</A></TD>
<TD class="range30to34"><A HREF="">33.33%&nbsp;(2/6)</A></TD>
<TD class="range100"><A HREF="#_Blockcov">100.00%&nbsp;(1/1)</A></TD>
<TD class="range20to24"><A HREF="#_Expressioncov">20.00%&nbsp;(1/5)</A></TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="namecell">g</TD>

</TR>


</TABLE>
<BR><BR><A NAME="_Blockcov"></A>
<P class="detail_title">     Uncovered Block Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_status_mux.g.u_reducer.g_or_loop[0].g<BR>
<B>Type name: </B>rggen_or_reducer.g_or_loop.g_T<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_or_reducer.v" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_or_reducer.v</A><BR><B>Number of uncovered blocks: </B>0 of 1<BR>
<B>Number of unreachable blocks: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------

0 items found

</PRE>
<A NAME="_Expressioncov"></A>
<P class="detail_title">     Uncovered Expression Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_status_mux.g.u_reducer.g_or_loop[0].g<BR>
<B>Type name: </B>rggen_or_reducer.g_or_loop.g_T<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_or_reducer.v" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_or_reducer.v</A><BR><B>Number of uncovered expressions: </B>4 of 5<BR>
<B>Number of unreachable expressions: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 20.00% (1/5)  | 88     | (i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 0))+:WIDTH] | i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 1))+:WIDTH]) | (i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 2))+:WIDTH] | i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 3))+:WIDTH]) 

<B>index: </B><B>1.1</B><B> grade: </B><B>20.00% (1/5)</B><B> line: </B><B>88</B><B> source: </B><B>| (i_data[WIDTH*(OFFSET_LIST[16*i+:16]+2)+:WIDTH] | i_data[WIDTH*(OFFSET_LIST[16*i+:16]+3)+:WIDTH]);</B>

(i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 0))+:WIDTH] | i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 1))+:WIDTH]) | (i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 2))+:WIDTH] | i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 3))+:WIDTH])<BR>
 <B><</B>--------------------------<B>1</B>---------------------------<B>></B>   <B><</B>--------------------------<B>2</B>---------------------------<B>></B>     <B><</B>--------------------------<B>3</B>---------------------------<B>></B>   <B><</B>--------------------------<B>4</B>---------------------------<B>></B>

index     | hit   | &lt;1&gt; &lt;2&gt; &lt;3&gt; &lt;4&gt; 
------------------------------------ '|'
1.1.1     | 0     | 1   -   -   -   
1.1.2     | 0     | -   1   -   -   
1.1.3     | 0     | -   -   1   -   
1.1.4     | 0     | -   -   -   1   


</PRE>
<A NAME="_Togglecov"></A>
<P class="detail_title">     Uncovered Toggle Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_status_mux.g.u_reducer.g_or_loop[0].g<BR>
<B>Type name: </B>rggen_or_reducer.g_or_loop.g_T<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_or_reducer.v" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_or_reducer.v</A><BR>

</TD></TR></TABLE>

<PRE class="detail_report_text">
Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------

0 items found

</PRE>
<A NAME="_Fsmcov"></A>
<P class="detail_title">     Uncovered Fsm Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_status_mux.g.u_reducer.g_or_loop[0].g<BR>
<B>Type name: </B>rggen_or_reducer.g_or_loop.g_T<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_or_reducer.v" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_or_reducer.v</A><BR>

</TD></TR></TABLE>

<PRE class="detail_report_text">

0 items found

</PRE>
<A NAME="_Assertioncov"></A>
<P class="detail_title">     Uncovered Assertion Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_status_mux.g.u_reducer.g_or_loop[0].g<BR>
<B>Type name: </B>rggen_or_reducer.g_or_loop.g_T<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_or_reducer.v" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_or_reducer.v</A><BR><B>Number of uncovered assertions: </B>0 of 0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Finished Failed Assertion                      Line  Source Code                    
------------------------------------------------------------------------------------

0 items found

</PRE>
<A NAME="_CoverGroupcov"></A>
<P class="detail_title">     Covered+Uncovered+Excluded+UNR CoverGroup Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_status_mux.g.u_reducer.g_or_loop[0].g<BR>
<B>Type name: </B>rggen_or_reducer.g_or_loop.g_T<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_or_reducer.v" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_or_reducer.v</A><BR><B>Number of covered cover bins: </B>0 of 0<BR>
<B>Number of uncovered cover bins: </B>0 of 0<BR>
<B>Number of excluded cover bins: </B>0<BR>


</TD></TR></TABLE>

</TD></TR></TABLE>

<PRE class="detail_report_text">

0 items found

</PRE>
