TimeQuest Timing Analyzer report for test
Wed Jul 25 16:56:35 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk27M'
 12. Slow Model Setup: 'slow_clock'
 13. Slow Model Setup: 'vga_component|divider|altpll_component|pll|clk[0]'
 14. Slow Model Hold: 'clk27M'
 15. Slow Model Hold: 'slow_clock'
 16. Slow Model Hold: 'vga_component|divider|altpll_component|pll|clk[0]'
 17. Slow Model Minimum Pulse Width: 'slow_clock'
 18. Slow Model Minimum Pulse Width: 'clk27M'
 19. Slow Model Minimum Pulse Width: 'vga_component|divider|altpll_component|pll|clk[0]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'clk27M'
 30. Fast Model Setup: 'slow_clock'
 31. Fast Model Setup: 'vga_component|divider|altpll_component|pll|clk[0]'
 32. Fast Model Hold: 'clk27M'
 33. Fast Model Hold: 'slow_clock'
 34. Fast Model Hold: 'vga_component|divider|altpll_component|pll|clk[0]'
 35. Fast Model Minimum Pulse Width: 'slow_clock'
 36. Fast Model Minimum Pulse Width: 'clk27M'
 37. Fast Model Minimum Pulse Width: 'vga_component|divider|altpll_component|pll|clk[0]'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Multicorner Timing Analysis Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; test                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; clk27M                                            ; Base      ; 37.037 ; 27.0 MHz   ; 0.000 ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { clk27M }                                            ;
; slow_clock                                        ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { slow_clock }                                        ;
; vga_component|divider|altpll_component|pll|clk[0] ; Generated ; 39.682 ; 25.2 MHz   ; 0.000 ; 19.841 ; 50.00      ; 15        ; 14          ;       ;        ;           ;            ; false    ; clk27M ; vga_component|divider|altpll_component|pll|inclk[0] ; { vga_component|divider|altpll_component|pll|clk[0] } ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                 ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 118.67 MHz ; 118.67 MHz      ; vga_component|divider|altpll_component|pll|clk[0] ;      ;
; 170.71 MHz ; 170.71 MHz      ; clk27M                                            ;      ;
; 238.49 MHz ; 238.49 MHz      ; slow_clock                                        ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow Model Setup Summary                                                   ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clk27M                                            ; -4.290 ; -753.144      ;
; slow_clock                                        ; -3.193 ; -21.418       ;
; vga_component|divider|altpll_component|pll|clk[0] ; 31.255 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow Model Hold Summary                                                    ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clk27M                                            ; -2.644 ; -2.644        ;
; slow_clock                                        ; 0.445  ; 0.000         ;
; vga_component|divider|altpll_component|pll|clk[0] ; 0.793  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; slow_clock                                        ; -0.611 ; -20.774       ;
; clk27M                                            ; 15.954 ; 0.000         ;
; vga_component|divider|altpll_component|pll|clk[0] ; 17.277 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk27M'                                                                                                                                                                                                                                                   ;
+--------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.290 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg11  ; slow_clock   ; clk27M      ; 0.001        ; 0.056      ; 4.307      ;
; -4.290 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg10  ; slow_clock   ; clk27M      ; 0.001        ; 0.056      ; 4.307      ;
; -4.290 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg9   ; slow_clock   ; clk27M      ; 0.001        ; 0.056      ; 4.307      ;
; -4.290 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg8   ; slow_clock   ; clk27M      ; 0.001        ; 0.056      ; 4.307      ;
; -4.290 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg7   ; slow_clock   ; clk27M      ; 0.001        ; 0.056      ; 4.307      ;
; -4.290 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg6   ; slow_clock   ; clk27M      ; 0.001        ; 0.056      ; 4.307      ;
; -4.290 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg5   ; slow_clock   ; clk27M      ; 0.001        ; 0.056      ; 4.307      ;
; -4.290 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg4   ; slow_clock   ; clk27M      ; 0.001        ; 0.056      ; 4.307      ;
; -4.290 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg3   ; slow_clock   ; clk27M      ; 0.001        ; 0.056      ; 4.307      ;
; -4.290 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg2   ; slow_clock   ; clk27M      ; 0.001        ; 0.056      ; 4.307      ;
; -4.290 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg1   ; slow_clock   ; clk27M      ; 0.001        ; 0.056      ; 4.307      ;
; -4.290 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg0   ; slow_clock   ; clk27M      ; 0.001        ; 0.056      ; 4.307      ;
; -4.290 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_datain_reg0    ; slow_clock   ; clk27M      ; 0.001        ; 0.038      ; 4.289      ;
; -4.290 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_we_reg         ; slow_clock   ; clk27M      ; 0.001        ; 0.056      ; 4.307      ;
; -4.190 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg11  ; slow_clock   ; clk27M      ; 0.001        ; 0.064      ; 4.215      ;
; -4.190 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg10  ; slow_clock   ; clk27M      ; 0.001        ; 0.064      ; 4.215      ;
; -4.190 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg9   ; slow_clock   ; clk27M      ; 0.001        ; 0.064      ; 4.215      ;
; -4.190 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg8   ; slow_clock   ; clk27M      ; 0.001        ; 0.064      ; 4.215      ;
; -4.190 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg7   ; slow_clock   ; clk27M      ; 0.001        ; 0.064      ; 4.215      ;
; -4.190 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg6   ; slow_clock   ; clk27M      ; 0.001        ; 0.064      ; 4.215      ;
; -4.190 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg5   ; slow_clock   ; clk27M      ; 0.001        ; 0.064      ; 4.215      ;
; -4.190 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg4   ; slow_clock   ; clk27M      ; 0.001        ; 0.064      ; 4.215      ;
; -4.190 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg3   ; slow_clock   ; clk27M      ; 0.001        ; 0.064      ; 4.215      ;
; -4.190 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg2   ; slow_clock   ; clk27M      ; 0.001        ; 0.064      ; 4.215      ;
; -4.190 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg1   ; slow_clock   ; clk27M      ; 0.001        ; 0.064      ; 4.215      ;
; -4.190 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg0   ; slow_clock   ; clk27M      ; 0.001        ; 0.064      ; 4.215      ;
; -4.190 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_datain_reg0    ; slow_clock   ; clk27M      ; 0.001        ; 0.046      ; 4.197      ;
; -4.190 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_we_reg         ; slow_clock   ; clk27M      ; 0.001        ; 0.064      ; 4.215      ;
; -4.169 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg11  ; slow_clock   ; clk27M      ; 0.001        ; 0.057      ; 4.187      ;
; -4.169 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg10  ; slow_clock   ; clk27M      ; 0.001        ; 0.057      ; 4.187      ;
; -4.169 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg9   ; slow_clock   ; clk27M      ; 0.001        ; 0.057      ; 4.187      ;
; -4.169 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg8   ; slow_clock   ; clk27M      ; 0.001        ; 0.057      ; 4.187      ;
; -4.169 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg7   ; slow_clock   ; clk27M      ; 0.001        ; 0.057      ; 4.187      ;
; -4.169 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg6   ; slow_clock   ; clk27M      ; 0.001        ; 0.057      ; 4.187      ;
; -4.169 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg5   ; slow_clock   ; clk27M      ; 0.001        ; 0.057      ; 4.187      ;
; -4.169 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg4   ; slow_clock   ; clk27M      ; 0.001        ; 0.057      ; 4.187      ;
; -4.169 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg3   ; slow_clock   ; clk27M      ; 0.001        ; 0.057      ; 4.187      ;
; -4.169 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg2   ; slow_clock   ; clk27M      ; 0.001        ; 0.057      ; 4.187      ;
; -4.169 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg1   ; slow_clock   ; clk27M      ; 0.001        ; 0.057      ; 4.187      ;
; -4.169 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg0   ; slow_clock   ; clk27M      ; 0.001        ; 0.057      ; 4.187      ;
; -4.169 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_datain_reg0    ; slow_clock   ; clk27M      ; 0.001        ; 0.039      ; 4.169      ;
; -4.169 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_we_reg         ; slow_clock   ; clk27M      ; 0.001        ; 0.057      ; 4.187      ;
; -4.140 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg11  ; slow_clock   ; clk27M      ; 0.001        ; 0.065      ; 4.166      ;
; -4.140 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg10  ; slow_clock   ; clk27M      ; 0.001        ; 0.065      ; 4.166      ;
; -4.140 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg9   ; slow_clock   ; clk27M      ; 0.001        ; 0.065      ; 4.166      ;
; -4.140 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg8   ; slow_clock   ; clk27M      ; 0.001        ; 0.065      ; 4.166      ;
; -4.140 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg7   ; slow_clock   ; clk27M      ; 0.001        ; 0.065      ; 4.166      ;
; -4.140 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg6   ; slow_clock   ; clk27M      ; 0.001        ; 0.065      ; 4.166      ;
; -4.140 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg5   ; slow_clock   ; clk27M      ; 0.001        ; 0.065      ; 4.166      ;
; -4.140 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg4   ; slow_clock   ; clk27M      ; 0.001        ; 0.065      ; 4.166      ;
; -4.140 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg3   ; slow_clock   ; clk27M      ; 0.001        ; 0.065      ; 4.166      ;
; -4.140 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg2   ; slow_clock   ; clk27M      ; 0.001        ; 0.065      ; 4.166      ;
; -4.140 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg1   ; slow_clock   ; clk27M      ; 0.001        ; 0.065      ; 4.166      ;
; -4.140 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg0   ; slow_clock   ; clk27M      ; 0.001        ; 0.065      ; 4.166      ;
; -4.140 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_datain_reg0    ; slow_clock   ; clk27M      ; 0.001        ; 0.047      ; 4.148      ;
; -4.140 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_we_reg         ; slow_clock   ; clk27M      ; 0.001        ; 0.065      ; 4.166      ;
; -4.089 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg11  ; slow_clock   ; clk27M      ; 0.001        ; 0.056      ; 4.106      ;
; -4.089 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg10  ; slow_clock   ; clk27M      ; 0.001        ; 0.056      ; 4.106      ;
; -4.089 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg9   ; slow_clock   ; clk27M      ; 0.001        ; 0.056      ; 4.106      ;
; -4.089 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg8   ; slow_clock   ; clk27M      ; 0.001        ; 0.056      ; 4.106      ;
; -4.089 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg7   ; slow_clock   ; clk27M      ; 0.001        ; 0.056      ; 4.106      ;
; -4.089 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg6   ; slow_clock   ; clk27M      ; 0.001        ; 0.056      ; 4.106      ;
; -4.089 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg5   ; slow_clock   ; clk27M      ; 0.001        ; 0.056      ; 4.106      ;
; -4.089 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg4   ; slow_clock   ; clk27M      ; 0.001        ; 0.056      ; 4.106      ;
; -4.089 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg3   ; slow_clock   ; clk27M      ; 0.001        ; 0.056      ; 4.106      ;
; -4.089 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg2   ; slow_clock   ; clk27M      ; 0.001        ; 0.056      ; 4.106      ;
; -4.089 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg1   ; slow_clock   ; clk27M      ; 0.001        ; 0.056      ; 4.106      ;
; -4.089 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg0   ; slow_clock   ; clk27M      ; 0.001        ; 0.056      ; 4.106      ;
; -4.089 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_datain_reg0    ; slow_clock   ; clk27M      ; 0.001        ; 0.038      ; 4.088      ;
; -4.089 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_we_reg         ; slow_clock   ; clk27M      ; 0.001        ; 0.056      ; 4.106      ;
; -4.055 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg11  ; slow_clock   ; clk27M      ; 0.001        ; 0.064      ; 4.080      ;
; -4.055 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg10  ; slow_clock   ; clk27M      ; 0.001        ; 0.064      ; 4.080      ;
; -4.055 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg9   ; slow_clock   ; clk27M      ; 0.001        ; 0.064      ; 4.080      ;
; -4.055 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg8   ; slow_clock   ; clk27M      ; 0.001        ; 0.064      ; 4.080      ;
; -4.055 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg7   ; slow_clock   ; clk27M      ; 0.001        ; 0.064      ; 4.080      ;
; -4.055 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg6   ; slow_clock   ; clk27M      ; 0.001        ; 0.064      ; 4.080      ;
; -4.055 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg5   ; slow_clock   ; clk27M      ; 0.001        ; 0.064      ; 4.080      ;
; -4.055 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg4   ; slow_clock   ; clk27M      ; 0.001        ; 0.064      ; 4.080      ;
; -4.055 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg3   ; slow_clock   ; clk27M      ; 0.001        ; 0.064      ; 4.080      ;
; -4.055 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg2   ; slow_clock   ; clk27M      ; 0.001        ; 0.064      ; 4.080      ;
; -4.055 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg1   ; slow_clock   ; clk27M      ; 0.001        ; 0.064      ; 4.080      ;
; -4.055 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg0   ; slow_clock   ; clk27M      ; 0.001        ; 0.064      ; 4.080      ;
; -4.055 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_datain_reg0    ; slow_clock   ; clk27M      ; 0.001        ; 0.046      ; 4.062      ;
; -4.055 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_we_reg         ; slow_clock   ; clk27M      ; 0.001        ; 0.064      ; 4.080      ;
; -3.955 ; normal_video_address[0]  ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg0   ; slow_clock   ; clk27M      ; 0.001        ; 0.057      ; 3.973      ;
; -3.807 ; normal_video_address[1]  ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg1   ; slow_clock   ; clk27M      ; 0.001        ; 0.057      ; 3.825      ;
; -3.767 ; normal_video_address[2]  ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg2   ; slow_clock   ; clk27M      ; 0.001        ; 0.057      ; 3.785      ;
; -3.760 ; normal_video_address[1]  ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg1   ; slow_clock   ; clk27M      ; 0.001        ; 0.065      ; 3.786      ;
; -3.757 ; normal_video_address[2]  ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg2   ; slow_clock   ; clk27M      ; 0.001        ; 0.065      ; 3.783      ;
; -3.752 ; normal_video_address[3]  ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg3   ; slow_clock   ; clk27M      ; 0.001        ; 0.057      ; 3.770      ;
; -3.749 ; normal_video_address[3]  ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg3   ; slow_clock   ; clk27M      ; 0.001        ; 0.065      ; 3.775      ;
; -3.731 ; normal_video_address[11] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg11  ; slow_clock   ; clk27M      ; 0.001        ; 0.065      ; 3.757      ;
; -3.726 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~portb_address_reg11 ; slow_clock   ; clk27M      ; 0.001        ; 0.076      ; 3.763      ;
; -3.726 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~portb_address_reg10 ; slow_clock   ; clk27M      ; 0.001        ; 0.076      ; 3.763      ;
; -3.726 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~portb_address_reg9  ; slow_clock   ; clk27M      ; 0.001        ; 0.076      ; 3.763      ;
; -3.726 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~portb_address_reg8  ; slow_clock   ; clk27M      ; 0.001        ; 0.076      ; 3.763      ;
; -3.726 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~portb_address_reg7  ; slow_clock   ; clk27M      ; 0.001        ; 0.076      ; 3.763      ;
; -3.726 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~portb_address_reg6  ; slow_clock   ; clk27M      ; 0.001        ; 0.076      ; 3.763      ;
; -3.726 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~portb_address_reg5  ; slow_clock   ; clk27M      ; 0.001        ; 0.076      ; 3.763      ;
; -3.726 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~portb_address_reg4  ; slow_clock   ; clk27M      ; 0.001        ; 0.076      ; 3.763      ;
+--------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'slow_clock'                                                                                                     ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -3.193 ; normal_video_address[0]  ; normal_video_address[12] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 4.232      ;
; -3.064 ; normal_video_address[0]  ; normal_video_address[13] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 4.103      ;
; -2.953 ; normal_video_address[4]  ; normal_video_address[12] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 3.992      ;
; -2.953 ; normal_video_address[1]  ; normal_video_address[12] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 3.992      ;
; -2.876 ; normal_video_address[2]  ; normal_video_address[12] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 3.915      ;
; -2.824 ; normal_video_address[4]  ; normal_video_address[13] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 3.863      ;
; -2.824 ; normal_video_address[1]  ; normal_video_address[13] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 3.863      ;
; -2.801 ; normal_video_address[3]  ; normal_video_address[12] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 3.840      ;
; -2.791 ; normal_video_address[6]  ; normal_video_address[12] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 3.830      ;
; -2.747 ; normal_video_address[2]  ; normal_video_address[13] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 3.786      ;
; -2.672 ; normal_video_address[3]  ; normal_video_address[13] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 3.711      ;
; -2.662 ; normal_video_address[6]  ; normal_video_address[13] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 3.701      ;
; -2.642 ; normal_video_address[5]  ; normal_video_address[12] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 3.681      ;
; -2.513 ; normal_video_address[7]  ; normal_video_address[12] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 3.552      ;
; -2.513 ; normal_video_address[5]  ; normal_video_address[13] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 3.552      ;
; -2.409 ; normal_video_address[8]  ; normal_video_address[12] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 3.448      ;
; -2.384 ; normal_video_address[7]  ; normal_video_address[13] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 3.423      ;
; -2.280 ; normal_video_address[8]  ; normal_video_address[13] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 3.319      ;
; -2.263 ; normal_video_address[9]  ; normal_video_address[12] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 3.302      ;
; -2.143 ; normal_video_address[10] ; normal_video_address[12] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 3.182      ;
; -2.134 ; normal_video_address[9]  ; normal_video_address[13] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 3.173      ;
; -2.103 ; normal_video_address[11] ; normal_video_address[12] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 3.142      ;
; -2.087 ; normal_video_address[12] ; normal_video_address[13] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 3.125      ;
; -2.014 ; normal_video_address[10] ; normal_video_address[13] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 3.053      ;
; -1.974 ; normal_video_address[11] ; normal_video_address[13] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 3.013      ;
; -1.942 ; normal_video_address[0]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.980      ;
; -1.864 ; normal_video_address[12] ; normal_video_address[12] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.902      ;
; -1.702 ; normal_video_address[0]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.740      ;
; -1.702 ; normal_video_address[4]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.740      ;
; -1.702 ; normal_video_address[1]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.740      ;
; -1.625 ; normal_video_address[2]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.663      ;
; -1.622 ; normal_video_address[0]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.660      ;
; -1.602 ; normal_video_address[13] ; normal_video_address[13] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.640      ;
; -1.550 ; normal_video_address[3]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.588      ;
; -1.542 ; normal_video_address[0]  ; normal_video_address[9]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.580      ;
; -1.540 ; normal_video_address[6]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.578      ;
; -1.462 ; normal_video_address[4]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.500      ;
; -1.462 ; normal_video_address[1]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.500      ;
; -1.391 ; normal_video_address[5]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.429      ;
; -1.385 ; normal_video_address[2]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.423      ;
; -1.382 ; normal_video_address[4]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.420      ;
; -1.382 ; normal_video_address[1]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.420      ;
; -1.368 ; normal_video_address[0]  ; normal_video_address[8]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.406      ;
; -1.310 ; normal_video_address[3]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.348      ;
; -1.305 ; normal_video_address[2]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.343      ;
; -1.302 ; normal_video_address[4]  ; normal_video_address[9]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.340      ;
; -1.302 ; normal_video_address[1]  ; normal_video_address[9]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.340      ;
; -1.300 ; normal_video_address[6]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.338      ;
; -1.288 ; normal_video_address[0]  ; normal_video_address[7]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.326      ;
; -1.262 ; normal_video_address[7]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.300      ;
; -1.230 ; normal_video_address[3]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.268      ;
; -1.225 ; normal_video_address[2]  ; normal_video_address[9]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.263      ;
; -1.220 ; normal_video_address[6]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.258      ;
; -1.208 ; normal_video_address[0]  ; normal_video_address[6]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.246      ;
; -1.158 ; normal_video_address[8]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.196      ;
; -1.151 ; normal_video_address[5]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.189      ;
; -1.150 ; normal_video_address[3]  ; normal_video_address[9]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.188      ;
; -1.140 ; normal_video_address[6]  ; normal_video_address[9]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.178      ;
; -1.128 ; normal_video_address[0]  ; normal_video_address[5]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.166      ;
; -1.128 ; normal_video_address[4]  ; normal_video_address[8]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.166      ;
; -1.128 ; normal_video_address[1]  ; normal_video_address[8]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.166      ;
; -1.071 ; normal_video_address[5]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.109      ;
; -1.051 ; normal_video_address[2]  ; normal_video_address[8]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.089      ;
; -1.048 ; normal_video_address[0]  ; normal_video_address[4]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.086      ;
; -1.048 ; normal_video_address[4]  ; normal_video_address[7]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.086      ;
; -1.048 ; normal_video_address[1]  ; normal_video_address[7]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.086      ;
; -1.022 ; normal_video_address[7]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.060      ;
; -1.012 ; normal_video_address[9]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.050      ;
; -0.991 ; normal_video_address[5]  ; normal_video_address[9]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.029      ;
; -0.976 ; normal_video_address[3]  ; normal_video_address[8]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.014      ;
; -0.971 ; normal_video_address[2]  ; normal_video_address[7]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.009      ;
; -0.968 ; normal_video_address[0]  ; normal_video_address[3]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.006      ;
; -0.968 ; normal_video_address[4]  ; normal_video_address[6]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.006      ;
; -0.968 ; normal_video_address[1]  ; normal_video_address[6]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.006      ;
; -0.966 ; normal_video_address[6]  ; normal_video_address[8]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 2.004      ;
; -0.965 ; normal_video_address[12] ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 1.000        ; -0.001     ; 2.002      ;
; -0.942 ; normal_video_address[7]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 1.980      ;
; -0.918 ; normal_video_address[8]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 1.956      ;
; -0.896 ; normal_video_address[3]  ; normal_video_address[7]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 1.934      ;
; -0.892 ; normal_video_address[10] ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 1.930      ;
; -0.891 ; normal_video_address[2]  ; normal_video_address[6]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 1.929      ;
; -0.888 ; normal_video_address[0]  ; normal_video_address[2]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 1.926      ;
; -0.888 ; normal_video_address[4]  ; normal_video_address[5]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 1.926      ;
; -0.888 ; normal_video_address[1]  ; normal_video_address[5]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 1.926      ;
; -0.886 ; normal_video_address[6]  ; normal_video_address[7]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 1.924      ;
; -0.862 ; normal_video_address[7]  ; normal_video_address[9]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 1.900      ;
; -0.852 ; normal_video_address[11] ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 1.890      ;
; -0.838 ; normal_video_address[8]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 1.876      ;
; -0.832 ; normal_video_address[13] ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 1.000        ; -0.001     ; 1.869      ;
; -0.817 ; normal_video_address[5]  ; normal_video_address[8]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 1.855      ;
; -0.816 ; normal_video_address[3]  ; normal_video_address[6]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 1.854      ;
; -0.811 ; normal_video_address[2]  ; normal_video_address[5]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 1.849      ;
; -0.808 ; normal_video_address[1]  ; normal_video_address[4]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 1.846      ;
; -0.772 ; normal_video_address[9]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 1.810      ;
; -0.758 ; normal_video_address[8]  ; normal_video_address[9]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 1.796      ;
; -0.737 ; normal_video_address[5]  ; normal_video_address[7]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 1.775      ;
; -0.736 ; normal_video_address[3]  ; normal_video_address[5]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 1.774      ;
; -0.731 ; normal_video_address[2]  ; normal_video_address[4]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 1.769      ;
; -0.728 ; normal_video_address[1]  ; normal_video_address[3]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 1.766      ;
; -0.692 ; normal_video_address[9]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 1.730      ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_component|divider|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                                                                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 31.255 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg11 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.436      ;
; 31.255 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg10 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.436      ;
; 31.255 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg9  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.436      ;
; 31.255 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg8  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.436      ;
; 31.255 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg7  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.436      ;
; 31.255 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg6  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.436      ;
; 31.255 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg5  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.436      ;
; 31.255 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg4  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.436      ;
; 31.255 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg3  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.436      ;
; 31.255 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg2  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.436      ;
; 31.255 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg1  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.436      ;
; 31.255 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg0  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.436      ;
; 31.304 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg11 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.395      ;
; 31.304 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg10 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.395      ;
; 31.304 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg9  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.395      ;
; 31.304 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg8  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.395      ;
; 31.304 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg7  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.395      ;
; 31.304 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg6  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.395      ;
; 31.304 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg5  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.395      ;
; 31.304 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg4  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.395      ;
; 31.304 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg3  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.395      ;
; 31.304 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg2  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.395      ;
; 31.304 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg1  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.395      ;
; 31.304 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg0  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.395      ;
; 31.307 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg11 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.384      ;
; 31.307 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg10 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.384      ;
; 31.307 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg9  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.384      ;
; 31.307 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg8  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.384      ;
; 31.307 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg7  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.384      ;
; 31.307 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg6  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.384      ;
; 31.307 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg5  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.384      ;
; 31.307 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg4  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.384      ;
; 31.307 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg3  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.384      ;
; 31.307 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg2  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.384      ;
; 31.307 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg1  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.384      ;
; 31.307 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg0  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.384      ;
; 31.356 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg11 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.343      ;
; 31.356 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg10 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.343      ;
; 31.356 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg9  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.343      ;
; 31.356 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg8  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.343      ;
; 31.356 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg7  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.343      ;
; 31.356 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg6  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.343      ;
; 31.356 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg5  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.343      ;
; 31.356 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg4  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.343      ;
; 31.356 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg3  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.343      ;
; 31.356 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg2  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.343      ;
; 31.356 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg1  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.343      ;
; 31.356 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg0  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.343      ;
; 31.362 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg11 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.329      ;
; 31.362 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg10 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.329      ;
; 31.362 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg9  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.329      ;
; 31.362 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg8  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.329      ;
; 31.362 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg7  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.329      ;
; 31.362 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg6  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.329      ;
; 31.362 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg5  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.329      ;
; 31.362 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg4  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.329      ;
; 31.362 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg3  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.329      ;
; 31.362 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg2  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.329      ;
; 31.362 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg1  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.329      ;
; 31.362 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg0  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.329      ;
; 31.411 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg11 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.288      ;
; 31.411 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg10 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.288      ;
; 31.411 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg9  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.288      ;
; 31.411 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg8  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.288      ;
; 31.411 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg7  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.288      ;
; 31.411 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg6  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.288      ;
; 31.411 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg5  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.288      ;
; 31.411 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg4  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.288      ;
; 31.411 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg3  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.288      ;
; 31.411 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg2  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.288      ;
; 31.411 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg1  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.288      ;
; 31.411 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg0  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.288      ;
; 31.413 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg11 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.278      ;
; 31.413 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg10 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.278      ;
; 31.413 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg9  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.278      ;
; 31.413 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg8  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.278      ;
; 31.413 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg7  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.278      ;
; 31.413 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg6  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.278      ;
; 31.413 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg5  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.278      ;
; 31.413 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg4  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.278      ;
; 31.413 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg3  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.278      ;
; 31.413 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg2  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.278      ;
; 31.413 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg1  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.278      ;
; 31.413 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg0  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.278      ;
; 31.441 ; vgacon:vga_component|v_count[3] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg11 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.250      ;
; 31.441 ; vgacon:vga_component|v_count[3] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg10 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.250      ;
; 31.441 ; vgacon:vga_component|v_count[3] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg9  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.250      ;
; 31.441 ; vgacon:vga_component|v_count[3] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg8  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.250      ;
; 31.441 ; vgacon:vga_component|v_count[3] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg7  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.250      ;
; 31.441 ; vgacon:vga_component|v_count[3] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg6  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.250      ;
; 31.441 ; vgacon:vga_component|v_count[3] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg5  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.250      ;
; 31.441 ; vgacon:vga_component|v_count[3] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg4  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.250      ;
; 31.441 ; vgacon:vga_component|v_count[3] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg3  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.250      ;
; 31.441 ; vgacon:vga_component|v_count[3] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg2  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.250      ;
; 31.441 ; vgacon:vga_component|v_count[3] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg1  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.250      ;
; 31.441 ; vgacon:vga_component|v_count[3] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg0  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.049      ; 8.250      ;
; 31.462 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg11 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.237      ;
; 31.462 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg10 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.237      ;
; 31.462 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg9  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.237      ;
; 31.462 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg8  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.057      ; 8.237      ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk27M'                                                                                                                                                                                                                                                ;
+--------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.644 ; slow_clock              ; slow_clock                                                                                                                                                      ; slow_clock   ; clk27M      ; 0.000        ; 2.812      ; 0.731      ;
; -2.644 ; slow_clock              ; slow_clock                                                                                                                                                      ; slow_clock   ; clk27M      ; 0.000        ; 2.812      ; 0.731      ;
; 0.445  ; clear_video_address[0]  ; clear_video_address[0]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; state                   ; state                                                                                                                                                           ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.731      ;
; 0.629  ; \clock_divider:i[31]    ; \clock_divider:i[31]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.915      ;
; 0.638  ; clear_video_address[12] ; state                                                                                                                                                           ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.924      ;
; 0.919  ; state                   ; clear_video_address[0]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.205      ;
; 0.968  ; \clock_divider:i[0]     ; \clock_divider:i[0]                                                                                                                                             ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.254      ;
; 0.968  ; \clock_divider:i[16]    ; \clock_divider:i[16]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.254      ;
; 0.971  ; clear_video_address[1]  ; clear_video_address[1]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.257      ;
; 0.975  ; \clock_divider:i[1]     ; \clock_divider:i[1]                                                                                                                                             ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.261      ;
; 0.975  ; \clock_divider:i[17]    ; \clock_divider:i[17]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.261      ;
; 0.976  ; \clock_divider:i[2]     ; \clock_divider:i[2]                                                                                                                                             ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; \clock_divider:i[9]     ; \clock_divider:i[9]                                                                                                                                             ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; \clock_divider:i[18]    ; \clock_divider:i[18]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; \clock_divider:i[25]    ; \clock_divider:i[25]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.262      ;
; 0.977  ; \clock_divider:i[4]     ; \clock_divider:i[4]                                                                                                                                             ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; \clock_divider:i[7]     ; \clock_divider:i[7]                                                                                                                                             ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; \clock_divider:i[11]    ; \clock_divider:i[11]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; \clock_divider:i[13]    ; \clock_divider:i[13]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; \clock_divider:i[14]    ; \clock_divider:i[14]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; \clock_divider:i[15]    ; \clock_divider:i[15]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; \clock_divider:i[20]    ; \clock_divider:i[20]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; \clock_divider:i[23]    ; \clock_divider:i[23]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; \clock_divider:i[27]    ; \clock_divider:i[27]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; \clock_divider:i[29]    ; \clock_divider:i[29]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; \clock_divider:i[30]    ; \clock_divider:i[30]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.263      ;
; 0.979  ; clear_video_address[2]  ; clear_video_address[2]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.265      ;
; 0.980  ; clear_video_address[10] ; clear_video_address[10]                                                                                                                                         ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.266      ;
; 0.981  ; clear_video_address[3]  ; clear_video_address[3]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.267      ;
; 0.981  ; clear_video_address[8]  ; clear_video_address[8]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.267      ;
; 0.984  ; clear_video_address[5]  ; clear_video_address[5]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.270      ;
; 0.984  ; clear_video_address[12] ; clear_video_address[12]                                                                                                                                         ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.270      ;
; 1.015  ; \clock_divider:i[8]     ; \clock_divider:i[8]                                                                                                                                             ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.301      ;
; 1.015  ; \clock_divider:i[24]    ; \clock_divider:i[24]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.301      ;
; 1.015  ; clear_video_address[9]  ; clear_video_address[9]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.301      ;
; 1.016  ; \clock_divider:i[3]     ; \clock_divider:i[3]                                                                                                                                             ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; \clock_divider:i[5]     ; \clock_divider:i[5]                                                                                                                                             ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; \clock_divider:i[6]     ; \clock_divider:i[6]                                                                                                                                             ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; \clock_divider:i[10]    ; \clock_divider:i[10]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; \clock_divider:i[12]    ; \clock_divider:i[12]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; \clock_divider:i[19]    ; \clock_divider:i[19]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; \clock_divider:i[21]    ; \clock_divider:i[21]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; \clock_divider:i[22]    ; \clock_divider:i[22]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; \clock_divider:i[26]    ; \clock_divider:i[26]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; \clock_divider:i[28]    ; \clock_divider:i[28]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; clear_video_address[11] ; clear_video_address[11]                                                                                                                                         ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; clear_video_address[13] ; clear_video_address[13]                                                                                                                                         ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.302      ;
; 1.023  ; clear_video_address[4]  ; clear_video_address[4]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.309      ;
; 1.023  ; clear_video_address[7]  ; clear_video_address[7]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.309      ;
; 1.080  ; state                   ; clear_video_address[1]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.366      ;
; 1.080  ; state                   ; clear_video_address[2]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.366      ;
; 1.080  ; state                   ; clear_video_address[3]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.366      ;
; 1.080  ; state                   ; clear_video_address[4]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.366      ;
; 1.080  ; state                   ; clear_video_address[5]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.366      ;
; 1.080  ; state                   ; clear_video_address[6]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.366      ;
; 1.080  ; state                   ; clear_video_address[7]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.366      ;
; 1.080  ; state                   ; clear_video_address[8]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.366      ;
; 1.080  ; state                   ; clear_video_address[9]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.366      ;
; 1.080  ; state                   ; clear_video_address[10]                                                                                                                                         ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.366      ;
; 1.080  ; state                   ; clear_video_address[11]                                                                                                                                         ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.366      ;
; 1.080  ; state                   ; clear_video_address[12]                                                                                                                                         ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.366      ;
; 1.080  ; state                   ; clear_video_address[13]                                                                                                                                         ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.366      ;
; 1.080  ; state                   ; clear_video_address[14]                                                                                                                                         ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.366      ;
; 1.240  ; clear_video_address[14] ; clear_video_address[14]                                                                                                                                         ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.526      ;
; 1.244  ; clear_video_address[14] ; state                                                                                                                                                           ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.530      ;
; 1.252  ; clear_video_address[0]  ; clear_video_address[1]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.538      ;
; 1.400  ; \clock_divider:i[0]     ; \clock_divider:i[1]                                                                                                                                             ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.686      ;
; 1.400  ; \clock_divider:i[16]    ; \clock_divider:i[17]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.686      ;
; 1.403  ; clear_video_address[1]  ; clear_video_address[2]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.689      ;
; 1.407  ; \clock_divider:i[1]     ; \clock_divider:i[2]                                                                                                                                             ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.693      ;
; 1.407  ; \clock_divider:i[17]    ; \clock_divider:i[18]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.693      ;
; 1.408  ; \clock_divider:i[2]     ; \clock_divider:i[3]                                                                                                                                             ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.694      ;
; 1.408  ; \clock_divider:i[9]     ; \clock_divider:i[10]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.694      ;
; 1.408  ; \clock_divider:i[18]    ; \clock_divider:i[19]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.694      ;
; 1.408  ; \clock_divider:i[25]    ; \clock_divider:i[26]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.694      ;
; 1.409  ; \clock_divider:i[30]    ; \clock_divider:i[31]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.695      ;
; 1.409  ; \clock_divider:i[13]    ; \clock_divider:i[14]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.695      ;
; 1.409  ; \clock_divider:i[14]    ; \clock_divider:i[15]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.695      ;
; 1.409  ; \clock_divider:i[29]    ; \clock_divider:i[30]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.695      ;
; 1.409  ; \clock_divider:i[4]     ; \clock_divider:i[5]                                                                                                                                             ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.695      ;
; 1.409  ; \clock_divider:i[11]    ; \clock_divider:i[12]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.695      ;
; 1.409  ; \clock_divider:i[20]    ; \clock_divider:i[21]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.695      ;
; 1.409  ; \clock_divider:i[27]    ; \clock_divider:i[28]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.695      ;
; 1.411  ; clear_video_address[2]  ; clear_video_address[3]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.697      ;
; 1.412  ; clear_video_address[10] ; clear_video_address[11]                                                                                                                                         ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.698      ;
; 1.413  ; clear_video_address[3]  ; clear_video_address[4]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.699      ;
; 1.416  ; clear_video_address[5]  ; clear_video_address[6]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.702      ;
; 1.416  ; clear_video_address[12] ; clear_video_address[13]                                                                                                                                         ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.702      ;
; 1.436  ; normal_video_word[1]    ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a7~portb_datain_reg0 ; slow_clock   ; clk27M      ; 0.000        ; 0.038      ; 1.724      ;
; 1.448  ; \clock_divider:i[8]     ; \clock_divider:i[9]                                                                                                                                             ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.734      ;
; 1.448  ; \clock_divider:i[24]    ; \clock_divider:i[25]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.734      ;
; 1.448  ; clear_video_address[9]  ; clear_video_address[10]                                                                                                                                         ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.734      ;
; 1.449  ; \clock_divider:i[3]     ; \clock_divider:i[4]                                                                                                                                             ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.735      ;
; 1.449  ; \clock_divider:i[6]     ; \clock_divider:i[7]                                                                                                                                             ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.735      ;
; 1.449  ; \clock_divider:i[10]    ; \clock_divider:i[11]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.735      ;
; 1.449  ; \clock_divider:i[12]    ; \clock_divider:i[13]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.735      ;
; 1.449  ; \clock_divider:i[19]    ; \clock_divider:i[20]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.735      ;
; 1.449  ; \clock_divider:i[22]    ; \clock_divider:i[23]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.735      ;
; 1.449  ; \clock_divider:i[26]    ; \clock_divider:i[27]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 1.735      ;
+--------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'slow_clock'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; normal_video_address[0]  ; normal_video_address[0]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.731      ;
; 0.968 ; normal_video_address[1]  ; normal_video_address[1]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.254      ;
; 0.971 ; normal_video_address[2]  ; normal_video_address[2]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.257      ;
; 0.972 ; normal_video_address[10] ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.258      ;
; 0.976 ; normal_video_address[3]  ; normal_video_address[3]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.262      ;
; 0.977 ; normal_video_address[5]  ; normal_video_address[5]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; normal_video_address[8]  ; normal_video_address[8]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.263      ;
; 1.007 ; normal_video_address[7]  ; normal_video_address[7]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.293      ;
; 1.011 ; normal_video_address[9]  ; normal_video_address[9]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.297      ;
; 1.011 ; normal_video_address[11] ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.297      ;
; 1.206 ; normal_video_address[6]  ; normal_video_address[6]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.492      ;
; 1.208 ; normal_video_address[4]  ; normal_video_address[4]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.494      ;
; 1.209 ; normal_video_address[0]  ; normal_video_address[1]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.495      ;
; 1.251 ; normal_video_address[14] ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.537      ;
; 1.400 ; normal_video_address[1]  ; normal_video_address[2]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.686      ;
; 1.403 ; normal_video_address[2]  ; normal_video_address[3]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.689      ;
; 1.404 ; normal_video_address[10] ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.690      ;
; 1.408 ; normal_video_address[3]  ; normal_video_address[4]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.694      ;
; 1.409 ; normal_video_address[5]  ; normal_video_address[6]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.695      ;
; 1.440 ; normal_video_address[7]  ; normal_video_address[8]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.726      ;
; 1.444 ; normal_video_address[9]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.730      ;
; 1.480 ; normal_video_address[1]  ; normal_video_address[3]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.766      ;
; 1.483 ; normal_video_address[2]  ; normal_video_address[4]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.769      ;
; 1.488 ; normal_video_address[3]  ; normal_video_address[5]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.774      ;
; 1.489 ; normal_video_address[5]  ; normal_video_address[7]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.775      ;
; 1.510 ; normal_video_address[8]  ; normal_video_address[9]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.796      ;
; 1.524 ; normal_video_address[9]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.810      ;
; 1.560 ; normal_video_address[1]  ; normal_video_address[4]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.846      ;
; 1.563 ; normal_video_address[2]  ; normal_video_address[5]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.849      ;
; 1.568 ; normal_video_address[3]  ; normal_video_address[6]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.854      ;
; 1.569 ; normal_video_address[5]  ; normal_video_address[8]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.855      ;
; 1.584 ; normal_video_address[13] ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 0.000        ; -0.001     ; 1.869      ;
; 1.590 ; normal_video_address[8]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.876      ;
; 1.604 ; normal_video_address[11] ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.890      ;
; 1.614 ; normal_video_address[7]  ; normal_video_address[9]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.900      ;
; 1.638 ; normal_video_address[6]  ; normal_video_address[7]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.924      ;
; 1.640 ; normal_video_address[0]  ; normal_video_address[2]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.926      ;
; 1.640 ; normal_video_address[4]  ; normal_video_address[5]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.926      ;
; 1.640 ; normal_video_address[1]  ; normal_video_address[5]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.926      ;
; 1.643 ; normal_video_address[2]  ; normal_video_address[6]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.929      ;
; 1.644 ; normal_video_address[10] ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.930      ;
; 1.648 ; normal_video_address[3]  ; normal_video_address[7]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.934      ;
; 1.670 ; normal_video_address[8]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.956      ;
; 1.694 ; normal_video_address[7]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.980      ;
; 1.717 ; normal_video_address[12] ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 0.000        ; -0.001     ; 2.002      ;
; 1.718 ; normal_video_address[6]  ; normal_video_address[8]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.004      ;
; 1.720 ; normal_video_address[0]  ; normal_video_address[3]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.006      ;
; 1.720 ; normal_video_address[4]  ; normal_video_address[6]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.006      ;
; 1.720 ; normal_video_address[1]  ; normal_video_address[6]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.006      ;
; 1.723 ; normal_video_address[2]  ; normal_video_address[7]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.009      ;
; 1.728 ; normal_video_address[3]  ; normal_video_address[8]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.014      ;
; 1.743 ; normal_video_address[5]  ; normal_video_address[9]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.029      ;
; 1.764 ; normal_video_address[9]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.050      ;
; 1.774 ; normal_video_address[7]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.060      ;
; 1.800 ; normal_video_address[0]  ; normal_video_address[4]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.086      ;
; 1.800 ; normal_video_address[4]  ; normal_video_address[7]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.086      ;
; 1.800 ; normal_video_address[1]  ; normal_video_address[7]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.086      ;
; 1.803 ; normal_video_address[2]  ; normal_video_address[8]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.089      ;
; 1.823 ; normal_video_address[5]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.109      ;
; 1.880 ; normal_video_address[0]  ; normal_video_address[5]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.166      ;
; 1.880 ; normal_video_address[4]  ; normal_video_address[8]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.166      ;
; 1.880 ; normal_video_address[1]  ; normal_video_address[8]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.166      ;
; 1.892 ; normal_video_address[6]  ; normal_video_address[9]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.178      ;
; 1.902 ; normal_video_address[3]  ; normal_video_address[9]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.188      ;
; 1.903 ; normal_video_address[5]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.189      ;
; 1.910 ; normal_video_address[8]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.196      ;
; 1.960 ; normal_video_address[0]  ; normal_video_address[6]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.246      ;
; 1.972 ; normal_video_address[6]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.258      ;
; 1.977 ; normal_video_address[2]  ; normal_video_address[9]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.263      ;
; 1.982 ; normal_video_address[3]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.268      ;
; 2.014 ; normal_video_address[7]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.300      ;
; 2.040 ; normal_video_address[0]  ; normal_video_address[7]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.326      ;
; 2.052 ; normal_video_address[6]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.338      ;
; 2.054 ; normal_video_address[4]  ; normal_video_address[9]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.340      ;
; 2.054 ; normal_video_address[1]  ; normal_video_address[9]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.340      ;
; 2.057 ; normal_video_address[2]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.343      ;
; 2.062 ; normal_video_address[3]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.348      ;
; 2.120 ; normal_video_address[0]  ; normal_video_address[8]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.406      ;
; 2.134 ; normal_video_address[4]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.420      ;
; 2.134 ; normal_video_address[1]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.420      ;
; 2.137 ; normal_video_address[2]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.423      ;
; 2.143 ; normal_video_address[5]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.429      ;
; 2.214 ; normal_video_address[4]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.500      ;
; 2.214 ; normal_video_address[1]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.500      ;
; 2.292 ; normal_video_address[6]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.578      ;
; 2.294 ; normal_video_address[0]  ; normal_video_address[9]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.580      ;
; 2.302 ; normal_video_address[3]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.588      ;
; 2.354 ; normal_video_address[13] ; normal_video_address[13] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.640      ;
; 2.374 ; normal_video_address[0]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.660      ;
; 2.377 ; normal_video_address[2]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.663      ;
; 2.454 ; normal_video_address[0]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.740      ;
; 2.454 ; normal_video_address[4]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.740      ;
; 2.454 ; normal_video_address[1]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.740      ;
; 2.616 ; normal_video_address[12] ; normal_video_address[12] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.902      ;
; 2.694 ; normal_video_address[0]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 2.980      ;
; 2.726 ; normal_video_address[11] ; normal_video_address[13] ; slow_clock   ; slow_clock  ; 0.000        ; 0.001      ; 3.013      ;
; 2.766 ; normal_video_address[10] ; normal_video_address[13] ; slow_clock   ; slow_clock  ; 0.000        ; 0.001      ; 3.053      ;
; 2.839 ; normal_video_address[12] ; normal_video_address[13] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 3.125      ;
; 2.855 ; normal_video_address[11] ; normal_video_address[12] ; slow_clock   ; slow_clock  ; 0.000        ; 0.001      ; 3.142      ;
; 2.886 ; normal_video_address[9]  ; normal_video_address[13] ; slow_clock   ; slow_clock  ; 0.000        ; 0.001      ; 3.173      ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_component|divider|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                                                                                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.793 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|v_count_d[4]                                                                                                                                 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.079      ;
; 0.869 ; vgacon:vga_component|h_count[3] ; vgacon:vga_component|h_count_d[3]                                                                                                                                 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.156      ;
; 0.876 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|v_count_d[7]                                                                                                                                 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.162      ;
; 0.895 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|v_count_d[5]                                                                                                                                 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.181      ;
; 0.956 ; vgacon:vga_component|v_count[0] ; vgacon:vga_component|v_count_d[0]                                                                                                                                 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.242      ;
; 0.976 ; vgacon:vga_component|h_count[6] ; vgacon:vga_component|h_count[6]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|v_count[5]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.262      ;
; 0.979 ; vgacon:vga_component|v_count[3] ; vgacon:vga_component|v_count_d[3]                                                                                                                                 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.265      ;
; 0.980 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|v_count[7]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.266      ;
; 0.989 ; vgacon:vga_component|h_count[4] ; vgacon:vga_component|h_count[4]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.275      ;
; 0.992 ; vgacon:vga_component|h_count[1] ; vgacon:vga_component|h_count[1]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.278      ;
; 1.015 ; vgacon:vga_component|h_count[7] ; vgacon:vga_component|h_count[7]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.301      ;
; 1.016 ; vgacon:vga_component|h_count[3] ; vgacon:vga_component|h_count[3]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.302      ;
; 1.017 ; vgacon:vga_component|v_count[6] ; vgacon:vga_component|v_count_d[6]                                                                                                                                 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.303      ;
; 1.017 ; vgacon:vga_component|v_count[1] ; vgacon:vga_component|v_count_d[1]                                                                                                                                 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.303      ;
; 1.020 ; vgacon:vga_component|h_count[0] ; vgacon:vga_component|h_count_d[0]                                                                                                                                 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.307      ;
; 1.022 ; vgacon:vga_component|h_count[0] ; vgacon:vga_component|h_count[0]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.308      ;
; 1.030 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|v_count[4]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.316      ;
; 1.030 ; vgacon:vga_component|v_count[6] ; vgacon:vga_component|v_count[6]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.316      ;
; 1.030 ; vgacon:vga_component|v_count[9] ; vgacon:vga_component|v_count_d[9]                                                                                                                                 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.316      ;
; 1.031 ; vgacon:vga_component|v_count[8] ; vgacon:vga_component|v_count[8]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.317      ;
; 1.034 ; vgacon:vga_component|h_count[7] ; vgacon:vga_component|h_count_d[7]                                                                                                                                 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.321      ;
; 1.037 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|v_count_d[2]                                                                                                                                 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.323      ;
; 1.045 ; vgacon:vga_component|h_count[5] ; vgacon:vga_component|h_count_d[5]                                                                                                                                 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.331      ;
; 1.140 ; vgacon:vga_component|h_count[8] ; vgacon:vga_component|h_count_d[8]                                                                                                                                 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.427      ;
; 1.217 ; vgacon:vga_component|h_count[2] ; vgacon:vga_component|h_count[2]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.503      ;
; 1.218 ; vgacon:vga_component|v_count[1] ; vgacon:vga_component|v_count[1]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.504      ;
; 1.259 ; vgacon:vga_component|h_count[9] ; vgacon:vga_component|h_count[9]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.545      ;
; 1.284 ; vgacon:vga_component|h_count[1] ; vgacon:vga_component|h_count[5]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.570      ;
; 1.284 ; vgacon:vga_component|h_count[1] ; vgacon:vga_component|h_count_d[1]                                                                                                                                 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.571      ;
; 1.284 ; vgacon:vga_component|h_count[1] ; vgacon:vga_component|h_count[9]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.570      ;
; 1.293 ; vgacon:vga_component|h_count[6] ; vgacon:vga_component|h_count_d[6]                                                                                                                                 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.580      ;
; 1.296 ; vgacon:vga_component|h_count[9] ; vgacon:vga_component|h_count_d[9]                                                                                                                                 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.583      ;
; 1.313 ; vgacon:vga_component|v_count[8] ; vgacon:vga_component|v_count_d[8]                                                                                                                                 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.599      ;
; 1.408 ; vgacon:vga_component|h_count[6] ; vgacon:vga_component|h_count[7]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.694      ;
; 1.408 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|v_count[6]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.694      ;
; 1.412 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|v_count[8]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.698      ;
; 1.424 ; vgacon:vga_component|h_count[1] ; vgacon:vga_component|h_count[2]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.710      ;
; 1.447 ; vgacon:vga_component|h_count[2] ; vgacon:vga_component|h_count_d[2]                                                                                                                                 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.734      ;
; 1.449 ; vgacon:vga_component|h_count[3] ; vgacon:vga_component|h_count[4]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.735      ;
; 1.452 ; vgacon:vga_component|h_count[0] ; vgacon:vga_component|h_count[1]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.738      ;
; 1.463 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|v_count[5]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.749      ;
; 1.463 ; vgacon:vga_component|v_count[6] ; vgacon:vga_component|v_count[7]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.749      ;
; 1.475 ; vgacon:vga_component|h_count[8] ; vgacon:vga_component|h_count[8]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.761      ;
; 1.477 ; vgacon:vga_component|h_count[0] ; vgacon:vga_component|h_count[5]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.763      ;
; 1.477 ; vgacon:vga_component|h_count[0] ; vgacon:vga_component|h_count[9]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.763      ;
; 1.488 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|v_count[7]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.774      ;
; 1.504 ; vgacon:vga_component|h_count[1] ; vgacon:vga_component|h_count[3]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.790      ;
; 1.506 ; vgacon:vga_component|v_count[3] ; vgacon:vga_component|v_count[4]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.792      ;
; 1.532 ; vgacon:vga_component|h_count[0] ; vgacon:vga_component|h_count[2]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.818      ;
; 1.538 ; vgacon:vga_component|h_count[1] ; vgacon:vga_component|h_count[8]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.824      ;
; 1.543 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|v_count[6]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.829      ;
; 1.543 ; vgacon:vga_component|v_count[6] ; vgacon:vga_component|v_count[8]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.829      ;
; 1.568 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|v_count[8]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.854      ;
; 1.575 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|v_count[4]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.861      ;
; 1.584 ; vgacon:vga_component|h_count[1] ; vgacon:vga_component|h_count[4]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.870      ;
; 1.586 ; vgacon:vga_component|v_count[3] ; vgacon:vga_component|v_count[5]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.872      ;
; 1.592 ; vgacon:vga_component|v_count[3] ; vgacon:vga_component|v_count[3]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.878      ;
; 1.602 ; vgacon:vga_component|h_count[4] ; vgacon:vga_component|h_count[6]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.888      ;
; 1.612 ; vgacon:vga_component|h_count[0] ; vgacon:vga_component|h_count[3]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.898      ;
; 1.623 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|v_count[7]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.909      ;
; 1.631 ; vgacon:vga_component|v_count[0] ; vgacon:vga_component|v_count[1]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.917      ;
; 1.649 ; vgacon:vga_component|h_count[2] ; vgacon:vga_component|h_count[3]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.935      ;
; 1.655 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|v_count[5]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.941      ;
; 1.666 ; vgacon:vga_component|v_count[3] ; vgacon:vga_component|v_count[6]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.952      ;
; 1.682 ; vgacon:vga_component|h_count[4] ; vgacon:vga_component|h_count[7]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.968      ;
; 1.692 ; vgacon:vga_component|h_count[0] ; vgacon:vga_component|h_count[4]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.978      ;
; 1.702 ; vgacon:vga_component|v_count[9] ; vgacon:vga_component|v_count[9]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.988      ;
; 1.703 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|v_count[8]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.989      ;
; 1.703 ; vgacon:vga_component|h_count[3] ; vgacon:vga_component|h_count[6]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.989      ;
; 1.718 ; vgacon:vga_component|h_count[5] ; vgacon:vga_component|h_count[6]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.004      ;
; 1.729 ; vgacon:vga_component|v_count[1] ; vgacon:vga_component|v_count[0]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.015      ;
; 1.729 ; vgacon:vga_component|h_count[2] ; vgacon:vga_component|h_count[4]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.015      ;
; 1.731 ; vgacon:vga_component|h_count[0] ; vgacon:vga_component|h_count[8]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.017      ;
; 1.735 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|v_count[6]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.021      ;
; 1.746 ; vgacon:vga_component|v_count[3] ; vgacon:vga_component|v_count[7]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.032      ;
; 1.767 ; vgacon:vga_component|h_count[5] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg3  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 2.096      ;
; 1.783 ; vgacon:vga_component|h_count[3] ; vgacon:vga_component|h_count[7]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.069      ;
; 1.785 ; vgacon:vga_component|h_count[5] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a2~porta_address_reg3  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 2.116      ;
; 1.793 ; vgacon:vga_component|h_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg0 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 2.107      ;
; 1.798 ; vgacon:vga_component|h_count[5] ; vgacon:vga_component|h_count[7]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.084      ;
; 1.808 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|v_count[0]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.094      ;
; 1.812 ; vgacon:vga_component|v_count[0] ; vgacon:vga_component|v_count[0]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.098      ;
; 1.815 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|v_count[7]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.101      ;
; 1.825 ; vgacon:vga_component|h_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg2 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 2.145      ;
; 1.826 ; vgacon:vga_component|v_count[3] ; vgacon:vga_component|v_count[8]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.112      ;
; 1.838 ; vgacon:vga_component|h_count[1] ; vgacon:vga_component|h_count[6]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.124      ;
; 1.891 ; vgacon:vga_component|v_count[1] ; vgacon:vga_component|v_count[2]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.177      ;
; 1.891 ; vgacon:vga_component|v_count[1] ; vgacon:vga_component|v_count[9]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.177      ;
; 1.895 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|v_count[8]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.181      ;
; 1.904 ; vgacon:vga_component|v_count[1] ; vgacon:vga_component|v_count[4]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.190      ;
; 1.912 ; vgacon:vga_component|h_count[5] ; vgacon:vga_component|h_count[5]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.198      ;
; 1.918 ; vgacon:vga_component|h_count[1] ; vgacon:vga_component|h_count[7]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.204      ;
; 1.922 ; vgacon:vga_component|h_count[7] ; vgacon:vga_component|h_count[8]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.208      ;
; 1.933 ; vgacon:vga_component|v_count[8] ; vgacon:vga_component|v_count[9]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.219      ;
; 1.946 ; vgacon:vga_component|h_count[0] ; vgacon:vga_component|h_count[6]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.232      ;
; 1.961 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|v_count[9]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.247      ;
; 1.962 ; vgacon:vga_component|h_count[6] ; vgacon:vga_component|h_count[8]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.248      ;
; 1.965 ; vgacon:vga_component|v_count[0] ; vgacon:vga_component|v_count[4]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.251      ;
; 1.970 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|v_count[2]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.256      ;
+-------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'slow_clock'                                                                       ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[0]      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[0]      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[10]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[10]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[11]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[11]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[12]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[12]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[13]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[13]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[14]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[14]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[1]      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[1]      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[2]      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[2]      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[3]      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[3]      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[4]      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[4]      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[5]      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[5]      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[6]      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[6]      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[7]      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[7]      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[8]      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[8]      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[9]      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[9]      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_word[0]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_word[0]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_word[1]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_word[1]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[0]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[0]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[10]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[10]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[11]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[11]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[12]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[12]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[13]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[13]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[14]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[14]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[1]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[1]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[2]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[2]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[3]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[3]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[4]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[4]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[5]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[5]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[6]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[6]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[7]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[7]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[8]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[8]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[9]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[9]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_word[0]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_word[0]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_word[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_word[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; slow_clock|regout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; slow_clock|regout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; slow_clock~clkctrl|inclk[0]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; slow_clock~clkctrl|inclk[0]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; slow_clock~clkctrl|outclk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; slow_clock~clkctrl|outclk    ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk27M'                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~portb_address_reg5  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~portb_address_reg7  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~portb_we_reg        ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a13~portb_address_reg0  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a13~portb_address_reg1  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a13~portb_address_reg10 ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a13~portb_address_reg11 ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a13~portb_address_reg2  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a13~portb_address_reg3  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a13~portb_address_reg4  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a13~portb_address_reg5  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a13~portb_address_reg6  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a13~portb_address_reg7  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a13~portb_address_reg8  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a13~portb_address_reg9  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a13~portb_datain_reg0   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a13~portb_memory_reg0   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a13~portb_we_reg        ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a14~portb_address_reg0  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a14~portb_address_reg1  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a14~portb_address_reg10 ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a14~portb_address_reg11 ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a14~portb_address_reg2  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a14~portb_address_reg3  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a14~portb_address_reg4  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a14~portb_address_reg5  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a14~portb_address_reg6  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a14~portb_address_reg7  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a14~portb_address_reg8  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a14~portb_address_reg9  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a14~portb_datain_reg0   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a14~portb_memory_reg0   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a14~portb_we_reg        ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a1~portb_address_reg0   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a1~portb_address_reg1   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a1~portb_address_reg10  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a1~portb_address_reg11  ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a1~portb_address_reg2   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a1~portb_address_reg3   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a1~portb_address_reg4   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a1~portb_address_reg5   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a1~portb_address_reg6   ;
; 15.954 ; 18.518       ; 2.564          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a1~portb_address_reg7   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_component|divider|altpll_component|pll|clk[0]'                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg7  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg7  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg8  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg8  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg9  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg9  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a13~porta_address_reg0  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a13~porta_address_reg0  ;
; 17.277 ; 19.841       ; 2.564          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a13~porta_address_reg1  ;
; 17.277 ; 19.841       ; 2.564          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a13~porta_address_reg1  ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; switch    ; slow_clock ; 1.385 ; 1.385 ; Rise       ; slow_clock      ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; switch    ; slow_clock ; -0.511 ; -0.511 ; Rise       ; slow_clock      ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; VGA_B[*]  ; clk27M     ; 14.269 ; 14.269 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; clk27M     ; 14.269 ; 14.269 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; clk27M     ; 13.780 ; 13.780 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; clk27M     ; 13.810 ; 13.810 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; clk27M     ; 13.770 ; 13.770 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; clk27M     ; 12.450 ; 12.450 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; clk27M     ; 12.450 ; 12.450 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; clk27M     ; 12.425 ; 12.425 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; clk27M     ; 12.444 ; 12.444 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; clk27M     ; 12.450 ; 12.450 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
; VGA_HS    ; clk27M     ; 8.447  ; 8.447  ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; clk27M     ; 13.535 ; 13.535 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; clk27M     ; 13.510 ; 13.510 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; clk27M     ; 13.517 ; 13.517 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; clk27M     ; 13.535 ; 13.535 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; clk27M     ; 13.505 ; 13.505 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
; VGA_VS    ; clk27M     ; 8.135  ; 8.135  ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; clk27M     ; 7.927 ; 7.927 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; clk27M     ; 8.426 ; 8.426 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; clk27M     ; 7.937 ; 7.937 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; clk27M     ; 7.967 ; 7.967 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; clk27M     ; 7.927 ; 7.927 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; clk27M     ; 7.642 ; 7.642 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; clk27M     ; 7.667 ; 7.667 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; clk27M     ; 7.642 ; 7.642 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; clk27M     ; 7.661 ; 7.661 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; clk27M     ; 7.667 ; 7.667 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
; VGA_HS    ; clk27M     ; 6.026 ; 6.026 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; clk27M     ; 8.133 ; 8.133 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; clk27M     ; 8.138 ; 8.138 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; clk27M     ; 8.145 ; 8.145 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; clk27M     ; 8.163 ; 8.163 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; clk27M     ; 8.133 ; 8.133 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
; VGA_VS    ; clk27M     ; 6.280 ; 6.280 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------+
; Fast Model Setup Summary                                                   ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clk27M                                            ; -1.690 ; -288.400      ;
; slow_clock                                        ; -0.665 ; -1.658        ;
; vga_component|divider|altpll_component|pll|clk[0] ; 36.432 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast Model Hold Summary                                                    ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clk27M                                            ; -1.678 ; -1.678        ;
; slow_clock                                        ; 0.215  ; 0.000         ;
; vga_component|divider|altpll_component|pll|clk[0] ; 0.330  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; slow_clock                                        ; -0.500 ; -17.000       ;
; clk27M                                            ; 16.138 ; 0.000         ;
; vga_component|divider|altpll_component|pll|clk[0] ; 17.714 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk27M'                                                                                                                                                                                                                                                  ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.690 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg11 ; slow_clock   ; clk27M      ; 0.001        ; 0.126      ; 1.816      ;
; -1.690 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg10 ; slow_clock   ; clk27M      ; 0.001        ; 0.126      ; 1.816      ;
; -1.690 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg9  ; slow_clock   ; clk27M      ; 0.001        ; 0.126      ; 1.816      ;
; -1.690 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg8  ; slow_clock   ; clk27M      ; 0.001        ; 0.126      ; 1.816      ;
; -1.690 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg7  ; slow_clock   ; clk27M      ; 0.001        ; 0.126      ; 1.816      ;
; -1.690 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg6  ; slow_clock   ; clk27M      ; 0.001        ; 0.126      ; 1.816      ;
; -1.690 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg5  ; slow_clock   ; clk27M      ; 0.001        ; 0.126      ; 1.816      ;
; -1.690 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg4  ; slow_clock   ; clk27M      ; 0.001        ; 0.126      ; 1.816      ;
; -1.690 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg3  ; slow_clock   ; clk27M      ; 0.001        ; 0.126      ; 1.816      ;
; -1.690 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg2  ; slow_clock   ; clk27M      ; 0.001        ; 0.126      ; 1.816      ;
; -1.690 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg1  ; slow_clock   ; clk27M      ; 0.001        ; 0.126      ; 1.816      ;
; -1.690 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg0  ; slow_clock   ; clk27M      ; 0.001        ; 0.126      ; 1.816      ;
; -1.690 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_datain_reg0   ; slow_clock   ; clk27M      ; 0.001        ; 0.124      ; 1.814      ;
; -1.690 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_we_reg        ; slow_clock   ; clk27M      ; 0.001        ; 0.126      ; 1.816      ;
; -1.648 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg11 ; slow_clock   ; clk27M      ; 0.001        ; 0.132      ; 1.780      ;
; -1.648 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg10 ; slow_clock   ; clk27M      ; 0.001        ; 0.132      ; 1.780      ;
; -1.648 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg9  ; slow_clock   ; clk27M      ; 0.001        ; 0.132      ; 1.780      ;
; -1.648 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg8  ; slow_clock   ; clk27M      ; 0.001        ; 0.132      ; 1.780      ;
; -1.648 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg7  ; slow_clock   ; clk27M      ; 0.001        ; 0.132      ; 1.780      ;
; -1.648 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg6  ; slow_clock   ; clk27M      ; 0.001        ; 0.132      ; 1.780      ;
; -1.648 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg5  ; slow_clock   ; clk27M      ; 0.001        ; 0.132      ; 1.780      ;
; -1.648 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg4  ; slow_clock   ; clk27M      ; 0.001        ; 0.132      ; 1.780      ;
; -1.648 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg3  ; slow_clock   ; clk27M      ; 0.001        ; 0.132      ; 1.780      ;
; -1.648 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg2  ; slow_clock   ; clk27M      ; 0.001        ; 0.132      ; 1.780      ;
; -1.648 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg1  ; slow_clock   ; clk27M      ; 0.001        ; 0.132      ; 1.780      ;
; -1.648 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg0  ; slow_clock   ; clk27M      ; 0.001        ; 0.132      ; 1.780      ;
; -1.648 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_datain_reg0   ; slow_clock   ; clk27M      ; 0.001        ; 0.130      ; 1.778      ;
; -1.648 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_we_reg        ; slow_clock   ; clk27M      ; 0.001        ; 0.132      ; 1.780      ;
; -1.645 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg11 ; slow_clock   ; clk27M      ; 0.001        ; 0.126      ; 1.771      ;
; -1.645 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg10 ; slow_clock   ; clk27M      ; 0.001        ; 0.126      ; 1.771      ;
; -1.645 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg9  ; slow_clock   ; clk27M      ; 0.001        ; 0.126      ; 1.771      ;
; -1.645 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg8  ; slow_clock   ; clk27M      ; 0.001        ; 0.126      ; 1.771      ;
; -1.645 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg7  ; slow_clock   ; clk27M      ; 0.001        ; 0.126      ; 1.771      ;
; -1.645 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg6  ; slow_clock   ; clk27M      ; 0.001        ; 0.126      ; 1.771      ;
; -1.645 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg5  ; slow_clock   ; clk27M      ; 0.001        ; 0.126      ; 1.771      ;
; -1.645 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg4  ; slow_clock   ; clk27M      ; 0.001        ; 0.126      ; 1.771      ;
; -1.645 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg3  ; slow_clock   ; clk27M      ; 0.001        ; 0.126      ; 1.771      ;
; -1.645 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg2  ; slow_clock   ; clk27M      ; 0.001        ; 0.126      ; 1.771      ;
; -1.645 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg1  ; slow_clock   ; clk27M      ; 0.001        ; 0.126      ; 1.771      ;
; -1.645 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg0  ; slow_clock   ; clk27M      ; 0.001        ; 0.126      ; 1.771      ;
; -1.645 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_datain_reg0   ; slow_clock   ; clk27M      ; 0.001        ; 0.124      ; 1.769      ;
; -1.645 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_we_reg        ; slow_clock   ; clk27M      ; 0.001        ; 0.126      ; 1.771      ;
; -1.643 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg11 ; slow_clock   ; clk27M      ; 0.001        ; 0.127      ; 1.770      ;
; -1.643 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg10 ; slow_clock   ; clk27M      ; 0.001        ; 0.127      ; 1.770      ;
; -1.643 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg9  ; slow_clock   ; clk27M      ; 0.001        ; 0.127      ; 1.770      ;
; -1.643 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg8  ; slow_clock   ; clk27M      ; 0.001        ; 0.127      ; 1.770      ;
; -1.643 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg7  ; slow_clock   ; clk27M      ; 0.001        ; 0.127      ; 1.770      ;
; -1.643 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg6  ; slow_clock   ; clk27M      ; 0.001        ; 0.127      ; 1.770      ;
; -1.643 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg5  ; slow_clock   ; clk27M      ; 0.001        ; 0.127      ; 1.770      ;
; -1.643 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg4  ; slow_clock   ; clk27M      ; 0.001        ; 0.127      ; 1.770      ;
; -1.643 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg3  ; slow_clock   ; clk27M      ; 0.001        ; 0.127      ; 1.770      ;
; -1.643 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg2  ; slow_clock   ; clk27M      ; 0.001        ; 0.127      ; 1.770      ;
; -1.643 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg1  ; slow_clock   ; clk27M      ; 0.001        ; 0.127      ; 1.770      ;
; -1.643 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg0  ; slow_clock   ; clk27M      ; 0.001        ; 0.127      ; 1.770      ;
; -1.643 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_datain_reg0   ; slow_clock   ; clk27M      ; 0.001        ; 0.125      ; 1.768      ;
; -1.643 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_we_reg        ; slow_clock   ; clk27M      ; 0.001        ; 0.127      ; 1.770      ;
; -1.611 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg11 ; slow_clock   ; clk27M      ; 0.001        ; 0.133      ; 1.744      ;
; -1.611 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg10 ; slow_clock   ; clk27M      ; 0.001        ; 0.133      ; 1.744      ;
; -1.611 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg9  ; slow_clock   ; clk27M      ; 0.001        ; 0.133      ; 1.744      ;
; -1.611 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg8  ; slow_clock   ; clk27M      ; 0.001        ; 0.133      ; 1.744      ;
; -1.611 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg7  ; slow_clock   ; clk27M      ; 0.001        ; 0.133      ; 1.744      ;
; -1.611 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg6  ; slow_clock   ; clk27M      ; 0.001        ; 0.133      ; 1.744      ;
; -1.611 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg5  ; slow_clock   ; clk27M      ; 0.001        ; 0.133      ; 1.744      ;
; -1.611 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg4  ; slow_clock   ; clk27M      ; 0.001        ; 0.133      ; 1.744      ;
; -1.611 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg3  ; slow_clock   ; clk27M      ; 0.001        ; 0.133      ; 1.744      ;
; -1.611 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg2  ; slow_clock   ; clk27M      ; 0.001        ; 0.133      ; 1.744      ;
; -1.611 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg1  ; slow_clock   ; clk27M      ; 0.001        ; 0.133      ; 1.744      ;
; -1.611 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg0  ; slow_clock   ; clk27M      ; 0.001        ; 0.133      ; 1.744      ;
; -1.611 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_datain_reg0   ; slow_clock   ; clk27M      ; 0.001        ; 0.131      ; 1.742      ;
; -1.611 ; normal_video_address[14] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_we_reg        ; slow_clock   ; clk27M      ; 0.001        ; 0.133      ; 1.744      ;
; -1.608 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg11 ; slow_clock   ; clk27M      ; 0.001        ; 0.132      ; 1.740      ;
; -1.608 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg10 ; slow_clock   ; clk27M      ; 0.001        ; 0.132      ; 1.740      ;
; -1.608 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg9  ; slow_clock   ; clk27M      ; 0.001        ; 0.132      ; 1.740      ;
; -1.608 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg8  ; slow_clock   ; clk27M      ; 0.001        ; 0.132      ; 1.740      ;
; -1.608 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg7  ; slow_clock   ; clk27M      ; 0.001        ; 0.132      ; 1.740      ;
; -1.608 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg6  ; slow_clock   ; clk27M      ; 0.001        ; 0.132      ; 1.740      ;
; -1.608 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg5  ; slow_clock   ; clk27M      ; 0.001        ; 0.132      ; 1.740      ;
; -1.608 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg4  ; slow_clock   ; clk27M      ; 0.001        ; 0.132      ; 1.740      ;
; -1.608 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg3  ; slow_clock   ; clk27M      ; 0.001        ; 0.132      ; 1.740      ;
; -1.608 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg2  ; slow_clock   ; clk27M      ; 0.001        ; 0.132      ; 1.740      ;
; -1.608 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg1  ; slow_clock   ; clk27M      ; 0.001        ; 0.132      ; 1.740      ;
; -1.608 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_address_reg0  ; slow_clock   ; clk27M      ; 0.001        ; 0.132      ; 1.740      ;
; -1.608 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_datain_reg0   ; slow_clock   ; clk27M      ; 0.001        ; 0.130      ; 1.738      ;
; -1.608 ; normal_video_address[13] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~portb_we_reg        ; slow_clock   ; clk27M      ; 0.001        ; 0.132      ; 1.740      ;
; -1.499 ; normal_video_address[0]  ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg0  ; slow_clock   ; clk27M      ; 0.001        ; 0.127      ; 1.626      ;
; -1.469 ; normal_video_address[1]  ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~portb_address_reg1  ; slow_clock   ; clk27M      ; 0.001        ; 0.127      ; 1.596      ;
; -1.435 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_address_reg11 ; slow_clock   ; clk27M      ; 0.001        ; 0.150      ; 1.585      ;
; -1.435 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_address_reg10 ; slow_clock   ; clk27M      ; 0.001        ; 0.150      ; 1.585      ;
; -1.435 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_address_reg9  ; slow_clock   ; clk27M      ; 0.001        ; 0.150      ; 1.585      ;
; -1.435 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_address_reg8  ; slow_clock   ; clk27M      ; 0.001        ; 0.150      ; 1.585      ;
; -1.435 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_address_reg7  ; slow_clock   ; clk27M      ; 0.001        ; 0.150      ; 1.585      ;
; -1.435 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_address_reg6  ; slow_clock   ; clk27M      ; 0.001        ; 0.150      ; 1.585      ;
; -1.435 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_address_reg5  ; slow_clock   ; clk27M      ; 0.001        ; 0.150      ; 1.585      ;
; -1.435 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_address_reg4  ; slow_clock   ; clk27M      ; 0.001        ; 0.150      ; 1.585      ;
; -1.435 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_address_reg3  ; slow_clock   ; clk27M      ; 0.001        ; 0.150      ; 1.585      ;
; -1.435 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_address_reg2  ; slow_clock   ; clk27M      ; 0.001        ; 0.150      ; 1.585      ;
; -1.435 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_address_reg1  ; slow_clock   ; clk27M      ; 0.001        ; 0.150      ; 1.585      ;
; -1.435 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_address_reg0  ; slow_clock   ; clk27M      ; 0.001        ; 0.150      ; 1.585      ;
; -1.435 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_datain_reg0   ; slow_clock   ; clk27M      ; 0.001        ; 0.148      ; 1.583      ;
; -1.435 ; normal_video_address[12] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_we_reg        ; slow_clock   ; clk27M      ; 0.001        ; 0.150      ; 1.585      ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'slow_clock'                                                                                                     ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -0.665 ; normal_video_address[0]  ; normal_video_address[12] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 1.698      ;
; -0.641 ; normal_video_address[0]  ; normal_video_address[13] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 1.674      ;
; -0.564 ; normal_video_address[1]  ; normal_video_address[12] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 1.597      ;
; -0.549 ; normal_video_address[4]  ; normal_video_address[12] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 1.582      ;
; -0.540 ; normal_video_address[1]  ; normal_video_address[13] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 1.573      ;
; -0.531 ; normal_video_address[2]  ; normal_video_address[12] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 1.564      ;
; -0.525 ; normal_video_address[4]  ; normal_video_address[13] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 1.558      ;
; -0.507 ; normal_video_address[2]  ; normal_video_address[13] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 1.540      ;
; -0.499 ; normal_video_address[3]  ; normal_video_address[12] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 1.532      ;
; -0.479 ; normal_video_address[6]  ; normal_video_address[12] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 1.512      ;
; -0.475 ; normal_video_address[3]  ; normal_video_address[13] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 1.508      ;
; -0.455 ; normal_video_address[6]  ; normal_video_address[13] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 1.488      ;
; -0.430 ; normal_video_address[5]  ; normal_video_address[12] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 1.463      ;
; -0.406 ; normal_video_address[5]  ; normal_video_address[13] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 1.439      ;
; -0.368 ; normal_video_address[7]  ; normal_video_address[12] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 1.401      ;
; -0.344 ; normal_video_address[7]  ; normal_video_address[13] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 1.377      ;
; -0.321 ; normal_video_address[8]  ; normal_video_address[12] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 1.354      ;
; -0.297 ; normal_video_address[8]  ; normal_video_address[13] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 1.330      ;
; -0.241 ; normal_video_address[9]  ; normal_video_address[12] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 1.274      ;
; -0.217 ; normal_video_address[9]  ; normal_video_address[13] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 1.250      ;
; -0.193 ; normal_video_address[0]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 1.225      ;
; -0.192 ; normal_video_address[10] ; normal_video_address[12] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 1.225      ;
; -0.184 ; normal_video_address[12] ; normal_video_address[13] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 1.216      ;
; -0.171 ; normal_video_address[11] ; normal_video_address[12] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 1.204      ;
; -0.168 ; normal_video_address[10] ; normal_video_address[13] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 1.201      ;
; -0.147 ; normal_video_address[11] ; normal_video_address[13] ; slow_clock   ; slow_clock  ; 1.000        ; 0.001      ; 1.180      ;
; -0.105 ; normal_video_address[12] ; normal_video_address[12] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 1.137      ;
; -0.092 ; normal_video_address[1]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 1.124      ;
; -0.088 ; normal_video_address[0]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 1.120      ;
; -0.077 ; normal_video_address[4]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 1.109      ;
; -0.059 ; normal_video_address[2]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 1.091      ;
; -0.053 ; normal_video_address[0]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 1.085      ;
; -0.037 ; normal_video_address[13] ; normal_video_address[13] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 1.069      ;
; -0.027 ; normal_video_address[3]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 1.059      ;
; -0.018 ; normal_video_address[0]  ; normal_video_address[9]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 1.050      ;
; -0.007 ; normal_video_address[6]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 1.039      ;
; 0.013  ; normal_video_address[1]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 1.019      ;
; 0.028  ; normal_video_address[4]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 1.004      ;
; 0.042  ; normal_video_address[5]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.990      ;
; 0.046  ; normal_video_address[2]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.986      ;
; 0.048  ; normal_video_address[1]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.984      ;
; 0.063  ; normal_video_address[4]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.969      ;
; 0.076  ; normal_video_address[0]  ; normal_video_address[8]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.956      ;
; 0.078  ; normal_video_address[3]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.954      ;
; 0.081  ; normal_video_address[2]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.951      ;
; 0.083  ; normal_video_address[1]  ; normal_video_address[9]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.949      ;
; 0.098  ; normal_video_address[6]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.934      ;
; 0.098  ; normal_video_address[4]  ; normal_video_address[9]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.934      ;
; 0.104  ; normal_video_address[7]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.928      ;
; 0.111  ; normal_video_address[0]  ; normal_video_address[7]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.921      ;
; 0.113  ; normal_video_address[3]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.919      ;
; 0.116  ; normal_video_address[2]  ; normal_video_address[9]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.916      ;
; 0.133  ; normal_video_address[6]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.899      ;
; 0.146  ; normal_video_address[0]  ; normal_video_address[6]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.886      ;
; 0.147  ; normal_video_address[5]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.885      ;
; 0.148  ; normal_video_address[3]  ; normal_video_address[9]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.884      ;
; 0.151  ; normal_video_address[8]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.881      ;
; 0.168  ; normal_video_address[6]  ; normal_video_address[9]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.864      ;
; 0.177  ; normal_video_address[1]  ; normal_video_address[8]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.855      ;
; 0.181  ; normal_video_address[0]  ; normal_video_address[5]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.851      ;
; 0.182  ; normal_video_address[5]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.850      ;
; 0.192  ; normal_video_address[4]  ; normal_video_address[8]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.840      ;
; 0.209  ; normal_video_address[7]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.823      ;
; 0.210  ; normal_video_address[2]  ; normal_video_address[8]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.822      ;
; 0.212  ; normal_video_address[1]  ; normal_video_address[7]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.820      ;
; 0.216  ; normal_video_address[0]  ; normal_video_address[4]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.816      ;
; 0.217  ; normal_video_address[5]  ; normal_video_address[9]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.815      ;
; 0.227  ; normal_video_address[4]  ; normal_video_address[7]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.805      ;
; 0.231  ; normal_video_address[9]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.801      ;
; 0.242  ; normal_video_address[3]  ; normal_video_address[8]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.790      ;
; 0.244  ; normal_video_address[7]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.788      ;
; 0.245  ; normal_video_address[2]  ; normal_video_address[7]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.787      ;
; 0.247  ; normal_video_address[1]  ; normal_video_address[6]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.785      ;
; 0.251  ; normal_video_address[0]  ; normal_video_address[3]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.781      ;
; 0.256  ; normal_video_address[8]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.776      ;
; 0.262  ; normal_video_address[6]  ; normal_video_address[8]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.770      ;
; 0.262  ; normal_video_address[4]  ; normal_video_address[6]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.770      ;
; 0.264  ; normal_video_address[12] ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 1.000        ; -0.001     ; 0.767      ;
; 0.277  ; normal_video_address[3]  ; normal_video_address[7]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.755      ;
; 0.279  ; normal_video_address[7]  ; normal_video_address[9]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.753      ;
; 0.280  ; normal_video_address[10] ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.752      ;
; 0.280  ; normal_video_address[2]  ; normal_video_address[6]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.752      ;
; 0.282  ; normal_video_address[1]  ; normal_video_address[5]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.750      ;
; 0.286  ; normal_video_address[0]  ; normal_video_address[2]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.746      ;
; 0.291  ; normal_video_address[8]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.741      ;
; 0.297  ; normal_video_address[6]  ; normal_video_address[7]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.735      ;
; 0.297  ; normal_video_address[4]  ; normal_video_address[5]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.735      ;
; 0.301  ; normal_video_address[11] ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.731      ;
; 0.308  ; normal_video_address[13] ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 1.000        ; -0.001     ; 0.723      ;
; 0.311  ; normal_video_address[5]  ; normal_video_address[8]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.721      ;
; 0.312  ; normal_video_address[3]  ; normal_video_address[6]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.720      ;
; 0.315  ; normal_video_address[2]  ; normal_video_address[5]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.717      ;
; 0.317  ; normal_video_address[1]  ; normal_video_address[4]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.715      ;
; 0.326  ; normal_video_address[8]  ; normal_video_address[9]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.706      ;
; 0.336  ; normal_video_address[9]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.696      ;
; 0.346  ; normal_video_address[5]  ; normal_video_address[7]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.686      ;
; 0.347  ; normal_video_address[3]  ; normal_video_address[5]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.685      ;
; 0.350  ; normal_video_address[2]  ; normal_video_address[4]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.682      ;
; 0.352  ; normal_video_address[1]  ; normal_video_address[3]  ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.680      ;
; 0.371  ; normal_video_address[9]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 1.000        ; 0.000      ; 0.661      ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_component|divider|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                                                                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 36.432 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg11 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.291      ;
; 36.432 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg10 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.291      ;
; 36.432 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg9  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.291      ;
; 36.432 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg8  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.291      ;
; 36.432 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg7  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.291      ;
; 36.432 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg6  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.291      ;
; 36.432 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg5  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.291      ;
; 36.432 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg4  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.291      ;
; 36.432 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg3  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.291      ;
; 36.432 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg2  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.291      ;
; 36.432 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg1  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.291      ;
; 36.432 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg0  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.291      ;
; 36.437 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg11 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.286      ;
; 36.437 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg10 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.286      ;
; 36.437 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg9  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.286      ;
; 36.437 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg8  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.286      ;
; 36.437 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg7  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.286      ;
; 36.437 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg6  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.286      ;
; 36.437 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg5  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.286      ;
; 36.437 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg4  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.286      ;
; 36.437 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg3  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.286      ;
; 36.437 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg2  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.286      ;
; 36.437 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg1  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.286      ;
; 36.437 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg0  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.286      ;
; 36.456 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg11 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.267      ;
; 36.456 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg10 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.267      ;
; 36.456 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg9  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.267      ;
; 36.456 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg8  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.267      ;
; 36.456 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg7  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.267      ;
; 36.456 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg6  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.267      ;
; 36.456 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg5  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.267      ;
; 36.456 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg4  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.267      ;
; 36.456 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg3  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.267      ;
; 36.456 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg2  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.267      ;
; 36.456 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg1  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.267      ;
; 36.456 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg0  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.267      ;
; 36.459 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg11 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.270      ;
; 36.459 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg10 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.270      ;
; 36.459 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg9  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.270      ;
; 36.459 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg8  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.270      ;
; 36.459 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg7  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.270      ;
; 36.459 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg6  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.270      ;
; 36.459 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg5  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.270      ;
; 36.459 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg4  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.270      ;
; 36.459 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg3  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.270      ;
; 36.459 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg2  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.270      ;
; 36.459 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg1  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.270      ;
; 36.459 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg0  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.270      ;
; 36.464 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg11 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.265      ;
; 36.464 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg10 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.265      ;
; 36.464 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg9  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.265      ;
; 36.464 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg8  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.265      ;
; 36.464 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg7  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.265      ;
; 36.464 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg6  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.265      ;
; 36.464 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg5  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.265      ;
; 36.464 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg4  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.265      ;
; 36.464 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg3  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.265      ;
; 36.464 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg2  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.265      ;
; 36.464 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg1  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.265      ;
; 36.464 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg0  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.265      ;
; 36.476 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg11 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.247      ;
; 36.476 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg10 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.247      ;
; 36.476 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg9  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.247      ;
; 36.476 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg8  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.247      ;
; 36.476 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg7  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.247      ;
; 36.476 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg6  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.247      ;
; 36.476 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg5  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.247      ;
; 36.476 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg4  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.247      ;
; 36.476 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg3  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.247      ;
; 36.476 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg2  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.247      ;
; 36.476 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg1  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.247      ;
; 36.476 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg0  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.247      ;
; 36.477 ; vgacon:vga_component|v_count[3] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg11 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.246      ;
; 36.477 ; vgacon:vga_component|v_count[3] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg10 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.246      ;
; 36.477 ; vgacon:vga_component|v_count[3] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg9  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.246      ;
; 36.477 ; vgacon:vga_component|v_count[3] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg8  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.246      ;
; 36.477 ; vgacon:vga_component|v_count[3] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg7  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.246      ;
; 36.477 ; vgacon:vga_component|v_count[3] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg6  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.246      ;
; 36.477 ; vgacon:vga_component|v_count[3] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg5  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.246      ;
; 36.477 ; vgacon:vga_component|v_count[3] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg4  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.246      ;
; 36.477 ; vgacon:vga_component|v_count[3] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg3  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.246      ;
; 36.477 ; vgacon:vga_component|v_count[3] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg2  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.246      ;
; 36.477 ; vgacon:vga_component|v_count[3] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg1  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.246      ;
; 36.477 ; vgacon:vga_component|v_count[3] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a9~porta_address_reg0  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.042      ; 3.246      ;
; 36.483 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg11 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.246      ;
; 36.483 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg10 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.246      ;
; 36.483 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg9  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.246      ;
; 36.483 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg8  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.246      ;
; 36.483 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg7  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.246      ;
; 36.483 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg6  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.246      ;
; 36.483 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg5  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.246      ;
; 36.483 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg4  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.246      ;
; 36.483 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg3  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.246      ;
; 36.483 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg2  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.246      ;
; 36.483 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg1  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.246      ;
; 36.483 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg0  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.246      ;
; 36.503 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg11 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.226      ;
; 36.503 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg10 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.226      ;
; 36.503 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg9  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.226      ;
; 36.503 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a8~porta_address_reg8  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 39.682       ; 0.048      ; 3.226      ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk27M'                                                                                                                                                                                                                                                ;
+--------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.678 ; slow_clock              ; slow_clock                                                                                                                                                      ; slow_clock   ; clk27M      ; 0.000        ; 1.752      ; 0.367      ;
; -1.678 ; slow_clock              ; slow_clock                                                                                                                                                      ; slow_clock   ; clk27M      ; 0.000        ; 1.752      ; 0.367      ;
; 0.215  ; clear_video_address[0]  ; clear_video_address[0]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; state                   ; state                                                                                                                                                           ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.367      ;
; 0.243  ; \clock_divider:i[31]    ; \clock_divider:i[31]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.395      ;
; 0.248  ; clear_video_address[12] ; state                                                                                                                                                           ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.400      ;
; 0.355  ; \clock_divider:i[0]     ; \clock_divider:i[0]                                                                                                                                             ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.507      ;
; 0.355  ; \clock_divider:i[16]    ; \clock_divider:i[16]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.507      ;
; 0.357  ; state                   ; clear_video_address[0]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; -0.001     ; 0.508      ;
; 0.359  ; \clock_divider:i[1]     ; \clock_divider:i[1]                                                                                                                                             ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; \clock_divider:i[17]    ; \clock_divider:i[17]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; \clock_divider:i[2]     ; \clock_divider:i[2]                                                                                                                                             ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; \clock_divider:i[9]     ; \clock_divider:i[9]                                                                                                                                             ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; \clock_divider:i[11]    ; \clock_divider:i[11]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; \clock_divider:i[18]    ; \clock_divider:i[18]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; \clock_divider:i[25]    ; \clock_divider:i[25]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; \clock_divider:i[27]    ; \clock_divider:i[27]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; clear_video_address[1]  ; clear_video_address[1]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; \clock_divider:i[4]     ; \clock_divider:i[4]                                                                                                                                             ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; \clock_divider:i[7]     ; \clock_divider:i[7]                                                                                                                                             ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; \clock_divider:i[13]    ; \clock_divider:i[13]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; \clock_divider:i[14]    ; \clock_divider:i[14]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; \clock_divider:i[15]    ; \clock_divider:i[15]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; \clock_divider:i[20]    ; \clock_divider:i[20]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; \clock_divider:i[23]    ; \clock_divider:i[23]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; \clock_divider:i[29]    ; \clock_divider:i[29]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; \clock_divider:i[30]    ; \clock_divider:i[30]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; clear_video_address[2]  ; clear_video_address[2]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; clear_video_address[10] ; clear_video_address[10]                                                                                                                                         ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; clear_video_address[3]  ; clear_video_address[3]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; clear_video_address[8]  ; clear_video_address[8]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.515      ;
; 0.365  ; clear_video_address[5]  ; clear_video_address[5]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; clear_video_address[12] ; clear_video_address[12]                                                                                                                                         ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.517      ;
; 0.371  ; \clock_divider:i[3]     ; \clock_divider:i[3]                                                                                                                                             ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; \clock_divider:i[8]     ; \clock_divider:i[8]                                                                                                                                             ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; \clock_divider:i[10]    ; \clock_divider:i[10]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; \clock_divider:i[19]    ; \clock_divider:i[19]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; \clock_divider:i[24]    ; \clock_divider:i[24]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; \clock_divider:i[26]    ; \clock_divider:i[26]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; clear_video_address[9]  ; clear_video_address[9]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; clear_video_address[11] ; clear_video_address[11]                                                                                                                                         ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; \clock_divider:i[5]     ; \clock_divider:i[5]                                                                                                                                             ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; \clock_divider:i[6]     ; \clock_divider:i[6]                                                                                                                                             ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; \clock_divider:i[12]    ; \clock_divider:i[12]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; \clock_divider:i[21]    ; \clock_divider:i[21]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; \clock_divider:i[22]    ; \clock_divider:i[22]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; \clock_divider:i[28]    ; \clock_divider:i[28]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; clear_video_address[13] ; clear_video_address[13]                                                                                                                                         ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.524      ;
; 0.375  ; clear_video_address[4]  ; clear_video_address[4]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; clear_video_address[7]  ; clear_video_address[7]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.528      ;
; 0.454  ; clear_video_address[0]  ; clear_video_address[1]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.001      ; 0.607      ;
; 0.455  ; clear_video_address[14] ; clear_video_address[14]                                                                                                                                         ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.607      ;
; 0.455  ; clear_video_address[14] ; state                                                                                                                                                           ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.607      ;
; 0.474  ; normal_video_word[1]    ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a7~portb_datain_reg0 ; slow_clock   ; clk27M      ; 0.000        ; 0.122      ; 0.734      ;
; 0.493  ; \clock_divider:i[0]     ; \clock_divider:i[1]                                                                                                                                             ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.645      ;
; 0.493  ; \clock_divider:i[16]    ; \clock_divider:i[17]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.645      ;
; 0.495  ; clear_video_address[1]  ; clear_video_address[2]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.647      ;
; 0.497  ; \clock_divider:i[1]     ; \clock_divider:i[2]                                                                                                                                             ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.649      ;
; 0.497  ; \clock_divider:i[17]    ; \clock_divider:i[18]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.649      ;
; 0.498  ; \clock_divider:i[2]     ; \clock_divider:i[3]                                                                                                                                             ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; \clock_divider:i[9]     ; \clock_divider:i[10]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; \clock_divider:i[18]    ; \clock_divider:i[19]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; \clock_divider:i[25]    ; \clock_divider:i[26]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; \clock_divider:i[11]    ; \clock_divider:i[12]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; \clock_divider:i[27]    ; \clock_divider:i[28]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; \clock_divider:i[30]    ; \clock_divider:i[31]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; \clock_divider:i[13]    ; \clock_divider:i[14]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; \clock_divider:i[14]    ; \clock_divider:i[15]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; \clock_divider:i[29]    ; \clock_divider:i[30]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; clear_video_address[2]  ; clear_video_address[3]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; \clock_divider:i[4]     ; \clock_divider:i[5]                                                                                                                                             ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; \clock_divider:i[20]    ; \clock_divider:i[21]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.651      ;
; 0.500  ; clear_video_address[10] ; clear_video_address[11]                                                                                                                                         ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.652      ;
; 0.501  ; clear_video_address[3]  ; clear_video_address[4]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.653      ;
; 0.503  ; clear_video_address[5]  ; clear_video_address[6]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.655      ;
; 0.503  ; clear_video_address[12] ; clear_video_address[13]                                                                                                                                         ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.655      ;
; 0.508  ; state                   ; clear_video_address[1]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.660      ;
; 0.508  ; state                   ; clear_video_address[2]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.660      ;
; 0.508  ; state                   ; clear_video_address[3]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.660      ;
; 0.508  ; state                   ; clear_video_address[4]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.660      ;
; 0.508  ; state                   ; clear_video_address[5]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.660      ;
; 0.508  ; state                   ; clear_video_address[6]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.660      ;
; 0.508  ; state                   ; clear_video_address[7]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.660      ;
; 0.508  ; state                   ; clear_video_address[8]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.660      ;
; 0.508  ; state                   ; clear_video_address[9]                                                                                                                                          ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.660      ;
; 0.508  ; state                   ; clear_video_address[10]                                                                                                                                         ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.660      ;
; 0.508  ; state                   ; clear_video_address[11]                                                                                                                                         ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.660      ;
; 0.508  ; state                   ; clear_video_address[12]                                                                                                                                         ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.660      ;
; 0.508  ; state                   ; clear_video_address[13]                                                                                                                                         ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.660      ;
; 0.508  ; state                   ; clear_video_address[14]                                                                                                                                         ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.660      ;
; 0.511  ; \clock_divider:i[8]     ; \clock_divider:i[9]                                                                                                                                             ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; \clock_divider:i[10]    ; \clock_divider:i[11]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; \clock_divider:i[24]    ; \clock_divider:i[25]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; \clock_divider:i[26]    ; \clock_divider:i[27]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; \clock_divider:i[3]     ; \clock_divider:i[4]                                                                                                                                             ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; \clock_divider:i[19]    ; \clock_divider:i[20]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; clear_video_address[9]  ; clear_video_address[10]                                                                                                                                         ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; clear_video_address[11] ; clear_video_address[12]                                                                                                                                         ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; \clock_divider:i[6]     ; \clock_divider:i[7]                                                                                                                                             ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; \clock_divider:i[12]    ; \clock_divider:i[13]                                                                                                                                            ; clk27M       ; clk27M      ; 0.000        ; 0.000      ; 0.664      ;
+--------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'slow_clock'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; normal_video_address[0]  ; normal_video_address[0]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.367      ;
; 0.357 ; normal_video_address[2]  ; normal_video_address[2]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; normal_video_address[10] ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; normal_video_address[1]  ; normal_video_address[1]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; normal_video_address[3]  ; normal_video_address[3]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; normal_video_address[5]  ; normal_video_address[5]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; normal_video_address[8]  ; normal_video_address[8]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.513      ;
; 0.367 ; normal_video_address[7]  ; normal_video_address[7]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; normal_video_address[9]  ; normal_video_address[9]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; normal_video_address[11] ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.521      ;
; 0.445 ; normal_video_address[4]  ; normal_video_address[4]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.597      ;
; 0.445 ; normal_video_address[6]  ; normal_video_address[6]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.597      ;
; 0.454 ; normal_video_address[0]  ; normal_video_address[1]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.606      ;
; 0.459 ; normal_video_address[14] ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.611      ;
; 0.493 ; normal_video_address[1]  ; normal_video_address[2]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.645      ;
; 0.495 ; normal_video_address[2]  ; normal_video_address[3]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.647      ;
; 0.495 ; normal_video_address[10] ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.647      ;
; 0.498 ; normal_video_address[3]  ; normal_video_address[4]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; normal_video_address[5]  ; normal_video_address[6]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.651      ;
; 0.507 ; normal_video_address[7]  ; normal_video_address[8]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.659      ;
; 0.509 ; normal_video_address[9]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.661      ;
; 0.528 ; normal_video_address[1]  ; normal_video_address[3]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.680      ;
; 0.530 ; normal_video_address[2]  ; normal_video_address[4]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.682      ;
; 0.533 ; normal_video_address[3]  ; normal_video_address[5]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.685      ;
; 0.534 ; normal_video_address[5]  ; normal_video_address[7]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.686      ;
; 0.544 ; normal_video_address[9]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.696      ;
; 0.554 ; normal_video_address[8]  ; normal_video_address[9]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.706      ;
; 0.563 ; normal_video_address[1]  ; normal_video_address[4]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.715      ;
; 0.565 ; normal_video_address[2]  ; normal_video_address[5]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.717      ;
; 0.568 ; normal_video_address[3]  ; normal_video_address[6]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.720      ;
; 0.569 ; normal_video_address[5]  ; normal_video_address[8]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.721      ;
; 0.572 ; normal_video_address[13] ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 0.000        ; -0.001     ; 0.723      ;
; 0.579 ; normal_video_address[11] ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.731      ;
; 0.583 ; normal_video_address[4]  ; normal_video_address[5]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; normal_video_address[6]  ; normal_video_address[7]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.735      ;
; 0.589 ; normal_video_address[8]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.741      ;
; 0.594 ; normal_video_address[0]  ; normal_video_address[2]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.746      ;
; 0.598 ; normal_video_address[1]  ; normal_video_address[5]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.750      ;
; 0.600 ; normal_video_address[2]  ; normal_video_address[6]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.752      ;
; 0.600 ; normal_video_address[10] ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.752      ;
; 0.601 ; normal_video_address[7]  ; normal_video_address[9]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.753      ;
; 0.603 ; normal_video_address[3]  ; normal_video_address[7]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.755      ;
; 0.616 ; normal_video_address[12] ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 0.000        ; -0.001     ; 0.767      ;
; 0.618 ; normal_video_address[4]  ; normal_video_address[6]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.770      ;
; 0.618 ; normal_video_address[6]  ; normal_video_address[8]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.770      ;
; 0.624 ; normal_video_address[8]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.776      ;
; 0.629 ; normal_video_address[0]  ; normal_video_address[3]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.781      ;
; 0.633 ; normal_video_address[1]  ; normal_video_address[6]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.785      ;
; 0.635 ; normal_video_address[2]  ; normal_video_address[7]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.787      ;
; 0.636 ; normal_video_address[7]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.788      ;
; 0.638 ; normal_video_address[3]  ; normal_video_address[8]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.790      ;
; 0.649 ; normal_video_address[9]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.801      ;
; 0.653 ; normal_video_address[4]  ; normal_video_address[7]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.805      ;
; 0.663 ; normal_video_address[5]  ; normal_video_address[9]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.815      ;
; 0.664 ; normal_video_address[0]  ; normal_video_address[4]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.816      ;
; 0.668 ; normal_video_address[1]  ; normal_video_address[7]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.820      ;
; 0.670 ; normal_video_address[2]  ; normal_video_address[8]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.822      ;
; 0.671 ; normal_video_address[7]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.823      ;
; 0.688 ; normal_video_address[4]  ; normal_video_address[8]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.840      ;
; 0.698 ; normal_video_address[5]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.850      ;
; 0.699 ; normal_video_address[0]  ; normal_video_address[5]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.851      ;
; 0.703 ; normal_video_address[1]  ; normal_video_address[8]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.855      ;
; 0.712 ; normal_video_address[6]  ; normal_video_address[9]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.864      ;
; 0.729 ; normal_video_address[8]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.881      ;
; 0.732 ; normal_video_address[3]  ; normal_video_address[9]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.884      ;
; 0.733 ; normal_video_address[5]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.885      ;
; 0.734 ; normal_video_address[0]  ; normal_video_address[6]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.886      ;
; 0.747 ; normal_video_address[6]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.899      ;
; 0.764 ; normal_video_address[2]  ; normal_video_address[9]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.916      ;
; 0.767 ; normal_video_address[3]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.919      ;
; 0.769 ; normal_video_address[0]  ; normal_video_address[7]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.921      ;
; 0.776 ; normal_video_address[7]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.928      ;
; 0.782 ; normal_video_address[4]  ; normal_video_address[9]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.934      ;
; 0.782 ; normal_video_address[6]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.934      ;
; 0.797 ; normal_video_address[1]  ; normal_video_address[9]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.949      ;
; 0.799 ; normal_video_address[2]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.951      ;
; 0.802 ; normal_video_address[3]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.954      ;
; 0.804 ; normal_video_address[0]  ; normal_video_address[8]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.956      ;
; 0.817 ; normal_video_address[4]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.969      ;
; 0.832 ; normal_video_address[1]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.984      ;
; 0.834 ; normal_video_address[2]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.986      ;
; 0.838 ; normal_video_address[5]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 0.990      ;
; 0.852 ; normal_video_address[4]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.004      ;
; 0.867 ; normal_video_address[1]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.019      ;
; 0.887 ; normal_video_address[6]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.039      ;
; 0.898 ; normal_video_address[0]  ; normal_video_address[9]  ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.050      ;
; 0.907 ; normal_video_address[3]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.059      ;
; 0.917 ; normal_video_address[13] ; normal_video_address[13] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.069      ;
; 0.933 ; normal_video_address[0]  ; normal_video_address[10] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.085      ;
; 0.939 ; normal_video_address[2]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.091      ;
; 0.957 ; normal_video_address[4]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.109      ;
; 0.968 ; normal_video_address[0]  ; normal_video_address[11] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.120      ;
; 0.972 ; normal_video_address[1]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.124      ;
; 0.985 ; normal_video_address[12] ; normal_video_address[12] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.137      ;
; 1.027 ; normal_video_address[11] ; normal_video_address[13] ; slow_clock   ; slow_clock  ; 0.000        ; 0.001      ; 1.180      ;
; 1.048 ; normal_video_address[10] ; normal_video_address[13] ; slow_clock   ; slow_clock  ; 0.000        ; 0.001      ; 1.201      ;
; 1.051 ; normal_video_address[11] ; normal_video_address[12] ; slow_clock   ; slow_clock  ; 0.000        ; 0.001      ; 1.204      ;
; 1.064 ; normal_video_address[12] ; normal_video_address[13] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.216      ;
; 1.072 ; normal_video_address[10] ; normal_video_address[12] ; slow_clock   ; slow_clock  ; 0.000        ; 0.001      ; 1.225      ;
; 1.073 ; normal_video_address[0]  ; normal_video_address[14] ; slow_clock   ; slow_clock  ; 0.000        ; 0.000      ; 1.225      ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_component|divider|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                                                                                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.330 ; vgacon:vga_component|h_count[3] ; vgacon:vga_component|h_count_d[3]                                                                                                                                 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.482      ;
; 0.333 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|v_count_d[7]                                                                                                                                 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.485      ;
; 0.340 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|v_count_d[4]                                                                                                                                 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.492      ;
; 0.341 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|v_count_d[5]                                                                                                                                 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.493      ;
; 0.360 ; vgacon:vga_component|h_count[6] ; vgacon:vga_component|h_count[6]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|v_count[5]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.362 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|v_count[7]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.368 ; vgacon:vga_component|h_count[4] ; vgacon:vga_component|h_count[4]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.370 ; vgacon:vga_component|h_count[1] ; vgacon:vga_component|h_count[1]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; vgacon:vga_component|h_count[7] ; vgacon:vga_component|h_count[7]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; vgacon:vga_component|h_count[3] ; vgacon:vga_component|h_count[3]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; vgacon:vga_component|h_count[0] ; vgacon:vga_component|h_count[0]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.379 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|v_count[4]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; vgacon:vga_component|v_count[6] ; vgacon:vga_component|v_count[6]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; vgacon:vga_component|v_count[8] ; vgacon:vga_component|v_count[8]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.532      ;
; 0.407 ; vgacon:vga_component|v_count[0] ; vgacon:vga_component|v_count_d[0]                                                                                                                                 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.560      ;
; 0.416 ; vgacon:vga_component|v_count[6] ; vgacon:vga_component|v_count_d[6]                                                                                                                                 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.568      ;
; 0.419 ; vgacon:vga_component|v_count[1] ; vgacon:vga_component|v_count_d[1]                                                                                                                                 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.571      ;
; 0.421 ; vgacon:vga_component|v_count[3] ; vgacon:vga_component|v_count_d[3]                                                                                                                                 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.573      ;
; 0.422 ; vgacon:vga_component|h_count[0] ; vgacon:vga_component|h_count_d[0]                                                                                                                                 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.574      ;
; 0.426 ; vgacon:vga_component|v_count[9] ; vgacon:vga_component|v_count_d[9]                                                                                                                                 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.578      ;
; 0.427 ; vgacon:vga_component|h_count[8] ; vgacon:vga_component|h_count_d[8]                                                                                                                                 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.579      ;
; 0.430 ; vgacon:vga_component|h_count[7] ; vgacon:vga_component|h_count_d[7]                                                                                                                                 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.582      ;
; 0.430 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|v_count_d[2]                                                                                                                                 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.582      ;
; 0.438 ; vgacon:vga_component|h_count[5] ; vgacon:vga_component|h_count_d[5]                                                                                                                                 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.590      ;
; 0.453 ; vgacon:vga_component|h_count[2] ; vgacon:vga_component|h_count[2]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.605      ;
; 0.454 ; vgacon:vga_component|v_count[1] ; vgacon:vga_component|v_count[1]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.606      ;
; 0.493 ; vgacon:vga_component|h_count[9] ; vgacon:vga_component|h_count[9]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.645      ;
; 0.498 ; vgacon:vga_component|h_count[6] ; vgacon:vga_component|h_count[7]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|v_count[6]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.500 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|v_count[8]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.652      ;
; 0.506 ; vgacon:vga_component|h_count[1] ; vgacon:vga_component|h_count[5]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.658      ;
; 0.506 ; vgacon:vga_component|h_count[1] ; vgacon:vga_component|h_count[9]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.658      ;
; 0.508 ; vgacon:vga_component|h_count[1] ; vgacon:vga_component|h_count[2]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.660      ;
; 0.512 ; vgacon:vga_component|h_count[3] ; vgacon:vga_component|h_count[4]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.664      ;
; 0.513 ; vgacon:vga_component|h_count[0] ; vgacon:vga_component|h_count[1]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.665      ;
; 0.515 ; vgacon:vga_component|h_count[1] ; vgacon:vga_component|h_count_d[1]                                                                                                                                 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.667      ;
; 0.519 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|v_count[5]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.671      ;
; 0.520 ; vgacon:vga_component|v_count[6] ; vgacon:vga_component|v_count[7]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.672      ;
; 0.522 ; vgacon:vga_component|h_count[9] ; vgacon:vga_component|h_count_d[9]                                                                                                                                 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.674      ;
; 0.524 ; vgacon:vga_component|h_count[6] ; vgacon:vga_component|h_count_d[6]                                                                                                                                 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.676      ;
; 0.529 ; vgacon:vga_component|v_count[8] ; vgacon:vga_component|v_count_d[8]                                                                                                                                 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.533 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|v_count[7]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.685      ;
; 0.543 ; vgacon:vga_component|h_count[1] ; vgacon:vga_component|h_count[3]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.695      ;
; 0.544 ; vgacon:vga_component|h_count[8] ; vgacon:vga_component|h_count[8]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.548 ; vgacon:vga_component|h_count[2] ; vgacon:vga_component|h_count_d[2]                                                                                                                                 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.700      ;
; 0.548 ; vgacon:vga_component|h_count[0] ; vgacon:vga_component|h_count[2]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.700      ;
; 0.552 ; vgacon:vga_component|v_count[3] ; vgacon:vga_component|v_count[4]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.704      ;
; 0.554 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|v_count[6]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.706      ;
; 0.555 ; vgacon:vga_component|v_count[6] ; vgacon:vga_component|v_count[8]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.707      ;
; 0.558 ; vgacon:vga_component|h_count[0] ; vgacon:vga_component|h_count[5]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.710      ;
; 0.558 ; vgacon:vga_component|h_count[0] ; vgacon:vga_component|h_count[9]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.710      ;
; 0.568 ; vgacon:vga_component|v_count[5] ; vgacon:vga_component|v_count[8]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.720      ;
; 0.578 ; vgacon:vga_component|h_count[1] ; vgacon:vga_component|h_count[4]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.730      ;
; 0.583 ; vgacon:vga_component|h_count[0] ; vgacon:vga_component|h_count[3]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.735      ;
; 0.587 ; vgacon:vga_component|v_count[3] ; vgacon:vga_component|v_count[5]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.739      ;
; 0.589 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|v_count[7]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.741      ;
; 0.589 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|v_count[4]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.741      ;
; 0.591 ; vgacon:vga_component|h_count[2] ; vgacon:vga_component|h_count[3]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.743      ;
; 0.592 ; vgacon:vga_component|v_count[0] ; vgacon:vga_component|v_count[1]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.745      ;
; 0.596 ; vgacon:vga_component|h_count[4] ; vgacon:vga_component|h_count[6]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.748      ;
; 0.598 ; vgacon:vga_component|v_count[3] ; vgacon:vga_component|v_count[3]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.750      ;
; 0.618 ; vgacon:vga_component|h_count[0] ; vgacon:vga_component|h_count[4]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.770      ;
; 0.622 ; vgacon:vga_component|v_count[3] ; vgacon:vga_component|v_count[6]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.774      ;
; 0.622 ; vgacon:vga_component|h_count[5] ; vgacon:vga_component|h_count[6]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.774      ;
; 0.623 ; vgacon:vga_component|h_count[1] ; vgacon:vga_component|h_count[8]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.775      ;
; 0.624 ; vgacon:vga_component|v_count[4] ; vgacon:vga_component|v_count[8]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.776      ;
; 0.624 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|v_count[5]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.776      ;
; 0.626 ; vgacon:vga_component|v_count[9] ; vgacon:vga_component|v_count[9]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.778      ;
; 0.626 ; vgacon:vga_component|h_count[2] ; vgacon:vga_component|h_count[4]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.778      ;
; 0.631 ; vgacon:vga_component|h_count[4] ; vgacon:vga_component|h_count[7]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.635 ; vgacon:vga_component|v_count[1] ; vgacon:vga_component|v_count[0]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.786      ;
; 0.641 ; vgacon:vga_component|h_count[3] ; vgacon:vga_component|h_count[6]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.657 ; vgacon:vga_component|v_count[3] ; vgacon:vga_component|v_count[7]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.809      ;
; 0.657 ; vgacon:vga_component|h_count[5] ; vgacon:vga_component|h_count[7]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.809      ;
; 0.659 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|v_count[6]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.811      ;
; 0.662 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|v_count[0]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.813      ;
; 0.665 ; vgacon:vga_component|h_count[5] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg3  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 0.870      ;
; 0.669 ; vgacon:vga_component|h_count[5] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a2~porta_address_reg3  ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.876      ;
; 0.675 ; vgacon:vga_component|h_count[0] ; vgacon:vga_component|h_count[8]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.827      ;
; 0.676 ; vgacon:vga_component|h_count[3] ; vgacon:vga_component|h_count[7]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.828      ;
; 0.678 ; vgacon:vga_component|h_count[7] ; vgacon:vga_component|h_count[8]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.830      ;
; 0.683 ; vgacon:vga_component|h_count[2] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg0 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.053      ; 0.874      ;
; 0.685 ; vgacon:vga_component|v_count[8] ; vgacon:vga_component|v_count[9]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.837      ;
; 0.691 ; vgacon:vga_component|v_count[1] ; vgacon:vga_component|v_count[9]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.843      ;
; 0.692 ; vgacon:vga_component|v_count[1] ; vgacon:vga_component|v_count[2]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.844      ;
; 0.692 ; vgacon:vga_component|v_count[3] ; vgacon:vga_component|v_count[8]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.844      ;
; 0.694 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|v_count[7]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.846      ;
; 0.697 ; vgacon:vga_component|h_count[4] ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg2 ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 0.893      ;
; 0.700 ; vgacon:vga_component|h_count[6] ; vgacon:vga_component|h_count[8]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.852      ;
; 0.700 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|v_count[9]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.852      ;
; 0.705 ; vgacon:vga_component|v_count[0] ; vgacon:vga_component|v_count[0]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.857      ;
; 0.707 ; vgacon:vga_component|h_count[1] ; vgacon:vga_component|h_count[6]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.859      ;
; 0.719 ; vgacon:vga_component|v_count[7] ; vgacon:vga_component|v_count[2]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.871      ;
; 0.721 ; vgacon:vga_component|v_count[1] ; vgacon:vga_component|v_count[4]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.873      ;
; 0.721 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|v_count[2]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.873      ;
; 0.724 ; vgacon:vga_component|v_count[6] ; vgacon:vga_component|v_count[0]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.875      ;
; 0.729 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|v_count[8]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.881      ;
; 0.730 ; vgacon:vga_component|h_count[5] ; vgacon:vga_component|h_count[5]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.882      ;
; 0.734 ; vgacon:vga_component|v_count[2] ; vgacon:vga_component|v_count[3]                                                                                                                                   ; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.886      ;
+-------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'slow_clock'                                                                       ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[0]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[0]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[10]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[10]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[11]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[11]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[12]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[12]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[13]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[13]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[14]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[14]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[1]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[1]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[2]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[2]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[3]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[3]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[4]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[4]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[5]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[5]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[6]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[6]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[7]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[7]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[8]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[8]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[9]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[9]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_word[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_word[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_word[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_word[1]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[0]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[0]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[10]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[10]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[11]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[11]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[12]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[12]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[13]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[13]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[14]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[14]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[1]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[1]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[2]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[2]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[3]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[3]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[4]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[4]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[5]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[5]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[6]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[6]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[7]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[7]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[8]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[8]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_address[9]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_address[9]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_word[0]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_word[0]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; normal_video_word[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; normal_video_word[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; slow_clock|regout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; slow_clock|regout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; slow_clock~clkctrl|inclk[0]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; slow_clock~clkctrl|inclk[0]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; slow_clock ; Rise       ; slow_clock~clkctrl|outclk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; slow_clock ; Rise       ; slow_clock~clkctrl|outclk    ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk27M'                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~portb_address_reg5  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~portb_address_reg7  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~portb_we_reg        ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a13~portb_address_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a13~portb_address_reg1  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a13~portb_address_reg10 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a13~portb_address_reg11 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a13~portb_address_reg2  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a13~portb_address_reg3  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a13~portb_address_reg4  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a13~portb_address_reg5  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a13~portb_address_reg6  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a13~portb_address_reg7  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a13~portb_address_reg8  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a13~portb_address_reg9  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a13~portb_datain_reg0   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a13~portb_memory_reg0   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a13~portb_we_reg        ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a14~portb_address_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a14~portb_address_reg1  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a14~portb_address_reg10 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a14~portb_address_reg11 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a14~portb_address_reg2  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a14~portb_address_reg3  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a14~portb_address_reg4  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a14~portb_address_reg5  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a14~portb_address_reg6  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a14~portb_address_reg7  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a14~portb_address_reg8  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a14~portb_address_reg9  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a14~portb_datain_reg0   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a14~portb_memory_reg0   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a14~portb_we_reg        ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a1~portb_address_reg0   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a1~portb_address_reg1   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a1~portb_address_reg10  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a1~portb_address_reg11  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a1~portb_address_reg2   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a1~portb_address_reg3   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a1~portb_address_reg4   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a1~portb_address_reg5   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a1~portb_address_reg6   ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; clk27M ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a1~portb_address_reg7   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_component|divider|altpll_component|pll|clk[0]'                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg7  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg7  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg8  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg8  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg9  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a12~porta_address_reg9  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a13~porta_address_reg0  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a13~porta_address_reg0  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a13~porta_address_reg1  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; vga_component|divider|altpll_component|pll|clk[0] ; Rise       ; vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_89f1:auto_generated|altsyncram_bsi1:altsyncram1|ram_block2a13~porta_address_reg1  ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; switch    ; slow_clock ; 0.293 ; 0.293 ; Rise       ; slow_clock      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; switch    ; slow_clock ; 0.139 ; 0.139 ; Rise       ; slow_clock      ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; clk27M     ; 6.202 ; 6.202 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; clk27M     ; 6.202 ; 6.202 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; clk27M     ; 5.983 ; 5.983 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; clk27M     ; 6.009 ; 6.009 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; clk27M     ; 5.969 ; 5.969 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; clk27M     ; 5.510 ; 5.510 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; clk27M     ; 5.510 ; 5.510 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; clk27M     ; 5.486 ; 5.486 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; clk27M     ; 5.505 ; 5.505 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; clk27M     ; 5.510 ; 5.510 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
; VGA_HS    ; clk27M     ; 3.272 ; 3.272 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; clk27M     ; 5.966 ; 5.966 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; clk27M     ; 5.940 ; 5.940 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; clk27M     ; 5.948 ; 5.948 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; clk27M     ; 5.966 ; 5.966 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; clk27M     ; 5.936 ; 5.936 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
; VGA_VS    ; clk27M     ; 3.168 ; 3.168 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; clk27M     ; 3.146 ; 3.146 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; clk27M     ; 3.379 ; 3.379 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; clk27M     ; 3.160 ; 3.160 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; clk27M     ; 3.186 ; 3.186 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; clk27M     ; 3.146 ; 3.146 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; clk27M     ; 3.089 ; 3.089 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; clk27M     ; 3.113 ; 3.113 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; clk27M     ; 3.089 ; 3.089 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; clk27M     ; 3.108 ; 3.108 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; clk27M     ; 3.113 ; 3.113 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
; VGA_HS    ; clk27M     ; 2.476 ; 2.476 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; clk27M     ; 3.238 ; 3.238 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; clk27M     ; 3.242 ; 3.242 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; clk27M     ; 3.250 ; 3.250 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; clk27M     ; 3.268 ; 3.268 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; clk27M     ; 3.238 ; 3.238 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
; VGA_VS    ; clk27M     ; 2.559 ; 2.559 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+----------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                              ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                   ; -4.290   ; -2.644 ; N/A      ; N/A     ; -0.611              ;
;  clk27M                                            ; -4.290   ; -2.644 ; N/A      ; N/A     ; 15.954              ;
;  slow_clock                                        ; -3.193   ; 0.215  ; N/A      ; N/A     ; -0.611              ;
;  vga_component|divider|altpll_component|pll|clk[0] ; 31.255   ; 0.330  ; N/A      ; N/A     ; 17.277              ;
; Design-wide TNS                                    ; -774.562 ; -2.644 ; 0.0      ; 0.0     ; -20.774             ;
;  clk27M                                            ; -753.144 ; -2.644 ; N/A      ; N/A     ; 0.000               ;
;  slow_clock                                        ; -21.418  ; 0.000  ; N/A      ; N/A     ; -20.774             ;
;  vga_component|divider|altpll_component|pll|clk[0] ; 0.000    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+----------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; switch    ; slow_clock ; 1.385 ; 1.385 ; Rise       ; slow_clock      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; switch    ; slow_clock ; 0.139 ; 0.139 ; Rise       ; slow_clock      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; VGA_B[*]  ; clk27M     ; 14.269 ; 14.269 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; clk27M     ; 14.269 ; 14.269 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; clk27M     ; 13.780 ; 13.780 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; clk27M     ; 13.810 ; 13.810 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; clk27M     ; 13.770 ; 13.770 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; clk27M     ; 12.450 ; 12.450 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; clk27M     ; 12.450 ; 12.450 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; clk27M     ; 12.425 ; 12.425 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; clk27M     ; 12.444 ; 12.444 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; clk27M     ; 12.450 ; 12.450 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
; VGA_HS    ; clk27M     ; 8.447  ; 8.447  ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; clk27M     ; 13.535 ; 13.535 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; clk27M     ; 13.510 ; 13.510 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; clk27M     ; 13.517 ; 13.517 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; clk27M     ; 13.535 ; 13.535 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; clk27M     ; 13.505 ; 13.505 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
; VGA_VS    ; clk27M     ; 8.135  ; 8.135  ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; clk27M     ; 3.146 ; 3.146 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; clk27M     ; 3.379 ; 3.379 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; clk27M     ; 3.160 ; 3.160 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; clk27M     ; 3.186 ; 3.186 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; clk27M     ; 3.146 ; 3.146 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; clk27M     ; 3.089 ; 3.089 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; clk27M     ; 3.113 ; 3.113 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; clk27M     ; 3.089 ; 3.089 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; clk27M     ; 3.108 ; 3.108 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; clk27M     ; 3.113 ; 3.113 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
; VGA_HS    ; clk27M     ; 2.476 ; 2.476 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; clk27M     ; 3.238 ; 3.238 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; clk27M     ; 3.242 ; 3.242 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; clk27M     ; 3.250 ; 3.250 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; clk27M     ; 3.268 ; 3.268 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; clk27M     ; 3.238 ; 3.238 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
; VGA_VS    ; clk27M     ; 2.559 ; 2.559 ; Rise       ; vga_component|divider|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clk27M                                            ; clk27M                                            ; 3689     ; 0        ; 0        ; 0        ;
; slow_clock                                        ; clk27M                                            ; 867      ; 2        ; 0        ; 0        ;
; slow_clock                                        ; slow_clock                                        ; 120      ; 0        ; 0        ; 0        ;
; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 34651    ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clk27M                                            ; clk27M                                            ; 3689     ; 0        ; 0        ; 0        ;
; slow_clock                                        ; clk27M                                            ; 867      ; 2        ; 0        ; 0        ;
; slow_clock                                        ; slow_clock                                        ; 120      ; 0        ; 0        ; 0        ;
; vga_component|divider|altpll_component|pll|clk[0] ; vga_component|divider|altpll_component|pll|clk[0] ; 34651    ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 123   ; 123  ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 872   ; 872  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jul 25 16:56:22 2018
Info: Command: quartus_sta test -c test
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 37.037 -waveform {0.000 18.518} -name clk27M clk27M
    Info (332110): create_generated_clock -source {vga_component|divider|altpll_component|pll|inclk[0]} -divide_by 15 -multiply_by 14 -duty_cycle 50.00 -name {vga_component|divider|altpll_component|pll|clk[0]} {vga_component|divider|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name slow_clock slow_clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.290
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.290      -753.144 clk27M 
    Info (332119):    -3.193       -21.418 slow_clock 
    Info (332119):    31.255         0.000 vga_component|divider|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -2.644
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.644        -2.644 clk27M 
    Info (332119):     0.445         0.000 slow_clock 
    Info (332119):     0.793         0.000 vga_component|divider|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.611
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.611       -20.774 slow_clock 
    Info (332119):    15.954         0.000 clk27M 
    Info (332119):    17.277         0.000 vga_component|divider|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.690
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.690      -288.400 clk27M 
    Info (332119):    -0.665        -1.658 slow_clock 
    Info (332119):    36.432         0.000 vga_component|divider|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.678
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.678        -1.678 clk27M 
    Info (332119):     0.215         0.000 slow_clock 
    Info (332119):     0.330         0.000 vga_component|divider|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -17.000 slow_clock 
    Info (332119):    16.138         0.000 clk27M 
    Info (332119):    17.714         0.000 vga_component|divider|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 396 megabytes
    Info: Processing ended: Wed Jul 25 16:56:35 2018
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:01


