Command: synth_design -mode default -flatten_hierarchy rebuilt -fanout_limit 60 -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5 -no_iobuf -top psl_fpga -part xc7vx690tffg1157-2
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/laurensvandam/pairhmm/Sources/cores/probabilities_fifo/probabilities_fifo.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2017.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 47797 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1418.102 ; gain = 88.965 ; free physical = 5225 ; free virtual = 105821
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'psl_fpga' [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:72]
WARNING: [Synth 8-5640] Port 'as_sfp0_phy_mgmt_clk_reset' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'as_sfp0_phy_mgmt_address' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'as_sfp0_phy_mgmt_read' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'sa_sfp0_phy_mgmt_readdata' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'sa_sfp0_phy_mgmt_waitrequest' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'as_sfp0_phy_mgmt_write' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'as_sfp0_phy_mgmt_writedata' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'sa_sfp0_tx_ready' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'sa_sfp0_rx_ready' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'as_sfp0_tx_forceelecidle' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'sa_sfp0_pll_locked' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'sa_sfp0_rx_is_lockedtoref' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'sa_sfp0_rx_is_lockedtodata' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'sa_sfp0_rx_signaldetect' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'as_sfp0_tx_coreclk' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'sa_sfp0_tx_clk' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'sa_sfp0_rx_clk' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'as_sfp0_tx_parallel_data' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'sa_sfp0_rx_parallel_data' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'sa_sfp0_tx_fault' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'sa_sfp0_mod_abs' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'sa_sfp0_rx_los' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'as_sfp0_tx_disable' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'as_sfp0_rs0' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'as_sfp0_rs1' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'as_sfp0_scl' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'as_sfp0_en' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'sa_sfp0_sda' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'as_sfp0_sda' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'as_sfp0_sda_oe' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'as_sfp1_phy_mgmt_clk_reset' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'as_sfp1_phy_mgmt_address' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'as_sfp1_phy_mgmt_read' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'sa_sfp1_phy_mgmt_readdata' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'sa_sfp1_phy_mgmt_waitrequest' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'as_sfp1_phy_mgmt_write' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'as_sfp1_phy_mgmt_writedata' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'sa_sfp1_tx_ready' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'sa_sfp1_rx_ready' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'as_sfp1_tx_forceelecidle' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'sa_sfp1_pll_locked' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'sa_sfp1_rx_is_lockedtoref' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'sa_sfp1_rx_is_lockedtodata' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'sa_sfp1_rx_signaldetect' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'as_sfp1_tx_coreclk' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'sa_sfp1_tx_clk' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'sa_sfp1_rx_clk' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'as_sfp1_tx_parallel_data' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'sa_sfp1_rx_parallel_data' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'sa_sfp1_tx_fault' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'sa_sfp1_mod_abs' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'sa_sfp1_rx_los' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'as_sfp1_tx_disable' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'as_sfp1_rs0' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'as_sfp1_rs1' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'as_sfp1_scl' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'as_sfp1_en' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'sa_sfp1_sda' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'as_sfp1_sda' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'as_sfp1_sda_oe' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'as_refclk_sfp_fs' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'as_refclk_sfp_fs_en' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'as_red_led' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
WARNING: [Synth 8-5640] Port 'as_green_led' is missing in component declaration [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:74]
INFO: [Synth 8-3491] module 'psl_accel' declared at '/home/laurensvandam/pairhmm/Sources/top/psl_accel.vhdl:6' bound to instance 'a0' of component 'psl_accel' [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:326]
INFO: [Synth 8-638] synthesizing module 'psl_accel' [/home/laurensvandam/pairhmm/Sources/top/psl_accel.vhdl:158]
INFO: [Synth 8-3491] module 'afu' declared at '/home/laurensvandam/pairhmm/Sources/afu/rtl/afu.vhd:9' bound to instance 'afu0' of component 'afu' [/home/laurensvandam/pairhmm/Sources/top/psl_accel.vhdl:223]
INFO: [Synth 8-638] synthesizing module 'afu' [/home/laurensvandam/pairhmm/Sources/afu/rtl/afu.vhd:69]
INFO: [Synth 8-638] synthesizing module 'frame' [/home/laurensvandam/pairhmm/Sources/afu/rtl/frame.vhd:20]
INFO: [Synth 8-638] synthesizing module 'control' [/home/laurensvandam/pairhmm/Sources/afu/rtl/control.vhd:19]
INFO: [Synth 8-638] synthesizing module 'cu' [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:22]
INFO: [Synth 8-3491] module 'asym_ram' declared at '/home/laurensvandam/pairhmm/Sources/afu/rtl/asym_ram.v:1' bound to instance 'hapl_ram' of component 'asym_ram' [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:376]
INFO: [Synth 8-638] synthesizing module 'asym_ram' [/home/laurensvandam/pairhmm/Sources/afu/rtl/asym_ram.v:1]
WARNING: [Synth 8-6014] Unused sequential element lsbaddr_reg was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/asym_ram.v:55]
Info : Asymmetric Ram write pattern identified
INFO: [Synth 8-4563] Found possible Asymmetric RAM pattern for RAM RAM_reg
INFO: [Synth 8-256] done synthesizing module 'asym_ram' (1#1) [/home/laurensvandam/pairhmm/Sources/afu/rtl/asym_ram.v:1]
INFO: [Synth 8-3491] module 'asym_ram' declared at '/home/laurensvandam/pairhmm/Sources/afu/rtl/asym_ram.v:1' bound to instance 'read_ram' of component 'asym_ram' [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:387]
INFO: [Synth 8-3491] module 'probabilities_fifo' declared at '/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/probabilities_fifo_stub.v:6' bound to instance 'p_fifo' of component 'probabilities_fifo' [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:459]
INFO: [Synth 8-638] synthesizing module 'probabilities_fifo' [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/probabilities_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'probabilities_fifo' (2#1) [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/probabilities_fifo_stub.v:6]
INFO: [Synth 8-3491] module 'kernel_to_streaming_fifo' declared at '/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/kernel_to_streaming_fifo_stub.v:6' bound to instance 'outfifo' of component 'kernel_to_streaming_fifo' [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:489]
INFO: [Synth 8-638] synthesizing module 'kernel_to_streaming_fifo' [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/kernel_to_streaming_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'kernel_to_streaming_fifo' (3#1) [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/kernel_to_streaming_fifo_stub.v:6]
INFO: [Synth 8-3491] module 'feedback_fifo' declared at '/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/feedback_fifo_stub.v:6' bound to instance 'fbfifo' of component 'feedback_fifo' [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:539]
INFO: [Synth 8-638] synthesizing module 'feedback_fifo' [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/feedback_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'feedback_fifo' (4#1) [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/feedback_fifo_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'pairhmm' [/home/laurensvandam/pairhmm/Sources/afu/rtl/pairhmm.vhd:32]
INFO: [Synth 8-638] synthesizing module 'pe' [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:36]
INFO: [Synth 8-3491] module 'FPMULT' declared at '/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/FPMULT_stub.v:6' bound to instance 'mul_alpha' of component 'FPMULT' [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:194]
INFO: [Synth 8-638] synthesizing module 'FPMULT' [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/FPMULT_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'FPMULT' (5#1) [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/FPMULT_stub.v:6]
INFO: [Synth 8-3491] module 'FPMULT' declared at '/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/FPMULT_stub.v:6' bound to instance 'mul_beta' of component 'FPMULT' [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:208]
INFO: [Synth 8-3491] module 'FPMULT' declared at '/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/FPMULT_stub.v:6' bound to instance 'mul_gamma' of component 'FPMULT' [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:222]
INFO: [Synth 8-3491] module 'FPMULT' declared at '/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/FPMULT_stub.v:6' bound to instance 'mul_delta' of component 'FPMULT' [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:236]
INFO: [Synth 8-3491] module 'FPMULT' declared at '/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/FPMULT_stub.v:6' bound to instance 'mul_epsilon' of component 'FPMULT' [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:250]
INFO: [Synth 8-3491] module 'FPMULT' declared at '/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/FPMULT_stub.v:6' bound to instance 'mul_zeta' of component 'FPMULT' [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:264]
INFO: [Synth 8-3491] module 'FPMULT' declared at '/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/FPMULT_stub.v:6' bound to instance 'mul_eta' of component 'FPMULT' [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:278]
INFO: [Synth 8-3491] module 'FPADD_6' declared at '/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/FPADD_6_stub.v:6' bound to instance 'add_alpha_beta' of component 'FPADD_6' [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:306]
INFO: [Synth 8-638] synthesizing module 'FPADD_6' [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/FPADD_6_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'FPADD_6' (6#1) [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/FPADD_6_stub.v:6]
INFO: [Synth 8-3491] module 'FPADD_6' declared at '/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/FPADD_6_stub.v:6' bound to instance 'add_alpha_beta_gamma' of component 'FPADD_6' [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:321]
INFO: [Synth 8-3491] module 'FPADD_12' declared at '/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/FPADD_12_stub.v:6' bound to instance 'add_delta_epsilon' of component 'FPADD_12' [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:335]
INFO: [Synth 8-638] synthesizing module 'FPADD_12' [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/FPADD_12_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'FPADD_12' (7#1) [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/FPADD_12_stub.v:6]
INFO: [Synth 8-3491] module 'FPADD_12' declared at '/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/FPADD_12_stub.v:6' bound to instance 'add_zeta_eta' of component 'FPADD_12' [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:349]
INFO: [Synth 8-3491] module 'FPMULT' declared at '/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/FPMULT_stub.v:6' bound to instance 'mul_lambda' of component 'FPMULT' [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:389]
WARNING: [Synth 8-5858] RAM mids_sr_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM tmis_sr_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM emis_sr_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'pe' (8#1) [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:36]
INFO: [Synth 8-638] synthesizing module 'pe__parameterized0' [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:36]
INFO: [Synth 8-3491] module 'FPMULT' declared at '/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/FPMULT_stub.v:6' bound to instance 'mul_alpha' of component 'FPMULT' [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:194]
INFO: [Synth 8-3491] module 'FPMULT' declared at '/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/FPMULT_stub.v:6' bound to instance 'mul_beta' of component 'FPMULT' [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:208]
INFO: [Synth 8-3491] module 'FPMULT' declared at '/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/FPMULT_stub.v:6' bound to instance 'mul_gamma' of component 'FPMULT' [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:222]
INFO: [Synth 8-3491] module 'FPMULT' declared at '/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/FPMULT_stub.v:6' bound to instance 'mul_delta' of component 'FPMULT' [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:236]
INFO: [Synth 8-3491] module 'FPMULT' declared at '/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/FPMULT_stub.v:6' bound to instance 'mul_epsilon' of component 'FPMULT' [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:250]
INFO: [Synth 8-3491] module 'FPMULT' declared at '/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/FPMULT_stub.v:6' bound to instance 'mul_zeta' of component 'FPMULT' [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:264]
INFO: [Synth 8-3491] module 'FPMULT' declared at '/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/FPMULT_stub.v:6' bound to instance 'mul_eta' of component 'FPMULT' [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:278]
INFO: [Synth 8-3491] module 'FPADD_6' declared at '/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/FPADD_6_stub.v:6' bound to instance 'add_alpha_beta' of component 'FPADD_6' [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:306]
INFO: [Synth 8-3491] module 'FPADD_6' declared at '/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/FPADD_6_stub.v:6' bound to instance 'add_alpha_beta_gamma' of component 'FPADD_6' [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:321]
INFO: [Synth 8-3491] module 'FPADD_12' declared at '/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/FPADD_12_stub.v:6' bound to instance 'add_delta_epsilon' of component 'FPADD_12' [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:335]
INFO: [Synth 8-3491] module 'FPADD_12' declared at '/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/FPADD_12_stub.v:6' bound to instance 'add_zeta_eta' of component 'FPADD_12' [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:349]
INFO: [Synth 8-3491] module 'FPMULT' declared at '/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/FPMULT_stub.v:6' bound to instance 'mul_lambda' of component 'FPMULT' [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:389]
WARNING: [Synth 8-5858] RAM mids_sr_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM tmis_sr_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM emis_sr_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'pe__parameterized0' (8#1) [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:36]
INFO: [Synth 8-3491] module 'FPADD_12' declared at '/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/FPADD_12_stub.v:6' bound to instance 'add_m' of component 'FPADD_12' [/home/laurensvandam/pairhmm/Sources/afu/rtl/pairhmm.vhd:224]
INFO: [Synth 8-3491] module 'FPADD_12' declared at '/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/realtime/FPADD_12_stub.v:6' bound to instance 'add_i' of component 'FPADD_12' [/home/laurensvandam/pairhmm/Sources/afu/rtl/pairhmm.vhd:234]
WARNING: [Synth 8-5856] 3D RAM pe_y_data_regs_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element pairhmm_in_reg_reg[x] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/pairhmm.vhd:108]
WARNING: [Synth 8-6014] Unused sequential element pairhmm_in_reg_reg[y] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/pairhmm.vhd:108]
WARNING: [Synth 8-6014] Unused sequential element vbusm_reg was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/pairhmm.vhd:204]
WARNING: [Synth 8-6014] Unused sequential element vbusi_reg was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/pairhmm.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element rm_reg was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/pairhmm.vhd:255]
WARNING: [Synth 8-3848] Net en in module/entity pairhmm does not have driver. [/home/laurensvandam/pairhmm/Sources/afu/rtl/pairhmm.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'pairhmm' (9#1) [/home/laurensvandam/pairhmm/Sources/afu/rtl/pairhmm.vhd:32]
WARNING: [Synth 8-6014] Unused sequential element r_reg[wed][status] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element r_reg[wed][wed00_a] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element r_reg[wed][wed00_b] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element r_reg[wed][wed00_c] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element r_reg[wed][batch_size] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element r_reg[wed][pair_size] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element r_reg[wed][padded_size] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element r_reg[wed][wed05] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element r_reg[wed][wed06] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element r_reg[wed][wed07] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element r_reg[wed][wed08] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element r_reg[wed][wed09] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element r_reg[wed][wed10] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element r_reg[wed][wed11] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element r_reg[wed][wed12] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element r_reg[wed][wed13] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element r_reg[wed][wed14] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element r_reg[wed][wed15] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element r_reg[inits][loaded] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element r_reg[sched][loaded] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element r_reg[sched][batch_bytes] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element r_reg[sched][x_bppadded] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element r_reg[sched][y_padded] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element r_reg[pair] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element r_reg[outfifo_rd] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element r_reg[p_fifo_en2] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element rs_reg[fifo_reads] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:809]
WARNING: [Synth 8-6014] Unused sequential element rs_reg[feedback] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:809]
WARNING: [Synth 8-6014] Unused sequential element rs_reg[output_en] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:809]
WARNING: [Synth 8-3848] Net re[pairhmm_in][emis][theta] in module/entity cu does not have driver. [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:24]
WARNING: [Synth 8-3848] Net re[fbpairhmm][emis][theta] in module/entity cu does not have driver. [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:24]
WARNING: [Synth 8-3848] Net re[pairhmm_in][emis][upsilon] in module/entity cu does not have driver. [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:24]
WARNING: [Synth 8-3848] Net re[fbpairhmm][emis][upsilon] in module/entity cu does not have driver. [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:24]
WARNING: [Synth 8-3848] Net re[pairhmm_in][x] in module/entity cu does not have driver. [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:24]
WARNING: [Synth 8-3848] Net re[pairhmm_in][y] in module/entity cu does not have driver. [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:24]
WARNING: [Synth 8-3848] Net re[fbpairhmm][y] in module/entity cu does not have driver. [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:24]
WARNING: [Synth 8-3848] Net re[pairhmm][i][en] in module/entity cu does not have driver. [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'cu' (10#1) [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'control' (11#1) [/home/laurensvandam/pairhmm/Sources/afu/rtl/control.vhd:19]
INFO: [Synth 8-638] synthesizing module 'mmio' [/home/laurensvandam/pairhmm/Sources/afu/rtl/mmio.vhd:16]
WARNING: [Synth 8-6014] Unused sequential element r_reg[cfg_data] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/mmio.vhd:120]
WARNING: [Synth 8-6014] Unused sequential element r_reg[mmio_wdata] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/mmio.vhd:120]
WARNING: [Synth 8-6014] Unused sequential element r_reg[reg] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/mmio.vhd:120]
WARNING: [Synth 8-6014] Unused sequential element r_reg[mmio_regs][o][status] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/mmio.vhd:120]
WARNING: [Synth 8-6014] Unused sequential element r_reg[mmio_regs][o][reqs] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/mmio.vhd:120]
WARNING: [Synth 8-6014] Unused sequential element r_reg[mmio_regs][o][reps] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/mmio.vhd:120]
WARNING: [Synth 8-6014] Unused sequential element r_reg[mmio_regs][o][fifo] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/mmio.vhd:120]
WARNING: [Synth 8-6014] Unused sequential element r_reg[mmio_regs][o][fifo_rvs] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/mmio.vhd:120]
WARNING: [Synth 8-6014] Unused sequential element r_reg[mmio_regs][o][fifo_was] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/mmio.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'mmio' (12#1) [/home/laurensvandam/pairhmm/Sources/afu/rtl/mmio.vhd:16]
INFO: [Synth 8-638] synthesizing module 'dma' [/home/laurensvandam/pairhmm/Sources/afu/rtl/dma.vhd:17]
INFO: [Synth 8-638] synthesizing module 'fifo' [/home/laurensvandam/pairhmm/Sources/afu/rtl/fifo.vhd:28]
INFO: [Synth 8-638] synthesizing module 'ram_dual' [/home/laurensvandam/pairhmm/Sources/afu/rtl/ram.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'ram_dual' (13#1) [/home/laurensvandam/pairhmm/Sources/afu/rtl/ram.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'fifo' (14#1) [/home/laurensvandam/pairhmm/Sources/afu/rtl/fifo.vhd:28]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized0' [/home/laurensvandam/pairhmm/Sources/afu/rtl/fifo.vhd:28]
INFO: [Synth 8-638] synthesizing module 'ram_dual__parameterized0' [/home/laurensvandam/pairhmm/Sources/afu/rtl/ram.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'ram_dual__parameterized0' (14#1) [/home/laurensvandam/pairhmm/Sources/afu/rtl/ram.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized0' (14#1) [/home/laurensvandam/pairhmm/Sources/afu/rtl/fifo.vhd:28]
INFO: [Synth 8-638] synthesizing module 'ram_dual__parameterized1' [/home/laurensvandam/pairhmm/Sources/afu/rtl/ram.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'ram_dual__parameterized1' (14#1) [/home/laurensvandam/pairhmm/Sources/afu/rtl/ram.vhd:151]
INFO: [Synth 8-638] synthesizing module 'ram_dual__parameterized2' [/home/laurensvandam/pairhmm/Sources/afu/rtl/ram.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'ram_dual__parameterized2' (14#1) [/home/laurensvandam/pairhmm/Sources/afu/rtl/ram.vhd:151]
INFO: [Synth 8-638] synthesizing module 'ram_dual_unsigned' [/home/laurensvandam/pairhmm/Sources/afu/rtl/ram.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'ram_dual_unsigned' (15#1) [/home/laurensvandam/pairhmm/Sources/afu/rtl/ram.vhd:215]
WARNING: [Synth 8-6014] Unused sequential element r_reg[read_touch] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/dma.vhd:282]
WARNING: [Synth 8-6014] Unused sequential element r_reg[rt][available] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/dma.vhd:282]
WARNING: [Synth 8-6014] Unused sequential element r_reg[wt][available] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/dma.vhd:282]
WARNING: [Synth 8-6014] Unused sequential element r_reg[rse][engine][0][touch][count] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/dma.vhd:282]
WARNING: [Synth 8-6014] Unused sequential element r_reg[rse][engine][0][touch][address] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/dma.vhd:282]
WARNING: [Synth 8-6014] Unused sequential element r_reg[wse][engine][0][touch][count] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/dma.vhd:282]
WARNING: [Synth 8-6014] Unused sequential element r_reg[wse][engine][0][touch][address] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/dma.vhd:282]
WARNING: [Synth 8-6014] Unused sequential element r_reg[o][dc][id] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/dma.vhd:282]
WARNING: [Synth 8-6014] Unused sequential element r_reg[o][dc][read][id] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/dma.vhd:282]
WARNING: [Synth 8-6014] Unused sequential element r_reg[o][dc][read][stream] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/dma.vhd:282]
WARNING: [Synth 8-6014] Unused sequential element r_reg[o][dc][read][data] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/dma.vhd:282]
WARNING: [Synth 8-6014] Unused sequential element r_reg[o][dc][write][id] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/dma.vhd:282]
WARNING: [Synth 8-6014] Unused sequential element r_reg[o][dc][write][stream] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/dma.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'dma' (16#1) [/home/laurensvandam/pairhmm/Sources/afu/rtl/dma.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'frame' (17#1) [/home/laurensvandam/pairhmm/Sources/afu/rtl/frame.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'afu' (18#1) [/home/laurensvandam/pairhmm/Sources/afu/rtl/afu.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'psl_accel' (19#1) [/home/laurensvandam/pairhmm/Sources/top/psl_accel.vhdl:158]
INFO: [Synth 8-637] synthesizing blackbox instance 'b' of component 'base_img' [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:387]
WARNING: [Synth 8-3848] Net o_debug in module/entity psl_fpga does not have driver. [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:62]
INFO: [Synth 8-256] done synthesizing module 'psl_fpga' (20#1) [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:72]
WARNING: [Synth 8-3331] design dma has unconnected port i[b][rvalid]
WARNING: [Synth 8-3331] design dma has unconnected port i[b][rtag][7]
WARNING: [Synth 8-3331] design dma has unconnected port i[b][rad][5]
WARNING: [Synth 8-3331] design dma has unconnected port i[b][rad][4]
WARNING: [Synth 8-3331] design dma has unconnected port i[b][rad][3]
WARNING: [Synth 8-3331] design dma has unconnected port i[b][rad][2]
WARNING: [Synth 8-3331] design dma has unconnected port i[b][rad][1]
WARNING: [Synth 8-3331] design dma has unconnected port i[b][wtag][7]
WARNING: [Synth 8-3331] design dma has unconnected port i[b][wad][5]
WARNING: [Synth 8-3331] design dma has unconnected port i[b][wad][4]
WARNING: [Synth 8-3331] design dma has unconnected port i[b][wad][3]
WARNING: [Synth 8-3331] design dma has unconnected port i[b][wad][2]
WARNING: [Synth 8-3331] design dma has unconnected port i[b][wad][1]
WARNING: [Synth 8-3331] design dma has unconnected port i[r][response][7]
WARNING: [Synth 8-3331] design dma has unconnected port i[r][response][6]
WARNING: [Synth 8-3331] design dma has unconnected port i[r][response][5]
WARNING: [Synth 8-3331] design dma has unconnected port i[r][response][4]
WARNING: [Synth 8-3331] design dma has unconnected port i[r][response][3]
WARNING: [Synth 8-3331] design dma has unconnected port i[r][response][2]
WARNING: [Synth 8-3331] design dma has unconnected port i[r][response][1]
WARNING: [Synth 8-3331] design dma has unconnected port i[r][response][0]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[en]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][mtl][31]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][mtl][30]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][mtl][29]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][mtl][28]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][mtl][27]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][mtl][26]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][mtl][25]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][mtl][24]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][mtl][23]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][mtl][22]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][mtl][21]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][mtl][20]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][mtl][19]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][mtl][18]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][mtl][17]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][mtl][16]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][mtl][15]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][mtl][14]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][mtl][13]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][mtl][12]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][mtl][11]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][mtl][10]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][mtl][9]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][mtl][8]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][mtl][7]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][mtl][6]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][mtl][5]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][mtl][4]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][mtl][3]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][mtl][2]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][mtl][1]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][mtl][0]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][itl][31]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][itl][30]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][itl][29]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][itl][28]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][itl][27]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][itl][26]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][itl][25]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][itl][24]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][itl][23]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][itl][22]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][itl][21]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][itl][20]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][itl][19]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][itl][18]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][itl][17]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][itl][16]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][itl][15]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][itl][14]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][itl][13]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][itl][12]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][itl][11]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][itl][10]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][itl][9]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][itl][8]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][itl][7]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][itl][6]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][itl][5]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][itl][4]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][itl][3]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][itl][2]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][itl][1]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][itl][0]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][dtl][31]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][dtl][30]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][dtl][29]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][dtl][28]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][dtl][27]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][dtl][26]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][dtl][25]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][dtl][24]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][dtl][23]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][dtl][22]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][dtl][21]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][dtl][20]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][dtl][19]
WARNING: [Synth 8-3331] design pe__parameterized0 has unconnected port i[mids][dtl][18]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1543.648 ; gain = 214.512 ; free physical = 5158 ; free virtual = 105755
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1543.648 ; gain = 214.512 ; free physical = 5173 ; free virtual = 105772
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[0].F.PECORE/add_delta_epsilon'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[0].F.PECORE/add_delta_epsilon'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[0].F.PECORE/add_zeta_eta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[0].F.PECORE/add_zeta_eta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[1].O.PECORE/add_delta_epsilon'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[1].O.PECORE/add_delta_epsilon'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[1].O.PECORE/add_zeta_eta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[1].O.PECORE/add_zeta_eta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[2].O.PECORE/add_delta_epsilon'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[2].O.PECORE/add_delta_epsilon'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[2].O.PECORE/add_zeta_eta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[2].O.PECORE/add_zeta_eta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[3].O.PECORE/add_delta_epsilon'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[3].O.PECORE/add_delta_epsilon'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[3].O.PECORE/add_zeta_eta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[3].O.PECORE/add_zeta_eta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[4].O.PECORE/add_delta_epsilon'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[4].O.PECORE/add_delta_epsilon'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[4].O.PECORE/add_zeta_eta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[4].O.PECORE/add_zeta_eta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[5].O.PECORE/add_delta_epsilon'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[5].O.PECORE/add_delta_epsilon'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[5].O.PECORE/add_zeta_eta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[5].O.PECORE/add_zeta_eta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[6].O.PECORE/add_delta_epsilon'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[6].O.PECORE/add_delta_epsilon'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[6].O.PECORE/add_zeta_eta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[6].O.PECORE/add_zeta_eta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[7].O.PECORE/add_delta_epsilon'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[7].O.PECORE/add_delta_epsilon'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[7].O.PECORE/add_zeta_eta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[7].O.PECORE/add_zeta_eta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[8].O.PECORE/add_delta_epsilon'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[8].O.PECORE/add_delta_epsilon'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[8].O.PECORE/add_zeta_eta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[8].O.PECORE/add_zeta_eta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[9].O.PECORE/add_delta_epsilon'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[9].O.PECORE/add_delta_epsilon'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[9].O.PECORE/add_zeta_eta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[9].O.PECORE/add_zeta_eta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[10].O.PECORE/add_delta_epsilon'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[10].O.PECORE/add_delta_epsilon'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[10].O.PECORE/add_zeta_eta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[10].O.PECORE/add_zeta_eta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[11].O.PECORE/add_delta_epsilon'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[11].O.PECORE/add_delta_epsilon'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[11].O.PECORE/add_zeta_eta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[11].O.PECORE/add_zeta_eta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[12].O.PECORE/add_delta_epsilon'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[12].O.PECORE/add_delta_epsilon'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[12].O.PECORE/add_zeta_eta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[12].O.PECORE/add_zeta_eta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[13].O.PECORE/add_delta_epsilon'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[13].O.PECORE/add_delta_epsilon'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[13].O.PECORE/add_zeta_eta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[13].O.PECORE/add_zeta_eta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[14].O.PECORE/add_delta_epsilon'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[14].O.PECORE/add_delta_epsilon'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[14].O.PECORE/add_zeta_eta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[14].O.PECORE/add_zeta_eta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[15].O.PECORE/add_delta_epsilon'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[15].O.PECORE/add_delta_epsilon'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[15].O.PECORE/add_zeta_eta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[15].O.PECORE/add_zeta_eta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/add_m'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/add_m'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/add_i'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp6/FPADD_12_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/add_i'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[0].F.PECORE/add_alpha_beta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[0].F.PECORE/add_alpha_beta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[0].F.PECORE/add_alpha_beta_gamma'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[0].F.PECORE/add_alpha_beta_gamma'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[1].O.PECORE/add_alpha_beta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[1].O.PECORE/add_alpha_beta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[1].O.PECORE/add_alpha_beta_gamma'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[1].O.PECORE/add_alpha_beta_gamma'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[2].O.PECORE/add_alpha_beta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[2].O.PECORE/add_alpha_beta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[2].O.PECORE/add_alpha_beta_gamma'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[2].O.PECORE/add_alpha_beta_gamma'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[3].O.PECORE/add_alpha_beta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[3].O.PECORE/add_alpha_beta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[3].O.PECORE/add_alpha_beta_gamma'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[3].O.PECORE/add_alpha_beta_gamma'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[4].O.PECORE/add_alpha_beta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[4].O.PECORE/add_alpha_beta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[4].O.PECORE/add_alpha_beta_gamma'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[4].O.PECORE/add_alpha_beta_gamma'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[5].O.PECORE/add_alpha_beta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[5].O.PECORE/add_alpha_beta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[5].O.PECORE/add_alpha_beta_gamma'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[5].O.PECORE/add_alpha_beta_gamma'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[6].O.PECORE/add_alpha_beta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[6].O.PECORE/add_alpha_beta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[6].O.PECORE/add_alpha_beta_gamma'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[6].O.PECORE/add_alpha_beta_gamma'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[7].O.PECORE/add_alpha_beta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[7].O.PECORE/add_alpha_beta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[7].O.PECORE/add_alpha_beta_gamma'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[7].O.PECORE/add_alpha_beta_gamma'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[8].O.PECORE/add_alpha_beta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[8].O.PECORE/add_alpha_beta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[8].O.PECORE/add_alpha_beta_gamma'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[8].O.PECORE/add_alpha_beta_gamma'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[9].O.PECORE/add_alpha_beta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[9].O.PECORE/add_alpha_beta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[9].O.PECORE/add_alpha_beta_gamma'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[9].O.PECORE/add_alpha_beta_gamma'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[10].O.PECORE/add_alpha_beta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[10].O.PECORE/add_alpha_beta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[10].O.PECORE/add_alpha_beta_gamma'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[10].O.PECORE/add_alpha_beta_gamma'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[11].O.PECORE/add_alpha_beta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[11].O.PECORE/add_alpha_beta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[11].O.PECORE/add_alpha_beta_gamma'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[11].O.PECORE/add_alpha_beta_gamma'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[12].O.PECORE/add_alpha_beta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[12].O.PECORE/add_alpha_beta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[12].O.PECORE/add_alpha_beta_gamma'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[12].O.PECORE/add_alpha_beta_gamma'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[13].O.PECORE/add_alpha_beta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[13].O.PECORE/add_alpha_beta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[13].O.PECORE/add_alpha_beta_gamma'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[13].O.PECORE/add_alpha_beta_gamma'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[14].O.PECORE/add_alpha_beta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[14].O.PECORE/add_alpha_beta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[14].O.PECORE/add_alpha_beta_gamma'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[14].O.PECORE/add_alpha_beta_gamma'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[15].O.PECORE/add_alpha_beta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[15].O.PECORE/add_alpha_beta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[15].O.PECORE/add_alpha_beta_gamma'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp7/FPADD_6_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[15].O.PECORE/add_alpha_beta_gamma'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[0].F.PECORE/mul_alpha'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[0].F.PECORE/mul_alpha'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[0].F.PECORE/mul_beta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[0].F.PECORE/mul_beta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[0].F.PECORE/mul_gamma'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[0].F.PECORE/mul_gamma'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[0].F.PECORE/mul_delta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[0].F.PECORE/mul_delta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[0].F.PECORE/mul_epsilon'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[0].F.PECORE/mul_epsilon'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[0].F.PECORE/mul_zeta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[0].F.PECORE/mul_zeta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[0].F.PECORE/mul_eta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[0].F.PECORE/mul_eta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[0].F.PECORE/mul_lambda'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[0].F.PECORE/mul_lambda'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[1].O.PECORE/mul_alpha'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[1].O.PECORE/mul_alpha'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[1].O.PECORE/mul_beta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[1].O.PECORE/mul_beta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[1].O.PECORE/mul_gamma'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[1].O.PECORE/mul_gamma'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[1].O.PECORE/mul_delta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[1].O.PECORE/mul_delta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[1].O.PECORE/mul_epsilon'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[1].O.PECORE/mul_epsilon'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[1].O.PECORE/mul_zeta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[1].O.PECORE/mul_zeta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[1].O.PECORE/mul_eta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[1].O.PECORE/mul_eta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[1].O.PECORE/mul_lambda'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[1].O.PECORE/mul_lambda'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[2].O.PECORE/mul_alpha'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[2].O.PECORE/mul_alpha'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[2].O.PECORE/mul_beta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[2].O.PECORE/mul_beta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[2].O.PECORE/mul_gamma'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[2].O.PECORE/mul_gamma'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[2].O.PECORE/mul_delta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[2].O.PECORE/mul_delta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[2].O.PECORE/mul_epsilon'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[2].O.PECORE/mul_epsilon'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[2].O.PECORE/mul_zeta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[2].O.PECORE/mul_zeta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[2].O.PECORE/mul_eta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[2].O.PECORE/mul_eta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[2].O.PECORE/mul_lambda'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[2].O.PECORE/mul_lambda'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[3].O.PECORE/mul_alpha'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[3].O.PECORE/mul_alpha'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[3].O.PECORE/mul_beta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[3].O.PECORE/mul_beta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[3].O.PECORE/mul_gamma'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[3].O.PECORE/mul_gamma'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[3].O.PECORE/mul_delta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[3].O.PECORE/mul_delta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[3].O.PECORE/mul_epsilon'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[3].O.PECORE/mul_epsilon'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[3].O.PECORE/mul_zeta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[3].O.PECORE/mul_zeta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[3].O.PECORE/mul_eta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[3].O.PECORE/mul_eta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[3].O.PECORE/mul_lambda'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[3].O.PECORE/mul_lambda'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[4].O.PECORE/mul_alpha'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[4].O.PECORE/mul_alpha'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[4].O.PECORE/mul_beta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[4].O.PECORE/mul_beta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[4].O.PECORE/mul_gamma'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[4].O.PECORE/mul_gamma'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[4].O.PECORE/mul_delta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[4].O.PECORE/mul_delta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[4].O.PECORE/mul_epsilon'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[4].O.PECORE/mul_epsilon'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[4].O.PECORE/mul_zeta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[4].O.PECORE/mul_zeta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[4].O.PECORE/mul_eta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[4].O.PECORE/mul_eta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[4].O.PECORE/mul_lambda'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[4].O.PECORE/mul_lambda'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[5].O.PECORE/mul_alpha'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[5].O.PECORE/mul_alpha'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[5].O.PECORE/mul_beta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[5].O.PECORE/mul_beta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[5].O.PECORE/mul_gamma'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[5].O.PECORE/mul_gamma'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[5].O.PECORE/mul_delta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[5].O.PECORE/mul_delta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[5].O.PECORE/mul_epsilon'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[5].O.PECORE/mul_epsilon'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[5].O.PECORE/mul_zeta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[5].O.PECORE/mul_zeta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[5].O.PECORE/mul_eta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[5].O.PECORE/mul_eta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[5].O.PECORE/mul_lambda'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[5].O.PECORE/mul_lambda'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[6].O.PECORE/mul_alpha'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[6].O.PECORE/mul_alpha'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[6].O.PECORE/mul_beta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[6].O.PECORE/mul_beta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[6].O.PECORE/mul_gamma'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[6].O.PECORE/mul_gamma'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[6].O.PECORE/mul_delta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[6].O.PECORE/mul_delta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[6].O.PECORE/mul_epsilon'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[6].O.PECORE/mul_epsilon'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[6].O.PECORE/mul_zeta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[6].O.PECORE/mul_zeta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[6].O.PECORE/mul_eta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[6].O.PECORE/mul_eta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[6].O.PECORE/mul_lambda'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[6].O.PECORE/mul_lambda'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[7].O.PECORE/mul_alpha'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[7].O.PECORE/mul_alpha'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[7].O.PECORE/mul_beta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[7].O.PECORE/mul_beta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[7].O.PECORE/mul_gamma'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[7].O.PECORE/mul_gamma'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[7].O.PECORE/mul_delta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[7].O.PECORE/mul_delta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[7].O.PECORE/mul_epsilon'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[7].O.PECORE/mul_epsilon'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[7].O.PECORE/mul_zeta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[7].O.PECORE/mul_zeta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[7].O.PECORE/mul_eta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[7].O.PECORE/mul_eta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[7].O.PECORE/mul_lambda'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[7].O.PECORE/mul_lambda'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[8].O.PECORE/mul_alpha'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[8].O.PECORE/mul_alpha'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[8].O.PECORE/mul_beta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[8].O.PECORE/mul_beta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[8].O.PECORE/mul_gamma'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[8].O.PECORE/mul_gamma'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[8].O.PECORE/mul_delta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[8].O.PECORE/mul_delta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[8].O.PECORE/mul_epsilon'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[8].O.PECORE/mul_epsilon'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[8].O.PECORE/mul_zeta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[8].O.PECORE/mul_zeta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[8].O.PECORE/mul_eta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[8].O.PECORE/mul_eta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[8].O.PECORE/mul_lambda'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[8].O.PECORE/mul_lambda'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[9].O.PECORE/mul_alpha'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[9].O.PECORE/mul_alpha'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[9].O.PECORE/mul_beta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[9].O.PECORE/mul_beta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[9].O.PECORE/mul_gamma'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[9].O.PECORE/mul_gamma'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[9].O.PECORE/mul_delta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[9].O.PECORE/mul_delta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[9].O.PECORE/mul_epsilon'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[9].O.PECORE/mul_epsilon'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[9].O.PECORE/mul_zeta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[9].O.PECORE/mul_zeta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[9].O.PECORE/mul_eta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[9].O.PECORE/mul_eta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[9].O.PECORE/mul_lambda'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[9].O.PECORE/mul_lambda'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[10].O.PECORE/mul_alpha'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[10].O.PECORE/mul_alpha'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[10].O.PECORE/mul_beta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[10].O.PECORE/mul_beta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[10].O.PECORE/mul_gamma'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[10].O.PECORE/mul_gamma'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[10].O.PECORE/mul_delta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[10].O.PECORE/mul_delta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[10].O.PECORE/mul_epsilon'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[10].O.PECORE/mul_epsilon'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[10].O.PECORE/mul_zeta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[10].O.PECORE/mul_zeta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[10].O.PECORE/mul_eta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[10].O.PECORE/mul_eta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[10].O.PECORE/mul_lambda'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[10].O.PECORE/mul_lambda'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[11].O.PECORE/mul_alpha'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[11].O.PECORE/mul_alpha'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[11].O.PECORE/mul_beta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[11].O.PECORE/mul_beta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[11].O.PECORE/mul_gamma'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[11].O.PECORE/mul_gamma'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[11].O.PECORE/mul_delta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[11].O.PECORE/mul_delta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[11].O.PECORE/mul_epsilon'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[11].O.PECORE/mul_epsilon'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[11].O.PECORE/mul_zeta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[11].O.PECORE/mul_zeta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[11].O.PECORE/mul_eta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[11].O.PECORE/mul_eta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[11].O.PECORE/mul_lambda'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[11].O.PECORE/mul_lambda'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[12].O.PECORE/mul_alpha'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[12].O.PECORE/mul_alpha'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[12].O.PECORE/mul_beta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[12].O.PECORE/mul_beta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[12].O.PECORE/mul_gamma'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[12].O.PECORE/mul_gamma'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[12].O.PECORE/mul_delta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[12].O.PECORE/mul_delta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[12].O.PECORE/mul_epsilon'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[12].O.PECORE/mul_epsilon'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[12].O.PECORE/mul_zeta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[12].O.PECORE/mul_zeta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[12].O.PECORE/mul_eta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[12].O.PECORE/mul_eta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[12].O.PECORE/mul_lambda'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[12].O.PECORE/mul_lambda'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[13].O.PECORE/mul_alpha'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[13].O.PECORE/mul_alpha'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[13].O.PECORE/mul_beta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[13].O.PECORE/mul_beta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[13].O.PECORE/mul_gamma'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[13].O.PECORE/mul_gamma'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[13].O.PECORE/mul_delta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[13].O.PECORE/mul_delta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[13].O.PECORE/mul_epsilon'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[13].O.PECORE/mul_epsilon'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[13].O.PECORE/mul_zeta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[13].O.PECORE/mul_zeta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[13].O.PECORE/mul_eta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[13].O.PECORE/mul_eta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[13].O.PECORE/mul_lambda'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[13].O.PECORE/mul_lambda'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[14].O.PECORE/mul_alpha'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[14].O.PECORE/mul_alpha'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[14].O.PECORE/mul_beta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[14].O.PECORE/mul_beta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[14].O.PECORE/mul_gamma'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[14].O.PECORE/mul_gamma'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[14].O.PECORE/mul_delta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[14].O.PECORE/mul_delta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[14].O.PECORE/mul_epsilon'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[14].O.PECORE/mul_epsilon'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[14].O.PECORE/mul_zeta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[14].O.PECORE/mul_zeta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[14].O.PECORE/mul_eta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[14].O.PECORE/mul_eta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[14].O.PECORE/mul_lambda'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[14].O.PECORE/mul_lambda'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[15].O.PECORE/mul_alpha'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[15].O.PECORE/mul_alpha'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[15].O.PECORE/mul_beta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[15].O.PECORE/mul_beta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[15].O.PECORE/mul_gamma'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[15].O.PECORE/mul_gamma'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[15].O.PECORE/mul_delta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[15].O.PECORE/mul_delta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[15].O.PECORE/mul_epsilon'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[15].O.PECORE/mul_epsilon'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[15].O.PECORE/mul_zeta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[15].O.PECORE/mul_zeta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[15].O.PECORE/mul_eta'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[15].O.PECORE/mul_eta'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[15].O.PECORE/mul_lambda'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp8/FPMULT_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[15].O.PECORE/mul_lambda'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp9/feedback_fifo_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/fbfifo'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp9/feedback_fifo_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/fbfifo'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp10/kernel_to_streaming_fifo_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/outfifo'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp10/kernel_to_streaming_fifo_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/outfifo'
Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp11/probabilities_fifo_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/p_fifo'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/.Xil/Vivado-47769-ce-hpc02.ewi.tudelft.nl/dcp11/probabilities_fifo_in_context.xdc] for cell 'a0/afu0/f0/c0/cu0/p_fifo'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2329.148 ; gain = 0.008 ; free physical = 4439 ; free virtual = 105037
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:15 ; elapsed = 00:02:25 . Memory (MB): peak = 2341.141 ; gain = 1012.004 ; free physical = 4806 ; free virtual = 105404
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:15 ; elapsed = 00:02:25 . Memory (MB): peak = 2341.141 ; gain = 1012.004 ; free physical = 4806 ; free virtual = 105404
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/fbfifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/outfifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/p_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[0].F.PECORE /add_alpha_beta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[0].F.PECORE /add_alpha_beta_gamma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[0].F.PECORE /add_delta_epsilon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[0].F.PECORE /add_zeta_eta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[0].F.PECORE /mul_alpha. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[0].F.PECORE /mul_beta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[0].F.PECORE /mul_delta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[0].F.PECORE /mul_epsilon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[0].F.PECORE /mul_eta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[0].F.PECORE /mul_gamma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[0].F.PECORE /mul_lambda. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[0].F.PECORE /mul_zeta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[10].O.PECORE /add_alpha_beta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[10].O.PECORE /add_alpha_beta_gamma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[10].O.PECORE /add_delta_epsilon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[10].O.PECORE /add_zeta_eta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[10].O.PECORE /mul_alpha. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[10].O.PECORE /mul_beta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[10].O.PECORE /mul_delta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[10].O.PECORE /mul_epsilon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[10].O.PECORE /mul_eta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[10].O.PECORE /mul_gamma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[10].O.PECORE /mul_lambda. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[10].O.PECORE /mul_zeta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[11].O.PECORE /add_alpha_beta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[11].O.PECORE /add_alpha_beta_gamma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[11].O.PECORE /add_delta_epsilon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[11].O.PECORE /add_zeta_eta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[11].O.PECORE /mul_alpha. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[11].O.PECORE /mul_beta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[11].O.PECORE /mul_delta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[11].O.PECORE /mul_epsilon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[11].O.PECORE /mul_eta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[11].O.PECORE /mul_gamma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[11].O.PECORE /mul_lambda. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[11].O.PECORE /mul_zeta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[12].O.PECORE /add_alpha_beta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[12].O.PECORE /add_alpha_beta_gamma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[12].O.PECORE /add_delta_epsilon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[12].O.PECORE /add_zeta_eta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[12].O.PECORE /mul_alpha. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[12].O.PECORE /mul_beta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[12].O.PECORE /mul_delta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[12].O.PECORE /mul_epsilon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[12].O.PECORE /mul_eta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[12].O.PECORE /mul_gamma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[12].O.PECORE /mul_lambda. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[12].O.PECORE /mul_zeta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[13].O.PECORE /add_alpha_beta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[13].O.PECORE /add_alpha_beta_gamma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[13].O.PECORE /add_delta_epsilon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[13].O.PECORE /add_zeta_eta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[13].O.PECORE /mul_alpha. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[13].O.PECORE /mul_beta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[13].O.PECORE /mul_delta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[13].O.PECORE /mul_epsilon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[13].O.PECORE /mul_eta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[13].O.PECORE /mul_gamma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[13].O.PECORE /mul_lambda. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[13].O.PECORE /mul_zeta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[14].O.PECORE /add_alpha_beta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[14].O.PECORE /add_alpha_beta_gamma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[14].O.PECORE /add_delta_epsilon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[14].O.PECORE /add_zeta_eta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[14].O.PECORE /mul_alpha. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[14].O.PECORE /mul_beta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[14].O.PECORE /mul_delta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[14].O.PECORE /mul_epsilon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[14].O.PECORE /mul_eta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[14].O.PECORE /mul_gamma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[14].O.PECORE /mul_lambda. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[14].O.PECORE /mul_zeta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[15].O.PECORE /add_alpha_beta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[15].O.PECORE /add_alpha_beta_gamma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[15].O.PECORE /add_delta_epsilon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[15].O.PECORE /add_zeta_eta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[15].O.PECORE /mul_alpha. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[15].O.PECORE /mul_beta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[15].O.PECORE /mul_delta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[15].O.PECORE /mul_epsilon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[15].O.PECORE /mul_eta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[15].O.PECORE /mul_gamma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[15].O.PECORE /mul_lambda. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[15].O.PECORE /mul_zeta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[1].O.PECORE /add_alpha_beta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[1].O.PECORE /add_alpha_beta_gamma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[1].O.PECORE /add_delta_epsilon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[1].O.PECORE /add_zeta_eta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[1].O.PECORE /mul_alpha. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[1].O.PECORE /mul_beta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[1].O.PECORE /mul_delta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[1].O.PECORE /mul_epsilon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[1].O.PECORE /mul_eta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[1].O.PECORE /mul_gamma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[1].O.PECORE /mul_lambda. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[1].O.PECORE /mul_zeta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[2].O.PECORE /add_alpha_beta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[2].O.PECORE /add_alpha_beta_gamma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[2].O.PECORE /add_delta_epsilon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[2].O.PECORE /add_zeta_eta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[2].O.PECORE /mul_alpha. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[2].O.PECORE /mul_beta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[2].O.PECORE /mul_delta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[2].O.PECORE /mul_epsilon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[2].O.PECORE /mul_eta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[2].O.PECORE /mul_gamma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[2].O.PECORE /mul_lambda. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[2].O.PECORE /mul_zeta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[3].O.PECORE /add_alpha_beta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[3].O.PECORE /add_alpha_beta_gamma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[3].O.PECORE /add_delta_epsilon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[3].O.PECORE /add_zeta_eta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[3].O.PECORE /mul_alpha. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[3].O.PECORE /mul_beta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[3].O.PECORE /mul_delta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[3].O.PECORE /mul_epsilon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[3].O.PECORE /mul_eta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[3].O.PECORE /mul_gamma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[3].O.PECORE /mul_lambda. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[3].O.PECORE /mul_zeta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[4].O.PECORE /add_alpha_beta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[4].O.PECORE /add_alpha_beta_gamma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[4].O.PECORE /add_delta_epsilon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[4].O.PECORE /add_zeta_eta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[4].O.PECORE /mul_alpha. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[4].O.PECORE /mul_beta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[4].O.PECORE /mul_delta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[4].O.PECORE /mul_epsilon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[4].O.PECORE /mul_eta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[4].O.PECORE /mul_gamma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[4].O.PECORE /mul_lambda. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[4].O.PECORE /mul_zeta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[5].O.PECORE /add_alpha_beta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[5].O.PECORE /add_alpha_beta_gamma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[5].O.PECORE /add_delta_epsilon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[5].O.PECORE /add_zeta_eta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[5].O.PECORE /mul_alpha. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[5].O.PECORE /mul_beta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[5].O.PECORE /mul_delta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[5].O.PECORE /mul_epsilon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[5].O.PECORE /mul_eta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[5].O.PECORE /mul_gamma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[5].O.PECORE /mul_lambda. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[5].O.PECORE /mul_zeta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[6].O.PECORE /add_alpha_beta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[6].O.PECORE /add_alpha_beta_gamma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[6].O.PECORE /add_delta_epsilon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[6].O.PECORE /add_zeta_eta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[6].O.PECORE /mul_alpha. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[6].O.PECORE /mul_beta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[6].O.PECORE /mul_delta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[6].O.PECORE /mul_epsilon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[6].O.PECORE /mul_eta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[6].O.PECORE /mul_gamma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[6].O.PECORE /mul_lambda. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[6].O.PECORE /mul_zeta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[7].O.PECORE /add_alpha_beta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[7].O.PECORE /add_alpha_beta_gamma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[7].O.PECORE /add_delta_epsilon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[7].O.PECORE /add_zeta_eta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[7].O.PECORE /mul_alpha. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[7].O.PECORE /mul_beta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[7].O.PECORE /mul_delta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[7].O.PECORE /mul_epsilon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[7].O.PECORE /mul_eta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[7].O.PECORE /mul_gamma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[7].O.PECORE /mul_lambda. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[7].O.PECORE /mul_zeta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[8].O.PECORE /add_alpha_beta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[8].O.PECORE /add_alpha_beta_gamma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[8].O.PECORE /add_delta_epsilon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[8].O.PECORE /add_zeta_eta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[8].O.PECORE /mul_alpha. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[8].O.PECORE /mul_beta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[8].O.PECORE /mul_delta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[8].O.PECORE /mul_epsilon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[8].O.PECORE /mul_eta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[8].O.PECORE /mul_gamma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[8].O.PECORE /mul_lambda. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[8].O.PECORE /mul_zeta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[9].O.PECORE /add_alpha_beta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[9].O.PECORE /add_alpha_beta_gamma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[9].O.PECORE /add_delta_epsilon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[9].O.PECORE /add_zeta_eta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[9].O.PECORE /mul_alpha. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[9].O.PECORE /mul_beta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[9].O.PECORE /mul_delta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[9].O.PECORE /mul_epsilon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[9].O.PECORE /mul_eta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[9].O.PECORE /mul_gamma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[9].O.PECORE /mul_lambda. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/\P[9].O.PECORE /mul_zeta. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/add_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a0/afu0/f0/c0/cu0/pairhmm_core/add_m. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:02:27 . Memory (MB): peak = 2341.141 ; gain = 1012.004 ; free physical = 4712 ; free virtual = 105310
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'schedule_reg_reg' and it is trimmed from '5' to '4' bits. [/home/laurensvandam/pairhmm/Sources/afu/rtl/pairhmm.vhd:115]
INFO: [Synth 8-5546] ROM "pe_y_data_regs_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pe_y_data_regs_reg[1][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pe_y_data_regs_reg[2][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pe_y_data_regs_reg[3][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pe_y_data_regs_reg[4][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pe_y_data_regs_reg[5][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pe_y_data_regs_reg[6][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pe_y_data_regs_reg[7][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pe_y_data_regs_reg[8][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pe_y_data_regs_reg[9][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pe_y_data_regs_reg[10][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pe_y_data_regs_reg[11][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pe_y_data_regs_reg[12][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pe_y_data_regs_reg[13][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pe_y_data_regs_reg[14][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pe_y_data_regs_reg[15][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "lastlast" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element rescounter_reg was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/pairhmm.vhd:272]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_reg[sched][x_size]' and it is trimmed from '32' to '11' bits. [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:319]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_reg[sched][x_padded]' and it is trimmed from '32' to '11' bits. [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:319]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_reg[sched][y_size]' and it is trimmed from '32' to '11' bits. [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:319]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_reg[inits][x_size]' and it is trimmed from '32' to '11' bits. [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:319]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_reg[inits][y_size]' and it is trimmed from '32' to '11' bits. [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:319]
INFO: [Synth 8-5545] ROM "v[o][mmio_regs][fifo]" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "vs[state]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "vs[cell]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vs[feedback_wr_en]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv8bpslv3" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Debug: swapped A/B pins for adder 0x176e2d00
WARNING: [Synth 8-6014] Unused sequential element r_reg[resultcachelines] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/cu.vhd:319]
INFO: [Synth 8-802] inferred FSM for state register 'rs_reg[state]' in module 'cu'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'control'
INFO: [Synth 8-5544] ROM "v[o][cd][write][request][stream]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element r_reg[put_address] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/fifo.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element r_reg[pull_address] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/fifo.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element r_reg[put_address] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/fifo.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element r_reg[pull_address] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/fifo.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element r_reg[o][dc][read][full] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/dma.vhd:282]
WARNING: [Synth 8-6014] Unused sequential element r_reg[o][dc][write][full] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/dma.vhd:282]
INFO: [Synth 8-5545] ROM "v_reg[rse][engine][0][touch][touch]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v_reg[wse][engine][0][touch][touch]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element rc_reg was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/frame.vhd:53]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                              000
                 startup |                             0010 |                              001
              processing |                             0100 |                              010
                    done |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rs_reg[state]' using encoding 'one-hot' in module 'cu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                            00001 |                              001
                    idle |                            00010 |                              000
                     wed |                            00100 |                              010
                      go |                            01000 |                              011
                    done |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'one-hot' in module 'control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:26 ; elapsed = 00:02:38 . Memory (MB): peak = 2341.141 ; gain = 1012.004 ; free physical = 4576 ; free virtual = 105175
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |pairhmm__GB0        |           1|     24806|
|2     |pairhmm__GB1        |           1|     12400|
|3     |pairhmm__GB2        |           1|     11763|
|4     |pairhmm__GB3        |           1|     24057|
|5     |pairhmm__GB4        |           1|     13436|
|6     |pairhmm__GB5        |           1|     23782|
|7     |pairhmm__GB6        |           1|     23814|
|8     |pairhmm__GB7        |           1|     11859|
|9     |pairhmm__GB8        |           1|       162|
|10    |pairhmm__GB9        |           1|     35484|
|11    |pairhmm__GB10       |           1|     12453|
|12    |pairhmm__GB11       |           1|       640|
|13    |cu__GC0             |           1|     22519|
|14    |control__GC0        |           1|      3570|
|15    |frame__GC0          |           1|      8330|
|16    |base_img_bbox_0__GD |           1|       819|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element r_reg[pull_address] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/fifo.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element r_reg[put_address] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/fifo.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element r_reg[pull_address] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/fifo.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element r_reg[put_address] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/fifo.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element r_reg[pull_address] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/fifo.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element r_reg[put_address] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/fifo.vhd:64]
INFO: [Synth 8-5545] ROM "v_reg[rse][engine][0][touch][touch]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v_reg[wse][engine][0][touch][touch]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element r_reg[rb][pull_address] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/dma.vhd:282]
WARNING: [Synth 8-6014] Unused sequential element r_reg[wb][pull_address] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/dma.vhd:282]
WARNING: [Synth 8-6014] Unused sequential element r_reg[wt][tag] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/dma.vhd:282]
WARNING: [Synth 8-6014] Unused sequential element r_reg[rt][tag] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/dma.vhd:282]
WARNING: [Synth 8-6014] Unused sequential element r_reg[id] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/dma.vhd:282]
INFO: [Synth 8-5544] ROM "m0/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element rc_reg was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/frame.vhd:53]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (f0i_14/\d0/r_reg[write_touch] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (f0i_14/\d0/r_reg[wse][engine][0][touch][touch] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (f0i_14/\d0/r_reg[rse][engine][0][touch][touch] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (f0i_14/\d0/r_reg[o][c][com][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (f0i_14/\d0/r_reg[o][c][com][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (f0i_14/\d0/r_reg[o][c][com][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (f0i_14/\d0/r_reg[o][c][com][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (f0i_14/\d0/r_reg[o][c][com][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (f0i_14/\d0/r_reg[o][c][com][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (f0i_14/\d0/r_reg[o][c][com][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (f0i_14/\d0/r_reg[o][c][com][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (f0i_14/\d0/r_reg[o][c][com][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (f0i_14/\d0/r_reg[rse][engine][0][hold][0] )
WARNING: [Synth 8-6014] Unused sequential element P[12].O.PECORE/mids_sr_reg[0][mtl] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:525]
WARNING: [Synth 8-6014] Unused sequential element P[12].O.PECORE/mids_sr_reg[1][mtl] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:525]
WARNING: [Synth 8-6014] Unused sequential element P[12].O.PECORE/mids_sr_reg[2][mtl] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:525]
WARNING: [Synth 8-6014] Unused sequential element P[12].O.PECORE/mids_sr_reg[3][mtl] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:525]
WARNING: [Synth 8-6014] Unused sequential element P[12].O.PECORE/mids_sr_reg[4][mtl] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:525]
WARNING: [Synth 8-6014] Unused sequential element P[12].O.PECORE/mids_sr_reg[5][mtl] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:525]
WARNING: [Synth 8-6014] Unused sequential element P[12].O.PECORE/mids_sr_reg[6][mtl] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:525]
WARNING: [Synth 8-6014] Unused sequential element P[12].O.PECORE/mids_sr_reg[7][mtl] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:525]
WARNING: [Synth 8-6014] Unused sequential element P[12].O.PECORE/mids_sr_reg[8][mtl] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:525]
WARNING: [Synth 8-6014] Unused sequential element P[12].O.PECORE/mids_sr_reg[9][mtl] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:525]
WARNING: [Synth 8-6014] Unused sequential element P[12].O.PECORE/mids_sr_reg[10][mtl] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:525]
WARNING: [Synth 8-6014] Unused sequential element P[12].O.PECORE/mids_sr_reg[11][mtl] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:525]
WARNING: [Synth 8-6014] Unused sequential element P[12].O.PECORE/mids_sr_reg[12][mtl] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:525]
WARNING: [Synth 8-6014] Unused sequential element P[12].O.PECORE/mids_sr_reg[13][mtl] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:525]
WARNING: [Synth 8-6014] Unused sequential element P[12].O.PECORE/mids_sr_reg[14][mtl] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:525]
WARNING: [Synth 8-6014] Unused sequential element P[12].O.PECORE/mids_sr_reg[15][mtl] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:525]
WARNING: [Synth 8-6014] Unused sequential element P[12].O.PECORE/mids_sr_reg[0][itl] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:525]
WARNING: [Synth 8-6014] Unused sequential element P[12].O.PECORE/mids_sr_reg[1][itl] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:525]
WARNING: [Synth 8-6014] Unused sequential element P[12].O.PECORE/mids_sr_reg[2][itl] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:525]
WARNING: [Synth 8-6014] Unused sequential element P[12].O.PECORE/mids_sr_reg[3][itl] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:525]
WARNING: [Synth 8-6014] Unused sequential element P[12].O.PECORE/mids_sr_reg[4][itl] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:525]
WARNING: [Synth 8-6014] Unused sequential element P[12].O.PECORE/mids_sr_reg[5][itl] was removed.  [/home/laurensvandam/pairhmm/Sources/afu/rtl/pe.vhd:525]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design pairhmm__GB3 has port p_0_out driven by constant 1
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "v[o][mmio_regs][fifo]" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][dt][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][dt][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][dt][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][dt][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][dt][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][dt][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][dt][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][dt][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][dt][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][dt][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][dt][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][dt][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][dt][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][dt][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][dt][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][dt][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][dt][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][dt][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][dt][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][dt][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][dt][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][dt][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][dt][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][dt][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][dt][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][dt][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][dt][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][dt][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][dt][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][dt][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][dt][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][dt][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][it][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][it][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][it][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][it][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][it][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][it][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][it][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][it][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][it][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][it][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][it][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][it][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][it][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][it][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][it][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][it][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][it][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][it][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][it][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][it][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][it][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][it][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][it][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][it][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][it][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][it][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][it][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][it][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][it][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][it][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][it][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][it][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][mt][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][mt][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][mt][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][mt][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][mt][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][mt][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][mt][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][mt][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][mt][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][mt][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][mt][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][mt][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][mt][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][mt][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][mt][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][mt][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][mt][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][mt][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][mt][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][mt][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][mt][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][mt][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs_reg[pe_first][mids][mt][22] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:05:19 . Memory (MB): peak = 2341.141 ; gain = 1012.004 ; free physical = 1839 ; free virtual = 102440
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |pairhmm__GB0        |           1|     22628|
|2     |pairhmm__GB1        |           1|     13071|
|3     |pairhmm__GB2        |           1|     12434|
|4     |pairhmm__GB3        |           1|     21995|
|5     |pairhmm__GB4        |           1|     13659|
|6     |pairhmm__GB5        |           1|     21604|
|7     |pairhmm__GB6        |           1|     21636|
|8     |pairhmm__GB7        |           1|     12562|
|9     |pairhmm__GB8        |           1|       162|
|10    |pairhmm__GB9        |           1|     29145|
|11    |pairhmm__GB10       |           1|     13123|
|12    |pairhmm__GB11       |           1|       384|
|13    |cu__GC0             |           1|     19498|
|14    |control__GC0        |           1|      2441|
|15    |frame__GC0          |           1|      5251|
|16    |base_img_bbox_0__GD |           1|       819|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:57 ; elapsed = 00:05:33 . Memory (MB): peak = 2360.836 ; gain = 1031.699 ; free physical = 1649 ; free virtual = 102250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:01 ; elapsed = 00:05:38 . Memory (MB): peak = 2367.836 ; gain = 1038.699 ; free physical = 1715 ; free virtual = 102317
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |pairhmm__GB0        |           1|     17060|
|2     |pairhmm__GB1        |           1|      8527|
|3     |pairhmm__GB2        |           1|      7890|
|4     |pairhmm__GB3        |           1|     16427|
|5     |pairhmm__GB4        |           1|      9339|
|6     |pairhmm__GB5        |           1|     16036|
|7     |pairhmm__GB6        |           1|     16068|
|8     |pairhmm__GB7        |           1|      8018|
|9     |pairhmm__GB8        |           1|       162|
|10    |pairhmm__GB9        |           1|     22777|
|11    |pairhmm__GB10       |           1|      8395|
|12    |pairhmm__GB11       |           1|       384|
|13    |cu__GC0             |           1|     19298|
|14    |control__GC0        |           1|      2019|
|15    |frame__GC0          |           1|      4928|
|16    |base_img_bbox_0__GD |           1|       819|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wb/r_w.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wb/r_w.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wb/r_w.mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wb/r_w.mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wb/r_w.mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wb/r_w.mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wb/r_w.mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wb/r_w.mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wb/r_w.mem_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wb/r_w.mem_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wb/r_w.mem_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wb/r_w.mem_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wb/r_w.mem_reg_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wb/r_w.mem_reg_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wb/r_w.mem_reg_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/rb0/r_w.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/rb0/r_w.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/rb0/r_w.mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/rb0/r_w.mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/rb0/r_w.mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/rb0/r_w.mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/rb0/r_w.mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/rb0/r_w.mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/rb1/r_w.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/rb1/r_w.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/rb1/r_w.mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/rb1/r_w.mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/rb1/r_w.mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/rb1/r_w.mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/rb1/r_w.mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/rb1/r_w.mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/rh/r_w.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wh/r_w.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wqs[0].wqb/ram/r_w.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wqs[0].wqb/ram/r_w.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wqs[0].wqb/ram/r_w.mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wqs[0].wqb/ram/r_w.mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wqs[0].wqb/ram/r_w.mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wqs[0].wqb/ram/r_w.mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wqs[0].wqb/ram/r_w.mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wqs[0].wqb/ram/r_w.mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wqs[0].wqb/ram/r_w.mem_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wqs[0].wqb/ram/r_w.mem_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wqs[0].wqb/ram/r_w.mem_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wqs[0].wqb/ram/r_w.mem_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wqs[0].wqb/ram/r_w.mem_reg_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wqs[0].wqb/ram/r_w.mem_reg_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wqs[0].wqb/ram/r_w.mem_reg_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cu0i_12/a0/afu0/f0/c0/cu0/hapl_ram/RAM_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cu0i_12/a0/afu0/f0/c0/cu0/hapl_ram/RAM_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cu0i_12/a0/afu0/f0/c0/cu0/hapl_ram/RAM_reg_bram_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cu0i_12/a0/afu0/f0/c0/cu0/hapl_ram/RAM_reg_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cu0i_12/a0/afu0/f0/c0/cu0/hapl_ram/RAM_reg_bram_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cu0i_12/a0/afu0/f0/c0/cu0/hapl_ram/RAM_reg_bram_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cu0i_12/a0/afu0/f0/c0/cu0/read_ram/RAM_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cu0i_12/a0/afu0/f0/c0/cu0/read_ram/RAM_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cu0i_12/a0/afu0/f0/c0/cu0/read_ram/RAM_reg_bram_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cu0i_12/a0/afu0/f0/c0/cu0/read_ram/RAM_reg_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cu0i_12/a0/afu0/f0/c0/cu0/read_ram/RAM_reg_bram_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cu0i_12/a0/afu0/f0/c0/cu0/read_ram/RAM_reg_bram_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:15 ; elapsed = 00:06:00 . Memory (MB): peak = 2443.262 ; gain = 1114.125 ; free physical = 1163 ; free virtual = 101756
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |pairhmm__GB0  |           1|     15427|
|2     |pairhmm__GB3  |           1|     15287|
|3     |pairhmm__GB5  |           1|     14977|
|4     |pairhmm__GB6  |           1|     15009|
|5     |pairhmm__GB9  |           1|     22400|
|6     |cu__GC0       |           1|     11838|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/c0/cu0/hapl_ram/RAM_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/c0/cu0/hapl_ram/RAM_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/c0/cu0/hapl_ram/RAM_reg_bram_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/c0/cu0/hapl_ram/RAM_reg_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/c0/cu0/hapl_ram/RAM_reg_bram_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/c0/cu0/hapl_ram/RAM_reg_bram_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/c0/cu0/read_ram/RAM_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/c0/cu0/read_ram/RAM_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/c0/cu0/read_ram/RAM_reg_bram_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/c0/cu0/read_ram/RAM_reg_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/c0/cu0/read_ram/RAM_reg_bram_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/c0/cu0/read_ram/RAM_reg_bram_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wb/r_w.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wb/r_w.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wb/r_w.mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wb/r_w.mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wb/r_w.mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wb/r_w.mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wb/r_w.mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wb/r_w.mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wb/r_w.mem_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wb/r_w.mem_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wb/r_w.mem_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wb/r_w.mem_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wb/r_w.mem_reg_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wb/r_w.mem_reg_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/wb/r_w.mem_reg_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/rb0/r_w.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/rb0/r_w.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/rb0/r_w.mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/rb0/r_w.mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/rb0/r_w.mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/rb0/r_w.mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/rb0/r_w.mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/rb0/r_w.mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/rb1/r_w.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/rb1/r_w.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/rb1/r_w.mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/rb1/r_w.mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance a0/afu0/f0/d0/rb1/r_w.mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6064] Net \a0/afu0/f0/c0/r_reg[o][cd][write][data][valid]_rep_n_0  is driving 59 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net \a0/afu0/f0/co[cd][write][data][valid]  is driving 57 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net \a0/afu0/f0/d0/r_reg[write]_rep__0_n_0  is driving 62 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-5777] Ignored max_fanout on net \a0/afu0/f0/c0/FSM_onehot_r_reg[state_n_0_][3]  because some of its loads are not in same hierarchy as its driver   
WARNING: [Synth 8-3332] Sequential element (a0/afu0/f0/d0/r_reg[write]_rep__0) is unused and will be removed from module psl_fpga.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:31 ; elapsed = 00:06:18 . Memory (MB): peak = 2443.262 ; gain = 1114.125 ; free physical = 1302 ; free virtual = 101895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:32 ; elapsed = 00:06:19 . Memory (MB): peak = 2443.262 ; gain = 1114.125 ; free physical = 1302 ; free virtual = 101895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:36 ; elapsed = 00:06:23 . Memory (MB): peak = 2443.262 ; gain = 1114.125 ; free physical = 1298 ; free virtual = 101891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:36 ; elapsed = 00:06:23 . Memory (MB): peak = 2443.262 ; gain = 1114.125 ; free physical = 1298 ; free virtual = 101891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:37 ; elapsed = 00:06:24 . Memory (MB): peak = 2443.262 ; gain = 1114.125 ; free physical = 1297 ; free virtual = 101890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:37 ; elapsed = 00:06:24 . Memory (MB): peak = 2443.262 ; gain = 1114.125 ; free physical = 1297 ; free virtual = 101890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |base_img                 |         1|
|2     |probabilities_fifo       |         1|
|3     |kernel_to_streaming_fifo |         1|
|4     |feedback_fifo            |         1|
|5     |FPADD_12                 |        34|
|6     |FPMULT                   |       128|
|7     |FPADD_6                  |        32|
+------+-------------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |FPADD_12                 |     1|
|2     |FPADD_12__15             |     1|
|3     |FPADD_12__16             |     1|
|4     |FPADD_12__17             |     1|
|5     |FPADD_12__18             |     1|
|6     |FPADD_12__19             |     1|
|7     |FPADD_12__20             |     1|
|8     |FPADD_12__21             |     1|
|9     |FPADD_12__22             |     1|
|10    |FPADD_12__23             |     1|
|11    |FPADD_12__24             |     1|
|12    |FPADD_12__25             |     1|
|13    |FPADD_12__26             |     1|
|14    |FPADD_12__27             |     1|
|15    |FPADD_12__28             |     1|
|16    |FPADD_12__29             |     1|
|17    |FPADD_12__30             |     1|
|18    |FPADD_12__31             |     1|
|19    |FPADD_12__32             |     1|
|20    |FPADD_12__33             |     1|
|21    |FPADD_12__34             |     1|
|22    |FPADD_12__35             |     1|
|23    |FPADD_12__36             |     1|
|24    |FPADD_12__37             |     1|
|25    |FPADD_12__38             |     1|
|26    |FPADD_12__39             |     1|
|27    |FPADD_12__40             |     1|
|28    |FPADD_12__41             |     1|
|29    |FPADD_12__42             |     1|
|30    |FPADD_12__43             |     1|
|31    |FPADD_12__44             |     1|
|32    |FPADD_12__45             |     1|
|33    |FPADD_12__46             |     1|
|34    |FPADD_12__47             |     1|
|35    |FPADD_6                  |     1|
|36    |FPADD_6__15              |     1|
|37    |FPADD_6__16              |     1|
|38    |FPADD_6__17              |     1|
|39    |FPADD_6__18              |     1|
|40    |FPADD_6__19              |     1|
|41    |FPADD_6__20              |     1|
|42    |FPADD_6__21              |     1|
|43    |FPADD_6__22              |     1|
|44    |FPADD_6__23              |     1|
|45    |FPADD_6__24              |     1|
|46    |FPADD_6__25              |     1|
|47    |FPADD_6__26              |     1|
|48    |FPADD_6__27              |     1|
|49    |FPADD_6__28              |     1|
|50    |FPADD_6__29              |     1|
|51    |FPADD_6__30              |     1|
|52    |FPADD_6__31              |     1|
|53    |FPADD_6__32              |     1|
|54    |FPADD_6__33              |     1|
|55    |FPADD_6__34              |     1|
|56    |FPADD_6__35              |     1|
|57    |FPADD_6__36              |     1|
|58    |FPADD_6__37              |     1|
|59    |FPADD_6__38              |     1|
|60    |FPADD_6__39              |     1|
|61    |FPADD_6__40              |     1|
|62    |FPADD_6__41              |     1|
|63    |FPADD_6__42              |     1|
|64    |FPADD_6__43              |     1|
|65    |FPADD_6__44              |     1|
|66    |FPADD_6__45              |     1|
|67    |FPMULT                   |     1|
|68    |FPMULT__100              |     1|
|69    |FPMULT__101              |     1|
|70    |FPMULT__102              |     1|
|71    |FPMULT__103              |     1|
|72    |FPMULT__104              |     1|
|73    |FPMULT__105              |     1|
|74    |FPMULT__106              |     1|
|75    |FPMULT__107              |     1|
|76    |FPMULT__108              |     1|
|77    |FPMULT__109              |     1|
|78    |FPMULT__110              |     1|
|79    |FPMULT__111              |     1|
|80    |FPMULT__112              |     1|
|81    |FPMULT__113              |     1|
|82    |FPMULT__114              |     1|
|83    |FPMULT__115              |     1|
|84    |FPMULT__116              |     1|
|85    |FPMULT__117              |     1|
|86    |FPMULT__118              |     1|
|87    |FPMULT__119              |     1|
|88    |FPMULT__120              |     1|
|89    |FPMULT__121              |     1|
|90    |FPMULT__122              |     1|
|91    |FPMULT__123              |     1|
|92    |FPMULT__124              |     1|
|93    |FPMULT__125              |     1|
|94    |FPMULT__126              |     1|
|95    |FPMULT__127              |     1|
|96    |FPMULT__128              |     1|
|97    |FPMULT__129              |     1|
|98    |FPMULT__130              |     1|
|99    |FPMULT__131              |     1|
|100   |FPMULT__132              |     1|
|101   |FPMULT__133              |     1|
|102   |FPMULT__134              |     1|
|103   |FPMULT__135              |     1|
|104   |FPMULT__136              |     1|
|105   |FPMULT__137              |     1|
|106   |FPMULT__138              |     1|
|107   |FPMULT__139              |     1|
|108   |FPMULT__140              |     1|
|109   |FPMULT__141              |     1|
|110   |FPMULT__15               |     1|
|111   |FPMULT__16               |     1|
|112   |FPMULT__17               |     1|
|113   |FPMULT__18               |     1|
|114   |FPMULT__19               |     1|
|115   |FPMULT__20               |     1|
|116   |FPMULT__21               |     1|
|117   |FPMULT__22               |     1|
|118   |FPMULT__23               |     1|
|119   |FPMULT__24               |     1|
|120   |FPMULT__25               |     1|
|121   |FPMULT__26               |     1|
|122   |FPMULT__27               |     1|
|123   |FPMULT__28               |     1|
|124   |FPMULT__29               |     1|
|125   |FPMULT__30               |     1|
|126   |FPMULT__31               |     1|
|127   |FPMULT__32               |     1|
|128   |FPMULT__33               |     1|
|129   |FPMULT__34               |     1|
|130   |FPMULT__35               |     1|
|131   |FPMULT__36               |     1|
|132   |FPMULT__37               |     1|
|133   |FPMULT__38               |     1|
|134   |FPMULT__39               |     1|
|135   |FPMULT__40               |     1|
|136   |FPMULT__41               |     1|
|137   |FPMULT__42               |     1|
|138   |FPMULT__43               |     1|
|139   |FPMULT__44               |     1|
|140   |FPMULT__45               |     1|
|141   |FPMULT__46               |     1|
|142   |FPMULT__47               |     1|
|143   |FPMULT__48               |     1|
|144   |FPMULT__49               |     1|
|145   |FPMULT__50               |     1|
|146   |FPMULT__51               |     1|
|147   |FPMULT__52               |     1|
|148   |FPMULT__53               |     1|
|149   |FPMULT__54               |     1|
|150   |FPMULT__55               |     1|
|151   |FPMULT__56               |     1|
|152   |FPMULT__57               |     1|
|153   |FPMULT__58               |     1|
|154   |FPMULT__59               |     1|
|155   |FPMULT__60               |     1|
|156   |FPMULT__61               |     1|
|157   |FPMULT__62               |     1|
|158   |FPMULT__63               |     1|
|159   |FPMULT__64               |     1|
|160   |FPMULT__65               |     1|
|161   |FPMULT__66               |     1|
|162   |FPMULT__67               |     1|
|163   |FPMULT__68               |     1|
|164   |FPMULT__69               |     1|
|165   |FPMULT__70               |     1|
|166   |FPMULT__71               |     1|
|167   |FPMULT__72               |     1|
|168   |FPMULT__73               |     1|
|169   |FPMULT__74               |     1|
|170   |FPMULT__75               |     1|
|171   |FPMULT__76               |     1|
|172   |FPMULT__77               |     1|
|173   |FPMULT__78               |     1|
|174   |FPMULT__79               |     1|
|175   |FPMULT__80               |     1|
|176   |FPMULT__81               |     1|
|177   |FPMULT__82               |     1|
|178   |FPMULT__83               |     1|
|179   |FPMULT__84               |     1|
|180   |FPMULT__85               |     1|
|181   |FPMULT__86               |     1|
|182   |FPMULT__87               |     1|
|183   |FPMULT__88               |     1|
|184   |FPMULT__89               |     1|
|185   |FPMULT__90               |     1|
|186   |FPMULT__91               |     1|
|187   |FPMULT__92               |     1|
|188   |FPMULT__93               |     1|
|189   |FPMULT__94               |     1|
|190   |FPMULT__95               |     1|
|191   |FPMULT__96               |     1|
|192   |FPMULT__97               |     1|
|193   |FPMULT__98               |     1|
|194   |FPMULT__99               |     1|
|195   |base_img_bbox_0          |     1|
|196   |feedback_fifo            |     1|
|197   |kernel_to_streaming_fifo |     1|
|198   |probabilities_fifo       |     1|
|199   |CARRY4                   |   161|
|200   |LUT1                     |    73|
|201   |LUT2                     |  6566|
|202   |LUT3                     |  5713|
|203   |LUT4                     |  1135|
|204   |LUT5                     |  1777|
|205   |LUT6                     |  1637|
|206   |MUXF7                    |   197|
|207   |MUXF8                    |    66|
|208   |RAM32M                   |    36|
|209   |RAMB18E1                 |     6|
|210   |RAMB36E1                 |    12|
|211   |RAMB36E1_1               |    42|
|212   |SRL16E                   |  6321|
|213   |FDRE                     | 32663|
|214   |FDSE                     |   365|
+------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:37 ; elapsed = 00:06:24 . Memory (MB): peak = 2443.262 ; gain = 1114.125 ; free physical = 1297 ; free virtual = 101890
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 427 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:47 ; elapsed = 00:04:32 . Memory (MB): peak = 2443.262 ; gain = 316.633 ; free physical = 4644 ; free virtual = 105237
Synthesis Optimization Complete : Time (s): cpu = 00:02:38 ; elapsed = 00:06:30 . Memory (MB): peak = 2443.262 ; gain = 1114.125 ; free physical = 4661 ; free virtual = 105237
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/home/laurensvandam/pairhmm/Sources/cores/probabilities_fifo/probabilities_fifo.dcp' for cell 'a0/afu0/f0/c0/cu0/p_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/laurensvandam/pairhmm/Sources/cores/kernel_to_streaming_fifo/kernel_to_streaming_fifo.dcp' for cell 'a0/afu0/f0/c0/cu0/outfifo'
INFO: [Project 1-454] Reading design checkpoint '/home/laurensvandam/pairhmm/Sources/cores/feedback_fifo/feedback_fifo.dcp' for cell 'a0/afu0/f0/c0/cu0/fbfifo'
INFO: [Project 1-454] Reading design checkpoint '/home/laurensvandam/pairhmm/Sources/cores/FPADD_12/FPADD_12.dcp' for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/add_m'
INFO: [Project 1-454] Reading design checkpoint '/home/laurensvandam/pairhmm/Sources/cores/FPMULT/FPMULT.dcp' for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[0].F.PECORE/mul_alpha'
INFO: [Project 1-454] Reading design checkpoint '/home/laurensvandam/pairhmm/Sources/cores/FPADD_6/FPADD_6.dcp' for cell 'a0/afu0/f0/c0/cu0/pairhmm_core/P[0].F.PECORE/add_alpha_beta'
INFO: [Netlist 29-17] Analyzing 4156 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/laurensvandam/pairhmm/Sources/cores/feedback_fifo/feedback_fifo.xdc] for cell 'a0/afu0/f0/c0/cu0/fbfifo/U0'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/Sources/cores/feedback_fifo/feedback_fifo.xdc] for cell 'a0/afu0/f0/c0/cu0/fbfifo/U0'
Parsing XDC File [/home/laurensvandam/pairhmm/Sources/cores/kernel_to_streaming_fifo/kernel_to_streaming_fifo.xdc] for cell 'a0/afu0/f0/c0/cu0/outfifo/U0'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/Sources/cores/kernel_to_streaming_fifo/kernel_to_streaming_fifo.xdc] for cell 'a0/afu0/f0/c0/cu0/outfifo/U0'
Parsing XDC File [/home/laurensvandam/pairhmm/Sources/cores/probabilities_fifo/probabilities_fifo.xdc] for cell 'a0/afu0/f0/c0/cu0/p_fifo/U0'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/Sources/cores/probabilities_fifo/probabilities_fifo.xdc] for cell 'a0/afu0/f0/c0/cu0/p_fifo/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_12/FPADD_12.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_12/FPADD_12.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_12/FPADD_12.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_12/FPADD_12.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_12/FPADD_12.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_12/FPADD_12.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_12/FPADD_12.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_12/FPADD_12.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_12/FPADD_12.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_12/FPADD_12.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_12/FPADD_12.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_12/FPADD_12.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_12/FPADD_12.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_12/FPADD_12.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_12/FPADD_12.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_12/FPADD_12.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_12/FPADD_12.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_12/FPADD_12.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_12/FPADD_12.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_12/FPADD_12.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_12/FPADD_12.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_12/FPADD_12.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_12/FPADD_12.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_12/FPADD_12.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_12/FPADD_12.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_12/FPADD_12.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_12/FPADD_12.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_12/FPADD_12.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_12/FPADD_12.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_12/FPADD_12.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_12/FPADD_12.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_12/FPADD_12.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_12/FPADD_12.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_12/FPADD_12.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_6/FPADD_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_6/FPADD_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_6/FPADD_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_6/FPADD_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_6/FPADD_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_6/FPADD_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_6/FPADD_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_6/FPADD_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_6/FPADD_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_6/FPADD_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_6/FPADD_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_6/FPADD_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_6/FPADD_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_6/FPADD_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_6/FPADD_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_6/FPADD_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_6/FPADD_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_6/FPADD_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_6/FPADD_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_6/FPADD_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_6/FPADD_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_6/FPADD_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_6/FPADD_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_6/FPADD_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_6/FPADD_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_6/FPADD_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_6/FPADD_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_6/FPADD_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_6/FPADD_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_6/FPADD_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_6/FPADD_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPADD_6/FPADD_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPMULT/FPMULT.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPMULT/FPMULT.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPMULT/FPMULT.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPMULT/FPMULT.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPMULT/FPMULT.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPMULT/FPMULT.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPMULT/FPMULT.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPMULT/FPMULT.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPMULT/FPMULT.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPMULT/FPMULT.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPMULT/FPMULT.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPMULT/FPMULT.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPMULT/FPMULT.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPMULT/FPMULT.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPMULT/FPMULT.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPMULT/FPMULT.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPMULT/FPMULT.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPMULT/FPMULT.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPMULT/FPMULT.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPMULT/FPMULT.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPMULT/FPMULT.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPMULT/FPMULT.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPMULT/FPMULT.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPMULT/FPMULT.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPMULT/FPMULT.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPMULT/FPMULT.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPMULT/FPMULT.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPMULT/FPMULT.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPMULT/FPMULT.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPMULT/FPMULT.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPMULT/FPMULT.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPMULT/FPMULT.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPMULT/FPMULT.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurensvandam/pairhmm/Sources/cores/FPMULT/FPMULT.dcp'
INFO: [Common 17-14] Message 'Project 1-538' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Parsing XDC File [/home/laurensvandam/pairhmm/Sources/cores/kernel_to_streaming_fifo/kernel_to_streaming_fifo_clocks.xdc] for cell 'a0/afu0/f0/c0/cu0/outfifo/U0'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/Sources/cores/kernel_to_streaming_fifo/kernel_to_streaming_fifo_clocks.xdc] for cell 'a0/afu0/f0/c0/cu0/outfifo/U0'
Parsing XDC File [/home/laurensvandam/pairhmm/Sources/cores/probabilities_fifo/probabilities_fifo_clocks.xdc] for cell 'a0/afu0/f0/c0/cu0/p_fifo/U0'
Finished Parsing XDC File [/home/laurensvandam/pairhmm/Sources/cores/probabilities_fifo/probabilities_fifo_clocks.xdc] for cell 'a0/afu0/f0/c0/cu0/p_fifo/U0'
Sourcing Tcl File [/opt/applics/xilinx-vivado-2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'a0/afu0/f0/c0/cu0/p_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/opt/applics/xilinx-vivado-2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 3258.520 ; gain = 771.148 ; free physical = 3678 ; free virtual = 104267
Finished Sourcing Tcl File [/opt/applics/xilinx-vivado-2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'a0/afu0/f0/c0/cu0/p_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/applics/xilinx-vivado-2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'a0/afu0/f0/c0/cu0/p_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/applics/xilinx-vivado-2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'a0/afu0/f0/c0/cu0/p_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/applics/xilinx-vivado-2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'a0/afu0/f0/c0/cu0/outfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/applics/xilinx-vivado-2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'a0/afu0/f0/c0/cu0/outfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/applics/xilinx-vivado-2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'a0/afu0/f0/c0/cu0/outfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/applics/xilinx-vivado-2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'a0/afu0/f0/c0/cu0/outfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/applics/xilinx-vivado-2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'a0/afu0/f0/c0/cu0/p_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/applics/xilinx-vivado-2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'a0/afu0/f0/c0/cu0/p_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/applics/xilinx-vivado-2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'a0/afu0/f0/c0/cu0/p_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/applics/xilinx-vivado-2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'a0/afu0/f0/c0/cu0/p_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/applics/xilinx-vivado-2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'a0/afu0/f0/c0/cu0/p_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/applics/xilinx-vivado-2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'a0/afu0/f0/c0/cu0/p_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/applics/xilinx-vivado-2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'a0/afu0/f0/c0/cu0/p_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/applics/xilinx-vivado-2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'a0/afu0/f0/c0/cu0/p_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'base_img' instantiated as 'b' [/home/laurensvandam/pairhmm/Sources/top/psl_fpga.vhdl:387]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 36 instances

INFO: [Common 17-83] Releasing license: Synthesis
536 Infos, 290 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:40 ; elapsed = 00:07:46 . Memory (MB): peak = 3258.523 ; gain = 1966.375 ; free physical = 3925 ; free virtual = 104501
