read -sv run_verilog_mid/adder_32b_16_78_65c945f4a0a03444eadcb0d821e75002.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_16_78_65c945f4a0a03444eadcb0d821e75002_yosys.v
