
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.037500                       # Number of seconds simulated
sim_ticks                                 37499909697                       # Number of ticks simulated
final_tick                               567064289634                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 249836                       # Simulator instruction rate (inst/s)
host_op_rate                                   315275                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2119437                       # Simulator tick rate (ticks/s)
host_mem_usage                               16925516                       # Number of bytes of host memory used
host_seconds                                 17693.34                       # Real time elapsed on the host
sim_insts                                  4420428111                       # Number of instructions simulated
sim_ops                                    5578267298                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3030144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3200640                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       789248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1659904                       # Number of bytes read from this memory
system.physmem.bytes_read::total              8686848                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2696576                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2696576                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        23673                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        25005                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         6166                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        12968                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 67866                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           21067                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                21067                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        37547                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     80804035                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        44373                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     85350606                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        58027                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     21046664                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        44373                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     44264213                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               231649838                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        37547                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        44373                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        58027                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        44373                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             184320                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          71908866                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               71908866                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          71908866                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        37547                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     80804035                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        44373                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     85350606                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        58027                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     21046664                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        44373                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     44264213                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              303558704                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                89927842                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31008830                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25436178                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2018467                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13048213                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12084412                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3158262                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87018                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32041343                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170406818                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31008830                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15242674                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36609082                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10825408                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       8622382                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15672147                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       804305                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     86047368                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.433492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.317674                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        49438286     57.45%     57.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3658769      4.25%     61.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3195824      3.71%     65.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3442767      4.00%     69.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2996931      3.48%     72.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1573434      1.83%     74.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1027616      1.19%     75.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2713661      3.15%     79.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18000080     20.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     86047368                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.344819                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.894928                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33705643                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      8203880                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34822669                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       547062                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8768105                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5078336                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6646                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202080109                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51075                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8768105                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35380396                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4370140                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1116087                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33660400                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2752232                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195221282                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12938                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1722287                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       751878                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           14                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271208960                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910329149                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910329149                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102949696                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33795                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17752                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7298726                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19239551                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10034542                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       242176                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3226138                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184039691                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33760                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147834952                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       287830                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61103760                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186782980                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1716                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     86047368                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.718065                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.904220                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     31773914     36.93%     36.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17882049     20.78%     57.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12007375     13.95%     71.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7638560      8.88%     80.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7531028      8.75%     89.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4435659      5.15%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3383440      3.93%     98.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       743318      0.86%     99.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       652025      0.76%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     86047368                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1082502     70.17%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            42      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        201937     13.09%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       258234     16.74%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121617774     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2018677      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15746956     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8435523      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147834952                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.643929                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1542715                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010435                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    383547813                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245178254                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143692305                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149377667                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262088                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7027422                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          448                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1056                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2292869                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          578                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8768105                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3569345                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       164308                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184073451                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       298333                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19239551                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10034542                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17738                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        117892                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6720                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1056                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1234626                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1130000                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2364626                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145256357                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14797833                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2578591                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22992706                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20588892                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8194873                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.615255                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143836987                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143692305                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93746222                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261848243                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.597862                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358017                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61655669                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2043654                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     77279263                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.584150                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.158544                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     31956304     41.35%     41.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20459057     26.47%     67.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8384582     10.85%     78.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4294499      5.56%     84.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3683212      4.77%     89.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1808933      2.34%     91.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1999956      2.59%     93.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008807      1.31%     95.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3683913      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     77279263                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3683913                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257672939                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376931543                       # The number of ROB writes
system.switch_cpus0.timesIdled                  44596                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3880474                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.899278                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.899278                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.112003                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.112003                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655846392                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197118917                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189533055                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                89927842                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30459350                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24751991                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2075856                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12884590                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11901870                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3215306                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88334                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30566040                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             168886204                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30459350                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15117176                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37150598                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11158760                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7989822                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14969959                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       892332                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84742798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.462188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.290595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47592200     56.16%     56.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3256513      3.84%     60.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2644123      3.12%     63.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6413340      7.57%     70.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1749653      2.06%     72.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2233971      2.64%     75.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1609207      1.90%     77.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          906157      1.07%     78.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18337634     21.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84742798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.338709                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.878019                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        31975900                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7802746                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35725599                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       243903                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8994641                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5205441                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42011                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     201937124                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        82913                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8994641                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34317574                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1617596                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2717321                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33571404                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3524254                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     194824901                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        35019                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1460860                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1093309                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         2789                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    272686189                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    909566110                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    909566110                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    167257624                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       105428460                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40341                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22870                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9654534                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18168177                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9263272                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       144840                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3132036                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         184247032                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38912                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146374103                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       289353                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63607704                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    194354625                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6508                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84742798                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.727275                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.882281                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30442209     35.92%     35.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17901083     21.12%     57.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11797839     13.92%     70.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8669954     10.23%     81.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7440913      8.78%     89.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3873461      4.57%     94.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3290167      3.88%     98.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       621855      0.73%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       705317      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84742798                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         855772     71.22%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             9      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        173277     14.42%     85.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       172532     14.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121961460     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2083665      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16201      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14534673      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7778104      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146374103                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.627684                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1201590                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008209                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    378981942                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    247894287                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    142657554                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147575693                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       550660                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7160478                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2797                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          639                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2379053                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8994641                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         716412                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        81848                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    184285946                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       401398                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18168177                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9263272                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22710                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         73226                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          639                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1240359                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1167075                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2407434                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    144059536                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13641739                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2314562                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21218816                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20326088                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7577077                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.601946                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             142752189                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            142657554                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92975189                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        262466136                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.586356                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354237                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97985607                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120335704                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63951347                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32404                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2080368                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75748157                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.588629                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.128977                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     30450795     40.20%     40.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20533786     27.11%     67.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8348779     11.02%     78.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4702597      6.21%     84.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3840544      5.07%     89.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1562803      2.06%     91.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1859759      2.46%     94.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       930928      1.23%     95.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3518166      4.64%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75748157                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97985607                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120335704                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17891908                       # Number of memory references committed
system.switch_cpus1.commit.loads             11007693                       # Number of loads committed
system.switch_cpus1.commit.membars              16202                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17289985                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108426768                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2449832                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3518166                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           256517042                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          377574431                       # The number of ROB writes
system.switch_cpus1.timesIdled                  48372                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                5185044                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97985607                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120335704                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97985607                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.917766                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.917766                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.089603                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.089603                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       648091320                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      197145016                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      186323502                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32404                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                89927842                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        33314090                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     27181155                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2223688                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     14118837                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        13125913                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3446833                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        97764                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     34530662                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             181001141                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           33314090                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16572746                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             39234250                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11601950                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6504677                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16812615                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       859264                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     89629488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.497299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.327337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        50395238     56.23%     56.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3222793      3.60%     59.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4805862      5.36%     65.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3345231      3.73%     68.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2334167      2.60%     71.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2281897      2.55%     74.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1390891      1.55%     75.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2957306      3.30%     78.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18896103     21.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     89629488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370454                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.012738                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        35506478                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6748420                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         37468257                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       546721                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9359606                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5609961                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          324                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     216812779                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1651                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9359606                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        37494341                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         517186                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3359635                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35986640                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2912075                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     210373130                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1214444                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       990808                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    295109711                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    979291220                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    979291220                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    181706847                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       113402848                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37967                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18108                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8641796                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19290235                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9874449                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       117480                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3224287                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         196064592                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36158                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        156640862                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       310302                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     65339731                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    199975659                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           58                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     89629488                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.747649                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.913228                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     32901254     36.71%     36.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17563244     19.60%     56.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12927511     14.42%     70.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8484737      9.47%     80.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8493163      9.48%     89.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4103864      4.58%     94.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3643680      4.07%     98.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       681947      0.76%     99.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       830088      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     89629488                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         854404     71.25%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        169072     14.10%     85.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       175735     14.65%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    131031728     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1977766      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18050      0.01%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15397606      9.83%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8215712      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     156640862                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.741851                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1199211                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007656                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    404420724                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    261440897                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    152309725                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     157840073                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       489957                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7483254                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6583                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          418                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2366417                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9359606                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         267120                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        51230                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    196100752                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       676938                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19290235                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9874449                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18108                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         43501                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          418                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1356673                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1208266                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2564939                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    153763533                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14387082                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2877328                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22405373                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21850728                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8018291                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.709855                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             152375342                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            152309725                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         98690827                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        280410864                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.693688                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351951                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    105648974                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    130227077                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     65873877                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36100                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2241514                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     80269882                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.622365                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.166576                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     31529154     39.28%     39.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22601937     28.16%     67.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8538121     10.64%     78.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4780803      5.96%     84.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4060566      5.06%     89.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1815916      2.26%     91.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1739041      2.17%     93.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1184353      1.48%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4019991      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     80269882                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    105648974                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     130227077                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19315010                       # Number of memory references committed
system.switch_cpus2.commit.loads             11806978                       # Number of loads committed
system.switch_cpus2.commit.membars              18050                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18894587                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        117237809                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2693423                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4019991                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           272350845                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          401567454                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17862                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 298354                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          105648974                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            130227077                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    105648974                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.851195                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.851195                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.174819                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.174819                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       690583923                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      211896367                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      199252143                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36100                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                89927842                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31736869                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25833070                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2121598                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13530151                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12512505                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3267527                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        93725                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     35088910                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             173349187                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31736869                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15780032                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             36427364                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10883656                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6391695                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         17151941                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       852144                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     86633828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.464338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.291586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        50206464     57.95%     57.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1967868      2.27%     60.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2566896      2.96%     63.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3857934      4.45%     67.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3748107      4.33%     71.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2848284      3.29%     75.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1692645      1.95%     77.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2535170      2.93%     80.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        17210460     19.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     86633828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.352915                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.927648                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        36246783                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6271400                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         35115783                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       274275                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8725586                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5370758                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     207384990                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1363                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8725586                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        38170119                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1090540                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2382336                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         33421725                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2843516                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     201343016                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1004                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1229648                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       892506                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           91                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    280577560                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    937686187                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    937686187                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    174442475                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       106135055                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42575                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23962                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8033521                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18659442                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9887515                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       192073                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3196081                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         187126632                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40425                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        150744575                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       282746                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     60838731                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    184996385                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6369                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     86633828                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.740020                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896014                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30649751     35.38%     35.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18863137     21.77%     57.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12168725     14.05%     71.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8306508      9.59%     80.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7771027      8.97%     89.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4145634      4.79%     94.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3052899      3.52%     98.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       914384      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       761763      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     86633828                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         741243     69.18%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             6      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        152257     14.21%     83.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       177957     16.61%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    125435031     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2130268      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17028      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14881755      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8280493      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     150744575                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.676284                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1071463                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007108                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    389477187                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    248006657                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    146513123                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     151816038                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       511626                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7148348                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2270                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          913                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2509451                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          460                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8725586                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         662496                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       100376                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    187167062                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1287472                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18659442                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9887515                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23397                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         76028                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          913                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1300274                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1194565                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2494839                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    147860354                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     14010096                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2884221                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22106395                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20708843                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8096299                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.644211                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             146551884                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            146513123                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         94134667                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        264344070                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.629230                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356107                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102161671                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125560891                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     61606469                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34056                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2156516                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     77908242                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.611651                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.147658                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     30547740     39.21%     39.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22144101     28.42%     67.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8162617     10.48%     78.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4673678      6.00%     84.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3896766      5.00%     89.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1916442      2.46%     91.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1908845      2.45%     94.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       816246      1.05%     95.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3841807      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     77908242                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102161671                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125560891                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18889156                       # Number of memory references committed
system.switch_cpus3.commit.loads             11511094                       # Number of loads committed
system.switch_cpus3.commit.membars              17028                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18008429                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113176012                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2561947                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3841807                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           261233795                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          383064906                       # The number of ROB writes
system.switch_cpus3.timesIdled                  34249                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3294014                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102161671                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125560891                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102161671                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.880250                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.880250                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.136041                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.136041                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       665389990                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      202367638                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      191545972                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34056                       # number of misc regfile writes
system.l20.replacements                         23684                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          550438                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27780                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.814183                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            1.526315                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.581604                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3121.225091                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           971.666990                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000373                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000386                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.762018                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.237223                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        72500                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  72500                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           15309                       # number of Writeback hits
system.l20.Writeback_hits::total                15309                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        72500                       # number of demand (read+write) hits
system.l20.demand_hits::total                   72500                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        72500                       # number of overall hits
system.l20.overall_hits::total                  72500                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        23673                       # number of ReadReq misses
system.l20.ReadReq_misses::total                23684                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        23673                       # number of demand (read+write) misses
system.l20.demand_misses::total                 23684                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        23673                       # number of overall misses
system.l20.overall_misses::total                23684                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1523207                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3968736053                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3970259260                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1523207                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3968736053                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3970259260                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1523207                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3968736053                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3970259260                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96173                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96184                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        15309                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            15309                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96173                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96184                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96173                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96184                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.246150                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.246236                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.246150                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.246236                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.246150                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.246236                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 138473.363636                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 167648.209057                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 167634.658841                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 138473.363636                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 167648.209057                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 167634.658841                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 138473.363636                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 167648.209057                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 167634.658841                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4705                       # number of writebacks
system.l20.writebacks::total                     4705                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        23673                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           23684                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        23673                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            23684                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        23673                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           23684                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1398577                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3699158697                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3700557274                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1398577                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3699158697                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3700557274                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1398577                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3699158697                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3700557274                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.246150                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.246236                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.246150                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.246236                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.246150                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.246236                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 127143.363636                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 156260.663921                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 156247.140432                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 127143.363636                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 156260.663921                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 156247.140432                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 127143.363636                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 156260.663921                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 156247.140432                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         25019                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          366176                       # Total number of references to valid blocks.
system.l21.sampled_refs                         29115                       # Sample count of references to valid blocks.
system.l21.avg_refs                         12.576885                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           37.320041                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     2.441918                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2662.000094                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1394.237948                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009111                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000596                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.649902                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.340390                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        46384                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  46384                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           13794                       # number of Writeback hits
system.l21.Writeback_hits::total                13794                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        46384                       # number of demand (read+write) hits
system.l21.demand_hits::total                   46384                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        46384                       # number of overall hits
system.l21.overall_hits::total                  46384                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        25005                       # number of ReadReq misses
system.l21.ReadReq_misses::total                25018                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        25005                       # number of demand (read+write) misses
system.l21.demand_misses::total                 25018                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        25005                       # number of overall misses
system.l21.overall_misses::total                25018                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1705497                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4323654435                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4325359932                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1705497                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4323654435                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4325359932                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1705497                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4323654435                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4325359932                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        71389                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              71402                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        13794                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            13794                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        71389                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               71402                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        71389                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              71402                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.350264                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.350382                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.350264                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.350382                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.350264                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.350382                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 131192.076923                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 172911.595081                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 172889.916540                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 131192.076923                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 172911.595081                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 172889.916540                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 131192.076923                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 172911.595081                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 172889.916540                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4297                       # number of writebacks
system.l21.writebacks::total                     4297                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        25005                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           25018                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        25005                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            25018                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        25005                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           25018                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1551457                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   4033132152                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   4034683609                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1551457                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   4033132152                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   4034683609                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1551457                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   4033132152                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   4034683609                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.350264                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.350382                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.350264                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.350382                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.350264                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.350382                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 119342.846154                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 161293.027475                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 161271.229075                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 119342.846154                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 161293.027475                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 161271.229075                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 119342.846154                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 161293.027475                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 161271.229075                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          6183                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          272789                       # Total number of references to valid blocks.
system.l22.sampled_refs                         10279                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.538477                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks                 112                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     7.033956                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2228.112713                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1748.853331                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.027344                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001717                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.543973                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.426966                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        28708                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  28708                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9344                       # number of Writeback hits
system.l22.Writeback_hits::total                 9344                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        28708                       # number of demand (read+write) hits
system.l22.demand_hits::total                   28708                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        28708                       # number of overall hits
system.l22.overall_hits::total                  28708                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         6166                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 6183                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         6166                       # number of demand (read+write) misses
system.l22.demand_misses::total                  6183                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         6166                       # number of overall misses
system.l22.overall_misses::total                 6183                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4520819                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1018982320                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1023503139                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4520819                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1018982320                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1023503139                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4520819                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1018982320                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1023503139                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        34874                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              34891                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9344                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9344                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        34874                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               34891                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        34874                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              34891                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.176808                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.177209                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.176808                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.177209                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.176808                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.177209                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 265930.529412                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 165258.241972                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 165535.037846                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 265930.529412                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 165258.241972                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 165535.037846                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 265930.529412                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 165258.241972                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 165535.037846                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3724                       # number of writebacks
system.l22.writebacks::total                     3724                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         6166                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            6183                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         6166                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             6183                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         6166                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            6183                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      4326976                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    948644890                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    952971866                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      4326976                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    948644890                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    952971866                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      4326976                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    948644890                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    952971866                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.176808                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.177209                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.176808                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.177209                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.176808                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.177209                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       254528                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 153850.939020                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 154127.748019                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst       254528                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 153850.939020                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 154127.748019                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst       254528                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 153850.939020                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 154127.748019                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         12983                       # number of replacements
system.l23.tagsinuse                      4095.982062                       # Cycle average of tags in use
system.l23.total_refs                          393035                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17079                       # Sample count of references to valid blocks.
system.l23.avg_refs                         23.012764                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           87.014206                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     2.950196                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2751.035982                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1254.981678                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.021244                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000720                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.671640                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.306392                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999996                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        40393                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  40393                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           23904                       # number of Writeback hits
system.l23.Writeback_hits::total                23904                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        40393                       # number of demand (read+write) hits
system.l23.demand_hits::total                   40393                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        40393                       # number of overall hits
system.l23.overall_hits::total                  40393                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        12964                       # number of ReadReq misses
system.l23.ReadReq_misses::total                12977                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            4                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        12968                       # number of demand (read+write) misses
system.l23.demand_misses::total                 12981                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        12968                       # number of overall misses
system.l23.overall_misses::total                12981                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3243249                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1902575882                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1905819131                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       337351                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       337351                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3243249                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1902913233                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1906156482                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3243249                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1902913233                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1906156482                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        53357                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              53370                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        23904                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            23904                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            4                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                4                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        53361                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               53374                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        53361                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              53374                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.242967                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.243152                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.243024                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.243208                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.243024                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.243208                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 249480.692308                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 146758.398797                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 146861.303152                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 84337.750000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 84337.750000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 249480.692308                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 146739.145049                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 146842.036977                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 249480.692308                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 146739.145049                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 146842.036977                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                8341                       # number of writebacks
system.l23.writebacks::total                     8341                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        12964                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           12977                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        12968                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            12981                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        12968                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           12981                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3094716                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1754614266                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1757708982                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       291956                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       291956                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3094716                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1754906222                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1758000938                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3094716                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1754906222                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1758000938                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.242967                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.243152                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.243024                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.243208                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.243024                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.243208                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 238055.076923                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 135345.130052                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 135448.022039                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        72989                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total        72989                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 238055.076923                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 135325.896206                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 135428.775749                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 238055.076923                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 135325.896206                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 135428.775749                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996464                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015679797                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843339.014519                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996464                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15672136                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15672136                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15672136                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15672136                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15672136                       # number of overall hits
system.cpu0.icache.overall_hits::total       15672136                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1574577                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1574577                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1574577                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1574577                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1574577                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1574577                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15672147                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15672147                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15672147                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15672147                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15672147                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15672147                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 143143.363636                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 143143.363636                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 143143.363636                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 143143.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 143143.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 143143.363636                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1534207                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1534207                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1534207                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1534207                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1534207                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1534207                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 139473.363636                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 139473.363636                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 139473.363636                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 139473.363636                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 139473.363636                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 139473.363636                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96173                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191894572                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96429                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1990.008939                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.486224                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.513776                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915962                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084038                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11630356                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11630356                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709405                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709405                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16967                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16967                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19339761                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19339761                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19339761                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19339761                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       361153                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       361153                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          120                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          120                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       361273                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        361273                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       361273                       # number of overall misses
system.cpu0.dcache.overall_misses::total       361273                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  20449707383                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  20449707383                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     12398079                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     12398079                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  20462105462                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  20462105462                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  20462105462                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  20462105462                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11991509                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11991509                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16967                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16967                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19701034                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19701034                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19701034                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19701034                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030117                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030117                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018338                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018338                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018338                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018338                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 56623.390593                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56623.390593                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 103317.325000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 103317.325000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 56638.900394                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56638.900394                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 56638.900394                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56638.900394                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        15309                       # number of writebacks
system.cpu0.dcache.writebacks::total            15309                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       264980                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       264980                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       265100                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       265100                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       265100                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       265100                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96173                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96173                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96173                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96173                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96173                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96173                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4558193446                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4558193446                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4558193446                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4558193446                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4558193446                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4558193446                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008020                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008020                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004882                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004882                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004882                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004882                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 47395.770601                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 47395.770601                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 47395.770601                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 47395.770601                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 47395.770601                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 47395.770601                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996631                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020050697                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056553.824597                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996631                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14969942                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14969942                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14969942                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14969942                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14969942                       # number of overall hits
system.cpu1.icache.overall_hits::total       14969942                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2364988                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2364988                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2364988                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2364988                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2364988                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2364988                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14969959                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14969959                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14969959                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14969959                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14969959                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14969959                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 139116.941176                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 139116.941176                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 139116.941176                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 139116.941176                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 139116.941176                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 139116.941176                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1718497                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1718497                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1718497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1718497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1718497                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1718497                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 132192.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 132192.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 132192.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 132192.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 132192.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 132192.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71389                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180980320                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 71645                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2526.070486                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.701515                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.298485                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901178                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098822                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10356470                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10356470                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6851812                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6851812                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22276                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22276                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16202                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16202                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17208282                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17208282                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17208282                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17208282                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       157650                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       157650                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       157650                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        157650                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       157650                       # number of overall misses
system.cpu1.dcache.overall_misses::total       157650                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  12816795640                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12816795640                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  12816795640                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12816795640                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  12816795640                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12816795640                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10514120                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10514120                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6851812                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6851812                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22276                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22276                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16202                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16202                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17365932                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17365932                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17365932                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17365932                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014994                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014994                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009078                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009078                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009078                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009078                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 81299.052585                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81299.052585                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 81299.052585                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81299.052585                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 81299.052585                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81299.052585                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        13794                       # number of writebacks
system.cpu1.dcache.writebacks::total            13794                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        86261                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        86261                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        86261                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        86261                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        86261                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        86261                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71389                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71389                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71389                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71389                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71389                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71389                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4688112290                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4688112290                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4688112290                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4688112290                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4688112290                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4688112290                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006790                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006790                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004111                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004111                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004111                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004111                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 65669.953214                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 65669.953214                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 65669.953214                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 65669.953214                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 65669.953214                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 65669.953214                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.048646                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1023163161                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2209855.639309                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.048646                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025719                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740463                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16812596                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16812596                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16812596                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16812596                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16812596                       # number of overall hits
system.cpu2.icache.overall_hits::total       16812596                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4888653                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4888653                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4888653                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4888653                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4888653                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4888653                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16812615                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16812615                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16812615                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16812615                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16812615                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16812615                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 257297.526316                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 257297.526316                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 257297.526316                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 257297.526316                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 257297.526316                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 257297.526316                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4538140                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4538140                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4538140                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4538140                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4538140                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4538140                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 266949.411765                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 266949.411765                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 266949.411765                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 266949.411765                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 266949.411765                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 266949.411765                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 34874                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165601132                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 35130                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4713.951950                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.077872                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.922128                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902648                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097352                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10952371                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10952371                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7471932                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7471932                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18077                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18077                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18050                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18050                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18424303                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18424303                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18424303                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18424303                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        70235                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        70235                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        70235                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         70235                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        70235                       # number of overall misses
system.cpu2.dcache.overall_misses::total        70235                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3290453719                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3290453719                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3290453719                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3290453719                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3290453719                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3290453719                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11022606                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11022606                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7471932                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7471932                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18077                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18077                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18050                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18050                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18494538                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18494538                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18494538                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18494538                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006372                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006372                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003798                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003798                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003798                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003798                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 46849.202235                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 46849.202235                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 46849.202235                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 46849.202235                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 46849.202235                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 46849.202235                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9344                       # number of writebacks
system.cpu2.dcache.writebacks::total             9344                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        35361                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        35361                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        35361                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        35361                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        35361                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        35361                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        34874                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        34874                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        34874                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        34874                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        34874                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        34874                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1241216190                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1241216190                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1241216190                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1241216190                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1241216190                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1241216190                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001886                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001886                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001886                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001886                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 35591.448930                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 35591.448930                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 35591.448930                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 35591.448930                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 35591.448930                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 35591.448930                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996898                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020375345                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2057208.356855                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996898                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     17151924                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       17151924                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     17151924                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        17151924                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     17151924                       # number of overall hits
system.cpu3.icache.overall_hits::total       17151924                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4589248                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4589248                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4589248                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4589248                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4589248                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4589248                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     17151941                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     17151941                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     17151941                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     17151941                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     17151941                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     17151941                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 269955.764706                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 269955.764706                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 269955.764706                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 269955.764706                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 269955.764706                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 269955.764706                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3264395                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3264395                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3264395                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3264395                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3264395                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3264395                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 251107.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 251107.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 251107.307692                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 251107.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 251107.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 251107.307692                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 53361                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174503085                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53617                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3254.622321                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.236837                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.763163                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911081                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088919                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10659807                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10659807                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7339105                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7339105                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17984                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17984                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17028                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17028                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17998912                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17998912                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17998912                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17998912                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       134498                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       134498                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3869                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3869                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       138367                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        138367                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       138367                       # number of overall misses
system.cpu3.dcache.overall_misses::total       138367                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   8932113742                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   8932113742                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    501403418                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    501403418                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   9433517160                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   9433517160                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   9433517160                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   9433517160                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10794305                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10794305                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7342974                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7342974                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17984                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17984                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17028                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17028                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18137279                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18137279                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18137279                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18137279                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012460                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012460                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000527                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000527                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007629                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007629                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007629                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007629                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 66410.755119                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 66410.755119                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 129595.093823                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 129595.093823                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 68177.507354                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 68177.507354                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 68177.507354                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 68177.507354                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2095703                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             20                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 104785.150000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        23904                       # number of writebacks
system.cpu3.dcache.writebacks::total            23904                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        81141                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        81141                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3865                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3865                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        85006                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        85006                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        85006                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        85006                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        53357                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        53357                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        53361                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        53361                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        53361                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        53361                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   2244477349                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2244477349                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       341351                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       341351                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   2244818700                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2244818700                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   2244818700                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2244818700                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004943                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004943                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002942                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002942                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002942                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002942                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 42065.283824                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 42065.283824                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 85337.750000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 85337.750000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 42068.527576                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 42068.527576                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 42068.527576                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 42068.527576                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
