
GENERATEPWM.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002476  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000011e  00800060  00002476  0000250a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000e  0080017e  0080017e  00002628  2**0
                  ALLOC
  3 .stab         00001cd4  00000000  00000000  00002628  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000f25  00000000  00000000  000042fc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  00005221  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f2  00000000  00000000  000053c1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000240b  00000000  00000000  000055b3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001386  00000000  00000000  000079be  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000011d6  00000000  00000000  00008d44  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  00009f1c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002f6  00000000  00000000  0000a0dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000096e  00000000  00000000  0000a3d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000ad40  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 1d 0e 	jmp	0x1c3a	; 0x1c3a <__vector_6>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 df 0e 	jmp	0x1dbe	; 0x1dbe <__vector_10>
      2c:	0c 94 12 0f 	jmp	0x1e24	; 0x1e24 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e6 e7       	ldi	r30, 0x76	; 118
      68:	f4 e2       	ldi	r31, 0x24	; 36
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ae 37       	cpi	r26, 0x7E	; 126
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	ae e7       	ldi	r26, 0x7E	; 126
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ac 38       	cpi	r26, 0x8C	; 140
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 45 0f 	call	0x1e8a	; 0x1e8a <main>
      8a:	0c 94 39 12 	jmp	0x2472	; 0x2472 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 02 12 	jmp	0x2404	; 0x2404 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a5 e7       	ldi	r26, 0x75	; 117
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 1e 12 	jmp	0x243c	; 0x243c <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 0e 12 	jmp	0x241c	; 0x241c <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 2a 12 	jmp	0x2454	; 0x2454 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 0e 12 	jmp	0x241c	; 0x241c <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 2a 12 	jmp	0x2454	; 0x2454 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 02 12 	jmp	0x2404	; 0x2404 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	85 e7       	ldi	r24, 0x75	; 117
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 1e 12 	jmp	0x243c	; 0x243c <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 0a 12 	jmp	0x2414	; 0x2414 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	65 e7       	ldi	r22, 0x75	; 117
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 26 12 	jmp	0x244c	; 0x244c <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 0e 12 	jmp	0x241c	; 0x241c <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 2a 12 	jmp	0x2454	; 0x2454 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 0e 12 	jmp	0x241c	; 0x241c <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 2a 12 	jmp	0x2454	; 0x2454 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 0e 12 	jmp	0x241c	; 0x241c <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 2a 12 	jmp	0x2454	; 0x2454 <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 12 12 	jmp	0x2424	; 0x2424 <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 2e 12 	jmp	0x245c	; 0x245c <__epilogue_restores__+0x20>

00000952 <__floatunsisf>:
     952:	a8 e0       	ldi	r26, 0x08	; 8
     954:	b0 e0       	ldi	r27, 0x00	; 0
     956:	ef ea       	ldi	r30, 0xAF	; 175
     958:	f4 e0       	ldi	r31, 0x04	; 4
     95a:	0c 94 0a 12 	jmp	0x2414	; 0x2414 <__prologue_saves__+0x10>
     95e:	7b 01       	movw	r14, r22
     960:	8c 01       	movw	r16, r24
     962:	61 15       	cp	r22, r1
     964:	71 05       	cpc	r23, r1
     966:	81 05       	cpc	r24, r1
     968:	91 05       	cpc	r25, r1
     96a:	19 f4       	brne	.+6      	; 0x972 <__floatunsisf+0x20>
     96c:	82 e0       	ldi	r24, 0x02	; 2
     96e:	89 83       	std	Y+1, r24	; 0x01
     970:	60 c0       	rjmp	.+192    	; 0xa32 <__floatunsisf+0xe0>
     972:	83 e0       	ldi	r24, 0x03	; 3
     974:	89 83       	std	Y+1, r24	; 0x01
     976:	8e e1       	ldi	r24, 0x1E	; 30
     978:	c8 2e       	mov	r12, r24
     97a:	d1 2c       	mov	r13, r1
     97c:	dc 82       	std	Y+4, r13	; 0x04
     97e:	cb 82       	std	Y+3, r12	; 0x03
     980:	ed 82       	std	Y+5, r14	; 0x05
     982:	fe 82       	std	Y+6, r15	; 0x06
     984:	0f 83       	std	Y+7, r16	; 0x07
     986:	18 87       	std	Y+8, r17	; 0x08
     988:	c8 01       	movw	r24, r16
     98a:	b7 01       	movw	r22, r14
     98c:	0e 94 22 05 	call	0xa44	; 0xa44 <__clzsi2>
     990:	fc 01       	movw	r30, r24
     992:	31 97       	sbiw	r30, 0x01	; 1
     994:	f7 ff       	sbrs	r31, 7
     996:	3b c0       	rjmp	.+118    	; 0xa0e <__floatunsisf+0xbc>
     998:	22 27       	eor	r18, r18
     99a:	33 27       	eor	r19, r19
     99c:	2e 1b       	sub	r18, r30
     99e:	3f 0b       	sbc	r19, r31
     9a0:	57 01       	movw	r10, r14
     9a2:	68 01       	movw	r12, r16
     9a4:	02 2e       	mov	r0, r18
     9a6:	04 c0       	rjmp	.+8      	; 0x9b0 <__floatunsisf+0x5e>
     9a8:	d6 94       	lsr	r13
     9aa:	c7 94       	ror	r12
     9ac:	b7 94       	ror	r11
     9ae:	a7 94       	ror	r10
     9b0:	0a 94       	dec	r0
     9b2:	d2 f7       	brpl	.-12     	; 0x9a8 <__floatunsisf+0x56>
     9b4:	40 e0       	ldi	r20, 0x00	; 0
     9b6:	50 e0       	ldi	r21, 0x00	; 0
     9b8:	60 e0       	ldi	r22, 0x00	; 0
     9ba:	70 e0       	ldi	r23, 0x00	; 0
     9bc:	81 e0       	ldi	r24, 0x01	; 1
     9be:	90 e0       	ldi	r25, 0x00	; 0
     9c0:	a0 e0       	ldi	r26, 0x00	; 0
     9c2:	b0 e0       	ldi	r27, 0x00	; 0
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__floatunsisf+0x7c>
     9c6:	88 0f       	add	r24, r24
     9c8:	99 1f       	adc	r25, r25
     9ca:	aa 1f       	adc	r26, r26
     9cc:	bb 1f       	adc	r27, r27
     9ce:	2a 95       	dec	r18
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__floatunsisf+0x74>
     9d2:	01 97       	sbiw	r24, 0x01	; 1
     9d4:	a1 09       	sbc	r26, r1
     9d6:	b1 09       	sbc	r27, r1
     9d8:	8e 21       	and	r24, r14
     9da:	9f 21       	and	r25, r15
     9dc:	a0 23       	and	r26, r16
     9de:	b1 23       	and	r27, r17
     9e0:	00 97       	sbiw	r24, 0x00	; 0
     9e2:	a1 05       	cpc	r26, r1
     9e4:	b1 05       	cpc	r27, r1
     9e6:	21 f0       	breq	.+8      	; 0x9f0 <__floatunsisf+0x9e>
     9e8:	41 e0       	ldi	r20, 0x01	; 1
     9ea:	50 e0       	ldi	r21, 0x00	; 0
     9ec:	60 e0       	ldi	r22, 0x00	; 0
     9ee:	70 e0       	ldi	r23, 0x00	; 0
     9f0:	4a 29       	or	r20, r10
     9f2:	5b 29       	or	r21, r11
     9f4:	6c 29       	or	r22, r12
     9f6:	7d 29       	or	r23, r13
     9f8:	4d 83       	std	Y+5, r20	; 0x05
     9fa:	5e 83       	std	Y+6, r21	; 0x06
     9fc:	6f 83       	std	Y+7, r22	; 0x07
     9fe:	78 87       	std	Y+8, r23	; 0x08
     a00:	8e e1       	ldi	r24, 0x1E	; 30
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	8e 1b       	sub	r24, r30
     a06:	9f 0b       	sbc	r25, r31
     a08:	9c 83       	std	Y+4, r25	; 0x04
     a0a:	8b 83       	std	Y+3, r24	; 0x03
     a0c:	12 c0       	rjmp	.+36     	; 0xa32 <__floatunsisf+0xe0>
     a0e:	30 97       	sbiw	r30, 0x00	; 0
     a10:	81 f0       	breq	.+32     	; 0xa32 <__floatunsisf+0xe0>
     a12:	0e 2e       	mov	r0, r30
     a14:	04 c0       	rjmp	.+8      	; 0xa1e <__floatunsisf+0xcc>
     a16:	ee 0c       	add	r14, r14
     a18:	ff 1c       	adc	r15, r15
     a1a:	00 1f       	adc	r16, r16
     a1c:	11 1f       	adc	r17, r17
     a1e:	0a 94       	dec	r0
     a20:	d2 f7       	brpl	.-12     	; 0xa16 <__floatunsisf+0xc4>
     a22:	ed 82       	std	Y+5, r14	; 0x05
     a24:	fe 82       	std	Y+6, r15	; 0x06
     a26:	0f 83       	std	Y+7, r16	; 0x07
     a28:	18 87       	std	Y+8, r17	; 0x08
     a2a:	ce 1a       	sub	r12, r30
     a2c:	df 0a       	sbc	r13, r31
     a2e:	dc 82       	std	Y+4, r13	; 0x04
     a30:	cb 82       	std	Y+3, r12	; 0x03
     a32:	1a 82       	std	Y+2, r1	; 0x02
     a34:	ce 01       	movw	r24, r28
     a36:	01 96       	adiw	r24, 0x01	; 1
     a38:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     a3c:	28 96       	adiw	r28, 0x08	; 8
     a3e:	ea e0       	ldi	r30, 0x0A	; 10
     a40:	0c 94 26 12 	jmp	0x244c	; 0x244c <__epilogue_restores__+0x10>

00000a44 <__clzsi2>:
     a44:	ef 92       	push	r14
     a46:	ff 92       	push	r15
     a48:	0f 93       	push	r16
     a4a:	1f 93       	push	r17
     a4c:	7b 01       	movw	r14, r22
     a4e:	8c 01       	movw	r16, r24
     a50:	80 e0       	ldi	r24, 0x00	; 0
     a52:	e8 16       	cp	r14, r24
     a54:	80 e0       	ldi	r24, 0x00	; 0
     a56:	f8 06       	cpc	r15, r24
     a58:	81 e0       	ldi	r24, 0x01	; 1
     a5a:	08 07       	cpc	r16, r24
     a5c:	80 e0       	ldi	r24, 0x00	; 0
     a5e:	18 07       	cpc	r17, r24
     a60:	88 f4       	brcc	.+34     	; 0xa84 <__clzsi2+0x40>
     a62:	8f ef       	ldi	r24, 0xFF	; 255
     a64:	e8 16       	cp	r14, r24
     a66:	f1 04       	cpc	r15, r1
     a68:	01 05       	cpc	r16, r1
     a6a:	11 05       	cpc	r17, r1
     a6c:	31 f0       	breq	.+12     	; 0xa7a <__clzsi2+0x36>
     a6e:	28 f0       	brcs	.+10     	; 0xa7a <__clzsi2+0x36>
     a70:	88 e0       	ldi	r24, 0x08	; 8
     a72:	90 e0       	ldi	r25, 0x00	; 0
     a74:	a0 e0       	ldi	r26, 0x00	; 0
     a76:	b0 e0       	ldi	r27, 0x00	; 0
     a78:	17 c0       	rjmp	.+46     	; 0xaa8 <__clzsi2+0x64>
     a7a:	80 e0       	ldi	r24, 0x00	; 0
     a7c:	90 e0       	ldi	r25, 0x00	; 0
     a7e:	a0 e0       	ldi	r26, 0x00	; 0
     a80:	b0 e0       	ldi	r27, 0x00	; 0
     a82:	12 c0       	rjmp	.+36     	; 0xaa8 <__clzsi2+0x64>
     a84:	80 e0       	ldi	r24, 0x00	; 0
     a86:	e8 16       	cp	r14, r24
     a88:	80 e0       	ldi	r24, 0x00	; 0
     a8a:	f8 06       	cpc	r15, r24
     a8c:	80 e0       	ldi	r24, 0x00	; 0
     a8e:	08 07       	cpc	r16, r24
     a90:	81 e0       	ldi	r24, 0x01	; 1
     a92:	18 07       	cpc	r17, r24
     a94:	28 f0       	brcs	.+10     	; 0xaa0 <__clzsi2+0x5c>
     a96:	88 e1       	ldi	r24, 0x18	; 24
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	04 c0       	rjmp	.+8      	; 0xaa8 <__clzsi2+0x64>
     aa0:	80 e1       	ldi	r24, 0x10	; 16
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	a0 e0       	ldi	r26, 0x00	; 0
     aa6:	b0 e0       	ldi	r27, 0x00	; 0
     aa8:	20 e2       	ldi	r18, 0x20	; 32
     aaa:	30 e0       	ldi	r19, 0x00	; 0
     aac:	40 e0       	ldi	r20, 0x00	; 0
     aae:	50 e0       	ldi	r21, 0x00	; 0
     ab0:	28 1b       	sub	r18, r24
     ab2:	39 0b       	sbc	r19, r25
     ab4:	4a 0b       	sbc	r20, r26
     ab6:	5b 0b       	sbc	r21, r27
     ab8:	04 c0       	rjmp	.+8      	; 0xac2 <__clzsi2+0x7e>
     aba:	16 95       	lsr	r17
     abc:	07 95       	ror	r16
     abe:	f7 94       	ror	r15
     ac0:	e7 94       	ror	r14
     ac2:	8a 95       	dec	r24
     ac4:	d2 f7       	brpl	.-12     	; 0xaba <__clzsi2+0x76>
     ac6:	f7 01       	movw	r30, r14
     ac8:	e3 58       	subi	r30, 0x83	; 131
     aca:	ff 4f       	sbci	r31, 0xFF	; 255
     acc:	80 81       	ld	r24, Z
     ace:	28 1b       	sub	r18, r24
     ad0:	31 09       	sbc	r19, r1
     ad2:	41 09       	sbc	r20, r1
     ad4:	51 09       	sbc	r21, r1
     ad6:	c9 01       	movw	r24, r18
     ad8:	1f 91       	pop	r17
     ada:	0f 91       	pop	r16
     adc:	ff 90       	pop	r15
     ade:	ef 90       	pop	r14
     ae0:	08 95       	ret

00000ae2 <__pack_f>:
     ae2:	df 92       	push	r13
     ae4:	ef 92       	push	r14
     ae6:	ff 92       	push	r15
     ae8:	0f 93       	push	r16
     aea:	1f 93       	push	r17
     aec:	fc 01       	movw	r30, r24
     aee:	e4 80       	ldd	r14, Z+4	; 0x04
     af0:	f5 80       	ldd	r15, Z+5	; 0x05
     af2:	06 81       	ldd	r16, Z+6	; 0x06
     af4:	17 81       	ldd	r17, Z+7	; 0x07
     af6:	d1 80       	ldd	r13, Z+1	; 0x01
     af8:	80 81       	ld	r24, Z
     afa:	82 30       	cpi	r24, 0x02	; 2
     afc:	48 f4       	brcc	.+18     	; 0xb10 <__pack_f+0x2e>
     afe:	80 e0       	ldi	r24, 0x00	; 0
     b00:	90 e0       	ldi	r25, 0x00	; 0
     b02:	a0 e1       	ldi	r26, 0x10	; 16
     b04:	b0 e0       	ldi	r27, 0x00	; 0
     b06:	e8 2a       	or	r14, r24
     b08:	f9 2a       	or	r15, r25
     b0a:	0a 2b       	or	r16, r26
     b0c:	1b 2b       	or	r17, r27
     b0e:	a5 c0       	rjmp	.+330    	; 0xc5a <__pack_f+0x178>
     b10:	84 30       	cpi	r24, 0x04	; 4
     b12:	09 f4       	brne	.+2      	; 0xb16 <__pack_f+0x34>
     b14:	9f c0       	rjmp	.+318    	; 0xc54 <__pack_f+0x172>
     b16:	82 30       	cpi	r24, 0x02	; 2
     b18:	21 f4       	brne	.+8      	; 0xb22 <__pack_f+0x40>
     b1a:	ee 24       	eor	r14, r14
     b1c:	ff 24       	eor	r15, r15
     b1e:	87 01       	movw	r16, r14
     b20:	05 c0       	rjmp	.+10     	; 0xb2c <__pack_f+0x4a>
     b22:	e1 14       	cp	r14, r1
     b24:	f1 04       	cpc	r15, r1
     b26:	01 05       	cpc	r16, r1
     b28:	11 05       	cpc	r17, r1
     b2a:	19 f4       	brne	.+6      	; 0xb32 <__pack_f+0x50>
     b2c:	e0 e0       	ldi	r30, 0x00	; 0
     b2e:	f0 e0       	ldi	r31, 0x00	; 0
     b30:	96 c0       	rjmp	.+300    	; 0xc5e <__pack_f+0x17c>
     b32:	62 81       	ldd	r22, Z+2	; 0x02
     b34:	73 81       	ldd	r23, Z+3	; 0x03
     b36:	9f ef       	ldi	r25, 0xFF	; 255
     b38:	62 38       	cpi	r22, 0x82	; 130
     b3a:	79 07       	cpc	r23, r25
     b3c:	0c f0       	brlt	.+2      	; 0xb40 <__pack_f+0x5e>
     b3e:	5b c0       	rjmp	.+182    	; 0xbf6 <__pack_f+0x114>
     b40:	22 e8       	ldi	r18, 0x82	; 130
     b42:	3f ef       	ldi	r19, 0xFF	; 255
     b44:	26 1b       	sub	r18, r22
     b46:	37 0b       	sbc	r19, r23
     b48:	2a 31       	cpi	r18, 0x1A	; 26
     b4a:	31 05       	cpc	r19, r1
     b4c:	2c f0       	brlt	.+10     	; 0xb58 <__pack_f+0x76>
     b4e:	20 e0       	ldi	r18, 0x00	; 0
     b50:	30 e0       	ldi	r19, 0x00	; 0
     b52:	40 e0       	ldi	r20, 0x00	; 0
     b54:	50 e0       	ldi	r21, 0x00	; 0
     b56:	2a c0       	rjmp	.+84     	; 0xbac <__pack_f+0xca>
     b58:	b8 01       	movw	r22, r16
     b5a:	a7 01       	movw	r20, r14
     b5c:	02 2e       	mov	r0, r18
     b5e:	04 c0       	rjmp	.+8      	; 0xb68 <__pack_f+0x86>
     b60:	76 95       	lsr	r23
     b62:	67 95       	ror	r22
     b64:	57 95       	ror	r21
     b66:	47 95       	ror	r20
     b68:	0a 94       	dec	r0
     b6a:	d2 f7       	brpl	.-12     	; 0xb60 <__pack_f+0x7e>
     b6c:	81 e0       	ldi	r24, 0x01	; 1
     b6e:	90 e0       	ldi	r25, 0x00	; 0
     b70:	a0 e0       	ldi	r26, 0x00	; 0
     b72:	b0 e0       	ldi	r27, 0x00	; 0
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__pack_f+0x9c>
     b76:	88 0f       	add	r24, r24
     b78:	99 1f       	adc	r25, r25
     b7a:	aa 1f       	adc	r26, r26
     b7c:	bb 1f       	adc	r27, r27
     b7e:	2a 95       	dec	r18
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__pack_f+0x94>
     b82:	01 97       	sbiw	r24, 0x01	; 1
     b84:	a1 09       	sbc	r26, r1
     b86:	b1 09       	sbc	r27, r1
     b88:	8e 21       	and	r24, r14
     b8a:	9f 21       	and	r25, r15
     b8c:	a0 23       	and	r26, r16
     b8e:	b1 23       	and	r27, r17
     b90:	00 97       	sbiw	r24, 0x00	; 0
     b92:	a1 05       	cpc	r26, r1
     b94:	b1 05       	cpc	r27, r1
     b96:	21 f0       	breq	.+8      	; 0xba0 <__pack_f+0xbe>
     b98:	81 e0       	ldi	r24, 0x01	; 1
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	a0 e0       	ldi	r26, 0x00	; 0
     b9e:	b0 e0       	ldi	r27, 0x00	; 0
     ba0:	9a 01       	movw	r18, r20
     ba2:	ab 01       	movw	r20, r22
     ba4:	28 2b       	or	r18, r24
     ba6:	39 2b       	or	r19, r25
     ba8:	4a 2b       	or	r20, r26
     baa:	5b 2b       	or	r21, r27
     bac:	da 01       	movw	r26, r20
     bae:	c9 01       	movw	r24, r18
     bb0:	8f 77       	andi	r24, 0x7F	; 127
     bb2:	90 70       	andi	r25, 0x00	; 0
     bb4:	a0 70       	andi	r26, 0x00	; 0
     bb6:	b0 70       	andi	r27, 0x00	; 0
     bb8:	80 34       	cpi	r24, 0x40	; 64
     bba:	91 05       	cpc	r25, r1
     bbc:	a1 05       	cpc	r26, r1
     bbe:	b1 05       	cpc	r27, r1
     bc0:	39 f4       	brne	.+14     	; 0xbd0 <__pack_f+0xee>
     bc2:	27 ff       	sbrs	r18, 7
     bc4:	09 c0       	rjmp	.+18     	; 0xbd8 <__pack_f+0xf6>
     bc6:	20 5c       	subi	r18, 0xC0	; 192
     bc8:	3f 4f       	sbci	r19, 0xFF	; 255
     bca:	4f 4f       	sbci	r20, 0xFF	; 255
     bcc:	5f 4f       	sbci	r21, 0xFF	; 255
     bce:	04 c0       	rjmp	.+8      	; 0xbd8 <__pack_f+0xf6>
     bd0:	21 5c       	subi	r18, 0xC1	; 193
     bd2:	3f 4f       	sbci	r19, 0xFF	; 255
     bd4:	4f 4f       	sbci	r20, 0xFF	; 255
     bd6:	5f 4f       	sbci	r21, 0xFF	; 255
     bd8:	e0 e0       	ldi	r30, 0x00	; 0
     bda:	f0 e0       	ldi	r31, 0x00	; 0
     bdc:	20 30       	cpi	r18, 0x00	; 0
     bde:	a0 e0       	ldi	r26, 0x00	; 0
     be0:	3a 07       	cpc	r19, r26
     be2:	a0 e0       	ldi	r26, 0x00	; 0
     be4:	4a 07       	cpc	r20, r26
     be6:	a0 e4       	ldi	r26, 0x40	; 64
     be8:	5a 07       	cpc	r21, r26
     bea:	10 f0       	brcs	.+4      	; 0xbf0 <__pack_f+0x10e>
     bec:	e1 e0       	ldi	r30, 0x01	; 1
     bee:	f0 e0       	ldi	r31, 0x00	; 0
     bf0:	79 01       	movw	r14, r18
     bf2:	8a 01       	movw	r16, r20
     bf4:	27 c0       	rjmp	.+78     	; 0xc44 <__pack_f+0x162>
     bf6:	60 38       	cpi	r22, 0x80	; 128
     bf8:	71 05       	cpc	r23, r1
     bfa:	64 f5       	brge	.+88     	; 0xc54 <__pack_f+0x172>
     bfc:	fb 01       	movw	r30, r22
     bfe:	e1 58       	subi	r30, 0x81	; 129
     c00:	ff 4f       	sbci	r31, 0xFF	; 255
     c02:	d8 01       	movw	r26, r16
     c04:	c7 01       	movw	r24, r14
     c06:	8f 77       	andi	r24, 0x7F	; 127
     c08:	90 70       	andi	r25, 0x00	; 0
     c0a:	a0 70       	andi	r26, 0x00	; 0
     c0c:	b0 70       	andi	r27, 0x00	; 0
     c0e:	80 34       	cpi	r24, 0x40	; 64
     c10:	91 05       	cpc	r25, r1
     c12:	a1 05       	cpc	r26, r1
     c14:	b1 05       	cpc	r27, r1
     c16:	39 f4       	brne	.+14     	; 0xc26 <__pack_f+0x144>
     c18:	e7 fe       	sbrs	r14, 7
     c1a:	0d c0       	rjmp	.+26     	; 0xc36 <__pack_f+0x154>
     c1c:	80 e4       	ldi	r24, 0x40	; 64
     c1e:	90 e0       	ldi	r25, 0x00	; 0
     c20:	a0 e0       	ldi	r26, 0x00	; 0
     c22:	b0 e0       	ldi	r27, 0x00	; 0
     c24:	04 c0       	rjmp	.+8      	; 0xc2e <__pack_f+0x14c>
     c26:	8f e3       	ldi	r24, 0x3F	; 63
     c28:	90 e0       	ldi	r25, 0x00	; 0
     c2a:	a0 e0       	ldi	r26, 0x00	; 0
     c2c:	b0 e0       	ldi	r27, 0x00	; 0
     c2e:	e8 0e       	add	r14, r24
     c30:	f9 1e       	adc	r15, r25
     c32:	0a 1f       	adc	r16, r26
     c34:	1b 1f       	adc	r17, r27
     c36:	17 ff       	sbrs	r17, 7
     c38:	05 c0       	rjmp	.+10     	; 0xc44 <__pack_f+0x162>
     c3a:	16 95       	lsr	r17
     c3c:	07 95       	ror	r16
     c3e:	f7 94       	ror	r15
     c40:	e7 94       	ror	r14
     c42:	31 96       	adiw	r30, 0x01	; 1
     c44:	87 e0       	ldi	r24, 0x07	; 7
     c46:	16 95       	lsr	r17
     c48:	07 95       	ror	r16
     c4a:	f7 94       	ror	r15
     c4c:	e7 94       	ror	r14
     c4e:	8a 95       	dec	r24
     c50:	d1 f7       	brne	.-12     	; 0xc46 <__pack_f+0x164>
     c52:	05 c0       	rjmp	.+10     	; 0xc5e <__pack_f+0x17c>
     c54:	ee 24       	eor	r14, r14
     c56:	ff 24       	eor	r15, r15
     c58:	87 01       	movw	r16, r14
     c5a:	ef ef       	ldi	r30, 0xFF	; 255
     c5c:	f0 e0       	ldi	r31, 0x00	; 0
     c5e:	6e 2f       	mov	r22, r30
     c60:	67 95       	ror	r22
     c62:	66 27       	eor	r22, r22
     c64:	67 95       	ror	r22
     c66:	90 2f       	mov	r25, r16
     c68:	9f 77       	andi	r25, 0x7F	; 127
     c6a:	d7 94       	ror	r13
     c6c:	dd 24       	eor	r13, r13
     c6e:	d7 94       	ror	r13
     c70:	8e 2f       	mov	r24, r30
     c72:	86 95       	lsr	r24
     c74:	49 2f       	mov	r20, r25
     c76:	46 2b       	or	r20, r22
     c78:	58 2f       	mov	r21, r24
     c7a:	5d 29       	or	r21, r13
     c7c:	b7 01       	movw	r22, r14
     c7e:	ca 01       	movw	r24, r20
     c80:	1f 91       	pop	r17
     c82:	0f 91       	pop	r16
     c84:	ff 90       	pop	r15
     c86:	ef 90       	pop	r14
     c88:	df 90       	pop	r13
     c8a:	08 95       	ret

00000c8c <__unpack_f>:
     c8c:	fc 01       	movw	r30, r24
     c8e:	db 01       	movw	r26, r22
     c90:	40 81       	ld	r20, Z
     c92:	51 81       	ldd	r21, Z+1	; 0x01
     c94:	22 81       	ldd	r18, Z+2	; 0x02
     c96:	62 2f       	mov	r22, r18
     c98:	6f 77       	andi	r22, 0x7F	; 127
     c9a:	70 e0       	ldi	r23, 0x00	; 0
     c9c:	22 1f       	adc	r18, r18
     c9e:	22 27       	eor	r18, r18
     ca0:	22 1f       	adc	r18, r18
     ca2:	93 81       	ldd	r25, Z+3	; 0x03
     ca4:	89 2f       	mov	r24, r25
     ca6:	88 0f       	add	r24, r24
     ca8:	82 2b       	or	r24, r18
     caa:	28 2f       	mov	r18, r24
     cac:	30 e0       	ldi	r19, 0x00	; 0
     cae:	99 1f       	adc	r25, r25
     cb0:	99 27       	eor	r25, r25
     cb2:	99 1f       	adc	r25, r25
     cb4:	11 96       	adiw	r26, 0x01	; 1
     cb6:	9c 93       	st	X, r25
     cb8:	11 97       	sbiw	r26, 0x01	; 1
     cba:	21 15       	cp	r18, r1
     cbc:	31 05       	cpc	r19, r1
     cbe:	a9 f5       	brne	.+106    	; 0xd2a <__unpack_f+0x9e>
     cc0:	41 15       	cp	r20, r1
     cc2:	51 05       	cpc	r21, r1
     cc4:	61 05       	cpc	r22, r1
     cc6:	71 05       	cpc	r23, r1
     cc8:	11 f4       	brne	.+4      	; 0xcce <__unpack_f+0x42>
     cca:	82 e0       	ldi	r24, 0x02	; 2
     ccc:	37 c0       	rjmp	.+110    	; 0xd3c <__unpack_f+0xb0>
     cce:	82 e8       	ldi	r24, 0x82	; 130
     cd0:	9f ef       	ldi	r25, 0xFF	; 255
     cd2:	13 96       	adiw	r26, 0x03	; 3
     cd4:	9c 93       	st	X, r25
     cd6:	8e 93       	st	-X, r24
     cd8:	12 97       	sbiw	r26, 0x02	; 2
     cda:	9a 01       	movw	r18, r20
     cdc:	ab 01       	movw	r20, r22
     cde:	67 e0       	ldi	r22, 0x07	; 7
     ce0:	22 0f       	add	r18, r18
     ce2:	33 1f       	adc	r19, r19
     ce4:	44 1f       	adc	r20, r20
     ce6:	55 1f       	adc	r21, r21
     ce8:	6a 95       	dec	r22
     cea:	d1 f7       	brne	.-12     	; 0xce0 <__unpack_f+0x54>
     cec:	83 e0       	ldi	r24, 0x03	; 3
     cee:	8c 93       	st	X, r24
     cf0:	0d c0       	rjmp	.+26     	; 0xd0c <__unpack_f+0x80>
     cf2:	22 0f       	add	r18, r18
     cf4:	33 1f       	adc	r19, r19
     cf6:	44 1f       	adc	r20, r20
     cf8:	55 1f       	adc	r21, r21
     cfa:	12 96       	adiw	r26, 0x02	; 2
     cfc:	8d 91       	ld	r24, X+
     cfe:	9c 91       	ld	r25, X
     d00:	13 97       	sbiw	r26, 0x03	; 3
     d02:	01 97       	sbiw	r24, 0x01	; 1
     d04:	13 96       	adiw	r26, 0x03	; 3
     d06:	9c 93       	st	X, r25
     d08:	8e 93       	st	-X, r24
     d0a:	12 97       	sbiw	r26, 0x02	; 2
     d0c:	20 30       	cpi	r18, 0x00	; 0
     d0e:	80 e0       	ldi	r24, 0x00	; 0
     d10:	38 07       	cpc	r19, r24
     d12:	80 e0       	ldi	r24, 0x00	; 0
     d14:	48 07       	cpc	r20, r24
     d16:	80 e4       	ldi	r24, 0x40	; 64
     d18:	58 07       	cpc	r21, r24
     d1a:	58 f3       	brcs	.-42     	; 0xcf2 <__unpack_f+0x66>
     d1c:	14 96       	adiw	r26, 0x04	; 4
     d1e:	2d 93       	st	X+, r18
     d20:	3d 93       	st	X+, r19
     d22:	4d 93       	st	X+, r20
     d24:	5c 93       	st	X, r21
     d26:	17 97       	sbiw	r26, 0x07	; 7
     d28:	08 95       	ret
     d2a:	2f 3f       	cpi	r18, 0xFF	; 255
     d2c:	31 05       	cpc	r19, r1
     d2e:	79 f4       	brne	.+30     	; 0xd4e <__unpack_f+0xc2>
     d30:	41 15       	cp	r20, r1
     d32:	51 05       	cpc	r21, r1
     d34:	61 05       	cpc	r22, r1
     d36:	71 05       	cpc	r23, r1
     d38:	19 f4       	brne	.+6      	; 0xd40 <__unpack_f+0xb4>
     d3a:	84 e0       	ldi	r24, 0x04	; 4
     d3c:	8c 93       	st	X, r24
     d3e:	08 95       	ret
     d40:	64 ff       	sbrs	r22, 4
     d42:	03 c0       	rjmp	.+6      	; 0xd4a <__unpack_f+0xbe>
     d44:	81 e0       	ldi	r24, 0x01	; 1
     d46:	8c 93       	st	X, r24
     d48:	12 c0       	rjmp	.+36     	; 0xd6e <__unpack_f+0xe2>
     d4a:	1c 92       	st	X, r1
     d4c:	10 c0       	rjmp	.+32     	; 0xd6e <__unpack_f+0xe2>
     d4e:	2f 57       	subi	r18, 0x7F	; 127
     d50:	30 40       	sbci	r19, 0x00	; 0
     d52:	13 96       	adiw	r26, 0x03	; 3
     d54:	3c 93       	st	X, r19
     d56:	2e 93       	st	-X, r18
     d58:	12 97       	sbiw	r26, 0x02	; 2
     d5a:	83 e0       	ldi	r24, 0x03	; 3
     d5c:	8c 93       	st	X, r24
     d5e:	87 e0       	ldi	r24, 0x07	; 7
     d60:	44 0f       	add	r20, r20
     d62:	55 1f       	adc	r21, r21
     d64:	66 1f       	adc	r22, r22
     d66:	77 1f       	adc	r23, r23
     d68:	8a 95       	dec	r24
     d6a:	d1 f7       	brne	.-12     	; 0xd60 <__unpack_f+0xd4>
     d6c:	70 64       	ori	r23, 0x40	; 64
     d6e:	14 96       	adiw	r26, 0x04	; 4
     d70:	4d 93       	st	X+, r20
     d72:	5d 93       	st	X+, r21
     d74:	6d 93       	st	X+, r22
     d76:	7c 93       	st	X, r23
     d78:	17 97       	sbiw	r26, 0x07	; 7
     d7a:	08 95       	ret

00000d7c <__fpcmp_parts_f>:
     d7c:	1f 93       	push	r17
     d7e:	dc 01       	movw	r26, r24
     d80:	fb 01       	movw	r30, r22
     d82:	9c 91       	ld	r25, X
     d84:	92 30       	cpi	r25, 0x02	; 2
     d86:	08 f4       	brcc	.+2      	; 0xd8a <__fpcmp_parts_f+0xe>
     d88:	47 c0       	rjmp	.+142    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d8a:	80 81       	ld	r24, Z
     d8c:	82 30       	cpi	r24, 0x02	; 2
     d8e:	08 f4       	brcc	.+2      	; 0xd92 <__fpcmp_parts_f+0x16>
     d90:	43 c0       	rjmp	.+134    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d92:	94 30       	cpi	r25, 0x04	; 4
     d94:	51 f4       	brne	.+20     	; 0xdaa <__fpcmp_parts_f+0x2e>
     d96:	11 96       	adiw	r26, 0x01	; 1
     d98:	1c 91       	ld	r17, X
     d9a:	84 30       	cpi	r24, 0x04	; 4
     d9c:	99 f5       	brne	.+102    	; 0xe04 <__fpcmp_parts_f+0x88>
     d9e:	81 81       	ldd	r24, Z+1	; 0x01
     da0:	68 2f       	mov	r22, r24
     da2:	70 e0       	ldi	r23, 0x00	; 0
     da4:	61 1b       	sub	r22, r17
     da6:	71 09       	sbc	r23, r1
     da8:	3f c0       	rjmp	.+126    	; 0xe28 <__fpcmp_parts_f+0xac>
     daa:	84 30       	cpi	r24, 0x04	; 4
     dac:	21 f0       	breq	.+8      	; 0xdb6 <__fpcmp_parts_f+0x3a>
     dae:	92 30       	cpi	r25, 0x02	; 2
     db0:	31 f4       	brne	.+12     	; 0xdbe <__fpcmp_parts_f+0x42>
     db2:	82 30       	cpi	r24, 0x02	; 2
     db4:	b9 f1       	breq	.+110    	; 0xe24 <__fpcmp_parts_f+0xa8>
     db6:	81 81       	ldd	r24, Z+1	; 0x01
     db8:	88 23       	and	r24, r24
     dba:	89 f1       	breq	.+98     	; 0xe1e <__fpcmp_parts_f+0xa2>
     dbc:	2d c0       	rjmp	.+90     	; 0xe18 <__fpcmp_parts_f+0x9c>
     dbe:	11 96       	adiw	r26, 0x01	; 1
     dc0:	1c 91       	ld	r17, X
     dc2:	11 97       	sbiw	r26, 0x01	; 1
     dc4:	82 30       	cpi	r24, 0x02	; 2
     dc6:	f1 f0       	breq	.+60     	; 0xe04 <__fpcmp_parts_f+0x88>
     dc8:	81 81       	ldd	r24, Z+1	; 0x01
     dca:	18 17       	cp	r17, r24
     dcc:	d9 f4       	brne	.+54     	; 0xe04 <__fpcmp_parts_f+0x88>
     dce:	12 96       	adiw	r26, 0x02	; 2
     dd0:	2d 91       	ld	r18, X+
     dd2:	3c 91       	ld	r19, X
     dd4:	13 97       	sbiw	r26, 0x03	; 3
     dd6:	82 81       	ldd	r24, Z+2	; 0x02
     dd8:	93 81       	ldd	r25, Z+3	; 0x03
     dda:	82 17       	cp	r24, r18
     ddc:	93 07       	cpc	r25, r19
     dde:	94 f0       	brlt	.+36     	; 0xe04 <__fpcmp_parts_f+0x88>
     de0:	28 17       	cp	r18, r24
     de2:	39 07       	cpc	r19, r25
     de4:	bc f0       	brlt	.+46     	; 0xe14 <__fpcmp_parts_f+0x98>
     de6:	14 96       	adiw	r26, 0x04	; 4
     de8:	8d 91       	ld	r24, X+
     dea:	9d 91       	ld	r25, X+
     dec:	0d 90       	ld	r0, X+
     dee:	bc 91       	ld	r27, X
     df0:	a0 2d       	mov	r26, r0
     df2:	24 81       	ldd	r18, Z+4	; 0x04
     df4:	35 81       	ldd	r19, Z+5	; 0x05
     df6:	46 81       	ldd	r20, Z+6	; 0x06
     df8:	57 81       	ldd	r21, Z+7	; 0x07
     dfa:	28 17       	cp	r18, r24
     dfc:	39 07       	cpc	r19, r25
     dfe:	4a 07       	cpc	r20, r26
     e00:	5b 07       	cpc	r21, r27
     e02:	18 f4       	brcc	.+6      	; 0xe0a <__fpcmp_parts_f+0x8e>
     e04:	11 23       	and	r17, r17
     e06:	41 f0       	breq	.+16     	; 0xe18 <__fpcmp_parts_f+0x9c>
     e08:	0a c0       	rjmp	.+20     	; 0xe1e <__fpcmp_parts_f+0xa2>
     e0a:	82 17       	cp	r24, r18
     e0c:	93 07       	cpc	r25, r19
     e0e:	a4 07       	cpc	r26, r20
     e10:	b5 07       	cpc	r27, r21
     e12:	40 f4       	brcc	.+16     	; 0xe24 <__fpcmp_parts_f+0xa8>
     e14:	11 23       	and	r17, r17
     e16:	19 f0       	breq	.+6      	; 0xe1e <__fpcmp_parts_f+0xa2>
     e18:	61 e0       	ldi	r22, 0x01	; 1
     e1a:	70 e0       	ldi	r23, 0x00	; 0
     e1c:	05 c0       	rjmp	.+10     	; 0xe28 <__fpcmp_parts_f+0xac>
     e1e:	6f ef       	ldi	r22, 0xFF	; 255
     e20:	7f ef       	ldi	r23, 0xFF	; 255
     e22:	02 c0       	rjmp	.+4      	; 0xe28 <__fpcmp_parts_f+0xac>
     e24:	60 e0       	ldi	r22, 0x00	; 0
     e26:	70 e0       	ldi	r23, 0x00	; 0
     e28:	cb 01       	movw	r24, r22
     e2a:	1f 91       	pop	r17
     e2c:	08 95       	ret

00000e2e <voidSendEnablePulse>:
	DIO_voidSetPinValue(CLCD_DATA_PORT,CLCD_D7_PIN,GET_BIT(Copy_u8Nipple,3));
}
#endif

static void voidSendEnablePulse(void)
{
     e2e:	df 93       	push	r29
     e30:	cf 93       	push	r28
     e32:	cd b7       	in	r28, 0x3d	; 61
     e34:	de b7       	in	r29, 0x3e	; 62
     e36:	2e 97       	sbiw	r28, 0x0e	; 14
     e38:	0f b6       	in	r0, 0x3f	; 63
     e3a:	f8 94       	cli
     e3c:	de bf       	out	0x3e, r29	; 62
     e3e:	0f be       	out	0x3f, r0	; 63
     e40:	cd bf       	out	0x3d, r28	; 61
	/*
	 Send enable pulse 3shan elData elet5znet fe Input/Output Buffer
	 tetn2al lel Instruction Register lo hya kanet command aw tetn2al
	 lel Data Register lo hya kanet Data
	 */
	DIO_voidSetPinValue(CLCD_CTRL_PORT,CLCD_EN_PIN,DIO_HIGH);
     e42:	83 e0       	ldi	r24, 0x03	; 3
     e44:	62 e0       	ldi	r22, 0x02	; 2
     e46:	41 e0       	ldi	r20, 0x01	; 1
     e48:	0e 94 90 0a 	call	0x1520	; 0x1520 <DIO_voidSetPinValue>
     e4c:	80 e0       	ldi	r24, 0x00	; 0
     e4e:	90 e0       	ldi	r25, 0x00	; 0
     e50:	a0 e0       	ldi	r26, 0x00	; 0
     e52:	b0 e4       	ldi	r27, 0x40	; 64
     e54:	8b 87       	std	Y+11, r24	; 0x0b
     e56:	9c 87       	std	Y+12, r25	; 0x0c
     e58:	ad 87       	std	Y+13, r26	; 0x0d
     e5a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     e5c:	6b 85       	ldd	r22, Y+11	; 0x0b
     e5e:	7c 85       	ldd	r23, Y+12	; 0x0c
     e60:	8d 85       	ldd	r24, Y+13	; 0x0d
     e62:	9e 85       	ldd	r25, Y+14	; 0x0e
     e64:	20 e0       	ldi	r18, 0x00	; 0
     e66:	30 e0       	ldi	r19, 0x00	; 0
     e68:	4a ef       	ldi	r20, 0xFA	; 250
     e6a:	54 e4       	ldi	r21, 0x44	; 68
     e6c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     e70:	dc 01       	movw	r26, r24
     e72:	cb 01       	movw	r24, r22
     e74:	8f 83       	std	Y+7, r24	; 0x07
     e76:	98 87       	std	Y+8, r25	; 0x08
     e78:	a9 87       	std	Y+9, r26	; 0x09
     e7a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     e7c:	6f 81       	ldd	r22, Y+7	; 0x07
     e7e:	78 85       	ldd	r23, Y+8	; 0x08
     e80:	89 85       	ldd	r24, Y+9	; 0x09
     e82:	9a 85       	ldd	r25, Y+10	; 0x0a
     e84:	20 e0       	ldi	r18, 0x00	; 0
     e86:	30 e0       	ldi	r19, 0x00	; 0
     e88:	40 e8       	ldi	r20, 0x80	; 128
     e8a:	5f e3       	ldi	r21, 0x3F	; 63
     e8c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
     e90:	88 23       	and	r24, r24
     e92:	2c f4       	brge	.+10     	; 0xe9e <voidSendEnablePulse+0x70>
		__ticks = 1;
     e94:	81 e0       	ldi	r24, 0x01	; 1
     e96:	90 e0       	ldi	r25, 0x00	; 0
     e98:	9e 83       	std	Y+6, r25	; 0x06
     e9a:	8d 83       	std	Y+5, r24	; 0x05
     e9c:	3f c0       	rjmp	.+126    	; 0xf1c <voidSendEnablePulse+0xee>
	else if (__tmp > 65535)
     e9e:	6f 81       	ldd	r22, Y+7	; 0x07
     ea0:	78 85       	ldd	r23, Y+8	; 0x08
     ea2:	89 85       	ldd	r24, Y+9	; 0x09
     ea4:	9a 85       	ldd	r25, Y+10	; 0x0a
     ea6:	20 e0       	ldi	r18, 0x00	; 0
     ea8:	3f ef       	ldi	r19, 0xFF	; 255
     eaa:	4f e7       	ldi	r20, 0x7F	; 127
     eac:	57 e4       	ldi	r21, 0x47	; 71
     eae:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
     eb2:	18 16       	cp	r1, r24
     eb4:	4c f5       	brge	.+82     	; 0xf08 <voidSendEnablePulse+0xda>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     eb6:	6b 85       	ldd	r22, Y+11	; 0x0b
     eb8:	7c 85       	ldd	r23, Y+12	; 0x0c
     eba:	8d 85       	ldd	r24, Y+13	; 0x0d
     ebc:	9e 85       	ldd	r25, Y+14	; 0x0e
     ebe:	20 e0       	ldi	r18, 0x00	; 0
     ec0:	30 e0       	ldi	r19, 0x00	; 0
     ec2:	40 e2       	ldi	r20, 0x20	; 32
     ec4:	51 e4       	ldi	r21, 0x41	; 65
     ec6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     eca:	dc 01       	movw	r26, r24
     ecc:	cb 01       	movw	r24, r22
     ece:	bc 01       	movw	r22, r24
     ed0:	cd 01       	movw	r24, r26
     ed2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     ed6:	dc 01       	movw	r26, r24
     ed8:	cb 01       	movw	r24, r22
     eda:	9e 83       	std	Y+6, r25	; 0x06
     edc:	8d 83       	std	Y+5, r24	; 0x05
     ede:	0f c0       	rjmp	.+30     	; 0xefe <voidSendEnablePulse+0xd0>
     ee0:	88 ec       	ldi	r24, 0xC8	; 200
     ee2:	90 e0       	ldi	r25, 0x00	; 0
     ee4:	9c 83       	std	Y+4, r25	; 0x04
     ee6:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     ee8:	8b 81       	ldd	r24, Y+3	; 0x03
     eea:	9c 81       	ldd	r25, Y+4	; 0x04
     eec:	01 97       	sbiw	r24, 0x01	; 1
     eee:	f1 f7       	brne	.-4      	; 0xeec <voidSendEnablePulse+0xbe>
     ef0:	9c 83       	std	Y+4, r25	; 0x04
     ef2:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     ef4:	8d 81       	ldd	r24, Y+5	; 0x05
     ef6:	9e 81       	ldd	r25, Y+6	; 0x06
     ef8:	01 97       	sbiw	r24, 0x01	; 1
     efa:	9e 83       	std	Y+6, r25	; 0x06
     efc:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     efe:	8d 81       	ldd	r24, Y+5	; 0x05
     f00:	9e 81       	ldd	r25, Y+6	; 0x06
     f02:	00 97       	sbiw	r24, 0x00	; 0
     f04:	69 f7       	brne	.-38     	; 0xee0 <voidSendEnablePulse+0xb2>
     f06:	14 c0       	rjmp	.+40     	; 0xf30 <voidSendEnablePulse+0x102>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     f08:	6f 81       	ldd	r22, Y+7	; 0x07
     f0a:	78 85       	ldd	r23, Y+8	; 0x08
     f0c:	89 85       	ldd	r24, Y+9	; 0x09
     f0e:	9a 85       	ldd	r25, Y+10	; 0x0a
     f10:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     f14:	dc 01       	movw	r26, r24
     f16:	cb 01       	movw	r24, r22
     f18:	9e 83       	std	Y+6, r25	; 0x06
     f1a:	8d 83       	std	Y+5, r24	; 0x05
     f1c:	8d 81       	ldd	r24, Y+5	; 0x05
     f1e:	9e 81       	ldd	r25, Y+6	; 0x06
     f20:	9a 83       	std	Y+2, r25	; 0x02
     f22:	89 83       	std	Y+1, r24	; 0x01
     f24:	89 81       	ldd	r24, Y+1	; 0x01
     f26:	9a 81       	ldd	r25, Y+2	; 0x02
     f28:	01 97       	sbiw	r24, 0x01	; 1
     f2a:	f1 f7       	brne	.-4      	; 0xf28 <voidSendEnablePulse+0xfa>
     f2c:	9a 83       	std	Y+2, r25	; 0x02
     f2e:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	DIO_voidSetPinValue(CLCD_CTRL_PORT,CLCD_EN_PIN,DIO_LOW);
     f30:	83 e0       	ldi	r24, 0x03	; 3
     f32:	62 e0       	ldi	r22, 0x02	; 2
     f34:	40 e0       	ldi	r20, 0x00	; 0
     f36:	0e 94 90 0a 	call	0x1520	; 0x1520 <DIO_voidSetPinValue>
}
     f3a:	2e 96       	adiw	r28, 0x0e	; 14
     f3c:	0f b6       	in	r0, 0x3f	; 63
     f3e:	f8 94       	cli
     f40:	de bf       	out	0x3e, r29	; 62
     f42:	0f be       	out	0x3f, r0	; 63
     f44:	cd bf       	out	0x3d, r28	; 61
     f46:	cf 91       	pop	r28
     f48:	df 91       	pop	r29
     f4a:	08 95       	ret

00000f4c <CLCD_voidSendCommand>:


void CLCD_voidSendCommand(u8 Copy_u8Command)
{
     f4c:	df 93       	push	r29
     f4e:	cf 93       	push	r28
     f50:	0f 92       	push	r0
     f52:	cd b7       	in	r28, 0x3d	; 61
     f54:	de b7       	in	r29, 0x3e	; 62
     f56:	89 83       	std	Y+1, r24	; 0x01
	// RS = 0 low for sending 8 bits data to Instruction Register/
	DIO_voidSetPinValue(CLCD_CTRL_PORT,CLCD_RS_PIN,DIO_LOW);
     f58:	83 e0       	ldi	r24, 0x03	; 3
     f5a:	60 e0       	ldi	r22, 0x00	; 0
     f5c:	40 e0       	ldi	r20, 0x00	; 0
     f5e:	0e 94 90 0a 	call	0x1520	; 0x1520 <DIO_voidSetPinValue>

	// RW = 0 for write
	DIO_voidSetPinValue(CLCD_CTRL_PORT,CLCD_RW_PIN,DIO_LOW);
     f62:	83 e0       	ldi	r24, 0x03	; 3
     f64:	61 e0       	ldi	r22, 0x01	; 1
     f66:	40 e0       	ldi	r20, 0x00	; 0
     f68:	0e 94 90 0a 	call	0x1520	; 0x1520 <DIO_voidSetPinValue>

#if CLCD_OP_MODE == EIGHT_BIT_MODE
	DIO_voidSetPortValue(CLCD_DATA_PORT,Copy_u8Command);
     f6c:	82 e0       	ldi	r24, 0x02	; 2
     f6e:	69 81       	ldd	r22, Y+1	; 0x01
     f70:	0e 94 98 0c 	call	0x1930	; 0x1930 <DIO_voidSetPortValue>
	voidSendEnablePulse();
     f74:	0e 94 17 07 	call	0xe2e	; 0xe2e <voidSendEnablePulse>
	voidSendEnablePulse();

	voidSetLcdHalfDataPort(Copy_u8Command); /*Send the Least Significant 4 bits*/
	voidSendEnablePulse();
#endif
}
     f78:	0f 90       	pop	r0
     f7a:	cf 91       	pop	r28
     f7c:	df 91       	pop	r29
     f7e:	08 95       	ret

00000f80 <CLCD_voidSendData>:

void CLCD_voidSendData(u8 Copy_u8Data)
{
     f80:	df 93       	push	r29
     f82:	cf 93       	push	r28
     f84:	0f 92       	push	r0
     f86:	cd b7       	in	r28, 0x3d	; 61
     f88:	de b7       	in	r29, 0x3e	; 62
     f8a:	89 83       	std	Y+1, r24	; 0x01
	// RS = 1 high for sending 8 bits data to Data Register
	DIO_voidSetPinValue(CLCD_CTRL_PORT,CLCD_RS_PIN,DIO_HIGH);
     f8c:	83 e0       	ldi	r24, 0x03	; 3
     f8e:	60 e0       	ldi	r22, 0x00	; 0
     f90:	41 e0       	ldi	r20, 0x01	; 1
     f92:	0e 94 90 0a 	call	0x1520	; 0x1520 <DIO_voidSetPinValue>

	// RW = 0 for write
	DIO_voidSetPinValue(CLCD_CTRL_PORT,CLCD_RW_PIN,DIO_LOW);
     f96:	83 e0       	ldi	r24, 0x03	; 3
     f98:	61 e0       	ldi	r22, 0x01	; 1
     f9a:	40 e0       	ldi	r20, 0x00	; 0
     f9c:	0e 94 90 0a 	call	0x1520	; 0x1520 <DIO_voidSetPinValue>


#if CLCD_OP_MODE == EIGHT_BIT_MODE
	DIO_voidSetPortValue(CLCD_DATA_PORT,Copy_u8Data);
     fa0:	82 e0       	ldi	r24, 0x02	; 2
     fa2:	69 81       	ldd	r22, Y+1	; 0x01
     fa4:	0e 94 98 0c 	call	0x1930	; 0x1930 <DIO_voidSetPortValue>
	voidSendEnablePulse();
     fa8:	0e 94 17 07 	call	0xe2e	; 0xe2e <voidSendEnablePulse>

	voidSetLcdHalfDataPort(Copy_u8Data); /*Send the Least Significant 4 bits*/
	voidSendEnablePulse();
#endif

}
     fac:	0f 90       	pop	r0
     fae:	cf 91       	pop	r28
     fb0:	df 91       	pop	r29
     fb2:	08 95       	ret

00000fb4 <CLCD_voidInit>:

void CLCD_voidInit(void)
{
     fb4:	df 93       	push	r29
     fb6:	cf 93       	push	r28
     fb8:	cd b7       	in	r28, 0x3d	; 61
     fba:	de b7       	in	r29, 0x3e	; 62
     fbc:	2e 97       	sbiw	r28, 0x0e	; 14
     fbe:	0f b6       	in	r0, 0x3f	; 63
     fc0:	f8 94       	cli
     fc2:	de bf       	out	0x3e, r29	; 62
     fc4:	0f be       	out	0x3f, r0	; 63
     fc6:	cd bf       	out	0x3d, r28	; 61
     fc8:	80 e0       	ldi	r24, 0x00	; 0
     fca:	90 e0       	ldi	r25, 0x00	; 0
     fcc:	a0 ef       	ldi	r26, 0xF0	; 240
     fce:	b1 e4       	ldi	r27, 0x41	; 65
     fd0:	8b 87       	std	Y+11, r24	; 0x0b
     fd2:	9c 87       	std	Y+12, r25	; 0x0c
     fd4:	ad 87       	std	Y+13, r26	; 0x0d
     fd6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     fd8:	6b 85       	ldd	r22, Y+11	; 0x0b
     fda:	7c 85       	ldd	r23, Y+12	; 0x0c
     fdc:	8d 85       	ldd	r24, Y+13	; 0x0d
     fde:	9e 85       	ldd	r25, Y+14	; 0x0e
     fe0:	20 e0       	ldi	r18, 0x00	; 0
     fe2:	30 e0       	ldi	r19, 0x00	; 0
     fe4:	4a ef       	ldi	r20, 0xFA	; 250
     fe6:	54 e4       	ldi	r21, 0x44	; 68
     fe8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     fec:	dc 01       	movw	r26, r24
     fee:	cb 01       	movw	r24, r22
     ff0:	8f 83       	std	Y+7, r24	; 0x07
     ff2:	98 87       	std	Y+8, r25	; 0x08
     ff4:	a9 87       	std	Y+9, r26	; 0x09
     ff6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     ff8:	6f 81       	ldd	r22, Y+7	; 0x07
     ffa:	78 85       	ldd	r23, Y+8	; 0x08
     ffc:	89 85       	ldd	r24, Y+9	; 0x09
     ffe:	9a 85       	ldd	r25, Y+10	; 0x0a
    1000:	20 e0       	ldi	r18, 0x00	; 0
    1002:	30 e0       	ldi	r19, 0x00	; 0
    1004:	40 e8       	ldi	r20, 0x80	; 128
    1006:	5f e3       	ldi	r21, 0x3F	; 63
    1008:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    100c:	88 23       	and	r24, r24
    100e:	2c f4       	brge	.+10     	; 0x101a <CLCD_voidInit+0x66>
		__ticks = 1;
    1010:	81 e0       	ldi	r24, 0x01	; 1
    1012:	90 e0       	ldi	r25, 0x00	; 0
    1014:	9e 83       	std	Y+6, r25	; 0x06
    1016:	8d 83       	std	Y+5, r24	; 0x05
    1018:	3f c0       	rjmp	.+126    	; 0x1098 <CLCD_voidInit+0xe4>
	else if (__tmp > 65535)
    101a:	6f 81       	ldd	r22, Y+7	; 0x07
    101c:	78 85       	ldd	r23, Y+8	; 0x08
    101e:	89 85       	ldd	r24, Y+9	; 0x09
    1020:	9a 85       	ldd	r25, Y+10	; 0x0a
    1022:	20 e0       	ldi	r18, 0x00	; 0
    1024:	3f ef       	ldi	r19, 0xFF	; 255
    1026:	4f e7       	ldi	r20, 0x7F	; 127
    1028:	57 e4       	ldi	r21, 0x47	; 71
    102a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    102e:	18 16       	cp	r1, r24
    1030:	4c f5       	brge	.+82     	; 0x1084 <CLCD_voidInit+0xd0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1032:	6b 85       	ldd	r22, Y+11	; 0x0b
    1034:	7c 85       	ldd	r23, Y+12	; 0x0c
    1036:	8d 85       	ldd	r24, Y+13	; 0x0d
    1038:	9e 85       	ldd	r25, Y+14	; 0x0e
    103a:	20 e0       	ldi	r18, 0x00	; 0
    103c:	30 e0       	ldi	r19, 0x00	; 0
    103e:	40 e2       	ldi	r20, 0x20	; 32
    1040:	51 e4       	ldi	r21, 0x41	; 65
    1042:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1046:	dc 01       	movw	r26, r24
    1048:	cb 01       	movw	r24, r22
    104a:	bc 01       	movw	r22, r24
    104c:	cd 01       	movw	r24, r26
    104e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1052:	dc 01       	movw	r26, r24
    1054:	cb 01       	movw	r24, r22
    1056:	9e 83       	std	Y+6, r25	; 0x06
    1058:	8d 83       	std	Y+5, r24	; 0x05
    105a:	0f c0       	rjmp	.+30     	; 0x107a <CLCD_voidInit+0xc6>
    105c:	88 ec       	ldi	r24, 0xC8	; 200
    105e:	90 e0       	ldi	r25, 0x00	; 0
    1060:	9c 83       	std	Y+4, r25	; 0x04
    1062:	8b 83       	std	Y+3, r24	; 0x03
    1064:	8b 81       	ldd	r24, Y+3	; 0x03
    1066:	9c 81       	ldd	r25, Y+4	; 0x04
    1068:	01 97       	sbiw	r24, 0x01	; 1
    106a:	f1 f7       	brne	.-4      	; 0x1068 <CLCD_voidInit+0xb4>
    106c:	9c 83       	std	Y+4, r25	; 0x04
    106e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1070:	8d 81       	ldd	r24, Y+5	; 0x05
    1072:	9e 81       	ldd	r25, Y+6	; 0x06
    1074:	01 97       	sbiw	r24, 0x01	; 1
    1076:	9e 83       	std	Y+6, r25	; 0x06
    1078:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    107a:	8d 81       	ldd	r24, Y+5	; 0x05
    107c:	9e 81       	ldd	r25, Y+6	; 0x06
    107e:	00 97       	sbiw	r24, 0x00	; 0
    1080:	69 f7       	brne	.-38     	; 0x105c <CLCD_voidInit+0xa8>
    1082:	14 c0       	rjmp	.+40     	; 0x10ac <CLCD_voidInit+0xf8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1084:	6f 81       	ldd	r22, Y+7	; 0x07
    1086:	78 85       	ldd	r23, Y+8	; 0x08
    1088:	89 85       	ldd	r24, Y+9	; 0x09
    108a:	9a 85       	ldd	r25, Y+10	; 0x0a
    108c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1090:	dc 01       	movw	r26, r24
    1092:	cb 01       	movw	r24, r22
    1094:	9e 83       	std	Y+6, r25	; 0x06
    1096:	8d 83       	std	Y+5, r24	; 0x05
    1098:	8d 81       	ldd	r24, Y+5	; 0x05
    109a:	9e 81       	ldd	r25, Y+6	; 0x06
    109c:	9a 83       	std	Y+2, r25	; 0x02
    109e:	89 83       	std	Y+1, r24	; 0x01
    10a0:	89 81       	ldd	r24, Y+1	; 0x01
    10a2:	9a 81       	ldd	r25, Y+2	; 0x02
    10a4:	01 97       	sbiw	r24, 0x01	; 1
    10a6:	f1 f7       	brne	.-4      	; 0x10a4 <CLCD_voidInit+0xf0>
    10a8:	9a 83       	std	Y+2, r25	; 0x02
    10aa:	89 83       	std	Y+1, r24	; 0x01
	 after we power the Lcd we need to delay the lcd before we input any command
	 */
	_delay_ms(30);
#if CLCD_OP_MODE == EIGHT_BIT_MODE
	/*function set*/
	CLCD_voidSendCommand(0b00111100);
    10ac:	8c e3       	ldi	r24, 0x3C	; 60
    10ae:	0e 94 a6 07 	call	0xf4c	; 0xf4c <CLCD_voidSendCommand>
	voidSetLcdHalfDataPort(0b1100);
	voidSendEnablePulse();
#endif

	/* Display on/off command */
	CLCD_voidSendCommand(0b00001100);
    10b2:	8c e0       	ldi	r24, 0x0C	; 12
    10b4:	0e 94 a6 07 	call	0xf4c	; 0xf4c <CLCD_voidSendCommand>

	/*clear all characters on lcd and will start from the first location on the lcd*/
	CLCD_voidSendCommand(0b00000001);
    10b8:	81 e0       	ldi	r24, 0x01	; 1
    10ba:	0e 94 a6 07 	call	0xf4c	; 0xf4c <CLCD_voidSendCommand>
	/* 0x01 da address DDRAM gowah address tany bta3 elspace
	   w eladdress da fe CGROM w gowa elascii value bta3t elspace asln hytkteb
	 */
}
    10be:	2e 96       	adiw	r28, 0x0e	; 14
    10c0:	0f b6       	in	r0, 0x3f	; 63
    10c2:	f8 94       	cli
    10c4:	de bf       	out	0x3e, r29	; 62
    10c6:	0f be       	out	0x3f, r0	; 63
    10c8:	cd bf       	out	0x3d, r28	; 61
    10ca:	cf 91       	pop	r28
    10cc:	df 91       	pop	r29
    10ce:	08 95       	ret

000010d0 <CLCD_voidSendString>:

void CLCD_voidSendString(const char *Copy_chString)
{
    10d0:	df 93       	push	r29
    10d2:	cf 93       	push	r28
    10d4:	00 d0       	rcall	.+0      	; 0x10d6 <CLCD_voidSendString+0x6>
    10d6:	0f 92       	push	r0
    10d8:	cd b7       	in	r28, 0x3d	; 61
    10da:	de b7       	in	r29, 0x3e	; 62
    10dc:	9b 83       	std	Y+3, r25	; 0x03
    10de:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8Counter = 0;
    10e0:	19 82       	std	Y+1, r1	; 0x01
	for(Local_u8Counter =0; Copy_chString[Local_u8Counter] != '\0';Local_u8Counter++)
    10e2:	19 82       	std	Y+1, r1	; 0x01
    10e4:	0e c0       	rjmp	.+28     	; 0x1102 <CLCD_voidSendString+0x32>
	{
		CLCD_voidSendData( Copy_chString[Local_u8Counter] );
    10e6:	89 81       	ldd	r24, Y+1	; 0x01
    10e8:	28 2f       	mov	r18, r24
    10ea:	30 e0       	ldi	r19, 0x00	; 0
    10ec:	8a 81       	ldd	r24, Y+2	; 0x02
    10ee:	9b 81       	ldd	r25, Y+3	; 0x03
    10f0:	fc 01       	movw	r30, r24
    10f2:	e2 0f       	add	r30, r18
    10f4:	f3 1f       	adc	r31, r19
    10f6:	80 81       	ld	r24, Z
    10f8:	0e 94 c0 07 	call	0xf80	; 0xf80 <CLCD_voidSendData>
}

void CLCD_voidSendString(const char *Copy_chString)
{
	u8 Local_u8Counter = 0;
	for(Local_u8Counter =0; Copy_chString[Local_u8Counter] != '\0';Local_u8Counter++)
    10fc:	89 81       	ldd	r24, Y+1	; 0x01
    10fe:	8f 5f       	subi	r24, 0xFF	; 255
    1100:	89 83       	std	Y+1, r24	; 0x01
    1102:	89 81       	ldd	r24, Y+1	; 0x01
    1104:	28 2f       	mov	r18, r24
    1106:	30 e0       	ldi	r19, 0x00	; 0
    1108:	8a 81       	ldd	r24, Y+2	; 0x02
    110a:	9b 81       	ldd	r25, Y+3	; 0x03
    110c:	fc 01       	movw	r30, r24
    110e:	e2 0f       	add	r30, r18
    1110:	f3 1f       	adc	r31, r19
    1112:	80 81       	ld	r24, Z
    1114:	88 23       	and	r24, r24
    1116:	39 f7       	brne	.-50     	; 0x10e6 <CLCD_voidSendString+0x16>
	{
		CLCD_voidSendData( Copy_chString[Local_u8Counter] );
	}
}
    1118:	0f 90       	pop	r0
    111a:	0f 90       	pop	r0
    111c:	0f 90       	pop	r0
    111e:	cf 91       	pop	r28
    1120:	df 91       	pop	r29
    1122:	08 95       	ret

00001124 <CLCD_voidSendNumber>:

void CLCD_voidSendNumber(s32 Copy_s32Number)
{
    1124:	df 93       	push	r29
    1126:	cf 93       	push	r28
    1128:	cd b7       	in	r28, 0x3d	; 61
    112a:	de b7       	in	r29, 0x3e	; 62
    112c:	61 97       	sbiw	r28, 0x11	; 17
    112e:	0f b6       	in	r0, 0x3f	; 63
    1130:	f8 94       	cli
    1132:	de bf       	out	0x3e, r29	; 62
    1134:	0f be       	out	0x3f, r0	; 63
    1136:	cd bf       	out	0x3d, r28	; 61
    1138:	6e 87       	std	Y+14, r22	; 0x0e
    113a:	7f 87       	std	Y+15, r23	; 0x0f
    113c:	88 8b       	std	Y+16, r24	; 0x10
    113e:	99 8b       	std	Y+17, r25	; 0x11
	/*the input number must not contain a zero before the number
	  as the tool chain will implement it as an octal number
	 */
	u8 Local_u8Remainder = 0;
    1140:	1b 82       	std	Y+3, r1	; 0x03
	s8 Local_u8Counter = 0;
    1142:	1a 82       	std	Y+2, r1	; 0x02
	char array[10];

	if(Copy_s32Number == 0)
    1144:	8e 85       	ldd	r24, Y+14	; 0x0e
    1146:	9f 85       	ldd	r25, Y+15	; 0x0f
    1148:	a8 89       	ldd	r26, Y+16	; 0x10
    114a:	b9 89       	ldd	r27, Y+17	; 0x11
    114c:	00 97       	sbiw	r24, 0x00	; 0
    114e:	a1 05       	cpc	r26, r1
    1150:	b1 05       	cpc	r27, r1
    1152:	21 f4       	brne	.+8      	; 0x115c <CLCD_voidSendNumber+0x38>
	{
		CLCD_voidSendData('0');
    1154:	80 e3       	ldi	r24, 0x30	; 48
    1156:	0e 94 c0 07 	call	0xf80	; 0xf80 <CLCD_voidSendData>
    115a:	4c c0       	rjmp	.+152    	; 0x11f4 <CLCD_voidSendNumber+0xd0>
	}
	else if(Copy_s32Number < 0)
    115c:	8e 85       	ldd	r24, Y+14	; 0x0e
    115e:	9f 85       	ldd	r25, Y+15	; 0x0f
    1160:	a8 89       	ldd	r26, Y+16	; 0x10
    1162:	b9 89       	ldd	r27, Y+17	; 0x11
    1164:	bb 23       	and	r27, r27
    1166:	0c f0       	brlt	.+2      	; 0x116a <CLCD_voidSendNumber+0x46>
    1168:	45 c0       	rjmp	.+138    	; 0x11f4 <CLCD_voidSendNumber+0xd0>
	{
		Copy_s32Number = Copy_s32Number * -1;
    116a:	8e 85       	ldd	r24, Y+14	; 0x0e
    116c:	9f 85       	ldd	r25, Y+15	; 0x0f
    116e:	a8 89       	ldd	r26, Y+16	; 0x10
    1170:	b9 89       	ldd	r27, Y+17	; 0x11
    1172:	b0 95       	com	r27
    1174:	a0 95       	com	r26
    1176:	90 95       	com	r25
    1178:	81 95       	neg	r24
    117a:	9f 4f       	sbci	r25, 0xFF	; 255
    117c:	af 4f       	sbci	r26, 0xFF	; 255
    117e:	bf 4f       	sbci	r27, 0xFF	; 255
    1180:	8e 87       	std	Y+14, r24	; 0x0e
    1182:	9f 87       	std	Y+15, r25	; 0x0f
    1184:	a8 8b       	std	Y+16, r26	; 0x10
    1186:	b9 8b       	std	Y+17, r27	; 0x11
		CLCD_voidSendData('-');
    1188:	8d e2       	ldi	r24, 0x2D	; 45
    118a:	0e 94 c0 07 	call	0xf80	; 0xf80 <CLCD_voidSendData>
    118e:	32 c0       	rjmp	.+100    	; 0x11f4 <CLCD_voidSendNumber+0xd0>
	}

	while(Copy_s32Number != 0)
	{
		Local_u8Remainder  = Copy_s32Number % 10;
    1190:	8e 85       	ldd	r24, Y+14	; 0x0e
    1192:	9f 85       	ldd	r25, Y+15	; 0x0f
    1194:	a8 89       	ldd	r26, Y+16	; 0x10
    1196:	b9 89       	ldd	r27, Y+17	; 0x11
    1198:	2a e0       	ldi	r18, 0x0A	; 10
    119a:	30 e0       	ldi	r19, 0x00	; 0
    119c:	40 e0       	ldi	r20, 0x00	; 0
    119e:	50 e0       	ldi	r21, 0x00	; 0
    11a0:	bc 01       	movw	r22, r24
    11a2:	cd 01       	movw	r24, r26
    11a4:	0e 94 b1 11 	call	0x2362	; 0x2362 <__divmodsi4>
    11a8:	dc 01       	movw	r26, r24
    11aa:	cb 01       	movw	r24, r22
    11ac:	8b 83       	std	Y+3, r24	; 0x03
		array[Local_u8Counter] = Local_u8Remainder + 0x30; //0x30=48
    11ae:	8a 81       	ldd	r24, Y+2	; 0x02
    11b0:	28 2f       	mov	r18, r24
    11b2:	33 27       	eor	r19, r19
    11b4:	27 fd       	sbrc	r18, 7
    11b6:	30 95       	com	r19
    11b8:	8b 81       	ldd	r24, Y+3	; 0x03
    11ba:	48 2f       	mov	r20, r24
    11bc:	40 5d       	subi	r20, 0xD0	; 208
    11be:	ce 01       	movw	r24, r28
    11c0:	04 96       	adiw	r24, 0x04	; 4
    11c2:	fc 01       	movw	r30, r24
    11c4:	e2 0f       	add	r30, r18
    11c6:	f3 1f       	adc	r31, r19
    11c8:	40 83       	st	Z, r20
		Copy_s32Number = Copy_s32Number / 10;
    11ca:	8e 85       	ldd	r24, Y+14	; 0x0e
    11cc:	9f 85       	ldd	r25, Y+15	; 0x0f
    11ce:	a8 89       	ldd	r26, Y+16	; 0x10
    11d0:	b9 89       	ldd	r27, Y+17	; 0x11
    11d2:	2a e0       	ldi	r18, 0x0A	; 10
    11d4:	30 e0       	ldi	r19, 0x00	; 0
    11d6:	40 e0       	ldi	r20, 0x00	; 0
    11d8:	50 e0       	ldi	r21, 0x00	; 0
    11da:	bc 01       	movw	r22, r24
    11dc:	cd 01       	movw	r24, r26
    11de:	0e 94 b1 11 	call	0x2362	; 0x2362 <__divmodsi4>
    11e2:	da 01       	movw	r26, r20
    11e4:	c9 01       	movw	r24, r18
    11e6:	8e 87       	std	Y+14, r24	; 0x0e
    11e8:	9f 87       	std	Y+15, r25	; 0x0f
    11ea:	a8 8b       	std	Y+16, r26	; 0x10
    11ec:	b9 8b       	std	Y+17, r27	; 0x11
		Local_u8Counter++;
    11ee:	8a 81       	ldd	r24, Y+2	; 0x02
    11f0:	8f 5f       	subi	r24, 0xFF	; 255
    11f2:	8a 83       	std	Y+2, r24	; 0x02
	{
		Copy_s32Number = Copy_s32Number * -1;
		CLCD_voidSendData('-');
	}

	while(Copy_s32Number != 0)
    11f4:	8e 85       	ldd	r24, Y+14	; 0x0e
    11f6:	9f 85       	ldd	r25, Y+15	; 0x0f
    11f8:	a8 89       	ldd	r26, Y+16	; 0x10
    11fa:	b9 89       	ldd	r27, Y+17	; 0x11
    11fc:	00 97       	sbiw	r24, 0x00	; 0
    11fe:	a1 05       	cpc	r26, r1
    1200:	b1 05       	cpc	r27, r1
    1202:	31 f6       	brne	.-116    	; 0x1190 <CLCD_voidSendNumber+0x6c>
		array[Local_u8Counter] = Local_u8Remainder + 0x30; //0x30=48
		Copy_s32Number = Copy_s32Number / 10;
		Local_u8Counter++;
	}
	/*lazem a3ml Local_s8Counter2 signed 3shan yb2a negative*/
	for(s8 Local_s8Counter2 =Local_u8Counter-1; Local_s8Counter2>=0;Local_s8Counter2--)
    1204:	8a 81       	ldd	r24, Y+2	; 0x02
    1206:	81 50       	subi	r24, 0x01	; 1
    1208:	89 83       	std	Y+1, r24	; 0x01
    120a:	10 c0       	rjmp	.+32     	; 0x122c <CLCD_voidSendNumber+0x108>
	{
		CLCD_voidSendData(array[Local_s8Counter2]);
    120c:	89 81       	ldd	r24, Y+1	; 0x01
    120e:	28 2f       	mov	r18, r24
    1210:	33 27       	eor	r19, r19
    1212:	27 fd       	sbrc	r18, 7
    1214:	30 95       	com	r19
    1216:	ce 01       	movw	r24, r28
    1218:	04 96       	adiw	r24, 0x04	; 4
    121a:	fc 01       	movw	r30, r24
    121c:	e2 0f       	add	r30, r18
    121e:	f3 1f       	adc	r31, r19
    1220:	80 81       	ld	r24, Z
    1222:	0e 94 c0 07 	call	0xf80	; 0xf80 <CLCD_voidSendData>
		array[Local_u8Counter] = Local_u8Remainder + 0x30; //0x30=48
		Copy_s32Number = Copy_s32Number / 10;
		Local_u8Counter++;
	}
	/*lazem a3ml Local_s8Counter2 signed 3shan yb2a negative*/
	for(s8 Local_s8Counter2 =Local_u8Counter-1; Local_s8Counter2>=0;Local_s8Counter2--)
    1226:	89 81       	ldd	r24, Y+1	; 0x01
    1228:	81 50       	subi	r24, 0x01	; 1
    122a:	89 83       	std	Y+1, r24	; 0x01
    122c:	89 81       	ldd	r24, Y+1	; 0x01
    122e:	88 23       	and	r24, r24
    1230:	6c f7       	brge	.-38     	; 0x120c <CLCD_voidSendNumber+0xe8>
	{
		CLCD_voidSendData(array[Local_s8Counter2]);
	}
}
    1232:	61 96       	adiw	r28, 0x11	; 17
    1234:	0f b6       	in	r0, 0x3f	; 63
    1236:	f8 94       	cli
    1238:	de bf       	out	0x3e, r29	; 62
    123a:	0f be       	out	0x3f, r0	; 63
    123c:	cd bf       	out	0x3d, r28	; 61
    123e:	cf 91       	pop	r28
    1240:	df 91       	pop	r29
    1242:	08 95       	ret

00001244 <CLCD_voidSetPosition>:

void CLCD_voidSetPosition(u8 Copy_u8Row , u8 Copy_u8Col)
{
    1244:	df 93       	push	r29
    1246:	cf 93       	push	r28
    1248:	00 d0       	rcall	.+0      	; 0x124a <CLCD_voidSetPosition+0x6>
    124a:	0f 92       	push	r0
    124c:	cd b7       	in	r28, 0x3d	; 61
    124e:	de b7       	in	r29, 0x3e	; 62
    1250:	8a 83       	std	Y+2, r24	; 0x02
    1252:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8DDRAMAddress;

	if(Copy_u8Row == 0u)
    1254:	8a 81       	ldd	r24, Y+2	; 0x02
    1256:	88 23       	and	r24, r24
    1258:	19 f4       	brne	.+6      	; 0x1260 <CLCD_voidSetPosition+0x1c>
	{
		Local_u8DDRAMAddress = Copy_u8Col;
    125a:	8b 81       	ldd	r24, Y+3	; 0x03
    125c:	89 83       	std	Y+1, r24	; 0x01
    125e:	06 c0       	rjmp	.+12     	; 0x126c <CLCD_voidSetPosition+0x28>
	}
	else if(Copy_u8Row == 1u)
    1260:	8a 81       	ldd	r24, Y+2	; 0x02
    1262:	81 30       	cpi	r24, 0x01	; 1
    1264:	19 f4       	brne	.+6      	; 0x126c <CLCD_voidSetPosition+0x28>
	{
		Local_u8DDRAMAddress = 0x40 + Copy_u8Col; // 0x40in hexa or 64 in decimal
    1266:	8b 81       	ldd	r24, Y+3	; 0x03
    1268:	80 5c       	subi	r24, 0xC0	; 192
    126a:	89 83       	std	Y+1, r24	; 0x01
	}

	/*Set bit no 7 by 1 for Set DDRAM Address */
	Local_u8DDRAMAddress = (Local_u8DDRAMAddress) | (1<<7u);
    126c:	89 81       	ldd	r24, Y+1	; 0x01
    126e:	80 68       	ori	r24, 0x80	; 128
    1270:	89 83       	std	Y+1, r24	; 0x01

	CLCD_voidSendCommand(Local_u8DDRAMAddress);
    1272:	89 81       	ldd	r24, Y+1	; 0x01
    1274:	0e 94 a6 07 	call	0xf4c	; 0xf4c <CLCD_voidSendCommand>
}
    1278:	0f 90       	pop	r0
    127a:	0f 90       	pop	r0
    127c:	0f 90       	pop	r0
    127e:	cf 91       	pop	r28
    1280:	df 91       	pop	r29
    1282:	08 95       	ret

00001284 <CLCD_voidSendSpecialCharacter>:

void CLCD_voidSendSpecialCharacter(u8 *Copy_pu8Pattern,u8 Copy_u8PatternNumber,u8 Copy_u8Row,u8 Copy_u8Col)
{
    1284:	df 93       	push	r29
    1286:	cf 93       	push	r28
    1288:	cd b7       	in	r28, 0x3d	; 61
    128a:	de b7       	in	r29, 0x3e	; 62
    128c:	28 97       	sbiw	r28, 0x08	; 8
    128e:	0f b6       	in	r0, 0x3f	; 63
    1290:	f8 94       	cli
    1292:	de bf       	out	0x3e, r29	; 62
    1294:	0f be       	out	0x3f, r0	; 63
    1296:	cd bf       	out	0x3d, r28	; 61
    1298:	9d 83       	std	Y+5, r25	; 0x05
    129a:	8c 83       	std	Y+4, r24	; 0x04
    129c:	6e 83       	std	Y+6, r22	; 0x06
    129e:	4f 83       	std	Y+7, r20	; 0x07
    12a0:	28 87       	std	Y+8, r18	; 0x08
	u8 Local_u8CGRAMAddress = Copy_u8PatternNumber * 8;
    12a2:	8e 81       	ldd	r24, Y+6	; 0x06
    12a4:	88 2f       	mov	r24, r24
    12a6:	90 e0       	ldi	r25, 0x00	; 0
    12a8:	88 0f       	add	r24, r24
    12aa:	99 1f       	adc	r25, r25
    12ac:	88 0f       	add	r24, r24
    12ae:	99 1f       	adc	r25, r25
    12b0:	88 0f       	add	r24, r24
    12b2:	99 1f       	adc	r25, r25
    12b4:	8b 83       	std	Y+3, r24	; 0x03
	Local_u8CGRAMAddress = Local_u8CGRAMAddress | (1<<6);
    12b6:	8b 81       	ldd	r24, Y+3	; 0x03
    12b8:	80 64       	ori	r24, 0x40	; 64
    12ba:	8b 83       	std	Y+3, r24	; 0x03
	Local_u8CGRAMAddress = Local_u8CGRAMAddress | (0<<7);
	CLCD_voidSendCommand(Local_u8CGRAMAddress);
    12bc:	8b 81       	ldd	r24, Y+3	; 0x03
    12be:	0e 94 a6 07 	call	0xf4c	; 0xf4c <CLCD_voidSendCommand>

	/*write the pattern into CGRAM*/
	for(int i=0;i<8;i++)
    12c2:	1a 82       	std	Y+2, r1	; 0x02
    12c4:	19 82       	std	Y+1, r1	; 0x01
    12c6:	0f c0       	rjmp	.+30     	; 0x12e6 <CLCD_voidSendSpecialCharacter+0x62>
	{
		CLCD_voidSendData(Copy_pu8Pattern[i]);
    12c8:	29 81       	ldd	r18, Y+1	; 0x01
    12ca:	3a 81       	ldd	r19, Y+2	; 0x02
    12cc:	8c 81       	ldd	r24, Y+4	; 0x04
    12ce:	9d 81       	ldd	r25, Y+5	; 0x05
    12d0:	fc 01       	movw	r30, r24
    12d2:	e2 0f       	add	r30, r18
    12d4:	f3 1f       	adc	r31, r19
    12d6:	80 81       	ld	r24, Z
    12d8:	0e 94 c0 07 	call	0xf80	; 0xf80 <CLCD_voidSendData>
	Local_u8CGRAMAddress = Local_u8CGRAMAddress | (1<<6);
	Local_u8CGRAMAddress = Local_u8CGRAMAddress | (0<<7);
	CLCD_voidSendCommand(Local_u8CGRAMAddress);

	/*write the pattern into CGRAM*/
	for(int i=0;i<8;i++)
    12dc:	89 81       	ldd	r24, Y+1	; 0x01
    12de:	9a 81       	ldd	r25, Y+2	; 0x02
    12e0:	01 96       	adiw	r24, 0x01	; 1
    12e2:	9a 83       	std	Y+2, r25	; 0x02
    12e4:	89 83       	std	Y+1, r24	; 0x01
    12e6:	89 81       	ldd	r24, Y+1	; 0x01
    12e8:	9a 81       	ldd	r25, Y+2	; 0x02
    12ea:	88 30       	cpi	r24, 0x08	; 8
    12ec:	91 05       	cpc	r25, r1
    12ee:	64 f3       	brlt	.-40     	; 0x12c8 <CLCD_voidSendSpecialCharacter+0x44>
	{
		CLCD_voidSendData(Copy_pu8Pattern[i]);
	}

	/*Go to DDRAM to Display the pattern */
	CLCD_voidSetPosition(Copy_u8Row,Copy_u8Col);
    12f0:	8f 81       	ldd	r24, Y+7	; 0x07
    12f2:	68 85       	ldd	r22, Y+8	; 0x08
    12f4:	0e 94 22 09 	call	0x1244	; 0x1244 <CLCD_voidSetPosition>

	/*Display the pattern written inside CGRAM*/
	CLCD_voidSendData(Copy_u8PatternNumber);
    12f8:	8e 81       	ldd	r24, Y+6	; 0x06
    12fa:	0e 94 c0 07 	call	0xf80	; 0xf80 <CLCD_voidSendData>

}
    12fe:	28 96       	adiw	r28, 0x08	; 8
    1300:	0f b6       	in	r0, 0x3f	; 63
    1302:	f8 94       	cli
    1304:	de bf       	out	0x3e, r29	; 62
    1306:	0f be       	out	0x3f, r0	; 63
    1308:	cd bf       	out	0x3d, r28	; 61
    130a:	cf 91       	pop	r28
    130c:	df 91       	pop	r29
    130e:	08 95       	ret

00001310 <DIO_voidSetPinDirection>:
#include "DIO_interface.h"
#include "DIO_private.h"


void DIO_voidSetPinDirection(u8 Copy_u8PortID,u8 Copy_u8PinID,u8 Copy_u8Direction)
{
    1310:	df 93       	push	r29
    1312:	cf 93       	push	r28
    1314:	cd b7       	in	r28, 0x3d	; 61
    1316:	de b7       	in	r29, 0x3e	; 62
    1318:	29 97       	sbiw	r28, 0x09	; 9
    131a:	0f b6       	in	r0, 0x3f	; 63
    131c:	f8 94       	cli
    131e:	de bf       	out	0x3e, r29	; 62
    1320:	0f be       	out	0x3f, r0	; 63
    1322:	cd bf       	out	0x3d, r28	; 61
    1324:	89 83       	std	Y+1, r24	; 0x01
    1326:	6a 83       	std	Y+2, r22	; 0x02
    1328:	4b 83       	std	Y+3, r20	; 0x03
	switch(Copy_u8Direction)
    132a:	8b 81       	ldd	r24, Y+3	; 0x03
    132c:	28 2f       	mov	r18, r24
    132e:	30 e0       	ldi	r19, 0x00	; 0
    1330:	39 87       	std	Y+9, r19	; 0x09
    1332:	28 87       	std	Y+8, r18	; 0x08
    1334:	88 85       	ldd	r24, Y+8	; 0x08
    1336:	99 85       	ldd	r25, Y+9	; 0x09
    1338:	00 97       	sbiw	r24, 0x00	; 0
    133a:	09 f4       	brne	.+2      	; 0x133e <DIO_voidSetPinDirection+0x2e>
    133c:	75 c0       	rjmp	.+234    	; 0x1428 <DIO_voidSetPinDirection+0x118>
    133e:	28 85       	ldd	r18, Y+8	; 0x08
    1340:	39 85       	ldd	r19, Y+9	; 0x09
    1342:	21 30       	cpi	r18, 0x01	; 1
    1344:	31 05       	cpc	r19, r1
    1346:	09 f0       	breq	.+2      	; 0x134a <DIO_voidSetPinDirection+0x3a>
    1348:	e2 c0       	rjmp	.+452    	; 0x150e <DIO_voidSetPinDirection+0x1fe>
	{
	case DIO_OUTPUT:
		switch(Copy_u8PortID)
    134a:	89 81       	ldd	r24, Y+1	; 0x01
    134c:	28 2f       	mov	r18, r24
    134e:	30 e0       	ldi	r19, 0x00	; 0
    1350:	3f 83       	std	Y+7, r19	; 0x07
    1352:	2e 83       	std	Y+6, r18	; 0x06
    1354:	8e 81       	ldd	r24, Y+6	; 0x06
    1356:	9f 81       	ldd	r25, Y+7	; 0x07
    1358:	81 30       	cpi	r24, 0x01	; 1
    135a:	91 05       	cpc	r25, r1
    135c:	49 f1       	breq	.+82     	; 0x13b0 <DIO_voidSetPinDirection+0xa0>
    135e:	2e 81       	ldd	r18, Y+6	; 0x06
    1360:	3f 81       	ldd	r19, Y+7	; 0x07
    1362:	22 30       	cpi	r18, 0x02	; 2
    1364:	31 05       	cpc	r19, r1
    1366:	2c f4       	brge	.+10     	; 0x1372 <DIO_voidSetPinDirection+0x62>
    1368:	8e 81       	ldd	r24, Y+6	; 0x06
    136a:	9f 81       	ldd	r25, Y+7	; 0x07
    136c:	00 97       	sbiw	r24, 0x00	; 0
    136e:	61 f0       	breq	.+24     	; 0x1388 <DIO_voidSetPinDirection+0x78>
    1370:	ce c0       	rjmp	.+412    	; 0x150e <DIO_voidSetPinDirection+0x1fe>
    1372:	2e 81       	ldd	r18, Y+6	; 0x06
    1374:	3f 81       	ldd	r19, Y+7	; 0x07
    1376:	22 30       	cpi	r18, 0x02	; 2
    1378:	31 05       	cpc	r19, r1
    137a:	71 f1       	breq	.+92     	; 0x13d8 <DIO_voidSetPinDirection+0xc8>
    137c:	8e 81       	ldd	r24, Y+6	; 0x06
    137e:	9f 81       	ldd	r25, Y+7	; 0x07
    1380:	83 30       	cpi	r24, 0x03	; 3
    1382:	91 05       	cpc	r25, r1
    1384:	e9 f1       	breq	.+122    	; 0x1400 <DIO_voidSetPinDirection+0xf0>
    1386:	c3 c0       	rjmp	.+390    	; 0x150e <DIO_voidSetPinDirection+0x1fe>
		{
		case DIO_PORTA: SET_BIT(DDRA_REG,Copy_u8PinID);break;
    1388:	aa e3       	ldi	r26, 0x3A	; 58
    138a:	b0 e0       	ldi	r27, 0x00	; 0
    138c:	ea e3       	ldi	r30, 0x3A	; 58
    138e:	f0 e0       	ldi	r31, 0x00	; 0
    1390:	80 81       	ld	r24, Z
    1392:	48 2f       	mov	r20, r24
    1394:	8a 81       	ldd	r24, Y+2	; 0x02
    1396:	28 2f       	mov	r18, r24
    1398:	30 e0       	ldi	r19, 0x00	; 0
    139a:	81 e0       	ldi	r24, 0x01	; 1
    139c:	90 e0       	ldi	r25, 0x00	; 0
    139e:	02 2e       	mov	r0, r18
    13a0:	02 c0       	rjmp	.+4      	; 0x13a6 <DIO_voidSetPinDirection+0x96>
    13a2:	88 0f       	add	r24, r24
    13a4:	99 1f       	adc	r25, r25
    13a6:	0a 94       	dec	r0
    13a8:	e2 f7       	brpl	.-8      	; 0x13a2 <DIO_voidSetPinDirection+0x92>
    13aa:	84 2b       	or	r24, r20
    13ac:	8c 93       	st	X, r24
    13ae:	af c0       	rjmp	.+350    	; 0x150e <DIO_voidSetPinDirection+0x1fe>
		case DIO_PORTB: SET_BIT(DDRB_REG,Copy_u8PinID);break;
    13b0:	a7 e3       	ldi	r26, 0x37	; 55
    13b2:	b0 e0       	ldi	r27, 0x00	; 0
    13b4:	e7 e3       	ldi	r30, 0x37	; 55
    13b6:	f0 e0       	ldi	r31, 0x00	; 0
    13b8:	80 81       	ld	r24, Z
    13ba:	48 2f       	mov	r20, r24
    13bc:	8a 81       	ldd	r24, Y+2	; 0x02
    13be:	28 2f       	mov	r18, r24
    13c0:	30 e0       	ldi	r19, 0x00	; 0
    13c2:	81 e0       	ldi	r24, 0x01	; 1
    13c4:	90 e0       	ldi	r25, 0x00	; 0
    13c6:	02 2e       	mov	r0, r18
    13c8:	02 c0       	rjmp	.+4      	; 0x13ce <DIO_voidSetPinDirection+0xbe>
    13ca:	88 0f       	add	r24, r24
    13cc:	99 1f       	adc	r25, r25
    13ce:	0a 94       	dec	r0
    13d0:	e2 f7       	brpl	.-8      	; 0x13ca <DIO_voidSetPinDirection+0xba>
    13d2:	84 2b       	or	r24, r20
    13d4:	8c 93       	st	X, r24
    13d6:	9b c0       	rjmp	.+310    	; 0x150e <DIO_voidSetPinDirection+0x1fe>
		case DIO_PORTC: SET_BIT(DDRC_REG,Copy_u8PinID);break;
    13d8:	a4 e3       	ldi	r26, 0x34	; 52
    13da:	b0 e0       	ldi	r27, 0x00	; 0
    13dc:	e4 e3       	ldi	r30, 0x34	; 52
    13de:	f0 e0       	ldi	r31, 0x00	; 0
    13e0:	80 81       	ld	r24, Z
    13e2:	48 2f       	mov	r20, r24
    13e4:	8a 81       	ldd	r24, Y+2	; 0x02
    13e6:	28 2f       	mov	r18, r24
    13e8:	30 e0       	ldi	r19, 0x00	; 0
    13ea:	81 e0       	ldi	r24, 0x01	; 1
    13ec:	90 e0       	ldi	r25, 0x00	; 0
    13ee:	02 2e       	mov	r0, r18
    13f0:	02 c0       	rjmp	.+4      	; 0x13f6 <DIO_voidSetPinDirection+0xe6>
    13f2:	88 0f       	add	r24, r24
    13f4:	99 1f       	adc	r25, r25
    13f6:	0a 94       	dec	r0
    13f8:	e2 f7       	brpl	.-8      	; 0x13f2 <DIO_voidSetPinDirection+0xe2>
    13fa:	84 2b       	or	r24, r20
    13fc:	8c 93       	st	X, r24
    13fe:	87 c0       	rjmp	.+270    	; 0x150e <DIO_voidSetPinDirection+0x1fe>
		case DIO_PORTD: SET_BIT(DDRD_REG,Copy_u8PinID);break;
    1400:	a1 e3       	ldi	r26, 0x31	; 49
    1402:	b0 e0       	ldi	r27, 0x00	; 0
    1404:	e1 e3       	ldi	r30, 0x31	; 49
    1406:	f0 e0       	ldi	r31, 0x00	; 0
    1408:	80 81       	ld	r24, Z
    140a:	48 2f       	mov	r20, r24
    140c:	8a 81       	ldd	r24, Y+2	; 0x02
    140e:	28 2f       	mov	r18, r24
    1410:	30 e0       	ldi	r19, 0x00	; 0
    1412:	81 e0       	ldi	r24, 0x01	; 1
    1414:	90 e0       	ldi	r25, 0x00	; 0
    1416:	02 2e       	mov	r0, r18
    1418:	02 c0       	rjmp	.+4      	; 0x141e <DIO_voidSetPinDirection+0x10e>
    141a:	88 0f       	add	r24, r24
    141c:	99 1f       	adc	r25, r25
    141e:	0a 94       	dec	r0
    1420:	e2 f7       	brpl	.-8      	; 0x141a <DIO_voidSetPinDirection+0x10a>
    1422:	84 2b       	or	r24, r20
    1424:	8c 93       	st	X, r24
    1426:	73 c0       	rjmp	.+230    	; 0x150e <DIO_voidSetPinDirection+0x1fe>
		}
		break;
		case DIO_INPUT:
			switch(Copy_u8PortID)
    1428:	89 81       	ldd	r24, Y+1	; 0x01
    142a:	28 2f       	mov	r18, r24
    142c:	30 e0       	ldi	r19, 0x00	; 0
    142e:	3d 83       	std	Y+5, r19	; 0x05
    1430:	2c 83       	std	Y+4, r18	; 0x04
    1432:	8c 81       	ldd	r24, Y+4	; 0x04
    1434:	9d 81       	ldd	r25, Y+5	; 0x05
    1436:	81 30       	cpi	r24, 0x01	; 1
    1438:	91 05       	cpc	r25, r1
    143a:	59 f1       	breq	.+86     	; 0x1492 <DIO_voidSetPinDirection+0x182>
    143c:	2c 81       	ldd	r18, Y+4	; 0x04
    143e:	3d 81       	ldd	r19, Y+5	; 0x05
    1440:	22 30       	cpi	r18, 0x02	; 2
    1442:	31 05       	cpc	r19, r1
    1444:	2c f4       	brge	.+10     	; 0x1450 <DIO_voidSetPinDirection+0x140>
    1446:	8c 81       	ldd	r24, Y+4	; 0x04
    1448:	9d 81       	ldd	r25, Y+5	; 0x05
    144a:	00 97       	sbiw	r24, 0x00	; 0
    144c:	69 f0       	breq	.+26     	; 0x1468 <DIO_voidSetPinDirection+0x158>
    144e:	5f c0       	rjmp	.+190    	; 0x150e <DIO_voidSetPinDirection+0x1fe>
    1450:	2c 81       	ldd	r18, Y+4	; 0x04
    1452:	3d 81       	ldd	r19, Y+5	; 0x05
    1454:	22 30       	cpi	r18, 0x02	; 2
    1456:	31 05       	cpc	r19, r1
    1458:	89 f1       	breq	.+98     	; 0x14bc <DIO_voidSetPinDirection+0x1ac>
    145a:	8c 81       	ldd	r24, Y+4	; 0x04
    145c:	9d 81       	ldd	r25, Y+5	; 0x05
    145e:	83 30       	cpi	r24, 0x03	; 3
    1460:	91 05       	cpc	r25, r1
    1462:	09 f4       	brne	.+2      	; 0x1466 <DIO_voidSetPinDirection+0x156>
    1464:	40 c0       	rjmp	.+128    	; 0x14e6 <DIO_voidSetPinDirection+0x1d6>
    1466:	53 c0       	rjmp	.+166    	; 0x150e <DIO_voidSetPinDirection+0x1fe>
			{
			case DIO_PORTA: CLR_BIT(DDRA_REG,Copy_u8PinID);break;
    1468:	aa e3       	ldi	r26, 0x3A	; 58
    146a:	b0 e0       	ldi	r27, 0x00	; 0
    146c:	ea e3       	ldi	r30, 0x3A	; 58
    146e:	f0 e0       	ldi	r31, 0x00	; 0
    1470:	80 81       	ld	r24, Z
    1472:	48 2f       	mov	r20, r24
    1474:	8a 81       	ldd	r24, Y+2	; 0x02
    1476:	28 2f       	mov	r18, r24
    1478:	30 e0       	ldi	r19, 0x00	; 0
    147a:	81 e0       	ldi	r24, 0x01	; 1
    147c:	90 e0       	ldi	r25, 0x00	; 0
    147e:	02 2e       	mov	r0, r18
    1480:	02 c0       	rjmp	.+4      	; 0x1486 <DIO_voidSetPinDirection+0x176>
    1482:	88 0f       	add	r24, r24
    1484:	99 1f       	adc	r25, r25
    1486:	0a 94       	dec	r0
    1488:	e2 f7       	brpl	.-8      	; 0x1482 <DIO_voidSetPinDirection+0x172>
    148a:	80 95       	com	r24
    148c:	84 23       	and	r24, r20
    148e:	8c 93       	st	X, r24
    1490:	3e c0       	rjmp	.+124    	; 0x150e <DIO_voidSetPinDirection+0x1fe>
			case DIO_PORTB: CLR_BIT(DDRB_REG,Copy_u8PinID);break;
    1492:	a7 e3       	ldi	r26, 0x37	; 55
    1494:	b0 e0       	ldi	r27, 0x00	; 0
    1496:	e7 e3       	ldi	r30, 0x37	; 55
    1498:	f0 e0       	ldi	r31, 0x00	; 0
    149a:	80 81       	ld	r24, Z
    149c:	48 2f       	mov	r20, r24
    149e:	8a 81       	ldd	r24, Y+2	; 0x02
    14a0:	28 2f       	mov	r18, r24
    14a2:	30 e0       	ldi	r19, 0x00	; 0
    14a4:	81 e0       	ldi	r24, 0x01	; 1
    14a6:	90 e0       	ldi	r25, 0x00	; 0
    14a8:	02 2e       	mov	r0, r18
    14aa:	02 c0       	rjmp	.+4      	; 0x14b0 <DIO_voidSetPinDirection+0x1a0>
    14ac:	88 0f       	add	r24, r24
    14ae:	99 1f       	adc	r25, r25
    14b0:	0a 94       	dec	r0
    14b2:	e2 f7       	brpl	.-8      	; 0x14ac <DIO_voidSetPinDirection+0x19c>
    14b4:	80 95       	com	r24
    14b6:	84 23       	and	r24, r20
    14b8:	8c 93       	st	X, r24
    14ba:	29 c0       	rjmp	.+82     	; 0x150e <DIO_voidSetPinDirection+0x1fe>
			case DIO_PORTC: CLR_BIT(DDRC_REG,Copy_u8PinID);break;
    14bc:	a4 e3       	ldi	r26, 0x34	; 52
    14be:	b0 e0       	ldi	r27, 0x00	; 0
    14c0:	e4 e3       	ldi	r30, 0x34	; 52
    14c2:	f0 e0       	ldi	r31, 0x00	; 0
    14c4:	80 81       	ld	r24, Z
    14c6:	48 2f       	mov	r20, r24
    14c8:	8a 81       	ldd	r24, Y+2	; 0x02
    14ca:	28 2f       	mov	r18, r24
    14cc:	30 e0       	ldi	r19, 0x00	; 0
    14ce:	81 e0       	ldi	r24, 0x01	; 1
    14d0:	90 e0       	ldi	r25, 0x00	; 0
    14d2:	02 2e       	mov	r0, r18
    14d4:	02 c0       	rjmp	.+4      	; 0x14da <DIO_voidSetPinDirection+0x1ca>
    14d6:	88 0f       	add	r24, r24
    14d8:	99 1f       	adc	r25, r25
    14da:	0a 94       	dec	r0
    14dc:	e2 f7       	brpl	.-8      	; 0x14d6 <DIO_voidSetPinDirection+0x1c6>
    14de:	80 95       	com	r24
    14e0:	84 23       	and	r24, r20
    14e2:	8c 93       	st	X, r24
    14e4:	14 c0       	rjmp	.+40     	; 0x150e <DIO_voidSetPinDirection+0x1fe>
			case DIO_PORTD: CLR_BIT(DDRD_REG,Copy_u8PinID);break;
    14e6:	a1 e3       	ldi	r26, 0x31	; 49
    14e8:	b0 e0       	ldi	r27, 0x00	; 0
    14ea:	e1 e3       	ldi	r30, 0x31	; 49
    14ec:	f0 e0       	ldi	r31, 0x00	; 0
    14ee:	80 81       	ld	r24, Z
    14f0:	48 2f       	mov	r20, r24
    14f2:	8a 81       	ldd	r24, Y+2	; 0x02
    14f4:	28 2f       	mov	r18, r24
    14f6:	30 e0       	ldi	r19, 0x00	; 0
    14f8:	81 e0       	ldi	r24, 0x01	; 1
    14fa:	90 e0       	ldi	r25, 0x00	; 0
    14fc:	02 2e       	mov	r0, r18
    14fe:	02 c0       	rjmp	.+4      	; 0x1504 <DIO_voidSetPinDirection+0x1f4>
    1500:	88 0f       	add	r24, r24
    1502:	99 1f       	adc	r25, r25
    1504:	0a 94       	dec	r0
    1506:	e2 f7       	brpl	.-8      	; 0x1500 <DIO_voidSetPinDirection+0x1f0>
    1508:	80 95       	com	r24
    150a:	84 23       	and	r24, r20
    150c:	8c 93       	st	X, r24
			}
			break;
	}
}
    150e:	29 96       	adiw	r28, 0x09	; 9
    1510:	0f b6       	in	r0, 0x3f	; 63
    1512:	f8 94       	cli
    1514:	de bf       	out	0x3e, r29	; 62
    1516:	0f be       	out	0x3f, r0	; 63
    1518:	cd bf       	out	0x3d, r28	; 61
    151a:	cf 91       	pop	r28
    151c:	df 91       	pop	r29
    151e:	08 95       	ret

00001520 <DIO_voidSetPinValue>:

void DIO_voidSetPinValue(u8 Copy_u8PortID, u8 Copy_u8PinID, u8 Copy_u8Value)
{
    1520:	df 93       	push	r29
    1522:	cf 93       	push	r28
    1524:	cd b7       	in	r28, 0x3d	; 61
    1526:	de b7       	in	r29, 0x3e	; 62
    1528:	29 97       	sbiw	r28, 0x09	; 9
    152a:	0f b6       	in	r0, 0x3f	; 63
    152c:	f8 94       	cli
    152e:	de bf       	out	0x3e, r29	; 62
    1530:	0f be       	out	0x3f, r0	; 63
    1532:	cd bf       	out	0x3d, r28	; 61
    1534:	89 83       	std	Y+1, r24	; 0x01
    1536:	6a 83       	std	Y+2, r22	; 0x02
    1538:	4b 83       	std	Y+3, r20	; 0x03
	switch(Copy_u8Value)
    153a:	8b 81       	ldd	r24, Y+3	; 0x03
    153c:	28 2f       	mov	r18, r24
    153e:	30 e0       	ldi	r19, 0x00	; 0
    1540:	39 87       	std	Y+9, r19	; 0x09
    1542:	28 87       	std	Y+8, r18	; 0x08
    1544:	88 85       	ldd	r24, Y+8	; 0x08
    1546:	99 85       	ldd	r25, Y+9	; 0x09
    1548:	00 97       	sbiw	r24, 0x00	; 0
    154a:	09 f4       	brne	.+2      	; 0x154e <DIO_voidSetPinValue+0x2e>
    154c:	75 c0       	rjmp	.+234    	; 0x1638 <DIO_voidSetPinValue+0x118>
    154e:	28 85       	ldd	r18, Y+8	; 0x08
    1550:	39 85       	ldd	r19, Y+9	; 0x09
    1552:	21 30       	cpi	r18, 0x01	; 1
    1554:	31 05       	cpc	r19, r1
    1556:	09 f0       	breq	.+2      	; 0x155a <DIO_voidSetPinValue+0x3a>
    1558:	e2 c0       	rjmp	.+452    	; 0x171e <DIO_voidSetPinValue+0x1fe>
	{
	case DIO_HIGH:
		switch(Copy_u8PortID)
    155a:	89 81       	ldd	r24, Y+1	; 0x01
    155c:	28 2f       	mov	r18, r24
    155e:	30 e0       	ldi	r19, 0x00	; 0
    1560:	3f 83       	std	Y+7, r19	; 0x07
    1562:	2e 83       	std	Y+6, r18	; 0x06
    1564:	8e 81       	ldd	r24, Y+6	; 0x06
    1566:	9f 81       	ldd	r25, Y+7	; 0x07
    1568:	81 30       	cpi	r24, 0x01	; 1
    156a:	91 05       	cpc	r25, r1
    156c:	49 f1       	breq	.+82     	; 0x15c0 <DIO_voidSetPinValue+0xa0>
    156e:	2e 81       	ldd	r18, Y+6	; 0x06
    1570:	3f 81       	ldd	r19, Y+7	; 0x07
    1572:	22 30       	cpi	r18, 0x02	; 2
    1574:	31 05       	cpc	r19, r1
    1576:	2c f4       	brge	.+10     	; 0x1582 <DIO_voidSetPinValue+0x62>
    1578:	8e 81       	ldd	r24, Y+6	; 0x06
    157a:	9f 81       	ldd	r25, Y+7	; 0x07
    157c:	00 97       	sbiw	r24, 0x00	; 0
    157e:	61 f0       	breq	.+24     	; 0x1598 <DIO_voidSetPinValue+0x78>
    1580:	ce c0       	rjmp	.+412    	; 0x171e <DIO_voidSetPinValue+0x1fe>
    1582:	2e 81       	ldd	r18, Y+6	; 0x06
    1584:	3f 81       	ldd	r19, Y+7	; 0x07
    1586:	22 30       	cpi	r18, 0x02	; 2
    1588:	31 05       	cpc	r19, r1
    158a:	71 f1       	breq	.+92     	; 0x15e8 <DIO_voidSetPinValue+0xc8>
    158c:	8e 81       	ldd	r24, Y+6	; 0x06
    158e:	9f 81       	ldd	r25, Y+7	; 0x07
    1590:	83 30       	cpi	r24, 0x03	; 3
    1592:	91 05       	cpc	r25, r1
    1594:	e9 f1       	breq	.+122    	; 0x1610 <DIO_voidSetPinValue+0xf0>
    1596:	c3 c0       	rjmp	.+390    	; 0x171e <DIO_voidSetPinValue+0x1fe>
		{
		case DIO_PORTA:SET_BIT(PORTA_REG,Copy_u8PinID);break;
    1598:	ab e3       	ldi	r26, 0x3B	; 59
    159a:	b0 e0       	ldi	r27, 0x00	; 0
    159c:	eb e3       	ldi	r30, 0x3B	; 59
    159e:	f0 e0       	ldi	r31, 0x00	; 0
    15a0:	80 81       	ld	r24, Z
    15a2:	48 2f       	mov	r20, r24
    15a4:	8a 81       	ldd	r24, Y+2	; 0x02
    15a6:	28 2f       	mov	r18, r24
    15a8:	30 e0       	ldi	r19, 0x00	; 0
    15aa:	81 e0       	ldi	r24, 0x01	; 1
    15ac:	90 e0       	ldi	r25, 0x00	; 0
    15ae:	02 2e       	mov	r0, r18
    15b0:	02 c0       	rjmp	.+4      	; 0x15b6 <DIO_voidSetPinValue+0x96>
    15b2:	88 0f       	add	r24, r24
    15b4:	99 1f       	adc	r25, r25
    15b6:	0a 94       	dec	r0
    15b8:	e2 f7       	brpl	.-8      	; 0x15b2 <DIO_voidSetPinValue+0x92>
    15ba:	84 2b       	or	r24, r20
    15bc:	8c 93       	st	X, r24
    15be:	af c0       	rjmp	.+350    	; 0x171e <DIO_voidSetPinValue+0x1fe>
		case DIO_PORTB:SET_BIT(PORTB_REG,Copy_u8PinID);break;
    15c0:	a8 e3       	ldi	r26, 0x38	; 56
    15c2:	b0 e0       	ldi	r27, 0x00	; 0
    15c4:	e8 e3       	ldi	r30, 0x38	; 56
    15c6:	f0 e0       	ldi	r31, 0x00	; 0
    15c8:	80 81       	ld	r24, Z
    15ca:	48 2f       	mov	r20, r24
    15cc:	8a 81       	ldd	r24, Y+2	; 0x02
    15ce:	28 2f       	mov	r18, r24
    15d0:	30 e0       	ldi	r19, 0x00	; 0
    15d2:	81 e0       	ldi	r24, 0x01	; 1
    15d4:	90 e0       	ldi	r25, 0x00	; 0
    15d6:	02 2e       	mov	r0, r18
    15d8:	02 c0       	rjmp	.+4      	; 0x15de <DIO_voidSetPinValue+0xbe>
    15da:	88 0f       	add	r24, r24
    15dc:	99 1f       	adc	r25, r25
    15de:	0a 94       	dec	r0
    15e0:	e2 f7       	brpl	.-8      	; 0x15da <DIO_voidSetPinValue+0xba>
    15e2:	84 2b       	or	r24, r20
    15e4:	8c 93       	st	X, r24
    15e6:	9b c0       	rjmp	.+310    	; 0x171e <DIO_voidSetPinValue+0x1fe>
		case DIO_PORTC:SET_BIT(PORTC_REG,Copy_u8PinID);break;
    15e8:	a5 e3       	ldi	r26, 0x35	; 53
    15ea:	b0 e0       	ldi	r27, 0x00	; 0
    15ec:	e5 e3       	ldi	r30, 0x35	; 53
    15ee:	f0 e0       	ldi	r31, 0x00	; 0
    15f0:	80 81       	ld	r24, Z
    15f2:	48 2f       	mov	r20, r24
    15f4:	8a 81       	ldd	r24, Y+2	; 0x02
    15f6:	28 2f       	mov	r18, r24
    15f8:	30 e0       	ldi	r19, 0x00	; 0
    15fa:	81 e0       	ldi	r24, 0x01	; 1
    15fc:	90 e0       	ldi	r25, 0x00	; 0
    15fe:	02 2e       	mov	r0, r18
    1600:	02 c0       	rjmp	.+4      	; 0x1606 <DIO_voidSetPinValue+0xe6>
    1602:	88 0f       	add	r24, r24
    1604:	99 1f       	adc	r25, r25
    1606:	0a 94       	dec	r0
    1608:	e2 f7       	brpl	.-8      	; 0x1602 <DIO_voidSetPinValue+0xe2>
    160a:	84 2b       	or	r24, r20
    160c:	8c 93       	st	X, r24
    160e:	87 c0       	rjmp	.+270    	; 0x171e <DIO_voidSetPinValue+0x1fe>
		case DIO_PORTD:SET_BIT(PORTD_REG,Copy_u8PinID);break;
    1610:	a2 e3       	ldi	r26, 0x32	; 50
    1612:	b0 e0       	ldi	r27, 0x00	; 0
    1614:	e2 e3       	ldi	r30, 0x32	; 50
    1616:	f0 e0       	ldi	r31, 0x00	; 0
    1618:	80 81       	ld	r24, Z
    161a:	48 2f       	mov	r20, r24
    161c:	8a 81       	ldd	r24, Y+2	; 0x02
    161e:	28 2f       	mov	r18, r24
    1620:	30 e0       	ldi	r19, 0x00	; 0
    1622:	81 e0       	ldi	r24, 0x01	; 1
    1624:	90 e0       	ldi	r25, 0x00	; 0
    1626:	02 2e       	mov	r0, r18
    1628:	02 c0       	rjmp	.+4      	; 0x162e <DIO_voidSetPinValue+0x10e>
    162a:	88 0f       	add	r24, r24
    162c:	99 1f       	adc	r25, r25
    162e:	0a 94       	dec	r0
    1630:	e2 f7       	brpl	.-8      	; 0x162a <DIO_voidSetPinValue+0x10a>
    1632:	84 2b       	or	r24, r20
    1634:	8c 93       	st	X, r24
    1636:	73 c0       	rjmp	.+230    	; 0x171e <DIO_voidSetPinValue+0x1fe>
		}
		break;
	case DIO_LOW:
		switch(Copy_u8PortID)
    1638:	89 81       	ldd	r24, Y+1	; 0x01
    163a:	28 2f       	mov	r18, r24
    163c:	30 e0       	ldi	r19, 0x00	; 0
    163e:	3d 83       	std	Y+5, r19	; 0x05
    1640:	2c 83       	std	Y+4, r18	; 0x04
    1642:	8c 81       	ldd	r24, Y+4	; 0x04
    1644:	9d 81       	ldd	r25, Y+5	; 0x05
    1646:	81 30       	cpi	r24, 0x01	; 1
    1648:	91 05       	cpc	r25, r1
    164a:	59 f1       	breq	.+86     	; 0x16a2 <DIO_voidSetPinValue+0x182>
    164c:	2c 81       	ldd	r18, Y+4	; 0x04
    164e:	3d 81       	ldd	r19, Y+5	; 0x05
    1650:	22 30       	cpi	r18, 0x02	; 2
    1652:	31 05       	cpc	r19, r1
    1654:	2c f4       	brge	.+10     	; 0x1660 <DIO_voidSetPinValue+0x140>
    1656:	8c 81       	ldd	r24, Y+4	; 0x04
    1658:	9d 81       	ldd	r25, Y+5	; 0x05
    165a:	00 97       	sbiw	r24, 0x00	; 0
    165c:	69 f0       	breq	.+26     	; 0x1678 <DIO_voidSetPinValue+0x158>
    165e:	5f c0       	rjmp	.+190    	; 0x171e <DIO_voidSetPinValue+0x1fe>
    1660:	2c 81       	ldd	r18, Y+4	; 0x04
    1662:	3d 81       	ldd	r19, Y+5	; 0x05
    1664:	22 30       	cpi	r18, 0x02	; 2
    1666:	31 05       	cpc	r19, r1
    1668:	89 f1       	breq	.+98     	; 0x16cc <DIO_voidSetPinValue+0x1ac>
    166a:	8c 81       	ldd	r24, Y+4	; 0x04
    166c:	9d 81       	ldd	r25, Y+5	; 0x05
    166e:	83 30       	cpi	r24, 0x03	; 3
    1670:	91 05       	cpc	r25, r1
    1672:	09 f4       	brne	.+2      	; 0x1676 <DIO_voidSetPinValue+0x156>
    1674:	40 c0       	rjmp	.+128    	; 0x16f6 <DIO_voidSetPinValue+0x1d6>
    1676:	53 c0       	rjmp	.+166    	; 0x171e <DIO_voidSetPinValue+0x1fe>
		{
		case DIO_PORTA:CLR_BIT(PORTA_REG,Copy_u8PinID);break;
    1678:	ab e3       	ldi	r26, 0x3B	; 59
    167a:	b0 e0       	ldi	r27, 0x00	; 0
    167c:	eb e3       	ldi	r30, 0x3B	; 59
    167e:	f0 e0       	ldi	r31, 0x00	; 0
    1680:	80 81       	ld	r24, Z
    1682:	48 2f       	mov	r20, r24
    1684:	8a 81       	ldd	r24, Y+2	; 0x02
    1686:	28 2f       	mov	r18, r24
    1688:	30 e0       	ldi	r19, 0x00	; 0
    168a:	81 e0       	ldi	r24, 0x01	; 1
    168c:	90 e0       	ldi	r25, 0x00	; 0
    168e:	02 2e       	mov	r0, r18
    1690:	02 c0       	rjmp	.+4      	; 0x1696 <DIO_voidSetPinValue+0x176>
    1692:	88 0f       	add	r24, r24
    1694:	99 1f       	adc	r25, r25
    1696:	0a 94       	dec	r0
    1698:	e2 f7       	brpl	.-8      	; 0x1692 <DIO_voidSetPinValue+0x172>
    169a:	80 95       	com	r24
    169c:	84 23       	and	r24, r20
    169e:	8c 93       	st	X, r24
    16a0:	3e c0       	rjmp	.+124    	; 0x171e <DIO_voidSetPinValue+0x1fe>
		case DIO_PORTB:CLR_BIT(PORTB_REG,Copy_u8PinID);break;
    16a2:	a8 e3       	ldi	r26, 0x38	; 56
    16a4:	b0 e0       	ldi	r27, 0x00	; 0
    16a6:	e8 e3       	ldi	r30, 0x38	; 56
    16a8:	f0 e0       	ldi	r31, 0x00	; 0
    16aa:	80 81       	ld	r24, Z
    16ac:	48 2f       	mov	r20, r24
    16ae:	8a 81       	ldd	r24, Y+2	; 0x02
    16b0:	28 2f       	mov	r18, r24
    16b2:	30 e0       	ldi	r19, 0x00	; 0
    16b4:	81 e0       	ldi	r24, 0x01	; 1
    16b6:	90 e0       	ldi	r25, 0x00	; 0
    16b8:	02 2e       	mov	r0, r18
    16ba:	02 c0       	rjmp	.+4      	; 0x16c0 <DIO_voidSetPinValue+0x1a0>
    16bc:	88 0f       	add	r24, r24
    16be:	99 1f       	adc	r25, r25
    16c0:	0a 94       	dec	r0
    16c2:	e2 f7       	brpl	.-8      	; 0x16bc <DIO_voidSetPinValue+0x19c>
    16c4:	80 95       	com	r24
    16c6:	84 23       	and	r24, r20
    16c8:	8c 93       	st	X, r24
    16ca:	29 c0       	rjmp	.+82     	; 0x171e <DIO_voidSetPinValue+0x1fe>
		case DIO_PORTC:CLR_BIT(PORTC_REG,Copy_u8PinID);break;
    16cc:	a5 e3       	ldi	r26, 0x35	; 53
    16ce:	b0 e0       	ldi	r27, 0x00	; 0
    16d0:	e5 e3       	ldi	r30, 0x35	; 53
    16d2:	f0 e0       	ldi	r31, 0x00	; 0
    16d4:	80 81       	ld	r24, Z
    16d6:	48 2f       	mov	r20, r24
    16d8:	8a 81       	ldd	r24, Y+2	; 0x02
    16da:	28 2f       	mov	r18, r24
    16dc:	30 e0       	ldi	r19, 0x00	; 0
    16de:	81 e0       	ldi	r24, 0x01	; 1
    16e0:	90 e0       	ldi	r25, 0x00	; 0
    16e2:	02 2e       	mov	r0, r18
    16e4:	02 c0       	rjmp	.+4      	; 0x16ea <DIO_voidSetPinValue+0x1ca>
    16e6:	88 0f       	add	r24, r24
    16e8:	99 1f       	adc	r25, r25
    16ea:	0a 94       	dec	r0
    16ec:	e2 f7       	brpl	.-8      	; 0x16e6 <DIO_voidSetPinValue+0x1c6>
    16ee:	80 95       	com	r24
    16f0:	84 23       	and	r24, r20
    16f2:	8c 93       	st	X, r24
    16f4:	14 c0       	rjmp	.+40     	; 0x171e <DIO_voidSetPinValue+0x1fe>
		case DIO_PORTD:CLR_BIT(PORTD_REG,Copy_u8PinID);break;
    16f6:	a2 e3       	ldi	r26, 0x32	; 50
    16f8:	b0 e0       	ldi	r27, 0x00	; 0
    16fa:	e2 e3       	ldi	r30, 0x32	; 50
    16fc:	f0 e0       	ldi	r31, 0x00	; 0
    16fe:	80 81       	ld	r24, Z
    1700:	48 2f       	mov	r20, r24
    1702:	8a 81       	ldd	r24, Y+2	; 0x02
    1704:	28 2f       	mov	r18, r24
    1706:	30 e0       	ldi	r19, 0x00	; 0
    1708:	81 e0       	ldi	r24, 0x01	; 1
    170a:	90 e0       	ldi	r25, 0x00	; 0
    170c:	02 2e       	mov	r0, r18
    170e:	02 c0       	rjmp	.+4      	; 0x1714 <DIO_voidSetPinValue+0x1f4>
    1710:	88 0f       	add	r24, r24
    1712:	99 1f       	adc	r25, r25
    1714:	0a 94       	dec	r0
    1716:	e2 f7       	brpl	.-8      	; 0x1710 <DIO_voidSetPinValue+0x1f0>
    1718:	80 95       	com	r24
    171a:	84 23       	and	r24, r20
    171c:	8c 93       	st	X, r24
		}
		break;
	}
}
    171e:	29 96       	adiw	r28, 0x09	; 9
    1720:	0f b6       	in	r0, 0x3f	; 63
    1722:	f8 94       	cli
    1724:	de bf       	out	0x3e, r29	; 62
    1726:	0f be       	out	0x3f, r0	; 63
    1728:	cd bf       	out	0x3d, r28	; 61
    172a:	cf 91       	pop	r28
    172c:	df 91       	pop	r29
    172e:	08 95       	ret

00001730 <DIO_u8GetPinValue>:

u8 DIO_u8GetPinValue(u8 Copy_u8PortID, u8 Copy_u8PinID)
{
    1730:	df 93       	push	r29
    1732:	cf 93       	push	r28
    1734:	00 d0       	rcall	.+0      	; 0x1736 <DIO_u8GetPinValue+0x6>
    1736:	00 d0       	rcall	.+0      	; 0x1738 <DIO_u8GetPinValue+0x8>
    1738:	0f 92       	push	r0
    173a:	cd b7       	in	r28, 0x3d	; 61
    173c:	de b7       	in	r29, 0x3e	; 62
    173e:	8a 83       	std	Y+2, r24	; 0x02
    1740:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ReturnedValue = 255;
    1742:	8f ef       	ldi	r24, 0xFF	; 255
    1744:	89 83       	std	Y+1, r24	; 0x01

	switch(Copy_u8PortID)
    1746:	8a 81       	ldd	r24, Y+2	; 0x02
    1748:	28 2f       	mov	r18, r24
    174a:	30 e0       	ldi	r19, 0x00	; 0
    174c:	3d 83       	std	Y+5, r19	; 0x05
    174e:	2c 83       	std	Y+4, r18	; 0x04
    1750:	4c 81       	ldd	r20, Y+4	; 0x04
    1752:	5d 81       	ldd	r21, Y+5	; 0x05
    1754:	41 30       	cpi	r20, 0x01	; 1
    1756:	51 05       	cpc	r21, r1
    1758:	41 f1       	breq	.+80     	; 0x17aa <DIO_u8GetPinValue+0x7a>
    175a:	8c 81       	ldd	r24, Y+4	; 0x04
    175c:	9d 81       	ldd	r25, Y+5	; 0x05
    175e:	82 30       	cpi	r24, 0x02	; 2
    1760:	91 05       	cpc	r25, r1
    1762:	34 f4       	brge	.+12     	; 0x1770 <DIO_u8GetPinValue+0x40>
    1764:	2c 81       	ldd	r18, Y+4	; 0x04
    1766:	3d 81       	ldd	r19, Y+5	; 0x05
    1768:	21 15       	cp	r18, r1
    176a:	31 05       	cpc	r19, r1
    176c:	61 f0       	breq	.+24     	; 0x1786 <DIO_u8GetPinValue+0x56>
    176e:	52 c0       	rjmp	.+164    	; 0x1814 <DIO_u8GetPinValue+0xe4>
    1770:	4c 81       	ldd	r20, Y+4	; 0x04
    1772:	5d 81       	ldd	r21, Y+5	; 0x05
    1774:	42 30       	cpi	r20, 0x02	; 2
    1776:	51 05       	cpc	r21, r1
    1778:	51 f1       	breq	.+84     	; 0x17ce <DIO_u8GetPinValue+0x9e>
    177a:	8c 81       	ldd	r24, Y+4	; 0x04
    177c:	9d 81       	ldd	r25, Y+5	; 0x05
    177e:	83 30       	cpi	r24, 0x03	; 3
    1780:	91 05       	cpc	r25, r1
    1782:	b9 f1       	breq	.+110    	; 0x17f2 <DIO_u8GetPinValue+0xc2>
    1784:	47 c0       	rjmp	.+142    	; 0x1814 <DIO_u8GetPinValue+0xe4>
	{
	case DIO_PORTA: Local_u8ReturnedValue = GET_BIT(PINA_REG,Copy_u8PinID);break;
    1786:	e9 e3       	ldi	r30, 0x39	; 57
    1788:	f0 e0       	ldi	r31, 0x00	; 0
    178a:	80 81       	ld	r24, Z
    178c:	28 2f       	mov	r18, r24
    178e:	30 e0       	ldi	r19, 0x00	; 0
    1790:	8b 81       	ldd	r24, Y+3	; 0x03
    1792:	88 2f       	mov	r24, r24
    1794:	90 e0       	ldi	r25, 0x00	; 0
    1796:	a9 01       	movw	r20, r18
    1798:	02 c0       	rjmp	.+4      	; 0x179e <DIO_u8GetPinValue+0x6e>
    179a:	55 95       	asr	r21
    179c:	47 95       	ror	r20
    179e:	8a 95       	dec	r24
    17a0:	e2 f7       	brpl	.-8      	; 0x179a <DIO_u8GetPinValue+0x6a>
    17a2:	ca 01       	movw	r24, r20
    17a4:	81 70       	andi	r24, 0x01	; 1
    17a6:	89 83       	std	Y+1, r24	; 0x01
    17a8:	35 c0       	rjmp	.+106    	; 0x1814 <DIO_u8GetPinValue+0xe4>
	case DIO_PORTB: Local_u8ReturnedValue = GET_BIT(PINB_REG,Copy_u8PinID);break;
    17aa:	e6 e3       	ldi	r30, 0x36	; 54
    17ac:	f0 e0       	ldi	r31, 0x00	; 0
    17ae:	80 81       	ld	r24, Z
    17b0:	28 2f       	mov	r18, r24
    17b2:	30 e0       	ldi	r19, 0x00	; 0
    17b4:	8b 81       	ldd	r24, Y+3	; 0x03
    17b6:	88 2f       	mov	r24, r24
    17b8:	90 e0       	ldi	r25, 0x00	; 0
    17ba:	a9 01       	movw	r20, r18
    17bc:	02 c0       	rjmp	.+4      	; 0x17c2 <DIO_u8GetPinValue+0x92>
    17be:	55 95       	asr	r21
    17c0:	47 95       	ror	r20
    17c2:	8a 95       	dec	r24
    17c4:	e2 f7       	brpl	.-8      	; 0x17be <DIO_u8GetPinValue+0x8e>
    17c6:	ca 01       	movw	r24, r20
    17c8:	81 70       	andi	r24, 0x01	; 1
    17ca:	89 83       	std	Y+1, r24	; 0x01
    17cc:	23 c0       	rjmp	.+70     	; 0x1814 <DIO_u8GetPinValue+0xe4>
	case DIO_PORTC: Local_u8ReturnedValue = GET_BIT(PINC_REG,Copy_u8PinID);break;
    17ce:	e3 e3       	ldi	r30, 0x33	; 51
    17d0:	f0 e0       	ldi	r31, 0x00	; 0
    17d2:	80 81       	ld	r24, Z
    17d4:	28 2f       	mov	r18, r24
    17d6:	30 e0       	ldi	r19, 0x00	; 0
    17d8:	8b 81       	ldd	r24, Y+3	; 0x03
    17da:	88 2f       	mov	r24, r24
    17dc:	90 e0       	ldi	r25, 0x00	; 0
    17de:	a9 01       	movw	r20, r18
    17e0:	02 c0       	rjmp	.+4      	; 0x17e6 <DIO_u8GetPinValue+0xb6>
    17e2:	55 95       	asr	r21
    17e4:	47 95       	ror	r20
    17e6:	8a 95       	dec	r24
    17e8:	e2 f7       	brpl	.-8      	; 0x17e2 <DIO_u8GetPinValue+0xb2>
    17ea:	ca 01       	movw	r24, r20
    17ec:	81 70       	andi	r24, 0x01	; 1
    17ee:	89 83       	std	Y+1, r24	; 0x01
    17f0:	11 c0       	rjmp	.+34     	; 0x1814 <DIO_u8GetPinValue+0xe4>
	case DIO_PORTD: Local_u8ReturnedValue = GET_BIT(PIND_REG,Copy_u8PinID);break;
    17f2:	e0 e3       	ldi	r30, 0x30	; 48
    17f4:	f0 e0       	ldi	r31, 0x00	; 0
    17f6:	80 81       	ld	r24, Z
    17f8:	28 2f       	mov	r18, r24
    17fa:	30 e0       	ldi	r19, 0x00	; 0
    17fc:	8b 81       	ldd	r24, Y+3	; 0x03
    17fe:	88 2f       	mov	r24, r24
    1800:	90 e0       	ldi	r25, 0x00	; 0
    1802:	a9 01       	movw	r20, r18
    1804:	02 c0       	rjmp	.+4      	; 0x180a <DIO_u8GetPinValue+0xda>
    1806:	55 95       	asr	r21
    1808:	47 95       	ror	r20
    180a:	8a 95       	dec	r24
    180c:	e2 f7       	brpl	.-8      	; 0x1806 <DIO_u8GetPinValue+0xd6>
    180e:	ca 01       	movw	r24, r20
    1810:	81 70       	andi	r24, 0x01	; 1
    1812:	89 83       	std	Y+1, r24	; 0x01
	default: break;
	}
	return Local_u8ReturnedValue;
    1814:	89 81       	ldd	r24, Y+1	; 0x01
}
    1816:	0f 90       	pop	r0
    1818:	0f 90       	pop	r0
    181a:	0f 90       	pop	r0
    181c:	0f 90       	pop	r0
    181e:	0f 90       	pop	r0
    1820:	cf 91       	pop	r28
    1822:	df 91       	pop	r29
    1824:	08 95       	ret

00001826 <DIO_voidSetPortDirection>:

void DIO_voidSetPortDirection(u8 Copy_u8PortID,u8 Copy_u8Direction)
{
    1826:	df 93       	push	r29
    1828:	cf 93       	push	r28
    182a:	cd b7       	in	r28, 0x3d	; 61
    182c:	de b7       	in	r29, 0x3e	; 62
    182e:	28 97       	sbiw	r28, 0x08	; 8
    1830:	0f b6       	in	r0, 0x3f	; 63
    1832:	f8 94       	cli
    1834:	de bf       	out	0x3e, r29	; 62
    1836:	0f be       	out	0x3f, r0	; 63
    1838:	cd bf       	out	0x3d, r28	; 61
    183a:	89 83       	std	Y+1, r24	; 0x01
    183c:	6a 83       	std	Y+2, r22	; 0x02
	switch(Copy_u8Direction)
    183e:	8a 81       	ldd	r24, Y+2	; 0x02
    1840:	28 2f       	mov	r18, r24
    1842:	30 e0       	ldi	r19, 0x00	; 0
    1844:	38 87       	std	Y+8, r19	; 0x08
    1846:	2f 83       	std	Y+7, r18	; 0x07
    1848:	8f 81       	ldd	r24, Y+7	; 0x07
    184a:	98 85       	ldd	r25, Y+8	; 0x08
    184c:	00 97       	sbiw	r24, 0x00	; 0
    184e:	c9 f1       	breq	.+114    	; 0x18c2 <DIO_voidSetPortDirection+0x9c>
    1850:	2f 81       	ldd	r18, Y+7	; 0x07
    1852:	38 85       	ldd	r19, Y+8	; 0x08
    1854:	21 30       	cpi	r18, 0x01	; 1
    1856:	31 05       	cpc	r19, r1
    1858:	09 f0       	breq	.+2      	; 0x185c <DIO_voidSetPortDirection+0x36>
    185a:	61 c0       	rjmp	.+194    	; 0x191e <DIO_voidSetPortDirection+0xf8>
	{
	case DIO_OUTPUT:
		switch(Copy_u8PortID)
    185c:	89 81       	ldd	r24, Y+1	; 0x01
    185e:	28 2f       	mov	r18, r24
    1860:	30 e0       	ldi	r19, 0x00	; 0
    1862:	3e 83       	std	Y+6, r19	; 0x06
    1864:	2d 83       	std	Y+5, r18	; 0x05
    1866:	8d 81       	ldd	r24, Y+5	; 0x05
    1868:	9e 81       	ldd	r25, Y+6	; 0x06
    186a:	81 30       	cpi	r24, 0x01	; 1
    186c:	91 05       	cpc	r25, r1
    186e:	d1 f0       	breq	.+52     	; 0x18a4 <DIO_voidSetPortDirection+0x7e>
    1870:	2d 81       	ldd	r18, Y+5	; 0x05
    1872:	3e 81       	ldd	r19, Y+6	; 0x06
    1874:	22 30       	cpi	r18, 0x02	; 2
    1876:	31 05       	cpc	r19, r1
    1878:	2c f4       	brge	.+10     	; 0x1884 <DIO_voidSetPortDirection+0x5e>
    187a:	8d 81       	ldd	r24, Y+5	; 0x05
    187c:	9e 81       	ldd	r25, Y+6	; 0x06
    187e:	00 97       	sbiw	r24, 0x00	; 0
    1880:	61 f0       	breq	.+24     	; 0x189a <DIO_voidSetPortDirection+0x74>
    1882:	4d c0       	rjmp	.+154    	; 0x191e <DIO_voidSetPortDirection+0xf8>
    1884:	2d 81       	ldd	r18, Y+5	; 0x05
    1886:	3e 81       	ldd	r19, Y+6	; 0x06
    1888:	22 30       	cpi	r18, 0x02	; 2
    188a:	31 05       	cpc	r19, r1
    188c:	81 f0       	breq	.+32     	; 0x18ae <DIO_voidSetPortDirection+0x88>
    188e:	8d 81       	ldd	r24, Y+5	; 0x05
    1890:	9e 81       	ldd	r25, Y+6	; 0x06
    1892:	83 30       	cpi	r24, 0x03	; 3
    1894:	91 05       	cpc	r25, r1
    1896:	81 f0       	breq	.+32     	; 0x18b8 <DIO_voidSetPortDirection+0x92>
    1898:	42 c0       	rjmp	.+132    	; 0x191e <DIO_voidSetPortDirection+0xf8>
		{
		case DIO_PORTA: DDRA_REG = 0b11111111;break;
    189a:	ea e3       	ldi	r30, 0x3A	; 58
    189c:	f0 e0       	ldi	r31, 0x00	; 0
    189e:	8f ef       	ldi	r24, 0xFF	; 255
    18a0:	80 83       	st	Z, r24
    18a2:	3d c0       	rjmp	.+122    	; 0x191e <DIO_voidSetPortDirection+0xf8>
		case DIO_PORTB: DDRB_REG = 0b11111111;break;
    18a4:	e7 e3       	ldi	r30, 0x37	; 55
    18a6:	f0 e0       	ldi	r31, 0x00	; 0
    18a8:	8f ef       	ldi	r24, 0xFF	; 255
    18aa:	80 83       	st	Z, r24
    18ac:	38 c0       	rjmp	.+112    	; 0x191e <DIO_voidSetPortDirection+0xf8>
		case DIO_PORTC: DDRC_REG = 0b11111111;break;
    18ae:	e4 e3       	ldi	r30, 0x34	; 52
    18b0:	f0 e0       	ldi	r31, 0x00	; 0
    18b2:	8f ef       	ldi	r24, 0xFF	; 255
    18b4:	80 83       	st	Z, r24
    18b6:	33 c0       	rjmp	.+102    	; 0x191e <DIO_voidSetPortDirection+0xf8>
		case DIO_PORTD: DDRD_REG = 0b11111111;break;
    18b8:	e1 e3       	ldi	r30, 0x31	; 49
    18ba:	f0 e0       	ldi	r31, 0x00	; 0
    18bc:	8f ef       	ldi	r24, 0xFF	; 255
    18be:	80 83       	st	Z, r24
    18c0:	2e c0       	rjmp	.+92     	; 0x191e <DIO_voidSetPortDirection+0xf8>
		}
		break;

	case DIO_INPUT:
		switch(Copy_u8PortID)
    18c2:	89 81       	ldd	r24, Y+1	; 0x01
    18c4:	28 2f       	mov	r18, r24
    18c6:	30 e0       	ldi	r19, 0x00	; 0
    18c8:	3c 83       	std	Y+4, r19	; 0x04
    18ca:	2b 83       	std	Y+3, r18	; 0x03
    18cc:	8b 81       	ldd	r24, Y+3	; 0x03
    18ce:	9c 81       	ldd	r25, Y+4	; 0x04
    18d0:	81 30       	cpi	r24, 0x01	; 1
    18d2:	91 05       	cpc	r25, r1
    18d4:	c9 f0       	breq	.+50     	; 0x1908 <DIO_voidSetPortDirection+0xe2>
    18d6:	2b 81       	ldd	r18, Y+3	; 0x03
    18d8:	3c 81       	ldd	r19, Y+4	; 0x04
    18da:	22 30       	cpi	r18, 0x02	; 2
    18dc:	31 05       	cpc	r19, r1
    18de:	2c f4       	brge	.+10     	; 0x18ea <DIO_voidSetPortDirection+0xc4>
    18e0:	8b 81       	ldd	r24, Y+3	; 0x03
    18e2:	9c 81       	ldd	r25, Y+4	; 0x04
    18e4:	00 97       	sbiw	r24, 0x00	; 0
    18e6:	61 f0       	breq	.+24     	; 0x1900 <DIO_voidSetPortDirection+0xda>
    18e8:	1a c0       	rjmp	.+52     	; 0x191e <DIO_voidSetPortDirection+0xf8>
    18ea:	2b 81       	ldd	r18, Y+3	; 0x03
    18ec:	3c 81       	ldd	r19, Y+4	; 0x04
    18ee:	22 30       	cpi	r18, 0x02	; 2
    18f0:	31 05       	cpc	r19, r1
    18f2:	71 f0       	breq	.+28     	; 0x1910 <DIO_voidSetPortDirection+0xea>
    18f4:	8b 81       	ldd	r24, Y+3	; 0x03
    18f6:	9c 81       	ldd	r25, Y+4	; 0x04
    18f8:	83 30       	cpi	r24, 0x03	; 3
    18fa:	91 05       	cpc	r25, r1
    18fc:	69 f0       	breq	.+26     	; 0x1918 <DIO_voidSetPortDirection+0xf2>
    18fe:	0f c0       	rjmp	.+30     	; 0x191e <DIO_voidSetPortDirection+0xf8>
		{
		case DIO_PORTA: DDRA_REG = 0b00000000;break;
    1900:	ea e3       	ldi	r30, 0x3A	; 58
    1902:	f0 e0       	ldi	r31, 0x00	; 0
    1904:	10 82       	st	Z, r1
    1906:	0b c0       	rjmp	.+22     	; 0x191e <DIO_voidSetPortDirection+0xf8>
		case DIO_PORTB: DDRB_REG = 0b00000000;break;
    1908:	e7 e3       	ldi	r30, 0x37	; 55
    190a:	f0 e0       	ldi	r31, 0x00	; 0
    190c:	10 82       	st	Z, r1
    190e:	07 c0       	rjmp	.+14     	; 0x191e <DIO_voidSetPortDirection+0xf8>
		case DIO_PORTC: DDRC_REG = 0b00000000;break;
    1910:	e4 e3       	ldi	r30, 0x34	; 52
    1912:	f0 e0       	ldi	r31, 0x00	; 0
    1914:	10 82       	st	Z, r1
    1916:	03 c0       	rjmp	.+6      	; 0x191e <DIO_voidSetPortDirection+0xf8>
		case DIO_PORTD: DDRD_REG = 0b00000000;break;
    1918:	e1 e3       	ldi	r30, 0x31	; 49
    191a:	f0 e0       	ldi	r31, 0x00	; 0
    191c:	10 82       	st	Z, r1
		}
		break;
	}
}
    191e:	28 96       	adiw	r28, 0x08	; 8
    1920:	0f b6       	in	r0, 0x3f	; 63
    1922:	f8 94       	cli
    1924:	de bf       	out	0x3e, r29	; 62
    1926:	0f be       	out	0x3f, r0	; 63
    1928:	cd bf       	out	0x3d, r28	; 61
    192a:	cf 91       	pop	r28
    192c:	df 91       	pop	r29
    192e:	08 95       	ret

00001930 <DIO_voidSetPortValue>:

void DIO_voidSetPortValue(u8 Copy_u8PortID,u8 Copy_u8Value)
{
    1930:	df 93       	push	r29
    1932:	cf 93       	push	r28
    1934:	00 d0       	rcall	.+0      	; 0x1936 <DIO_voidSetPortValue+0x6>
    1936:	00 d0       	rcall	.+0      	; 0x1938 <DIO_voidSetPortValue+0x8>
    1938:	cd b7       	in	r28, 0x3d	; 61
    193a:	de b7       	in	r29, 0x3e	; 62
    193c:	89 83       	std	Y+1, r24	; 0x01
    193e:	6a 83       	std	Y+2, r22	; 0x02
	switch(Copy_u8PortID)
    1940:	89 81       	ldd	r24, Y+1	; 0x01
    1942:	28 2f       	mov	r18, r24
    1944:	30 e0       	ldi	r19, 0x00	; 0
    1946:	3c 83       	std	Y+4, r19	; 0x04
    1948:	2b 83       	std	Y+3, r18	; 0x03
    194a:	8b 81       	ldd	r24, Y+3	; 0x03
    194c:	9c 81       	ldd	r25, Y+4	; 0x04
    194e:	81 30       	cpi	r24, 0x01	; 1
    1950:	91 05       	cpc	r25, r1
    1952:	d1 f0       	breq	.+52     	; 0x1988 <DIO_voidSetPortValue+0x58>
    1954:	2b 81       	ldd	r18, Y+3	; 0x03
    1956:	3c 81       	ldd	r19, Y+4	; 0x04
    1958:	22 30       	cpi	r18, 0x02	; 2
    195a:	31 05       	cpc	r19, r1
    195c:	2c f4       	brge	.+10     	; 0x1968 <DIO_voidSetPortValue+0x38>
    195e:	8b 81       	ldd	r24, Y+3	; 0x03
    1960:	9c 81       	ldd	r25, Y+4	; 0x04
    1962:	00 97       	sbiw	r24, 0x00	; 0
    1964:	61 f0       	breq	.+24     	; 0x197e <DIO_voidSetPortValue+0x4e>
    1966:	1e c0       	rjmp	.+60     	; 0x19a4 <DIO_voidSetPortValue+0x74>
    1968:	2b 81       	ldd	r18, Y+3	; 0x03
    196a:	3c 81       	ldd	r19, Y+4	; 0x04
    196c:	22 30       	cpi	r18, 0x02	; 2
    196e:	31 05       	cpc	r19, r1
    1970:	81 f0       	breq	.+32     	; 0x1992 <DIO_voidSetPortValue+0x62>
    1972:	8b 81       	ldd	r24, Y+3	; 0x03
    1974:	9c 81       	ldd	r25, Y+4	; 0x04
    1976:	83 30       	cpi	r24, 0x03	; 3
    1978:	91 05       	cpc	r25, r1
    197a:	81 f0       	breq	.+32     	; 0x199c <DIO_voidSetPortValue+0x6c>
    197c:	13 c0       	rjmp	.+38     	; 0x19a4 <DIO_voidSetPortValue+0x74>
	{
	case DIO_PORTA: PORTA_REG = Copy_u8Value;break;
    197e:	eb e3       	ldi	r30, 0x3B	; 59
    1980:	f0 e0       	ldi	r31, 0x00	; 0
    1982:	8a 81       	ldd	r24, Y+2	; 0x02
    1984:	80 83       	st	Z, r24
    1986:	0e c0       	rjmp	.+28     	; 0x19a4 <DIO_voidSetPortValue+0x74>
	case DIO_PORTB: PORTB_REG = Copy_u8Value;break;
    1988:	e8 e3       	ldi	r30, 0x38	; 56
    198a:	f0 e0       	ldi	r31, 0x00	; 0
    198c:	8a 81       	ldd	r24, Y+2	; 0x02
    198e:	80 83       	st	Z, r24
    1990:	09 c0       	rjmp	.+18     	; 0x19a4 <DIO_voidSetPortValue+0x74>
	case DIO_PORTC: PORTC_REG = Copy_u8Value;break;
    1992:	e5 e3       	ldi	r30, 0x35	; 53
    1994:	f0 e0       	ldi	r31, 0x00	; 0
    1996:	8a 81       	ldd	r24, Y+2	; 0x02
    1998:	80 83       	st	Z, r24
    199a:	04 c0       	rjmp	.+8      	; 0x19a4 <DIO_voidSetPortValue+0x74>
	case DIO_PORTD: PORTD_REG = Copy_u8Value;break;
    199c:	e2 e3       	ldi	r30, 0x32	; 50
    199e:	f0 e0       	ldi	r31, 0x00	; 0
    19a0:	8a 81       	ldd	r24, Y+2	; 0x02
    19a2:	80 83       	st	Z, r24
	}

}
    19a4:	0f 90       	pop	r0
    19a6:	0f 90       	pop	r0
    19a8:	0f 90       	pop	r0
    19aa:	0f 90       	pop	r0
    19ac:	cf 91       	pop	r28
    19ae:	df 91       	pop	r29
    19b0:	08 95       	ret

000019b2 <DIO_u8GetPortValue>:

u8 DIO_u8GetPortValue(u8 Copy_u8PortID)
{
    19b2:	df 93       	push	r29
    19b4:	cf 93       	push	r28
    19b6:	00 d0       	rcall	.+0      	; 0x19b8 <DIO_u8GetPortValue+0x6>
    19b8:	00 d0       	rcall	.+0      	; 0x19ba <DIO_u8GetPortValue+0x8>
    19ba:	cd b7       	in	r28, 0x3d	; 61
    19bc:	de b7       	in	r29, 0x3e	; 62
    19be:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8ReturnedValue;

	switch(Copy_u8PortID)
    19c0:	8a 81       	ldd	r24, Y+2	; 0x02
    19c2:	28 2f       	mov	r18, r24
    19c4:	30 e0       	ldi	r19, 0x00	; 0
    19c6:	3c 83       	std	Y+4, r19	; 0x04
    19c8:	2b 83       	std	Y+3, r18	; 0x03
    19ca:	8b 81       	ldd	r24, Y+3	; 0x03
    19cc:	9c 81       	ldd	r25, Y+4	; 0x04
    19ce:	81 30       	cpi	r24, 0x01	; 1
    19d0:	91 05       	cpc	r25, r1
    19d2:	d1 f0       	breq	.+52     	; 0x1a08 <DIO_u8GetPortValue+0x56>
    19d4:	2b 81       	ldd	r18, Y+3	; 0x03
    19d6:	3c 81       	ldd	r19, Y+4	; 0x04
    19d8:	22 30       	cpi	r18, 0x02	; 2
    19da:	31 05       	cpc	r19, r1
    19dc:	2c f4       	brge	.+10     	; 0x19e8 <DIO_u8GetPortValue+0x36>
    19de:	8b 81       	ldd	r24, Y+3	; 0x03
    19e0:	9c 81       	ldd	r25, Y+4	; 0x04
    19e2:	00 97       	sbiw	r24, 0x00	; 0
    19e4:	61 f0       	breq	.+24     	; 0x19fe <DIO_u8GetPortValue+0x4c>
    19e6:	1e c0       	rjmp	.+60     	; 0x1a24 <DIO_u8GetPortValue+0x72>
    19e8:	2b 81       	ldd	r18, Y+3	; 0x03
    19ea:	3c 81       	ldd	r19, Y+4	; 0x04
    19ec:	22 30       	cpi	r18, 0x02	; 2
    19ee:	31 05       	cpc	r19, r1
    19f0:	81 f0       	breq	.+32     	; 0x1a12 <DIO_u8GetPortValue+0x60>
    19f2:	8b 81       	ldd	r24, Y+3	; 0x03
    19f4:	9c 81       	ldd	r25, Y+4	; 0x04
    19f6:	83 30       	cpi	r24, 0x03	; 3
    19f8:	91 05       	cpc	r25, r1
    19fa:	81 f0       	breq	.+32     	; 0x1a1c <DIO_u8GetPortValue+0x6a>
    19fc:	13 c0       	rjmp	.+38     	; 0x1a24 <DIO_u8GetPortValue+0x72>
	{
	case DIO_PORTA: Local_u8ReturnedValue = PINA_REG;break;
    19fe:	e9 e3       	ldi	r30, 0x39	; 57
    1a00:	f0 e0       	ldi	r31, 0x00	; 0
    1a02:	80 81       	ld	r24, Z
    1a04:	89 83       	std	Y+1, r24	; 0x01
    1a06:	0e c0       	rjmp	.+28     	; 0x1a24 <DIO_u8GetPortValue+0x72>
	case DIO_PORTB: Local_u8ReturnedValue = PINB_REG;break;
    1a08:	e6 e3       	ldi	r30, 0x36	; 54
    1a0a:	f0 e0       	ldi	r31, 0x00	; 0
    1a0c:	80 81       	ld	r24, Z
    1a0e:	89 83       	std	Y+1, r24	; 0x01
    1a10:	09 c0       	rjmp	.+18     	; 0x1a24 <DIO_u8GetPortValue+0x72>
	case DIO_PORTC: Local_u8ReturnedValue = PINC_REG;break;
    1a12:	e3 e3       	ldi	r30, 0x33	; 51
    1a14:	f0 e0       	ldi	r31, 0x00	; 0
    1a16:	80 81       	ld	r24, Z
    1a18:	89 83       	std	Y+1, r24	; 0x01
    1a1a:	04 c0       	rjmp	.+8      	; 0x1a24 <DIO_u8GetPortValue+0x72>
	case DIO_PORTD: Local_u8ReturnedValue = PIND_REG;break;
    1a1c:	e0 e3       	ldi	r30, 0x30	; 48
    1a1e:	f0 e0       	ldi	r31, 0x00	; 0
    1a20:	80 81       	ld	r24, Z
    1a22:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ReturnedValue;
    1a24:	89 81       	ldd	r24, Y+1	; 0x01
}
    1a26:	0f 90       	pop	r0
    1a28:	0f 90       	pop	r0
    1a2a:	0f 90       	pop	r0
    1a2c:	0f 90       	pop	r0
    1a2e:	cf 91       	pop	r28
    1a30:	df 91       	pop	r29
    1a32:	08 95       	ret

00001a34 <GIE_voidEnable>:
#include "GIE_interface.h"
#include "GIE_registers.h"


void GIE_voidEnable(void)
{
    1a34:	df 93       	push	r29
    1a36:	cf 93       	push	r28
    1a38:	cd b7       	in	r28, 0x3d	; 61
    1a3a:	de b7       	in	r29, 0x3e	; 62
	/*Enable the Global Interrupt Enable (GIE) = SREG register in I_BIT*/
	//
	//__asm __volatile("SEI");
	SET_BIT(SREG_REG,SREG_I);
    1a3c:	af e5       	ldi	r26, 0x5F	; 95
    1a3e:	b0 e0       	ldi	r27, 0x00	; 0
    1a40:	ef e5       	ldi	r30, 0x5F	; 95
    1a42:	f0 e0       	ldi	r31, 0x00	; 0
    1a44:	80 81       	ld	r24, Z
    1a46:	80 68       	ori	r24, 0x80	; 128
    1a48:	8c 93       	st	X, r24
}
    1a4a:	cf 91       	pop	r28
    1a4c:	df 91       	pop	r29
    1a4e:	08 95       	ret

00001a50 <GIE_voidDisable>:

void GIE_voidDisable(void)
{
    1a50:	df 93       	push	r29
    1a52:	cf 93       	push	r28
    1a54:	cd b7       	in	r28, 0x3d	; 61
    1a56:	de b7       	in	r29, 0x3e	; 62
	/*Disable the Global Interrupt Enable (GIE) = SREG register in I_BIT*/

	//__asm __volatile("CLI");
	CLR_BIT(SREG_REG,SREG_I);
    1a58:	af e5       	ldi	r26, 0x5F	; 95
    1a5a:	b0 e0       	ldi	r27, 0x00	; 0
    1a5c:	ef e5       	ldi	r30, 0x5F	; 95
    1a5e:	f0 e0       	ldi	r31, 0x00	; 0
    1a60:	80 81       	ld	r24, Z
    1a62:	8f 77       	andi	r24, 0x7F	; 127
    1a64:	8c 93       	st	X, r24
}
    1a66:	cf 91       	pop	r28
    1a68:	df 91       	pop	r29
    1a6a:	08 95       	ret

00001a6c <TIMER1_voidInit>:
static void (*ICU_pvCallFunction) ( void ) = NULL ;


/*Fast PWM */
void TIMER1_voidInit ( void )
{
    1a6c:	df 93       	push	r29
    1a6e:	cf 93       	push	r28
    1a70:	cd b7       	in	r28, 0x3d	; 61
    1a72:	de b7       	in	r29, 0x3e	; 62
	// BitMasking
	/*clear the Bits in register*/
	TCCR1B_REG &= PRESCALER_MASKING;
    1a74:	ae e4       	ldi	r26, 0x4E	; 78
    1a76:	b0 e0       	ldi	r27, 0x00	; 0
    1a78:	ee e4       	ldi	r30, 0x4E	; 78
    1a7a:	f0 e0       	ldi	r31, 0x00	; 0
    1a7c:	80 81       	ld	r24, Z
    1a7e:	88 7f       	andi	r24, 0xF8	; 248
    1a80:	8c 93       	st	X, r24
	TCCR1B_REG |= TIMER_PRESCALER;
    1a82:	ae e4       	ldi	r26, 0x4E	; 78
    1a84:	b0 e0       	ldi	r27, 0x00	; 0
    1a86:	ee e4       	ldi	r30, 0x4E	; 78
    1a88:	f0 e0       	ldi	r31, 0x00	; 0
    1a8a:	80 81       	ld	r24, Z
    1a8c:	82 60       	ori	r24, 0x02	; 2
    1a8e:	8c 93       	st	X, r24

	/*Normal mode*/
	TCCR1A_REG = 0b00000000;
    1a90:	ef e4       	ldi	r30, 0x4F	; 79
    1a92:	f0 e0       	ldi	r31, 0x00	; 0
    1a94:	10 82       	st	Z, r1
	SET_BIT(TCCR1A_REG,TCCR1A_WGM11);
	SET_BIT(TCCR1B_REG,TCCR1B_WGM12);
	SET_BIT(TCCR1B_REG,TCCR1B_WGM13);
	*/

}
    1a96:	cf 91       	pop	r28
    1a98:	df 91       	pop	r29
    1a9a:	08 95       	ret

00001a9c <TIMER1_SetTimerValue>:
void TIMER1_SetTimerValue(u16 Copy_TimerValue)
{
    1a9c:	df 93       	push	r29
    1a9e:	cf 93       	push	r28
    1aa0:	00 d0       	rcall	.+0      	; 0x1aa2 <TIMER1_SetTimerValue+0x6>
    1aa2:	cd b7       	in	r28, 0x3d	; 61
    1aa4:	de b7       	in	r29, 0x3e	; 62
    1aa6:	9a 83       	std	Y+2, r25	; 0x02
    1aa8:	89 83       	std	Y+1, r24	; 0x01
	TIMER1_WR_TCNT1L = Copy_TimerValue;
    1aaa:	ec e4       	ldi	r30, 0x4C	; 76
    1aac:	f0 e0       	ldi	r31, 0x00	; 0
    1aae:	89 81       	ldd	r24, Y+1	; 0x01
    1ab0:	9a 81       	ldd	r25, Y+2	; 0x02
    1ab2:	91 83       	std	Z+1, r25	; 0x01
    1ab4:	80 83       	st	Z, r24

}
    1ab6:	0f 90       	pop	r0
    1ab8:	0f 90       	pop	r0
    1aba:	cf 91       	pop	r28
    1abc:	df 91       	pop	r29
    1abe:	08 95       	ret

00001ac0 <TIMER1_GetTimerValue>:

u16 TIMER1_GetTimerValue(void)
{
    1ac0:	df 93       	push	r29
    1ac2:	cf 93       	push	r28
    1ac4:	cd b7       	in	r28, 0x3d	; 61
    1ac6:	de b7       	in	r29, 0x3e	; 62
	return TIMER1_WR_TCNT1L;
    1ac8:	ec e4       	ldi	r30, 0x4C	; 76
    1aca:	f0 e0       	ldi	r31, 0x00	; 0
    1acc:	80 81       	ld	r24, Z
    1ace:	91 81       	ldd	r25, Z+1	; 0x01
}
    1ad0:	cf 91       	pop	r28
    1ad2:	df 91       	pop	r29
    1ad4:	08 95       	ret

00001ad6 <TIMER1_SetTopValue>:

void TIMER1_SetTopValue(u16 Copy_preloadValue)
{
    1ad6:	df 93       	push	r29
    1ad8:	cf 93       	push	r28
    1ada:	00 d0       	rcall	.+0      	; 0x1adc <TIMER1_SetTopValue+0x6>
    1adc:	cd b7       	in	r28, 0x3d	; 61
    1ade:	de b7       	in	r29, 0x3e	; 62
    1ae0:	9a 83       	std	Y+2, r25	; 0x02
    1ae2:	89 83       	std	Y+1, r24	; 0x01
	TIMER1_POINTER_TO_ICR1L = Copy_preloadValue;
    1ae4:	e6 e4       	ldi	r30, 0x46	; 70
    1ae6:	f0 e0       	ldi	r31, 0x00	; 0
    1ae8:	89 81       	ldd	r24, Y+1	; 0x01
    1aea:	9a 81       	ldd	r25, Y+2	; 0x02
    1aec:	91 83       	std	Z+1, r25	; 0x01
    1aee:	80 83       	st	Z, r24
}
    1af0:	0f 90       	pop	r0
    1af2:	0f 90       	pop	r0
    1af4:	cf 91       	pop	r28
    1af6:	df 91       	pop	r29
    1af8:	08 95       	ret

00001afa <TIMER1_SetCompareMatchValue>:

void TIMER1_SetCompareMatchValue(u16 Copy_CompareMatchValue)
{
    1afa:	df 93       	push	r29
    1afc:	cf 93       	push	r28
    1afe:	00 d0       	rcall	.+0      	; 0x1b00 <TIMER1_SetCompareMatchValue+0x6>
    1b00:	cd b7       	in	r28, 0x3d	; 61
    1b02:	de b7       	in	r29, 0x3e	; 62
    1b04:	9a 83       	std	Y+2, r25	; 0x02
    1b06:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(TCCR1A_REG,TCCR1A_WGM10);
	SET_BIT(TCCR1A_REG,TCCR1A_WGM11);
	SET_BIT(TCCR1B_REG,TCCR1B_WGM12);
	SET_BIT(TCCR1B_REG,TCCR1B_WGM13);
	*/
	TIMER1_POINTER_TO_OCR1AL = Copy_CompareMatchValue;
    1b08:	ea e4       	ldi	r30, 0x4A	; 74
    1b0a:	f0 e0       	ldi	r31, 0x00	; 0
    1b0c:	89 81       	ldd	r24, Y+1	; 0x01
    1b0e:	9a 81       	ldd	r25, Y+2	; 0x02
    1b10:	91 83       	std	Z+1, r25	; 0x01
    1b12:	80 83       	st	Z, r24
}
    1b14:	0f 90       	pop	r0
    1b16:	0f 90       	pop	r0
    1b18:	cf 91       	pop	r28
    1b1a:	df 91       	pop	r29
    1b1c:	08 95       	ret

00001b1e <ICU_voidInit>:

void ICU_voidInit(void)
{
    1b1e:	df 93       	push	r29
    1b20:	cf 93       	push	r28
    1b22:	cd b7       	in	r28, 0x3d	; 61
    1b24:	de b7       	in	r29, 0x3e	; 62
	/*initialize the ICU at rising edge*/
	SET_BIT(TCCR1B_REG,TCCR1B_ICES1);
    1b26:	ae e4       	ldi	r26, 0x4E	; 78
    1b28:	b0 e0       	ldi	r27, 0x00	; 0
    1b2a:	ee e4       	ldi	r30, 0x4E	; 78
    1b2c:	f0 e0       	ldi	r31, 0x00	; 0
    1b2e:	80 81       	ld	r24, Z
    1b30:	80 64       	ori	r24, 0x40	; 64
    1b32:	8c 93       	st	X, r24
	/*ICU (PIE) interrupt Enable*/
	SET_BIT(TIMSK_REG,TIMSK_TICIE1);
    1b34:	a9 e5       	ldi	r26, 0x59	; 89
    1b36:	b0 e0       	ldi	r27, 0x00	; 0
    1b38:	e9 e5       	ldi	r30, 0x59	; 89
    1b3a:	f0 e0       	ldi	r31, 0x00	; 0
    1b3c:	80 81       	ld	r24, Z
    1b3e:	80 62       	ori	r24, 0x20	; 32
    1b40:	8c 93       	st	X, r24
}
    1b42:	cf 91       	pop	r28
    1b44:	df 91       	pop	r29
    1b46:	08 95       	ret

00001b48 <ICU_voidInterruptEnable>:

void ICU_voidInterruptEnable(void)
{
    1b48:	df 93       	push	r29
    1b4a:	cf 93       	push	r28
    1b4c:	cd b7       	in	r28, 0x3d	; 61
    1b4e:	de b7       	in	r29, 0x3e	; 62
	/*ICU (PIE) interrupt Enable*/
	SET_BIT(TIMSK_REG,TIMSK_TICIE1);
    1b50:	a9 e5       	ldi	r26, 0x59	; 89
    1b52:	b0 e0       	ldi	r27, 0x00	; 0
    1b54:	e9 e5       	ldi	r30, 0x59	; 89
    1b56:	f0 e0       	ldi	r31, 0x00	; 0
    1b58:	80 81       	ld	r24, Z
    1b5a:	80 62       	ori	r24, 0x20	; 32
    1b5c:	8c 93       	st	X, r24
}
    1b5e:	cf 91       	pop	r28
    1b60:	df 91       	pop	r29
    1b62:	08 95       	ret

00001b64 <ICU_voidInterruptDisable>:

void ICU_voidInterruptDisable(void)
{
    1b64:	df 93       	push	r29
    1b66:	cf 93       	push	r28
    1b68:	cd b7       	in	r28, 0x3d	; 61
    1b6a:	de b7       	in	r29, 0x3e	; 62
	/*ICU (PIE) interrupt Disable*/
	CLR_BIT(TIMSK_REG,TIMSK_TICIE1);
    1b6c:	a9 e5       	ldi	r26, 0x59	; 89
    1b6e:	b0 e0       	ldi	r27, 0x00	; 0
    1b70:	e9 e5       	ldi	r30, 0x59	; 89
    1b72:	f0 e0       	ldi	r31, 0x00	; 0
    1b74:	80 81       	ld	r24, Z
    1b76:	8f 7d       	andi	r24, 0xDF	; 223
    1b78:	8c 93       	st	X, r24
}
    1b7a:	cf 91       	pop	r28
    1b7c:	df 91       	pop	r29
    1b7e:	08 95       	ret

00001b80 <ICU_voidICUSetEdge>:


void ICU_voidICUSetEdge(u8 Copy_u8Edge)
{
    1b80:	df 93       	push	r29
    1b82:	cf 93       	push	r28
    1b84:	00 d0       	rcall	.+0      	; 0x1b86 <ICU_voidICUSetEdge+0x6>
    1b86:	0f 92       	push	r0
    1b88:	cd b7       	in	r28, 0x3d	; 61
    1b8a:	de b7       	in	r29, 0x3e	; 62
    1b8c:	89 83       	std	Y+1, r24	; 0x01
	switch(Copy_u8Edge)
    1b8e:	89 81       	ldd	r24, Y+1	; 0x01
    1b90:	28 2f       	mov	r18, r24
    1b92:	30 e0       	ldi	r19, 0x00	; 0
    1b94:	3b 83       	std	Y+3, r19	; 0x03
    1b96:	2a 83       	std	Y+2, r18	; 0x02
    1b98:	8a 81       	ldd	r24, Y+2	; 0x02
    1b9a:	9b 81       	ldd	r25, Y+3	; 0x03
    1b9c:	00 97       	sbiw	r24, 0x00	; 0
    1b9e:	69 f0       	breq	.+26     	; 0x1bba <ICU_voidICUSetEdge+0x3a>
    1ba0:	2a 81       	ldd	r18, Y+2	; 0x02
    1ba2:	3b 81       	ldd	r19, Y+3	; 0x03
    1ba4:	21 30       	cpi	r18, 0x01	; 1
    1ba6:	31 05       	cpc	r19, r1
    1ba8:	79 f4       	brne	.+30     	; 0x1bc8 <ICU_voidICUSetEdge+0x48>
	{
	case ICU_FALLING_EDGE:
		CLR_BIT(TCCR1B_REG,TCCR1B_ICES1);
    1baa:	ae e4       	ldi	r26, 0x4E	; 78
    1bac:	b0 e0       	ldi	r27, 0x00	; 0
    1bae:	ee e4       	ldi	r30, 0x4E	; 78
    1bb0:	f0 e0       	ldi	r31, 0x00	; 0
    1bb2:	80 81       	ld	r24, Z
    1bb4:	8f 7b       	andi	r24, 0xBF	; 191
    1bb6:	8c 93       	st	X, r24
    1bb8:	07 c0       	rjmp	.+14     	; 0x1bc8 <ICU_voidICUSetEdge+0x48>
		break;
	case ICU_RISING_EDGE:
		SET_BIT(TCCR1B_REG,TCCR1B_ICES1);
    1bba:	ae e4       	ldi	r26, 0x4E	; 78
    1bbc:	b0 e0       	ldi	r27, 0x00	; 0
    1bbe:	ee e4       	ldi	r30, 0x4E	; 78
    1bc0:	f0 e0       	ldi	r31, 0x00	; 0
    1bc2:	80 81       	ld	r24, Z
    1bc4:	80 64       	ori	r24, 0x40	; 64
    1bc6:	8c 93       	st	X, r24
		break;
	}
}
    1bc8:	0f 90       	pop	r0
    1bca:	0f 90       	pop	r0
    1bcc:	0f 90       	pop	r0
    1bce:	cf 91       	pop	r28
    1bd0:	df 91       	pop	r29
    1bd2:	08 95       	ret

00001bd4 <ICU_voidReadICR1>:

u16 ICU_voidReadICR1(void)
{
    1bd4:	df 93       	push	r29
    1bd6:	cf 93       	push	r28
    1bd8:	cd b7       	in	r28, 0x3d	; 61
    1bda:	de b7       	in	r29, 0x3e	; 62
	return TIMER1_POINTER_TO_ICR1L;
    1bdc:	e6 e4       	ldi	r30, 0x46	; 70
    1bde:	f0 e0       	ldi	r31, 0x00	; 0
    1be0:	80 81       	ld	r24, Z
    1be2:	91 81       	ldd	r25, Z+1	; 0x01
}
    1be4:	cf 91       	pop	r28
    1be6:	df 91       	pop	r29
    1be8:	08 95       	ret

00001bea <ICU_voidSetICR1>:
void ICU_voidSetICR1(u16 Copy_Value)
{
    1bea:	df 93       	push	r29
    1bec:	cf 93       	push	r28
    1bee:	00 d0       	rcall	.+0      	; 0x1bf0 <ICU_voidSetICR1+0x6>
    1bf0:	cd b7       	in	r28, 0x3d	; 61
    1bf2:	de b7       	in	r29, 0x3e	; 62
    1bf4:	9a 83       	std	Y+2, r25	; 0x02
    1bf6:	89 83       	std	Y+1, r24	; 0x01
	TIMER1_POINTER_TO_ICR1L = Copy_Value;
    1bf8:	e6 e4       	ldi	r30, 0x46	; 70
    1bfa:	f0 e0       	ldi	r31, 0x00	; 0
    1bfc:	89 81       	ldd	r24, Y+1	; 0x01
    1bfe:	9a 81       	ldd	r25, Y+2	; 0x02
    1c00:	91 83       	std	Z+1, r25	; 0x01
    1c02:	80 83       	st	Z, r24
}
    1c04:	0f 90       	pop	r0
    1c06:	0f 90       	pop	r0
    1c08:	cf 91       	pop	r28
    1c0a:	df 91       	pop	r29
    1c0c:	08 95       	ret

00001c0e <ICU_voidSetCallBack>:

void ICU_voidSetCallBack(void (*Copy_ptrtofunc)(void) )
{
    1c0e:	df 93       	push	r29
    1c10:	cf 93       	push	r28
    1c12:	00 d0       	rcall	.+0      	; 0x1c14 <ICU_voidSetCallBack+0x6>
    1c14:	cd b7       	in	r28, 0x3d	; 61
    1c16:	de b7       	in	r29, 0x3e	; 62
    1c18:	9a 83       	std	Y+2, r25	; 0x02
    1c1a:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_ptrtofunc != NULL)
    1c1c:	89 81       	ldd	r24, Y+1	; 0x01
    1c1e:	9a 81       	ldd	r25, Y+2	; 0x02
    1c20:	00 97       	sbiw	r24, 0x00	; 0
    1c22:	31 f0       	breq	.+12     	; 0x1c30 <ICU_voidSetCallBack+0x22>
	{
		ICU_pvCallFunction = Copy_ptrtofunc;
    1c24:	89 81       	ldd	r24, Y+1	; 0x01
    1c26:	9a 81       	ldd	r25, Y+2	; 0x02
    1c28:	90 93 7f 01 	sts	0x017F, r25
    1c2c:	80 93 7e 01 	sts	0x017E, r24
	}
}
    1c30:	0f 90       	pop	r0
    1c32:	0f 90       	pop	r0
    1c34:	cf 91       	pop	r28
    1c36:	df 91       	pop	r29
    1c38:	08 95       	ret

00001c3a <__vector_6>:



void __vector_6 (void) __attribute__((signal));
void __vector_6 (void)
{
    1c3a:	1f 92       	push	r1
    1c3c:	0f 92       	push	r0
    1c3e:	0f b6       	in	r0, 0x3f	; 63
    1c40:	0f 92       	push	r0
    1c42:	11 24       	eor	r1, r1
    1c44:	2f 93       	push	r18
    1c46:	3f 93       	push	r19
    1c48:	4f 93       	push	r20
    1c4a:	5f 93       	push	r21
    1c4c:	6f 93       	push	r22
    1c4e:	7f 93       	push	r23
    1c50:	8f 93       	push	r24
    1c52:	9f 93       	push	r25
    1c54:	af 93       	push	r26
    1c56:	bf 93       	push	r27
    1c58:	ef 93       	push	r30
    1c5a:	ff 93       	push	r31
    1c5c:	df 93       	push	r29
    1c5e:	cf 93       	push	r28
    1c60:	cd b7       	in	r28, 0x3d	; 61
    1c62:	de b7       	in	r29, 0x3e	; 62
	if(ICU_pvCallFunction != NULL)
    1c64:	80 91 7e 01 	lds	r24, 0x017E
    1c68:	90 91 7f 01 	lds	r25, 0x017F
    1c6c:	00 97       	sbiw	r24, 0x00	; 0
    1c6e:	29 f0       	breq	.+10     	; 0x1c7a <__vector_6+0x40>
	{
		ICU_pvCallFunction();
    1c70:	e0 91 7e 01 	lds	r30, 0x017E
    1c74:	f0 91 7f 01 	lds	r31, 0x017F
    1c78:	09 95       	icall
	}

}
    1c7a:	cf 91       	pop	r28
    1c7c:	df 91       	pop	r29
    1c7e:	ff 91       	pop	r31
    1c80:	ef 91       	pop	r30
    1c82:	bf 91       	pop	r27
    1c84:	af 91       	pop	r26
    1c86:	9f 91       	pop	r25
    1c88:	8f 91       	pop	r24
    1c8a:	7f 91       	pop	r23
    1c8c:	6f 91       	pop	r22
    1c8e:	5f 91       	pop	r21
    1c90:	4f 91       	pop	r20
    1c92:	3f 91       	pop	r19
    1c94:	2f 91       	pop	r18
    1c96:	0f 90       	pop	r0
    1c98:	0f be       	out	0x3f, r0	; 63
    1c9a:	0f 90       	pop	r0
    1c9c:	1f 90       	pop	r1
    1c9e:	18 95       	reti

00001ca0 <TIMER0_voidInit>:
#include "TIMER_config.h"

static void (*TIMER0_pvCallBackFunc)(void) = NULL;

void TIMER0_voidInit ( void )
{
    1ca0:	df 93       	push	r29
    1ca2:	cf 93       	push	r28
    1ca4:	cd b7       	in	r28, 0x3d	; 61
    1ca6:	de b7       	in	r29, 0x3e	; 62
	// BitMasking
	/*clear the Bits in register*/
	TCCR0_REG &= PRESCALER_MASKING;
    1ca8:	a3 e5       	ldi	r26, 0x53	; 83
    1caa:	b0 e0       	ldi	r27, 0x00	; 0
    1cac:	e3 e5       	ldi	r30, 0x53	; 83
    1cae:	f0 e0       	ldi	r31, 0x00	; 0
    1cb0:	80 81       	ld	r24, Z
    1cb2:	88 7f       	andi	r24, 0xF8	; 248
    1cb4:	8c 93       	st	X, r24
	TCCR0_REG |= TIMER_PRESCALER;
    1cb6:	a3 e5       	ldi	r26, 0x53	; 83
    1cb8:	b0 e0       	ldi	r27, 0x00	; 0
    1cba:	e3 e5       	ldi	r30, 0x53	; 83
    1cbc:	f0 e0       	ldi	r31, 0x00	; 0
    1cbe:	80 81       	ld	r24, Z
    1cc0:	82 60       	ori	r24, 0x02	; 2
    1cc2:	8c 93       	st	X, r24
	   SET_BIT(TCCRO_REG,TCCR0_COM01);
#endif

	   /*FAST PWM */
#elif TIMER_MODE == FAST_PWM_MODE
	  SET_BIT(TCCR0_REG,TCCR0_WGM00);
    1cc4:	a3 e5       	ldi	r26, 0x53	; 83
    1cc6:	b0 e0       	ldi	r27, 0x00	; 0
    1cc8:	e3 e5       	ldi	r30, 0x53	; 83
    1cca:	f0 e0       	ldi	r31, 0x00	; 0
    1ccc:	80 81       	ld	r24, Z
    1cce:	80 64       	ori	r24, 0x40	; 64
    1cd0:	8c 93       	st	X, r24
	  SET_BIT(TCCR0_REG,TCCR0_WGM01);
    1cd2:	a3 e5       	ldi	r26, 0x53	; 83
    1cd4:	b0 e0       	ldi	r27, 0x00	; 0
    1cd6:	e3 e5       	ldi	r30, 0x53	; 83
    1cd8:	f0 e0       	ldi	r31, 0x00	; 0
    1cda:	80 81       	ld	r24, Z
    1cdc:	88 60       	ori	r24, 0x08	; 8
    1cde:	8c 93       	st	X, r24
#if  COMPARE_FASTPWMMODE == NON_INVERTED_MODE
	  CLR_BIT(TCCR0_REG,TCCR0_COM00);
    1ce0:	a3 e5       	ldi	r26, 0x53	; 83
    1ce2:	b0 e0       	ldi	r27, 0x00	; 0
    1ce4:	e3 e5       	ldi	r30, 0x53	; 83
    1ce6:	f0 e0       	ldi	r31, 0x00	; 0
    1ce8:	80 81       	ld	r24, Z
    1cea:	8f 7e       	andi	r24, 0xEF	; 239
    1cec:	8c 93       	st	X, r24
	  SET_BIT(TCCR0_REG,TCCR0_COM01);
    1cee:	a3 e5       	ldi	r26, 0x53	; 83
    1cf0:	b0 e0       	ldi	r27, 0x00	; 0
    1cf2:	e3 e5       	ldi	r30, 0x53	; 83
    1cf4:	f0 e0       	ldi	r31, 0x00	; 0
    1cf6:	80 81       	ld	r24, Z
    1cf8:	80 62       	ori	r24, 0x20	; 32
    1cfa:	8c 93       	st	X, r24
	   SET_BIT(TCCRO_REG,TCCR0_COM00);
	   SET_BIT(TCCRO_REG,TCCR0_COM01);
#endif

#endif
}
    1cfc:	cf 91       	pop	r28
    1cfe:	df 91       	pop	r29
    1d00:	08 95       	ret

00001d02 <TIMER0_SetPreloadValue>:

void TIMER0_SetPreloadValue(u8 Copy_preloadValue)
{
    1d02:	df 93       	push	r29
    1d04:	cf 93       	push	r28
    1d06:	0f 92       	push	r0
    1d08:	cd b7       	in	r28, 0x3d	; 61
    1d0a:	de b7       	in	r29, 0x3e	; 62
    1d0c:	89 83       	std	Y+1, r24	; 0x01
	TCNT0_REG = Copy_preloadValue;
    1d0e:	e2 e5       	ldi	r30, 0x52	; 82
    1d10:	f0 e0       	ldi	r31, 0x00	; 0
    1d12:	89 81       	ldd	r24, Y+1	; 0x01
    1d14:	80 83       	st	Z, r24
}
    1d16:	0f 90       	pop	r0
    1d18:	cf 91       	pop	r28
    1d1a:	df 91       	pop	r29
    1d1c:	08 95       	ret

00001d1e <TIMER0_SetCompareMatchValue>:

void TIMER0_SetCompareMatchValue(u8 Copy_CompareMatchValue)
{
    1d1e:	df 93       	push	r29
    1d20:	cf 93       	push	r28
    1d22:	0f 92       	push	r0
    1d24:	cd b7       	in	r28, 0x3d	; 61
    1d26:	de b7       	in	r29, 0x3e	; 62
    1d28:	89 83       	std	Y+1, r24	; 0x01
	OCR0_REG = Copy_CompareMatchValue;
    1d2a:	ec e5       	ldi	r30, 0x5C	; 92
    1d2c:	f0 e0       	ldi	r31, 0x00	; 0
    1d2e:	89 81       	ldd	r24, Y+1	; 0x01
    1d30:	80 83       	st	Z, r24
}
    1d32:	0f 90       	pop	r0
    1d34:	cf 91       	pop	r28
    1d36:	df 91       	pop	r29
    1d38:	08 95       	ret

00001d3a <TIMER0_GetPreloadValue>:

u8 TIMER0_GetPreloadValue(void)
{
    1d3a:	df 93       	push	r29
    1d3c:	cf 93       	push	r28
    1d3e:	cd b7       	in	r28, 0x3d	; 61
    1d40:	de b7       	in	r29, 0x3e	; 62
	return TCNT0_REG;
    1d42:	e2 e5       	ldi	r30, 0x52	; 82
    1d44:	f0 e0       	ldi	r31, 0x00	; 0
    1d46:	80 81       	ld	r24, Z
}
    1d48:	cf 91       	pop	r28
    1d4a:	df 91       	pop	r29
    1d4c:	08 95       	ret

00001d4e <TIMER0_u8SetCallBack>:

u8 TIMER0_u8SetCallBack (  void (*Copy_pvCallBackFunc)(void)  )
{
    1d4e:	df 93       	push	r29
    1d50:	cf 93       	push	r28
    1d52:	00 d0       	rcall	.+0      	; 0x1d54 <TIMER0_u8SetCallBack+0x6>
    1d54:	0f 92       	push	r0
    1d56:	cd b7       	in	r28, 0x3d	; 61
    1d58:	de b7       	in	r29, 0x3e	; 62
    1d5a:	9b 83       	std	Y+3, r25	; 0x03
    1d5c:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8ErrorState = OK;
    1d5e:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_pvCallBackFunc != NULL)
    1d60:	8a 81       	ldd	r24, Y+2	; 0x02
    1d62:	9b 81       	ldd	r25, Y+3	; 0x03
    1d64:	00 97       	sbiw	r24, 0x00	; 0
    1d66:	39 f0       	breq	.+14     	; 0x1d76 <TIMER0_u8SetCallBack+0x28>
	{
		TIMER0_pvCallBackFunc = Copy_pvCallBackFunc;
    1d68:	8a 81       	ldd	r24, Y+2	; 0x02
    1d6a:	9b 81       	ldd	r25, Y+3	; 0x03
    1d6c:	90 93 81 01 	sts	0x0181, r25
    1d70:	80 93 80 01 	sts	0x0180, r24
    1d74:	02 c0       	rjmp	.+4      	; 0x1d7a <TIMER0_u8SetCallBack+0x2c>
	}
	else
	{
		Local_u8ErrorState = NULL_PTR_ERR;
    1d76:	82 e0       	ldi	r24, 0x02	; 2
    1d78:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_u8ErrorState;
    1d7a:	89 81       	ldd	r24, Y+1	; 0x01
}
    1d7c:	0f 90       	pop	r0
    1d7e:	0f 90       	pop	r0
    1d80:	0f 90       	pop	r0
    1d82:	cf 91       	pop	r28
    1d84:	df 91       	pop	r29
    1d86:	08 95       	ret

00001d88 <TIMER0_voidSetDutyCycle>:

void TIMER0_voidSetDutyCycle(u8 Copy_u8DutyCycle)
{
    1d88:	df 93       	push	r29
    1d8a:	cf 93       	push	r28
    1d8c:	00 d0       	rcall	.+0      	; 0x1d8e <TIMER0_voidSetDutyCycle+0x6>
    1d8e:	cd b7       	in	r28, 0x3d	; 61
    1d90:	de b7       	in	r29, 0x3e	; 62
    1d92:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8OCRvalue = 0;
    1d94:	19 82       	std	Y+1, r1	; 0x01
#if COMPARE_FASTPWMMODE == NON_INVERTED_MODE
	Local_u8OCRvalue = (Copy_u8DutyCycle * 256) / 100;
    1d96:	8a 81       	ldd	r24, Y+2	; 0x02
    1d98:	88 2f       	mov	r24, r24
    1d9a:	90 e0       	ldi	r25, 0x00	; 0
    1d9c:	98 2f       	mov	r25, r24
    1d9e:	88 27       	eor	r24, r24
    1da0:	24 e6       	ldi	r18, 0x64	; 100
    1da2:	30 e0       	ldi	r19, 0x00	; 0
    1da4:	b9 01       	movw	r22, r18
    1da6:	0e 94 9e 11 	call	0x233c	; 0x233c <__divmodhi4>
    1daa:	cb 01       	movw	r24, r22
    1dac:	89 83       	std	Y+1, r24	; 0x01
	TIMER0_SetCompareMatchValue(Local_u8OCRvalue);
    1dae:	89 81       	ldd	r24, Y+1	; 0x01
    1db0:	0e 94 8f 0e 	call	0x1d1e	; 0x1d1e <TIMER0_SetCompareMatchValue>
#elif COMPARE_FASTPWMMODE == INVERTED_MODE
	Local_u8OCRvalue = 255 - ( (Copy_u8DutyCycle * 256) / 100 ) ;
	TIMER0_SetCompareMatchValue(Local_u8OCRvalue);

#endif
}
    1db4:	0f 90       	pop	r0
    1db6:	0f 90       	pop	r0
    1db8:	cf 91       	pop	r28
    1dba:	df 91       	pop	r29
    1dbc:	08 95       	ret

00001dbe <__vector_10>:


/*ISR for TIMER0 Compare Match MODE*/
void __vector_10 (void) __attribute__((signal));
void __vector_10 (void)
{
    1dbe:	1f 92       	push	r1
    1dc0:	0f 92       	push	r0
    1dc2:	0f b6       	in	r0, 0x3f	; 63
    1dc4:	0f 92       	push	r0
    1dc6:	11 24       	eor	r1, r1
    1dc8:	2f 93       	push	r18
    1dca:	3f 93       	push	r19
    1dcc:	4f 93       	push	r20
    1dce:	5f 93       	push	r21
    1dd0:	6f 93       	push	r22
    1dd2:	7f 93       	push	r23
    1dd4:	8f 93       	push	r24
    1dd6:	9f 93       	push	r25
    1dd8:	af 93       	push	r26
    1dda:	bf 93       	push	r27
    1ddc:	ef 93       	push	r30
    1dde:	ff 93       	push	r31
    1de0:	df 93       	push	r29
    1de2:	cf 93       	push	r28
    1de4:	cd b7       	in	r28, 0x3d	; 61
    1de6:	de b7       	in	r29, 0x3e	; 62
	if(TIMER0_pvCallBackFunc != NULL)
    1de8:	80 91 80 01 	lds	r24, 0x0180
    1dec:	90 91 81 01 	lds	r25, 0x0181
    1df0:	00 97       	sbiw	r24, 0x00	; 0
    1df2:	29 f0       	breq	.+10     	; 0x1dfe <__vector_10+0x40>
	{
		TIMER0_pvCallBackFunc();
    1df4:	e0 91 80 01 	lds	r30, 0x0180
    1df8:	f0 91 81 01 	lds	r31, 0x0181
    1dfc:	09 95       	icall
	}
}
    1dfe:	cf 91       	pop	r28
    1e00:	df 91       	pop	r29
    1e02:	ff 91       	pop	r31
    1e04:	ef 91       	pop	r30
    1e06:	bf 91       	pop	r27
    1e08:	af 91       	pop	r26
    1e0a:	9f 91       	pop	r25
    1e0c:	8f 91       	pop	r24
    1e0e:	7f 91       	pop	r23
    1e10:	6f 91       	pop	r22
    1e12:	5f 91       	pop	r21
    1e14:	4f 91       	pop	r20
    1e16:	3f 91       	pop	r19
    1e18:	2f 91       	pop	r18
    1e1a:	0f 90       	pop	r0
    1e1c:	0f be       	out	0x3f, r0	; 63
    1e1e:	0f 90       	pop	r0
    1e20:	1f 90       	pop	r1
    1e22:	18 95       	reti

00001e24 <__vector_11>:

/*ISR for TIMER0 OVERFLOW MODE*/
void __vector_11 (void) __attribute__((signal));
void __vector_11 (void)
{
    1e24:	1f 92       	push	r1
    1e26:	0f 92       	push	r0
    1e28:	0f b6       	in	r0, 0x3f	; 63
    1e2a:	0f 92       	push	r0
    1e2c:	11 24       	eor	r1, r1
    1e2e:	2f 93       	push	r18
    1e30:	3f 93       	push	r19
    1e32:	4f 93       	push	r20
    1e34:	5f 93       	push	r21
    1e36:	6f 93       	push	r22
    1e38:	7f 93       	push	r23
    1e3a:	8f 93       	push	r24
    1e3c:	9f 93       	push	r25
    1e3e:	af 93       	push	r26
    1e40:	bf 93       	push	r27
    1e42:	ef 93       	push	r30
    1e44:	ff 93       	push	r31
    1e46:	df 93       	push	r29
    1e48:	cf 93       	push	r28
    1e4a:	cd b7       	in	r28, 0x3d	; 61
    1e4c:	de b7       	in	r29, 0x3e	; 62
	if(TIMER0_pvCallBackFunc != NULL)
    1e4e:	80 91 80 01 	lds	r24, 0x0180
    1e52:	90 91 81 01 	lds	r25, 0x0181
    1e56:	00 97       	sbiw	r24, 0x00	; 0
    1e58:	29 f0       	breq	.+10     	; 0x1e64 <__vector_11+0x40>
	{
		TIMER0_pvCallBackFunc();
    1e5a:	e0 91 80 01 	lds	r30, 0x0180
    1e5e:	f0 91 81 01 	lds	r31, 0x0181
    1e62:	09 95       	icall
	}
}
    1e64:	cf 91       	pop	r28
    1e66:	df 91       	pop	r29
    1e68:	ff 91       	pop	r31
    1e6a:	ef 91       	pop	r30
    1e6c:	bf 91       	pop	r27
    1e6e:	af 91       	pop	r26
    1e70:	9f 91       	pop	r25
    1e72:	8f 91       	pop	r24
    1e74:	7f 91       	pop	r23
    1e76:	6f 91       	pop	r22
    1e78:	5f 91       	pop	r21
    1e7a:	4f 91       	pop	r20
    1e7c:	3f 91       	pop	r19
    1e7e:	2f 91       	pop	r18
    1e80:	0f 90       	pop	r0
    1e82:	0f be       	out	0x3f, r0	; 63
    1e84:	0f 90       	pop	r0
    1e86:	1f 90       	pop	r1
    1e88:	18 95       	reti

00001e8a <main>:

static u16 NewTicks = 0;

void ICU_HW(void);
int main(void)
{
    1e8a:	df 93       	push	r29
    1e8c:	cf 93       	push	r28
    1e8e:	cd b7       	in	r28, 0x3d	; 61
    1e90:	de b7       	in	r29, 0x3e	; 62
    1e92:	e5 97       	sbiw	r28, 0x35	; 53
    1e94:	0f b6       	in	r0, 0x3f	; 63
    1e96:	f8 94       	cli
    1e98:	de bf       	out	0x3e, r29	; 62
    1e9a:	0f be       	out	0x3f, r0	; 63
    1e9c:	cd bf       	out	0x3d, r28	; 61
	DIO_voidSetPinDirection(DIO_PORTA,DIO_PIN0,DIO_OUTPUT);
    1e9e:	80 e0       	ldi	r24, 0x00	; 0
    1ea0:	60 e0       	ldi	r22, 0x00	; 0
    1ea2:	41 e0       	ldi	r20, 0x01	; 1
    1ea4:	0e 94 88 09 	call	0x1310	; 0x1310 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(DIO_PORTB,DIO_PIN3,DIO_OUTPUT);
    1ea8:	81 e0       	ldi	r24, 0x01	; 1
    1eaa:	63 e0       	ldi	r22, 0x03	; 3
    1eac:	41 e0       	ldi	r20, 0x01	; 1
    1eae:	0e 94 88 09 	call	0x1310	; 0x1310 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(DIO_PORTD,DIO_PIN6,DIO_INPUT);
    1eb2:	83 e0       	ldi	r24, 0x03	; 3
    1eb4:	66 e0       	ldi	r22, 0x06	; 6
    1eb6:	40 e0       	ldi	r20, 0x00	; 0
    1eb8:	0e 94 88 09 	call	0x1310	; 0x1310 <DIO_voidSetPinDirection>

	/*CLCD pins*/
	DIO_voidSetPortDirection(DIO_PORTC,DIO_OUTPUT);
    1ebc:	82 e0       	ldi	r24, 0x02	; 2
    1ebe:	61 e0       	ldi	r22, 0x01	; 1
    1ec0:	0e 94 13 0c 	call	0x1826	; 0x1826 <DIO_voidSetPortDirection>
	DIO_voidSetPinDirection(DIO_PORTD,DIO_PIN0,DIO_OUTPUT);
    1ec4:	83 e0       	ldi	r24, 0x03	; 3
    1ec6:	60 e0       	ldi	r22, 0x00	; 0
    1ec8:	41 e0       	ldi	r20, 0x01	; 1
    1eca:	0e 94 88 09 	call	0x1310	; 0x1310 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(DIO_PORTD,DIO_PIN1,DIO_OUTPUT);
    1ece:	83 e0       	ldi	r24, 0x03	; 3
    1ed0:	61 e0       	ldi	r22, 0x01	; 1
    1ed2:	41 e0       	ldi	r20, 0x01	; 1
    1ed4:	0e 94 88 09 	call	0x1310	; 0x1310 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(DIO_PORTD,DIO_PIN2,DIO_OUTPUT);
    1ed8:	83 e0       	ldi	r24, 0x03	; 3
    1eda:	62 e0       	ldi	r22, 0x02	; 2
    1edc:	41 e0       	ldi	r20, 0x01	; 1
    1ede:	0e 94 88 09 	call	0x1310	; 0x1310 <DIO_voidSetPinDirection>

	/*generate a H.W PWM signal Using TIMER0*/
	TIMER0_voidInit();
    1ee2:	0e 94 50 0e 	call	0x1ca0	; 0x1ca0 <TIMER0_voidInit>
	//TIMER0_voidSetDutyCycle(50);
	TIMER0_SetCompareMatchValue(130);
    1ee6:	82 e8       	ldi	r24, 0x82	; 130
    1ee8:	0e 94 8f 0e 	call	0x1d1e	; 0x1d1e <TIMER0_SetCompareMatchValue>

	/* Normal Mode */
	TIMER1_voidInit();
    1eec:	0e 94 36 0d 	call	0x1a6c	; 0x1a6c <TIMER1_voidInit>

	ICU_voidInterruptEnable();
    1ef0:	0e 94 a4 0d 	call	0x1b48	; 0x1b48 <ICU_voidInterruptEnable>

	GIE_voidEnable();
    1ef4:	0e 94 1a 0d 	call	0x1a34	; 0x1a34 <GIE_voidEnable>

	CLCD_voidInit();
    1ef8:	0e 94 da 07 	call	0xfb4	; 0xfb4 <CLCD_voidInit>

	/*Initial of ICU is Rising edge lama yegelo rising edge hy3ml interrupt hyro7 yenfez elinterrupt function*/

	ICU_voidInit();
    1efc:	0e 94 8f 0d 	call	0x1b1e	; 0x1b1e <ICU_voidInit>
	ICU_voidSetCallBack(ICU_HW);
    1f00:	89 e7       	ldi	r24, 0x79	; 121
    1f02:	91 e1       	ldi	r25, 0x11	; 17
    1f04:	0e 94 07 0e 	call	0x1c0e	; 0x1c0e <ICU_voidSetCallBack>
	//ICU_voidICUSetEdge(ICU_RISING_EDGE);
	//ICU_voidInterruptEnable();

    u8 distance = 0;
    1f08:	1d aa       	std	Y+53, r1	; 0x35
	while(1)
	{
		if(counter == 0)
    1f0a:	80 91 89 01 	lds	r24, 0x0189
    1f0e:	88 23       	and	r24, r24
    1f10:	09 f0       	breq	.+2      	; 0x1f14 <main+0x8a>
    1f12:	c8 c0       	rjmp	.+400    	; 0x20a4 <main+0x21a>
		{
			DIO_voidSetPinValue(DIO_PORTA,DIO_PIN0,DIO_HIGH);
    1f14:	80 e0       	ldi	r24, 0x00	; 0
    1f16:	60 e0       	ldi	r22, 0x00	; 0
    1f18:	41 e0       	ldi	r20, 0x01	; 1
    1f1a:	0e 94 90 0a 	call	0x1520	; 0x1520 <DIO_voidSetPinValue>
    1f1e:	80 e0       	ldi	r24, 0x00	; 0
    1f20:	90 e0       	ldi	r25, 0x00	; 0
    1f22:	a0 e2       	ldi	r26, 0x20	; 32
    1f24:	b1 e4       	ldi	r27, 0x41	; 65
    1f26:	89 ab       	std	Y+49, r24	; 0x31
    1f28:	9a ab       	std	Y+50, r25	; 0x32
    1f2a:	ab ab       	std	Y+51, r26	; 0x33
    1f2c:	bc ab       	std	Y+52, r27	; 0x34
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1f2e:	69 a9       	ldd	r22, Y+49	; 0x31
    1f30:	7a a9       	ldd	r23, Y+50	; 0x32
    1f32:	8b a9       	ldd	r24, Y+51	; 0x33
    1f34:	9c a9       	ldd	r25, Y+52	; 0x34
    1f36:	2b ea       	ldi	r18, 0xAB	; 171
    1f38:	3a ea       	ldi	r19, 0xAA	; 170
    1f3a:	4a e2       	ldi	r20, 0x2A	; 42
    1f3c:	50 e4       	ldi	r21, 0x40	; 64
    1f3e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f42:	dc 01       	movw	r26, r24
    1f44:	cb 01       	movw	r24, r22
    1f46:	8d a7       	std	Y+45, r24	; 0x2d
    1f48:	9e a7       	std	Y+46, r25	; 0x2e
    1f4a:	af a7       	std	Y+47, r26	; 0x2f
    1f4c:	b8 ab       	std	Y+48, r27	; 0x30
	if (__tmp < 1.0)
    1f4e:	6d a5       	ldd	r22, Y+45	; 0x2d
    1f50:	7e a5       	ldd	r23, Y+46	; 0x2e
    1f52:	8f a5       	ldd	r24, Y+47	; 0x2f
    1f54:	98 a9       	ldd	r25, Y+48	; 0x30
    1f56:	20 e0       	ldi	r18, 0x00	; 0
    1f58:	30 e0       	ldi	r19, 0x00	; 0
    1f5a:	40 e8       	ldi	r20, 0x80	; 128
    1f5c:	5f e3       	ldi	r21, 0x3F	; 63
    1f5e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1f62:	88 23       	and	r24, r24
    1f64:	1c f4       	brge	.+6      	; 0x1f6c <main+0xe2>
		__ticks = 1;
    1f66:	81 e0       	ldi	r24, 0x01	; 1
    1f68:	8c a7       	std	Y+44, r24	; 0x2c
    1f6a:	91 c0       	rjmp	.+290    	; 0x208e <main+0x204>
	else if (__tmp > 255)
    1f6c:	6d a5       	ldd	r22, Y+45	; 0x2d
    1f6e:	7e a5       	ldd	r23, Y+46	; 0x2e
    1f70:	8f a5       	ldd	r24, Y+47	; 0x2f
    1f72:	98 a9       	ldd	r25, Y+48	; 0x30
    1f74:	20 e0       	ldi	r18, 0x00	; 0
    1f76:	30 e0       	ldi	r19, 0x00	; 0
    1f78:	4f e7       	ldi	r20, 0x7F	; 127
    1f7a:	53 e4       	ldi	r21, 0x43	; 67
    1f7c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1f80:	18 16       	cp	r1, r24
    1f82:	0c f0       	brlt	.+2      	; 0x1f86 <main+0xfc>
    1f84:	7b c0       	rjmp	.+246    	; 0x207c <main+0x1f2>
	{
		_delay_ms(__us / 1000.0);
    1f86:	69 a9       	ldd	r22, Y+49	; 0x31
    1f88:	7a a9       	ldd	r23, Y+50	; 0x32
    1f8a:	8b a9       	ldd	r24, Y+51	; 0x33
    1f8c:	9c a9       	ldd	r25, Y+52	; 0x34
    1f8e:	20 e0       	ldi	r18, 0x00	; 0
    1f90:	30 e0       	ldi	r19, 0x00	; 0
    1f92:	4a e7       	ldi	r20, 0x7A	; 122
    1f94:	54 e4       	ldi	r21, 0x44	; 68
    1f96:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1f9a:	dc 01       	movw	r26, r24
    1f9c:	cb 01       	movw	r24, r22
    1f9e:	88 a7       	std	Y+40, r24	; 0x28
    1fa0:	99 a7       	std	Y+41, r25	; 0x29
    1fa2:	aa a7       	std	Y+42, r26	; 0x2a
    1fa4:	bb a7       	std	Y+43, r27	; 0x2b
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1fa6:	68 a5       	ldd	r22, Y+40	; 0x28
    1fa8:	79 a5       	ldd	r23, Y+41	; 0x29
    1faa:	8a a5       	ldd	r24, Y+42	; 0x2a
    1fac:	9b a5       	ldd	r25, Y+43	; 0x2b
    1fae:	20 e0       	ldi	r18, 0x00	; 0
    1fb0:	30 e0       	ldi	r19, 0x00	; 0
    1fb2:	4a ef       	ldi	r20, 0xFA	; 250
    1fb4:	54 e4       	ldi	r21, 0x44	; 68
    1fb6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1fba:	dc 01       	movw	r26, r24
    1fbc:	cb 01       	movw	r24, r22
    1fbe:	8c a3       	std	Y+36, r24	; 0x24
    1fc0:	9d a3       	std	Y+37, r25	; 0x25
    1fc2:	ae a3       	std	Y+38, r26	; 0x26
    1fc4:	bf a3       	std	Y+39, r27	; 0x27
	if (__tmp < 1.0)
    1fc6:	6c a1       	ldd	r22, Y+36	; 0x24
    1fc8:	7d a1       	ldd	r23, Y+37	; 0x25
    1fca:	8e a1       	ldd	r24, Y+38	; 0x26
    1fcc:	9f a1       	ldd	r25, Y+39	; 0x27
    1fce:	20 e0       	ldi	r18, 0x00	; 0
    1fd0:	30 e0       	ldi	r19, 0x00	; 0
    1fd2:	40 e8       	ldi	r20, 0x80	; 128
    1fd4:	5f e3       	ldi	r21, 0x3F	; 63
    1fd6:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1fda:	88 23       	and	r24, r24
    1fdc:	2c f4       	brge	.+10     	; 0x1fe8 <main+0x15e>
		__ticks = 1;
    1fde:	81 e0       	ldi	r24, 0x01	; 1
    1fe0:	90 e0       	ldi	r25, 0x00	; 0
    1fe2:	9b a3       	std	Y+35, r25	; 0x23
    1fe4:	8a a3       	std	Y+34, r24	; 0x22
    1fe6:	3f c0       	rjmp	.+126    	; 0x2066 <main+0x1dc>
	else if (__tmp > 65535)
    1fe8:	6c a1       	ldd	r22, Y+36	; 0x24
    1fea:	7d a1       	ldd	r23, Y+37	; 0x25
    1fec:	8e a1       	ldd	r24, Y+38	; 0x26
    1fee:	9f a1       	ldd	r25, Y+39	; 0x27
    1ff0:	20 e0       	ldi	r18, 0x00	; 0
    1ff2:	3f ef       	ldi	r19, 0xFF	; 255
    1ff4:	4f e7       	ldi	r20, 0x7F	; 127
    1ff6:	57 e4       	ldi	r21, 0x47	; 71
    1ff8:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1ffc:	18 16       	cp	r1, r24
    1ffe:	4c f5       	brge	.+82     	; 0x2052 <main+0x1c8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2000:	68 a5       	ldd	r22, Y+40	; 0x28
    2002:	79 a5       	ldd	r23, Y+41	; 0x29
    2004:	8a a5       	ldd	r24, Y+42	; 0x2a
    2006:	9b a5       	ldd	r25, Y+43	; 0x2b
    2008:	20 e0       	ldi	r18, 0x00	; 0
    200a:	30 e0       	ldi	r19, 0x00	; 0
    200c:	40 e2       	ldi	r20, 0x20	; 32
    200e:	51 e4       	ldi	r21, 0x41	; 65
    2010:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2014:	dc 01       	movw	r26, r24
    2016:	cb 01       	movw	r24, r22
    2018:	bc 01       	movw	r22, r24
    201a:	cd 01       	movw	r24, r26
    201c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2020:	dc 01       	movw	r26, r24
    2022:	cb 01       	movw	r24, r22
    2024:	9b a3       	std	Y+35, r25	; 0x23
    2026:	8a a3       	std	Y+34, r24	; 0x22
    2028:	0f c0       	rjmp	.+30     	; 0x2048 <main+0x1be>
    202a:	88 ec       	ldi	r24, 0xC8	; 200
    202c:	90 e0       	ldi	r25, 0x00	; 0
    202e:	99 a3       	std	Y+33, r25	; 0x21
    2030:	88 a3       	std	Y+32, r24	; 0x20
    2032:	88 a1       	ldd	r24, Y+32	; 0x20
    2034:	99 a1       	ldd	r25, Y+33	; 0x21
    2036:	01 97       	sbiw	r24, 0x01	; 1
    2038:	f1 f7       	brne	.-4      	; 0x2036 <main+0x1ac>
    203a:	99 a3       	std	Y+33, r25	; 0x21
    203c:	88 a3       	std	Y+32, r24	; 0x20
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    203e:	8a a1       	ldd	r24, Y+34	; 0x22
    2040:	9b a1       	ldd	r25, Y+35	; 0x23
    2042:	01 97       	sbiw	r24, 0x01	; 1
    2044:	9b a3       	std	Y+35, r25	; 0x23
    2046:	8a a3       	std	Y+34, r24	; 0x22
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2048:	8a a1       	ldd	r24, Y+34	; 0x22
    204a:	9b a1       	ldd	r25, Y+35	; 0x23
    204c:	00 97       	sbiw	r24, 0x00	; 0
    204e:	69 f7       	brne	.-38     	; 0x202a <main+0x1a0>
    2050:	24 c0       	rjmp	.+72     	; 0x209a <main+0x210>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2052:	6c a1       	ldd	r22, Y+36	; 0x24
    2054:	7d a1       	ldd	r23, Y+37	; 0x25
    2056:	8e a1       	ldd	r24, Y+38	; 0x26
    2058:	9f a1       	ldd	r25, Y+39	; 0x27
    205a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    205e:	dc 01       	movw	r26, r24
    2060:	cb 01       	movw	r24, r22
    2062:	9b a3       	std	Y+35, r25	; 0x23
    2064:	8a a3       	std	Y+34, r24	; 0x22
    2066:	8a a1       	ldd	r24, Y+34	; 0x22
    2068:	9b a1       	ldd	r25, Y+35	; 0x23
    206a:	9f 8f       	std	Y+31, r25	; 0x1f
    206c:	8e 8f       	std	Y+30, r24	; 0x1e
    206e:	8e 8d       	ldd	r24, Y+30	; 0x1e
    2070:	9f 8d       	ldd	r25, Y+31	; 0x1f
    2072:	01 97       	sbiw	r24, 0x01	; 1
    2074:	f1 f7       	brne	.-4      	; 0x2072 <main+0x1e8>
    2076:	9f 8f       	std	Y+31, r25	; 0x1f
    2078:	8e 8f       	std	Y+30, r24	; 0x1e
    207a:	0f c0       	rjmp	.+30     	; 0x209a <main+0x210>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    207c:	6d a5       	ldd	r22, Y+45	; 0x2d
    207e:	7e a5       	ldd	r23, Y+46	; 0x2e
    2080:	8f a5       	ldd	r24, Y+47	; 0x2f
    2082:	98 a9       	ldd	r25, Y+48	; 0x30
    2084:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2088:	dc 01       	movw	r26, r24
    208a:	cb 01       	movw	r24, r22
    208c:	8c a7       	std	Y+44, r24	; 0x2c
    208e:	8c a5       	ldd	r24, Y+44	; 0x2c
    2090:	8d 8f       	std	Y+29, r24	; 0x1d
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    2092:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2094:	8a 95       	dec	r24
    2096:	f1 f7       	brne	.-4      	; 0x2094 <main+0x20a>
    2098:	8d 8f       	std	Y+29, r24	; 0x1d
			_delay_us(10);
			DIO_voidSetPinValue(DIO_PORTA,DIO_PIN0,DIO_LOW);
    209a:	80 e0       	ldi	r24, 0x00	; 0
    209c:	60 e0       	ldi	r22, 0x00	; 0
    209e:	40 e0       	ldi	r20, 0x00	; 0
    20a0:	0e 94 90 0a 	call	0x1520	; 0x1520 <DIO_voidSetPinValue>
		}
		distance = ticksCounts * 0.0175;
    20a4:	80 91 86 01 	lds	r24, 0x0186
    20a8:	90 91 87 01 	lds	r25, 0x0187
    20ac:	cc 01       	movw	r24, r24
    20ae:	a0 e0       	ldi	r26, 0x00	; 0
    20b0:	b0 e0       	ldi	r27, 0x00	; 0
    20b2:	bc 01       	movw	r22, r24
    20b4:	cd 01       	movw	r24, r26
    20b6:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    20ba:	dc 01       	movw	r26, r24
    20bc:	cb 01       	movw	r24, r22
    20be:	bc 01       	movw	r22, r24
    20c0:	cd 01       	movw	r24, r26
    20c2:	29 e2       	ldi	r18, 0x29	; 41
    20c4:	3c e5       	ldi	r19, 0x5C	; 92
    20c6:	4f e8       	ldi	r20, 0x8F	; 143
    20c8:	5c e3       	ldi	r21, 0x3C	; 60
    20ca:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    20ce:	dc 01       	movw	r26, r24
    20d0:	cb 01       	movw	r24, r22
    20d2:	bc 01       	movw	r22, r24
    20d4:	cd 01       	movw	r24, r26
    20d6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    20da:	dc 01       	movw	r26, r24
    20dc:	cb 01       	movw	r24, r22
    20de:	8d ab       	std	Y+53, r24	; 0x35


		CLCD_voidSetPosition(0,0);
    20e0:	80 e0       	ldi	r24, 0x00	; 0
    20e2:	60 e0       	ldi	r22, 0x00	; 0
    20e4:	0e 94 22 09 	call	0x1244	; 0x1244 <CLCD_voidSetPosition>
		CLCD_voidSendString("Ticks = ");
    20e8:	80 e6       	ldi	r24, 0x60	; 96
    20ea:	90 e0       	ldi	r25, 0x00	; 0
    20ec:	0e 94 68 08 	call	0x10d0	; 0x10d0 <CLCD_voidSendString>
	    CLCD_voidSendNumber(ticksCounts);
    20f0:	80 91 86 01 	lds	r24, 0x0186
    20f4:	90 91 87 01 	lds	r25, 0x0187
    20f8:	cc 01       	movw	r24, r24
    20fa:	a0 e0       	ldi	r26, 0x00	; 0
    20fc:	b0 e0       	ldi	r27, 0x00	; 0
    20fe:	bc 01       	movw	r22, r24
    2100:	cd 01       	movw	r24, r26
    2102:	0e 94 92 08 	call	0x1124	; 0x1124 <CLCD_voidSendNumber>
    2106:	80 e0       	ldi	r24, 0x00	; 0
    2108:	90 e0       	ldi	r25, 0x00	; 0
    210a:	a8 ec       	ldi	r26, 0xC8	; 200
    210c:	b2 e4       	ldi	r27, 0x42	; 66
    210e:	89 8f       	std	Y+25, r24	; 0x19
    2110:	9a 8f       	std	Y+26, r25	; 0x1a
    2112:	ab 8f       	std	Y+27, r26	; 0x1b
    2114:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2116:	69 8d       	ldd	r22, Y+25	; 0x19
    2118:	7a 8d       	ldd	r23, Y+26	; 0x1a
    211a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    211c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    211e:	20 e0       	ldi	r18, 0x00	; 0
    2120:	30 e0       	ldi	r19, 0x00	; 0
    2122:	4a ef       	ldi	r20, 0xFA	; 250
    2124:	54 e4       	ldi	r21, 0x44	; 68
    2126:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    212a:	dc 01       	movw	r26, r24
    212c:	cb 01       	movw	r24, r22
    212e:	8d 8b       	std	Y+21, r24	; 0x15
    2130:	9e 8b       	std	Y+22, r25	; 0x16
    2132:	af 8b       	std	Y+23, r26	; 0x17
    2134:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2136:	6d 89       	ldd	r22, Y+21	; 0x15
    2138:	7e 89       	ldd	r23, Y+22	; 0x16
    213a:	8f 89       	ldd	r24, Y+23	; 0x17
    213c:	98 8d       	ldd	r25, Y+24	; 0x18
    213e:	20 e0       	ldi	r18, 0x00	; 0
    2140:	30 e0       	ldi	r19, 0x00	; 0
    2142:	40 e8       	ldi	r20, 0x80	; 128
    2144:	5f e3       	ldi	r21, 0x3F	; 63
    2146:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    214a:	88 23       	and	r24, r24
    214c:	2c f4       	brge	.+10     	; 0x2158 <main+0x2ce>
		__ticks = 1;
    214e:	81 e0       	ldi	r24, 0x01	; 1
    2150:	90 e0       	ldi	r25, 0x00	; 0
    2152:	9c 8b       	std	Y+20, r25	; 0x14
    2154:	8b 8b       	std	Y+19, r24	; 0x13
    2156:	3f c0       	rjmp	.+126    	; 0x21d6 <main+0x34c>
	else if (__tmp > 65535)
    2158:	6d 89       	ldd	r22, Y+21	; 0x15
    215a:	7e 89       	ldd	r23, Y+22	; 0x16
    215c:	8f 89       	ldd	r24, Y+23	; 0x17
    215e:	98 8d       	ldd	r25, Y+24	; 0x18
    2160:	20 e0       	ldi	r18, 0x00	; 0
    2162:	3f ef       	ldi	r19, 0xFF	; 255
    2164:	4f e7       	ldi	r20, 0x7F	; 127
    2166:	57 e4       	ldi	r21, 0x47	; 71
    2168:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    216c:	18 16       	cp	r1, r24
    216e:	4c f5       	brge	.+82     	; 0x21c2 <main+0x338>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2170:	69 8d       	ldd	r22, Y+25	; 0x19
    2172:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2174:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2176:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2178:	20 e0       	ldi	r18, 0x00	; 0
    217a:	30 e0       	ldi	r19, 0x00	; 0
    217c:	40 e2       	ldi	r20, 0x20	; 32
    217e:	51 e4       	ldi	r21, 0x41	; 65
    2180:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2184:	dc 01       	movw	r26, r24
    2186:	cb 01       	movw	r24, r22
    2188:	bc 01       	movw	r22, r24
    218a:	cd 01       	movw	r24, r26
    218c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2190:	dc 01       	movw	r26, r24
    2192:	cb 01       	movw	r24, r22
    2194:	9c 8b       	std	Y+20, r25	; 0x14
    2196:	8b 8b       	std	Y+19, r24	; 0x13
    2198:	0f c0       	rjmp	.+30     	; 0x21b8 <main+0x32e>
    219a:	88 ec       	ldi	r24, 0xC8	; 200
    219c:	90 e0       	ldi	r25, 0x00	; 0
    219e:	9a 8b       	std	Y+18, r25	; 0x12
    21a0:	89 8b       	std	Y+17, r24	; 0x11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    21a2:	89 89       	ldd	r24, Y+17	; 0x11
    21a4:	9a 89       	ldd	r25, Y+18	; 0x12
    21a6:	01 97       	sbiw	r24, 0x01	; 1
    21a8:	f1 f7       	brne	.-4      	; 0x21a6 <main+0x31c>
    21aa:	9a 8b       	std	Y+18, r25	; 0x12
    21ac:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    21ae:	8b 89       	ldd	r24, Y+19	; 0x13
    21b0:	9c 89       	ldd	r25, Y+20	; 0x14
    21b2:	01 97       	sbiw	r24, 0x01	; 1
    21b4:	9c 8b       	std	Y+20, r25	; 0x14
    21b6:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    21b8:	8b 89       	ldd	r24, Y+19	; 0x13
    21ba:	9c 89       	ldd	r25, Y+20	; 0x14
    21bc:	00 97       	sbiw	r24, 0x00	; 0
    21be:	69 f7       	brne	.-38     	; 0x219a <main+0x310>
    21c0:	14 c0       	rjmp	.+40     	; 0x21ea <main+0x360>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    21c2:	6d 89       	ldd	r22, Y+21	; 0x15
    21c4:	7e 89       	ldd	r23, Y+22	; 0x16
    21c6:	8f 89       	ldd	r24, Y+23	; 0x17
    21c8:	98 8d       	ldd	r25, Y+24	; 0x18
    21ca:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    21ce:	dc 01       	movw	r26, r24
    21d0:	cb 01       	movw	r24, r22
    21d2:	9c 8b       	std	Y+20, r25	; 0x14
    21d4:	8b 8b       	std	Y+19, r24	; 0x13
    21d6:	8b 89       	ldd	r24, Y+19	; 0x13
    21d8:	9c 89       	ldd	r25, Y+20	; 0x14
    21da:	98 8b       	std	Y+16, r25	; 0x10
    21dc:	8f 87       	std	Y+15, r24	; 0x0f
    21de:	8f 85       	ldd	r24, Y+15	; 0x0f
    21e0:	98 89       	ldd	r25, Y+16	; 0x10
    21e2:	01 97       	sbiw	r24, 0x01	; 1
    21e4:	f1 f7       	brne	.-4      	; 0x21e2 <main+0x358>
    21e6:	98 8b       	std	Y+16, r25	; 0x10
    21e8:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(100);
		CLCD_voidSetPosition(1,0);
    21ea:	81 e0       	ldi	r24, 0x01	; 1
    21ec:	60 e0       	ldi	r22, 0x00	; 0
    21ee:	0e 94 22 09 	call	0x1244	; 0x1244 <CLCD_voidSetPosition>
		CLCD_voidSendString("distance = ");
    21f2:	89 e6       	ldi	r24, 0x69	; 105
    21f4:	90 e0       	ldi	r25, 0x00	; 0
    21f6:	0e 94 68 08 	call	0x10d0	; 0x10d0 <CLCD_voidSendString>
	    CLCD_voidSendNumber(distance);
    21fa:	8d a9       	ldd	r24, Y+53	; 0x35
    21fc:	88 2f       	mov	r24, r24
    21fe:	90 e0       	ldi	r25, 0x00	; 0
    2200:	a0 e0       	ldi	r26, 0x00	; 0
    2202:	b0 e0       	ldi	r27, 0x00	; 0
    2204:	bc 01       	movw	r22, r24
    2206:	cd 01       	movw	r24, r26
    2208:	0e 94 92 08 	call	0x1124	; 0x1124 <CLCD_voidSendNumber>
    220c:	80 e0       	ldi	r24, 0x00	; 0
    220e:	90 e0       	ldi	r25, 0x00	; 0
    2210:	a8 ec       	ldi	r26, 0xC8	; 200
    2212:	b2 e4       	ldi	r27, 0x42	; 66
    2214:	8b 87       	std	Y+11, r24	; 0x0b
    2216:	9c 87       	std	Y+12, r25	; 0x0c
    2218:	ad 87       	std	Y+13, r26	; 0x0d
    221a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    221c:	6b 85       	ldd	r22, Y+11	; 0x0b
    221e:	7c 85       	ldd	r23, Y+12	; 0x0c
    2220:	8d 85       	ldd	r24, Y+13	; 0x0d
    2222:	9e 85       	ldd	r25, Y+14	; 0x0e
    2224:	20 e0       	ldi	r18, 0x00	; 0
    2226:	30 e0       	ldi	r19, 0x00	; 0
    2228:	4a ef       	ldi	r20, 0xFA	; 250
    222a:	54 e4       	ldi	r21, 0x44	; 68
    222c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2230:	dc 01       	movw	r26, r24
    2232:	cb 01       	movw	r24, r22
    2234:	8f 83       	std	Y+7, r24	; 0x07
    2236:	98 87       	std	Y+8, r25	; 0x08
    2238:	a9 87       	std	Y+9, r26	; 0x09
    223a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    223c:	6f 81       	ldd	r22, Y+7	; 0x07
    223e:	78 85       	ldd	r23, Y+8	; 0x08
    2240:	89 85       	ldd	r24, Y+9	; 0x09
    2242:	9a 85       	ldd	r25, Y+10	; 0x0a
    2244:	20 e0       	ldi	r18, 0x00	; 0
    2246:	30 e0       	ldi	r19, 0x00	; 0
    2248:	40 e8       	ldi	r20, 0x80	; 128
    224a:	5f e3       	ldi	r21, 0x3F	; 63
    224c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2250:	88 23       	and	r24, r24
    2252:	2c f4       	brge	.+10     	; 0x225e <main+0x3d4>
		__ticks = 1;
    2254:	81 e0       	ldi	r24, 0x01	; 1
    2256:	90 e0       	ldi	r25, 0x00	; 0
    2258:	9e 83       	std	Y+6, r25	; 0x06
    225a:	8d 83       	std	Y+5, r24	; 0x05
    225c:	3f c0       	rjmp	.+126    	; 0x22dc <main+0x452>
	else if (__tmp > 65535)
    225e:	6f 81       	ldd	r22, Y+7	; 0x07
    2260:	78 85       	ldd	r23, Y+8	; 0x08
    2262:	89 85       	ldd	r24, Y+9	; 0x09
    2264:	9a 85       	ldd	r25, Y+10	; 0x0a
    2266:	20 e0       	ldi	r18, 0x00	; 0
    2268:	3f ef       	ldi	r19, 0xFF	; 255
    226a:	4f e7       	ldi	r20, 0x7F	; 127
    226c:	57 e4       	ldi	r21, 0x47	; 71
    226e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2272:	18 16       	cp	r1, r24
    2274:	4c f5       	brge	.+82     	; 0x22c8 <main+0x43e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2276:	6b 85       	ldd	r22, Y+11	; 0x0b
    2278:	7c 85       	ldd	r23, Y+12	; 0x0c
    227a:	8d 85       	ldd	r24, Y+13	; 0x0d
    227c:	9e 85       	ldd	r25, Y+14	; 0x0e
    227e:	20 e0       	ldi	r18, 0x00	; 0
    2280:	30 e0       	ldi	r19, 0x00	; 0
    2282:	40 e2       	ldi	r20, 0x20	; 32
    2284:	51 e4       	ldi	r21, 0x41	; 65
    2286:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    228a:	dc 01       	movw	r26, r24
    228c:	cb 01       	movw	r24, r22
    228e:	bc 01       	movw	r22, r24
    2290:	cd 01       	movw	r24, r26
    2292:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2296:	dc 01       	movw	r26, r24
    2298:	cb 01       	movw	r24, r22
    229a:	9e 83       	std	Y+6, r25	; 0x06
    229c:	8d 83       	std	Y+5, r24	; 0x05
    229e:	0f c0       	rjmp	.+30     	; 0x22be <main+0x434>
    22a0:	88 ec       	ldi	r24, 0xC8	; 200
    22a2:	90 e0       	ldi	r25, 0x00	; 0
    22a4:	9c 83       	std	Y+4, r25	; 0x04
    22a6:	8b 83       	std	Y+3, r24	; 0x03
    22a8:	8b 81       	ldd	r24, Y+3	; 0x03
    22aa:	9c 81       	ldd	r25, Y+4	; 0x04
    22ac:	01 97       	sbiw	r24, 0x01	; 1
    22ae:	f1 f7       	brne	.-4      	; 0x22ac <main+0x422>
    22b0:	9c 83       	std	Y+4, r25	; 0x04
    22b2:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    22b4:	8d 81       	ldd	r24, Y+5	; 0x05
    22b6:	9e 81       	ldd	r25, Y+6	; 0x06
    22b8:	01 97       	sbiw	r24, 0x01	; 1
    22ba:	9e 83       	std	Y+6, r25	; 0x06
    22bc:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    22be:	8d 81       	ldd	r24, Y+5	; 0x05
    22c0:	9e 81       	ldd	r25, Y+6	; 0x06
    22c2:	00 97       	sbiw	r24, 0x00	; 0
    22c4:	69 f7       	brne	.-38     	; 0x22a0 <main+0x416>
    22c6:	21 ce       	rjmp	.-958    	; 0x1f0a <main+0x80>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    22c8:	6f 81       	ldd	r22, Y+7	; 0x07
    22ca:	78 85       	ldd	r23, Y+8	; 0x08
    22cc:	89 85       	ldd	r24, Y+9	; 0x09
    22ce:	9a 85       	ldd	r25, Y+10	; 0x0a
    22d0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    22d4:	dc 01       	movw	r26, r24
    22d6:	cb 01       	movw	r24, r22
    22d8:	9e 83       	std	Y+6, r25	; 0x06
    22da:	8d 83       	std	Y+5, r24	; 0x05
    22dc:	8d 81       	ldd	r24, Y+5	; 0x05
    22de:	9e 81       	ldd	r25, Y+6	; 0x06
    22e0:	9a 83       	std	Y+2, r25	; 0x02
    22e2:	89 83       	std	Y+1, r24	; 0x01
    22e4:	89 81       	ldd	r24, Y+1	; 0x01
    22e6:	9a 81       	ldd	r25, Y+2	; 0x02
    22e8:	01 97       	sbiw	r24, 0x01	; 1
    22ea:	f1 f7       	brne	.-4      	; 0x22e8 <main+0x45e>
    22ec:	9a 83       	std	Y+2, r25	; 0x02
    22ee:	89 83       	std	Y+1, r24	; 0x01
    22f0:	0c ce       	rjmp	.-1000   	; 0x1f0a <main+0x80>

000022f2 <ICU_HW>:
	return 0;
}


void ICU_HW(void)
{
    22f2:	df 93       	push	r29
    22f4:	cf 93       	push	r28
    22f6:	cd b7       	in	r28, 0x3d	; 61
    22f8:	de b7       	in	r29, 0x3e	; 62
	if(counter == 0)
    22fa:	80 91 89 01 	lds	r24, 0x0189
    22fe:	88 23       	and	r24, r24
    2300:	59 f4       	brne	.+22     	; 0x2318 <ICU_HW+0x26>
	{
/*first Rising edge we don't need the reading in TCNT1 or ICR1 register we need it to be zero*/
		TIMER1_SetTimerValue(0); /*TCNT1 register will be zero counts*/
    2302:	80 e0       	ldi	r24, 0x00	; 0
    2304:	90 e0       	ldi	r25, 0x00	; 0
    2306:	0e 94 4e 0d 	call	0x1a9c	; 0x1a9c <TIMER1_SetTimerValue>

		ICU_voidICUSetEdge(ICU_FALLING_EDGE);
    230a:	81 e0       	ldi	r24, 0x01	; 1
    230c:	0e 94 c0 0d 	call	0x1b80	; 0x1b80 <ICU_voidICUSetEdge>
		counter = 1;
    2310:	81 e0       	ldi	r24, 0x01	; 1
    2312:	80 93 89 01 	sts	0x0189, r24
    2316:	0f c0       	rjmp	.+30     	; 0x2336 <ICU_HW+0x44>
		//flag = 1;

	}
	else if(counter == 1)
    2318:	80 91 89 01 	lds	r24, 0x0189
    231c:	81 30       	cpi	r24, 0x01	; 1
    231e:	59 f4       	brne	.+22     	; 0x2336 <ICU_HW+0x44>
	{
		/*at falling edge */
		ticksCounts = ICU_voidReadICR1();
    2320:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <ICU_voidReadICR1>
    2324:	90 93 87 01 	sts	0x0187, r25
    2328:	80 93 86 01 	sts	0x0186, r24

		ICU_voidICUSetEdge(ICU_RISING_EDGE);
    232c:	80 e0       	ldi	r24, 0x00	; 0
    232e:	0e 94 c0 0d 	call	0x1b80	; 0x1b80 <ICU_voidICUSetEdge>
		counter = 0;
    2332:	10 92 89 01 	sts	0x0189, r1
		//flag = 0;
	}


}
    2336:	cf 91       	pop	r28
    2338:	df 91       	pop	r29
    233a:	08 95       	ret

0000233c <__divmodhi4>:
    233c:	97 fb       	bst	r25, 7
    233e:	09 2e       	mov	r0, r25
    2340:	07 26       	eor	r0, r23
    2342:	0a d0       	rcall	.+20     	; 0x2358 <__divmodhi4_neg1>
    2344:	77 fd       	sbrc	r23, 7
    2346:	04 d0       	rcall	.+8      	; 0x2350 <__divmodhi4_neg2>
    2348:	27 d0       	rcall	.+78     	; 0x2398 <__udivmodhi4>
    234a:	06 d0       	rcall	.+12     	; 0x2358 <__divmodhi4_neg1>
    234c:	00 20       	and	r0, r0
    234e:	1a f4       	brpl	.+6      	; 0x2356 <__divmodhi4_exit>

00002350 <__divmodhi4_neg2>:
    2350:	70 95       	com	r23
    2352:	61 95       	neg	r22
    2354:	7f 4f       	sbci	r23, 0xFF	; 255

00002356 <__divmodhi4_exit>:
    2356:	08 95       	ret

00002358 <__divmodhi4_neg1>:
    2358:	f6 f7       	brtc	.-4      	; 0x2356 <__divmodhi4_exit>
    235a:	90 95       	com	r25
    235c:	81 95       	neg	r24
    235e:	9f 4f       	sbci	r25, 0xFF	; 255
    2360:	08 95       	ret

00002362 <__divmodsi4>:
    2362:	97 fb       	bst	r25, 7
    2364:	09 2e       	mov	r0, r25
    2366:	05 26       	eor	r0, r21
    2368:	0e d0       	rcall	.+28     	; 0x2386 <__divmodsi4_neg1>
    236a:	57 fd       	sbrc	r21, 7
    236c:	04 d0       	rcall	.+8      	; 0x2376 <__divmodsi4_neg2>
    236e:	28 d0       	rcall	.+80     	; 0x23c0 <__udivmodsi4>
    2370:	0a d0       	rcall	.+20     	; 0x2386 <__divmodsi4_neg1>
    2372:	00 1c       	adc	r0, r0
    2374:	38 f4       	brcc	.+14     	; 0x2384 <__divmodsi4_exit>

00002376 <__divmodsi4_neg2>:
    2376:	50 95       	com	r21
    2378:	40 95       	com	r20
    237a:	30 95       	com	r19
    237c:	21 95       	neg	r18
    237e:	3f 4f       	sbci	r19, 0xFF	; 255
    2380:	4f 4f       	sbci	r20, 0xFF	; 255
    2382:	5f 4f       	sbci	r21, 0xFF	; 255

00002384 <__divmodsi4_exit>:
    2384:	08 95       	ret

00002386 <__divmodsi4_neg1>:
    2386:	f6 f7       	brtc	.-4      	; 0x2384 <__divmodsi4_exit>
    2388:	90 95       	com	r25
    238a:	80 95       	com	r24
    238c:	70 95       	com	r23
    238e:	61 95       	neg	r22
    2390:	7f 4f       	sbci	r23, 0xFF	; 255
    2392:	8f 4f       	sbci	r24, 0xFF	; 255
    2394:	9f 4f       	sbci	r25, 0xFF	; 255
    2396:	08 95       	ret

00002398 <__udivmodhi4>:
    2398:	aa 1b       	sub	r26, r26
    239a:	bb 1b       	sub	r27, r27
    239c:	51 e1       	ldi	r21, 0x11	; 17
    239e:	07 c0       	rjmp	.+14     	; 0x23ae <__udivmodhi4_ep>

000023a0 <__udivmodhi4_loop>:
    23a0:	aa 1f       	adc	r26, r26
    23a2:	bb 1f       	adc	r27, r27
    23a4:	a6 17       	cp	r26, r22
    23a6:	b7 07       	cpc	r27, r23
    23a8:	10 f0       	brcs	.+4      	; 0x23ae <__udivmodhi4_ep>
    23aa:	a6 1b       	sub	r26, r22
    23ac:	b7 0b       	sbc	r27, r23

000023ae <__udivmodhi4_ep>:
    23ae:	88 1f       	adc	r24, r24
    23b0:	99 1f       	adc	r25, r25
    23b2:	5a 95       	dec	r21
    23b4:	a9 f7       	brne	.-22     	; 0x23a0 <__udivmodhi4_loop>
    23b6:	80 95       	com	r24
    23b8:	90 95       	com	r25
    23ba:	bc 01       	movw	r22, r24
    23bc:	cd 01       	movw	r24, r26
    23be:	08 95       	ret

000023c0 <__udivmodsi4>:
    23c0:	a1 e2       	ldi	r26, 0x21	; 33
    23c2:	1a 2e       	mov	r1, r26
    23c4:	aa 1b       	sub	r26, r26
    23c6:	bb 1b       	sub	r27, r27
    23c8:	fd 01       	movw	r30, r26
    23ca:	0d c0       	rjmp	.+26     	; 0x23e6 <__udivmodsi4_ep>

000023cc <__udivmodsi4_loop>:
    23cc:	aa 1f       	adc	r26, r26
    23ce:	bb 1f       	adc	r27, r27
    23d0:	ee 1f       	adc	r30, r30
    23d2:	ff 1f       	adc	r31, r31
    23d4:	a2 17       	cp	r26, r18
    23d6:	b3 07       	cpc	r27, r19
    23d8:	e4 07       	cpc	r30, r20
    23da:	f5 07       	cpc	r31, r21
    23dc:	20 f0       	brcs	.+8      	; 0x23e6 <__udivmodsi4_ep>
    23de:	a2 1b       	sub	r26, r18
    23e0:	b3 0b       	sbc	r27, r19
    23e2:	e4 0b       	sbc	r30, r20
    23e4:	f5 0b       	sbc	r31, r21

000023e6 <__udivmodsi4_ep>:
    23e6:	66 1f       	adc	r22, r22
    23e8:	77 1f       	adc	r23, r23
    23ea:	88 1f       	adc	r24, r24
    23ec:	99 1f       	adc	r25, r25
    23ee:	1a 94       	dec	r1
    23f0:	69 f7       	brne	.-38     	; 0x23cc <__udivmodsi4_loop>
    23f2:	60 95       	com	r22
    23f4:	70 95       	com	r23
    23f6:	80 95       	com	r24
    23f8:	90 95       	com	r25
    23fa:	9b 01       	movw	r18, r22
    23fc:	ac 01       	movw	r20, r24
    23fe:	bd 01       	movw	r22, r26
    2400:	cf 01       	movw	r24, r30
    2402:	08 95       	ret

00002404 <__prologue_saves__>:
    2404:	2f 92       	push	r2
    2406:	3f 92       	push	r3
    2408:	4f 92       	push	r4
    240a:	5f 92       	push	r5
    240c:	6f 92       	push	r6
    240e:	7f 92       	push	r7
    2410:	8f 92       	push	r8
    2412:	9f 92       	push	r9
    2414:	af 92       	push	r10
    2416:	bf 92       	push	r11
    2418:	cf 92       	push	r12
    241a:	df 92       	push	r13
    241c:	ef 92       	push	r14
    241e:	ff 92       	push	r15
    2420:	0f 93       	push	r16
    2422:	1f 93       	push	r17
    2424:	cf 93       	push	r28
    2426:	df 93       	push	r29
    2428:	cd b7       	in	r28, 0x3d	; 61
    242a:	de b7       	in	r29, 0x3e	; 62
    242c:	ca 1b       	sub	r28, r26
    242e:	db 0b       	sbc	r29, r27
    2430:	0f b6       	in	r0, 0x3f	; 63
    2432:	f8 94       	cli
    2434:	de bf       	out	0x3e, r29	; 62
    2436:	0f be       	out	0x3f, r0	; 63
    2438:	cd bf       	out	0x3d, r28	; 61
    243a:	09 94       	ijmp

0000243c <__epilogue_restores__>:
    243c:	2a 88       	ldd	r2, Y+18	; 0x12
    243e:	39 88       	ldd	r3, Y+17	; 0x11
    2440:	48 88       	ldd	r4, Y+16	; 0x10
    2442:	5f 84       	ldd	r5, Y+15	; 0x0f
    2444:	6e 84       	ldd	r6, Y+14	; 0x0e
    2446:	7d 84       	ldd	r7, Y+13	; 0x0d
    2448:	8c 84       	ldd	r8, Y+12	; 0x0c
    244a:	9b 84       	ldd	r9, Y+11	; 0x0b
    244c:	aa 84       	ldd	r10, Y+10	; 0x0a
    244e:	b9 84       	ldd	r11, Y+9	; 0x09
    2450:	c8 84       	ldd	r12, Y+8	; 0x08
    2452:	df 80       	ldd	r13, Y+7	; 0x07
    2454:	ee 80       	ldd	r14, Y+6	; 0x06
    2456:	fd 80       	ldd	r15, Y+5	; 0x05
    2458:	0c 81       	ldd	r16, Y+4	; 0x04
    245a:	1b 81       	ldd	r17, Y+3	; 0x03
    245c:	aa 81       	ldd	r26, Y+2	; 0x02
    245e:	b9 81       	ldd	r27, Y+1	; 0x01
    2460:	ce 0f       	add	r28, r30
    2462:	d1 1d       	adc	r29, r1
    2464:	0f b6       	in	r0, 0x3f	; 63
    2466:	f8 94       	cli
    2468:	de bf       	out	0x3e, r29	; 62
    246a:	0f be       	out	0x3f, r0	; 63
    246c:	cd bf       	out	0x3d, r28	; 61
    246e:	ed 01       	movw	r28, r26
    2470:	08 95       	ret

00002472 <_exit>:
    2472:	f8 94       	cli

00002474 <__stop_program>:
    2474:	ff cf       	rjmp	.-2      	; 0x2474 <__stop_program>
