// Seed: 333244085
module module_0 (
    output uwire id_0,
    output wor   id_1,
    input  tri   id_2
    , id_4
);
  initial
    if (id_2) begin : LABEL_0
      id_4 <= 1;
    end
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    output wire id_0,
    output tri0 id_1,
    input  wand id_2,
    input  wand id_3,
    input  tri0 id_4,
    output wor  id_5
);
  logic [7:0] id_7;
  assign id_1 = 1 !== 1;
  if (id_3) assign id_5 = 1;
  else assign id_5 = id_3;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_4
  );
  tri0 id_8, id_9, id_10;
  for (id_11 = 'b0; 1 & {id_8}; id_10 = 1) wire id_12, id_13;
  id_14(
      1'd0, id_7[1]
  );
endmodule
