
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf12_13'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP76'.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf12_readFilters78_U0'.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1463.13-1463.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1464.13-1464.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1465.16-1465.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1461.1-1467.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x9'.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x9_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1583.13-1583.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1584.13-1584.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1585.16-1585.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1581.1-1587.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w8_d7_S_x0'.
Generating RTLIL representation for module `\td_fused_top_fifo_w8_d7_S_x0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1708.13-1708.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1709.13-1709.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1710.13-1710.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1711.13-1711.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1712.13-1712.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1713.13-1713.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1714.13-1714.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1715.16-1715.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1706.1-1717.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d7_S_x0'.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d7_S_x0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1838.13-1838.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1839.13-1839.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1840.13-1840.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1841.13-1841.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1842.13-1842.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1843.13-1843.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1844.13-1844.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1845.16-1845.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1836.1-1847.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w10_d7_S_x'.
Generating RTLIL representation for module `\td_fused_top_fifo_w10_d7_S_x_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1968.13-1968.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1969.13-1969.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1970.13-1970.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1971.13-1971.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1972.13-1972.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1973.13-1973.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1974.13-1974.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1975.16-1975.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1966.1-1977.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w10_d2_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w10_d2_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2093.13-2093.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2094.13-2094.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2095.16-2095.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2091.1-2097.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_tdf12_writeOutputs_unaligned'.
Generating RTLIL representation for module `\td_fused_top_mul_10s_9ns_16_1_1'.
Generating RTLIL representation for module `\td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0'.
Generating RTLIL representation for module `\td_fused_top_tdf12_adjust'.
Generating RTLIL representation for module `\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Generating RTLIL representation for module `\FPMult_16'.
Generating RTLIL representation for module `\FPMult_RoundModule'.
Generating RTLIL representation for module `\FPMult_NormalizeModule'.
Generating RTLIL representation for module `\FPMult_ExecuteModule'.
Generating RTLIL representation for module `\FPMult_PrepModule'.
Generating RTLIL representation for module `\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Generating RTLIL representation for module `\FPAddSub'.
Generating RTLIL representation for module `\FPAddSub_ExceptionModule'.
Generating RTLIL representation for module `\FPAddSub_RoundModule'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift2'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift1'.
Generating RTLIL representation for module `\FPAddSub_NormalizeModule'.
Generating RTLIL representation for module `\FPAddSub_ExecutionModule'.
Generating RTLIL representation for module `\FPAddSub_AlignShift2'.
Generating RTLIL representation for module `\FPAddSub_AlignShift1'.
Generating RTLIL representation for module `\FPAddSub_AlignModule'.
Generating RTLIL representation for module `\FPAddSub_PrealignModule'.
Generating RTLIL representation for module `\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc446'.
Generating RTLIL representation for module `\td_fused_top_tdf12_accum_2'.
Generating RTLIL representation for module `\td_fused_top_tdf12_accum_1'.
Generating RTLIL representation for module `\td_fused_top_tdf12_dot_product'.
Generating RTLIL representation for module `\td_fused_top_tdf12_readFilters78'.
Generating RTLIL representation for module `\td_fused_top_tdf12_readInputs'.
Generating RTLIL representation for module `\td_fused_top_tdf12_get_next_ijk'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0
root of   0 design levels: td_fused_top_tdf12_get_next_ijk
root of   0 design levels: td_fused_top_tdf12_readInputs
root of   0 design levels: td_fused_top_tdf12_readFilters78
root of   4 design levels: td_fused_top_tdf12_dot_product
root of   4 design levels: td_fused_top_tdf12_accum_1
root of   4 design levels: td_fused_top_tdf12_accum_2
root of   0 design levels: td_fused_top_Block_entry_proc_proc446
root of   3 design levels: td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1
root of   0 design levels: FPAddSub_PrealignModule
root of   0 design levels: FPAddSub_AlignModule
root of   0 design levels: FPAddSub_AlignShift1
root of   0 design levels: FPAddSub_AlignShift2
root of   0 design levels: FPAddSub_ExecutionModule
root of   0 design levels: FPAddSub_NormalizeModule
root of   0 design levels: FPAddSub_NormalizeShift1
root of   0 design levels: FPAddSub_NormalizeShift2
root of   0 design levels: FPAddSub_RoundModule
root of   0 design levels: FPAddSub_ExceptionModule
root of   1 design levels: FPAddSub            
root of   2 design levels: td_fused_top_ap_hadd_3_full_dsp_16
root of   3 design levels: td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1
root of   0 design levels: FPMult_PrepModule   
root of   0 design levels: FPMult_ExecuteModule
root of   0 design levels: FPMult_NormalizeModule
root of   0 design levels: FPMult_RoundModule  
root of   1 design levels: FPMult_16           
root of   2 design levels: td_fused_top_ap_hmul_2_max_dsp_16
root of   3 design levels: td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1
root of   4 design levels: td_fused_top_tdf12_adjust
root of   0 design levels: td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0
root of   1 design levels: td_fused_top_mul_10s_9ns_16_1_1
root of   2 design levels: td_fused_top_tdf12_writeOutputs_unaligned
root of   0 design levels: td_fused_top_fifo_w10_d2_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w10_d2_S
root of   0 design levels: td_fused_top_fifo_w10_d7_S_x_shiftReg
root of   1 design levels: td_fused_top_fifo_w10_d7_S_x
root of   0 design levels: td_fused_top_fifo_w4_d7_S_x0_shiftReg
root of   1 design levels: td_fused_top_fifo_w4_d7_S_x0
root of   0 design levels: td_fused_top_fifo_w8_d7_S_x0_shiftReg
root of   1 design levels: td_fused_top_fifo_w8_d7_S_x0
root of   0 design levels: td_fused_top_fifo_w16_d2_S_x9_shiftReg
root of   1 design levels: td_fused_top_fifo_w16_d2_S_x9
root of   0 design levels: td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg
root of   1 design levels: td_fused_top_start_for_tdf12_readFilters78_U0
root of   5 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP76
root of   6 design levels: td_fused_top_tdf12_13
Automatically selected td_fused_top_tdf12_13 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf12_13
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP76
Used module:         \td_fused_top_start_for_tdf12_readFilters78_U0
Used module:             \td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg
Used module:         \td_fused_top_fifo_w16_d2_S_x9
Used module:             \td_fused_top_fifo_w16_d2_S_x9_shiftReg
Used module:         \td_fused_top_fifo_w8_d7_S_x0
Used module:             \td_fused_top_fifo_w8_d7_S_x0_shiftReg
Used module:         \td_fused_top_fifo_w4_d7_S_x0
Used module:             \td_fused_top_fifo_w4_d7_S_x0_shiftReg
Used module:         \td_fused_top_fifo_w10_d7_S_x
Used module:             \td_fused_top_fifo_w10_d7_S_x_shiftReg
Used module:         \td_fused_top_fifo_w10_d2_S
Used module:             \td_fused_top_fifo_w10_d2_S_shiftReg
Used module:         \td_fused_top_tdf12_writeOutputs_unaligned
Used module:             \td_fused_top_mul_10s_9ns_16_1_1
Used module:                 \td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0
Used module:         \td_fused_top_tdf12_adjust
Used module:             \td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1
Used module:                 \td_fused_top_ap_hmul_2_max_dsp_16
Used module:                     \FPMult_16
Used module:                         \FPMult_RoundModule
Used module:                         \FPMult_NormalizeModule
Used module:                         \FPMult_ExecuteModule
Used module:                         \FPMult_PrepModule
Used module:             \td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1
Used module:                 \td_fused_top_ap_hadd_3_full_dsp_16
Used module:                     \FPAddSub
Used module:                         \FPAddSub_ExceptionModule
Used module:                         \FPAddSub_RoundModule
Used module:                         \FPAddSub_NormalizeShift2
Used module:                         \FPAddSub_NormalizeShift1
Used module:                         \FPAddSub_NormalizeModule
Used module:                         \FPAddSub_ExecutionModule
Used module:                         \FPAddSub_AlignShift2
Used module:                         \FPAddSub_AlignShift1
Used module:                         \FPAddSub_AlignModule
Used module:                         \FPAddSub_PrealignModule
Used module:             \td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1
Used module:         \td_fused_top_Block_entry_proc_proc446
Used module:         \td_fused_top_tdf12_accum_2
Used module:         \td_fused_top_tdf12_accum_1
Used module:         \td_fused_top_tdf12_dot_product
Used module:         \td_fused_top_tdf12_readFilters78
Used module:         \td_fused_top_tdf12_readInputs
Used module:         \td_fused_top_tdf12_get_next_ijk
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Generating RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 128
Parameter \AddressWidth = 7

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 128
Parameter \AddressWidth = 7
Generating RTLIL representation for module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 128
Parameter \AddressWidth = 7

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 128
Parameter \AddressWidth = 7
Generating RTLIL representation for module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 128
Parameter \AddressWidth = 7

2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 128
Parameter \AddressWidth = 7
Generating RTLIL representation for module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 4
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 4
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 4
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 10
Parameter \din1_WIDTH = 9
Parameter \dout_WIDTH = 16

2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_mul_10s_9ns_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 10
Parameter \din1_WIDTH = 9
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$2cc697b95dae621c23ec527898048e96d6aad65a\td_fused_top_mul_10s_9ns_16_1_1'.

2.11. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf12_13
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP76
Used module:         \td_fused_top_start_for_tdf12_readFilters78_U0
Used module:             \td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg
Used module:         \td_fused_top_fifo_w16_d2_S_x9
Used module:             \td_fused_top_fifo_w16_d2_S_x9_shiftReg
Used module:         \td_fused_top_fifo_w8_d7_S_x0
Used module:             \td_fused_top_fifo_w8_d7_S_x0_shiftReg
Used module:         \td_fused_top_fifo_w4_d7_S_x0
Used module:             \td_fused_top_fifo_w4_d7_S_x0_shiftReg
Used module:         \td_fused_top_fifo_w10_d7_S_x
Used module:             \td_fused_top_fifo_w10_d7_S_x_shiftReg
Used module:         \td_fused_top_fifo_w10_d2_S
Used module:             \td_fused_top_fifo_w10_d2_S_shiftReg
Used module:         \td_fused_top_tdf12_writeOutputs_unaligned
Used module:             $paramod$2cc697b95dae621c23ec527898048e96d6aad65a\td_fused_top_mul_10s_9ns_16_1_1
Used module:                 \td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0
Used module:         \td_fused_top_tdf12_adjust
Used module:             $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1
Used module:                 \td_fused_top_ap_hmul_2_max_dsp_16
Used module:                     \FPMult_16
Used module:                         \FPMult_RoundModule
Used module:                         \FPMult_NormalizeModule
Used module:                         \FPMult_ExecuteModule
Used module:                         \FPMult_PrepModule
Used module:             $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1
Used module:                 \td_fused_top_ap_hadd_3_full_dsp_16
Used module:                     \FPAddSub
Used module:                         \FPAddSub_ExceptionModule
Used module:                         \FPAddSub_RoundModule
Used module:                         \FPAddSub_NormalizeShift2
Used module:                         \FPAddSub_NormalizeShift1
Used module:                         \FPAddSub_NormalizeModule
Used module:                         \FPAddSub_ExecutionModule
Used module:                         \FPAddSub_AlignShift2
Used module:                         \FPAddSub_AlignShift1
Used module:                         \FPAddSub_AlignModule
Used module:                         \FPAddSub_PrealignModule
Used module:             $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1
Used module:         \td_fused_top_Block_entry_proc_proc446
Used module:         \td_fused_top_tdf12_accum_2
Used module:         \td_fused_top_tdf12_accum_1
Used module:         \td_fused_top_tdf12_dot_product
Used module:         \td_fused_top_tdf12_readFilters78
Used module:         \td_fused_top_tdf12_readInputs
Used module:         \td_fused_top_tdf12_get_next_ijk
Used module:         $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram
Used module:         $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram
Used module:         $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram
Used module:         $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram

2.12. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf12_13
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP76
Used module:         \td_fused_top_start_for_tdf12_readFilters78_U0
Used module:             \td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg
Used module:         \td_fused_top_fifo_w16_d2_S_x9
Used module:             \td_fused_top_fifo_w16_d2_S_x9_shiftReg
Used module:         \td_fused_top_fifo_w8_d7_S_x0
Used module:             \td_fused_top_fifo_w8_d7_S_x0_shiftReg
Used module:         \td_fused_top_fifo_w4_d7_S_x0
Used module:             \td_fused_top_fifo_w4_d7_S_x0_shiftReg
Used module:         \td_fused_top_fifo_w10_d7_S_x
Used module:             \td_fused_top_fifo_w10_d7_S_x_shiftReg
Used module:         \td_fused_top_fifo_w10_d2_S
Used module:             \td_fused_top_fifo_w10_d2_S_shiftReg
Used module:         \td_fused_top_tdf12_writeOutputs_unaligned
Used module:             $paramod$2cc697b95dae621c23ec527898048e96d6aad65a\td_fused_top_mul_10s_9ns_16_1_1
Used module:                 \td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0
Used module:         \td_fused_top_tdf12_adjust
Used module:             $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1
Used module:                 \td_fused_top_ap_hmul_2_max_dsp_16
Used module:                     \FPMult_16
Used module:                         \FPMult_RoundModule
Used module:                         \FPMult_NormalizeModule
Used module:                         \FPMult_ExecuteModule
Used module:                         \FPMult_PrepModule
Used module:             $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1
Used module:                 \td_fused_top_ap_hadd_3_full_dsp_16
Used module:                     \FPAddSub
Used module:                         \FPAddSub_ExceptionModule
Used module:                         \FPAddSub_RoundModule
Used module:                         \FPAddSub_NormalizeShift2
Used module:                         \FPAddSub_NormalizeShift1
Used module:                         \FPAddSub_NormalizeModule
Used module:                         \FPAddSub_ExecutionModule
Used module:                         \FPAddSub_AlignShift2
Used module:                         \FPAddSub_AlignShift1
Used module:                         \FPAddSub_AlignModule
Used module:                         \FPAddSub_PrealignModule
Used module:             $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1
Used module:         \td_fused_top_Block_entry_proc_proc446
Used module:         \td_fused_top_tdf12_accum_2
Used module:         \td_fused_top_tdf12_accum_1
Used module:         \td_fused_top_tdf12_dot_product
Used module:         \td_fused_top_tdf12_readFilters78
Used module:         \td_fused_top_tdf12_readInputs
Used module:         \td_fused_top_tdf12_get_next_ijk
Used module:         $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram
Used module:         $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram
Used module:         $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram
Used module:         $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0'.
Removing unused module `\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Removing unused module `\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Removing unused module `\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Removing unused module `\td_fused_top_mul_10s_9ns_16_1_1'.
Removed 8 unused modules.
Mapping positional arguments of cell FPAddSub.Exceptionmodule (FPAddSub_ExceptionModule).
Mapping positional arguments of cell FPAddSub.RoundModule (FPAddSub_RoundModule).
Mapping positional arguments of cell FPAddSub.NormalizeShift2 (FPAddSub_NormalizeShift2).
Mapping positional arguments of cell FPAddSub.NormalizeShift1 (FPAddSub_NormalizeShift1).
Mapping positional arguments of cell FPAddSub.NormalizeModule (FPAddSub_NormalizeModule).
Mapping positional arguments of cell FPAddSub.ExecutionModule (FPAddSub_ExecutionModule).
Mapping positional arguments of cell FPAddSub.AlignShift2 (FPAddSub_AlignShift2).
Mapping positional arguments of cell FPAddSub.AlignShift1 (FPAddSub_AlignShift1).
Mapping positional arguments of cell FPAddSub.AlignModule (FPAddSub_AlignModule).
Mapping positional arguments of cell FPAddSub.PrealignModule (FPAddSub_PrealignModule).
Mapping positional arguments of cell FPMult_16.RoundModule (FPMult_RoundModule).
Mapping positional arguments of cell FPMult_16.NormalizeModule (FPMult_NormalizeModule).
Mapping positional arguments of cell FPMult_16.ExecuteModule (FPMult_ExecuteModule).
Mapping positional arguments of cell FPMult_16.PrepModule (FPMult_PrepModule).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5913$1393'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5512$1219'.
Cleaned up 2 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8251$2726 in module td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8241$2715 in module td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7941$2571 in module td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7931$2560 in module td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7711$2500 in module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7412$2362 in module td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7402$2351 in module td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7067$2193 in module td_fused_top_tdf12_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7059$2189 in module td_fused_top_tdf12_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7051$2185 in module td_fused_top_tdf12_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7043$2170 in module td_fused_top_tdf12_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7035$2155 in module td_fused_top_tdf12_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7027$2148 in module td_fused_top_tdf12_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7019$2133 in module td_fused_top_tdf12_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7011$2126 in module td_fused_top_tdf12_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7003$2111 in module td_fused_top_tdf12_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6995$2104 in module td_fused_top_tdf12_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6987$2089 in module td_fused_top_tdf12_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6979$2082 in module td_fused_top_tdf12_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6969$2067 in module td_fused_top_tdf12_get_next_ijk.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6955$2061 in module td_fused_top_tdf12_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6945$2046 in module td_fused_top_tdf12_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6937$2042 in module td_fused_top_tdf12_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6929$2027 in module td_fused_top_tdf12_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6899$1970 in module td_fused_top_tdf12_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6887$1953 in module td_fused_top_tdf12_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6879$1951 in module td_fused_top_tdf12_get_next_ijk.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6621$1862 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6613$1847 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6605$1832 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6597$1825 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6589$1818 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6581$1803 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6573$1788 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6565$1781 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6557$1774 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6549$1750 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6541$1734 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6533$1718 in module td_fused_top_tdf12_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6523$1707 in module td_fused_top_tdf12_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6513$1696 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6505$1684 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6497$1672 in module td_fused_top_tdf12_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6487$1661 in module td_fused_top_tdf12_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6477$1650 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6469$1648 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6461$1640 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6453$1634 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6445$1630 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6437$1628 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6429$1626 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6385$1595 in module td_fused_top_tdf12_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6373$1583 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6363$1578 in module td_fused_top_tdf12_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6351$1570 in module td_fused_top_tdf12_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6339$1566 in module td_fused_top_tdf12_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6331$1564 in module td_fused_top_tdf12_readInputs.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6072$1514 in module td_fused_top_tdf12_readFilters78.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6064$1508 in module td_fused_top_tdf12_readFilters78.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6056$1504 in module td_fused_top_tdf12_readFilters78.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6048$1495 in module td_fused_top_tdf12_readFilters78.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6040$1488 in module td_fused_top_tdf12_readFilters78.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6032$1468 in module td_fused_top_tdf12_readFilters78.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6024$1466 in module td_fused_top_tdf12_readFilters78.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6016$1458 in module td_fused_top_tdf12_readFilters78.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6008$1450 in module td_fused_top_tdf12_readFilters78.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6000$1446 in module td_fused_top_tdf12_readFilters78.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5992$1444 in module td_fused_top_tdf12_readFilters78.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5984$1442 in module td_fused_top_tdf12_readFilters78.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5949$1412 in module td_fused_top_tdf12_readFilters78.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5937$1401 in module td_fused_top_tdf12_readFilters78.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5927$1398 in module td_fused_top_tdf12_readFilters78.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5913$1393 in module td_fused_top_tdf12_readFilters78.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5901$1378 in module td_fused_top_tdf12_readFilters78.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5889$1374 in module td_fused_top_tdf12_readFilters78.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5881$1372 in module td_fused_top_tdf12_readFilters78.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5698$1327 in module td_fused_top_tdf12_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5690$1321 in module td_fused_top_tdf12_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5682$1315 in module td_fused_top_tdf12_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5674$1311 in module td_fused_top_tdf12_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5666$1305 in module td_fused_top_tdf12_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5658$1303 in module td_fused_top_tdf12_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5650$1289 in module td_fused_top_tdf12_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5642$1285 in module td_fused_top_tdf12_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5634$1283 in module td_fused_top_tdf12_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5626$1281 in module td_fused_top_tdf12_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5578$1245 in module td_fused_top_tdf12_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5566$1236 in module td_fused_top_tdf12_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5556$1233 in module td_fused_top_tdf12_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5546$1230 in module td_fused_top_tdf12_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5536$1227 in module td_fused_top_tdf12_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5526$1224 in module td_fused_top_tdf12_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5512$1219 in module td_fused_top_tdf12_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5500$1206 in module td_fused_top_tdf12_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5488$1202 in module td_fused_top_tdf12_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5480$1200 in module td_fused_top_tdf12_dot_product.
Marked 9 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5144$1117 in module td_fused_top_tdf12_accum_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5130$1096 in module td_fused_top_tdf12_accum_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5116$1075 in module td_fused_top_tdf12_accum_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5102$1054 in module td_fused_top_tdf12_accum_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5088$1033 in module td_fused_top_tdf12_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5080$1031 in module td_fused_top_tdf12_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5072$1023 in module td_fused_top_tdf12_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5054$1015 in module td_fused_top_tdf12_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5046$1009 in module td_fused_top_tdf12_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5038$1005 in module td_fused_top_tdf12_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5030$1003 in module td_fused_top_tdf12_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5022$1001 in module td_fused_top_tdf12_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5014$997 in module td_fused_top_tdf12_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5006$993 in module td_fused_top_tdf12_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4998$991 in module td_fused_top_tdf12_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4990$989 in module td_fused_top_tdf12_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4982$965 in module td_fused_top_tdf12_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4974$941 in module td_fused_top_tdf12_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4956$927 in module td_fused_top_tdf12_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4938$913 in module td_fused_top_tdf12_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4859$825 in module td_fused_top_tdf12_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4851$820 in module td_fused_top_tdf12_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4839$803 in module td_fused_top_tdf12_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4829$798 in module td_fused_top_tdf12_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4817$785 in module td_fused_top_tdf12_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4805$781 in module td_fused_top_tdf12_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4797$779 in module td_fused_top_tdf12_accum_1.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4524$761 in module td_fused_top_tdf12_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4516$757 in module td_fused_top_tdf12_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4508$753 in module td_fused_top_tdf12_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4500$749 in module td_fused_top_tdf12_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4492$747 in module td_fused_top_tdf12_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4484$743 in module td_fused_top_tdf12_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4476$739 in module td_fused_top_tdf12_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4462$729 in module td_fused_top_tdf12_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4454$721 in module td_fused_top_tdf12_accum_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4442$715 in module td_fused_top_tdf12_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4434$713 in module td_fused_top_tdf12_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4424$708 in module td_fused_top_tdf12_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4323$702 in module td_fused_top_Block_entry_proc_proc446.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4315$695 in module td_fused_top_Block_entry_proc_proc446.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4307$688 in module td_fused_top_Block_entry_proc_proc446.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4299$684 in module td_fused_top_Block_entry_proc_proc446.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4291$677 in module td_fused_top_Block_entry_proc_proc446.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4281$669 in module td_fused_top_Block_entry_proc_proc446.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4269$660 in module td_fused_top_Block_entry_proc_proc446.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4261$658 in module td_fused_top_Block_entry_proc_proc446.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8163$3148 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8153$3140 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8143$3132 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8130$3125 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8121$3123 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8112$3121 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8100$3117 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8088$3113 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4029$623 in module FPAddSub_AlignShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4029$623 in module FPAddSub_AlignShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3984$620 in module FPAddSub_AlignShift2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3984$620 in module FPAddSub_AlignShift2.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3855$596 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3855$596 in module FPAddSub_NormalizeShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3836$595 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3836$595 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3533$548 in module FPAddSub.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7849$3023 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7839$3015 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7829$3007 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7817$3003 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7805$2999 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3039$512 in module FPMult_16.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7637$2972 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7627$2964 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7617$2956 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7604$2949 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7591$2942 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7582$2940 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7573$2938 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7561$2934 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7549$2930 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2765$489 in module td_fused_top_tdf12_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2757$480 in module td_fused_top_tdf12_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2749$473 in module td_fused_top_tdf12_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2741$471 in module td_fused_top_tdf12_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2733$467 in module td_fused_top_tdf12_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2725$465 in module td_fused_top_tdf12_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2717$450 in module td_fused_top_tdf12_adjust.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2686$440 in module td_fused_top_tdf12_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2678$438 in module td_fused_top_tdf12_adjust.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7324$2845 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7314$2837 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7304$2829 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7291$2822 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7282$2820 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7273$2818 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7261$2814 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7249$2810 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2422$406 in module td_fused_top_tdf12_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2414$402 in module td_fused_top_tdf12_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2406$398 in module td_fused_top_tdf12_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2398$387 in module td_fused_top_tdf12_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2390$380 in module td_fused_top_tdf12_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2382$369 in module td_fused_top_tdf12_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2374$362 in module td_fused_top_tdf12_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2366$358 in module td_fused_top_tdf12_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2358$354 in module td_fused_top_tdf12_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2350$350 in module td_fused_top_tdf12_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2342$346 in module td_fused_top_tdf12_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2334$344 in module td_fused_top_tdf12_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2326$340 in module td_fused_top_tdf12_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2318$336 in module td_fused_top_tdf12_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2310$334 in module td_fused_top_tdf12_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2248$299 in module td_fused_top_tdf12_writeOutputs_unaligned.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2236$295 in module td_fused_top_tdf12_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2228$293 in module td_fused_top_tdf12_writeOutputs_unaligned.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2091$292 in module td_fused_top_fifo_w10_d2_S_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2091$292 in module td_fused_top_fifo_w10_d2_S_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2020$260 in module td_fused_top_fifo_w10_d2_S.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1966$259 in module td_fused_top_fifo_w10_d7_S_x_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1890$227 in module td_fused_top_fifo_w10_d7_S_x.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1836$226 in module td_fused_top_fifo_w4_d7_S_x0_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1760$194 in module td_fused_top_fifo_w4_d7_S_x0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1706$193 in module td_fused_top_fifo_w8_d7_S_x0_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1630$161 in module td_fused_top_fifo_w8_d7_S_x0.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1581$160 in module td_fused_top_fifo_w16_d2_S_x9_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1581$160 in module td_fused_top_fifo_w16_d2_S_x9_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1510$128 in module td_fused_top_fifo_w16_d2_S_x9.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1461$127 in module td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1461$127 in module td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1390$95 in module td_fused_top_start_for_tdf12_readFilters78_U0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1149$60 in module td_fused_top_dataflow_in_loop_TOP_LOOP76.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1137$56 in module td_fused_top_dataflow_in_loop_TOP_LOOP76.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:285$50 in module td_fused_top_tdf12_13.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:277$44 in module td_fused_top_tdf12_13.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:269$38 in module td_fused_top_tdf12_13.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:261$34 in module td_fused_top_tdf12_13.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:249$20 in module td_fused_top_tdf12_13.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:237$6 in module td_fused_top_tdf12_13.
Removed a total of 7 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 19 redundant assignments.
Promoted 295 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:0$2217'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \start_once_reg = 1'0
  Set init value: \i_5 = 16'0000000000000000
  Set init value: \j_5 = 16'0000000000000000
  Set init value: \k_5 = 16'0000000000000000
Found init rule in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:0$1950'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 5'00001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
Found init rule in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:0$1563'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0
Found init rule in `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:0$1371'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0
  Set init value: \ap_enable_reg_pp0_iter4 = 1'0
  Set init value: \ap_enable_reg_pp0_iter5 = 1'0
  Set init value: \ap_enable_reg_pp0_iter6 = 1'0
Found init rule in `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:0$1199'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 8'00000001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
Found init rule in `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:0$778'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 7'0000001
  Set init value: \accum_in_20_preg = 16'0000000000000000
Found init rule in `\td_fused_top_Block_entry_proc_proc446.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:0$707'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \ap_return_preg = 16'0000000000000000
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8003$3169'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8002$3168'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8001$3167'.
  Set init value: \count = 2'00
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7998$3164'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7997$3163'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7996$3162'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7995$3161'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7994$3160'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7993$3159'.
  Set init value: \iptr = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7766$3038'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7765$3037'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7764$3036'.
  Set init value: \count = 2'00
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7763$3035'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7762$3034'.
  Set init value: \iptr = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7471$2993'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7470$2992'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7469$2991'.
  Set init value: \count = 2'00
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7468$2990'.
  Set init value: \reg_valid1 = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7467$2989'.
  Set init value: \reg_q1 = 16'0000000000000000
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7466$2988'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7465$2987'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7464$2986'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7463$2985'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7462$2984'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7461$2983'.
  Set init value: \iptr = 1'0
Found init rule in `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:0$506'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 17'00000000000000001
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7164$2866'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7163$2865'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7162$2864'.
  Set init value: \count = 2'00
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7159$2861'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7158$2860'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7157$2859'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7156$2858'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7155$2857'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7154$2856'.
  Set init value: \iptr = 1'0
Found init rule in `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:0$436'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 4'0001
  Set init value: \outputCount_2 = 16'0000000000000000
  Set init value: \outputChanIdx_2 = 16'0000000000000000
  Set init value: \outputRow_7_0 = 16'0000000000000000
  Set init value: \outputRow_7_1 = 16'0000000000000000
  Set init value: \outputRow_7_2 = 16'0000000000000000
  Set init value: \outputRow_7_3 = 16'0000000000000000
Found init rule in `\td_fused_top_fifo_w10_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2013$290'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w10_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2012$289'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w10_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2011$288'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_fifo_w10_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1883$257'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w10_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1882$256'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w10_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1881$255'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w4_d7_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1753$224'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w4_d7_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1752$223'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w4_d7_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1751$222'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w8_d7_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1623$191'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w8_d7_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1622$190'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w8_d7_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1621$189'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w16_d2_S_x9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1503$158'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w16_d2_S_x9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1502$157'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w16_d2_S_x9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1501$156'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_start_for_tdf12_readFilters78_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1383$125'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_start_for_tdf12_readFilters78_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1382$124'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_start_for_tdf12_readFilters78_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1381$123'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP76.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:0$94'.
  Set init value: \ap_sync_reg_tdf12_get_next_ijk_U0_ap_ready = 1'0
  Set init value: \ap_sync_reg_tdf12_readInputs_U0_ap_ready = 1'0
Found init rule in `\td_fused_top_tdf12_13.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:0$55'.
  Set init value: \loop_dataflow_input_count = 18'000000000000000000
  Set init value: \loop_dataflow_output_count = 18'000000000000000000

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8251$2726'.
     1/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8255$2714_EN[15:0]$2735
     2/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8255$2714_DATA[15:0]$2734
     3/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8255$2714_ADDR[6:0]$2733
     4/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8255$2714_EN[15:0]$2732
     5/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8255$2714_DATA[15:0]$2731
     6/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8255$2714_ADDR[6:0]$2730
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8241$2715'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8245$2713_EN[15:0]$2724
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8245$2713_DATA[15:0]$2723
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8245$2713_ADDR[6:0]$2722
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8245$2713_EN[15:0]$2721
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8245$2713_DATA[15:0]$2720
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8245$2713_ADDR[6:0]$2719
     7/7: $0\q0[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7941$2571'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7945$2559_EN[15:0]$2580
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7945$2559_DATA[15:0]$2579
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7945$2559_ADDR[7:0]$2578
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7945$2559_EN[15:0]$2577
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7945$2559_DATA[15:0]$2576
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7945$2559_ADDR[7:0]$2575
     7/7: $0\q1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7931$2560'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7935$2558_EN[15:0]$2569
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7935$2558_DATA[15:0]$2568
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7935$2558_ADDR[7:0]$2567
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7935$2558_EN[15:0]$2566
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7935$2558_DATA[15:0]$2565
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7935$2558_ADDR[7:0]$2564
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3336$3180'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3332$3179'.
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3325$3178'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7721$2511'.
     1/1: $0\q1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7711$2500'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7715$2499_EN[15:0]$2509
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7715$2499_DATA[15:0]$2508
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7715$2499_ADDR[6:0]$2507
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7715$2499_EN[15:0]$2506
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7715$2499_DATA[15:0]$2505
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7715$2499_ADDR[6:0]$2504
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4209$3176'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4205$3175'.
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4198$3174'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7412$2362'.
     1/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7416$2350_EN[15:0]$2371
     2/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7416$2350_DATA[15:0]$2370
     3/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7416$2350_ADDR[2:0]$2369
     4/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7416$2350_EN[15:0]$2368
     5/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7416$2350_DATA[15:0]$2367
     6/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7416$2350_ADDR[2:0]$2366
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7402$2351'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7406$2349_EN[15:0]$2360
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7406$2349_DATA[15:0]$2359
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7406$2349_ADDR[2:0]$2358
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7406$2349_EN[15:0]$2357
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7406$2349_DATA[15:0]$2356
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7406$2349_ADDR[2:0]$2355
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2929$3172'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2925$3171'.
Creating decoders for process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2918$3170'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:0$2217'.
Creating decoders for process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7086$2197'.
Creating decoders for process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7067$2193'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7059$2189'.
     1/1: $1\start_write[0:0]
Creating decoders for process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7051$2185'.
     1/1: $1\real_start[0:0]
Creating decoders for process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7043$2170'.
     1/1: $1\internal_ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7035$2155'.
     1/1: $1\indices_2_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7027$2148'.
     1/1: $1\indices_2_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7019$2133'.
     1/1: $1\indices_2_out1_write[0:0]
Creating decoders for process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7011$2126'.
     1/1: $1\indices_2_out1_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7003$2111'.
     1/1: $1\indices_1_write[0:0]
Creating decoders for process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6995$2104'.
     1/1: $1\indices_1_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6987$2089'.
     1/1: $1\indices_0_write[0:0]
Creating decoders for process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6979$2082'.
     1/1: $1\indices_0_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6969$2067'.
     1/2: $2\ap_phi_mux_k_9_new_0_i_phi_fu_104_p6[15:0]
     2/2: $1\ap_phi_mux_k_9_new_0_i_phi_fu_104_p6[15:0]
Creating decoders for process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6955$2061'.
     1/3: $3\ap_phi_mux_j_9_new_0_i_phi_fu_91_p6[15:0]
     2/3: $2\ap_phi_mux_j_9_new_0_i_phi_fu_91_p6[15:0]
     3/3: $1\ap_phi_mux_j_9_new_0_i_phi_fu_91_p6[15:0]
Creating decoders for process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6945$2046'.
     1/2: $2\ap_phi_mux_j_9_flag_0_i_phi_fu_77_p6[0:0]
     2/2: $1\ap_phi_mux_j_9_flag_0_i_phi_fu_77_p6[0:0]
Creating decoders for process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6937$2042'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6929$2027'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6923$2012'.
     1/1: $0\k_5[15:0]
Creating decoders for process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6917$1995'.
     1/1: $0\j_5[15:0]
Creating decoders for process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6911$1976'.
     1/1: $0\i_5[15:0]
Creating decoders for process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6899$1970'.
     1/1: $0\start_once_reg[0:0]
Creating decoders for process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6887$1953'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6879$1951'.
     1/1: $0\ap_CS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:0$1950'.
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6684$1914'.
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6621$1862'.
     1/5: $5\ap_NS_fsm[4:0]
     2/5: $4\ap_NS_fsm[4:0]
     3/5: $3\ap_NS_fsm[4:0]
     4/5: $2\ap_NS_fsm[4:0]
     5/5: $1\ap_NS_fsm[4:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6613$1847'.
     1/1: $1\indices_12_read[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6605$1832'.
     1/1: $1\indices_12_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6597$1825'.
     1/1: $1\indices_12_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6589$1818'.
     1/1: $1\indices_12_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6581$1803'.
     1/1: $1\indices_01_read[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6573$1788'.
     1/1: $1\indices_01_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6565$1781'.
     1/1: $1\indices_01_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6557$1774'.
     1/1: $1\indices_01_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6549$1750'.
     1/1: $1\in_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6541$1734'.
     1/1: $1\ifmap_vec_0_0_we1[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6533$1718'.
     1/1: $1\ifmap_vec_0_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6523$1707'.
     1/2: $2\ifmap_vec_0_0_d1[15:0]
     2/2: $1\ifmap_vec_0_0_d1[15:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6513$1696'.
     1/2: $2\ifmap_vec_0_0_d0[15:0]
     2/2: $1\ifmap_vec_0_0_d0[15:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6505$1684'.
     1/1: $1\ifmap_vec_0_0_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6497$1672'.
     1/1: $1\ifmap_vec_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6487$1661'.
     1/2: $2\ifmap_vec_0_0_address1[6:0]
     2/2: $1\ifmap_vec_0_0_address1[6:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6477$1650'.
     1/2: $2\ifmap_vec_0_0_address0[6:0]
     2/2: $1\ifmap_vec_0_0_address0[6:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6469$1648'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6461$1640'.
     1/1: $1\ap_phi_mux_kk_0_i_i_phi_fu_184_p4[7:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6453$1634'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6445$1630'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6437$1628'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6429$1626'.
     1/1: $1\ap_condition_pp0_exit_iter0_state3[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6421$1622'.
     1/3: $0\icmp_ln25_reg_459_pp0_iter1_reg[0:0]
     2/3: $0\icmp_ln25_reg_459[0:0]
     3/3: $0\kk_0_i_i_reg_180_pp0_iter1_reg[7:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6413$1616'.
     1/3: $0\select_ln33_27_reg_484[15:0]
     2/3: $0\select_ln33_26_reg_479[15:0]
     3/3: $0\empty_130_reg_473[6:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6405$1614'.
     1/3: $0\is_padding_reg_444[0:0]
     2/3: $0\col_coord_reg_439[15:0]
     3/3: $0\trunc_ln135_reg_434[3:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6399$1612'.
     1/1: $0\add_ln32_reg_454[9:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6393$1604'.
     1/1: $0\add_ln25_reg_468[7:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6385$1595'.
     1/1: $0\kk_0_i_i_reg_180[7:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6373$1583'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6363$1578'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6351$1570'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6339$1566'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6331$1564'.
     1/1: $0\ap_CS_fsm[4:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:0$1563'.
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6145$1562'.
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6115$1553'.
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6072$1514'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6064$1508'.
     1/1: $1\weight_vecs_0_0_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6056$1504'.
     1/1: $1\weight_vecs_0_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6048$1495'.
     1/1: $1\indices_23_read[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6040$1488'.
     1/1: $1\indices_23_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6032$1468'.
     1/1: $1\filter_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6024$1466'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6016$1458'.
     1/1: $1\ap_phi_mux_kk_0_0_i_i_phi_fu_97_p4[7:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6008$1450'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6000$1446'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5992$1444'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5984$1442'.
     1/1: $1\ap_condition_pp0_exit_iter0_state2[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5978$1440'.
     1/1: $0\tmp_reg_144[16:7]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5971$1438'.
     1/2: $0\icmp_ln49_reg_154_pp0_iter2_reg[0:0]
     2/2: $0\kk_0_0_i_i_reg_93_pp0_iter2_reg[7:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5963$1434'.
     1/3: $0\icmp_ln49_reg_154_pp0_iter1_reg[0:0]
     2/3: $0\icmp_ln49_reg_154[0:0]
     3/3: $0\kk_0_0_i_i_reg_93_pp0_iter1_reg[7:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5957$1428'.
     1/1: $0\add_ln49_reg_149[7:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5949$1412'.
     1/1: $0\kk_0_0_i_i_reg_93[7:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5937$1401'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5927$1398'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5913$1393'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5901$1378'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5889$1374'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5881$1372'.
     1/1: $0\ap_CS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:0$1371'.
Creating decoders for process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5771$1370'.
Creating decoders for process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5739$1363'.
Creating decoders for process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5698$1327'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5690$1321'.
     1/1: $1\weight_vecs_0_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5682$1315'.
     1/1: $1\products_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5674$1311'.
     1/1: $1\products_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5666$1305'.
     1/1: $1\ifmap_vec_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5658$1303'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5650$1289'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5642$1285'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5634$1283'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5626$1281'.
     1/1: $1\ap_condition_pp0_exit_iter0_state2[0:0]
Creating decoders for process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5620$1277'.
     1/1: $0\mul_reg_136[15:0]
Creating decoders for process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5613$1271'.
     1/2: $0\weight_vecs_0_0_0_load_reg_131[15:0]
     2/2: $0\ifmap_vec_0_0_load_reg_126[15:0]
Creating decoders for process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5607$1265'.
     1/1: $0\idxprom17_0_0_reg_111[7:0]
Creating decoders for process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5594$1263'.
     1/8: $0\idxprom17_0_0_reg_111_pp0_iter5_reg[7:0]
     2/8: $0\idxprom17_0_0_reg_111_pp0_iter4_reg[7:0]
     3/8: $0\idxprom17_0_0_reg_111_pp0_iter3_reg[7:0]
     4/8: $0\idxprom17_0_0_reg_111_pp0_iter2_reg[7:0]
     5/8: $0\icmp_ln149_reg_107_pp0_iter5_reg[0:0]
     6/8: $0\icmp_ln149_reg_107_pp0_iter4_reg[0:0]
     7/8: $0\icmp_ln149_reg_107_pp0_iter3_reg[0:0]
     8/8: $0\icmp_ln149_reg_107_pp0_iter2_reg[0:0]
Creating decoders for process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5586$1259'.
     1/3: $0\idxprom17_0_0_reg_111_pp0_iter1_reg[7:0]
     2/3: $0\icmp_ln149_reg_107_pp0_iter1_reg[0:0]
     3/3: $0\icmp_ln149_reg_107[0:0]
Creating decoders for process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5578$1245'.
     1/1: $0\ic_0_0_reg_69[7:0]
Creating decoders for process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5566$1236'.
     1/1: $0\ap_enable_reg_pp0_iter6[0:0]
Creating decoders for process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5556$1233'.
     1/1: $0\ap_enable_reg_pp0_iter5[0:0]
Creating decoders for process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5546$1230'.
     1/1: $0\ap_enable_reg_pp0_iter4[0:0]
Creating decoders for process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5536$1227'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5526$1224'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5512$1219'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5500$1206'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5488$1202'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5480$1200'.
     1/1: $0\ap_CS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:0$1199'.
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5280$1171'.
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5256$1167'.
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5144$1117'.
     1/9: $9\ap_NS_fsm[7:0]
     2/9: $8\ap_NS_fsm[7:0]
     3/9: $7\ap_NS_fsm[7:0]
     4/9: $6\ap_NS_fsm[7:0]
     5/9: $5\ap_NS_fsm[7:0]
     6/9: $4\ap_NS_fsm[7:0]
     7/9: $3\ap_NS_fsm[7:0]
     8/9: $2\ap_NS_fsm[7:0]
     9/9: $1\ap_NS_fsm[7:0]
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5130$1096'.
     1/4: $4\grp_fu_312_p1[15:0]
     2/4: $3\grp_fu_312_p1[15:0]
     3/4: $2\grp_fu_312_p1[15:0]
     4/4: $1\grp_fu_312_p1[15:0]
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5116$1075'.
     1/4: $4\grp_fu_312_p0[15:0]
     2/4: $3\grp_fu_312_p0[15:0]
     3/4: $2\grp_fu_312_p0[15:0]
     4/4: $1\grp_fu_312_p0[15:0]
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5102$1054'.
     1/4: $4\grp_fu_307_p1[15:0]
     2/4: $3\grp_fu_307_p1[15:0]
     3/4: $2\grp_fu_307_p1[15:0]
     4/4: $1\grp_fu_307_p1[15:0]
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5088$1033'.
     1/4: $4\grp_fu_307_p0[15:0]
     2/4: $3\grp_fu_307_p0[15:0]
     3/4: $2\grp_fu_307_p0[15:0]
     4/4: $1\grp_fu_307_p0[15:0]
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5080$1031'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5072$1023'.
     1/1: $1\ap_phi_mux_x_phi_fu_174_p4[7:0]
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5054$1015'.
     1/5: $5\ap_phi_mux_phi_ln45_phi_fu_292_p8[15:0]
     2/5: $4\ap_phi_mux_phi_ln45_phi_fu_292_p8[15:0]
     3/5: $3\ap_phi_mux_phi_ln45_phi_fu_292_p8[15:0]
     4/5: $2\ap_phi_mux_phi_ln45_phi_fu_292_p8[15:0]
     5/5: $1\ap_phi_mux_phi_ln45_phi_fu_292_p8[15:0]
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5046$1009'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5038$1005'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5030$1003'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5022$1001'.
     1/1: $1\ap_condition_pp0_exit_iter0_state4[0:0]
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5014$997'.
     1/1: $1\accum_out_we1[0:0]
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5006$993'.
     1/1: $1\accum_out_we0[0:0]
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4998$991'.
     1/1: $1\accum_out_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4990$989'.
     1/1: $1\accum_out_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4982$965'.
     1/1: $1\accum_in_0_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4974$941'.
     1/1: $1\accum_in_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4956$927'.
     1/5: $5\accum_in_0_address1[6:0]
     2/5: $4\accum_in_0_address1[6:0]
     3/5: $3\accum_in_0_address1[6:0]
     4/5: $2\accum_in_0_address1[6:0]
     5/5: $1\accum_in_0_address1[6:0]
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4938$913'.
     1/5: $5\accum_in_0_address0[6:0]
     2/5: $4\accum_in_0_address0[6:0]
     3/5: $3\accum_in_0_address0[6:0]
     4/5: $2\accum_in_0_address0[6:0]
     5/5: $1\accum_in_0_address0[6:0]
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4932$907'.
     1/1: $0\trunc_ln25_reg_498[6:0]
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4924$903'.
     1/3: $0\tmp_reg_494_pp0_iter2_reg[0:0]
     2/3: $0\tmp_reg_494_pp0_iter1_reg[0:0]
     3/3: $0\tmp_reg_494[0:0]
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4917$895'.
     1/2: $0\psum_6_07_reg_194[15:0]
     2/2: $0\psum_7_08_reg_182[15:0]
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4910$887'.
     1/2: $0\psum_4_05_reg_218[15:0]
     2/2: $0\psum_5_06_reg_206[15:0]
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4903$879'.
     1/2: $0\psum_2_03_reg_242[15:0]
     2/2: $0\psum_3_04_reg_230[15:0]
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4896$871'.
     1/2: $0\psum_0_01_reg_266[15:0]
     2/2: $0\psum_1_02_reg_254[15:0]
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4889$863'.
     1/2: $0\accum_in_0_load_64_reg_588[15:0]
     2/2: $0\accum_in_0_load_63_reg_583[15:0]
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4881$855'.
     1/3: $0\accum_in_0_load_62_reg_568[15:0]
     2/3: $0\accum_in_0_load_61_reg_563[15:0]
     3/3: $0\add_ln25_reg_558[7:0]
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4874$847'.
     1/2: $0\accum_in_0_load_60_reg_543[15:0]
     2/2: $0\accum_in_0_load_59_reg_538[15:0]
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4867$839'.
     1/2: $0\accum_in_0_load_58_reg_523[15:0]
     2/2: $0\accum_in_0_load_reg_518[15:0]
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4859$825'.
     1/1: $0\x_reg_170[7:0]
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4851$820'.
     1/1: $0\q_reg_278[3:0]
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4839$803'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4829$798'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4817$785'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4805$781'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4797$779'.
     1/1: $0\ap_CS_fsm[7:0]
Creating decoders for process `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:0$778'.
Creating decoders for process `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4573$772'.
Creating decoders for process `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4524$761'.
     1/3: $3\ap_NS_fsm[6:0]
     2/3: $2\ap_NS_fsm[6:0]
     3/3: $1\ap_NS_fsm[6:0]
Creating decoders for process `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4516$757'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4508$753'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4500$749'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4492$747'.
     1/1: $1\accum_in_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4484$743'.
     1/1: $1\accum_in_20_ap_vld[0:0]
Creating decoders for process `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4476$739'.
     1/1: $1\accum_in_20[15:0]
Creating decoders for process `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4470$737'.
     1/1: $0\add_ln57_reg_91[3:0]
Creating decoders for process `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4462$729'.
     1/1: $0\sum_01_reg_55[15:0]
Creating decoders for process `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4454$721'.
     1/1: $0\i_1_1_reg_44[3:0]
Creating decoders for process `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4442$715'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4434$713'.
     1/1: $0\ap_CS_fsm[6:0]
Creating decoders for process `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4424$708'.
     1/1: $0\accum_in_20_preg[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc446.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:0$707'.
Creating decoders for process `\td_fused_top_Block_entry_proc_proc446.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4336$703'.
Creating decoders for process `\td_fused_top_Block_entry_proc_proc446.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4323$702'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc446.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4315$695'.
     1/1: $1\ap_return[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc446.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4307$688'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc446.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4299$684'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc446.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4291$677'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc446.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4281$669'.
     1/1: $0\ap_return_preg[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc446.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4269$660'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc446.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4261$658'.
     1/1: $0\ap_CS_fsm[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8003$3169'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8002$3168'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8001$3167'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8000$3166'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7999$3165'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7998$3164'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7997$3163'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7996$3162'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7995$3161'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7994$3160'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7993$3159'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8163$3148'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8153$3140'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8143$3132'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8130$3125'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8121$3123'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8112$3121'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8100$3117'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8088$3113'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4029$623'.
     1/12: $0\Lvl2[10:0] [10]
     2/12: $0\Lvl2[10:0] [8]
     3/12: $0\Lvl2[10:0] [7]
     4/12: $0\Lvl2[10:0] [6]
     5/12: $0\Lvl2[10:0] [5]
     6/12: $0\Lvl2[10:0] [4]
     7/12: $0\Lvl2[10:0] [3]
     8/12: $0\Lvl2[10:0] [2]
     9/12: $0\Lvl2[10:0] [1]
    10/12: $0\Lvl2[10:0] [0]
    11/12: $0\Lvl2[10:0] [9]
    12/12: $1\i[31:0]
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4020$621'.
Creating decoders for process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3984$620'.
     1/12: $0\Lvl3[10:0] [10]
     2/12: $0\Lvl3[10:0] [9]
     3/12: $0\Lvl3[10:0] [8]
     4/12: $0\Lvl3[10:0] [7]
     5/12: $0\Lvl3[10:0] [6]
     6/12: $0\Lvl3[10:0] [5]
     7/12: $0\Lvl3[10:0] [4]
     8/12: $0\Lvl3[10:0] [3]
     9/12: $0\Lvl3[10:0] [2]
    10/12: $0\Lvl3[10:0] [1]
    11/12: $0\Lvl3[10:0] [0]
    12/12: $1\j[31:0]
Creating decoders for process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3921$610'.
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3855$596'.
     1/4: $1\Lvl3[16:0] [16:15]
     2/4: $1\Lvl3[16:0] [12:0]
     3/4: $1\Lvl3[16:0] [14]
     4/4: $1\Lvl3[16:0] [13]
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3836$595'.
     1/4: $1\Lvl2[16:0] [16:12]
     2/4: $1\Lvl2[16:0] [3:0]
     3/4: $1\Lvl2[16:0] [11:8]
     4/4: $1\Lvl2[16:0] [7:4]
Creating decoders for process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3533$548'.
     1/9: $1\pipe_9[24:0]
     2/9: $1\pipe_8[35:0]
     3/9: $1\pipe_7[37:0]
     4/9: $1\pipe_6[37:0]
     5/9: $1\pipe_5[32:0]
     6/9: $1\pipe_4[40:0]
     7/9: $1\pipe_3[39:0]
     8/9: $1\pipe_2[38:0]
     9/9: $1\pipe_1[47:0]
Creating decoders for process `\td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3357$547'.
     1/3: $0\res_reg[15:0]
     2/3: $0\b_reg[15:0]
     3/3: $0\a_reg[15:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7766$3038'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7765$3037'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7764$3036'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7763$3035'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7762$3034'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7849$3023'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7839$3015'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7829$3007'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7817$3003'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7805$2999'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3039$512'.
     1/5: $1\pipe_4[20:0]
     2/5: $1\pipe_3[40:0]
     3/5: $1\pipe_2[22:0]
     4/5: $1\pipe_1[47:0]
     5/5: $1\pipe_0[31:0]
Creating decoders for process `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2950$511'.
     1/3: $0\res_reg[15:0]
     2/3: $0\b_reg[15:0]
     3/3: $0\a_reg[15:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7471$2993'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7470$2992'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7469$2991'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7468$2990'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7467$2989'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7466$2988'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7465$2987'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7464$2986'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7463$2985'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7462$2984'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7461$2983'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7637$2972'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7627$2964'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7617$2956'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7604$2949'.
     1/2: $0\reg_valid1[0:0]
     2/2: $0\reg_q1[15:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7591$2942'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7582$2940'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7573$2938'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7561$2934'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7549$2930'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:0$506'.
Creating decoders for process `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2848$498'.
Creating decoders for process `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2765$489'.
     1/2: $2\ap_NS_fsm[16:0]
     2/2: $1\ap_NS_fsm[16:0]
Creating decoders for process `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2757$480'.
     1/1: $1\indices_23_read[0:0]
Creating decoders for process `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2749$473'.
     1/1: $1\indices_23_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2741$471'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2733$467'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2725$465'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2717$450'.
     1/1: $1\adjustments_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2710$448'.
     1/2: $0\tmp_83_i_i_reg_172[15:0]
     2/2: $0\tmp_82_i_i_reg_167[15:0]
Creating decoders for process `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2704$446'.
     1/1: $0\sub_i_i_i_reg_177[15:0]
Creating decoders for process `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2698$444'.
     1/1: $0\mul_i_i_i_reg_187[15:0]
Creating decoders for process `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2686$440'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2678$438'.
     1/1: $0\ap_CS_fsm[16:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7164$2866'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7163$2865'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7162$2864'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7161$2863'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7160$2862'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7159$2861'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7158$2860'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7157$2859'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7156$2858'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7155$2857'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7154$2856'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7324$2845'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7314$2837'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7304$2829'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7291$2822'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7282$2820'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7273$2818'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7261$2814'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7249$2810'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:0$436'.
Creating decoders for process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2462$421'.
Creating decoders for process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2422$406'.
     1/2: $2\ap_NS_fsm[3:0]
     2/2: $1\ap_NS_fsm[3:0]
Creating decoders for process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2414$402'.
     1/1: $1\out_data_we1[0:0]
Creating decoders for process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2406$398'.
     1/1: $1\out_data_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2398$387'.
     1/1: $1\indices_12_read[0:0]
Creating decoders for process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2390$380'.
     1/1: $1\indices_12_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2382$369'.
     1/1: $1\indices_01_read[0:0]
Creating decoders for process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2374$362'.
     1/1: $1\indices_01_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2366$358'.
     1/1: $1\ap_sig_allocacmp_outputRow_7_3_load[15:0]
Creating decoders for process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2358$354'.
     1/1: $1\ap_sig_allocacmp_outputRow_7_2_load[15:0]
Creating decoders for process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2350$350'.
     1/1: $1\ap_sig_allocacmp_outputRow_7_1_load[15:0]
Creating decoders for process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2342$346'.
     1/1: $1\ap_sig_allocacmp_outputRow_7_0_load[15:0]
Creating decoders for process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2334$344'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2326$340'.
     1/1: $1\ap_phi_mux_empty_phi_fu_112_p4[15:0]
Creating decoders for process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2318$336'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2310$334'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2304$330'.
     1/1: $0\outputRow_7_3[15:0]
Creating decoders for process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2298$326'.
     1/1: $0\outputRow_7_2[15:0]
Creating decoders for process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2292$322'.
     1/1: $0\outputRow_7_1[15:0]
Creating decoders for process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2286$318'.
     1/1: $0\outputRow_7_0[15:0]
Creating decoders for process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2280$316'.
     1/1: $0\outputCount_2[15:0]
Creating decoders for process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2274$312'.
     1/1: $0\outputChanIdx_2[15:0]
Creating decoders for process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2268$310'.
     1/1: $0\mul_ln89_reg_320[15:0]
Creating decoders for process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2262$308'.
     1/1: $0\icmp_ln88_reg_333[0:0]
Creating decoders for process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2256$306'.
     1/1: $0\add_ln94_reg_315[9:0]
Creating decoders for process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2248$299'.
     1/1: $0\empty_reg_109[15:0]
Creating decoders for process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2236$295'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2228$293'.
     1/1: $0\ap_CS_fsm[3:0]
Creating decoders for process `\td_fused_top_fifo_w10_d2_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2091$292'.
     1/1: $1\q[9:0]
Creating decoders for process `\td_fused_top_fifo_w10_d2_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2080$291'.
     1/2: $0\sr_1[9:0]
     2/2: $0\sr_0[9:0]
Creating decoders for process `\td_fused_top_fifo_w10_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2013$290'.
Creating decoders for process `\td_fused_top_fifo_w10_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2012$289'.
Creating decoders for process `\td_fused_top_fifo_w10_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2011$288'.
Creating decoders for process `\td_fused_top_fifo_w10_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2020$260'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_fifo_w10_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1966$259'.
     1/1: $1\q[9:0]
Creating decoders for process `\td_fused_top_fifo_w10_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1950$258'.
     1/7: $0\sr_6[9:0]
     2/7: $0\sr_5[9:0]
     3/7: $0\sr_4[9:0]
     4/7: $0\sr_3[9:0]
     5/7: $0\sr_2[9:0]
     6/7: $0\sr_1[9:0]
     7/7: $0\sr_0[9:0]
Creating decoders for process `\td_fused_top_fifo_w10_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1883$257'.
Creating decoders for process `\td_fused_top_fifo_w10_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1882$256'.
Creating decoders for process `\td_fused_top_fifo_w10_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1881$255'.
Creating decoders for process `\td_fused_top_fifo_w10_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1890$227'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w4_d7_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1836$226'.
     1/1: $1\q[3:0]
Creating decoders for process `\td_fused_top_fifo_w4_d7_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1820$225'.
     1/7: $0\sr_6[3:0]
     2/7: $0\sr_5[3:0]
     3/7: $0\sr_4[3:0]
     4/7: $0\sr_3[3:0]
     5/7: $0\sr_2[3:0]
     6/7: $0\sr_1[3:0]
     7/7: $0\sr_0[3:0]
Creating decoders for process `\td_fused_top_fifo_w4_d7_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1753$224'.
Creating decoders for process `\td_fused_top_fifo_w4_d7_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1752$223'.
Creating decoders for process `\td_fused_top_fifo_w4_d7_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1751$222'.
Creating decoders for process `\td_fused_top_fifo_w4_d7_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1760$194'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w8_d7_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1706$193'.
     1/1: $1\q[7:0]
Creating decoders for process `\td_fused_top_fifo_w8_d7_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1690$192'.
     1/7: $0\sr_6[7:0]
     2/7: $0\sr_5[7:0]
     3/7: $0\sr_4[7:0]
     4/7: $0\sr_3[7:0]
     5/7: $0\sr_2[7:0]
     6/7: $0\sr_1[7:0]
     7/7: $0\sr_0[7:0]
Creating decoders for process `\td_fused_top_fifo_w8_d7_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1623$191'.
Creating decoders for process `\td_fused_top_fifo_w8_d7_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1622$190'.
Creating decoders for process `\td_fused_top_fifo_w8_d7_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1621$189'.
Creating decoders for process `\td_fused_top_fifo_w8_d7_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1630$161'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x9_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1581$160'.
     1/1: $1\q[15:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x9_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1570$159'.
     1/2: $0\sr_1[15:0]
     2/2: $0\sr_0[15:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1503$158'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1502$157'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1501$156'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1510$128'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1461$127'.
     1/1: $1\q[0:0]
Creating decoders for process `\td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1450$126'.
     1/2: $0\sr_1[0:0]
     2/2: $0\sr_0[0:0]
Creating decoders for process `\td_fused_top_start_for_tdf12_readFilters78_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1383$125'.
Creating decoders for process `\td_fused_top_start_for_tdf12_readFilters78_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1382$124'.
Creating decoders for process `\td_fused_top_start_for_tdf12_readFilters78_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1381$123'.
Creating decoders for process `\td_fused_top_start_for_tdf12_readFilters78_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1390$95'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP76.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:0$94'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP76.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1149$60'.
     1/1: $0\ap_sync_reg_tdf12_readInputs_U0_ap_ready[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP76.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1137$56'.
     1/1: $0\ap_sync_reg_tdf12_get_next_ijk_U0_ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf12_13.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:0$55'.
Creating decoders for process `\td_fused_top_tdf12_13.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:285$50'.
     1/1: $1\dataflow_in_loop_TOP_LOOP76_U0_ap_continue[0:0]
Creating decoders for process `\td_fused_top_tdf12_13.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:277$44'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf12_13.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:269$38'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf12_13.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:261$34'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf12_13.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:249$20'.
     1/1: $0\loop_dataflow_output_count[17:0]
Creating decoders for process `\td_fused_top_tdf12_13.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:237$6'.
     1/1: $0\loop_dataflow_input_count[17:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\td_fused_top_tdf12_get_next_ijk.\ap_block_state1' from process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7086$2197'.
No latch inferred for signal `\td_fused_top_tdf12_get_next_ijk.\ap_NS_fsm' from process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7067$2193'.
No latch inferred for signal `\td_fused_top_tdf12_get_next_ijk.\start_write' from process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7059$2189'.
No latch inferred for signal `\td_fused_top_tdf12_get_next_ijk.\real_start' from process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7051$2185'.
No latch inferred for signal `\td_fused_top_tdf12_get_next_ijk.\internal_ap_ready' from process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7043$2170'.
No latch inferred for signal `\td_fused_top_tdf12_get_next_ijk.\indices_2_out_write' from process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7035$2155'.
No latch inferred for signal `\td_fused_top_tdf12_get_next_ijk.\indices_2_out_blk_n' from process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7027$2148'.
No latch inferred for signal `\td_fused_top_tdf12_get_next_ijk.\indices_2_out1_write' from process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7019$2133'.
No latch inferred for signal `\td_fused_top_tdf12_get_next_ijk.\indices_2_out1_blk_n' from process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7011$2126'.
No latch inferred for signal `\td_fused_top_tdf12_get_next_ijk.\indices_1_write' from process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7003$2111'.
No latch inferred for signal `\td_fused_top_tdf12_get_next_ijk.\indices_1_blk_n' from process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6995$2104'.
No latch inferred for signal `\td_fused_top_tdf12_get_next_ijk.\indices_0_write' from process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6987$2089'.
No latch inferred for signal `\td_fused_top_tdf12_get_next_ijk.\indices_0_blk_n' from process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6979$2082'.
No latch inferred for signal `\td_fused_top_tdf12_get_next_ijk.\ap_phi_mux_k_9_new_0_i_phi_fu_104_p6' from process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6969$2067'.
No latch inferred for signal `\td_fused_top_tdf12_get_next_ijk.\ap_phi_mux_j_9_new_0_i_phi_fu_91_p6' from process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6955$2061'.
No latch inferred for signal `\td_fused_top_tdf12_get_next_ijk.\ap_phi_mux_j_9_flag_0_i_phi_fu_77_p6' from process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6945$2046'.
No latch inferred for signal `\td_fused_top_tdf12_get_next_ijk.\ap_idle' from process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6937$2042'.
No latch inferred for signal `\td_fused_top_tdf12_get_next_ijk.\ap_done' from process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6929$2027'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\ap_block_state1' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6684$1914'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\ap_NS_fsm' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6621$1862'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\indices_12_read' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6613$1847'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\indices_12_out_write' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6605$1832'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\indices_12_out_blk_n' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6597$1825'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\indices_12_blk_n' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6589$1818'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\indices_01_read' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6581$1803'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\indices_01_out_write' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6573$1788'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\indices_01_out_blk_n' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6565$1781'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\indices_01_blk_n' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6557$1774'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\in_data_ce0' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6549$1750'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\ifmap_vec_0_0_we1' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6541$1734'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\ifmap_vec_0_0_we0' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6533$1718'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\ifmap_vec_0_0_d1' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6523$1707'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\ifmap_vec_0_0_d0' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6513$1696'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\ifmap_vec_0_0_ce1' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6505$1684'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\ifmap_vec_0_0_ce0' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6497$1672'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\ifmap_vec_0_0_address1' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6487$1661'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\ifmap_vec_0_0_address0' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6477$1650'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\ap_ready' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6469$1648'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\ap_phi_mux_kk_0_i_i_phi_fu_184_p4' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6461$1640'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\ap_idle_pp0' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6453$1634'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\ap_idle' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6445$1630'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\ap_done' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6437$1628'.
No latch inferred for signal `\td_fused_top_tdf12_readInputs.\ap_condition_pp0_exit_iter0_state3' from process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6429$1626'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters78.\ap_block_state1' from process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6115$1553'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters78.\ap_NS_fsm' from process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6072$1514'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters78.\weight_vecs_0_0_0_we0' from process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6064$1508'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters78.\weight_vecs_0_0_0_ce0' from process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6056$1504'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters78.\indices_23_read' from process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6048$1495'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters78.\indices_23_blk_n' from process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6040$1488'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters78.\filter_data_ce0' from process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6032$1468'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters78.\ap_ready' from process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6024$1466'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters78.\ap_phi_mux_kk_0_0_i_i_phi_fu_97_p4' from process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6016$1458'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters78.\ap_idle_pp0' from process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6008$1450'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters78.\ap_idle' from process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6000$1446'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters78.\ap_done' from process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5992$1444'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters78.\ap_condition_pp0_exit_iter0_state2' from process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5984$1442'.
No latch inferred for signal `\td_fused_top_tdf12_dot_product.\ap_block_state1' from process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5739$1363'.
No latch inferred for signal `\td_fused_top_tdf12_dot_product.\ap_NS_fsm' from process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5698$1327'.
No latch inferred for signal `\td_fused_top_tdf12_dot_product.\weight_vecs_0_0_0_ce0' from process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5690$1321'.
No latch inferred for signal `\td_fused_top_tdf12_dot_product.\products_0_we0' from process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5682$1315'.
No latch inferred for signal `\td_fused_top_tdf12_dot_product.\products_0_ce0' from process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5674$1311'.
No latch inferred for signal `\td_fused_top_tdf12_dot_product.\ifmap_vec_0_0_ce0' from process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5666$1305'.
No latch inferred for signal `\td_fused_top_tdf12_dot_product.\ap_ready' from process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5658$1303'.
No latch inferred for signal `\td_fused_top_tdf12_dot_product.\ap_idle_pp0' from process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5650$1289'.
No latch inferred for signal `\td_fused_top_tdf12_dot_product.\ap_idle' from process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5642$1285'.
No latch inferred for signal `\td_fused_top_tdf12_dot_product.\ap_done' from process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5634$1283'.
No latch inferred for signal `\td_fused_top_tdf12_dot_product.\ap_condition_pp0_exit_iter0_state2' from process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5626$1281'.
No latch inferred for signal `\td_fused_top_tdf12_accum_1.\ap_condition_517' from process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5280$1171'.
No latch inferred for signal `\td_fused_top_tdf12_accum_1.\ap_block_state1' from process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5256$1167'.
No latch inferred for signal `\td_fused_top_tdf12_accum_1.\ap_NS_fsm' from process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5144$1117'.
No latch inferred for signal `\td_fused_top_tdf12_accum_1.\grp_fu_312_p1' from process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5130$1096'.
No latch inferred for signal `\td_fused_top_tdf12_accum_1.\grp_fu_312_p0' from process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5116$1075'.
No latch inferred for signal `\td_fused_top_tdf12_accum_1.\grp_fu_307_p1' from process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5102$1054'.
No latch inferred for signal `\td_fused_top_tdf12_accum_1.\grp_fu_307_p0' from process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5088$1033'.
No latch inferred for signal `\td_fused_top_tdf12_accum_1.\ap_ready' from process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5080$1031'.
No latch inferred for signal `\td_fused_top_tdf12_accum_1.\ap_phi_mux_x_phi_fu_174_p4' from process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5072$1023'.
No latch inferred for signal `\td_fused_top_tdf12_accum_1.\ap_phi_mux_phi_ln45_phi_fu_292_p8' from process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5054$1015'.
No latch inferred for signal `\td_fused_top_tdf12_accum_1.\ap_idle_pp0' from process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5046$1009'.
No latch inferred for signal `\td_fused_top_tdf12_accum_1.\ap_idle' from process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5038$1005'.
No latch inferred for signal `\td_fused_top_tdf12_accum_1.\ap_done' from process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5030$1003'.
No latch inferred for signal `\td_fused_top_tdf12_accum_1.\ap_condition_pp0_exit_iter0_state4' from process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5022$1001'.
No latch inferred for signal `\td_fused_top_tdf12_accum_1.\accum_out_we1' from process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5014$997'.
No latch inferred for signal `\td_fused_top_tdf12_accum_1.\accum_out_we0' from process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5006$993'.
No latch inferred for signal `\td_fused_top_tdf12_accum_1.\accum_out_ce1' from process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4998$991'.
No latch inferred for signal `\td_fused_top_tdf12_accum_1.\accum_out_ce0' from process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4990$989'.
No latch inferred for signal `\td_fused_top_tdf12_accum_1.\accum_in_0_ce1' from process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4982$965'.
No latch inferred for signal `\td_fused_top_tdf12_accum_1.\accum_in_0_ce0' from process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4974$941'.
No latch inferred for signal `\td_fused_top_tdf12_accum_1.\accum_in_0_address1' from process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4956$927'.
No latch inferred for signal `\td_fused_top_tdf12_accum_1.\accum_in_0_address0' from process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4938$913'.
No latch inferred for signal `\td_fused_top_tdf12_accum_2.\ap_block_state1' from process `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4573$772'.
No latch inferred for signal `\td_fused_top_tdf12_accum_2.\ap_NS_fsm' from process `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4524$761'.
No latch inferred for signal `\td_fused_top_tdf12_accum_2.\ap_ready' from process `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4516$757'.
No latch inferred for signal `\td_fused_top_tdf12_accum_2.\ap_idle' from process `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4508$753'.
No latch inferred for signal `\td_fused_top_tdf12_accum_2.\ap_done' from process `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4500$749'.
No latch inferred for signal `\td_fused_top_tdf12_accum_2.\accum_in_ce0' from process `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4492$747'.
No latch inferred for signal `\td_fused_top_tdf12_accum_2.\accum_in_20_ap_vld' from process `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4484$743'.
No latch inferred for signal `\td_fused_top_tdf12_accum_2.\accum_in_20' from process `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4476$739'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc446.\ap_block_state1' from process `\td_fused_top_Block_entry_proc_proc446.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4336$703'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc446.\ap_NS_fsm' from process `\td_fused_top_Block_entry_proc_proc446.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4323$702'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc446.\ap_return' from process `\td_fused_top_Block_entry_proc_proc446.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4315$695'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc446.\ap_ready' from process `\td_fused_top_Block_entry_proc_proc446.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4307$688'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc446.\ap_idle' from process `\td_fused_top_Block_entry_proc_proc446.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4299$684'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc446.\ap_done' from process `\td_fused_top_Block_entry_proc_proc446.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4291$677'.
No latch inferred for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.\reg_valid1' from process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8000$3166'.
No latch inferred for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.\reg_q1' from process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7999$3165'.
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl2' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4029$623'.
Latch inferred for signal `\FPAddSub_AlignShift1.\i' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4029$623': $auto$proc_dlatch.cc:427:proc_dlatch$5483
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl1' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4020$621'.
No latch inferred for signal `\FPAddSub_AlignShift2.\Lvl3' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3984$620'.
Latch inferred for signal `\FPAddSub_AlignShift2.\j' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3984$620': $auto$proc_dlatch.cc:427:proc_dlatch$5492
No latch inferred for signal `\FPAddSub_NormalizeModule.\Lvl1' from process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3921$610'.
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl3' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3855$596'.
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3836$595'.
No latch inferred for signal `\FPAddSub.\pipe_1' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3533$548'.
No latch inferred for signal `\FPAddSub.\pipe_2' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3533$548'.
No latch inferred for signal `\FPAddSub.\pipe_3' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3533$548'.
No latch inferred for signal `\FPAddSub.\pipe_4' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3533$548'.
No latch inferred for signal `\FPAddSub.\pipe_5' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3533$548'.
No latch inferred for signal `\FPAddSub.\pipe_6' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3533$548'.
No latch inferred for signal `\FPAddSub.\pipe_7' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3533$548'.
No latch inferred for signal `\FPAddSub.\pipe_8' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3533$548'.
No latch inferred for signal `\FPAddSub.\pipe_9' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3533$548'.
No latch inferred for signal `\FPMult_16.\pipe_0' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3039$512'.
No latch inferred for signal `\FPMult_16.\pipe_1' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3039$512'.
No latch inferred for signal `\FPMult_16.\pipe_2' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3039$512'.
No latch inferred for signal `\FPMult_16.\pipe_3' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3039$512'.
No latch inferred for signal `\FPMult_16.\pipe_4' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3039$512'.
No latch inferred for signal `\td_fused_top_tdf12_adjust.\ap_block_state1' from process `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2848$498'.
No latch inferred for signal `\td_fused_top_tdf12_adjust.\ap_NS_fsm' from process `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2765$489'.
No latch inferred for signal `\td_fused_top_tdf12_adjust.\indices_23_read' from process `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2757$480'.
No latch inferred for signal `\td_fused_top_tdf12_adjust.\indices_23_blk_n' from process `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2749$473'.
No latch inferred for signal `\td_fused_top_tdf12_adjust.\ap_ready' from process `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2741$471'.
No latch inferred for signal `\td_fused_top_tdf12_adjust.\ap_idle' from process `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2733$467'.
No latch inferred for signal `\td_fused_top_tdf12_adjust.\ap_done' from process `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2725$465'.
No latch inferred for signal `\td_fused_top_tdf12_adjust.\adjustments_ce0' from process `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2717$450'.
No latch inferred for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.\reg_valid1' from process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7161$2863'.
No latch inferred for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.\reg_q1' from process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7160$2862'.
No latch inferred for signal `\td_fused_top_tdf12_writeOutputs_unaligned.\ap_block_state1' from process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2462$421'.
No latch inferred for signal `\td_fused_top_tdf12_writeOutputs_unaligned.\ap_NS_fsm' from process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2422$406'.
No latch inferred for signal `\td_fused_top_tdf12_writeOutputs_unaligned.\out_data_we1' from process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2414$402'.
No latch inferred for signal `\td_fused_top_tdf12_writeOutputs_unaligned.\out_data_ce1' from process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2406$398'.
No latch inferred for signal `\td_fused_top_tdf12_writeOutputs_unaligned.\indices_12_read' from process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2398$387'.
No latch inferred for signal `\td_fused_top_tdf12_writeOutputs_unaligned.\indices_12_blk_n' from process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2390$380'.
No latch inferred for signal `\td_fused_top_tdf12_writeOutputs_unaligned.\indices_01_read' from process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2382$369'.
No latch inferred for signal `\td_fused_top_tdf12_writeOutputs_unaligned.\indices_01_blk_n' from process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2374$362'.
No latch inferred for signal `\td_fused_top_tdf12_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_7_3_load' from process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2366$358'.
No latch inferred for signal `\td_fused_top_tdf12_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_7_2_load' from process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2358$354'.
No latch inferred for signal `\td_fused_top_tdf12_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_7_1_load' from process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2350$350'.
No latch inferred for signal `\td_fused_top_tdf12_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_7_0_load' from process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2342$346'.
No latch inferred for signal `\td_fused_top_tdf12_writeOutputs_unaligned.\ap_ready' from process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2334$344'.
No latch inferred for signal `\td_fused_top_tdf12_writeOutputs_unaligned.\ap_phi_mux_empty_phi_fu_112_p4' from process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2326$340'.
No latch inferred for signal `\td_fused_top_tdf12_writeOutputs_unaligned.\ap_idle' from process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2318$336'.
No latch inferred for signal `\td_fused_top_tdf12_writeOutputs_unaligned.\ap_done' from process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2310$334'.
No latch inferred for signal `\td_fused_top_fifo_w10_d2_S_shiftReg.\q' from process `\td_fused_top_fifo_w10_d2_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2091$292'.
No latch inferred for signal `\td_fused_top_fifo_w10_d7_S_x_shiftReg.\q' from process `\td_fused_top_fifo_w10_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1966$259'.
No latch inferred for signal `\td_fused_top_fifo_w4_d7_S_x0_shiftReg.\q' from process `\td_fused_top_fifo_w4_d7_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1836$226'.
No latch inferred for signal `\td_fused_top_fifo_w8_d7_S_x0_shiftReg.\q' from process `\td_fused_top_fifo_w8_d7_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1706$193'.
No latch inferred for signal `\td_fused_top_fifo_w16_d2_S_x9_shiftReg.\q' from process `\td_fused_top_fifo_w16_d2_S_x9_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1581$160'.
No latch inferred for signal `\td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg.\q' from process `\td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1461$127'.
No latch inferred for signal `\td_fused_top_tdf12_13.\dataflow_in_loop_TOP_LOOP76_U0_ap_continue' from process `\td_fused_top_tdf12_13.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:285$50'.
No latch inferred for signal `\td_fused_top_tdf12_13.\ap_ready' from process `\td_fused_top_tdf12_13.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:277$44'.
No latch inferred for signal `\td_fused_top_tdf12_13.\ap_idle' from process `\td_fused_top_tdf12_13.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:269$38'.
No latch inferred for signal `\td_fused_top_tdf12_13.\ap_done' from process `\td_fused_top_tdf12_13.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:261$34'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8255$2714_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8251$2726'.
  created $dff cell `$procdff$5493' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8255$2714_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8251$2726'.
  created $dff cell `$procdff$5494' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8255$2714_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8251$2726'.
  created $dff cell `$procdff$5495' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8241$2715'.
  created $dff cell `$procdff$5496' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8245$2713_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8241$2715'.
  created $dff cell `$procdff$5497' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8245$2713_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8241$2715'.
  created $dff cell `$procdff$5498' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8245$2713_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8241$2715'.
  created $dff cell `$procdff$5499' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram.\q1' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7941$2571'.
  created $dff cell `$procdff$5500' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7945$2559_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7941$2571'.
  created $dff cell `$procdff$5501' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7945$2559_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7941$2571'.
  created $dff cell `$procdff$5502' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7945$2559_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7941$2571'.
  created $dff cell `$procdff$5503' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7931$2560'.
  created $dff cell `$procdff$5504' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7935$2558_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7931$2560'.
  created $dff cell `$procdff$5505' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7935$2558_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7931$2560'.
  created $dff cell `$procdff$5506' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7935$2558_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7931$2560'.
  created $dff cell `$procdff$5507' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.\dout_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3336$3180'.
  created $dff cell `$procdff$5508' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.\ce_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3332$3179'.
  created $dff cell `$procdff$5509' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.\din0_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3325$3178'.
  created $dff cell `$procdff$5510' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.\din1_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3325$3178'.
  created $dff cell `$procdff$5511' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.\q1' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7721$2511'.
  created $dff cell `$procdff$5512' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7711$2500'.
  created $dff cell `$procdff$5513' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7715$2499_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7711$2500'.
  created $dff cell `$procdff$5514' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7715$2499_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7711$2500'.
  created $dff cell `$procdff$5515' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7715$2499_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7711$2500'.
  created $dff cell `$procdff$5516' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.\dout_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4209$3176'.
  created $dff cell `$procdff$5517' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.\ce_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4205$3175'.
  created $dff cell `$procdff$5518' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.\din0_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4198$3174'.
  created $dff cell `$procdff$5519' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.\din1_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4198$3174'.
  created $dff cell `$procdff$5520' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7416$2350_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7412$2362'.
  created $dff cell `$procdff$5521' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7416$2350_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7412$2362'.
  created $dff cell `$procdff$5522' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7416$2350_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7412$2362'.
  created $dff cell `$procdff$5523' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7402$2351'.
  created $dff cell `$procdff$5524' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7406$2349_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7402$2351'.
  created $dff cell `$procdff$5525' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7406$2349_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7402$2351'.
  created $dff cell `$procdff$5526' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7406$2349_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7402$2351'.
  created $dff cell `$procdff$5527' with positive edge clock.
Creating register for signal `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.\dout_r' using process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2929$3172'.
  created $dff cell `$procdff$5528' with positive edge clock.
Creating register for signal `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.\ce_r' using process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2925$3171'.
  created $dff cell `$procdff$5529' with positive edge clock.
Creating register for signal `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.\din0_buf1' using process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2918$3170'.
  created $dff cell `$procdff$5530' with positive edge clock.
Creating register for signal `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.\din1_buf1' using process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2918$3170'.
  created $dff cell `$procdff$5531' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_get_next_ijk.\k_5' using process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6923$2012'.
  created $dff cell `$procdff$5532' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_get_next_ijk.\j_5' using process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6917$1995'.
  created $dff cell `$procdff$5533' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_get_next_ijk.\i_5' using process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6911$1976'.
  created $dff cell `$procdff$5534' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_get_next_ijk.\start_once_reg' using process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6899$1970'.
  created $dff cell `$procdff$5535' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_get_next_ijk.\ap_done_reg' using process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6887$1953'.
  created $dff cell `$procdff$5536' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_get_next_ijk.\ap_CS_fsm' using process `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6879$1951'.
  created $dff cell `$procdff$5537' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readInputs.\kk_0_i_i_reg_180_pp0_iter1_reg' using process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6421$1622'.
  created $dff cell `$procdff$5538' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readInputs.\icmp_ln25_reg_459' using process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6421$1622'.
  created $dff cell `$procdff$5539' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readInputs.\icmp_ln25_reg_459_pp0_iter1_reg' using process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6421$1622'.
  created $dff cell `$procdff$5540' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readInputs.\empty_130_reg_473' using process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6413$1616'.
  created $dff cell `$procdff$5541' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readInputs.\select_ln33_26_reg_479' using process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6413$1616'.
  created $dff cell `$procdff$5542' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readInputs.\select_ln33_27_reg_484' using process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6413$1616'.
  created $dff cell `$procdff$5543' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readInputs.\trunc_ln135_reg_434' using process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6405$1614'.
  created $dff cell `$procdff$5544' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readInputs.\col_coord_reg_439' using process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6405$1614'.
  created $dff cell `$procdff$5545' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readInputs.\is_padding_reg_444' using process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6405$1614'.
  created $dff cell `$procdff$5546' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readInputs.\add_ln32_reg_454' using process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6399$1612'.
  created $dff cell `$procdff$5547' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readInputs.\add_ln25_reg_468' using process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6393$1604'.
  created $dff cell `$procdff$5548' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readInputs.\kk_0_i_i_reg_180' using process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6385$1595'.
  created $dff cell `$procdff$5549' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readInputs.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6373$1583'.
  created $dff cell `$procdff$5550' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readInputs.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6363$1578'.
  created $dff cell `$procdff$5551' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readInputs.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6351$1570'.
  created $dff cell `$procdff$5552' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readInputs.\ap_done_reg' using process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6339$1566'.
  created $dff cell `$procdff$5553' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readInputs.\ap_CS_fsm' using process `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6331$1564'.
  created $dff cell `$procdff$5554' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readFilters78.\tmp_reg_144 [6:0]' using process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6145$1562'.
  created $dff cell `$procdff$5555' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readFilters78.\tmp_reg_144 [16:7]' using process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5978$1440'.
  created $dff cell `$procdff$5556' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readFilters78.\kk_0_0_i_i_reg_93_pp0_iter2_reg' using process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5971$1438'.
  created $dff cell `$procdff$5557' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readFilters78.\icmp_ln49_reg_154_pp0_iter2_reg' using process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5971$1438'.
  created $dff cell `$procdff$5558' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readFilters78.\kk_0_0_i_i_reg_93_pp0_iter1_reg' using process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5963$1434'.
  created $dff cell `$procdff$5559' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readFilters78.\icmp_ln49_reg_154' using process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5963$1434'.
  created $dff cell `$procdff$5560' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readFilters78.\icmp_ln49_reg_154_pp0_iter1_reg' using process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5963$1434'.
  created $dff cell `$procdff$5561' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readFilters78.\add_ln49_reg_149' using process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5957$1428'.
  created $dff cell `$procdff$5562' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readFilters78.\kk_0_0_i_i_reg_93' using process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5949$1412'.
  created $dff cell `$procdff$5563' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readFilters78.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5937$1401'.
  created $dff cell `$procdff$5564' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readFilters78.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5927$1398'.
  created $dff cell `$procdff$5565' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readFilters78.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5913$1393'.
  created $dff cell `$procdff$5566' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readFilters78.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5901$1378'.
  created $dff cell `$procdff$5567' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readFilters78.\ap_done_reg' using process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5889$1374'.
  created $dff cell `$procdff$5568' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readFilters78.\ap_CS_fsm' using process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5881$1372'.
  created $dff cell `$procdff$5569' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_dot_product.\idxprom17_0_0_reg_111 [63:8]' using process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5771$1370'.
  created $dff cell `$procdff$5570' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_dot_product.\idxprom17_0_0_reg_111_pp0_iter1_reg [63:8]' using process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5771$1370'.
  created $dff cell `$procdff$5571' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_dot_product.\idxprom17_0_0_reg_111_pp0_iter2_reg [63:8]' using process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5771$1370'.
  created $dff cell `$procdff$5572' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_dot_product.\idxprom17_0_0_reg_111_pp0_iter3_reg [63:8]' using process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5771$1370'.
  created $dff cell `$procdff$5573' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_dot_product.\idxprom17_0_0_reg_111_pp0_iter4_reg [63:8]' using process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5771$1370'.
  created $dff cell `$procdff$5574' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_dot_product.\idxprom17_0_0_reg_111_pp0_iter5_reg [63:8]' using process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5771$1370'.
  created $dff cell `$procdff$5575' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_dot_product.\mul_reg_136' using process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5620$1277'.
  created $dff cell `$procdff$5576' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_dot_product.\ifmap_vec_0_0_load_reg_126' using process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5613$1271'.
  created $dff cell `$procdff$5577' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_dot_product.\weight_vecs_0_0_0_load_reg_131' using process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5613$1271'.
  created $dff cell `$procdff$5578' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_dot_product.\idxprom17_0_0_reg_111 [7:0]' using process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5607$1265'.
  created $dff cell `$procdff$5579' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_dot_product.\icmp_ln149_reg_107_pp0_iter2_reg' using process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5594$1263'.
  created $dff cell `$procdff$5580' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_dot_product.\icmp_ln149_reg_107_pp0_iter3_reg' using process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5594$1263'.
  created $dff cell `$procdff$5581' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_dot_product.\icmp_ln149_reg_107_pp0_iter4_reg' using process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5594$1263'.
  created $dff cell `$procdff$5582' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_dot_product.\icmp_ln149_reg_107_pp0_iter5_reg' using process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5594$1263'.
  created $dff cell `$procdff$5583' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_dot_product.\idxprom17_0_0_reg_111_pp0_iter2_reg [7:0]' using process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5594$1263'.
  created $dff cell `$procdff$5584' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_dot_product.\idxprom17_0_0_reg_111_pp0_iter3_reg [7:0]' using process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5594$1263'.
  created $dff cell `$procdff$5585' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_dot_product.\idxprom17_0_0_reg_111_pp0_iter4_reg [7:0]' using process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5594$1263'.
  created $dff cell `$procdff$5586' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_dot_product.\idxprom17_0_0_reg_111_pp0_iter5_reg [7:0]' using process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5594$1263'.
  created $dff cell `$procdff$5587' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_dot_product.\icmp_ln149_reg_107' using process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5586$1259'.
  created $dff cell `$procdff$5588' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_dot_product.\icmp_ln149_reg_107_pp0_iter1_reg' using process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5586$1259'.
  created $dff cell `$procdff$5589' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_dot_product.\idxprom17_0_0_reg_111_pp0_iter1_reg [7:0]' using process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5586$1259'.
  created $dff cell `$procdff$5590' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_dot_product.\ic_0_0_reg_69' using process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5578$1245'.
  created $dff cell `$procdff$5591' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_dot_product.\ap_enable_reg_pp0_iter6' using process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5566$1236'.
  created $dff cell `$procdff$5592' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_dot_product.\ap_enable_reg_pp0_iter5' using process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5556$1233'.
  created $dff cell `$procdff$5593' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_dot_product.\ap_enable_reg_pp0_iter4' using process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5546$1230'.
  created $dff cell `$procdff$5594' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_dot_product.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5536$1227'.
  created $dff cell `$procdff$5595' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_dot_product.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5526$1224'.
  created $dff cell `$procdff$5596' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_dot_product.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5512$1219'.
  created $dff cell `$procdff$5597' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_dot_product.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5500$1206'.
  created $dff cell `$procdff$5598' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_dot_product.\ap_done_reg' using process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5488$1202'.
  created $dff cell `$procdff$5599' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_dot_product.\ap_CS_fsm' using process `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5480$1200'.
  created $dff cell `$procdff$5600' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_accum_1.\trunc_ln25_reg_498' using process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4932$907'.
  created $dff cell `$procdff$5601' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_accum_1.\tmp_reg_494' using process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4924$903'.
  created $dff cell `$procdff$5602' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_accum_1.\tmp_reg_494_pp0_iter1_reg' using process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4924$903'.
  created $dff cell `$procdff$5603' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_accum_1.\tmp_reg_494_pp0_iter2_reg' using process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4924$903'.
  created $dff cell `$procdff$5604' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_accum_1.\psum_7_08_reg_182' using process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4917$895'.
  created $dff cell `$procdff$5605' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_accum_1.\psum_6_07_reg_194' using process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4917$895'.
  created $dff cell `$procdff$5606' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_accum_1.\psum_5_06_reg_206' using process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4910$887'.
  created $dff cell `$procdff$5607' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_accum_1.\psum_4_05_reg_218' using process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4910$887'.
  created $dff cell `$procdff$5608' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_accum_1.\psum_3_04_reg_230' using process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4903$879'.
  created $dff cell `$procdff$5609' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_accum_1.\psum_2_03_reg_242' using process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4903$879'.
  created $dff cell `$procdff$5610' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_accum_1.\psum_1_02_reg_254' using process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4896$871'.
  created $dff cell `$procdff$5611' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_accum_1.\psum_0_01_reg_266' using process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4896$871'.
  created $dff cell `$procdff$5612' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_accum_1.\accum_in_0_load_63_reg_583' using process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4889$863'.
  created $dff cell `$procdff$5613' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_accum_1.\accum_in_0_load_64_reg_588' using process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4889$863'.
  created $dff cell `$procdff$5614' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_accum_1.\add_ln25_reg_558' using process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4881$855'.
  created $dff cell `$procdff$5615' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_accum_1.\accum_in_0_load_61_reg_563' using process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4881$855'.
  created $dff cell `$procdff$5616' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_accum_1.\accum_in_0_load_62_reg_568' using process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4881$855'.
  created $dff cell `$procdff$5617' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_accum_1.\accum_in_0_load_59_reg_538' using process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4874$847'.
  created $dff cell `$procdff$5618' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_accum_1.\accum_in_0_load_60_reg_543' using process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4874$847'.
  created $dff cell `$procdff$5619' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_accum_1.\accum_in_0_load_reg_518' using process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4867$839'.
  created $dff cell `$procdff$5620' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_accum_1.\accum_in_0_load_58_reg_523' using process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4867$839'.
  created $dff cell `$procdff$5621' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_accum_1.\x_reg_170' using process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4859$825'.
  created $dff cell `$procdff$5622' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_accum_1.\q_reg_278' using process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4851$820'.
  created $dff cell `$procdff$5623' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_accum_1.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4839$803'.
  created $dff cell `$procdff$5624' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_accum_1.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4829$798'.
  created $dff cell `$procdff$5625' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_accum_1.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4817$785'.
  created $dff cell `$procdff$5626' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_accum_1.\ap_done_reg' using process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4805$781'.
  created $dff cell `$procdff$5627' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_accum_1.\ap_CS_fsm' using process `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4797$779'.
  created $dff cell `$procdff$5628' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_accum_2.\add_ln57_reg_91' using process `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4470$737'.
  created $dff cell `$procdff$5629' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_accum_2.\sum_01_reg_55' using process `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4462$729'.
  created $dff cell `$procdff$5630' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_accum_2.\i_1_1_reg_44' using process `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4454$721'.
  created $dff cell `$procdff$5631' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_accum_2.\ap_done_reg' using process `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4442$715'.
  created $dff cell `$procdff$5632' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_accum_2.\ap_CS_fsm' using process `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4434$713'.
  created $dff cell `$procdff$5633' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_accum_2.\accum_in_20_preg' using process `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4424$708'.
  created $dff cell `$procdff$5634' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc446.\ap_return_preg' using process `\td_fused_top_Block_entry_proc_proc446.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4281$669'.
  created $dff cell `$procdff$5635' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc446.\ap_done_reg' using process `\td_fused_top_Block_entry_proc_proc446.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4269$660'.
  created $dff cell `$procdff$5636' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc446.\ap_CS_fsm' using process `\td_fused_top_Block_entry_proc_proc446.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4261$658'.
  created $dff cell `$procdff$5637' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.\empty_n' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8163$3148'.
  created $dff cell `$procdff$5638' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.\full_n' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8153$3140'.
  created $dff cell `$procdff$5639' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.\count' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8143$3132'.
  created $dff cell `$procdff$5640' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.\reg_q0' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8130$3125'.
  created $dff cell `$procdff$5641' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.\reg_valid0' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8130$3125'.
  created $dff cell `$procdff$5642' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.\prev_tptr' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8121$3123'.
  created $dff cell `$procdff$5643' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.\prev_iptr' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8112$3121'.
  created $dff cell `$procdff$5644' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.\tptr' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8100$3117'.
  created $dff cell `$procdff$5645' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.\iptr' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8088$3113'.
  created $dff cell `$procdff$5646' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hadd_3_full_dsp_16.\a_reg' using process `\td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3357$547'.
  created $dff cell `$procdff$5647' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hadd_3_full_dsp_16.\b_reg' using process `\td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3357$547'.
  created $dff cell `$procdff$5648' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hadd_3_full_dsp_16.\res_reg' using process `\td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3357$547'.
  created $dff cell `$procdff$5649' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.\empty_n' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7849$3023'.
  created $dff cell `$procdff$5650' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.\full_n' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7839$3015'.
  created $dff cell `$procdff$5651' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.\count' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7829$3007'.
  created $dff cell `$procdff$5652' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.\tptr' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7817$3003'.
  created $dff cell `$procdff$5653' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.\iptr' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7805$2999'.
  created $dff cell `$procdff$5654' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_2_max_dsp_16.\a_reg' using process `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2950$511'.
  created $dff cell `$procdff$5655' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_2_max_dsp_16.\b_reg' using process `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2950$511'.
  created $dff cell `$procdff$5656' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_2_max_dsp_16.\res_reg' using process `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2950$511'.
  created $dff cell `$procdff$5657' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.\empty_n' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7637$2972'.
  created $dff cell `$procdff$5658' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.\full_n' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7627$2964'.
  created $dff cell `$procdff$5659' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.\count' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7617$2956'.
  created $dff cell `$procdff$5660' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.\reg_q1' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7604$2949'.
  created $dff cell `$procdff$5661' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.\reg_valid1' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7604$2949'.
  created $dff cell `$procdff$5662' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.\reg_q0' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7591$2942'.
  created $dff cell `$procdff$5663' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.\reg_valid0' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7591$2942'.
  created $dff cell `$procdff$5664' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.\prev_tptr' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7582$2940'.
  created $dff cell `$procdff$5665' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.\prev_iptr' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7573$2938'.
  created $dff cell `$procdff$5666' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.\tptr' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7561$2934'.
  created $dff cell `$procdff$5667' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.\iptr' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7549$2930'.
  created $dff cell `$procdff$5668' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_adjust.\tmp_82_i_i_reg_167' using process `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2710$448'.
  created $dff cell `$procdff$5669' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_adjust.\tmp_83_i_i_reg_172' using process `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2710$448'.
  created $dff cell `$procdff$5670' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_adjust.\sub_i_i_i_reg_177' using process `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2704$446'.
  created $dff cell `$procdff$5671' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_adjust.\mul_i_i_i_reg_187' using process `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2698$444'.
  created $dff cell `$procdff$5672' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_adjust.\ap_done_reg' using process `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2686$440'.
  created $dff cell `$procdff$5673' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_adjust.\ap_CS_fsm' using process `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2678$438'.
  created $dff cell `$procdff$5674' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.\empty_n' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7324$2845'.
  created $dff cell `$procdff$5675' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.\full_n' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7314$2837'.
  created $dff cell `$procdff$5676' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.\count' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7304$2829'.
  created $dff cell `$procdff$5677' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.\reg_q0' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7291$2822'.
  created $dff cell `$procdff$5678' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.\reg_valid0' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7291$2822'.
  created $dff cell `$procdff$5679' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.\prev_tptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7282$2820'.
  created $dff cell `$procdff$5680' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.\prev_iptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7273$2818'.
  created $dff cell `$procdff$5681' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.\tptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7261$2814'.
  created $dff cell `$procdff$5682' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.\iptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7249$2810'.
  created $dff cell `$procdff$5683' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_writeOutputs_unaligned.\outputRow_7_3' using process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2304$330'.
  created $dff cell `$procdff$5684' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_writeOutputs_unaligned.\outputRow_7_2' using process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2298$326'.
  created $dff cell `$procdff$5685' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_writeOutputs_unaligned.\outputRow_7_1' using process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2292$322'.
  created $dff cell `$procdff$5686' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_writeOutputs_unaligned.\outputRow_7_0' using process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2286$318'.
  created $dff cell `$procdff$5687' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_writeOutputs_unaligned.\outputCount_2' using process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2280$316'.
  created $dff cell `$procdff$5688' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_writeOutputs_unaligned.\outputChanIdx_2' using process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2274$312'.
  created $dff cell `$procdff$5689' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_writeOutputs_unaligned.\mul_ln89_reg_320' using process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2268$310'.
  created $dff cell `$procdff$5690' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_writeOutputs_unaligned.\icmp_ln88_reg_333' using process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2262$308'.
  created $dff cell `$procdff$5691' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_writeOutputs_unaligned.\add_ln94_reg_315' using process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2256$306'.
  created $dff cell `$procdff$5692' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_writeOutputs_unaligned.\empty_reg_109' using process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2248$299'.
  created $dff cell `$procdff$5693' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_writeOutputs_unaligned.\ap_done_reg' using process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2236$295'.
  created $dff cell `$procdff$5694' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_writeOutputs_unaligned.\ap_CS_fsm' using process `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2228$293'.
  created $dff cell `$procdff$5695' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w10_d2_S_shiftReg.\sr_0' using process `\td_fused_top_fifo_w10_d2_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2080$291'.
  created $dff cell `$procdff$5696' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w10_d2_S_shiftReg.\sr_1' using process `\td_fused_top_fifo_w10_d2_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2080$291'.
  created $dff cell `$procdff$5697' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w10_d2_S.\mOutPtr' using process `\td_fused_top_fifo_w10_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2020$260'.
  created $dff cell `$procdff$5698' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w10_d2_S.\internal_empty_n' using process `\td_fused_top_fifo_w10_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2020$260'.
  created $dff cell `$procdff$5699' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w10_d2_S.\internal_full_n' using process `\td_fused_top_fifo_w10_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2020$260'.
  created $dff cell `$procdff$5700' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w10_d7_S_x_shiftReg.\sr_0' using process `\td_fused_top_fifo_w10_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1950$258'.
  created $dff cell `$procdff$5701' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w10_d7_S_x_shiftReg.\sr_1' using process `\td_fused_top_fifo_w10_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1950$258'.
  created $dff cell `$procdff$5702' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w10_d7_S_x_shiftReg.\sr_2' using process `\td_fused_top_fifo_w10_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1950$258'.
  created $dff cell `$procdff$5703' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w10_d7_S_x_shiftReg.\sr_3' using process `\td_fused_top_fifo_w10_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1950$258'.
  created $dff cell `$procdff$5704' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w10_d7_S_x_shiftReg.\sr_4' using process `\td_fused_top_fifo_w10_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1950$258'.
  created $dff cell `$procdff$5705' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w10_d7_S_x_shiftReg.\sr_5' using process `\td_fused_top_fifo_w10_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1950$258'.
  created $dff cell `$procdff$5706' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w10_d7_S_x_shiftReg.\sr_6' using process `\td_fused_top_fifo_w10_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1950$258'.
  created $dff cell `$procdff$5707' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w10_d7_S_x.\mOutPtr' using process `\td_fused_top_fifo_w10_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1890$227'.
  created $dff cell `$procdff$5708' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w10_d7_S_x.\internal_empty_n' using process `\td_fused_top_fifo_w10_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1890$227'.
  created $dff cell `$procdff$5709' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w10_d7_S_x.\internal_full_n' using process `\td_fused_top_fifo_w10_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1890$227'.
  created $dff cell `$procdff$5710' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S_x0_shiftReg.\sr_0' using process `\td_fused_top_fifo_w4_d7_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1820$225'.
  created $dff cell `$procdff$5711' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S_x0_shiftReg.\sr_1' using process `\td_fused_top_fifo_w4_d7_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1820$225'.
  created $dff cell `$procdff$5712' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S_x0_shiftReg.\sr_2' using process `\td_fused_top_fifo_w4_d7_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1820$225'.
  created $dff cell `$procdff$5713' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S_x0_shiftReg.\sr_3' using process `\td_fused_top_fifo_w4_d7_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1820$225'.
  created $dff cell `$procdff$5714' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S_x0_shiftReg.\sr_4' using process `\td_fused_top_fifo_w4_d7_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1820$225'.
  created $dff cell `$procdff$5715' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S_x0_shiftReg.\sr_5' using process `\td_fused_top_fifo_w4_d7_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1820$225'.
  created $dff cell `$procdff$5716' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S_x0_shiftReg.\sr_6' using process `\td_fused_top_fifo_w4_d7_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1820$225'.
  created $dff cell `$procdff$5717' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S_x0.\mOutPtr' using process `\td_fused_top_fifo_w4_d7_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1760$194'.
  created $dff cell `$procdff$5718' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S_x0.\internal_empty_n' using process `\td_fused_top_fifo_w4_d7_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1760$194'.
  created $dff cell `$procdff$5719' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S_x0.\internal_full_n' using process `\td_fused_top_fifo_w4_d7_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1760$194'.
  created $dff cell `$procdff$5720' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x0_shiftReg.\sr_0' using process `\td_fused_top_fifo_w8_d7_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1690$192'.
  created $dff cell `$procdff$5721' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x0_shiftReg.\sr_1' using process `\td_fused_top_fifo_w8_d7_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1690$192'.
  created $dff cell `$procdff$5722' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x0_shiftReg.\sr_2' using process `\td_fused_top_fifo_w8_d7_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1690$192'.
  created $dff cell `$procdff$5723' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x0_shiftReg.\sr_3' using process `\td_fused_top_fifo_w8_d7_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1690$192'.
  created $dff cell `$procdff$5724' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x0_shiftReg.\sr_4' using process `\td_fused_top_fifo_w8_d7_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1690$192'.
  created $dff cell `$procdff$5725' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x0_shiftReg.\sr_5' using process `\td_fused_top_fifo_w8_d7_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1690$192'.
  created $dff cell `$procdff$5726' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x0_shiftReg.\sr_6' using process `\td_fused_top_fifo_w8_d7_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1690$192'.
  created $dff cell `$procdff$5727' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x0.\mOutPtr' using process `\td_fused_top_fifo_w8_d7_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1630$161'.
  created $dff cell `$procdff$5728' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x0.\internal_empty_n' using process `\td_fused_top_fifo_w8_d7_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1630$161'.
  created $dff cell `$procdff$5729' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x0.\internal_full_n' using process `\td_fused_top_fifo_w8_d7_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1630$161'.
  created $dff cell `$procdff$5730' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x9_shiftReg.\sr_0' using process `\td_fused_top_fifo_w16_d2_S_x9_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1570$159'.
  created $dff cell `$procdff$5731' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x9_shiftReg.\sr_1' using process `\td_fused_top_fifo_w16_d2_S_x9_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1570$159'.
  created $dff cell `$procdff$5732' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x9.\mOutPtr' using process `\td_fused_top_fifo_w16_d2_S_x9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1510$128'.
  created $dff cell `$procdff$5733' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x9.\internal_empty_n' using process `\td_fused_top_fifo_w16_d2_S_x9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1510$128'.
  created $dff cell `$procdff$5734' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x9.\internal_full_n' using process `\td_fused_top_fifo_w16_d2_S_x9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1510$128'.
  created $dff cell `$procdff$5735' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg.\sr_0' using process `\td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1450$126'.
  created $dff cell `$procdff$5736' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg.\sr_1' using process `\td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1450$126'.
  created $dff cell `$procdff$5737' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf12_readFilters78_U0.\mOutPtr' using process `\td_fused_top_start_for_tdf12_readFilters78_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1390$95'.
  created $dff cell `$procdff$5738' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf12_readFilters78_U0.\internal_empty_n' using process `\td_fused_top_start_for_tdf12_readFilters78_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1390$95'.
  created $dff cell `$procdff$5739' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf12_readFilters78_U0.\internal_full_n' using process `\td_fused_top_start_for_tdf12_readFilters78_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1390$95'.
  created $dff cell `$procdff$5740' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76.\ap_sync_reg_tdf12_readInputs_U0_ap_ready' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1149$60'.
  created $dff cell `$procdff$5741' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76.\ap_sync_reg_tdf12_get_next_ijk_U0_ap_ready' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1137$56'.
  created $dff cell `$procdff$5742' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_13.\loop_dataflow_output_count' using process `\td_fused_top_tdf12_13.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:249$20'.
  created $dff cell `$procdff$5743' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_13.\loop_dataflow_input_count' using process `\td_fused_top_tdf12_13.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:237$6'.
  created $dff cell `$procdff$5744' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8251$2726'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8251$2726'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8241$2715'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8241$2715'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7941$2571'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7941$2571'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7931$2560'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7931$2560'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3336$3180'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3336$3180'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3332$3179'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3325$3178'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3325$3178'.
Found and cleaned up 1 empty switch in `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7721$2511'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7721$2511'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7711$2500'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7711$2500'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4209$3176'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4209$3176'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4205$3175'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4198$3174'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4198$3174'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7412$2362'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7412$2362'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7402$2351'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7402$2351'.
Found and cleaned up 1 empty switch in `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2929$3172'.
Removing empty process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2929$3172'.
Removing empty process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2925$3171'.
Found and cleaned up 1 empty switch in `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2918$3170'.
Removing empty process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2918$3170'.
Removing empty process `td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:0$2217'.
Removing empty process `td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7086$2197'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7067$2193'.
Removing empty process `td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7067$2193'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7059$2189'.
Removing empty process `td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7059$2189'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7051$2185'.
Removing empty process `td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7051$2185'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7043$2170'.
Removing empty process `td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7043$2170'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7035$2155'.
Removing empty process `td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7035$2155'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7027$2148'.
Removing empty process `td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7027$2148'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7019$2133'.
Removing empty process `td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7019$2133'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7011$2126'.
Removing empty process `td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7011$2126'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7003$2111'.
Removing empty process `td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7003$2111'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6995$2104'.
Removing empty process `td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6995$2104'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6987$2089'.
Removing empty process `td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6987$2089'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6979$2082'.
Removing empty process `td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6979$2082'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6969$2067'.
Removing empty process `td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6969$2067'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6955$2061'.
Removing empty process `td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6955$2061'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6945$2046'.
Removing empty process `td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6945$2046'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6937$2042'.
Removing empty process `td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6937$2042'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6929$2027'.
Removing empty process `td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6929$2027'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6923$2012'.
Removing empty process `td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6923$2012'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6917$1995'.
Removing empty process `td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6917$1995'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6911$1976'.
Removing empty process `td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6911$1976'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6899$1970'.
Removing empty process `td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6899$1970'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6887$1953'.
Removing empty process `td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6887$1953'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6879$1951'.
Removing empty process `td_fused_top_tdf12_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6879$1951'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:0$1950'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6684$1914'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6621$1862'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6621$1862'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6613$1847'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6613$1847'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6605$1832'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6605$1832'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6597$1825'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6597$1825'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6589$1818'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6589$1818'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6581$1803'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6581$1803'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6573$1788'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6573$1788'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6565$1781'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6565$1781'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6557$1774'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6557$1774'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6549$1750'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6549$1750'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6541$1734'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6541$1734'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6533$1718'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6533$1718'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6523$1707'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6523$1707'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6513$1696'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6513$1696'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6505$1684'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6505$1684'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6497$1672'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6497$1672'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6487$1661'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6487$1661'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6477$1650'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6477$1650'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6469$1648'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6469$1648'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6461$1640'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6461$1640'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6453$1634'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6453$1634'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6445$1630'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6445$1630'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6437$1628'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6437$1628'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6429$1626'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6429$1626'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6421$1622'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6421$1622'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6413$1616'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6413$1616'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6405$1614'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6405$1614'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6399$1612'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6399$1612'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6393$1604'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6393$1604'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6385$1595'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6385$1595'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6373$1583'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6373$1583'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6363$1578'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6363$1578'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6351$1570'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6351$1570'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6339$1566'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6339$1566'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6331$1564'.
Removing empty process `td_fused_top_tdf12_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6331$1564'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:0$1563'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6145$1562'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6115$1553'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6072$1514'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6072$1514'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6064$1508'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6064$1508'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6056$1504'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6056$1504'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6048$1495'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6048$1495'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6040$1488'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6040$1488'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6032$1468'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6032$1468'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6024$1466'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6024$1466'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6016$1458'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6016$1458'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6008$1450'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6008$1450'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6000$1446'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6000$1446'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5992$1444'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5992$1444'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5984$1442'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5984$1442'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5978$1440'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5978$1440'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5971$1438'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5971$1438'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5963$1434'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5963$1434'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5957$1428'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5957$1428'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5949$1412'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5949$1412'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5937$1401'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5937$1401'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5927$1398'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5927$1398'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5913$1393'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5913$1393'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5901$1378'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5901$1378'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5889$1374'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5889$1374'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5881$1372'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5881$1372'.
Removing empty process `td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:0$1371'.
Removing empty process `td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5771$1370'.
Removing empty process `td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5739$1363'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5698$1327'.
Removing empty process `td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5698$1327'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5690$1321'.
Removing empty process `td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5690$1321'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5682$1315'.
Removing empty process `td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5682$1315'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5674$1311'.
Removing empty process `td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5674$1311'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5666$1305'.
Removing empty process `td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5666$1305'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5658$1303'.
Removing empty process `td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5658$1303'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5650$1289'.
Removing empty process `td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5650$1289'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5642$1285'.
Removing empty process `td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5642$1285'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5634$1283'.
Removing empty process `td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5634$1283'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5626$1281'.
Removing empty process `td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5626$1281'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5620$1277'.
Removing empty process `td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5620$1277'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5613$1271'.
Removing empty process `td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5613$1271'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5607$1265'.
Removing empty process `td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5607$1265'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5594$1263'.
Removing empty process `td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5594$1263'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5586$1259'.
Removing empty process `td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5586$1259'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5578$1245'.
Removing empty process `td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5578$1245'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5566$1236'.
Removing empty process `td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5566$1236'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5556$1233'.
Removing empty process `td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5556$1233'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5546$1230'.
Removing empty process `td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5546$1230'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5536$1227'.
Removing empty process `td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5536$1227'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5526$1224'.
Removing empty process `td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5526$1224'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5512$1219'.
Removing empty process `td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5512$1219'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5500$1206'.
Removing empty process `td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5500$1206'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5488$1202'.
Removing empty process `td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5488$1202'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5480$1200'.
Removing empty process `td_fused_top_tdf12_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5480$1200'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:0$1199'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5280$1171'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5256$1167'.
Found and cleaned up 9 empty switches in `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5144$1117'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5144$1117'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5130$1096'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5130$1096'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5116$1075'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5116$1075'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5102$1054'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5102$1054'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5088$1033'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5088$1033'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5080$1031'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5080$1031'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5072$1023'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5072$1023'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5054$1015'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5054$1015'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5046$1009'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5046$1009'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5038$1005'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5038$1005'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5030$1003'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5030$1003'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5022$1001'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5022$1001'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5014$997'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5014$997'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5006$993'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5006$993'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4998$991'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4998$991'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4990$989'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4990$989'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4982$965'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4982$965'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4974$941'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4974$941'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4956$927'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4956$927'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4938$913'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4938$913'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4932$907'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4932$907'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4924$903'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4924$903'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4917$895'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4917$895'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4910$887'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4910$887'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4903$879'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4903$879'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4896$871'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4896$871'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4889$863'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4889$863'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4881$855'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4881$855'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4874$847'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4874$847'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4867$839'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4867$839'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4859$825'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4859$825'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4851$820'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4851$820'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4839$803'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4839$803'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4829$798'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4829$798'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4817$785'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4817$785'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4805$781'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4805$781'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4797$779'.
Removing empty process `td_fused_top_tdf12_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4797$779'.
Removing empty process `td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:0$778'.
Removing empty process `td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4573$772'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4524$761'.
Removing empty process `td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4524$761'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4516$757'.
Removing empty process `td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4516$757'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4508$753'.
Removing empty process `td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4508$753'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4500$749'.
Removing empty process `td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4500$749'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4492$747'.
Removing empty process `td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4492$747'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4484$743'.
Removing empty process `td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4484$743'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4476$739'.
Removing empty process `td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4476$739'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4470$737'.
Removing empty process `td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4470$737'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4462$729'.
Removing empty process `td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4462$729'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4454$721'.
Removing empty process `td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4454$721'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4442$715'.
Removing empty process `td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4442$715'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4434$713'.
Removing empty process `td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4434$713'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4424$708'.
Removing empty process `td_fused_top_tdf12_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4424$708'.
Removing empty process `td_fused_top_Block_entry_proc_proc446.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:0$707'.
Removing empty process `td_fused_top_Block_entry_proc_proc446.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4336$703'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc446.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4323$702'.
Removing empty process `td_fused_top_Block_entry_proc_proc446.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4323$702'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc446.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4315$695'.
Removing empty process `td_fused_top_Block_entry_proc_proc446.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4315$695'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc446.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4307$688'.
Removing empty process `td_fused_top_Block_entry_proc_proc446.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4307$688'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc446.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4299$684'.
Removing empty process `td_fused_top_Block_entry_proc_proc446.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4299$684'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc446.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4291$677'.
Removing empty process `td_fused_top_Block_entry_proc_proc446.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4291$677'.
Found and cleaned up 2 empty switches in `\td_fused_top_Block_entry_proc_proc446.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4281$669'.
Removing empty process `td_fused_top_Block_entry_proc_proc446.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4281$669'.
Found and cleaned up 3 empty switches in `\td_fused_top_Block_entry_proc_proc446.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4269$660'.
Removing empty process `td_fused_top_Block_entry_proc_proc446.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4269$660'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc446.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4261$658'.
Removing empty process `td_fused_top_Block_entry_proc_proc446.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4261$658'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8003$3169'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8002$3168'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8001$3167'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8000$3166'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7999$3165'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7998$3164'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7997$3163'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7996$3162'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7995$3161'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7994$3160'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7993$3159'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8163$3148'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8163$3148'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8153$3140'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8153$3140'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8143$3132'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8143$3132'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8130$3125'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8130$3125'.
Found and cleaned up 1 empty switch in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8121$3123'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8121$3123'.
Found and cleaned up 1 empty switch in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8112$3121'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8112$3121'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8100$3117'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8100$3117'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8088$3113'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8088$3113'.
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4029$623'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4029$623'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4020$621'.
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3984$620'.
Removing empty process `FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3984$620'.
Removing empty process `FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3921$610'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3855$596'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3855$596'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3836$595'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3836$595'.
Found and cleaned up 1 empty switch in `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3533$548'.
Removing empty process `FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3533$548'.
Found and cleaned up 1 empty switch in `\td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3357$547'.
Removing empty process `td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3357$547'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7766$3038'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7765$3037'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7764$3036'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7763$3035'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7762$3034'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7849$3023'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7849$3023'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7839$3015'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7839$3015'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7829$3007'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7829$3007'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7817$3003'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7817$3003'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7805$2999'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7805$2999'.
Found and cleaned up 1 empty switch in `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3039$512'.
Removing empty process `FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3039$512'.
Found and cleaned up 1 empty switch in `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2950$511'.
Removing empty process `td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2950$511'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7471$2993'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7470$2992'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7469$2991'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7468$2990'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7467$2989'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7466$2988'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7465$2987'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7464$2986'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7463$2985'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7462$2984'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7461$2983'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7637$2972'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7637$2972'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7627$2964'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7627$2964'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7617$2956'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7617$2956'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7604$2949'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7604$2949'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7591$2942'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7591$2942'.
Found and cleaned up 1 empty switch in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7582$2940'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7582$2940'.
Found and cleaned up 1 empty switch in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7573$2938'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7573$2938'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7561$2934'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7561$2934'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7549$2930'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7549$2930'.
Removing empty process `td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:0$506'.
Removing empty process `td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2848$498'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2765$489'.
Removing empty process `td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2765$489'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2757$480'.
Removing empty process `td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2757$480'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2749$473'.
Removing empty process `td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2749$473'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2741$471'.
Removing empty process `td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2741$471'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2733$467'.
Removing empty process `td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2733$467'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2725$465'.
Removing empty process `td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2725$465'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2717$450'.
Removing empty process `td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2717$450'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2710$448'.
Removing empty process `td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2710$448'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2704$446'.
Removing empty process `td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2704$446'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2698$444'.
Removing empty process `td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2698$444'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2686$440'.
Removing empty process `td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2686$440'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2678$438'.
Removing empty process `td_fused_top_tdf12_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2678$438'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7164$2866'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7163$2865'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7162$2864'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7161$2863'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7160$2862'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7159$2861'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7158$2860'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7157$2859'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7156$2858'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7155$2857'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7154$2856'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7324$2845'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7324$2845'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7314$2837'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7314$2837'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7304$2829'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7304$2829'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7291$2822'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7291$2822'.
Found and cleaned up 1 empty switch in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7282$2820'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7282$2820'.
Found and cleaned up 1 empty switch in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7273$2818'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7273$2818'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7261$2814'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7261$2814'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7249$2810'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7249$2810'.
Removing empty process `td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:0$436'.
Removing empty process `td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2462$421'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2422$406'.
Removing empty process `td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2422$406'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2414$402'.
Removing empty process `td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2414$402'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2406$398'.
Removing empty process `td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2406$398'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2398$387'.
Removing empty process `td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2398$387'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2390$380'.
Removing empty process `td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2390$380'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2382$369'.
Removing empty process `td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2382$369'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2374$362'.
Removing empty process `td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2374$362'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2366$358'.
Removing empty process `td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2366$358'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2358$354'.
Removing empty process `td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2358$354'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2350$350'.
Removing empty process `td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2350$350'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2342$346'.
Removing empty process `td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2342$346'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2334$344'.
Removing empty process `td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2334$344'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2326$340'.
Removing empty process `td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2326$340'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2318$336'.
Removing empty process `td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2318$336'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2310$334'.
Removing empty process `td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2310$334'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2304$330'.
Removing empty process `td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2304$330'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2298$326'.
Removing empty process `td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2298$326'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2292$322'.
Removing empty process `td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2292$322'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2286$318'.
Removing empty process `td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2286$318'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2280$316'.
Removing empty process `td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2280$316'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2274$312'.
Removing empty process `td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2274$312'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2268$310'.
Removing empty process `td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2268$310'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2262$308'.
Removing empty process `td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2262$308'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2256$306'.
Removing empty process `td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2256$306'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2248$299'.
Removing empty process `td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2248$299'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2236$295'.
Removing empty process `td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2236$295'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2228$293'.
Removing empty process `td_fused_top_tdf12_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2228$293'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w10_d2_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2091$292'.
Removing empty process `td_fused_top_fifo_w10_d2_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2091$292'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w10_d2_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2080$291'.
Removing empty process `td_fused_top_fifo_w10_d2_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2080$291'.
Removing empty process `td_fused_top_fifo_w10_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2013$290'.
Removing empty process `td_fused_top_fifo_w10_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2012$289'.
Removing empty process `td_fused_top_fifo_w10_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2011$288'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w10_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2020$260'.
Removing empty process `td_fused_top_fifo_w10_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2020$260'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w10_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1966$259'.
Removing empty process `td_fused_top_fifo_w10_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1966$259'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w10_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1950$258'.
Removing empty process `td_fused_top_fifo_w10_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1950$258'.
Removing empty process `td_fused_top_fifo_w10_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1883$257'.
Removing empty process `td_fused_top_fifo_w10_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1882$256'.
Removing empty process `td_fused_top_fifo_w10_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1881$255'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w10_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1890$227'.
Removing empty process `td_fused_top_fifo_w10_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1890$227'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w4_d7_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1836$226'.
Removing empty process `td_fused_top_fifo_w4_d7_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1836$226'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w4_d7_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1820$225'.
Removing empty process `td_fused_top_fifo_w4_d7_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1820$225'.
Removing empty process `td_fused_top_fifo_w4_d7_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1753$224'.
Removing empty process `td_fused_top_fifo_w4_d7_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1752$223'.
Removing empty process `td_fused_top_fifo_w4_d7_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1751$222'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w4_d7_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1760$194'.
Removing empty process `td_fused_top_fifo_w4_d7_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1760$194'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w8_d7_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1706$193'.
Removing empty process `td_fused_top_fifo_w8_d7_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1706$193'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w8_d7_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1690$192'.
Removing empty process `td_fused_top_fifo_w8_d7_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1690$192'.
Removing empty process `td_fused_top_fifo_w8_d7_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1623$191'.
Removing empty process `td_fused_top_fifo_w8_d7_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1622$190'.
Removing empty process `td_fused_top_fifo_w8_d7_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1621$189'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w8_d7_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1630$161'.
Removing empty process `td_fused_top_fifo_w8_d7_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1630$161'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w16_d2_S_x9_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1581$160'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x9_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1581$160'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w16_d2_S_x9_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1570$159'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x9_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1570$159'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1503$158'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1502$157'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1501$156'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w16_d2_S_x9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1510$128'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1510$128'.
Found and cleaned up 1 empty switch in `\td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1461$127'.
Removing empty process `td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1461$127'.
Found and cleaned up 1 empty switch in `\td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1450$126'.
Removing empty process `td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1450$126'.
Removing empty process `td_fused_top_start_for_tdf12_readFilters78_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1383$125'.
Removing empty process `td_fused_top_start_for_tdf12_readFilters78_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1382$124'.
Removing empty process `td_fused_top_start_for_tdf12_readFilters78_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1381$123'.
Found and cleaned up 5 empty switches in `\td_fused_top_start_for_tdf12_readFilters78_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1390$95'.
Removing empty process `td_fused_top_start_for_tdf12_readFilters78_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1390$95'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP76.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:0$94'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP76.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1149$60'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP76.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1149$60'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP76.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1137$56'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP76.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1137$56'.
Removing empty process `td_fused_top_tdf12_13.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:0$55'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_13.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:285$50'.
Removing empty process `td_fused_top_tdf12_13.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:285$50'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_13.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:277$44'.
Removing empty process `td_fused_top_tdf12_13.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:277$44'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_13.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:269$38'.
Removing empty process `td_fused_top_tdf12_13.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:269$38'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_13.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:261$34'.
Removing empty process `td_fused_top_tdf12_13.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:261$34'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf12_13.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:249$20'.
Removing empty process `td_fused_top_tdf12_13.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:249$20'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf12_13.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:237$6'.
Removing empty process `td_fused_top_tdf12_13.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:237$6'.
Cleaned up 477 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore.
Optimizing module $paramod$2cc697b95dae621c23ec527898048e96d6aad65a\td_fused_top_mul_10s_9ns_16_1_1.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore.
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module td_fused_top_tdf12_get_next_ijk.
<suppressed ~127 debug messages>
Optimizing module td_fused_top_tdf12_readInputs.
<suppressed ~259 debug messages>
Optimizing module td_fused_top_tdf12_readFilters78.
<suppressed ~135 debug messages>
Optimizing module td_fused_top_tdf12_dot_product.
<suppressed ~139 debug messages>
Optimizing module td_fused_top_tdf12_accum_1.
<suppressed ~330 debug messages>
Optimizing module td_fused_top_tdf12_accum_2.
<suppressed ~35 debug messages>
Optimizing module td_fused_top_Block_entry_proc_proc446.
<suppressed ~23 debug messages>
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.
<suppressed ~43 debug messages>
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
<suppressed ~17 debug messages>
Optimizing module FPAddSub_AlignShift2.
<suppressed ~16 debug messages>
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
<suppressed ~8 debug messages>
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_RoundModule.
<suppressed ~1 debug messages>
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub.
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.
<suppressed ~9 debug messages>
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.
<suppressed ~40 debug messages>
Optimizing module td_fused_top_tdf12_adjust.
<suppressed ~33 debug messages>
Optimizing module td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.
<suppressed ~43 debug messages>
Optimizing module td_fused_top_tdf12_writeOutputs_unaligned.
<suppressed ~60 debug messages>
Optimizing module td_fused_top_fifo_w10_d2_S_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w10_d2_S.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_fifo_w10_d7_S_x_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w10_d7_S_x.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w4_d7_S_x0_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w4_d7_S_x0.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w8_d7_S_x0_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w8_d7_S_x0.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x9_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x9.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_start_for_tdf12_readFilters78_U0.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76.
<suppressed ~13 debug messages>
Optimizing module td_fused_top_tdf12_13.
<suppressed ~17 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore.
Optimizing module $paramod$2cc697b95dae621c23ec527898048e96d6aad65a\td_fused_top_mul_10s_9ns_16_1_1.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore.
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module td_fused_top_tdf12_get_next_ijk.
Optimizing module td_fused_top_tdf12_readInputs.
Optimizing module td_fused_top_tdf12_readFilters78.
Optimizing module td_fused_top_tdf12_dot_product.
Optimizing module td_fused_top_tdf12_accum_1.
Optimizing module td_fused_top_tdf12_accum_2.
Optimizing module td_fused_top_Block_entry_proc_proc446.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub.
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.
Optimizing module td_fused_top_tdf12_adjust.
Optimizing module td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.
Optimizing module td_fused_top_tdf12_writeOutputs_unaligned.
Optimizing module td_fused_top_fifo_w10_d2_S_shiftReg.
Optimizing module td_fused_top_fifo_w10_d2_S.
Optimizing module td_fused_top_fifo_w10_d7_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w10_d7_S_x.
Optimizing module td_fused_top_fifo_w4_d7_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w4_d7_S_x0.
Optimizing module td_fused_top_fifo_w8_d7_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w8_d7_S_x0.
Optimizing module td_fused_top_fifo_w16_d2_S_x9_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x9.
Optimizing module td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg.
Optimizing module td_fused_top_start_for_tdf12_readFilters78_U0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76.
Optimizing module td_fused_top_tdf12_13.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore'.
Finding identical cells in module `$paramod$2cc697b95dae621c23ec527898048e96d6aad65a\td_fused_top_mul_10s_9ns_16_1_1'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore'.
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Finding identical cells in module `\td_fused_top_tdf12_get_next_ijk'.
<suppressed ~420 debug messages>
Finding identical cells in module `\td_fused_top_tdf12_readInputs'.
<suppressed ~339 debug messages>
Finding identical cells in module `\td_fused_top_tdf12_readFilters78'.
<suppressed ~132 debug messages>
Finding identical cells in module `\td_fused_top_tdf12_dot_product'.
<suppressed ~96 debug messages>
Finding identical cells in module `\td_fused_top_tdf12_accum_1'.
<suppressed ~225 debug messages>
Finding identical cells in module `\td_fused_top_tdf12_accum_2'.
<suppressed ~57 debug messages>
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc446'.
<suppressed ~57 debug messages>
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0'.
<suppressed ~93 debug messages>
Finding identical cells in module `\FPAddSub_PrealignModule'.
<suppressed ~12 debug messages>
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
<suppressed ~132 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift2'.
<suppressed ~132 debug messages>
Finding identical cells in module `\FPAddSub_ExecutionModule'.
<suppressed ~6 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
<suppressed ~72 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0'.
<suppressed ~21 debug messages>
Finding identical cells in module `\FPMult_PrepModule'.
<suppressed ~9 debug messages>
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0'.
<suppressed ~72 debug messages>
Finding identical cells in module `\td_fused_top_tdf12_adjust'.
<suppressed ~57 debug messages>
Finding identical cells in module `\td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0'.
<suppressed ~93 debug messages>
Finding identical cells in module `\td_fused_top_tdf12_writeOutputs_unaligned'.
<suppressed ~117 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w10_d2_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w10_d2_S'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w10_d7_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w10_d7_S_x'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S_x0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x9_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x9'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf12_readFilters78_U0'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf12_13'.
<suppressed ~24 debug messages>
Removed a total of 740 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3225.
    dead port 2/2 on $mux $procmux$3219.
    dead port 2/2 on $mux $procmux$3213.
    dead port 2/2 on $mux $procmux$3198.
    dead port 2/2 on $mux $procmux$3192.
    dead port 2/2 on $mux $procmux$3186.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$2cc697b95dae621c23ec527898048e96d6aad65a\td_fused_top_mul_10s_9ns_16_1_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3285.
    dead port 2/2 on $mux $procmux$3279.
    dead port 2/2 on $mux $procmux$3273.
    dead port 2/2 on $mux $procmux$3255.
    dead port 2/2 on $mux $procmux$3249.
    dead port 2/2 on $mux $procmux$3243.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3323.
    dead port 2/2 on $mux $procmux$3317.
    dead port 2/2 on $mux $procmux$3311.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3386.
    dead port 2/2 on $mux $procmux$3380.
    dead port 2/2 on $mux $procmux$3374.
    dead port 2/2 on $mux $procmux$3359.
    dead port 2/2 on $mux $procmux$3353.
    dead port 2/2 on $mux $procmux$3347.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf12_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3453.
    dead port 1/2 on $mux $procmux$3446.
    dead port 1/2 on $mux $procmux$3434.
    dead port 2/2 on $mux $procmux$3434.
    dead port 2/2 on $mux $procmux$3456.
    dead port 2/2 on $mux $procmux$3458.
    dead port 2/2 on $mux $procmux$3464.
    dead port 1/2 on $mux $procmux$3422.
    dead port 2/2 on $mux $procmux$3422.
    dead port 1/2 on $mux $procmux$3440.
    dead port 2/2 on $mux $procmux$3440.
    dead port 1/2 on $mux $procmux$3428.
    dead port 2/2 on $mux $procmux$3428.
    dead port 1/2 on $mux $procmux$3473.
Running muxtree optimizer on module \td_fused_top_tdf12_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$3589.
    dead port 2/2 on $mux $procmux$3514.
    dead port 1/2 on $mux $procmux$3598.
    dead port 2/2 on $mux $procmux$3525.
    dead port 1/2 on $mux $procmux$3523.
    dead port 1/2 on $mux $procmux$3613.
    dead port 1/2 on $mux $procmux$3622.
    dead port 2/2 on $mux $procmux$3543.
    dead port 1/2 on $mux $procmux$3559.
    dead port 2/2 on $mux $procmux$3559.
    dead port 2/2 on $mux $procmux$3533.
    dead port 1/2 on $mux $procmux$3574.
    dead port 2/2 on $mux $procmux$3574.
    dead port 1/2 on $mux $procmux$3562.
    dead port 2/2 on $mux $procmux$3562.
    dead port 1/2 on $mux $procmux$3571.
    dead port 2/2 on $mux $procmux$3571.
Running muxtree optimizer on module \td_fused_top_tdf12_readFilters78..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3727.
    dead port 1/2 on $mux $procmux$3786.
    dead port 2/2 on $mux $procmux$3786.
    dead port 1/2 on $mux $procmux$3710.
    dead port 1/2 on $mux $procmux$3744.
    dead port 2/2 on $mux $procmux$3744.
    dead port 2/2 on $mux $procmux$3719.
    dead port 2/2 on $mux $procmux$3712.
Running muxtree optimizer on module \td_fused_top_tdf12_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3834.
    dead port 2/2 on $mux $procmux$3841.
    dead port 2/2 on $mux $procmux$3849.
    dead port 1/2 on $mux $procmux$3918.
    dead port 2/2 on $mux $procmux$3918.
    dead port 1/2 on $mux $procmux$3832.
Running muxtree optimizer on module \td_fused_top_tdf12_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$4206.
    dead port 1/2 on $mux $procmux$4278.
    dead port 1/2 on $mux $procmux$4281.
    dead port 1/2 on $mux $procmux$4284.
    dead port 2/2 on $mux $procmux$4286.
    dead port 1/2 on $mux $procmux$4293.
    dead port 1/2 on $mux $procmux$4296.
    dead port 1/2 on $mux $procmux$4187.
    dead port 2/2 on $mux $procmux$4298.
    dead port 1/2 on $mux $procmux$4209.
    dead port 1/2 on $mux $procmux$4305.
    dead port 2/2 on $mux $procmux$4307.
    dead port 2/2 on $mux $procmux$3978.
    dead port 2/2 on $mux $procmux$4313.
    dead port 2/2 on $mux $procmux$3987.
    dead port 2/2 on $mux $procmux$3995.
    dead port 1/2 on $mux $procmux$4323.
    dead port 2/2 on $mux $procmux$3998.
    dead port 1/2 on $mux $procmux$4326.
    dead port 1/2 on $mux $procmux$4091.
    dead port 2/2 on $mux $procmux$4211.
    dead port 1/2 on $mux $procmux$4329.
    dead port 2/2 on $mux $procmux$4331.
    dead port 1/2 on $mux $procmux$4338.
    dead port 1/2 on $mux $procmux$4341.
    dead port 2/2 on $mux $procmux$4343.
    dead port 1/2 on $mux $procmux$4350.
    dead port 2/2 on $mux $procmux$4352.
    dead port 2/2 on $mux $procmux$4000.
    dead port 2/2 on $mux $procmux$4358.
    dead port 1/2 on $mux $procmux$4203.
    dead port 2/2 on $mux $procmux$4010.
    dead port 2/2 on $mux $procmux$4019.
    dead port 2/2 on $mux $procmux$4022.
    dead port 1/2 on $mux $procmux$4218.
    dead port 2/2 on $mux $procmux$4024.
    dead port 1/2 on $mux $procmux$4221.
    dead port 2/2 on $mux $procmux$4035.
    dead port 2/2 on $mux $procmux$4047.
    dead port 2/2 on $mux $procmux$4060.
    dead port 2/2 on $mux $procmux$4223.
    dead port 1/2 on $mux $procmux$4076.
    dead port 1/2 on $mux $procmux$4079.
    dead port 1/2 on $mux $procmux$4082.
    dead port 1/2 on $mux $procmux$4088.
    dead port 1/2 on $mux $procmux$4097.
    dead port 1/2 on $mux $procmux$4106.
    dead port 1/2 on $mux $procmux$4109.
    dead port 1/2 on $mux $procmux$4112.
    dead port 1/2 on $mux $procmux$4118.
    dead port 1/2 on $mux $procmux$4121.
    dead port 1/2 on $mux $procmux$4127.
    dead port 1/2 on $mux $procmux$4230.
    dead port 1/2 on $mux $procmux$4136.
    dead port 2/2 on $mux $procmux$4232.
    dead port 1/2 on $mux $procmux$4139.
    dead port 1/2 on $mux $procmux$4142.
    dead port 1/2 on $mux $procmux$4148.
    dead port 1/2 on $mux $procmux$4151.
    dead port 1/2 on $mux $procmux$4157.
    dead port 2/2 on $mux $procmux$4238.
    dead port 1/2 on $mux $procmux$4166.
    dead port 1/2 on $mux $procmux$4169.
    dead port 1/2 on $mux $procmux$4172.
    dead port 1/2 on $mux $procmux$4178.
    dead port 1/2 on $mux $procmux$4181.
Running muxtree optimizer on module \td_fused_top_tdf12_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4468.
    dead port 2/2 on $mux $procmux$4456.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc446..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_3_full_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3124$514: \PreShiftM -> { 1'0 \PreShiftM [9:0] }
      Replacing known input bits on port B of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:3124$514: { 1'0 \PreShiftM [10:1] } -> { 2'01 \PreShiftM [9:1] }
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hmul_2_max_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf12_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2852$505: \grp_fu_77_p2 -> { 1'0 \grp_fu_77_p2 [14:0] }
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$4989.
    dead port 2/2 on $mux $procmux$4989.
    dead port 2/2 on $mux $procmux$4964.
Running muxtree optimizer on module \td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf12_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$5113.
    dead port 2/2 on $mux $procmux$5113.
    dead port 2/2 on $mux $procmux$5089.
    dead port 1/2 on $mux $procmux$5107.
    dead port 2/2 on $mux $procmux$5107.
Running muxtree optimizer on module \td_fused_top_fifo_w10_d2_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w10_d2_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w10_d7_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w10_d7_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d7_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d7_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x9_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf12_readFilters78_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf12_13..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 142 multiplexer ports.
<suppressed ~476 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3211:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3211_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3211_Y [0]
      New connections: $procmux$3211_Y [15:1] = { $procmux$3211_Y [0] $procmux$3211_Y [0] $procmux$3211_Y [0] $procmux$3211_Y [0] $procmux$3211_Y [0] $procmux$3211_Y [0] $procmux$3211_Y [0] $procmux$3211_Y [0] $procmux$3211_Y [0] $procmux$3211_Y [0] $procmux$3211_Y [0] $procmux$3211_Y [0] $procmux$3211_Y [0] $procmux$3211_Y [0] $procmux$3211_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3184:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3184_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3184_Y [0]
      New connections: $procmux$3184_Y [15:1] = { $procmux$3184_Y [0] $procmux$3184_Y [0] $procmux$3184_Y [0] $procmux$3184_Y [0] $procmux$3184_Y [0] $procmux$3184_Y [0] $procmux$3184_Y [0] $procmux$3184_Y [0] $procmux$3184_Y [0] $procmux$3184_Y [0] $procmux$3184_Y [0] $procmux$3184_Y [0] $procmux$3184_Y [0] $procmux$3184_Y [0] $procmux$3184_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3228:
      Old ports: A=16'0000000000000000, B=$procmux$3211_Y, Y=$procmux$3228_Y
      New ports: A=1'0, B=$procmux$3211_Y [0], Y=$procmux$3228_Y [0]
      New connections: $procmux$3228_Y [15:1] = { $procmux$3228_Y [0] $procmux$3228_Y [0] $procmux$3228_Y [0] $procmux$3228_Y [0] $procmux$3228_Y [0] $procmux$3228_Y [0] $procmux$3228_Y [0] $procmux$3228_Y [0] $procmux$3228_Y [0] $procmux$3228_Y [0] $procmux$3228_Y [0] $procmux$3228_Y [0] $procmux$3228_Y [0] $procmux$3228_Y [0] $procmux$3228_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3201:
      Old ports: A=16'0000000000000000, B=$procmux$3184_Y, Y=$procmux$3201_Y
      New ports: A=1'0, B=$procmux$3184_Y [0], Y=$procmux$3201_Y [0]
      New connections: $procmux$3201_Y [15:1] = { $procmux$3201_Y [0] $procmux$3201_Y [0] $procmux$3201_Y [0] $procmux$3201_Y [0] $procmux$3201_Y [0] $procmux$3201_Y [0] $procmux$3201_Y [0] $procmux$3201_Y [0] $procmux$3201_Y [0] $procmux$3201_Y [0] $procmux$3201_Y [0] $procmux$3201_Y [0] $procmux$3201_Y [0] $procmux$3201_Y [0] $procmux$3201_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore.
  Optimizing cells in module $paramod$2cc697b95dae621c23ec527898048e96d6aad65a\td_fused_top_mul_10s_9ns_16_1_1.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3271:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3271_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3271_Y [0]
      New connections: $procmux$3271_Y [15:1] = { $procmux$3271_Y [0] $procmux$3271_Y [0] $procmux$3271_Y [0] $procmux$3271_Y [0] $procmux$3271_Y [0] $procmux$3271_Y [0] $procmux$3271_Y [0] $procmux$3271_Y [0] $procmux$3271_Y [0] $procmux$3271_Y [0] $procmux$3271_Y [0] $procmux$3271_Y [0] $procmux$3271_Y [0] $procmux$3271_Y [0] $procmux$3271_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3241:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3241_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3241_Y [0]
      New connections: $procmux$3241_Y [15:1] = { $procmux$3241_Y [0] $procmux$3241_Y [0] $procmux$3241_Y [0] $procmux$3241_Y [0] $procmux$3241_Y [0] $procmux$3241_Y [0] $procmux$3241_Y [0] $procmux$3241_Y [0] $procmux$3241_Y [0] $procmux$3241_Y [0] $procmux$3241_Y [0] $procmux$3241_Y [0] $procmux$3241_Y [0] $procmux$3241_Y [0] $procmux$3241_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3288:
      Old ports: A=16'0000000000000000, B=$procmux$3271_Y, Y=$procmux$3288_Y
      New ports: A=1'0, B=$procmux$3271_Y [0], Y=$procmux$3288_Y [0]
      New connections: $procmux$3288_Y [15:1] = { $procmux$3288_Y [0] $procmux$3288_Y [0] $procmux$3288_Y [0] $procmux$3288_Y [0] $procmux$3288_Y [0] $procmux$3288_Y [0] $procmux$3288_Y [0] $procmux$3288_Y [0] $procmux$3288_Y [0] $procmux$3288_Y [0] $procmux$3288_Y [0] $procmux$3288_Y [0] $procmux$3288_Y [0] $procmux$3288_Y [0] $procmux$3288_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3258:
      Old ports: A=16'0000000000000000, B=$procmux$3241_Y, Y=$procmux$3258_Y
      New ports: A=1'0, B=$procmux$3241_Y [0], Y=$procmux$3258_Y [0]
      New connections: $procmux$3258_Y [15:1] = { $procmux$3258_Y [0] $procmux$3258_Y [0] $procmux$3258_Y [0] $procmux$3258_Y [0] $procmux$3258_Y [0] $procmux$3258_Y [0] $procmux$3258_Y [0] $procmux$3258_Y [0] $procmux$3258_Y [0] $procmux$3258_Y [0] $procmux$3258_Y [0] $procmux$3258_Y [0] $procmux$3258_Y [0] $procmux$3258_Y [0] $procmux$3258_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3309:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3309_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3309_Y [0]
      New connections: $procmux$3309_Y [15:1] = { $procmux$3309_Y [0] $procmux$3309_Y [0] $procmux$3309_Y [0] $procmux$3309_Y [0] $procmux$3309_Y [0] $procmux$3309_Y [0] $procmux$3309_Y [0] $procmux$3309_Y [0] $procmux$3309_Y [0] $procmux$3309_Y [0] $procmux$3309_Y [0] $procmux$3309_Y [0] $procmux$3309_Y [0] $procmux$3309_Y [0] $procmux$3309_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3326:
      Old ports: A=16'0000000000000000, B=$procmux$3309_Y, Y=$procmux$3326_Y
      New ports: A=1'0, B=$procmux$3309_Y [0], Y=$procmux$3326_Y [0]
      New connections: $procmux$3326_Y [15:1] = { $procmux$3326_Y [0] $procmux$3326_Y [0] $procmux$3326_Y [0] $procmux$3326_Y [0] $procmux$3326_Y [0] $procmux$3326_Y [0] $procmux$3326_Y [0] $procmux$3326_Y [0] $procmux$3326_Y [0] $procmux$3326_Y [0] $procmux$3326_Y [0] $procmux$3326_Y [0] $procmux$3326_Y [0] $procmux$3326_Y [0] $procmux$3326_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3372:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3372_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3372_Y [0]
      New connections: $procmux$3372_Y [15:1] = { $procmux$3372_Y [0] $procmux$3372_Y [0] $procmux$3372_Y [0] $procmux$3372_Y [0] $procmux$3372_Y [0] $procmux$3372_Y [0] $procmux$3372_Y [0] $procmux$3372_Y [0] $procmux$3372_Y [0] $procmux$3372_Y [0] $procmux$3372_Y [0] $procmux$3372_Y [0] $procmux$3372_Y [0] $procmux$3372_Y [0] $procmux$3372_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3345:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3345_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3345_Y [0]
      New connections: $procmux$3345_Y [15:1] = { $procmux$3345_Y [0] $procmux$3345_Y [0] $procmux$3345_Y [0] $procmux$3345_Y [0] $procmux$3345_Y [0] $procmux$3345_Y [0] $procmux$3345_Y [0] $procmux$3345_Y [0] $procmux$3345_Y [0] $procmux$3345_Y [0] $procmux$3345_Y [0] $procmux$3345_Y [0] $procmux$3345_Y [0] $procmux$3345_Y [0] $procmux$3345_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3389:
      Old ports: A=16'0000000000000000, B=$procmux$3372_Y, Y=$procmux$3389_Y
      New ports: A=1'0, B=$procmux$3372_Y [0], Y=$procmux$3389_Y [0]
      New connections: $procmux$3389_Y [15:1] = { $procmux$3389_Y [0] $procmux$3389_Y [0] $procmux$3389_Y [0] $procmux$3389_Y [0] $procmux$3389_Y [0] $procmux$3389_Y [0] $procmux$3389_Y [0] $procmux$3389_Y [0] $procmux$3389_Y [0] $procmux$3389_Y [0] $procmux$3389_Y [0] $procmux$3389_Y [0] $procmux$3389_Y [0] $procmux$3389_Y [0] $procmux$3389_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3362:
      Old ports: A=16'0000000000000000, B=$procmux$3345_Y, Y=$procmux$3362_Y
      New ports: A=1'0, B=$procmux$3345_Y [0], Y=$procmux$3362_Y [0]
      New connections: $procmux$3362_Y [15:1] = { $procmux$3362_Y [0] $procmux$3362_Y [0] $procmux$3362_Y [0] $procmux$3362_Y [0] $procmux$3362_Y [0] $procmux$3362_Y [0] $procmux$3362_Y [0] $procmux$3362_Y [0] $procmux$3362_Y [0] $procmux$3362_Y [0] $procmux$3362_Y [0] $procmux$3362_Y [0] $procmux$3362_Y [0] $procmux$3362_Y [0] $procmux$3362_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore.
  Optimizing cells in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
  Optimizing cells in module \td_fused_top_tdf12_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf12_readInputs.
    New ctrl vector for $pmux cell $procmux$3546: { $procmux$3544_CMP $procmux$3534_CMP $auto$opt_reduce.cc:134:opt_mux$5783 $procmux$3547_CMP }
  Optimizing cells in module \td_fused_top_tdf12_readInputs.
  Optimizing cells in module \td_fused_top_tdf12_readFilters78.
  Optimizing cells in module \td_fused_top_tdf12_dot_product.
  Optimizing cells in module \td_fused_top_tdf12_accum_1.
  Optimizing cells in module \td_fused_top_tdf12_accum_2.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc446.
  Optimizing cells in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
    New ctrl vector for $pmux cell $procmux$4631: { $procmux$4675_CMP $procmux$4674_CMP $auto$opt_reduce.cc:134:opt_mux$5785 }
    New ctrl vector for $pmux cell $procmux$4646: { $procmux$4675_CMP $procmux$4674_CMP $auto$opt_reduce.cc:134:opt_mux$5787 }
    New ctrl vector for $pmux cell $procmux$4626: { $procmux$4675_CMP $auto$opt_reduce.cc:134:opt_mux$5789 }
    New ctrl vector for $pmux cell $procmux$4666: { $procmux$4675_CMP $auto$opt_reduce.cc:134:opt_mux$5791 }
    New ctrl vector for $pmux cell $procmux$4641: { $procmux$4675_CMP $procmux$4674_CMP $auto$opt_reduce.cc:134:opt_mux$5793 }
    New ctrl vector for $pmux cell $procmux$4621: { $procmux$4675_CMP $auto$opt_reduce.cc:134:opt_mux$5795 }
    New ctrl vector for $pmux cell $procmux$4636: { $procmux$4675_CMP $procmux$4674_CMP $auto$opt_reduce.cc:134:opt_mux$5797 }
    New ctrl vector for $pmux cell $procmux$4671: { }
    New ctrl vector for $pmux cell $procmux$4616: { $procmux$4675_CMP $auto$opt_reduce.cc:134:opt_mux$5799 }
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
    New ctrl vector for $pmux cell $procmux$4731: { }
    New ctrl vector for $pmux cell $procmux$4681: { $procmux$4735_CMP $procmux$4734_CMP $auto$opt_reduce.cc:134:opt_mux$5801 }
    New ctrl vector for $pmux cell $procmux$4676: { $procmux$4735_CMP $auto$opt_reduce.cc:134:opt_mux$5803 }
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
    New ctrl vector for $pmux cell $procmux$4766: { $procmux$4775_CMP $procmux$4773_CMP $auto$opt_reduce.cc:134:opt_mux$5805 }
    New ctrl vector for $pmux cell $procmux$4771: { $procmux$4775_CMP $auto$opt_reduce.cc:134:opt_mux$5807 $procmux$4772_CMP }
    New ctrl vector for $pmux cell $procmux$4756: { $procmux$4775_CMP $procmux$4774_CMP $auto$opt_reduce.cc:134:opt_mux$5809 }
    New ctrl vector for $pmux cell $procmux$4751: { $procmux$4755_CMP $auto$opt_reduce.cc:134:opt_mux$5811 $procmux$4752_CMP }
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \td_fused_top_ap_hadd_3_full_dsp_16.
  Optimizing cells in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \td_fused_top_ap_hmul_2_max_dsp_16.
  Optimizing cells in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.
  Optimizing cells in module \td_fused_top_tdf12_adjust.
  Optimizing cells in module \td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.
  Optimizing cells in module \td_fused_top_tdf12_writeOutputs_unaligned.
  Optimizing cells in module \td_fused_top_fifo_w10_d2_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w10_d2_S.
  Optimizing cells in module \td_fused_top_fifo_w10_d7_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w10_d7_S_x.
  Optimizing cells in module \td_fused_top_fifo_w4_d7_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d7_S_x0.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_x0.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x9_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x9.
  Optimizing cells in module \td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf12_readFilters78_U0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76.
  Optimizing cells in module \td_fused_top_tdf12_13.
Performed a total of 31 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore'.
Finding identical cells in module `$paramod$2cc697b95dae621c23ec527898048e96d6aad65a\td_fused_top_mul_10s_9ns_16_1_1'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore'.
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf12_get_next_ijk'.
<suppressed ~15 debug messages>
Finding identical cells in module `\td_fused_top_tdf12_readInputs'.
<suppressed ~18 debug messages>
Finding identical cells in module `\td_fused_top_tdf12_readFilters78'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf12_dot_product'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf12_accum_1'.
<suppressed ~12 debug messages>
Finding identical cells in module `\td_fused_top_tdf12_accum_2'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc446'.
<suppressed ~6 debug messages>
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
<suppressed ~18 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf12_adjust'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf12_writeOutputs_unaligned'.
<suppressed ~18 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w10_d2_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w10_d2_S'.
Finding identical cells in module `\td_fused_top_fifo_w10_d7_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w10_d7_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S_x0'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x0'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x9_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x9'.
Finding identical cells in module `\td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf12_readFilters78_U0'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76'.
Finding identical cells in module `\td_fused_top_tdf12_13'.
Removed a total of 43 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$5496 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8246$2725_DATA, Q = \q0).
Adding EN signal on $procdff$5504 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7936$2570_DATA, Q = \q0).
Adding EN signal on $procdff$5500 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7946$2581_DATA, Q = \q1).
Adding EN signal on $procdff$5511 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$5510 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$5512 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7724$2512_DATA, Q = \q1).
Adding EN signal on $procdff$5513 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7716$2510_DATA, Q = \q0).
Adding EN signal on $procdff$5520 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$5519 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$5524 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7407$2361_DATA, Q = \q0).
Adding EN signal on $procdff$5531 ($dff) from module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$5530 ($dff) from module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1 (D = \din0, Q = \din0_buf1).
Adding SRST signal on $procdff$5537 ($dff) from module td_fused_top_tdf12_get_next_ijk (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 1'1).
Adding SRST signal on $procdff$5536 ($dff) from module td_fused_top_tdf12_get_next_ijk (D = $procmux$3498_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5535 ($dff) from module td_fused_top_tdf12_get_next_ijk (D = $procmux$3493_Y, Q = \start_once_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5828 ($sdff) from module td_fused_top_tdf12_get_next_ijk (D = $procmux$3493_Y, Q = \start_once_reg).
Adding EN signal on $procdff$5534 ($dff) from module td_fused_top_tdf12_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7106$2216_Y, Q = \i_5).
Adding SRST signal on $auto$ff.cc:262:slice$5832 ($dffe) from module td_fused_top_tdf12_get_next_ijk (D = \add_ln83_fu_160_p2, Q = \i_5, rval = 16'0000000000000000).
Adding EN signal on $procdff$5533 ($dff) from module td_fused_top_tdf12_get_next_ijk (D = $procmux$3467_Y, Q = \j_5).
Adding EN signal on $procdff$5532 ($dff) from module td_fused_top_tdf12_get_next_ijk (D = $procmux$3449_Y, Q = \k_5).
Adding SRST signal on $procdff$5552 ($dff) from module td_fused_top_tdf12_readInputs (D = $procmux$3685_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5836 ($sdff) from module td_fused_top_tdf12_readInputs (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$5551 ($dff) from module td_fused_top_tdf12_readInputs (D = $procmux$3680_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5840 ($sdff) from module td_fused_top_tdf12_readInputs (D = \ap_enable_reg_pp0_iter0, Q = \ap_enable_reg_pp0_iter1).
Adding SRST signal on $procdff$5550 ($dff) from module td_fused_top_tdf12_readInputs (D = $procmux$3675_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5842 ($sdff) from module td_fused_top_tdf12_readInputs (D = $procmux$3675_Y, Q = \ap_enable_reg_pp0_iter2).
Adding EN signal on $procdff$5549 ($dff) from module td_fused_top_tdf12_readInputs (D = $procmux$3670_Y, Q = \kk_0_i_i_reg_180).
Adding EN signal on $procdff$5548 ($dff) from module td_fused_top_tdf12_readInputs (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6658$1912_Y, Q = \add_ln25_reg_468).
Adding EN signal on $procdff$5547 ($dff) from module td_fused_top_tdf12_readInputs (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6660$1913_Y, Q = \add_ln32_reg_454).
Adding EN signal on $procdff$5543 ($dff) from module td_fused_top_tdf12_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6742$1946_Y, Q = \select_ln33_27_reg_484).
Adding SRST signal on $auto$ff.cc:262:slice$5851 ($dffe) from module td_fused_top_tdf12_readInputs (D = \bitcast_ln32_27_fu_403_p1, Q = \select_ln33_27_reg_484, rval = 16'0000000000000000).
Adding EN signal on $procdff$5542 ($dff) from module td_fused_top_tdf12_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6740$1944_Y, Q = \select_ln33_26_reg_479).
Adding SRST signal on $auto$ff.cc:262:slice$5853 ($dffe) from module td_fused_top_tdf12_readInputs (D = \bitcast_ln32_26_fu_382_p1, Q = \select_ln33_26_reg_479, rval = 16'0000000000000000).
Adding EN signal on $procdff$5541 ($dff) from module td_fused_top_tdf12_readInputs (D = \kk_0_i_i_reg_180_pp0_iter1_reg [6:0], Q = \empty_130_reg_473).
Adding EN signal on $procdff$5540 ($dff) from module td_fused_top_tdf12_readInputs (D = \icmp_ln25_reg_459, Q = \icmp_ln25_reg_459_pp0_iter1_reg).
Adding EN signal on $procdff$5539 ($dff) from module td_fused_top_tdf12_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6718$1934_Y, Q = \icmp_ln25_reg_459).
Adding EN signal on $procdff$5538 ($dff) from module td_fused_top_tdf12_readInputs (D = \kk_0_i_i_reg_180, Q = \kk_0_i_i_reg_180_pp0_iter1_reg).
Adding SRST signal on $procdff$5553 ($dff) from module td_fused_top_tdf12_readInputs (D = $procmux$3693_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5554 ($dff) from module td_fused_top_tdf12_readInputs (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 5'00001).
Adding EN signal on $procdff$5544 ($dff) from module td_fused_top_tdf12_readInputs (D = \indices_01_dout [3:0], Q = \trunc_ln135_reg_434).
Adding EN signal on $procdff$5546 ($dff) from module td_fused_top_tdf12_readInputs (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6726$1935_Y, Q = \is_padding_reg_444).
Adding EN signal on $procdff$5545 ($dff) from module td_fused_top_tdf12_readInputs (D = \indices_12_dout, Q = \col_coord_reg_439).
Adding EN signal on $procdff$5559 ($dff) from module td_fused_top_tdf12_readFilters78 (D = \kk_0_0_i_i_reg_93, Q = \kk_0_0_i_i_reg_93_pp0_iter1_reg).
Adding EN signal on $procdff$5556 ($dff) from module td_fused_top_tdf12_readFilters78 (D = \indices_23_dout, Q = \tmp_reg_144 [16:7]).
Setting constant 0-bit at position 0 on $procdff$5555 ($dff) from module td_fused_top_tdf12_readFilters78.
Setting constant 0-bit at position 1 on $procdff$5555 ($dff) from module td_fused_top_tdf12_readFilters78.
Setting constant 0-bit at position 2 on $procdff$5555 ($dff) from module td_fused_top_tdf12_readFilters78.
Setting constant 0-bit at position 3 on $procdff$5555 ($dff) from module td_fused_top_tdf12_readFilters78.
Setting constant 0-bit at position 4 on $procdff$5555 ($dff) from module td_fused_top_tdf12_readFilters78.
Setting constant 0-bit at position 5 on $procdff$5555 ($dff) from module td_fused_top_tdf12_readFilters78.
Setting constant 0-bit at position 6 on $procdff$5555 ($dff) from module td_fused_top_tdf12_readFilters78.
Adding EN signal on $procdff$5560 ($dff) from module td_fused_top_tdf12_readFilters78 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6131$1561_Y, Q = \icmp_ln49_reg_154).
Adding EN signal on $procdff$5563 ($dff) from module td_fused_top_tdf12_readFilters78 (D = $procmux$3784_Y, Q = \kk_0_0_i_i_reg_93).
Adding EN signal on $procdff$5561 ($dff) from module td_fused_top_tdf12_readFilters78 (D = \icmp_ln49_reg_154, Q = \icmp_ln49_reg_154_pp0_iter1_reg).
Adding SRST signal on $procdff$5569 ($dff) from module td_fused_top_tdf12_readFilters78 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding EN signal on $procdff$5562 ($dff) from module td_fused_top_tdf12_readFilters78 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:6099$1551_Y, Q = \add_ln49_reg_149).
Adding SRST signal on $procdff$5568 ($dff) from module td_fused_top_tdf12_readFilters78 (D = $procmux$3815_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5565 ($dff) from module td_fused_top_tdf12_readFilters78 (D = $procmux$3794_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding SRST signal on $procdff$5564 ($dff) from module td_fused_top_tdf12_readFilters78 (D = $procmux$3789_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding SRST signal on $procdff$5567 ($dff) from module td_fused_top_tdf12_readFilters78 (D = $procmux$3807_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5880 ($sdff) from module td_fused_top_tdf12_readFilters78 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$5566 ($dff) from module td_fused_top_tdf12_readFilters78 (D = $procmux$3802_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$5600 ($dff) from module td_fused_top_tdf12_dot_product (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$5599 ($dff) from module td_fused_top_tdf12_dot_product (D = $procmux$3962_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5598 ($dff) from module td_fused_top_tdf12_dot_product (D = $procmux$3954_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5889 ($sdff) from module td_fused_top_tdf12_dot_product (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$5597 ($dff) from module td_fused_top_tdf12_dot_product (D = $procmux$3949_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$5596 ($dff) from module td_fused_top_tdf12_dot_product (D = $procmux$3941_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding SRST signal on $procdff$5595 ($dff) from module td_fused_top_tdf12_dot_product (D = $procmux$3936_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding SRST signal on $procdff$5593 ($dff) from module td_fused_top_tdf12_dot_product (D = $procmux$3926_Y, Q = \ap_enable_reg_pp0_iter5, rval = 1'0).
Adding SRST signal on $procdff$5592 ($dff) from module td_fused_top_tdf12_dot_product (D = $procmux$3921_Y, Q = \ap_enable_reg_pp0_iter6, rval = 1'0).
Adding EN signal on $procdff$5591 ($dff) from module td_fused_top_tdf12_dot_product (D = $procmux$3916_Y, Q = \ic_0_0_reg_69).
Adding EN signal on $procdff$5590 ($dff) from module td_fused_top_tdf12_dot_product (D = \idxprom17_0_0_reg_111 [7:0], Q = \idxprom17_0_0_reg_111_pp0_iter1_reg [7:0]).
Adding EN signal on $procdff$5589 ($dff) from module td_fused_top_tdf12_dot_product (D = \icmp_ln149_reg_107, Q = \icmp_ln149_reg_107_pp0_iter1_reg).
Adding EN signal on $procdff$5588 ($dff) from module td_fused_top_tdf12_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5759$1369_Y, Q = \icmp_ln149_reg_107).
Adding EN signal on $procdff$5579 ($dff) from module td_fused_top_tdf12_dot_product (D = \ic_0_0_reg_69, Q = \idxprom17_0_0_reg_111 [7:0]).
Adding EN signal on $procdff$5578 ($dff) from module td_fused_top_tdf12_dot_product (D = \weight_vecs_0_0_0_q0, Q = \weight_vecs_0_0_0_load_reg_131).
Adding EN signal on $procdff$5577 ($dff) from module td_fused_top_tdf12_dot_product (D = \ifmap_vec_0_0_q0, Q = \ifmap_vec_0_0_load_reg_126).
Adding EN signal on $procdff$5576 ($dff) from module td_fused_top_tdf12_dot_product (D = \grp_fu_80_p2, Q = \mul_reg_136).
Adding SRST signal on $procdff$5594 ($dff) from module td_fused_top_tdf12_dot_product (D = $procmux$3931_Y, Q = \ap_enable_reg_pp0_iter4, rval = 1'0).
Setting constant 0-bit at position 0 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 1 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 2 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 3 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 4 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 5 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 6 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 7 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 8 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 9 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 10 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 11 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 12 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 13 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 14 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 15 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 16 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 17 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 18 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 19 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 20 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 21 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 22 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 23 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 24 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 25 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 26 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 27 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 28 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 29 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 30 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 31 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 32 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 33 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 34 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 35 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 36 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 37 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 38 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 39 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 40 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 41 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 42 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 43 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 44 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 45 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 46 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 47 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 48 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 49 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 50 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 51 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 52 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 53 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 54 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Setting constant 0-bit at position 55 on $procdff$5570 ($dff) from module td_fused_top_tdf12_dot_product.
Adding SRST signal on $procdff$5628 ($dff) from module td_fused_top_tdf12_accum_1 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 8'00000001).
Adding SRST signal on $procdff$5627 ($dff) from module td_fused_top_tdf12_accum_1 (D = $procmux$4436_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5626 ($dff) from module td_fused_top_tdf12_accum_1 (D = $procmux$4428_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5913 ($sdff) from module td_fused_top_tdf12_accum_1 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$5625 ($dff) from module td_fused_top_tdf12_accum_1 (D = $procmux$4423_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5917 ($sdff) from module td_fused_top_tdf12_accum_1 (D = \ap_enable_reg_pp0_iter0, Q = \ap_enable_reg_pp0_iter1).
Adding SRST signal on $procdff$5624 ($dff) from module td_fused_top_tdf12_accum_1 (D = $procmux$4418_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5919 ($sdff) from module td_fused_top_tdf12_accum_1 (D = $procmux$4418_Y, Q = \ap_enable_reg_pp0_iter2).
Adding EN signal on $procdff$5622 ($dff) from module td_fused_top_tdf12_accum_1 (D = $procmux$4408_Y, Q = \x_reg_170).
Adding EN signal on $procdff$5621 ($dff) from module td_fused_top_tdf12_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_58_reg_523).
Adding EN signal on $procdff$5620 ($dff) from module td_fused_top_tdf12_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_reg_518).
Adding EN signal on $procdff$5619 ($dff) from module td_fused_top_tdf12_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_60_reg_543).
Adding EN signal on $procdff$5618 ($dff) from module td_fused_top_tdf12_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_59_reg_538).
Adding EN signal on $procdff$5617 ($dff) from module td_fused_top_tdf12_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_62_reg_568).
Adding EN signal on $procdff$5616 ($dff) from module td_fused_top_tdf12_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_61_reg_563).
Adding EN signal on $procdff$5615 ($dff) from module td_fused_top_tdf12_accum_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5212$1165_Y, Q = \add_ln25_reg_558).
Adding EN signal on $procdff$5614 ($dff) from module td_fused_top_tdf12_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_64_reg_588).
Adding EN signal on $procdff$5613 ($dff) from module td_fused_top_tdf12_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_63_reg_583).
Adding EN signal on $procdff$5612 ($dff) from module td_fused_top_tdf12_accum_1 (D = \grp_fu_307_p2, Q = \psum_0_01_reg_266).
Adding EN signal on $procdff$5611 ($dff) from module td_fused_top_tdf12_accum_1 (D = \grp_fu_312_p2, Q = \psum_1_02_reg_254).
Adding EN signal on $procdff$5610 ($dff) from module td_fused_top_tdf12_accum_1 (D = \grp_fu_307_p2, Q = \psum_2_03_reg_242).
Adding SRST signal on $procdff$5623 ($dff) from module td_fused_top_tdf12_accum_1 (D = $procmux$4410_Y, Q = \q_reg_278, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$5938 ($sdff) from module td_fused_top_tdf12_accum_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:5214$1166_Y, Q = \q_reg_278).
Adding EN signal on $procdff$5609 ($dff) from module td_fused_top_tdf12_accum_1 (D = \grp_fu_312_p2, Q = \psum_3_04_reg_230).
Adding EN signal on $procdff$5608 ($dff) from module td_fused_top_tdf12_accum_1 (D = \grp_fu_307_p2, Q = \psum_4_05_reg_218).
Adding EN signal on $procdff$5607 ($dff) from module td_fused_top_tdf12_accum_1 (D = \grp_fu_312_p2, Q = \psum_5_06_reg_206).
Adding EN signal on $procdff$5606 ($dff) from module td_fused_top_tdf12_accum_1 (D = \grp_fu_307_p2, Q = \psum_6_07_reg_194).
Adding EN signal on $procdff$5605 ($dff) from module td_fused_top_tdf12_accum_1 (D = \grp_fu_312_p2, Q = \psum_7_08_reg_182).
Adding EN signal on $procdff$5604 ($dff) from module td_fused_top_tdf12_accum_1 (D = \tmp_reg_494_pp0_iter1_reg, Q = \tmp_reg_494_pp0_iter2_reg).
Adding EN signal on $procdff$5603 ($dff) from module td_fused_top_tdf12_accum_1 (D = \tmp_reg_494, Q = \tmp_reg_494_pp0_iter1_reg).
Adding EN signal on $procdff$5602 ($dff) from module td_fused_top_tdf12_accum_1 (D = $procmux$4196_Y [7], Q = \tmp_reg_494).
Adding EN signal on $procdff$5601 ($dff) from module td_fused_top_tdf12_accum_1 (D = $procmux$4196_Y [6:0], Q = \trunc_ln25_reg_498).
Adding SRST signal on $procdff$5634 ($dff) from module td_fused_top_tdf12_accum_2 (D = $procmux$4520_Y, Q = \accum_in_20_preg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$5633 ($dff) from module td_fused_top_tdf12_accum_2 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 7'0000001).
Adding SRST signal on $procdff$5632 ($dff) from module td_fused_top_tdf12_accum_2 (D = $procmux$4509_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5631 ($dff) from module td_fused_top_tdf12_accum_2 (D = $procmux$4504_Y, Q = \i_1_1_reg_44, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$5954 ($sdff) from module td_fused_top_tdf12_accum_2 (D = \add_ln57_reg_91, Q = \i_1_1_reg_44).
Adding SRST signal on $procdff$5630 ($dff) from module td_fused_top_tdf12_accum_2 (D = $procmux$4499_Y, Q = \sum_01_reg_55, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5956 ($sdff) from module td_fused_top_tdf12_accum_2 (D = \grp_fu_68_p2, Q = \sum_01_reg_55).
Adding EN signal on $procdff$5629 ($dff) from module td_fused_top_tdf12_accum_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:4563$771_Y, Q = \add_ln57_reg_91).
Adding SRST signal on $procdff$5637 ($dff) from module td_fused_top_Block_entry_proc_proc446 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 1'1).
Adding SRST signal on $procdff$5636 ($dff) from module td_fused_top_Block_entry_proc_proc446 (D = $procmux$4545_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5635 ($dff) from module td_fused_top_Block_entry_proc_proc446 (D = $procmux$4540_Y, Q = \ap_return_preg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$5646 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0 (D = $procmux$4611_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5964 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0 (D = $procmux$4609_Y, Q = \iptr).
Adding SRST signal on $procdff$5645 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0 (D = $procmux$4603_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5966 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0 (D = $procmux$4601_Y, Q = \tptr).
Adding SRST signal on $procdff$5644 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$5643 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$5642 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0 (D = $procmux$4583_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5970 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0 (D = $procmux$4583_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$5641 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0 (D = $procmux$4589_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5974 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:8135$3131_Y, Q = \reg_q0).
Adding SRST signal on $procdff$5640 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0 (D = $procmux$4575_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$5976 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0 (D = $procmux$4575_Y, Q = \count).
Adding SRST signal on $procdff$5639 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0 (D = $procmux$4567_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$5980 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0 (D = $procmux$4567_Y, Q = \full_n).
Adding SRST signal on $procdff$5638 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0 (D = $procmux$4556_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5984 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0 (D = 1'1, Q = \empty_n).
Adding EN signal on $procdff$5647 ($dff) from module td_fused_top_ap_hadd_3_full_dsp_16 (D = \s_axis_a_tdata, Q = \a_reg).
Adding EN signal on $procdff$5648 ($dff) from module td_fused_top_ap_hadd_3_full_dsp_16 (D = \s_axis_b_tdata, Q = \b_reg).
Adding EN signal on $procdff$5649 ($dff) from module td_fused_top_ap_hadd_3_full_dsp_16 (D = \res, Q = \res_reg).
Adding SRST signal on $procdff$5654 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0 (D = $procmux$4844_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5991 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0 (D = $procmux$4842_Y, Q = \iptr).
Adding SRST signal on $procdff$5653 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0 (D = $procmux$4836_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5993 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0 (D = $procmux$4834_Y, Q = \tptr).
Adding SRST signal on $procdff$5652 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0 (D = $procmux$4828_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$5995 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0 (D = $procmux$4828_Y, Q = \count).
Adding SRST signal on $procdff$5651 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0 (D = $procmux$4820_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$5999 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0 (D = $procmux$4820_Y, Q = \full_n).
Adding SRST signal on $procdff$5650 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0 (D = $procmux$4809_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6003 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0 (D = 1'1, Q = \empty_n).
Adding EN signal on $procdff$5655 ($dff) from module td_fused_top_ap_hmul_2_max_dsp_16 (D = \s_axis_a_tdata, Q = \a_reg).
Adding EN signal on $procdff$5656 ($dff) from module td_fused_top_ap_hmul_2_max_dsp_16 (D = \s_axis_b_tdata, Q = \b_reg).
Adding EN signal on $procdff$5657 ($dff) from module td_fused_top_ap_hmul_2_max_dsp_16 (D = \res, Q = \res_reg).
Adding SRST signal on $procdff$5668 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = $procmux$4939_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6010 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = $procmux$4937_Y, Q = \iptr).
Adding SRST signal on $procdff$5667 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = $procmux$4931_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6012 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = $procmux$4929_Y, Q = \tptr).
Adding SRST signal on $procdff$5666 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$5665 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$5664 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = $procmux$4911_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6016 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = $procmux$4911_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$5663 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = $procmux$4917_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6020 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7596$2948_Y, Q = \reg_q0).
Adding SRST signal on $procdff$5662 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = $procmux$4897_Y, Q = \reg_valid1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6022 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = $procmux$4897_Y, Q = \reg_valid1).
Adding SRST signal on $procdff$5661 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = $procmux$4903_Y, Q = \reg_q1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6026 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7609$2955_Y, Q = \reg_q1).
Adding SRST signal on $procdff$5660 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = $procmux$4889_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$6028 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = $procmux$4889_Y, Q = \count).
Adding SRST signal on $procdff$5659 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = $procmux$4881_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6032 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = $procmux$4881_Y, Q = \full_n).
Adding SRST signal on $procdff$5658 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = $procmux$4870_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6036 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = 1'1, Q = \empty_n).
Adding SRST signal on $procdff$5674 ($dff) from module td_fused_top_tdf12_adjust (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 17'00000000000000001).
Adding SRST signal on $procdff$5673 ($dff) from module td_fused_top_tdf12_adjust (D = $procmux$5011_Y, Q = \ap_done_reg, rval = 1'0).
Adding EN signal on $procdff$5672 ($dff) from module td_fused_top_tdf12_adjust (D = \grp_fu_86_p2, Q = \mul_i_i_i_reg_187).
Adding EN signal on $procdff$5671 ($dff) from module td_fused_top_tdf12_adjust (D = \grp_fu_81_p2, Q = \sub_i_i_i_reg_177).
Adding EN signal on $procdff$5670 ($dff) from module td_fused_top_tdf12_adjust (D = \adjustments_q0 [47:32], Q = \tmp_83_i_i_reg_172).
Adding EN signal on $procdff$5669 ($dff) from module td_fused_top_tdf12_adjust (D = \adjustments_q0 [31:16], Q = \tmp_82_i_i_reg_167).
Adding SRST signal on $procdff$5683 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0 (D = $procmux$5077_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6048 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0 (D = $procmux$5075_Y, Q = \iptr).
Adding SRST signal on $procdff$5682 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0 (D = $procmux$5069_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6050 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0 (D = $procmux$5067_Y, Q = \tptr).
Adding SRST signal on $procdff$5681 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$5680 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$5679 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0 (D = $procmux$5049_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6054 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0 (D = $procmux$5049_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$5678 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0 (D = $procmux$5055_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6058 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:7296$2828_Y, Q = \reg_q0).
Adding SRST signal on $procdff$5677 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0 (D = $procmux$5041_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$6060 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0 (D = $procmux$5041_Y, Q = \count).
Adding SRST signal on $procdff$5676 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0 (D = $procmux$5033_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6064 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0 (D = $procmux$5033_Y, Q = \full_n).
Adding SRST signal on $procdff$5675 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0 (D = $procmux$5022_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6068 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0 (D = 1'1, Q = \empty_n).
Adding SRST signal on $procdff$5695 ($dff) from module td_fused_top_tdf12_writeOutputs_unaligned (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 4'0001).
Adding SRST signal on $procdff$5694 ($dff) from module td_fused_top_tdf12_writeOutputs_unaligned (D = $procmux$5162_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5693 ($dff) from module td_fused_top_tdf12_writeOutputs_unaligned (D = $procmux$5157_Y, Q = \empty_reg_109, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6076 ($sdff) from module td_fused_top_tdf12_writeOutputs_unaligned (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2446$417_Y, Q = \empty_reg_109).
Adding EN signal on $procdff$5692 ($dff) from module td_fused_top_tdf12_writeOutputs_unaligned (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2450$419_Y, Q = \add_ln94_reg_315).
Adding EN signal on $procdff$5691 ($dff) from module td_fused_top_tdf12_writeOutputs_unaligned (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2474$430_Y, Q = \icmp_ln88_reg_333).
Adding EN signal on $procdff$5690 ($dff) from module td_fused_top_tdf12_writeOutputs_unaligned (D = \mul_ln89_fu_166_p2, Q = \mul_ln89_reg_320).
Adding EN signal on $procdff$5689 ($dff) from module td_fused_top_tdf12_writeOutputs_unaligned (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:2484$434_Y, Q = \outputChanIdx_2).
Adding SRST signal on $auto$ff.cc:262:slice$6081 ($dffe) from module td_fused_top_tdf12_writeOutputs_unaligned (D = \add_ln96_fu_283_p2, Q = \outputChanIdx_2, rval = 16'0000000000000000).
Adding EN signal on $procdff$5688 ($dff) from module td_fused_top_tdf12_writeOutputs_unaligned (D = $procmux$5131_Y, Q = \outputCount_2).
Adding SRST signal on $auto$ff.cc:262:slice$6083 ($dffe) from module td_fused_top_tdf12_writeOutputs_unaligned (D = \empty_reg_109, Q = \outputCount_2, rval = 16'0000000000000000).
Adding EN signal on $procdff$5696 ($dff) from module td_fused_top_fifo_w10_d2_S_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$5697 ($dff) from module td_fused_top_fifo_w10_d2_S_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$5700 ($dff) from module td_fused_top_fifo_w10_d2_S (D = $procmux$5182_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6087 ($sdff) from module td_fused_top_fifo_w10_d2_S (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$5699 ($dff) from module td_fused_top_fifo_w10_d2_S (D = $procmux$5195_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6093 ($sdff) from module td_fused_top_fifo_w10_d2_S (D = $procmux$5195_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$5698 ($dff) from module td_fused_top_fifo_w10_d2_S (D = $procmux$5203_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$6101 ($sdff) from module td_fused_top_fifo_w10_d2_S (D = $procmux$5203_Y, Q = \mOutPtr).
Adding EN signal on $procdff$5701 ($dff) from module td_fused_top_fifo_w10_d7_S_x_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$5702 ($dff) from module td_fused_top_fifo_w10_d7_S_x_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$5703 ($dff) from module td_fused_top_fifo_w10_d7_S_x_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$5704 ($dff) from module td_fused_top_fifo_w10_d7_S_x_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$5705 ($dff) from module td_fused_top_fifo_w10_d7_S_x_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$5706 ($dff) from module td_fused_top_fifo_w10_d7_S_x_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$5707 ($dff) from module td_fused_top_fifo_w10_d7_S_x_shiftReg (D = \sr_5, Q = \sr_6).
Adding SRST signal on $procdff$5710 ($dff) from module td_fused_top_fifo_w10_d7_S_x (D = $procmux$5233_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6112 ($sdff) from module td_fused_top_fifo_w10_d7_S_x (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$5709 ($dff) from module td_fused_top_fifo_w10_d7_S_x (D = $procmux$5246_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6118 ($sdff) from module td_fused_top_fifo_w10_d7_S_x (D = $procmux$5246_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$5708 ($dff) from module td_fused_top_fifo_w10_d7_S_x (D = $procmux$5254_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$6126 ($sdff) from module td_fused_top_fifo_w10_d7_S_x (D = $procmux$5254_Y, Q = \mOutPtr).
Adding EN signal on $procdff$5711 ($dff) from module td_fused_top_fifo_w4_d7_S_x0_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$5712 ($dff) from module td_fused_top_fifo_w4_d7_S_x0_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$5713 ($dff) from module td_fused_top_fifo_w4_d7_S_x0_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$5714 ($dff) from module td_fused_top_fifo_w4_d7_S_x0_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$5715 ($dff) from module td_fused_top_fifo_w4_d7_S_x0_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$5716 ($dff) from module td_fused_top_fifo_w4_d7_S_x0_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$5717 ($dff) from module td_fused_top_fifo_w4_d7_S_x0_shiftReg (D = \sr_5, Q = \sr_6).
Adding SRST signal on $procdff$5720 ($dff) from module td_fused_top_fifo_w4_d7_S_x0 (D = $procmux$5284_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6137 ($sdff) from module td_fused_top_fifo_w4_d7_S_x0 (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$5719 ($dff) from module td_fused_top_fifo_w4_d7_S_x0 (D = $procmux$5297_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6143 ($sdff) from module td_fused_top_fifo_w4_d7_S_x0 (D = $procmux$5297_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$5718 ($dff) from module td_fused_top_fifo_w4_d7_S_x0 (D = $procmux$5305_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$6151 ($sdff) from module td_fused_top_fifo_w4_d7_S_x0 (D = $procmux$5305_Y, Q = \mOutPtr).
Adding EN signal on $procdff$5721 ($dff) from module td_fused_top_fifo_w8_d7_S_x0_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$5722 ($dff) from module td_fused_top_fifo_w8_d7_S_x0_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$5723 ($dff) from module td_fused_top_fifo_w8_d7_S_x0_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$5724 ($dff) from module td_fused_top_fifo_w8_d7_S_x0_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$5725 ($dff) from module td_fused_top_fifo_w8_d7_S_x0_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$5726 ($dff) from module td_fused_top_fifo_w8_d7_S_x0_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$5727 ($dff) from module td_fused_top_fifo_w8_d7_S_x0_shiftReg (D = \sr_5, Q = \sr_6).
Adding SRST signal on $procdff$5730 ($dff) from module td_fused_top_fifo_w8_d7_S_x0 (D = $procmux$5335_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6162 ($sdff) from module td_fused_top_fifo_w8_d7_S_x0 (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$5729 ($dff) from module td_fused_top_fifo_w8_d7_S_x0 (D = $procmux$5348_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6168 ($sdff) from module td_fused_top_fifo_w8_d7_S_x0 (D = $procmux$5348_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$5728 ($dff) from module td_fused_top_fifo_w8_d7_S_x0 (D = $procmux$5356_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$6176 ($sdff) from module td_fused_top_fifo_w8_d7_S_x0 (D = $procmux$5356_Y, Q = \mOutPtr).
Adding EN signal on $procdff$5731 ($dff) from module td_fused_top_fifo_w16_d2_S_x9_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$5732 ($dff) from module td_fused_top_fifo_w16_d2_S_x9_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$5735 ($dff) from module td_fused_top_fifo_w16_d2_S_x9 (D = $procmux$5370_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6182 ($sdff) from module td_fused_top_fifo_w16_d2_S_x9 (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$5734 ($dff) from module td_fused_top_fifo_w16_d2_S_x9 (D = $procmux$5383_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6188 ($sdff) from module td_fused_top_fifo_w16_d2_S_x9 (D = $procmux$5383_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$5733 ($dff) from module td_fused_top_fifo_w16_d2_S_x9 (D = $procmux$5391_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$6196 ($sdff) from module td_fused_top_fifo_w16_d2_S_x9 (D = $procmux$5391_Y, Q = \mOutPtr).
Adding EN signal on $procdff$5736 ($dff) from module td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$5737 ($dff) from module td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$5740 ($dff) from module td_fused_top_start_for_tdf12_readFilters78_U0 (D = $procmux$5405_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6202 ($sdff) from module td_fused_top_start_for_tdf12_readFilters78_U0 (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$5739 ($dff) from module td_fused_top_start_for_tdf12_readFilters78_U0 (D = $procmux$5418_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6208 ($sdff) from module td_fused_top_start_for_tdf12_readFilters78_U0 (D = $procmux$5418_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$5738 ($dff) from module td_fused_top_start_for_tdf12_readFilters78_U0 (D = $procmux$5426_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$6216 ($sdff) from module td_fused_top_start_for_tdf12_readFilters78_U0 (D = $procmux$5426_Y, Q = \mOutPtr).
Adding SRST signal on $procdff$5742 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP76 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1211$87_Y, Q = \ap_sync_reg_tdf12_get_next_ijk_U0_ap_ready, rval = 1'0).
Adding SRST signal on $procdff$5741 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP76 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v:1213$88_Y, Q = \ap_sync_reg_tdf12_readInputs_U0_ap_ready, rval = 1'0).
Adding SRST signal on $procdff$5744 ($dff) from module td_fused_top_tdf12_13 (D = $procmux$5466_Y, Q = \loop_dataflow_input_count, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6226 ($sdff) from module td_fused_top_tdf12_13 (D = $procmux$5466_Y, Q = \loop_dataflow_input_count).
Adding SRST signal on $procdff$5743 ($dff) from module td_fused_top_tdf12_13 (D = $procmux$5458_Y, Q = \loop_dataflow_output_count, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6230 ($sdff) from module td_fused_top_tdf12_13 (D = $procmux$5458_Y, Q = \loop_dataflow_output_count).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module $paramod$2cc697b95dae621c23ec527898048e96d6aad65a\td_fused_top_mul_10s_9ns_16_1_1..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore..
Finding unused cells or wires in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
Finding unused cells or wires in module \td_fused_top_tdf12_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf12_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf12_readFilters78..
Finding unused cells or wires in module \td_fused_top_tdf12_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf12_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf12_accum_2..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc446..
Finding unused cells or wires in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \td_fused_top_ap_hadd_3_full_dsp_16..
Finding unused cells or wires in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_2_max_dsp_16..
Finding unused cells or wires in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0..
Finding unused cells or wires in module \td_fused_top_tdf12_adjust..
Finding unused cells or wires in module \td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0..
Finding unused cells or wires in module \td_fused_top_tdf12_writeOutputs_unaligned..
Finding unused cells or wires in module \td_fused_top_fifo_w10_d2_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w10_d2_S..
Finding unused cells or wires in module \td_fused_top_fifo_w10_d7_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w10_d7_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d7_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d7_S_x0..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_x0..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x9_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x9..
Finding unused cells or wires in module \td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf12_readFilters78_U0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76..
Finding unused cells or wires in module \td_fused_top_tdf12_13..
Removed 353 unused cells and 4001 unused wires.
<suppressed ~455 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$2cc697b95dae621c23ec527898048e96d6aad65a\td_fused_top_mul_10s_9ns_16_1_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.
<suppressed ~3 debug messages>
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.
<suppressed ~3 debug messages>
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.
<suppressed ~4 debug messages>
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.
<suppressed ~2 debug messages>
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc446.
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_fifo_w10_d2_S.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w10_d2_S_shiftReg.
Optimizing module td_fused_top_fifo_w10_d7_S_x.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w10_d7_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x9.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x9_shiftReg.
Optimizing module td_fused_top_fifo_w4_d7_S_x0.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w4_d7_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w8_d7_S_x0.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w8_d7_S_x0_shiftReg.
Optimizing module td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0.
Optimizing module td_fused_top_start_for_tdf12_readFilters78_U0.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg.
Optimizing module td_fused_top_tdf12_13.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_tdf12_accum_1.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_tdf12_accum_2.
Optimizing module td_fused_top_tdf12_adjust.
Optimizing module td_fused_top_tdf12_dot_product.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_tdf12_get_next_ijk.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_tdf12_readFilters78.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_tdf12_readInputs.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_tdf12_writeOutputs_unaligned.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$2cc697b95dae621c23ec527898048e96d6aad65a\td_fused_top_mul_10s_9ns_16_1_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc446..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_3_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_2_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w10_d2_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w10_d2_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w10_d7_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w10_d7_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x9_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d7_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d7_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_start_for_tdf12_readFilters78_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf12_13..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf12_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf12_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf12_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf12_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf12_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf12_readFilters78..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf12_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf12_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~302 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$2cc697b95dae621c23ec527898048e96d6aad65a\td_fused_top_mul_10s_9ns_16_1_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.
  Optimizing cells in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
  Optimizing cells in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.
  Optimizing cells in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.
  Optimizing cells in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc446.
  Optimizing cells in module \td_fused_top_ap_hadd_3_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_2_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_fifo_w10_d2_S.
  Optimizing cells in module \td_fused_top_fifo_w10_d2_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w10_d7_S_x.
  Optimizing cells in module \td_fused_top_fifo_w10_d7_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x9.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x9_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d7_S_x0.
  Optimizing cells in module \td_fused_top_fifo_w4_d7_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_x0.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0.
  Optimizing cells in module \td_fused_top_start_for_tdf12_readFilters78_U0.
  Optimizing cells in module \td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg.
  Optimizing cells in module \td_fused_top_tdf12_13.
  Optimizing cells in module \td_fused_top_tdf12_accum_1.
  Optimizing cells in module \td_fused_top_tdf12_accum_2.
  Optimizing cells in module \td_fused_top_tdf12_adjust.
  Optimizing cells in module \td_fused_top_tdf12_dot_product.
  Optimizing cells in module \td_fused_top_tdf12_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf12_readFilters78.
  Optimizing cells in module \td_fused_top_tdf12_readInputs.
  Optimizing cells in module \td_fused_top_tdf12_writeOutputs_unaligned.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$2cc697b95dae621c23ec527898048e96d6aad65a\td_fused_top_mul_10s_9ns_16_1_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0'.
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc446'.
Finding identical cells in module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_fifo_w10_d2_S'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w10_d2_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w10_d7_S_x'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w10_d7_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x9'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x9_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S_x0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0'.
Finding identical cells in module `\td_fused_top_start_for_tdf12_readFilters78_U0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf12_13'.
Finding identical cells in module `\td_fused_top_tdf12_accum_1'.
Finding identical cells in module `\td_fused_top_tdf12_accum_2'.
Finding identical cells in module `\td_fused_top_tdf12_adjust'.
Finding identical cells in module `\td_fused_top_tdf12_dot_product'.
Finding identical cells in module `\td_fused_top_tdf12_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf12_readFilters78'.
Finding identical cells in module `\td_fused_top_tdf12_readInputs'.
Finding identical cells in module `\td_fused_top_tdf12_writeOutputs_unaligned'.
Removed a total of 7 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$5959 ($sdff) from module td_fused_top_Block_entry_proc_proc446 (D = 1'x, Q = \ap_CS_fsm, rval = 1'1).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$6234 ($sdff) from module td_fused_top_Block_entry_proc_proc446.
Adding SRST signal on $auto$ff.cc:262:slice$5824 ($sdff) from module td_fused_top_tdf12_get_next_ijk (D = 1'x, Q = \ap_CS_fsm, rval = 1'1).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$6237 ($sdff) from module td_fused_top_tdf12_get_next_ijk.

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$2cc697b95dae621c23ec527898048e96d6aad65a\td_fused_top_mul_10s_9ns_16_1_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0..
Finding unused cells or wires in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
Finding unused cells or wires in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0..
Finding unused cells or wires in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0..
Finding unused cells or wires in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc446..
Finding unused cells or wires in module \td_fused_top_ap_hadd_3_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_2_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_fifo_w10_d2_S..
Finding unused cells or wires in module \td_fused_top_fifo_w10_d2_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w10_d7_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w10_d7_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x9..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x9_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d7_S_x0..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d7_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_x0..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf12_readFilters78_U0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf12_13..
Finding unused cells or wires in module \td_fused_top_tdf12_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf12_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf12_adjust..
Finding unused cells or wires in module \td_fused_top_tdf12_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf12_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf12_readFilters78..
Finding unused cells or wires in module \td_fused_top_tdf12_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf12_writeOutputs_unaligned..
Removed 4 unused cells and 11 unused wires.
<suppressed ~15 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$2cc697b95dae621c23ec527898048e96d6aad65a\td_fused_top_mul_10s_9ns_16_1_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc446.
<suppressed ~6 debug messages>
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_fifo_w10_d2_S.
Optimizing module td_fused_top_fifo_w10_d2_S_shiftReg.
Optimizing module td_fused_top_fifo_w10_d7_S_x.
Optimizing module td_fused_top_fifo_w10_d7_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x9.
Optimizing module td_fused_top_fifo_w16_d2_S_x9_shiftReg.
Optimizing module td_fused_top_fifo_w4_d7_S_x0.
Optimizing module td_fused_top_fifo_w4_d7_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w8_d7_S_x0.
Optimizing module td_fused_top_fifo_w8_d7_S_x0_shiftReg.
Optimizing module td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0.
Optimizing module td_fused_top_start_for_tdf12_readFilters78_U0.
Optimizing module td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg.
Optimizing module td_fused_top_tdf12_13.
Optimizing module td_fused_top_tdf12_accum_1.
Optimizing module td_fused_top_tdf12_accum_2.
Optimizing module td_fused_top_tdf12_adjust.
Optimizing module td_fused_top_tdf12_dot_product.
Optimizing module td_fused_top_tdf12_get_next_ijk.
<suppressed ~16 debug messages>
Optimizing module td_fused_top_tdf12_readFilters78.
Optimizing module td_fused_top_tdf12_readInputs.
Optimizing module td_fused_top_tdf12_writeOutputs_unaligned.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$2cc697b95dae621c23ec527898048e96d6aad65a\td_fused_top_mul_10s_9ns_16_1_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc446..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_3_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_2_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w10_d2_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w10_d2_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w10_d7_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w10_d7_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x9_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d7_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d7_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_start_for_tdf12_readFilters78_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf12_13..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf12_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf12_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf12_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf12_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf12_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf12_readFilters78..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf12_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf12_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~300 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$2cc697b95dae621c23ec527898048e96d6aad65a\td_fused_top_mul_10s_9ns_16_1_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.
  Optimizing cells in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
  Optimizing cells in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.
  Optimizing cells in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.
  Optimizing cells in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc446.
  Optimizing cells in module \td_fused_top_ap_hadd_3_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_2_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_fifo_w10_d2_S.
  Optimizing cells in module \td_fused_top_fifo_w10_d2_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w10_d7_S_x.
  Optimizing cells in module \td_fused_top_fifo_w10_d7_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x9.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x9_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d7_S_x0.
  Optimizing cells in module \td_fused_top_fifo_w4_d7_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_x0.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0.
  Optimizing cells in module \td_fused_top_start_for_tdf12_readFilters78_U0.
  Optimizing cells in module \td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg.
  Optimizing cells in module \td_fused_top_tdf12_13.
  Optimizing cells in module \td_fused_top_tdf12_accum_1.
  Optimizing cells in module \td_fused_top_tdf12_accum_2.
  Optimizing cells in module \td_fused_top_tdf12_adjust.
  Optimizing cells in module \td_fused_top_tdf12_dot_product.
  Optimizing cells in module \td_fused_top_tdf12_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf12_readFilters78.
  Optimizing cells in module \td_fused_top_tdf12_readInputs.
  Optimizing cells in module \td_fused_top_tdf12_writeOutputs_unaligned.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$2cc697b95dae621c23ec527898048e96d6aad65a\td_fused_top_mul_10s_9ns_16_1_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0'.
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc446'.
Finding identical cells in module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_fifo_w10_d2_S'.
Finding identical cells in module `\td_fused_top_fifo_w10_d2_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w10_d7_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w10_d7_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x9'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x9_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S_x0'.
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x0'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0'.
Finding identical cells in module `\td_fused_top_start_for_tdf12_readFilters78_U0'.
Finding identical cells in module `\td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf12_13'.
Finding identical cells in module `\td_fused_top_tdf12_accum_1'.
Finding identical cells in module `\td_fused_top_tdf12_accum_2'.
Finding identical cells in module `\td_fused_top_tdf12_adjust'.
Finding identical cells in module `\td_fused_top_tdf12_dot_product'.
Finding identical cells in module `\td_fused_top_tdf12_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf12_readFilters78'.
Finding identical cells in module `\td_fused_top_tdf12_readInputs'.
Finding identical cells in module `\td_fused_top_tdf12_writeOutputs_unaligned'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$2cc697b95dae621c23ec527898048e96d6aad65a\td_fused_top_mul_10s_9ns_16_1_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0..
Finding unused cells or wires in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
Finding unused cells or wires in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0..
Finding unused cells or wires in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0..
Finding unused cells or wires in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc446..
Finding unused cells or wires in module \td_fused_top_ap_hadd_3_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_2_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_fifo_w10_d2_S..
Finding unused cells or wires in module \td_fused_top_fifo_w10_d2_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w10_d7_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w10_d7_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x9..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x9_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d7_S_x0..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d7_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_x0..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf12_readFilters78_U0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf12_13..
Finding unused cells or wires in module \td_fused_top_tdf12_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf12_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf12_adjust..
Finding unused cells or wires in module \td_fused_top_tdf12_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf12_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf12_readFilters78..
Finding unused cells or wires in module \td_fused_top_tdf12_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf12_writeOutputs_unaligned..
Removed 2 unused cells and 13 unused wires.
<suppressed ~4 debug messages>

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$2cc697b95dae621c23ec527898048e96d6aad65a\td_fused_top_mul_10s_9ns_16_1_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc446.
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_fifo_w10_d2_S.
Optimizing module td_fused_top_fifo_w10_d2_S_shiftReg.
Optimizing module td_fused_top_fifo_w10_d7_S_x.
Optimizing module td_fused_top_fifo_w10_d7_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x9.
Optimizing module td_fused_top_fifo_w16_d2_S_x9_shiftReg.
Optimizing module td_fused_top_fifo_w4_d7_S_x0.
Optimizing module td_fused_top_fifo_w4_d7_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w8_d7_S_x0.
Optimizing module td_fused_top_fifo_w8_d7_S_x0_shiftReg.
Optimizing module td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0.
Optimizing module td_fused_top_start_for_tdf12_readFilters78_U0.
Optimizing module td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg.
Optimizing module td_fused_top_tdf12_13.
Optimizing module td_fused_top_tdf12_accum_1.
Optimizing module td_fused_top_tdf12_accum_2.
Optimizing module td_fused_top_tdf12_adjust.
Optimizing module td_fused_top_tdf12_dot_product.
Optimizing module td_fused_top_tdf12_get_next_ijk.
Optimizing module td_fused_top_tdf12_readFilters78.
Optimizing module td_fused_top_tdf12_readInputs.
Optimizing module td_fused_top_tdf12_writeOutputs_unaligned.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$2cc697b95dae621c23ec527898048e96d6aad65a\td_fused_top_mul_10s_9ns_16_1_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc446..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_3_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_2_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w10_d2_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w10_d2_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w10_d7_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w10_d7_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x9_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d7_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d7_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_start_for_tdf12_readFilters78_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf12_13..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf12_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf12_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf12_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf12_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf12_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf12_readFilters78..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf12_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf12_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~300 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$2cc697b95dae621c23ec527898048e96d6aad65a\td_fused_top_mul_10s_9ns_16_1_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.
  Optimizing cells in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
  Optimizing cells in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.
  Optimizing cells in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.
  Optimizing cells in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc446.
  Optimizing cells in module \td_fused_top_ap_hadd_3_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_2_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_fifo_w10_d2_S.
  Optimizing cells in module \td_fused_top_fifo_w10_d2_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w10_d7_S_x.
  Optimizing cells in module \td_fused_top_fifo_w10_d7_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x9.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x9_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d7_S_x0.
  Optimizing cells in module \td_fused_top_fifo_w4_d7_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_x0.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0.
  Optimizing cells in module \td_fused_top_start_for_tdf12_readFilters78_U0.
  Optimizing cells in module \td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg.
  Optimizing cells in module \td_fused_top_tdf12_13.
  Optimizing cells in module \td_fused_top_tdf12_accum_1.
  Optimizing cells in module \td_fused_top_tdf12_accum_2.
  Optimizing cells in module \td_fused_top_tdf12_adjust.
  Optimizing cells in module \td_fused_top_tdf12_dot_product.
  Optimizing cells in module \td_fused_top_tdf12_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf12_readFilters78.
  Optimizing cells in module \td_fused_top_tdf12_readInputs.
  Optimizing cells in module \td_fused_top_tdf12_writeOutputs_unaligned.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$2cc697b95dae621c23ec527898048e96d6aad65a\td_fused_top_mul_10s_9ns_16_1_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0'.
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc446'.
Finding identical cells in module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_fifo_w10_d2_S'.
Finding identical cells in module `\td_fused_top_fifo_w10_d2_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w10_d7_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w10_d7_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x9'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x9_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S_x0'.
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x0'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0'.
Finding identical cells in module `\td_fused_top_start_for_tdf12_readFilters78_U0'.
Finding identical cells in module `\td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf12_13'.
Finding identical cells in module `\td_fused_top_tdf12_accum_1'.
Finding identical cells in module `\td_fused_top_tdf12_accum_2'.
Finding identical cells in module `\td_fused_top_tdf12_adjust'.
Finding identical cells in module `\td_fused_top_tdf12_dot_product'.
Finding identical cells in module `\td_fused_top_tdf12_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf12_readFilters78'.
Finding identical cells in module `\td_fused_top_tdf12_readInputs'.
Finding identical cells in module `\td_fused_top_tdf12_writeOutputs_unaligned'.
Removed a total of 0 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$2cc697b95dae621c23ec527898048e96d6aad65a\td_fused_top_mul_10s_9ns_16_1_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0..
Finding unused cells or wires in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
Finding unused cells or wires in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0..
Finding unused cells or wires in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0..
Finding unused cells or wires in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc446..
Finding unused cells or wires in module \td_fused_top_ap_hadd_3_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_2_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_fifo_w10_d2_S..
Finding unused cells or wires in module \td_fused_top_fifo_w10_d2_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w10_d7_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w10_d7_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x9..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x9_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d7_S_x0..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d7_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_x0..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf12_readFilters78_U0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf12_13..
Finding unused cells or wires in module \td_fused_top_tdf12_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf12_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf12_adjust..
Finding unused cells or wires in module \td_fused_top_tdf12_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf12_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf12_readFilters78..
Finding unused cells or wires in module \td_fused_top_tdf12_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf12_writeOutputs_unaligned..

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$2cc697b95dae621c23ec527898048e96d6aad65a\td_fused_top_mul_10s_9ns_16_1_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc446.
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_fifo_w10_d2_S.
Optimizing module td_fused_top_fifo_w10_d2_S_shiftReg.
Optimizing module td_fused_top_fifo_w10_d7_S_x.
Optimizing module td_fused_top_fifo_w10_d7_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x9.
Optimizing module td_fused_top_fifo_w16_d2_S_x9_shiftReg.
Optimizing module td_fused_top_fifo_w4_d7_S_x0.
Optimizing module td_fused_top_fifo_w4_d7_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w8_d7_S_x0.
Optimizing module td_fused_top_fifo_w8_d7_S_x0_shiftReg.
Optimizing module td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0.
Optimizing module td_fused_top_start_for_tdf12_readFilters78_U0.
Optimizing module td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg.
Optimizing module td_fused_top_tdf12_13.
Optimizing module td_fused_top_tdf12_accum_1.
Optimizing module td_fused_top_tdf12_accum_2.
Optimizing module td_fused_top_tdf12_adjust.
Optimizing module td_fused_top_tdf12_dot_product.
Optimizing module td_fused_top_tdf12_get_next_ijk.
Optimizing module td_fused_top_tdf12_readFilters78.
Optimizing module td_fused_top_tdf12_readInputs.
Optimizing module td_fused_top_tdf12_writeOutputs_unaligned.

4.30. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$2cc697b95dae621c23ec527898048e96d6aad65a\td_fused_top_mul_10s_9ns_16_1_1 ===

   Number of wires:                  3
   Number of wire bits:             35
   Number of public wires:           3
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0 ===

   Number of wires:                 99
   Number of wire bits:            349
   Number of public wires:          54
   Number of public wire bits:     285
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     10
     $logic_not                      7
     $logic_or                       1
     $mux                          150
     $not                            1
     $reduce_bool                    6
     $reduce_or                      2
     $sdff                           2
     $sdffe                         23
     $sub                            2

=== $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0 ===

   Number of wires:                 99
   Number of wire bits:            381
   Number of public wires:          54
   Number of public wire bits:     317
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     10
     $logic_not                      7
     $logic_or                       1
     $mux                          166
     $not                            1
     $reduce_bool                    6
     $reduce_or                      2
     $sdff                           2
     $sdffe                         23
     $sub                            2

=== $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 ===

   Number of wires:                101
   Number of wire bits:            397
   Number of public wires:          51
   Number of public wire bits:     313
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     11
     $logic_not                      9
     $logic_or                       1
     $mux                          180
     $not                            1
     $reduce_bool                    8
     $reduce_or                      2
     $sdff                           2
     $sdffe                         40
     $sub                            2

=== $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0 ===

   Number of wires:                 55
   Number of wire bits:            146
   Number of public wires:          28
   Number of public wire bits:     115
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                      7
     $logic_not                      5
     $logic_or                       1
     $mux                            8
     $reduce_bool                    4
     $reduce_or                      2
     $sdffe                          6
     $sub                            2

=== FPAddSub ===

   Number of wires:                 45
   Number of wire bits:            591
   Number of public wires:          45
   Number of public wire bits:     591
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $mux                          338

=== FPAddSub_AlignModule ===

   Number of wires:                  8
   Number of wire bits:             71
   Number of public wires:           8
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $lt                            15
     $mux                           30

=== FPAddSub_AlignShift1 ===

   Number of wires:                 12
   Number of wire bits:             74
   Number of public wires:           6
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $eq                             6
     $logic_not                      2
     $mux                           11
     $pmux                          11
     $reduce_or                      5

=== FPAddSub_AlignShift2 ===

   Number of wires:                 11
   Number of wire bits:             63
   Number of public wires:           5
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq                             6
     $logic_not                      2
     $pmux                          11
     $reduce_or                      5

=== FPAddSub_ExceptionModule ===

   Number of wires:                 23
   Number of wire bits:             61
   Number of public wires:          13
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      1
     $not                            2
     $or                             5
     $reduce_and                     5
     $reduce_or                      8

=== FPAddSub_ExecutionModule ===

   Number of wires:                 12
   Number of wire bits:             79
   Number of public wires:           9
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                           17
     $mux                           18
     $sub                           17
     $xor                            2

=== FPAddSub_NormalizeModule ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $mux                           82

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 19
   Number of wire bits:            152
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $eq                            12
     $logic_not                      4
     $pmux                          34
     $reduce_or                      8

=== FPAddSub_NormalizeShift2 ===

   Number of wires:                 14
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            6
     $logic_not                      1
     $mux                            6
     $reduce_or                     21
     $sub                            6

=== FPAddSub_PrealignModule ===

   Number of wires:                 30
   Number of wire bits:            295
   Number of public wires:          16
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add                          128
     $and                            4
     $logic_not                      2
     $not                           64
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPAddSub_RoundModule ===

   Number of wires:                 35
   Number of wire bits:            124
   Number of public wires:          19
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                           38
     $and                            7
     $mux                           18
     $not                            2
     $or                             5
     $xor                            2

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            348
   Number of public wires:          27
   Number of public wire bits:     348
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                          165

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                           12
     $and                            1
     $mux                           10
     $or                             1
     $reduce_or                     10
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  8
   Number of wire bits:            114
   Number of public wires:           6
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sub                           64

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                           22
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                           28

=== td_fused_top_Block_entry_proc_proc446 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                           19
     $not                            1
     $or                             1
     $reduce_or                      2
     $sdff                          17

=== td_fused_top_ap_hadd_3_full_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          48

=== td_fused_top_ap_hmul_2_max_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          48

=== td_fused_top_dataflow_in_loop_TOP_LOOP76 ===

   Number of wires:                278
   Number of wire bits:           1764
   Number of public wires:         253
   Number of public wire bits:    1739
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     $and                           20
     $not                            9
     $or                             2
     $reduce_or                      2
     $sdff                           2

=== td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore ===

   Number of wires:                 11
   Number of wire bits:             60
   Number of public wires:          11
   Number of public wire bits:      60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram ===

   Number of wires:                 23
   Number of wire bits:            215
   Number of public wires:          10
   Number of public wire bits:      59
   Number of memories:               1
   Number of memory bits:          128
   Number of processes:              0
   Number of cells:                 16
     $dffe                          16
     $mux                           80

=== td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore ===

   Number of wires:                 11
   Number of wire bits:             68
   Number of public wires:          11
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram ===

   Number of wires:                 23
   Number of wire bits:            239
   Number of public wires:          10
   Number of public wire bits:      67
   Number of memories:               1
   Number of memory bits:         2048
   Number of processes:              0
   Number of cells:                 16
     $dffe                          16
     $mux                           96

=== td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore ===

   Number of wires:                 10
   Number of wire bits:             67
   Number of public wires:          10
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram ===

   Number of wires:                 17
   Number of wire bits:            176
   Number of public wires:           9
   Number of public wire bits:      66
   Number of memories:               1
   Number of memory bits:         2048
   Number of processes:              0
   Number of cells:                 11
     $dffe                          32
     $mux                           48

=== td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore ===

   Number of wires:                 12
   Number of wire bits:             86
   Number of public wires:          12
   Number of public wire bits:      86
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            277
   Number of public wires:          11
   Number of public wire bits:      85
   Number of memories:               1
   Number of memory bits:         4096
   Number of processes:              0
   Number of cells:                 18
     $dffe                          32
     $mux                          100

=== td_fused_top_fifo_w10_d2_S ===

   Number of wires:                 45
   Number of wire bits:            148
   Number of public wires:          17
   Number of public wire bits:      54
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_fifo_w10_d2_S_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             44
   Number of public wires:           7
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          20
     $not                            1
     $pmux                          10

=== td_fused_top_fifo_w10_d7_S_x ===

   Number of wires:                 46
   Number of wire bits:            161
   Number of public wires:          17
   Number of public wire bits:      58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w10_d7_S_x_shiftReg ===

   Number of wires:                 18
   Number of wire bits:            101
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $dffe                          70
     $eq                            15
     $logic_not                      3
     $pmux                          10

=== td_fused_top_fifo_w16_d2_S_x9 ===

   Number of wires:                 45
   Number of wire bits:            172
   Number of public wires:          17
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_fifo_w16_d2_S_x9_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             68
   Number of public wires:           7
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          32
     $not                            1
     $pmux                          16

=== td_fused_top_fifo_w4_d7_S_x0 ===

   Number of wires:                 46
   Number of wire bits:            137
   Number of public wires:          17
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w4_d7_S_x0_shiftReg ===

   Number of wires:                 18
   Number of wire bits:             47
   Number of public wires:          12
   Number of public wire bits:      41
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $dffe                          28
     $eq                            15
     $logic_not                      3
     $pmux                           4

=== td_fused_top_fifo_w8_d7_S_x0 ===

   Number of wires:                 46
   Number of wire bits:            153
   Number of public wires:          17
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w8_d7_S_x0_shiftReg ===

   Number of wires:                 18
   Number of wire bits:             83
   Number of public wires:          12
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $dffe                          56
     $eq                            15
     $logic_not                      3
     $pmux                           8

=== td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0 ===

   Number of wires:                  3
   Number of wire bits:             35
   Number of public wires:           3
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $mul                           16

=== td_fused_top_start_for_tdf12_readFilters78_U0 ===

   Number of wires:                 45
   Number of wire bits:            112
   Number of public wires:          17
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           2
     $not                            1
     $pmux                           1

=== td_fused_top_tdf12_13 ===

   Number of wires:                126
   Number of wire bits:           1615
   Number of public wires:         100
   Number of public wire bits:    1487
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $add                           36
     $and                           11
     $eq                            36
     $logic_not                     18
     $mux                           76
     $not                            3
     $or                             1
     $reduce_bool                    4
     $sdffe                         36

=== td_fused_top_tdf12_accum_1 ===

   Number of wires:                224
   Number of wire bits:           1831
   Number of public wires:         126
   Number of public wire bits:    1403
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                162
     $add                           12
     $and                           34
     $dffe                         282
     $eq                            79
     $logic_not                      3
     $mux                          522
     $not                           11
     $or                            57
     $pmux                           8
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                           9
     $sdffe                          7

=== td_fused_top_tdf12_accum_2 ===

   Number of wires:                 44
   Number of wire bits:            217
   Number of public wires:          28
   Number of public wire bits:     189
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $add                            4
     $and                            3
     $dffe                           4
     $eq                            53
     $mux                           35
     $not                            2
     $or                             1
     $pmux                           7
     $reduce_or                      2
     $sdff                          24
     $sdffe                         20

=== td_fused_top_tdf12_adjust ===

   Number of wires:                 70
   Number of wire bits:            456
   Number of public wires:          42
   Number of public wire bits:     412
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $and                            2
     $dffe                          64
     $eq                           289
     $mux                           38
     $not                            3
     $or                             5
     $pmux                          17
     $reduce_or                      2
     $sdff                          18

=== td_fused_top_tdf12_dot_product ===

   Number of wires:                 99
   Number of wire bits:            701
   Number of public wires:          62
   Number of public wire bits:     644
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 74
     $add                            8
     $and                           13
     $dff                           36
     $dffe                          74
     $eq                            17
     $mux                           34
     $not                           10
     $or                             2
     $pmux                           3
     $reduce_bool                    2
     $reduce_or                      4
     $sdff                          10
     $sdffe                          1

=== td_fused_top_tdf12_get_next_ijk ===

   Number of wires:                 74
   Number of wire bits:            281
   Number of public wires:          42
   Number of public wire bits:     219
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     $add                           48
     $and                            8
     $dffe                          32
     $eq                            48
     $mux                           76
     $not                            9
     $or                             6
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           1
     $sdffce                        16
     $sdffe                          1

=== td_fused_top_tdf12_readFilters78 ===

   Number of wires:                 92
   Number of wire bits:            409
   Number of public wires:          52
   Number of public wire bits:     349
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 68
     $add                           25
     $and                           12
     $dff                            9
     $dffe                          36
     $eq                            17
     $mux                           43
     $not                           10
     $or                             6
     $pmux                           3
     $reduce_bool                    2
     $reduce_or                      4
     $sdff                           7
     $sdffe                          1

=== td_fused_top_tdf12_readInputs ===

   Number of wires:                171
   Number of wire bits:           1083
   Number of public wires:         105
   Number of public wire bits:     949
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                112
     $add                           18
     $and                           20
     $dffe                          64
     $eq                            33
     $gt                            32
     $mux                          184
     $not                           11
     $or                            34
     $pmux                           5
     $reduce_bool                    4
     $reduce_or                      6
     $sdff                           6
     $sdffce                        32
     $sdffe                          3
     $sub                            9

=== td_fused_top_tdf12_writeOutputs_unaligned ===

   Number of wires:                 92
   Number of wire bits:            670
   Number of public wires:          63
   Number of public wire bits:     638
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 61
     $add                           58
     $and                            9
     $dff                           64
     $dffe                          27
     $eq                            54
     $logic_not                      2
     $mux                           76
     $not                            5
     $or                             4
     $pmux                           4
     $reduce_or                      2
     $sdff                           5
     $sdffce                        32
     $sdffe                         16
     $sub                            9

=== design hierarchy ===

   td_fused_top_tdf12_13             1
     td_fused_top_dataflow_in_loop_TOP_LOOP76      0
       $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0      0
         td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore      0
           td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram      0
       $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0      0
         td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore      0
           td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram      0
       $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0      0
         td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore      0
           td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram      0
       $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0      0
         td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore      0
           td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram      0
       td_fused_top_Block_entry_proc_proc446      0
       td_fused_top_fifo_w10_d2_S      0
         td_fused_top_fifo_w10_d2_S_shiftReg      0
       td_fused_top_fifo_w10_d7_S_x      0
         td_fused_top_fifo_w10_d7_S_x_shiftReg      0
       td_fused_top_fifo_w16_d2_S_x9      0
         td_fused_top_fifo_w16_d2_S_x9_shiftReg      0
       td_fused_top_fifo_w4_d7_S_x0      0
         td_fused_top_fifo_w4_d7_S_x0_shiftReg      0
       td_fused_top_fifo_w8_d7_S_x0      0
         td_fused_top_fifo_w8_d7_S_x0_shiftReg      0
       td_fused_top_start_for_tdf12_readFilters78_U0      0
         td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg      0
       td_fused_top_tdf12_accum_1      0
         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      0
           td_fused_top_ap_hadd_3_full_dsp_16      0
             FPAddSub                0
               FPAddSub_AlignModule      0
               FPAddSub_AlignShift1      0
               FPAddSub_AlignShift2      0
               FPAddSub_ExceptionModule      0
               FPAddSub_ExecutionModule      0
               FPAddSub_NormalizeModule      0
               FPAddSub_NormalizeShift1      0
               FPAddSub_NormalizeShift2      0
               FPAddSub_PrealignModule      0
               FPAddSub_RoundModule      0
       td_fused_top_tdf12_accum_2      0
         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      0
           td_fused_top_ap_hadd_3_full_dsp_16      0
             FPAddSub                0
               FPAddSub_AlignModule      0
               FPAddSub_AlignShift1      0
               FPAddSub_AlignShift2      0
               FPAddSub_ExceptionModule      0
               FPAddSub_ExecutionModule      0
               FPAddSub_NormalizeModule      0
               FPAddSub_NormalizeShift1      0
               FPAddSub_NormalizeShift2      0
               FPAddSub_PrealignModule      0
               FPAddSub_RoundModule      0
       td_fused_top_tdf12_adjust      0
         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      0
           td_fused_top_ap_hadd_3_full_dsp_16      0
             FPAddSub                0
               FPAddSub_AlignModule      0
               FPAddSub_AlignShift1      0
               FPAddSub_AlignShift2      0
               FPAddSub_ExceptionModule      0
               FPAddSub_ExecutionModule      0
               FPAddSub_NormalizeModule      0
               FPAddSub_NormalizeShift1      0
               FPAddSub_NormalizeShift2      0
               FPAddSub_PrealignModule      0
               FPAddSub_RoundModule      0
         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1      0
           td_fused_top_ap_hadd_3_full_dsp_16      0
             FPAddSub                0
               FPAddSub_AlignModule      0
               FPAddSub_AlignShift1      0
               FPAddSub_AlignShift2      0
               FPAddSub_ExceptionModule      0
               FPAddSub_ExecutionModule      0
               FPAddSub_NormalizeModule      0
               FPAddSub_NormalizeShift1      0
               FPAddSub_NormalizeShift2      0
               FPAddSub_PrealignModule      0
               FPAddSub_RoundModule      0
         $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1      0
           td_fused_top_ap_hmul_2_max_dsp_16      0
             FPMult_16               0
               FPMult_ExecuteModule      0
               FPMult_NormalizeModule      0
               FPMult_PrepModule      0
               FPMult_RoundModule      0
       td_fused_top_tdf12_dot_product      0
         $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1      0
           td_fused_top_ap_hmul_2_max_dsp_16      0
             FPMult_16               0
               FPMult_ExecuteModule      0
               FPMult_NormalizeModule      0
               FPMult_PrepModule      0
               FPMult_RoundModule      0
       td_fused_top_tdf12_get_next_ijk      0
       td_fused_top_tdf12_readFilters78      0
       td_fused_top_tdf12_readInputs      0
       td_fused_top_tdf12_writeOutputs_unaligned      0
         $paramod$2cc697b95dae621c23ec527898048e96d6aad65a\td_fused_top_mul_10s_9ns_16_1_1      0
           td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0      0

   Number of wires:                126
   Number of wire bits:           1615
   Number of public wires:         100
   Number of public wire bits:    1487
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $add                           36
     $and                           11
     $eq                            36
     $logic_not                     18
     $mux                           76
     $not                            3
     $or                             1
     $reduce_bool                    4
     $sdffe                         36

Warnings: 33 unique messages, 33 total
End of script. Logfile hash: a8ed42996f, CPU: user 2.09s system 0.02s, MEM: 51.96 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 24% 6x opt_expr (0 sec), 17% 2x read_verilog (0 sec), ...
