{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1654863557483 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654863557484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 20:19:17 2022 " "Processing started: Fri Jun 10 20:19:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654863557484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1654863557484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DSP_FPGA_COMM -c DSP_FPGA_COMM " "Command: quartus_map --read_settings_files=on --write_settings_files=off DSP_FPGA_COMM -c DSP_FPGA_COMM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1654863557484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1654863558027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/hign.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/hign.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HIGN-ART " "Found design unit 1: HIGN-ART" {  } { { "../Rtl/HIGN.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/HIGN.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863558494 ""} { "Info" "ISGN_ENTITY_NAME" "1 HIGN " "Found entity 1: HIGN" {  } { { "../Rtl/HIGN.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/HIGN.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863558494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863558494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/ad7606_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/ad7606_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AD7606_DRIVER-ART " "Found design unit 1: AD7606_DRIVER-ART" {  } { { "../Rtl/AD7606_DRIVER.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/AD7606_DRIVER.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863558499 ""} { "Info" "ISGN_ENTITY_NAME" "1 AD7606_DRIVER " "Found entity 1: AD7606_DRIVER" {  } { { "../Rtl/AD7606_DRIVER.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/AD7606_DRIVER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863558499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863558499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/rest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/rest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REST-ART " "Found design unit 1: REST-ART" {  } { { "../Rtl/REST.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/REST.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863558503 ""} { "Info" "ISGN_ENTITY_NAME" "1 REST " "Found entity 1: REST" {  } { { "../Rtl/REST.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/REST.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863558503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863558503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/convent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/convent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONVENT-ART " "Found design unit 1: CONVENT-ART" {  } { { "../Rtl/CONVENT.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/CONVENT.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863558507 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONVENT " "Found entity 1: CONVENT" {  } { { "../Rtl/CONVENT.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/CONVENT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863558507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863558507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/read1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/read1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 READ1-ART " "Found design unit 1: READ1-ART" {  } { { "../Rtl/READ1.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/READ1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863558511 ""} { "Info" "ISGN_ENTITY_NAME" "1 READ1 " "Found entity 1: READ1" {  } { { "../Rtl/READ1.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/READ1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863558511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863558511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/fpgawr_dspre_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/fpgawr_dspre_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGAWR_DSPRE_CTRL-A " "Found design unit 1: FPGAWR_DSPRE_CTRL-A" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863558515 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGAWR_DSPRE_CTRL " "Found entity 1: FPGAWR_DSPRE_CTRL" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863558515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863558515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/dspwr_fpgare_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/dspwr_fpgare_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DSPWR_FPGARE_CTRL-A " "Found design unit 1: DSPWR_FPGARE_CTRL-A" {  } { { "../Rtl/DSPWR_FPGARE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DSPWR_FPGARE_CTRL.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863558519 ""} { "Info" "ISGN_ENTITY_NAME" "1 DSPWR_FPGARE_CTRL " "Found entity 1: DSPWR_FPGARE_CTRL" {  } { { "../Rtl/DSPWR_FPGARE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DSPWR_FPGARE_CTRL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863558519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863558519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/para_comm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/para_comm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PARA_COMM-A " "Found design unit 1: PARA_COMM-A" {  } { { "../Rtl/PARA_COMM.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/PARA_COMM.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863558523 ""} { "Info" "ISGN_ENTITY_NAME" "1 PARA_COMM " "Found entity 1: PARA_COMM" {  } { { "../Rtl/PARA_COMM.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/PARA_COMM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863558523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863558523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/databus_swap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/vhdl_project/ep4c_parallelcomm/rtl/databus_swap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATABUS_SWAP-A " "Found design unit 1: DATABUS_SWAP-A" {  } { { "../Rtl/DATABUS_SWAP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DATABUS_SWAP.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863558527 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATABUS_SWAP " "Found entity 1: DATABUS_SWAP" {  } { { "../Rtl/DATABUS_SWAP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DATABUS_SWAP.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863558527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863558527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ram_2_port/ram_2_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip_core/ram_2_port/ram_2_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_2_port-SYN " "Found design unit 1: ram_2_port-SYN" {  } { { "ip_core/RAM_2_PORT/RAM_2_PORT.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/ip_core/RAM_2_PORT/RAM_2_PORT.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863558532 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_2_PORT " "Found entity 1: RAM_2_PORT" {  } { { "ip_core/RAM_2_PORT/RAM_2_PORT.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/ip_core/RAM_2_PORT/RAM_2_PORT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863558532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863558532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/pll/pll_ip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip_core/pll/pll_ip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_ip-SYN " "Found design unit 1: pll_ip-SYN" {  } { { "ip_core/PLL/PLL_IP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/ip_core/PLL/PLL_IP.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863558536 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_IP " "Found entity 1: PLL_IP" {  } { { "ip_core/PLL/PLL_IP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/ip_core/PLL/PLL_IP.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863558536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863558536 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PARA_COMM " "Elaborating entity \"PARA_COMM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1654863559000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_IP PLL_IP:U0 " "Elaborating entity \"PLL_IP\" for hierarchy \"PLL_IP:U0\"" {  } { { "../Rtl/PARA_COMM.vhd" "U0" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/PARA_COMM.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_IP:U0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_IP:U0\|altpll:altpll_component\"" {  } { { "ip_core/PLL/PLL_IP.vhd" "altpll_component" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/ip_core/PLL/PLL_IP.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_IP:U0\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_IP:U0\|altpll:altpll_component\"" {  } { { "ip_core/PLL/PLL_IP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/ip_core/PLL/PLL_IP.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654863559054 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_IP:U0\|altpll:altpll_component " "Instantiated megafunction \"PLL_IP:U0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 300 " "Parameter \"clk1_divide_by\" = \"300\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 33333 " "Parameter \"inclk0_input_frequency\" = \"33333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_IP " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_IP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559055 ""}  } { { "ip_core/PLL/PLL_IP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/ip_core/PLL/PLL_IP.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1654863559055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_ip_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_ip_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_IP_altpll " "Found entity 1: PLL_IP_altpll" {  } { { "db/pll_ip_altpll.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/pll_ip_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863559122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863559122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_IP_altpll PLL_IP:U0\|altpll:altpll_component\|PLL_IP_altpll:auto_generated " "Elaborating entity \"PLL_IP_altpll\" for hierarchy \"PLL_IP:U0\|altpll:altpll_component\|PLL_IP_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATABUS_SWAP DATABUS_SWAP:U1 " "Elaborating entity \"DATABUS_SWAP\" for hierarchy \"DATABUS_SWAP:U1\"" {  } { { "../Rtl/PARA_COMM.vhd" "U1" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/PARA_COMM.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGAWR_DSPRE_CTRL FPGAWR_DSPRE_CTRL:U2 " "Elaborating entity \"FPGAWR_DSPRE_CTRL\" for hierarchy \"FPGAWR_DSPRE_CTRL:U2\"" {  } { { "../Rtl/PARA_COMM.vhd" "U2" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/PARA_COMM.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559132 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "XA FPGAWR_DSPRE_CTRL.vhd(48) " "VHDL Process Statement warning at FPGAWR_DSPRE_CTRL.vhd(48): signal \"XA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1654863559133 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADDR_FPGAWR FPGAWR_DSPRE_CTRL.vhd(50) " "VHDL Process Statement warning at FPGAWR_DSPRE_CTRL.vhd(50): signal \"ADDR_FPGAWR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1654863559133 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CH_CNT FPGAWR_DSPRE_CTRL.vhd(71) " "VHDL Process Statement warning at FPGAWR_DSPRE_CTRL.vhd(71): signal \"CH_CNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1654863559133 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADDRESS_CH FPGAWR_DSPRE_CTRL.vhd(71) " "VHDL Process Statement warning at FPGAWR_DSPRE_CTRL.vhd(71): signal \"ADDRESS_CH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1654863559133 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ADDR_FPGAWR FPGAWR_DSPRE_CTRL.vhd(65) " "VHDL Process Statement warning at FPGAWR_DSPRE_CTRL.vhd(65): inferring latch(es) for signal or variable \"ADDR_FPGAWR\", which holds its previous value in one or more paths through the process" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1654863559133 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_FPGAWR\[0\] FPGAWR_DSPRE_CTRL.vhd(65) " "Inferred latch for \"ADDR_FPGAWR\[0\]\" at FPGAWR_DSPRE_CTRL.vhd(65)" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654863559133 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_FPGAWR\[1\] FPGAWR_DSPRE_CTRL.vhd(65) " "Inferred latch for \"ADDR_FPGAWR\[1\]\" at FPGAWR_DSPRE_CTRL.vhd(65)" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654863559133 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_FPGAWR\[2\] FPGAWR_DSPRE_CTRL.vhd(65) " "Inferred latch for \"ADDR_FPGAWR\[2\]\" at FPGAWR_DSPRE_CTRL.vhd(65)" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654863559134 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_FPGAWR\[3\] FPGAWR_DSPRE_CTRL.vhd(65) " "Inferred latch for \"ADDR_FPGAWR\[3\]\" at FPGAWR_DSPRE_CTRL.vhd(65)" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654863559134 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_FPGAWR\[4\] FPGAWR_DSPRE_CTRL.vhd(65) " "Inferred latch for \"ADDR_FPGAWR\[4\]\" at FPGAWR_DSPRE_CTRL.vhd(65)" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654863559134 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_FPGAWR\[5\] FPGAWR_DSPRE_CTRL.vhd(65) " "Inferred latch for \"ADDR_FPGAWR\[5\]\" at FPGAWR_DSPRE_CTRL.vhd(65)" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654863559134 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_FPGAWR\[6\] FPGAWR_DSPRE_CTRL.vhd(65) " "Inferred latch for \"ADDR_FPGAWR\[6\]\" at FPGAWR_DSPRE_CTRL.vhd(65)" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654863559134 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_FPGAWR\[7\] FPGAWR_DSPRE_CTRL.vhd(65) " "Inferred latch for \"ADDR_FPGAWR\[7\]\" at FPGAWR_DSPRE_CTRL.vhd(65)" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654863559134 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_FPGAWR\[8\] FPGAWR_DSPRE_CTRL.vhd(65) " "Inferred latch for \"ADDR_FPGAWR\[8\]\" at FPGAWR_DSPRE_CTRL.vhd(65)" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654863559134 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_FPGAWR\[9\] FPGAWR_DSPRE_CTRL.vhd(65) " "Inferred latch for \"ADDR_FPGAWR\[9\]\" at FPGAWR_DSPRE_CTRL.vhd(65)" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654863559134 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_FPGAWR\[10\] FPGAWR_DSPRE_CTRL.vhd(65) " "Inferred latch for \"ADDR_FPGAWR\[10\]\" at FPGAWR_DSPRE_CTRL.vhd(65)" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654863559134 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_FPGAWR\[11\] FPGAWR_DSPRE_CTRL.vhd(65) " "Inferred latch for \"ADDR_FPGAWR\[11\]\" at FPGAWR_DSPRE_CTRL.vhd(65)" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654863559134 "|PARA_COMM|FPGAWR_DSPRE_CTRL:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DSPWR_FPGARE_CTRL DSPWR_FPGARE_CTRL:U3 " "Elaborating entity \"DSPWR_FPGARE_CTRL\" for hierarchy \"DSPWR_FPGARE_CTRL:U3\"" {  } { { "../Rtl/PARA_COMM.vhd" "U3" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/PARA_COMM.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559136 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "XA DSPWR_FPGARE_CTRL.vhd(45) " "VHDL Process Statement warning at DSPWR_FPGARE_CTRL.vhd(45): signal \"XA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Rtl/DSPWR_FPGARE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DSPWR_FPGARE_CTRL.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1654863559137 "|PARA_COMM|DSPWR_FPGARE_CTRL:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADDR_FPGARE DSPWR_FPGARE_CTRL.vhd(47) " "VHDL Process Statement warning at DSPWR_FPGARE_CTRL.vhd(47): signal \"ADDR_FPGARE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Rtl/DSPWR_FPGARE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DSPWR_FPGARE_CTRL.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1654863559137 "|PARA_COMM|DSPWR_FPGARE_CTRL:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_PORT RAM_2_PORT:U4 " "Elaborating entity \"RAM_2_PORT\" for hierarchy \"RAM_2_PORT:U4\"" {  } { { "../Rtl/PARA_COMM.vhd" "U4" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/PARA_COMM.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2_PORT:U4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\"" {  } { { "ip_core/RAM_2_PORT/RAM_2_PORT.vhd" "altsyncram_component" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/ip_core/RAM_2_PORT/RAM_2_PORT.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2_PORT:U4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\"" {  } { { "ip_core/RAM_2_PORT/RAM_2_PORT.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/ip_core/RAM_2_PORT/RAM_2_PORT.vhd" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2_PORT:U4\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559206 ""}  } { { "ip_core/RAM_2_PORT/RAM_2_PORT.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/ip_core/RAM_2_PORT/RAM_2_PORT.vhd" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1654863559206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_auq3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_auq3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_auq3 " "Found entity 1: altsyncram_auq3" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863559295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863559295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_auq3 RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated " "Elaborating entity \"altsyncram_auq3\" for hierarchy \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD7606_DRIVER AD7606_DRIVER:U5 " "Elaborating entity \"AD7606_DRIVER\" for hierarchy \"AD7606_DRIVER:U5\"" {  } { { "../Rtl/PARA_COMM.vhd" "U5" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/PARA_COMM.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559300 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RESTIN AD7606_DRIVER.vhd(79) " "VHDL Signal Declaration warning at AD7606_DRIVER.vhd(79): used explicit default value for signal \"RESTIN\" because signal was never assigned a value" {  } { { "../Rtl/AD7606_DRIVER.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/AD7606_DRIVER.vhd" 79 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1654863559301 "|PARA_COMM|AD7606_DRIVER:U5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REST AD7606_DRIVER:U5\|REST:U1 " "Elaborating entity \"REST\" for hierarchy \"AD7606_DRIVER:U5\|REST:U1\"" {  } { { "../Rtl/AD7606_DRIVER.vhd" "U1" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/AD7606_DRIVER.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONVENT AD7606_DRIVER:U5\|CONVENT:U2 " "Elaborating entity \"CONVENT\" for hierarchy \"AD7606_DRIVER:U5\|CONVENT:U2\"" {  } { { "../Rtl/AD7606_DRIVER.vhd" "U2" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/AD7606_DRIVER.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "READ1 AD7606_DRIVER:U5\|READ1:U3 " "Elaborating entity \"READ1\" for hierarchy \"AD7606_DRIVER:U5\|READ1:U3\"" {  } { { "../Rtl/AD7606_DRIVER.vhd" "U3" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/AD7606_DRIVER.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HIGN AD7606_DRIVER:U5\|HIGN:U5 " "Elaborating entity \"HIGN\" for hierarchy \"AD7606_DRIVER:U5\|HIGN:U5\"" {  } { { "../Rtl/AD7606_DRIVER.vhd" "U5" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/AD7606_DRIVER.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654863559309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q124 " "Found entity 1: altsyncram_q124" {  } { { "db/altsyncram_q124.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_q124.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863560732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863560732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863560955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863560955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/mux_qob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863561041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863561041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1tc " "Found entity 1: mux_1tc" {  } { { "db/mux_1tc.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/mux_1tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863561268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863561268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863561391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863561391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qgi " "Found entity 1: cntr_qgi" {  } { { "db/cntr_qgi.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/cntr_qgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863561562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863561562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863561642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863561642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bbj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bbj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bbj " "Found entity 1: cntr_bbj" {  } { { "db/cntr_bbj.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/cntr_bbj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863561725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863561725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgi " "Found entity 1: cntr_kgi" {  } { { "db/cntr_kgi.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/cntr_kgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863561823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863561823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863561884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863561884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863561970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863561970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654863562030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654863562030 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654863562146 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATABUS_SWAP:U1\|DATA_B\[0\] RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"DATABUS_SWAP:U1\|DATA_B\[0\]\" to the node \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "../Rtl/DATABUS_SWAP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DATABUS_SWAP.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654863564747 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATABUS_SWAP:U1\|DATA_B\[1\] RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[1\] " "Converted the fan-out from the tri-state buffer \"DATABUS_SWAP:U1\|DATA_B\[1\]\" to the node \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "../Rtl/DATABUS_SWAP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DATABUS_SWAP.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654863564747 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATABUS_SWAP:U1\|DATA_B\[2\] RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[2\] " "Converted the fan-out from the tri-state buffer \"DATABUS_SWAP:U1\|DATA_B\[2\]\" to the node \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "../Rtl/DATABUS_SWAP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DATABUS_SWAP.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654863564747 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATABUS_SWAP:U1\|DATA_B\[3\] RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[3\] " "Converted the fan-out from the tri-state buffer \"DATABUS_SWAP:U1\|DATA_B\[3\]\" to the node \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "../Rtl/DATABUS_SWAP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DATABUS_SWAP.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654863564747 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATABUS_SWAP:U1\|DATA_B\[4\] RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[4\] " "Converted the fan-out from the tri-state buffer \"DATABUS_SWAP:U1\|DATA_B\[4\]\" to the node \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "../Rtl/DATABUS_SWAP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DATABUS_SWAP.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654863564747 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATABUS_SWAP:U1\|DATA_B\[5\] RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[5\] " "Converted the fan-out from the tri-state buffer \"DATABUS_SWAP:U1\|DATA_B\[5\]\" to the node \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "../Rtl/DATABUS_SWAP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DATABUS_SWAP.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654863564747 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATABUS_SWAP:U1\|DATA_B\[6\] RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[6\] " "Converted the fan-out from the tri-state buffer \"DATABUS_SWAP:U1\|DATA_B\[6\]\" to the node \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "../Rtl/DATABUS_SWAP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DATABUS_SWAP.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654863564747 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATABUS_SWAP:U1\|DATA_B\[7\] RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[7\] " "Converted the fan-out from the tri-state buffer \"DATABUS_SWAP:U1\|DATA_B\[7\]\" to the node \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "../Rtl/DATABUS_SWAP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DATABUS_SWAP.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654863564747 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATABUS_SWAP:U1\|DATA_B\[8\] RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[8\] " "Converted the fan-out from the tri-state buffer \"DATABUS_SWAP:U1\|DATA_B\[8\]\" to the node \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[8\]\" into an OR gate" {  } { { "../Rtl/DATABUS_SWAP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DATABUS_SWAP.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654863564747 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATABUS_SWAP:U1\|DATA_B\[9\] RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[9\] " "Converted the fan-out from the tri-state buffer \"DATABUS_SWAP:U1\|DATA_B\[9\]\" to the node \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[9\]\" into an OR gate" {  } { { "../Rtl/DATABUS_SWAP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DATABUS_SWAP.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654863564747 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATABUS_SWAP:U1\|DATA_B\[10\] RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[10\] " "Converted the fan-out from the tri-state buffer \"DATABUS_SWAP:U1\|DATA_B\[10\]\" to the node \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[10\]\" into an OR gate" {  } { { "../Rtl/DATABUS_SWAP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DATABUS_SWAP.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654863564747 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATABUS_SWAP:U1\|DATA_B\[11\] RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[11\] " "Converted the fan-out from the tri-state buffer \"DATABUS_SWAP:U1\|DATA_B\[11\]\" to the node \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[11\]\" into an OR gate" {  } { { "../Rtl/DATABUS_SWAP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DATABUS_SWAP.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654863564747 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATABUS_SWAP:U1\|DATA_B\[12\] RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[12\] " "Converted the fan-out from the tri-state buffer \"DATABUS_SWAP:U1\|DATA_B\[12\]\" to the node \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[12\]\" into an OR gate" {  } { { "../Rtl/DATABUS_SWAP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DATABUS_SWAP.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654863564747 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATABUS_SWAP:U1\|DATA_B\[13\] RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[13\] " "Converted the fan-out from the tri-state buffer \"DATABUS_SWAP:U1\|DATA_B\[13\]\" to the node \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[13\]\" into an OR gate" {  } { { "../Rtl/DATABUS_SWAP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DATABUS_SWAP.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654863564747 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATABUS_SWAP:U1\|DATA_B\[14\] RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[14\] " "Converted the fan-out from the tri-state buffer \"DATABUS_SWAP:U1\|DATA_B\[14\]\" to the node \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[14\]\" into an OR gate" {  } { { "../Rtl/DATABUS_SWAP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DATABUS_SWAP.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654863564747 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATABUS_SWAP:U1\|DATA_B\[15\] RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[15\] " "Converted the fan-out from the tri-state buffer \"DATABUS_SWAP:U1\|DATA_B\[15\]\" to the node \"RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|q_a\[15\]\" into an OR gate" {  } { { "../Rtl/DATABUS_SWAP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DATABUS_SWAP.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654863564747 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1654863564747 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654863564945 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1654863565282 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1654863565284 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 975 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1654863565584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654863565796 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1654863566505 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1654863566506 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654863566558 "|PARA_COMM|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1654863566558 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654863566675 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 157 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 157 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1654863567916 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1654863567996 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654863567996 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FIRSTDATA " "No output dependent on input pin \"FIRSTDATA\"" {  } { { "../Rtl/PARA_COMM.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/PARA_COMM.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654863568363 "|PARA_COMM|FIRSTDATA"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1654863568363 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2165 " "Implemented 2165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1654863568366 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1654863568366 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1654863568366 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1916 " "Implemented 1916 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1654863568366 ""} { "Info" "ICUT_CUT_TM_RAMS" "172 " "Implemented 172 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1654863568366 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1654863568366 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1654863568366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654863568424 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 10 20:19:28 2022 " "Processing ended: Fri Jun 10 20:19:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654863568424 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654863568424 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654863568424 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1654863568424 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1654863570272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654863570273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 20:19:29 2022 " "Processing started: Fri Jun 10 20:19:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654863570273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1654863570273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DSP_FPGA_COMM -c DSP_FPGA_COMM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DSP_FPGA_COMM -c DSP_FPGA_COMM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1654863570274 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1654863570399 ""}
{ "Info" "0" "" "Project  = DSP_FPGA_COMM" {  } {  } 0 0 "Project  = DSP_FPGA_COMM" 0 0 "Fitter" 0 0 1654863570400 ""}
{ "Info" "0" "" "Revision = DSP_FPGA_COMM" {  } {  } 0 0 "Revision = DSP_FPGA_COMM" 0 0 "Fitter" 0 0 1654863570400 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1654863570570 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DSP_FPGA_COMM EP4CE115F23I7 " "Selected device EP4CE115F23I7 for design \"DSP_FPGA_COMM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1654863570631 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654863570689 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654863570689 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_IP:U0\|altpll:altpll_component\|PLL_IP_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL_IP:U0\|altpll:altpll_component\|PLL_IP_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_IP:U0\|altpll:altpll_component\|PLL_IP_altpll:auto_generated\|wire_pll1_clk\[0\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL_IP:U0\|altpll:altpll_component\|PLL_IP_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_ip_altpll.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/pll_ip_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 447 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1654863570788 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_IP:U0\|altpll:altpll_component\|PLL_IP_altpll:auto_generated\|wire_pll1_clk\[1\] 1 300 0 0 " "Implementing clock multiplication of 1, clock division of 300, and phase shift of 0 degrees (0 ps) for PLL_IP:U0\|altpll:altpll_component\|PLL_IP_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_ip_altpll.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/pll_ip_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 448 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1654863570788 ""}  } { { "db/pll_ip_altpll.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/pll_ip_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 447 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1654863570788 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1654863570933 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654863571512 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654863571512 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654863571512 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654863571512 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654863571512 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654863571512 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654863571512 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C7 " "Device EP4CE30F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654863571512 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I7 " "Device EP4CE30F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654863571512 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654863571512 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654863571512 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654863571512 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654863571512 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654863571512 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1654863571512 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 9358 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1654863571518 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 9360 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1654863571518 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 9362 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1654863571518 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 9364 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1654863571518 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 9366 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1654863571518 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1654863571518 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1654863571520 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1654863571538 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "TimeQuest Timing Analyzer is analyzing 12 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1654863573113 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1654863573116 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1654863573116 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1654863573116 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1654863573116 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DSP_FPGA_COMM.sdc " "Synopsys Design Constraints File file not found: 'DSP_FPGA_COMM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1654863573131 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_30M " "Node: CLK_30M was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1654863573135 "|PARA_COMM|CLK_30M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "XWE " "Node: XWE was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1654863573135 "|PARA_COMM|XWE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "XRD " "Node: XRD was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1654863573135 "|PARA_COMM|XRD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AD7606_DRIVER:U5\|HIGN:U5\|CH_EN " "Node: AD7606_DRIVER:U5\|HIGN:U5\|CH_EN was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1654863573136 "|PARA_COMM|AD7606_DRIVER:U5|HIGN:U5|CH_EN"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 33.333 " "Node: U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 33.333" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1654863573153 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 33.333 " "Node: U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 33.333" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1654863573153 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1654863573153 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1654863573155 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1654863573155 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1654863573155 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1654863573155 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1654863573156 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1654863573156 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1654863573156 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1654863573156 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_IP:U0\|altpll:altpll_component\|PLL_IP_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node PLL_IP:U0\|altpll:altpll_component\|PLL_IP_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654863573243 ""}  } { { "db/pll_ip_altpll.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/pll_ip_altpll.v" 77 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_IP:U0|altpll:altpll_component|PLL_IP_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 447 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654863573243 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_IP:U0\|altpll:altpll_component\|PLL_IP_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_3) " "Automatically promoted node PLL_IP:U0\|altpll:altpll_component\|PLL_IP_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654863573243 ""}  } { { "db/pll_ip_altpll.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/pll_ip_altpll.v" 77 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_IP:U0|altpll:altpll_component|PLL_IP_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 447 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654863573243 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654863573243 ""}  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 1203 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654863573243 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DSPWR_FPGARE_CTRL:U3\|WREN_B  " "Automatically promoted node DSPWR_FPGARE_CTRL:U3\|WREN_B " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654863573243 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a0 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 42 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 305 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863573243 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a1 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 78 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 306 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863573243 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a2 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 114 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 307 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863573243 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a3 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 150 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 308 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863573243 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a4 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 186 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 309 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863573243 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a5 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 222 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 310 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863573243 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a6 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 258 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 311 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863573243 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a7 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 294 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 312 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863573243 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a8 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 330 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 313 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863573243 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a9 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 366 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 314 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863573243 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1654863573243 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1654863573243 ""}  } { { "../Rtl/DSPWR_FPGARE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/DSPWR_FPGARE_CTRL.vhd" 13 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DSPWR_FPGARE_CTRL:U3|WREN_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 384 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654863573243 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FPGAWR_DSPRE_CTRL:U2\|WREN_A  " "Automatically promoted node FPGAWR_DSPRE_CTRL:U2\|WREN_A " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654863573244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a0 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 42 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 305 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863573244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a1 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 78 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 306 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863573244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a2 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 114 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 307 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863573244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a3 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 150 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 308 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863573244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a4 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 186 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 309 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863573244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a5 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 222 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 310 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863573244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a6 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 258 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 311 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863573244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a7 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 294 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 312 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863573244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a8 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 330 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 313 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863573244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a9 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/altsyncram_auq3.tdf" 366 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 314 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863573244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1654863573244 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1654863573244 ""}  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 12 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGAWR_DSPRE_CTRL:U2|WREN_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 426 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654863573244 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AD7606_DRIVER:U5\|HIGN:U5\|CH_EN  " "Automatically promoted node AD7606_DRIVER:U5\|HIGN:U5\|CH_EN " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654863573246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGAWR_DSPRE_CTRL:U2\|WREN_A " "Destination node FPGAWR_DSPRE_CTRL:U2\|WREN_A" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/FPGAWR_DSPRE_CTRL.vhd" 12 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGAWR_DSPRE_CTRL:U2|WREN_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 426 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863573246 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1654863573246 ""}  } { { "../Rtl/HIGN.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/HIGN.vhd" 10 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD7606_DRIVER:U5|HIGN:U5|CH_EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 249 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654863573246 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654863573246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 4300 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863573246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 1808 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654863573246 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1654863573246 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 0 { 0 ""} 0 3032 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654863573246 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1654863574045 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654863574050 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654863574050 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654863574055 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654863574061 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1654863574065 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1654863574065 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1654863574069 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1654863574135 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1654863574139 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1654863574139 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_IP:U0\|altpll:altpll_component\|PLL_IP_altpll:auto_generated\|pll1 clk\[1\] CLK_DAC~output " "PLL \"PLL_IP:U0\|altpll:altpll_component\|PLL_IP_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"CLK_DAC~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_ip_altpll.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/db/pll_ip_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ip_core/PLL/PLL_IP.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/ip_core/PLL/PLL_IP.vhd" 141 0 0 } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/PARA_COMM.vhd" 127 0 0 } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Rtl/PARA_COMM.vhd" 10 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1654863574191 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "XHOLD " "Node \"XHOLD\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/fpga_development_environment/quartusii_13.0/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XHOLD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1654863574301 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1654863574301 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654863574302 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1654863576527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654863577084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1654863577103 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1654863578635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654863578635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1654863579243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X34_Y49 X45_Y60 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X34_Y49 to location X45_Y60" {  } { { "loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X34_Y49 to location X45_Y60"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X34_Y49 to location X45_Y60"} 34 49 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1654863582334 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1654863582334 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654863582847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1654863582848 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1654863582848 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1654863582848 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.77 " "Total time spent on timing analysis during the Fitter is 0.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1654863582933 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654863583009 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654863583466 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654863583642 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654863584096 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654863584880 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1654863585604 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/output_files/DSP_FPGA_COMM.fit.smsg " "Generated suppressed messages file D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/output_files/DSP_FPGA_COMM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1654863585844 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5611 " "Peak virtual memory: 5611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654863586818 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 10 20:19:46 2022 " "Processing ended: Fri Jun 10 20:19:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654863586818 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654863586818 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654863586818 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1654863586818 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1654863588489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654863588490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 20:19:48 2022 " "Processing started: Fri Jun 10 20:19:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654863588490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1654863588490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DSP_FPGA_COMM -c DSP_FPGA_COMM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DSP_FPGA_COMM -c DSP_FPGA_COMM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1654863588490 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1654863591744 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1654863591851 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654863593574 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 10 20:19:53 2022 " "Processing ended: Fri Jun 10 20:19:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654863593574 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654863593574 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654863593574 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1654863593574 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1654863594180 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1654863595359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654863595361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 20:19:54 2022 " "Processing started: Fri Jun 10 20:19:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654863595361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1654863595361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DSP_FPGA_COMM -c DSP_FPGA_COMM " "Command: quartus_sta DSP_FPGA_COMM -c DSP_FPGA_COMM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1654863595361 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1654863595499 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1654863595804 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1654863595876 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1654863595877 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "TimeQuest Timing Analyzer is analyzing 12 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1654863596247 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1654863596340 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1654863596340 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1654863596340 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1654863596340 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DSP_FPGA_COMM.sdc " "Synopsys Design Constraints File file not found: 'DSP_FPGA_COMM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1654863596364 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_30M " "Node: CLK_30M was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1654863596372 "|PARA_COMM|CLK_30M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "XWE " "Node: XWE was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1654863596372 "|PARA_COMM|XWE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "XRD " "Node: XRD was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1654863596372 "|PARA_COMM|XRD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AD7606_DRIVER:U5\|HIGN:U5\|CH_EN " "Node: AD7606_DRIVER:U5\|HIGN:U5\|CH_EN was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1654863596372 "|PARA_COMM|AD7606_DRIVER:U5|HIGN:U5|CH_EN"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 33.333 " "Node: U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 33.333" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1654863596741 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 33.333 " "Node: U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 33.333" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1654863596741 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1654863596741 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1654863596742 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1654863596742 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1654863596742 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1654863596744 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Quartus II" 0 0 1654863596759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.165 " "Worst-case setup slack is 43.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863596801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863596801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.165               0.000 altera_reserved_tck  " "   43.165               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863596801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654863596801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.379 " "Worst-case hold slack is 0.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863596809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863596809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 altera_reserved_tck  " "    0.379               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863596809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654863596809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.501 " "Worst-case recovery slack is 48.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863596814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863596814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.501               0.000 altera_reserved_tck  " "   48.501               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863596814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654863596814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.422 " "Worst-case removal slack is 1.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863596823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863596823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.422               0.000 altera_reserved_tck  " "    1.422               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863596823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654863596823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.578 " "Worst-case minimum pulse width slack is 49.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863596834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863596834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.578               0.000 altera_reserved_tck  " "   49.578               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863596834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654863596834 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Quartus II" 0 0 1654863596959 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1654863596983 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1654863598029 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_30M " "Node: CLK_30M was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1654863598228 "|PARA_COMM|CLK_30M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "XWE " "Node: XWE was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1654863598228 "|PARA_COMM|XWE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "XRD " "Node: XRD was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1654863598228 "|PARA_COMM|XRD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AD7606_DRIVER:U5\|HIGN:U5\|CH_EN " "Node: AD7606_DRIVER:U5\|HIGN:U5\|CH_EN was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1654863598228 "|PARA_COMM|AD7606_DRIVER:U5|HIGN:U5|CH_EN"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 33.333 " "Node: U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 33.333" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1654863598235 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 33.333 " "Node: U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 33.333" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1654863598235 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1654863598235 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1654863598235 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1654863598235 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1654863598235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.029 " "Worst-case setup slack is 44.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863598269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863598269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.029               0.000 altera_reserved_tck  " "   44.029               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863598269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654863598269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.338 " "Worst-case hold slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863598281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863598281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 altera_reserved_tck  " "    0.338               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863598281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654863598281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.817 " "Worst-case recovery slack is 48.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863598288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863598288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.817               0.000 altera_reserved_tck  " "   48.817               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863598288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654863598288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.235 " "Worst-case removal slack is 1.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863598300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863598300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.235               0.000 altera_reserved_tck  " "    1.235               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863598300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654863598300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.454 " "Worst-case minimum pulse width slack is 49.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863598307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863598307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.454               0.000 altera_reserved_tck  " "   49.454               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863598307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654863598307 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Quartus II" 0 0 1654863598419 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_30M " "Node: CLK_30M was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1654863598658 "|PARA_COMM|CLK_30M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "XWE " "Node: XWE was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1654863598658 "|PARA_COMM|XWE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "XRD " "Node: XRD was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1654863598658 "|PARA_COMM|XRD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AD7606_DRIVER:U5\|HIGN:U5\|CH_EN " "Node: AD7606_DRIVER:U5\|HIGN:U5\|CH_EN was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1654863598658 "|PARA_COMM|AD7606_DRIVER:U5|HIGN:U5|CH_EN"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 33.333 " "Node: U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 33.333" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1654863598666 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 33.333 " "Node: U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 33.333" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1654863598666 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1654863598666 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1654863598666 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1654863598666 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1654863598666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.960 " "Worst-case setup slack is 46.960" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863598676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863598676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.960               0.000 altera_reserved_tck  " "   46.960               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863598676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654863598676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.160 " "Worst-case hold slack is 0.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863598687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863598687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 altera_reserved_tck  " "    0.160               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863598687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654863598687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.520 " "Worst-case recovery slack is 49.520" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863598693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863598693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.520               0.000 altera_reserved_tck  " "   49.520               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863598693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654863598693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.636 " "Worst-case removal slack is 0.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863598702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863598702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.636               0.000 altera_reserved_tck  " "    0.636               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863598702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654863598702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.457 " "Worst-case minimum pulse width slack is 49.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863598708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863598708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.457               0.000 altera_reserved_tck  " "   49.457               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654863598708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654863598708 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1654863599143 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1654863599144 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654863599439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 10 20:19:59 2022 " "Processing ended: Fri Jun 10 20:19:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654863599439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654863599439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654863599439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1654863599439 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1654863601162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654863601163 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 20:20:01 2022 " "Processing started: Fri Jun 10 20:20:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654863601163 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1654863601163 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DSP_FPGA_COMM -c DSP_FPGA_COMM " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DSP_FPGA_COMM -c DSP_FPGA_COMM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1654863601163 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DSP_FPGA_COMM.vho D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/simulation/modelsim/ simulation " "Generated file DSP_FPGA_COMM.vho in folder \"D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/VHDL_Project/EP4C_ParallelComm/Prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1654863602031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4585 " "Peak virtual memory: 4585 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654863602245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 10 20:20:02 2022 " "Processing ended: Fri Jun 10 20:20:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654863602245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654863602245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654863602245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1654863602245 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 79 s " "Quartus II Full Compilation was successful. 0 errors, 79 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1654863602872 ""}
