#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fa19df0a930 .scope module, "FDCP" "FDCP" 2 12;
 .timescale -10 -11;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "CLR";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /INPUT 1 "PRE";
P_0x60000185cd80 .param/l "INIT" 0 2 14, C4<0>;
o0x7fa19e83b008 .functor BUFZ 1, C4<z>; HiZ drive
v0x600003f58bd0_0 .net "C", 0 0, o0x7fa19e83b008;  0 drivers
o0x7fa19e83b038 .functor BUFZ 1, C4<z>; HiZ drive
v0x600003f51170_0 .net "CLR", 0 0, o0x7fa19e83b038;  0 drivers
o0x7fa19e83b068 .functor BUFZ 1, C4<z>; HiZ drive
v0x600003f51200_0 .net "D", 0 0, o0x7fa19e83b068;  0 drivers
o0x7fa19e83b098 .functor BUFZ 1, C4<z>; HiZ drive
v0x600003f51290_0 .net "PRE", 0 0, o0x7fa19e83b098;  0 drivers
v0x600003f51320_0 .var "Q", 0 0;
E_0x60000185cec0 .event posedge, v0x600003f58bd0_0, v0x600003f51290_0, v0x600003f51170_0;
S_0x7fa19df0a4f0 .scope module, "FDCPE" "FDCPE" 3 12;
 .timescale -10 -11;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "D";
    .port_info 5 /INPUT 1 "PRE";
P_0x60000185ce00 .param/l "INIT" 0 3 14, C4<0>;
o0x7fa19e83b1e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x600003f513b0_0 .net "C", 0 0, o0x7fa19e83b1e8;  0 drivers
o0x7fa19e83b218 .functor BUFZ 1, C4<z>; HiZ drive
v0x600003f51440_0 .net "CE", 0 0, o0x7fa19e83b218;  0 drivers
o0x7fa19e83b248 .functor BUFZ 1, C4<z>; HiZ drive
v0x600003f514d0_0 .net "CLR", 0 0, o0x7fa19e83b248;  0 drivers
o0x7fa19e83b278 .functor BUFZ 1, C4<z>; HiZ drive
v0x600003f51560_0 .net "D", 0 0, o0x7fa19e83b278;  0 drivers
o0x7fa19e83b2a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x600003f515f0_0 .net "PRE", 0 0, o0x7fa19e83b2a8;  0 drivers
v0x600003f51680_0 .var "Q", 0 0;
E_0x600001854300 .event posedge, v0x600003f513b0_0, v0x600003f515f0_0, v0x600003f514d0_0;
S_0x7fa19df04960 .scope module, "KEEPER" "KEEPER" 4 23;
 .timescale -12 -12;
    .port_info 0 /INOUT 1 "O";
L_0x600002650000 .functor BUF 1 [5 5], v0x600003f517a0_0, C4<0>, C4<0>, C4<0>;
v0x600003f51710_0 .net8 "O", 0 0, L_0x600002650000;  1 drivers, strength-aware
v0x600003f517a0_0 .var "in", 0 0;
E_0x600001854380 .event anyedge, v0x600003f51710_0;
S_0x7fa19df04ad0 .scope module, "PULLUP" "PULLUP" 5 26;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "O";
L_0x600002651180 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
L_0x6000026511f0/d .functor BUF 1 [3 3], L_0x600002651180, C4<0>, C4<0>, C4<0>;
L_0x6000026511f0 .delay 1 (100,100,100) L_0x6000026511f0/d;
v0x600003f51830_0 .net8 "A", 0 0, L_0x600002651180;  1 drivers, strength-aware
v0x600003f518c0_0 .net8 "O", 0 0, L_0x6000026511f0;  1 drivers, strength-aware
S_0x7fa19df04c40 .scope module, "test_load" "test_load" 6 3;
 .timescale -9 -12;
v0x600003f525b0_0 .var "CLK", 1 2;
v0x600003f52640_0 .var "CLK100M", 0 0;
v0x600003f526d0_0 .var "CLK14M", 0 0;
v0x600003f52760_0 .var "CLK16M", 0 0;
v0x600003f527f0_0 .var "CLK20M", 0 0;
v0x600003f52880_0 .var "CLK21M", 0 0;
v0x600003f52910_0 .var "CLK25M", 0 0;
v0x600003f529a0_0 .var "CLK33M", 0 0;
v0x600003f52a30_0 .var "CLK35M", 0 0;
v0x600003f52ac0_0 .var "CLK40M", 0 0;
v0x600003f52b50_0 .var "CLK50M", 0 0;
v0x600003f52be0_0 .var "CLK55M", 0 0;
v0x600003f52c70_0 .var "CLK62M", 0 0;
v0x600003f52d00_0 .var "CLK71M", 0 0;
v0x600003f52d90_0 .var "CLK7M", 0 0;
v0x600003f52e20_0 .net "SCLK", 0 0, L_0x600003c50780;  1 drivers
v0x600003f52eb0_0 .var "SD", 7 0;
v0x600003f52f40_0 .var/i "delay_count", 31 0;
S_0x7fa19e904440 .scope module, "UUT" "tf0060dca" 7 7, 8 2 0, S_0x7fa19df04c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLKOUT";
    .port_info 1 /OUTPUT 1 "SCLK";
    .port_info 2 /OUTPUT 1 "LOAD_SHIFT";
    .port_info 3 /OUTPUT 1 "DI";
    .port_info 4 /INPUT 2 "CLK";
    .port_info 5 /INPUT 8 "SD";
P_0x7fa19e904b20 .param/l "CH1_ADDRESS" 1 8 13, +C4<00000000000000000000000000000000>;
P_0x7fa19e904b60 .param/l "CH2_ADDRESS" 1 8 19, +C4<00000000000000000000000000000001>;
P_0x7fa19e904ba0 .param/l "LOAD_CH1A" 1 8 15, C4<000000000000000000000000000001110>;
P_0x7fa19e904be0 .param/l "LOAD_CH1D" 1 8 16, C4<0000000000000000000000000000011110>;
P_0x7fa19e904c20 .param/l "LOAD_CH1_END" 1 8 17, C4<00000000000000000000000000000101110>;
P_0x7fa19e904c60 .param/l "LOAD_CH1_START" 1 8 14, +C4<00000000000000000000000000001111>;
P_0x7fa19e904ca0 .param/l "LOAD_CH2A" 1 8 21, C4<000000000000000000000000000111110>;
P_0x7fa19e904ce0 .param/l "LOAD_CH2D" 1 8 22, C4<0000000000000000000000000001001110>;
P_0x7fa19e904d20 .param/l "LOAD_CH2_END" 1 8 23, C4<00000000000000000000000000001011110>;
P_0x7fa19e904d60 .param/l "LOAD_CH2_START" 1 8 20, +C4<00000000000000000000000000111111>;
v0x600003f519e0_0 .net "CLK", 2 1, v0x600003f525b0_0;  1 drivers
v0x600003f51a70_0 .net "CLKOUT", 0 0, v0x600003f52d90_0;  1 drivers
v0x600003f51b00_0 .net "DI", 0 0, L_0x600003c50820;  1 drivers
v0x600003f51b90_0 .var "LOAD_SHIFT", 0 0;
v0x600003f51c20_0 .net "SCLK", 0 0, L_0x600003c50780;  alias, 1 drivers
v0x600003f51cb0_0 .net "SD", 7 0, v0x600003f52eb0_0;  1 drivers
v0x600003f51d40_0 .var "_ch1_data", 7 0;
v0x600003f51dd0_0 .var "_ch2_data", 7 0;
v0x600003f51e60_0 .net *"_ivl_10", 0 0, L_0x600003c50960;  1 drivers
v0x600003f51ef0_0 .net *"_ivl_6", 0 0, L_0x600003c508c0;  1 drivers
v0x600003f51f80_0 .var "counter", 8 0;
v0x600003f52010_0 .var "shift_reg", 8 0;
E_0x600001854640 .event posedge, v0x600003f51a70_0;
E_0x600001854680 .event negedge, L_0x600003c50960;
E_0x6000018546c0 .event negedge, L_0x600003c508c0;
L_0x600003c50780 .part v0x600003f51f80_0, 0, 1;
L_0x600003c50820 .part v0x600003f52010_0, 8, 1;
L_0x600003c508c0 .part v0x600003f525b0_0, 0, 1;
L_0x600003c50960 .part v0x600003f525b0_0, 1, 1;
S_0x7fa19e904da0 .scope task, "assert" "assert" 9 16, 9 16 0, S_0x7fa19df04c40;
 .timescale -9 -12;
v0x600003f520a0_0 .var "actual", 31 0;
v0x600003f52130_0 .var "expected", 31 0;
TD_test_load.assert ;
    %load/vec4 v0x600003f52130_0;
    %load/vec4 v0x600003f520a0_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 9 21 "$display", "ASSERT Failed: expected %b (%x), actual %b (%x)", v0x600003f52130_0, v0x600003f52130_0, v0x600003f520a0_0, v0x600003f520a0_0 {0 0 0};
    %vpi_call 9 22 "$finish_and_return", 32'sb00000000000000000000000000000001 {0 0 0};
T_0.0 ;
    %end;
S_0x7fa19e904f10 .scope task, "assert_less_than" "assert_less_than" 9 27, 9 27 0, S_0x7fa19df04c40;
 .timescale -9 -12;
v0x600003f521c0_0 .var "first", 31 0;
v0x600003f52250_0 .var "second", 31 0;
TD_test_load.assert_less_than ;
    %load/vec4 v0x600003f52250_0;
    %load/vec4 v0x600003f521c0_0;
    %cmp/u;
    %jmp/0xz  T_1.2, 5;
    %vpi_call 9 32 "$display", "ASSERT LESS THAN Failed: first %b >  %b", v0x600003f521c0_0, v0x600003f52250_0 {0 0 0};
    %vpi_call 9 33 "$finish_and_return", 32'sb00000000000000000000000000000001 {0 0 0};
T_1.2 ;
    %end;
S_0x7fa19e905080 .scope task, "assert_more_than" "assert_more_than" 9 38, 9 38 0, S_0x7fa19df04c40;
 .timescale -9 -12;
v0x600003f522e0_0 .var "first", 31 0;
v0x600003f52370_0 .var "second", 31 0;
TD_test_load.assert_more_than ;
    %load/vec4 v0x600003f522e0_0;
    %load/vec4 v0x600003f52370_0;
    %cmp/u;
    %jmp/0xz  T_2.4, 5;
    %vpi_call 9 43 "$display", "ASSERT MORE THAN Failed: first %b < %b", v0x600003f522e0_0, v0x600003f52370_0 {0 0 0};
    %vpi_call 9 44 "$finish_and_return", 32'sb00000000000000000000000000000001 {0 0 0};
T_2.4 ;
    %end;
S_0x7fa19e9051f0 .scope task, "assertexactly" "assertexactly" 9 5, 9 5 0, S_0x7fa19df04c40;
 .timescale -9 -12;
v0x600003f52400_0 .var "actual", 31 0;
v0x600003f52490_0 .var "expected", 31 0;
TD_test_load.assertexactly ;
    %load/vec4 v0x600003f52490_0;
    %load/vec4 v0x600003f52400_0;
    %cmp/ne;
    %jmp/0xz  T_3.6, 6;
    %vpi_call 9 10 "$display", "ASSERT Failed: expected %b (%x), actual %b (%x)", v0x600003f52490_0, v0x600003f52490_0, v0x600003f52400_0, v0x600003f52400_0 {0 0 0};
    %vpi_call 9 11 "$finish_and_return", 32'sb00000000000000000000000000000001 {0 0 0};
T_3.6 ;
    %end;
S_0x7fa19e905360 .scope task, "randomdelay" "randomdelay" 9 50, 9 50 0, S_0x7fa19df04c40;
 .timescale -9 -12;
v0x600003f52520_0 .var "delay", 31 0;
TD_test_load.randomdelay ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003f52f40_0, 0, 32;
T_4.8 ;
    %load/vec4 v0x600003f52f40_0;
    %load/vec4 v0x600003f52520_0;
    %cmp/u;
    %jmp/0xz T_4.9, 5;
    %delay 1000, 0;
    %load/vec4 v0x600003f52f40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003f52f40_0, 0, 32;
    %jmp T_4.8;
T_4.9 ;
    %end;
    .scope S_0x7fa19df0a930;
T_5 ;
    %wait E_0x60000185cec0;
    %load/vec4 v0x600003f51170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003f51320_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600003f51290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003f51320_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x600003f51200_0;
    %assign/vec4 v0x600003f51320_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fa19df0a4f0;
T_6 ;
    %wait E_0x600001854300;
    %load/vec4 v0x600003f514d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003f51680_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600003f515f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003f51680_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x600003f51440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x600003f51560_0;
    %assign/vec4 v0x600003f51680_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fa19df04960;
T_7 ;
    %wait E_0x600001854380;
    %load/vec4 v0x600003f51710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003f517a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003f517a0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fa19e904440;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003f51d40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003f51dd0_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x600003f51f80_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x600003f52010_0, 0, 9;
    %end;
    .thread T_8;
    .scope S_0x7fa19e904440;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003f51b90_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x7fa19e904440;
T_10 ;
    %wait E_0x6000018546c0;
    %load/vec4 v0x600003f51cb0_0;
    %assign/vec4 v0x600003f51d40_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fa19e904440;
T_11 ;
    %wait E_0x600001854680;
    %load/vec4 v0x600003f51cb0_0;
    %assign/vec4 v0x600003f51dd0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fa19e904440;
T_12 ;
    %wait E_0x600001854640;
    %load/vec4 v0x600003f51f80_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x600003f51f80_0, 0;
    %load/vec4 v0x600003f51f80_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003f51b90_0, 0;
T_12.0 ;
    %load/vec4 v0x600003f51f80_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003f51b90_0, 0;
T_12.2 ;
    %load/vec4 v0x600003f51f80_0;
    %pad/u 35;
    %cmpi/e 46, 0, 35;
    %jmp/0xz  T_12.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003f51b90_0, 0;
T_12.4 ;
    %load/vec4 v0x600003f51f80_0;
    %pad/u 35;
    %cmpi/e 94, 0, 35;
    %jmp/0xz  T_12.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003f51b90_0, 0;
T_12.6 ;
    %load/vec4 v0x600003f51f80_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.8, 4;
    %load/vec4 v0x600003f52010_0;
    %parti/s 8, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0x600003f52010_0, 0;
    %jmp T_12.9;
T_12.8 ;
    %load/vec4 v0x600003f51f80_0;
    %dup/vec4;
    %pushi/vec4 14, 0, 9;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 9;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 62, 0, 9;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 78, 0, 9;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %jmp T_12.14;
T_12.10 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600003f52010_0, 4, 5;
    %jmp T_12.14;
T_12.11 ;
    %load/vec4 v0x600003f51d40_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600003f52010_0, 4, 5;
    %jmp T_12.14;
T_12.12 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600003f52010_0, 4, 5;
    %jmp T_12.14;
T_12.13 ;
    %load/vec4 v0x600003f51dd0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600003f52010_0, 4, 5;
    %jmp T_12.14;
T_12.14 ;
    %pop/vec4 1;
T_12.9 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fa19df04c40;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003f52d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003f526d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003f52760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003f527f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003f52880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003f52910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003f529a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003f52a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003f52ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003f52b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003f52be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003f52c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003f52d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003f52640_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600003f525b0_0, 0, 2;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600003f52eb0_0, 0, 8;
    %end;
    .thread T_13;
    .scope S_0x7fa19df04c40;
T_14 ;
    %delay 71000, 0;
    %load/vec4 v0x600003f52d90_0;
    %inv;
    %store/vec4 v0x600003f52d90_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fa19df04c40;
T_15 ;
    %delay 35000, 0;
    %load/vec4 v0x600003f526d0_0;
    %inv;
    %store/vec4 v0x600003f526d0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fa19df04c40;
T_16 ;
    %delay 32000, 0;
    %load/vec4 v0x600003f52760_0;
    %inv;
    %store/vec4 v0x600003f52760_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fa19df04c40;
T_17 ;
    %delay 25000, 0;
    %load/vec4 v0x600003f527f0_0;
    %inv;
    %store/vec4 v0x600003f527f0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fa19df04c40;
T_18 ;
    %delay 23000, 0;
    %load/vec4 v0x600003f52880_0;
    %inv;
    %store/vec4 v0x600003f52880_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fa19df04c40;
T_19 ;
    %delay 20000, 0;
    %load/vec4 v0x600003f52910_0;
    %inv;
    %store/vec4 v0x600003f52910_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fa19df04c40;
T_20 ;
    %delay 16000, 0;
    %load/vec4 v0x600003f529a0_0;
    %inv;
    %store/vec4 v0x600003f529a0_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fa19df04c40;
T_21 ;
    %delay 14000, 0;
    %load/vec4 v0x600003f52a30_0;
    %inv;
    %store/vec4 v0x600003f52a30_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fa19df04c40;
T_22 ;
    %delay 13000, 0;
    %load/vec4 v0x600003f52ac0_0;
    %inv;
    %store/vec4 v0x600003f52ac0_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fa19df04c40;
T_23 ;
    %delay 10000, 0;
    %load/vec4 v0x600003f52b50_0;
    %inv;
    %store/vec4 v0x600003f52b50_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7fa19df04c40;
T_24 ;
    %delay 9000, 0;
    %load/vec4 v0x600003f52be0_0;
    %inv;
    %store/vec4 v0x600003f52be0_0, 0, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7fa19df04c40;
T_25 ;
    %delay 8000, 0;
    %load/vec4 v0x600003f52c70_0;
    %inv;
    %store/vec4 v0x600003f52c70_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7fa19df04c40;
T_26 ;
    %delay 7000, 0;
    %load/vec4 v0x600003f52d00_0;
    %inv;
    %store/vec4 v0x600003f52d00_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7fa19df04c40;
T_27 ;
    %delay 5000, 0;
    %load/vec4 v0x600003f52640_0;
    %inv;
    %store/vec4 v0x600003f52640_0, 0, 1;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7fa19df04c40;
T_28 ;
    %vpi_call 6 10 "$dumpfile", "test_load.vcd" {0 0 0};
    %vpi_call 6 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fa19df04c40 {0 0 0};
    %delay 1000, 0;
    %delay 20000000, 0;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0x600003f52eb0_0, 0, 8;
    %delay 150000, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003f525b0_0, 4, 1;
    %delay 60000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003f525b0_0, 4, 1;
    %delay 200000000, 0;
    %vpi_call 6 26 "$finish" {0 0 0};
    %end;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "../rtl//FDCP.v";
    "../rtl//FDCPE.v";
    "../rtl//KEEPER.v";
    "../rtl//PULLUP.v";
    "test_load.v";
    "./system_fixture.vinc";
    "../../rtl/tf0060dca.v";
    "./../unittest.vinc";
