<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XenevaOS: XenevaOS/Boot/include/IndustryStandard/PciExpress21.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XenevaOS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_6f7cbf0a11b44b0a43b1ec16e930d793.html">XenevaOS</a></li><li class="navelem"><a class="el" href="dir_e155a64606be01e9718a8b1197c63fff.html">Boot</a></li><li class="navelem"><a class="el" href="dir_08690fdcb6b3138c931f33749be09044.html">include</a></li><li class="navelem"><a class="el" href="dir_0503a5901f46a9682bad3e2f62b8d48f.html">IndustryStandard</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">PciExpress21.h</div></div>
</div><!--header-->
<div class="contents">
<a href="PciExpress21_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#ifndef _PCIEXPRESS21_H_</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#define _PCIEXPRESS21_H_</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &lt;<a class="code" href="Pci30_8h.html">IndustryStandard/Pci30.h</a>&gt;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span> </div>
<div class="foldopen" id="foldopen00035" data-start="" data-end="">
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a20bce1974c845049b7a3547720d66091">   35</a></span><span class="preprocessor">#define PCI_ECAM_ADDRESS(Bus,Device,Function,Offset) \</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">  (((Offset) &amp; 0xfff) | (((Function) &amp; 0x07) &lt;&lt; 12) | (((Device) &amp; 0x1f) &lt;&lt; 15) | (((Bus) &amp; 0xff) &lt;&lt; 20))</span></div>
</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#pragma pack(1)</span></div>
<div class="foldopen" id="foldopen00042" data-start="{" data-end="};">
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__CAPABILITY.html">   42</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__CAPABILITY.html#a59771e6d1e9de0d23579a37768d414e6">   44</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__CAPABILITY.html#a59771e6d1e9de0d23579a37768d414e6">Version</a> : 4;</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__CAPABILITY.html#a5d5ce3f36b20d582c712705a6c01a1c1">   45</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__CAPABILITY.html#a5d5ce3f36b20d582c712705a6c01a1c1">DevicePortType</a> : 4;</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__CAPABILITY.html#a92b92a0de22ca3d3c4f60f7e2534fe61">   46</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__CAPABILITY.html#a92b92a0de22ca3d3c4f60f7e2534fe61">SlotImplemented</a> : 1;</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__CAPABILITY.html#ad31021269f852ba4c7ef172016874b85">   47</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__CAPABILITY.html#ad31021269f852ba4c7ef172016874b85">InterruptMessageNumber</a> : 5;</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__CAPABILITY.html#a2e3ea68e8cb6a4c8f96b9ff769589d03">   48</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__CAPABILITY.html#a2e3ea68e8cb6a4c8f96b9ff769589d03">Undefined</a> : 1;</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__CAPABILITY.html#a21e5cf1cdf9f64b21333cd818d7bdde3">   49</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__CAPABILITY.html#a21e5cf1cdf9f64b21333cd818d7bdde3">Reserved</a> : 1;</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__CAPABILITY.html#a6b86738876c416072645535297d7341c">   50</a></span>  } <a class="code hl_variable" href="Acpi10_8h.html#a2837bb93190d393a459df5cba85a2834">Bits</a>;</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__CAPABILITY.html#ac275bea31c3ece64a436dd1d3afae3d2">   51</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>   <a class="code hl_variable" href="unionPCI__REG__PCIE__CAPABILITY.html#ac275bea31c3ece64a436dd1d3afae3d2">Uint16</a>;</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>} <a class="code hl_union" href="unionPCI__REG__PCIE__CAPABILITY.html">PCI_REG_PCIE_CAPABILITY</a>;</div>
</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a7f604edcbb2ad4c8f6f0bb26602e6118">   54</a></span><span class="preprocessor">#define PCIE_DEVICE_PORT_TYPE_PCIE_ENDPOINT                    0</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a8c954a6cd32c35b5ec4b3670a513f55a">   55</a></span><span class="preprocessor">#define PCIE_DEVICE_PORT_TYPE_LEGACY_PCIE_ENDPOINT             1</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a4e4c56366bee75d7d9df69ca7ef673e5">   56</a></span><span class="preprocessor">#define PCIE_DEVICE_PORT_TYPE_ROOT_PORT                        4</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#afbc75ff7310d3bb7fbea876ef5712349">   57</a></span><span class="preprocessor">#define PCIE_DEVICE_PORT_TYPE_UPSTREAM_PORT                    5</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#ad90da85f5b5fcc465816a201d9e86196">   58</a></span><span class="preprocessor">#define PCIE_DEVICE_PORT_TYPE_DOWNSTREAM_PORT                  6</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#af34ea0ed6b52cedf7fb9057752306957">   59</a></span><span class="preprocessor">#define PCIE_DEVICE_PORT_TYPE_PCIE_TO_PCI_BRIDGE               7</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a587b1c5dbf2bad79d3384a430b7b5ad0">   60</a></span><span class="preprocessor">#define PCIE_DEVICE_PORT_TYPE_PCI_TO_PCIE_BRIDGE               8</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a3edff5bd4bcdae5955bbcf273085386d">   61</a></span><span class="preprocessor">#define PCIE_DEVICE_PORT_TYPE_ROOT_COMPLEX_INTEGRATED_ENDPOINT 9</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#aa32f34b2c90cfbf3be8b7a7486dbbd49">   62</a></span><span class="preprocessor">#define PCIE_DEVICE_PORT_TYPE_ROOT_COMPLEX_EVENT_COLLECTOR     10</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> </div>
<div class="foldopen" id="foldopen00064" data-start="{" data-end="};">
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html">   64</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#a0a0e87cebc4a90295ef91afda701c8ca">   66</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#a0a0e87cebc4a90295ef91afda701c8ca">MaxPayloadSize</a> : 3;</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#ae7a4ab6520ceb6ac3f936bdf6a5282dd">   67</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#ae7a4ab6520ceb6ac3f936bdf6a5282dd">PhantomFunctions</a> : 2;</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#a2f7e3b4b854b86255afddf4f3ec99450">   68</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#a2f7e3b4b854b86255afddf4f3ec99450">ExtendedTagField</a> : 1;</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#aa3b903c787c38be62872714220ba3164">   69</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#aa3b903c787c38be62872714220ba3164">EndpointL0sAcceptableLatency</a> : 3;</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#a3eb903bc5a65ac80a530824c006291a5">   70</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#a3eb903bc5a65ac80a530824c006291a5">EndpointL1AcceptableLatency</a> : 3;</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#a2c508df11b8cd16d2ac33eb8a6bf2c42">   71</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#a2c508df11b8cd16d2ac33eb8a6bf2c42">Undefined</a> : 3;</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#a8703e0bbc5eee5df12c75cf4bbb8cd1d">   72</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#a8703e0bbc5eee5df12c75cf4bbb8cd1d">RoleBasedErrorReporting</a> : 1;</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#a54ecfefdc721c13e4047ca999c5954d6">   73</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#a54ecfefdc721c13e4047ca999c5954d6">Reserved</a> : 2;</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#ae4bdd1d2b4cf9d5bfb14cc908bfbb3ab">   74</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#ae4bdd1d2b4cf9d5bfb14cc908bfbb3ab">CapturedSlotPowerLimitValue</a> : 8;</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#a789f51fe9d6b189b51b47b44a8d61f33">   75</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#a789f51fe9d6b189b51b47b44a8d61f33">CapturedSlotPowerLimitScale</a> : 2;</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#ad738f4bcec6a7509d18557dd77daa258">   76</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#ad738f4bcec6a7509d18557dd77daa258">FunctionLevelReset</a> : 1;</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#ab7d26484ad849df971bdfaee2e34e6e9">   77</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#ab7d26484ad849df971bdfaee2e34e6e9">Reserved2</a> : 3;</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#a5ef7e0995ad52c7112e3993284e6e591">   78</a></span>  } <a class="code hl_variable" href="Acpi10_8h.html#a2837bb93190d393a459df5cba85a2834">Bits</a>;</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#ad35c11495bd220516c84835a5332f88d">   79</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#ad35c11495bd220516c84835a5332f88d">Uint32</a>;</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>} <a class="code hl_union" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html">PCI_REG_PCIE_DEVICE_CAPABILITY</a>;</div>
</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span> </div>
<div class="foldopen" id="foldopen00082" data-start="{" data-end="};">
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CONTROL.html">   82</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#a0c2261eea63780b7153dcc23b77b38cf">   84</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#a0c2261eea63780b7153dcc23b77b38cf">CorrectableError</a> : 1;</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#a7e5afff01675443cd016851d9a9a69e6">   85</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#a7e5afff01675443cd016851d9a9a69e6">NonFatalError</a> : 1;</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#a5a45397111cd39fb1fde7c45025a89f0">   86</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#a5a45397111cd39fb1fde7c45025a89f0">FatalError</a> : 1;</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#a5011fe2db1467bd95998a304cde563db">   87</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#a5011fe2db1467bd95998a304cde563db">UnsupportedRequest</a> : 1;</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#af969fbfcc2b3d72d31c6e29db59aeed4">   88</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#af969fbfcc2b3d72d31c6e29db59aeed4">RelaxedOrdering</a> : 1;</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#aa8d08f4aeb8ff8211e5245a6b732bd6d">   89</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#aa8d08f4aeb8ff8211e5245a6b732bd6d">MaxPayloadSize</a> : 3;</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#a3671e1d06d21dc3677c1245d5330e592">   90</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#a3671e1d06d21dc3677c1245d5330e592">ExtendedTagField</a> : 1;</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#af327ec0e8795a197b7b488507c4332a3">   91</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#af327ec0e8795a197b7b488507c4332a3">PhantomFunctions</a> : 1;</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#a8b566f0eac7a1679a23df644fea14897">   92</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#a8b566f0eac7a1679a23df644fea14897">AuxPower</a> : 1;</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#af21b90ba73699912fb5819c339e6c4ab">   93</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#af21b90ba73699912fb5819c339e6c4ab">NoSnoop</a> : 1;</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#a7c4065797faf0ac4bf4a44c534780825">   94</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#a7c4065797faf0ac4bf4a44c534780825">MaxReadRequestSize</a> : 3;</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#a106ec958eee5c2a47f5ecbc834577b92">   95</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#a106ec958eee5c2a47f5ecbc834577b92">BridgeConfigurationRetryOrFunctionLevelReset</a> : 1;</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#ac8db7b90fe29bb14a6fd804471ecb28c">   96</a></span>  } <a class="code hl_variable" href="Acpi10_8h.html#a2837bb93190d393a459df5cba85a2834">Bits</a>;</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#a5717e0b15b4afa2f8403490a4beae685">   97</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>   <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#a5717e0b15b4afa2f8403490a4beae685">Uint16</a>;</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>} <a class="code hl_union" href="unionPCI__REG__PCIE__DEVICE__CONTROL.html">PCI_REG_PCIE_DEVICE_CONTROL</a>;</div>
</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> </div>
<div class="foldopen" id="foldopen00100" data-start="{" data-end="};">
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__STATUS.html">  100</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__STATUS.html#aabf387b9382809b5550c0626cde40722">  102</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__STATUS.html#aabf387b9382809b5550c0626cde40722">CorrectableError</a> : 1;</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__STATUS.html#a48ce8b25b495877a1fcc18559ec5161a">  103</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__STATUS.html#a48ce8b25b495877a1fcc18559ec5161a">NonFatalError</a> : 1;</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__STATUS.html#acf3180f8391265f7bf42d044caf6648f">  104</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__STATUS.html#acf3180f8391265f7bf42d044caf6648f">FatalError</a> : 1;</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__STATUS.html#af80838346ac7561baf10dcf60b4b9165">  105</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__STATUS.html#af80838346ac7561baf10dcf60b4b9165">UnsupportedRequest</a> : 1;</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__STATUS.html#a5bc78499a233f7cbcf8654e834b1d5c0">  106</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__STATUS.html#a5bc78499a233f7cbcf8654e834b1d5c0">AuxPower</a> : 1;</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__STATUS.html#aca563b779090b7a4e666454ad2d1dfb4">  107</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__STATUS.html#aca563b779090b7a4e666454ad2d1dfb4">TransactionsPending</a> : 1;</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__STATUS.html#aa15a37c8e7eec56a3e69486c2d3b6c80">  108</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__STATUS.html#aa15a37c8e7eec56a3e69486c2d3b6c80">Reserved</a> : 10;</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__STATUS.html#a1b3262b03013ac0f985ca2266b33f866">  109</a></span>  } <a class="code hl_variable" href="Acpi10_8h.html#a2837bb93190d393a459df5cba85a2834">Bits</a>;</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__STATUS.html#af8bba340d000f60741497215ecea9932">  110</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>   <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__STATUS.html#af8bba340d000f60741497215ecea9932">Uint16</a>;</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>} <a class="code hl_union" href="unionPCI__REG__PCIE__DEVICE__STATUS.html">PCI_REG_PCIE_DEVICE_STATUS</a>;</div>
</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span> </div>
<div class="foldopen" id="foldopen00113" data-start="{" data-end="};">
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CAPABILITY.html">  113</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#a0b0cf4ce90127d877c00fb7d8f595f6d">  115</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#a0b0cf4ce90127d877c00fb7d8f595f6d">MaxLinkSpeed</a> : 4;</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#ae8b2f978cafb03882d3c366d8e3d8901">  116</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#ae8b2f978cafb03882d3c366d8e3d8901">MaxLinkWidth</a> : 6;</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#a96ecd8919ad74df7fe7a9c324fcbdf75">  117</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#a96ecd8919ad74df7fe7a9c324fcbdf75">Aspm</a> : 2;</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#a8a230e04ba2527f67898d5b6d6f231f3">  118</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#a8a230e04ba2527f67898d5b6d6f231f3">L0sExitLatency</a> : 3;</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#a4818222043eb36ba78a64bf346a5a7a1">  119</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#a4818222043eb36ba78a64bf346a5a7a1">L1ExitLatency</a> : 3;</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#a2ca1339689d1eddcad081fbfaf442dad">  120</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#a2ca1339689d1eddcad081fbfaf442dad">ClockPowerManagement</a> : 1;</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#acd67571ca0074ad590c2cbcdfe69588d">  121</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#acd67571ca0074ad590c2cbcdfe69588d">SurpriseDownError</a> : 1;</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#a22d7e9a3585653f3e55ba9cccbdd231e">  122</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#a22d7e9a3585653f3e55ba9cccbdd231e">DataLinkLayerLinkActive</a> : 1;</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#ab38da833661d482b836006e146612a55">  123</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#ab38da833661d482b836006e146612a55">LinkBandwidthNotification</a> : 1;</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#af8ad705ac36032fcbde55eaaaba6d935">  124</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#af8ad705ac36032fcbde55eaaaba6d935">AspmOptionalityCompliance</a> : 1;</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#a1f9c652c5cc9a97b3404bfc916946fbc">  125</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#a1f9c652c5cc9a97b3404bfc916946fbc">Reserved</a> : 1;</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#ad000eb1eb166e32e16195870d70a8f1b">  126</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#ad000eb1eb166e32e16195870d70a8f1b">PortNumber</a> : 8;</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#a2c75d1e9bc071e63379cbbbfabae33c2">  127</a></span>  } <a class="code hl_variable" href="Acpi10_8h.html#a2837bb93190d393a459df5cba85a2834">Bits</a>;</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#a897c6b817081971f1f2d764807a10693">  128</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#a897c6b817081971f1f2d764807a10693">Uint32</a>;</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>} <a class="code hl_union" href="unionPCI__REG__PCIE__LINK__CAPABILITY.html">PCI_REG_PCIE_LINK_CAPABILITY</a>;</div>
</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#aa9dd9a65f091c19e7b88b8cb59c36c4b">  131</a></span><span class="preprocessor">#define PCIE_LINK_ASPM_L0S BIT0</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a3bbfb6c55448dab04f9eb5ea9cbb77e2">  132</a></span><span class="preprocessor">#define PCIE_LINK_ASPM_L1  BIT1</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span> </div>
<div class="foldopen" id="foldopen00134" data-start="{" data-end="};">
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CONTROL.html">  134</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CONTROL.html#a43117f3109275131f4f2992f0ce70bfb">  136</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CONTROL.html#a43117f3109275131f4f2992f0ce70bfb">AspmControl</a> : 2;</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CONTROL.html#aeb91c2fdb401f7a407355408145455c5">  137</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CONTROL.html#aeb91c2fdb401f7a407355408145455c5">Reserved</a> : 1;</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CONTROL.html#a096e2ba8c83b172a1c45559800a7c32f">  138</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CONTROL.html#a096e2ba8c83b172a1c45559800a7c32f">ReadCompletionBoundary</a> : 1;</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CONTROL.html#a066a447b312d8075dabfe4808dbf981f">  139</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CONTROL.html#a066a447b312d8075dabfe4808dbf981f">LinkDisable</a> : 1;</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CONTROL.html#a250872701dd9b4bf3b269d0384d65f5a">  140</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CONTROL.html#a250872701dd9b4bf3b269d0384d65f5a">RetrainLink</a> : 1;</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CONTROL.html#a815892d00571521371f645339cc7f878">  141</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CONTROL.html#a815892d00571521371f645339cc7f878">CommonClockConfiguration</a> : 1;</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CONTROL.html#ae3590e83adc08b1067d5a82f4a38fa41">  142</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CONTROL.html#ae3590e83adc08b1067d5a82f4a38fa41">ExtendedSynch</a> : 1;</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CONTROL.html#a0538d4f0a03e18412ee127eb6b09fea7">  143</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CONTROL.html#a0538d4f0a03e18412ee127eb6b09fea7">ClockPowerManagement</a> : 1;</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CONTROL.html#a3de4b3e09c0170cace157ea7b2930905">  144</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CONTROL.html#a3de4b3e09c0170cace157ea7b2930905">HardwareAutonomousWidthDisable</a> : 1;</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CONTROL.html#a60f1a06fd5452624754eb57cdf03c18b">  145</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CONTROL.html#a60f1a06fd5452624754eb57cdf03c18b">LinkBandwidthManagementInterrupt</a> : 1;</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CONTROL.html#a4917098b790e11ae06c69126ecd2bde3">  146</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CONTROL.html#a4917098b790e11ae06c69126ecd2bde3">LinkAutonomousBandwidthInterrupt</a> : 1;</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CONTROL.html#a7926f6dd5aec6be00df235d5edbad7c5">  147</a></span>  } <a class="code hl_variable" href="Acpi10_8h.html#a2837bb93190d393a459df5cba85a2834">Bits</a>;</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CONTROL.html#ae735c7b6fce7f37bccd604a922bd9bea">  148</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>   <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CONTROL.html#ae735c7b6fce7f37bccd604a922bd9bea">Uint16</a>;</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>} <a class="code hl_union" href="unionPCI__REG__PCIE__LINK__CONTROL.html">PCI_REG_PCIE_LINK_CONTROL</a>;</div>
</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="foldopen" id="foldopen00151" data-start="{" data-end="};">
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__STATUS.html">  151</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__STATUS.html#ac1555328b19f5951aa606b36bfd8f79a">  153</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__STATUS.html#ac1555328b19f5951aa606b36bfd8f79a">CurrentLinkSpeed</a> : 4;</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__STATUS.html#a45139f5904efede31e0f18ff831603ef">  154</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__STATUS.html#a45139f5904efede31e0f18ff831603ef">NegotiatedLinkWidth</a> : 6;</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__STATUS.html#afc0935531b0c824c5865a8afaf139626">  155</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__STATUS.html#afc0935531b0c824c5865a8afaf139626">Undefined</a> : 1;</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__STATUS.html#a180d10f38d8ef287988b6949e5d614ea">  156</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__STATUS.html#a180d10f38d8ef287988b6949e5d614ea">LinkTraining</a> : 1;</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__STATUS.html#acbe9917fb99c0a0ce5d05096e1413eb8">  157</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__STATUS.html#acbe9917fb99c0a0ce5d05096e1413eb8">SlotClockConfiguration</a> : 1;</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__STATUS.html#af2a4e2d83932c4d3a888dd09ba2fecc0">  158</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__STATUS.html#af2a4e2d83932c4d3a888dd09ba2fecc0">DataLinkLayerLinkActive</a> : 1;</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__STATUS.html#a62c54e2a81488b46bf8b06399ed4f5fd">  159</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__STATUS.html#a62c54e2a81488b46bf8b06399ed4f5fd">LinkBandwidthManagement</a> : 1;</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__STATUS.html#a27583cab97cc2d48186f478500adb4f8">  160</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__STATUS.html#a27583cab97cc2d48186f478500adb4f8">LinkAutonomousBandwidth</a> : 1;</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__STATUS.html#ad0e98f04d80dd84c752ebf96d635cf19">  161</a></span>  } <a class="code hl_variable" href="Acpi10_8h.html#a2837bb93190d393a459df5cba85a2834">Bits</a>;</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__STATUS.html#a5142bc653a929c120dd124c425d01f1f">  162</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>   <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__STATUS.html#a5142bc653a929c120dd124c425d01f1f">Uint16</a>;</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>} <a class="code hl_union" href="unionPCI__REG__PCIE__LINK__STATUS.html">PCI_REG_PCIE_LINK_STATUS</a>;</div>
</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span> </div>
<div class="foldopen" id="foldopen00165" data-start="{" data-end="};">
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html">  165</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#a09ebe500f92f15f4c81b7bfc411d6a8c">  167</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#a09ebe500f92f15f4c81b7bfc411d6a8c">AttentionButton</a> : 1;</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#a2bd18647f7d131cdce986772dfc67c51">  168</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#a2bd18647f7d131cdce986772dfc67c51">PowerController</a> : 1;</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#ab1a3f93028f92d89b26dbefb936bcd2d">  169</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#ab1a3f93028f92d89b26dbefb936bcd2d">MrlSensor</a> : 1;</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#a38ddce6a146094ed7ccc778059e40d62">  170</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#a38ddce6a146094ed7ccc778059e40d62">AttentionIndicator</a> : 1;</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#abddf0a8f53b785a7efb51ee461d10689">  171</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#abddf0a8f53b785a7efb51ee461d10689">PowerIndicator</a> : 1;</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#a5663421e90c22778a2992f7ee3441543">  172</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#a5663421e90c22778a2992f7ee3441543">HotPlugSurprise</a> : 1;</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#aedcb56a62cfa4f7c3506d900c50f8fa3">  173</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#aedcb56a62cfa4f7c3506d900c50f8fa3">HotPlugCapable</a> : 1;</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#a64066fa0fadf67ce2e1ace21bcbc4182">  174</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#a64066fa0fadf67ce2e1ace21bcbc4182">SlotPowerLimitValue</a> : 8;</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#af6eee2861b920936bc58bd3b23031a22">  175</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#af6eee2861b920936bc58bd3b23031a22">SlotPowerLimitScale</a> : 2;</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#a292a2caaac0635ae71d72e59b11a7857">  176</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#a292a2caaac0635ae71d72e59b11a7857">ElectromechanicalInterlock</a> : 1;</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#a725a9f2bd145b0fb9c1c1fefd717781c">  177</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#a725a9f2bd145b0fb9c1c1fefd717781c">NoCommandCompleted</a> : 1;</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#a4e12ec83f0fd367453940a2bcafb047c">  178</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#a4e12ec83f0fd367453940a2bcafb047c">PhysicalSlotNumber</a> : 13;</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#a42549e66845f2ff4168a6777837229dd">  179</a></span>  } <a class="code hl_variable" href="Acpi10_8h.html#a2837bb93190d393a459df5cba85a2834">Bits</a>;</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#ac197544a943dda42de760c8fd317dc63">  180</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#ac197544a943dda42de760c8fd317dc63">Uint32</a>;</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>} <a class="code hl_union" href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html">PCI_REG_PCIE_SLOT_CAPABILITY</a>;</div>
</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span> </div>
<div class="foldopen" id="foldopen00183" data-start="{" data-end="};">
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__CONTROL.html">  183</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__CONTROL.html#aa947d10d4aa3c09d6a631284dd8feb95">  185</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__SLOT__CONTROL.html#aa947d10d4aa3c09d6a631284dd8feb95">AttentionButtonPressed</a> : 1;</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__CONTROL.html#a1cded259ffb5b2b1eedb73dc68c97ed0">  186</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__SLOT__CONTROL.html#a1cded259ffb5b2b1eedb73dc68c97ed0">PowerFaultDetected</a> : 1;</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__CONTROL.html#a091b4f58383c77f88dd6614437c92e2a">  187</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__SLOT__CONTROL.html#a091b4f58383c77f88dd6614437c92e2a">MrlSensorChanged</a> : 1;</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__CONTROL.html#a809c6226ac0acdfb097c80fee4156a77">  188</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__SLOT__CONTROL.html#a809c6226ac0acdfb097c80fee4156a77">PresenceDetectChanged</a> : 1;</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__CONTROL.html#af0e011339723b40dea8dd3a0552dd68f">  189</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__SLOT__CONTROL.html#af0e011339723b40dea8dd3a0552dd68f">CommandCompletedInterrupt</a> : 1;</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__CONTROL.html#ad3d3e18045e70badc713325a4166f26f">  190</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__SLOT__CONTROL.html#ad3d3e18045e70badc713325a4166f26f">HotPlugInterrupt</a> : 1;</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__CONTROL.html#ab09a6375bb01e9548f065fc5982f00f0">  191</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__SLOT__CONTROL.html#ab09a6375bb01e9548f065fc5982f00f0">AttentionIndicator</a> : 2;</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__CONTROL.html#a657be7bcd68ff5e1301a5f08a98be76c">  192</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__SLOT__CONTROL.html#a657be7bcd68ff5e1301a5f08a98be76c">PowerIndicator</a> : 2;</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__CONTROL.html#a24d2bf33c244f471bf93ca5f0b65c08f">  193</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__SLOT__CONTROL.html#a24d2bf33c244f471bf93ca5f0b65c08f">PowerController</a> : 1;</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__CONTROL.html#aa00a83ae48391ffbf3496412cfa9c793">  194</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__SLOT__CONTROL.html#aa00a83ae48391ffbf3496412cfa9c793">ElectromechanicalInterlock</a> : 1;</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__CONTROL.html#a442df8722dc74b487c8bc63eb60b75e2">  195</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__SLOT__CONTROL.html#a442df8722dc74b487c8bc63eb60b75e2">DataLinkLayerStateChanged</a> : 1;</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__CONTROL.html#a58d6c1e1202cfe12587887319a1a0c8a">  196</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__SLOT__CONTROL.html#a58d6c1e1202cfe12587887319a1a0c8a">Reserved</a> : 3;</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__CONTROL.html#a93a2a91dd91091f6330bea6c83931874">  197</a></span>  } <a class="code hl_variable" href="Acpi10_8h.html#a2837bb93190d393a459df5cba85a2834">Bits</a>;</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__CONTROL.html#a4ad9f21101743a36e8456c60fd74c73e">  198</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>   <a class="code hl_variable" href="unionPCI__REG__PCIE__SLOT__CONTROL.html#a4ad9f21101743a36e8456c60fd74c73e">Uint16</a>;</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>} <a class="code hl_union" href="unionPCI__REG__PCIE__SLOT__CONTROL.html">PCI_REG_PCIE_SLOT_CONTROL</a>;</div>
</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span> </div>
<div class="foldopen" id="foldopen00201" data-start="{" data-end="};">
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__STATUS.html">  201</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__STATUS.html#a05430405e420bf7b14c94de145ceffed">  203</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__SLOT__STATUS.html#a05430405e420bf7b14c94de145ceffed">AttentionButtonPressed</a> : 1;</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__STATUS.html#ab210d7c2d3d05e9ca24462be55fefad0">  204</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__SLOT__STATUS.html#ab210d7c2d3d05e9ca24462be55fefad0">PowerFaultDetected</a> : 1;</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__STATUS.html#a24e684b53dd70affdb1911696f045383">  205</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__SLOT__STATUS.html#a24e684b53dd70affdb1911696f045383">MrlSensorChanged</a> : 1;</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__STATUS.html#a343c85c7b1fc56cf071dd9d36ad57f0b">  206</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__SLOT__STATUS.html#a343c85c7b1fc56cf071dd9d36ad57f0b">PresenceDetectChanged</a> : 1;</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__STATUS.html#ab636c46f21d2125271211ad2d53ba23d">  207</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__SLOT__STATUS.html#ab636c46f21d2125271211ad2d53ba23d">CommandCompleted</a> : 1;</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__STATUS.html#ab04cb5bcb3bc5ed397ef95172f4799f3">  208</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__SLOT__STATUS.html#ab04cb5bcb3bc5ed397ef95172f4799f3">MrlSensor</a> : 1;</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__STATUS.html#af88ec3edbf31ad2f376b5309afebd0d5">  209</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__SLOT__STATUS.html#af88ec3edbf31ad2f376b5309afebd0d5">PresenceDetect</a> : 1;</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__STATUS.html#ae763efc52c116e71976526ad98b14b5f">  210</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__SLOT__STATUS.html#ae763efc52c116e71976526ad98b14b5f">ElectromechanicalInterlock</a> : 1;</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__STATUS.html#ac63ecc07fa1d6b8475cb7e3de2b199e9">  211</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__SLOT__STATUS.html#ac63ecc07fa1d6b8475cb7e3de2b199e9">DataLinkLayerStateChanged</a> : 1;</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__STATUS.html#a91ead9cbf10a079030ad3cc5dca63745">  212</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__SLOT__STATUS.html#a91ead9cbf10a079030ad3cc5dca63745">Reserved</a> : 7;</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__STATUS.html#add69822d3684cbb6d8f12ef3ab8fed45">  213</a></span>  } <a class="code hl_variable" href="Acpi10_8h.html#a2837bb93190d393a459df5cba85a2834">Bits</a>;</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__SLOT__STATUS.html#a8b2359921396fa9b9813e6989901e65d">  214</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>   <a class="code hl_variable" href="unionPCI__REG__PCIE__SLOT__STATUS.html#a8b2359921396fa9b9813e6989901e65d">Uint16</a>;</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>} <a class="code hl_union" href="unionPCI__REG__PCIE__SLOT__STATUS.html">PCI_REG_PCIE_SLOT_STATUS</a>;</div>
</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span> </div>
<div class="foldopen" id="foldopen00217" data-start="{" data-end="};">
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__ROOT__CONTROL.html">  217</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__ROOT__CONTROL.html#a46940bc7ee5df3725a52334977dbf958">  219</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__ROOT__CONTROL.html#a46940bc7ee5df3725a52334977dbf958">SystemErrorOnCorrectableError</a> : 1;</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__ROOT__CONTROL.html#a91e009f4a947b81028003c9b6fbf42fb">  220</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__ROOT__CONTROL.html#a91e009f4a947b81028003c9b6fbf42fb">SystemErrorOnNonFatalError</a> : 1;</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__ROOT__CONTROL.html#a8959ef345862e9f49b9c26c466590cbb">  221</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__ROOT__CONTROL.html#a8959ef345862e9f49b9c26c466590cbb">SystemErrorOnFatalError</a> : 1;</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__ROOT__CONTROL.html#a9fa6b4f901a4f27e488feefabcfb14e9">  222</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__ROOT__CONTROL.html#a9fa6b4f901a4f27e488feefabcfb14e9">PmeInterrupt</a> : 1;</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__ROOT__CONTROL.html#aa8d5efa853c2eb611297e2ed4c886590">  223</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__ROOT__CONTROL.html#aa8d5efa853c2eb611297e2ed4c886590">CrsSoftwareVisibility</a> : 1;</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__ROOT__CONTROL.html#a92e0c8f211038344e7feb4a84153ecef">  224</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__ROOT__CONTROL.html#a92e0c8f211038344e7feb4a84153ecef">Reserved</a> : 11;</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__ROOT__CONTROL.html#a83fde2cb22af9b885ebbd502b0c4a3e1">  225</a></span>  } <a class="code hl_variable" href="Acpi10_8h.html#a2837bb93190d393a459df5cba85a2834">Bits</a>;</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__ROOT__CONTROL.html#ab206155c870239c8c4a9de507d9e6545">  226</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>   <a class="code hl_variable" href="unionPCI__REG__PCIE__ROOT__CONTROL.html#ab206155c870239c8c4a9de507d9e6545">Uint16</a>;</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>} <a class="code hl_union" href="unionPCI__REG__PCIE__ROOT__CONTROL.html">PCI_REG_PCIE_ROOT_CONTROL</a>;</div>
</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span> </div>
<div class="foldopen" id="foldopen00229" data-start="{" data-end="};">
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__ROOT__CAPABILITY.html">  229</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__ROOT__CAPABILITY.html#a9991df693d7eb4da8125920ff40507c7">  231</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__ROOT__CAPABILITY.html#a9991df693d7eb4da8125920ff40507c7">CrsSoftwareVisibility</a> : 1;</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__ROOT__CAPABILITY.html#a0b67d318b73c8d4554026c9cd3022505">  232</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__ROOT__CAPABILITY.html#a0b67d318b73c8d4554026c9cd3022505">Reserved</a> : 15;</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__ROOT__CAPABILITY.html#a78b76b19ba471df88f43001f025bad58">  233</a></span>  } <a class="code hl_variable" href="Acpi10_8h.html#a2837bb93190d393a459df5cba85a2834">Bits</a>;</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__ROOT__CAPABILITY.html#a56ca1830e0689183c230e83ed08707fb">  234</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>   <a class="code hl_variable" href="unionPCI__REG__PCIE__ROOT__CAPABILITY.html#a56ca1830e0689183c230e83ed08707fb">Uint16</a>;</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>} <a class="code hl_union" href="unionPCI__REG__PCIE__ROOT__CAPABILITY.html">PCI_REG_PCIE_ROOT_CAPABILITY</a>;</div>
</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span> </div>
<div class="foldopen" id="foldopen00237" data-start="{" data-end="};">
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__ROOT__STATUS.html">  237</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__ROOT__STATUS.html#adaf05c4db7141e7a85aecd8ebf2ed8c8">  239</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__ROOT__STATUS.html#adaf05c4db7141e7a85aecd8ebf2ed8c8">PmeRequesterId</a> : 16;</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__ROOT__STATUS.html#adace742a1dd47a4346d7258728ce463b">  240</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__ROOT__STATUS.html#adace742a1dd47a4346d7258728ce463b">PmeStatus</a> : 1;</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__ROOT__STATUS.html#a743925cbc5b2119fbe92c6b2cf50221b">  241</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__ROOT__STATUS.html#a743925cbc5b2119fbe92c6b2cf50221b">PmePending</a> : 1;</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__ROOT__STATUS.html#a08dc0fb4aa0b608f59710c88d29a1686">  242</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__ROOT__STATUS.html#a08dc0fb4aa0b608f59710c88d29a1686">Reserved</a> : 14;</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__ROOT__STATUS.html#a16e11162017265d234ff27ee06e4ccf6">  243</a></span>  } <a class="code hl_variable" href="Acpi10_8h.html#a2837bb93190d393a459df5cba85a2834">Bits</a>;</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__ROOT__STATUS.html#afe4e1195bb72bca6126eacce8162a779">  244</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPCI__REG__PCIE__ROOT__STATUS.html#afe4e1195bb72bca6126eacce8162a779">Uint32</a>;</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>} <a class="code hl_union" href="unionPCI__REG__PCIE__ROOT__STATUS.html">PCI_REG_PCIE_ROOT_STATUS</a>;</div>
</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span> </div>
<div class="foldopen" id="foldopen00247" data-start="{" data-end="};">
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html">  247</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a26eaf1009c9e3eb8c8b89886a555b103">  249</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a26eaf1009c9e3eb8c8b89886a555b103">CompletionTimeoutRanges</a> : 4;</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a38786b81cabfac6f5170cf903883d187">  250</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a38786b81cabfac6f5170cf903883d187">CompletionTimeoutDisable</a> : 1;</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a8616fbffa2bc92c44c401394e0a28ed9">  251</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a8616fbffa2bc92c44c401394e0a28ed9">AriForwarding</a> : 1;</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a51fe03dd38463db4310ea75cbd751115">  252</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a51fe03dd38463db4310ea75cbd751115">AtomicOpRouting</a> : 1;</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a7922a4eef3480eece62b875a386b0562">  253</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a7922a4eef3480eece62b875a386b0562">AtomicOp32Completer</a> : 1;</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a10611a25e3797cfb48d9cf4be475d0ea">  254</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a10611a25e3797cfb48d9cf4be475d0ea">AtomicOp64Completer</a> : 1;</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a2853c71114fdd0222d81513bac12ba19">  255</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a2853c71114fdd0222d81513bac12ba19">Cas128Completer</a> : 1;</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a1cc028f9fdf2c3f36dacfc2ba192cdb8">  256</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a1cc028f9fdf2c3f36dacfc2ba192cdb8">NoRoEnabledPrPrPassing</a> : 1;</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a6721d62ddf3b3c1f9164ba3f18f4f324">  257</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a6721d62ddf3b3c1f9164ba3f18f4f324">LtrMechanism</a> : 1;</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#ac95df1e98a2f01e12e751fa64d037316">  258</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#ac95df1e98a2f01e12e751fa64d037316">TphCompleter</a> : 2;</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a853dd462026b47a027dccc88d98e522b">  259</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a853dd462026b47a027dccc88d98e522b">Reserved</a> : 4;</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a4f34000714bced68e822b5411d79a9a3">  260</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a4f34000714bced68e822b5411d79a9a3">Obff</a> : 2;</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a501132e246276b11f4a2c3f588e86928">  261</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a501132e246276b11f4a2c3f588e86928">ExtendedFmtField</a> : 1;</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#abc9d593cd0f87ca8ea21041fb2dc6d5c">  262</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#abc9d593cd0f87ca8ea21041fb2dc6d5c">EndEndTlpPrefix</a> : 1;</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a92f18620c23b5b181e89d851bf09b667">  263</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a92f18620c23b5b181e89d851bf09b667">MaxEndEndTlpPrefixes</a> : 2;</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#acde33de9060e24145b1c66e56108caf0">  264</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#acde33de9060e24145b1c66e56108caf0">Reserved2</a> : 8;</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#af78ef85f15759d19aad4fbed71f6561f">  265</a></span>  } <a class="code hl_variable" href="Acpi10_8h.html#a2837bb93190d393a459df5cba85a2834">Bits</a>;</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#aa580be384ebbb0b7b1427844511575c3">  266</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#aa580be384ebbb0b7b1427844511575c3">Uint32</a>;</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>} <a class="code hl_union" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html">PCI_REG_PCIE_DEVICE_CAPABILITY2</a>;</div>
</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span> </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#ace70efb0ace11a7939621d908deb44f0">  269</a></span><span class="preprocessor">#define PCIE_DEVICE_CAPABILITY_OBFF_MESSAGE BIT0</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#ad8bdefd011b322d0ab7ac87376a39431">  270</a></span><span class="preprocessor">#define PCIE_DEVICE_CAPABILITY_OBFF_WAKE    BIT1</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span> </div>
<div class="foldopen" id="foldopen00272" data-start="{" data-end="};">
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html">  272</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html#a8f95f81a6f0567385ef4b97f05f0cf1d">  274</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html#a8f95f81a6f0567385ef4b97f05f0cf1d">CompletionTimeoutValue</a> : 4;</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html#a35b93a9be833ad2eb37f6ef32dbca00b">  275</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html#a35b93a9be833ad2eb37f6ef32dbca00b">CompletionTimeoutDisable</a> : 1;</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html#ad606d8dfcb69b581c1f01a62809f1151">  276</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html#ad606d8dfcb69b581c1f01a62809f1151">AriForwarding</a> : 1;</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html#ac335cacacb07a20e7c0de0214090877d">  277</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html#ac335cacacb07a20e7c0de0214090877d">AtomicOpRequester</a> : 1;</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html#ae349b8acebfcdf3b1799b90ac7ce9211">  278</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html#ae349b8acebfcdf3b1799b90ac7ce9211">AtomicOpEgressBlocking</a> : 1;</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html#a87c0bd772467a2151c2df1719e6ffdde">  279</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html#a87c0bd772467a2151c2df1719e6ffdde">IdoRequest</a> : 1;</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html#a6c20baa3845f87898e34e15f4dff4753">  280</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html#a6c20baa3845f87898e34e15f4dff4753">IdoCompletion</a> : 1;</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html#a0c2a4d9ef2c30b462a85ad5b422bfe2e">  281</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html#a0c2a4d9ef2c30b462a85ad5b422bfe2e">LtrMechanism</a> : 2;</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html#a67c2ffffc91e17768d5530dc7f3cf65c">  282</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html#a67c2ffffc91e17768d5530dc7f3cf65c">Reserved</a> : 2;</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html#a6be32270b971f836e0071e556ee154f8">  283</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html#a6be32270b971f836e0071e556ee154f8">Obff</a> : 2;</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html#ad5eadbcff7604450f10a5b783bdc5526">  284</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html#ad5eadbcff7604450f10a5b783bdc5526">EndEndTlpPrefixBlocking</a> : 1;</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html#a09683f0ca63ec9894f62018a15491e40">  285</a></span>  } <a class="code hl_variable" href="Acpi10_8h.html#a2837bb93190d393a459df5cba85a2834">Bits</a>;</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html#a6ee8ec72b16e2f1ab2a0e4defd73f29c">  286</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>   <a class="code hl_variable" href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html#a6ee8ec72b16e2f1ab2a0e4defd73f29c">Uint16</a>;</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>} <a class="code hl_union" href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html">PCI_REG_PCIE_DEVICE_CONTROL2</a>;</div>
</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#ac321dec07be1dd546c686606234071a9">  289</a></span><span class="preprocessor">#define PCIE_COMPLETION_TIMEOUT_50US_50MS   0</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a273b623b4dd12361a51ef62782746b9d">  290</a></span><span class="preprocessor">#define PCIE_COMPLETION_TIMEOUT_50US_100US  1</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a8986439d9edf818dff90bec0b5f1e010">  291</a></span><span class="preprocessor">#define PCIE_COMPLETION_TIMEOUT_1MS_10MS    2</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a309fb1886c4f785dad993b305952f207">  292</a></span><span class="preprocessor">#define PCIE_COMPLETION_TIMEOUT_16MS_55MS   5</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a6c496affdc399f58fac0ff70d926bd6f">  293</a></span><span class="preprocessor">#define PCIE_COMPLETION_TIMEOUT_65MS_210MS  6</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a73df5eb0684126e5206aebb66d9a43af">  294</a></span><span class="preprocessor">#define PCIE_COMPLETION_TIMEOUT_260MS_900MS 9</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a3ee0803047479a419a53d62bc500e581">  295</a></span><span class="preprocessor">#define PCIE_COMPLETION_TIMEOUT_1S_3_5S     10</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a3308d39f83aeb8007279e650d1c1c332">  296</a></span><span class="preprocessor">#define PCIE_COMPLETION_TIMEOUT_4S_13S      13</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a6f407fcfcdbe821ca0a2d6669ef006e4">  297</a></span><span class="preprocessor">#define PCIE_COMPLETION_TIMEOUT_17S_64S     14</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span> </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#aa5503d061f7011f3aa1ef4867f8e21eb">  299</a></span><span class="preprocessor">#define PCIE_DEVICE_CONTROL_OBFF_DISABLED  0</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a866b57b1a24487a358e6903370a8078b">  300</a></span><span class="preprocessor">#define PCIE_DEVICE_CONTROL_OBFF_MESSAGE_A 1</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a54a63046a2f48a093805e4e67d6371b0">  301</a></span><span class="preprocessor">#define PCIE_DEVICE_CONTROL_OBFF_MESSAGE_B 2</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#ab300755b31f7d174564f510c3fcc2ead">  302</a></span><span class="preprocessor">#define PCIE_DEVICE_CONTROL_OBFF_WAKE      3</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span> </div>
<div class="foldopen" id="foldopen00304" data-start="{" data-end="};">
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CAPABILITY2.html">  304</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CAPABILITY2.html#a487cb73e05786de261489e1a1cdeaf3c">  306</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CAPABILITY2.html#a487cb73e05786de261489e1a1cdeaf3c">Reserved</a> : 1;</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CAPABILITY2.html#ae4dc5b76bdbbde7250ef674e027f2413">  307</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CAPABILITY2.html#ae4dc5b76bdbbde7250ef674e027f2413">LinkSpeedsVector</a> : 7;</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CAPABILITY2.html#abd17910ad276ec24a6fc98c172758fe6">  308</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CAPABILITY2.html#abd17910ad276ec24a6fc98c172758fe6">Crosslink</a> : 1;</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CAPABILITY2.html#a18a30d42932a94d344c7cef82baad0e7">  309</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CAPABILITY2.html#a18a30d42932a94d344c7cef82baad0e7">Reserved2</a> : 23;</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CAPABILITY2.html#a9e1225e238f26d8a5fa8861aaa6b6366">  310</a></span>  } <a class="code hl_variable" href="Acpi10_8h.html#a2837bb93190d393a459df5cba85a2834">Bits</a>;</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CAPABILITY2.html#a9c7d92279139ef7636cd0814ce095a84">  311</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CAPABILITY2.html#a9c7d92279139ef7636cd0814ce095a84">Uint32</a>;</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>} <a class="code hl_union" href="unionPCI__REG__PCIE__LINK__CAPABILITY2.html">PCI_REG_PCIE_LINK_CAPABILITY2</a>;</div>
</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span> </div>
<div class="foldopen" id="foldopen00314" data-start="{" data-end="};">
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CONTROL2.html">  314</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CONTROL2.html#a07ebead6000db3bf8284c01ae3ba91bb">  316</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CONTROL2.html#a07ebead6000db3bf8284c01ae3ba91bb">TargetLinkSpeed</a> : 4;</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CONTROL2.html#ada6e17c5cace07c6454f15e2527c9b61">  317</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CONTROL2.html#ada6e17c5cace07c6454f15e2527c9b61">EnterCompliance</a> : 1;</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CONTROL2.html#aed28406539e182a892c48f421a0ae685">  318</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CONTROL2.html#aed28406539e182a892c48f421a0ae685">HardwareAutonomousSpeedDisable</a> : 1;</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CONTROL2.html#a4108fcba720567c13cc2393234b970e4">  319</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CONTROL2.html#a4108fcba720567c13cc2393234b970e4">SelectableDeemphasis</a> : 1;</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CONTROL2.html#ae94eeb1d1565355b6b4c286c9acabde5">  320</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CONTROL2.html#ae94eeb1d1565355b6b4c286c9acabde5">TransmitMargin</a> : 3;</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CONTROL2.html#ab3d0d8bb224c2d50c29f5539082eabd2">  321</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CONTROL2.html#ab3d0d8bb224c2d50c29f5539082eabd2">EnterModifiedCompliance</a> : 1;</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CONTROL2.html#a318eb62c143e6fb655684f849342f267">  322</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CONTROL2.html#a318eb62c143e6fb655684f849342f267">ComplianceSos</a> : 1;</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CONTROL2.html#a4e9178f1e3afaf3f218528459bef3309">  323</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CONTROL2.html#a4e9178f1e3afaf3f218528459bef3309">CompliancePresetDeemphasis</a> : 4;</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CONTROL2.html#a1fcb72242e933ea6294b9f7765dcc1c5">  324</a></span>  } <a class="code hl_variable" href="Acpi10_8h.html#a2837bb93190d393a459df5cba85a2834">Bits</a>;</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__CONTROL2.html#ab9c97bf49547fdf5ccf0822af3ec9ec5">  325</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>   <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__CONTROL2.html#ab9c97bf49547fdf5ccf0822af3ec9ec5">Uint16</a>;</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>} <a class="code hl_union" href="unionPCI__REG__PCIE__LINK__CONTROL2.html">PCI_REG_PCIE_LINK_CONTROL2</a>;</div>
</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span> </div>
<div class="foldopen" id="foldopen00328" data-start="{" data-end="};">
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__STATUS2.html">  328</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__STATUS2.html#aabb263f81dae4c1adafb664882953faa">  330</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__STATUS2.html#aabb263f81dae4c1adafb664882953faa">CurrentDeemphasisLevel</a> : 1;</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__STATUS2.html#a0a8cffda9f11101c090840f26f0a8df4">  331</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__STATUS2.html#a0a8cffda9f11101c090840f26f0a8df4">EqualizationComplete</a> : 1;</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__STATUS2.html#af5d202d9ad70c2a5bd63076be8ac8e35">  332</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__STATUS2.html#af5d202d9ad70c2a5bd63076be8ac8e35">EqualizationPhase1Successful</a> : 1;</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__STATUS2.html#a98ca9d02e8df537c2158605b3e867a18">  333</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__STATUS2.html#a98ca9d02e8df537c2158605b3e867a18">EqualizationPhase2Successful</a> : 1;</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__STATUS2.html#a53f1647f6c5af5c74c43b5d3ec4ca601">  334</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__STATUS2.html#a53f1647f6c5af5c74c43b5d3ec4ca601">EqualizationPhase3Successful</a> : 1;</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__STATUS2.html#a4db2e456a39fdb1dfda1751cca01ce81">  335</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__STATUS2.html#a4db2e456a39fdb1dfda1751cca01ce81">LinkEqualizationRequest</a> : 1;</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__STATUS2.html#acce9075fcebf4d150df04587167ef639">  336</a></span>    <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__STATUS2.html#acce9075fcebf4d150df04587167ef639">Reserved</a> : 10;</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__STATUS2.html#aac41eaae5d4886a4c8a348fff1cd0079">  337</a></span>  } <a class="code hl_variable" href="Acpi10_8h.html#a2837bb93190d393a459df5cba85a2834">Bits</a>;</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="unionPCI__REG__PCIE__LINK__STATUS2.html#ac4a3ce15172b5cbdecad55d01edccbae">  338</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>   <a class="code hl_variable" href="unionPCI__REG__PCIE__LINK__STATUS2.html#ac4a3ce15172b5cbdecad55d01edccbae">Uint16</a>;</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>} <a class="code hl_union" href="unionPCI__REG__PCIE__LINK__STATUS2.html">PCI_REG_PCIE_LINK_STATUS2</a>;</div>
</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span> </div>
<div class="foldopen" id="foldopen00341" data-start="{" data-end="};">
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="structPCI__CAPABILITY__PCIEXP.html">  341</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="structPCI__CAPABILITY__PCIEXP.html#a01f164ca9a48363c5f752a25f1fdf7c8">  342</a></span>  <a class="code hl_struct" href="structEFI__PCI__CAPABILITY__HDR.html">EFI_PCI_CAPABILITY_HDR</a>          <a class="code hl_variable" href="structPCI__CAPABILITY__PCIEXP.html#a01f164ca9a48363c5f752a25f1fdf7c8">Hdr</a>;</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="structPCI__CAPABILITY__PCIEXP.html#a751d905cc22963de802ddeac0710506c">  343</a></span>  <a class="code hl_union" href="unionPCI__REG__PCIE__CAPABILITY.html">PCI_REG_PCIE_CAPABILITY</a>         <a class="code hl_variable" href="structPCI__CAPABILITY__PCIEXP.html#a751d905cc22963de802ddeac0710506c">Capability</a>;</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="structPCI__CAPABILITY__PCIEXP.html#afd1fcf77a705d6c28aeff6ef274f6718">  344</a></span>  <a class="code hl_union" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html">PCI_REG_PCIE_DEVICE_CAPABILITY</a>  <a class="code hl_variable" href="structPCI__CAPABILITY__PCIEXP.html#afd1fcf77a705d6c28aeff6ef274f6718">DeviceCapability</a>;</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="structPCI__CAPABILITY__PCIEXP.html#acd664d358909af397ba77591f1707e6d">  345</a></span>  <a class="code hl_union" href="unionPCI__REG__PCIE__DEVICE__CONTROL.html">PCI_REG_PCIE_DEVICE_CONTROL</a>     <a class="code hl_variable" href="structPCI__CAPABILITY__PCIEXP.html#acd664d358909af397ba77591f1707e6d">DeviceControl</a>;</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="structPCI__CAPABILITY__PCIEXP.html#a1136aaf47b19e6d9ae74c338d8425f14">  346</a></span>  <a class="code hl_union" href="unionPCI__REG__PCIE__DEVICE__STATUS.html">PCI_REG_PCIE_DEVICE_STATUS</a>      <a class="code hl_variable" href="structPCI__CAPABILITY__PCIEXP.html#a1136aaf47b19e6d9ae74c338d8425f14">DeviceStatus</a>;</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="structPCI__CAPABILITY__PCIEXP.html#a442703fe3dc02e91d44a3cb42fdf58ab">  347</a></span>  <a class="code hl_union" href="unionPCI__REG__PCIE__LINK__CAPABILITY.html">PCI_REG_PCIE_LINK_CAPABILITY</a>    <a class="code hl_variable" href="structPCI__CAPABILITY__PCIEXP.html#a442703fe3dc02e91d44a3cb42fdf58ab">LinkCapability</a>;</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="structPCI__CAPABILITY__PCIEXP.html#a64d854637cfe5e8cec1ddfa752e6607c">  348</a></span>  <a class="code hl_union" href="unionPCI__REG__PCIE__LINK__CONTROL.html">PCI_REG_PCIE_LINK_CONTROL</a>       <a class="code hl_variable" href="structPCI__CAPABILITY__PCIEXP.html#a64d854637cfe5e8cec1ddfa752e6607c">LinkControl</a>;</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="structPCI__CAPABILITY__PCIEXP.html#adbee18fb20a8a8412aefa3a05ffd973d">  349</a></span>  <a class="code hl_union" href="unionPCI__REG__PCIE__LINK__STATUS.html">PCI_REG_PCIE_LINK_STATUS</a>        <a class="code hl_variable" href="structPCI__CAPABILITY__PCIEXP.html#adbee18fb20a8a8412aefa3a05ffd973d">LinkStatus</a>;</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="structPCI__CAPABILITY__PCIEXP.html#a5ad61f5b97195bef30b686f7cd764218">  350</a></span>  <a class="code hl_union" href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html">PCI_REG_PCIE_SLOT_CAPABILITY</a>    <a class="code hl_variable" href="structPCI__CAPABILITY__PCIEXP.html#a5ad61f5b97195bef30b686f7cd764218">SlotCapability</a>;</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="structPCI__CAPABILITY__PCIEXP.html#a599ea70f9c7b4cad29b65fce786856c7">  351</a></span>  <a class="code hl_union" href="unionPCI__REG__PCIE__SLOT__CONTROL.html">PCI_REG_PCIE_SLOT_CONTROL</a>       <a class="code hl_variable" href="structPCI__CAPABILITY__PCIEXP.html#a599ea70f9c7b4cad29b65fce786856c7">SlotControl</a>;</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="structPCI__CAPABILITY__PCIEXP.html#ab7cb84220917e62e72403fdd31bd9960">  352</a></span>  <a class="code hl_union" href="unionPCI__REG__PCIE__SLOT__STATUS.html">PCI_REG_PCIE_SLOT_STATUS</a>        <a class="code hl_variable" href="structPCI__CAPABILITY__PCIEXP.html#ab7cb84220917e62e72403fdd31bd9960">SlotStatus</a>;</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="structPCI__CAPABILITY__PCIEXP.html#a9e9b0ee991fe224f7d442e30d19a5324">  353</a></span>  <a class="code hl_union" href="unionPCI__REG__PCIE__ROOT__CONTROL.html">PCI_REG_PCIE_ROOT_CONTROL</a>       <a class="code hl_variable" href="structPCI__CAPABILITY__PCIEXP.html#a9e9b0ee991fe224f7d442e30d19a5324">RootControl</a>;</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="structPCI__CAPABILITY__PCIEXP.html#ad012c7a6372cb1b250b8b34b4f9c295f">  354</a></span>  <a class="code hl_union" href="unionPCI__REG__PCIE__ROOT__CAPABILITY.html">PCI_REG_PCIE_ROOT_CAPABILITY</a>    <a class="code hl_variable" href="structPCI__CAPABILITY__PCIEXP.html#ad012c7a6372cb1b250b8b34b4f9c295f">RootCapability</a>;</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="structPCI__CAPABILITY__PCIEXP.html#a939b6f6bf7ebea13e684836b8a331a69">  355</a></span>  <a class="code hl_union" href="unionPCI__REG__PCIE__ROOT__STATUS.html">PCI_REG_PCIE_ROOT_STATUS</a>        <a class="code hl_variable" href="structPCI__CAPABILITY__PCIEXP.html#a939b6f6bf7ebea13e684836b8a331a69">RootStatus</a>;</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="structPCI__CAPABILITY__PCIEXP.html#a5a925eec0fd935725ab6c04450b74468">  356</a></span>  <a class="code hl_union" href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html">PCI_REG_PCIE_DEVICE_CAPABILITY2</a> <a class="code hl_variable" href="structPCI__CAPABILITY__PCIEXP.html#a5a925eec0fd935725ab6c04450b74468">DeviceCapability2</a>;</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="structPCI__CAPABILITY__PCIEXP.html#a45f2d4f6f16a972a7b5d4994963f1500">  357</a></span>  <a class="code hl_union" href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html">PCI_REG_PCIE_DEVICE_CONTROL2</a>    <a class="code hl_variable" href="structPCI__CAPABILITY__PCIEXP.html#a45f2d4f6f16a972a7b5d4994963f1500">DeviceControl2</a>;</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="structPCI__CAPABILITY__PCIEXP.html#a2db5d6959e023faf785a8aa19b3181a1">  358</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>                          <a class="code hl_variable" href="structPCI__CAPABILITY__PCIEXP.html#a2db5d6959e023faf785a8aa19b3181a1">DeviceStatus2</a>;</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="structPCI__CAPABILITY__PCIEXP.html#ae9b1636158f751782683a176fd35e190">  359</a></span>  <a class="code hl_union" href="unionPCI__REG__PCIE__LINK__CAPABILITY2.html">PCI_REG_PCIE_LINK_CAPABILITY2</a>   <a class="code hl_variable" href="structPCI__CAPABILITY__PCIEXP.html#ae9b1636158f751782683a176fd35e190">LinkCapability2</a>;</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="structPCI__CAPABILITY__PCIEXP.html#a52e7bfce3aeb606182edc998141e2b5a">  360</a></span>  <a class="code hl_union" href="unionPCI__REG__PCIE__LINK__CONTROL2.html">PCI_REG_PCIE_LINK_CONTROL2</a>      <a class="code hl_variable" href="structPCI__CAPABILITY__PCIEXP.html#a52e7bfce3aeb606182edc998141e2b5a">LinkControl2</a>;</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="structPCI__CAPABILITY__PCIEXP.html#a4c60ab4cc1b6ac43a496cd5e13f51ac5">  361</a></span>  <a class="code hl_union" href="unionPCI__REG__PCIE__LINK__STATUS2.html">PCI_REG_PCIE_LINK_STATUS2</a>       <a class="code hl_variable" href="structPCI__CAPABILITY__PCIEXP.html#a4c60ab4cc1b6ac43a496cd5e13f51ac5">LinkStatus2</a>;</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="structPCI__CAPABILITY__PCIEXP.html#ae2f7f883baf1b58013da3c54d74e7e57">  362</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                          <a class="code hl_variable" href="structPCI__CAPABILITY__PCIEXP.html#ae2f7f883baf1b58013da3c54d74e7e57">SlotCapability2</a>;</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="structPCI__CAPABILITY__PCIEXP.html#a6de099e2049d88cfc707e3ad45a71dff">  363</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>                          <a class="code hl_variable" href="structPCI__CAPABILITY__PCIEXP.html#a6de099e2049d88cfc707e3ad45a71dff">SlotControl2</a>;</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="structPCI__CAPABILITY__PCIEXP.html#a93ca44f7393e9077224577b40b342f72">  364</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>                          <a class="code hl_variable" href="structPCI__CAPABILITY__PCIEXP.html#a93ca44f7393e9077224577b40b342f72">SlotStatus2</a>;</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>} <a class="code hl_struct" href="structPCI__CAPABILITY__PCIEXP.html">PCI_CAPABILITY_PCIEXP</a>;</div>
</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span> </div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a2847f4e05ae1b72e33cd041d7a31d8d2">  367</a></span><span class="preprocessor">#define EFI_PCIE_CAPABILITY_BASE_OFFSET                             0x100</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#aa7943ae11fe94d0c0eef128b1a85a674">  368</a></span><span class="preprocessor">#define EFI_PCIE_CAPABILITY_ID_SRIOV_CONTROL_ARI_HIERARCHY          0x10</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a1fac5cde0d3f507171733161a496a55f">  369</a></span><span class="preprocessor">#define EFI_PCIE_CAPABILITY_DEVICE_CAPABILITIES_2_OFFSET            0x24</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#ad992814a3442f6b513726dff55b7ed53">  370</a></span><span class="preprocessor">#define EFI_PCIE_CAPABILITY_DEVICE_CAPABILITIES_2_ARI_FORWARDING    0x20</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#af857630d27f392d8330afdb400a96693">  371</a></span><span class="preprocessor">#define EFI_PCIE_CAPABILITY_DEVICE_CONTROL_2_OFFSET                 0x28</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#aaf50700ef3f86b8b72b4f06d33d61799">  372</a></span><span class="preprocessor">#define EFI_PCIE_CAPABILITY_DEVICE_CONTROL_2_ARI_FORWARDING         0x20</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span> </div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment">//</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">// for SR-IOV</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment">//</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a172f61a4b7118351b2baf5a47b1ba514">  377</a></span><span class="preprocessor">#define EFI_PCIE_CAPABILITY_ID_ARI        0x0E</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a9a968e8a79f17326afee21cfe8db45c3">  378</a></span><span class="preprocessor">#define EFI_PCIE_CAPABILITY_ID_ATS        0x0F</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a26dc825a8f78410bc67483fc5c1d46ab">  379</a></span><span class="preprocessor">#define EFI_PCIE_CAPABILITY_ID_SRIOV      0x10</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a4d012f1edb6a384d7af2241c9c892dce">  380</a></span><span class="preprocessor">#define EFI_PCIE_CAPABILITY_ID_MRIOV      0x11</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span> </div>
<div class="foldopen" id="foldopen00382" data-start="{" data-end="};">
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="structSR__IOV__CAPABILITY__REGISTER.html">  382</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="structSR__IOV__CAPABILITY__REGISTER.html#a12664024e76e4a0f850b8da374a8eea4">  383</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>  <a class="code hl_variable" href="structSR__IOV__CAPABILITY__REGISTER.html#a12664024e76e4a0f850b8da374a8eea4">CapabilityHeader</a>;</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="structSR__IOV__CAPABILITY__REGISTER.html#a9b3e3837e8effa131ec638b2a2e03aa6">  384</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>  <a class="code hl_variable" href="structSR__IOV__CAPABILITY__REGISTER.html#a9b3e3837e8effa131ec638b2a2e03aa6">Capability</a>;</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="structSR__IOV__CAPABILITY__REGISTER.html#aff8c9f787156e5384dcf7c4f0b4f9f97">  385</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>  <a class="code hl_variable" href="structSR__IOV__CAPABILITY__REGISTER.html#aff8c9f787156e5384dcf7c4f0b4f9f97">Control</a>;</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="structSR__IOV__CAPABILITY__REGISTER.html#a18989f3fc8f0fcfbcf93f09266dbcea7">  386</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>  <a class="code hl_variable" href="structSR__IOV__CAPABILITY__REGISTER.html#a18989f3fc8f0fcfbcf93f09266dbcea7">Status</a>;</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="structSR__IOV__CAPABILITY__REGISTER.html#a339231b0330cb92cbc2b888b3da72f49">  387</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>  <a class="code hl_variable" href="structSR__IOV__CAPABILITY__REGISTER.html#a339231b0330cb92cbc2b888b3da72f49">InitialVFs</a>;</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="structSR__IOV__CAPABILITY__REGISTER.html#a64a1e6de954d3b86ba1ba6c36d0b9523">  388</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>  <a class="code hl_variable" href="structSR__IOV__CAPABILITY__REGISTER.html#a64a1e6de954d3b86ba1ba6c36d0b9523">TotalVFs</a>;</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="structSR__IOV__CAPABILITY__REGISTER.html#a62062093d3b7c6b86ef0a25db9c3f18e">  389</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>  <a class="code hl_variable" href="structSR__IOV__CAPABILITY__REGISTER.html#a62062093d3b7c6b86ef0a25db9c3f18e">NumVFs</a>;</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="structSR__IOV__CAPABILITY__REGISTER.html#a75faf3f2d1fc3891f5e460bc3bebb6b9">  390</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>   <a class="code hl_variable" href="structSR__IOV__CAPABILITY__REGISTER.html#a75faf3f2d1fc3891f5e460bc3bebb6b9">FunctionDependencyLink</a>;</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="structSR__IOV__CAPABILITY__REGISTER.html#a9b9ea9030fbdc7af51c4b4d3ca049588">  391</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>   <a class="code hl_variable" href="structSR__IOV__CAPABILITY__REGISTER.html#a9b9ea9030fbdc7af51c4b4d3ca049588">Reserved0</a>;</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="structSR__IOV__CAPABILITY__REGISTER.html#a7c7f848c3c952a5848d2d7c745d73e55">  392</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>  <a class="code hl_variable" href="structSR__IOV__CAPABILITY__REGISTER.html#a7c7f848c3c952a5848d2d7c745d73e55">FirstVFOffset</a>;</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="structSR__IOV__CAPABILITY__REGISTER.html#a0b4b28c2a0ab2f9a212c40a02cb653a7">  393</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>  <a class="code hl_variable" href="structSR__IOV__CAPABILITY__REGISTER.html#a0b4b28c2a0ab2f9a212c40a02cb653a7">VFStride</a>;</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="structSR__IOV__CAPABILITY__REGISTER.html#a1050a4781c9ab96de5218e9264a79cc9">  394</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>  <a class="code hl_variable" href="structSR__IOV__CAPABILITY__REGISTER.html#a1050a4781c9ab96de5218e9264a79cc9">Reserved1</a>;</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="structSR__IOV__CAPABILITY__REGISTER.html#a8fa067f8a3a7578d796193b7f7a1aaab">  395</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>  <a class="code hl_variable" href="structSR__IOV__CAPABILITY__REGISTER.html#a8fa067f8a3a7578d796193b7f7a1aaab">VFDeviceID</a>;</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="structSR__IOV__CAPABILITY__REGISTER.html#a176187ca0915eac2d26b8a1a70b0118b">  396</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>  <a class="code hl_variable" href="structSR__IOV__CAPABILITY__REGISTER.html#a176187ca0915eac2d26b8a1a70b0118b">SupportedPageSize</a>;</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="structSR__IOV__CAPABILITY__REGISTER.html#a9cbf1b90d9184f6132f3a4a24db7c1c6">  397</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>  <a class="code hl_variable" href="structSR__IOV__CAPABILITY__REGISTER.html#a9cbf1b90d9184f6132f3a4a24db7c1c6">SystemPageSize</a>;</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="structSR__IOV__CAPABILITY__REGISTER.html#a51ce9685261dd773373d2a49c617cb0e">  398</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>  VFBar[6];</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="structSR__IOV__CAPABILITY__REGISTER.html#a78ca688e6f64102be6cb57a1e565a7e8">  399</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>  <a class="code hl_variable" href="structSR__IOV__CAPABILITY__REGISTER.html#a78ca688e6f64102be6cb57a1e565a7e8">VFMigrationStateArrayOffset</a>;</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>} <a class="code hl_struct" href="structSR__IOV__CAPABILITY__REGISTER.html">SR_IOV_CAPABILITY_REGISTER</a>;</div>
</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span> </div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a85886e2398745fa352c6afbc47b0999b">  402</a></span><span class="preprocessor">#define EFI_PCIE_CAPABILITY_ID_SRIOV_CAPABILITIES               0x04</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a85f5b40a7d1157985ddec4e4844718b1">  403</a></span><span class="preprocessor">#define EFI_PCIE_CAPABILITY_ID_SRIOV_CONTROL                    0x08</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a0b287beee8ea68d5d587a6e4a6a4beb2">  404</a></span><span class="preprocessor">#define EFI_PCIE_CAPABILITY_ID_SRIOV_STATUS                     0x0A</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a639e6805aafee44e008224b446c45440">  405</a></span><span class="preprocessor">#define EFI_PCIE_CAPABILITY_ID_SRIOV_INITIALVFS                 0x0C</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a661ee7d7c7481c9c6a4a5679e703b423">  406</a></span><span class="preprocessor">#define EFI_PCIE_CAPABILITY_ID_SRIOV_TOTALVFS                   0x0E</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a980d8f1d0d830f79b474debf46adf0bf">  407</a></span><span class="preprocessor">#define EFI_PCIE_CAPABILITY_ID_SRIOV_NUMVFS                     0x10</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#ace24e8439e328dddd8b0d8a78c89a86f">  408</a></span><span class="preprocessor">#define EFI_PCIE_CAPABILITY_ID_SRIOV_FUNCTION_DEPENDENCY_LINK   0x12</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#aeb7131be827f360f65e362257bd4dc79">  409</a></span><span class="preprocessor">#define EFI_PCIE_CAPABILITY_ID_SRIOV_FIRSTVF                    0x14</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a407c40dd7f8ccd29958dcde6f111db3c">  410</a></span><span class="preprocessor">#define EFI_PCIE_CAPABILITY_ID_SRIOV_VFSTRIDE                   0x16</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a38fe4252eef5a328ff48adb80ed44ba1">  411</a></span><span class="preprocessor">#define EFI_PCIE_CAPABILITY_ID_SRIOV_VFDEVICEID                 0x1A</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a8c64b8ae532308afede2ad7f44435d3f">  412</a></span><span class="preprocessor">#define EFI_PCIE_CAPABILITY_ID_SRIOV_SUPPORTED_PAGE_SIZE        0x1C</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a911bc66ac7f7e5077042c3d20076939a">  413</a></span><span class="preprocessor">#define EFI_PCIE_CAPABILITY_ID_SRIOV_SYSTEM_PAGE_SIZE           0x20</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a0389382337e28dbd9699c3286337c38e">  414</a></span><span class="preprocessor">#define EFI_PCIE_CAPABILITY_ID_SRIOV_BAR0                       0x24</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#ae2565b6dd3874289f693c9dc01dc5f86">  415</a></span><span class="preprocessor">#define EFI_PCIE_CAPABILITY_ID_SRIOV_BAR1                       0x28</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#ad007856fe955e9308e72470e9aa7f702">  416</a></span><span class="preprocessor">#define EFI_PCIE_CAPABILITY_ID_SRIOV_BAR2                       0x2C</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a48f82162ad94e9d6a344f7c1fdc70939">  417</a></span><span class="preprocessor">#define EFI_PCIE_CAPABILITY_ID_SRIOV_BAR3                       0x30</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a3580fb33f8ea58e1b0d91543d605aa15">  418</a></span><span class="preprocessor">#define EFI_PCIE_CAPABILITY_ID_SRIOV_BAR4                       0x34</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a0deb19e5990606a78d1f1dfce2844e2e">  419</a></span><span class="preprocessor">#define EFI_PCIE_CAPABILITY_ID_SRIOV_BAR5                       0x38</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#af07f6099c7275f130b3474e6dc53589d">  420</a></span><span class="preprocessor">#define EFI_PCIE_CAPABILITY_ID_SRIOV_VF_MIGRATION_STATE         0x3C</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span> </div>
<div class="foldopen" id="foldopen00422" data-start="{" data-end="};">
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__HEADER.html">  422</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__HEADER.html#a40770a622c44223026f543fd03e5bdcd">  423</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__HEADER.html#a40770a622c44223026f543fd03e5bdcd">CapabilityId</a>:16;</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__HEADER.html#a6e7fc637c3eadb3bf35db667fddf435d">  424</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__HEADER.html#a6e7fc637c3eadb3bf35db667fddf435d">CapabilityVersion</a>:4;</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__HEADER.html#af29367fa49df8b9e530d8d2c7388ff30">  425</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__HEADER.html#af29367fa49df8b9e530d8d2c7388ff30">NextCapabilityOffset</a>:12;</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>} <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__HEADER.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER</a>;</div>
</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span> </div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#afc79d805ab37054db7de3582d9a2f407">  428</a></span><span class="preprocessor">#define PCI_EXP_EXT_HDR PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span> </div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#ac36d7a616b2998880be8df3a9aaf4d75">  430</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_ADVANCED_ERROR_REPORTING_ID   0x0001</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a3f41e27bbb50b2e84838c0e17fff13d2">  431</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_ADVANCED_ERROR_REPORTING_VER1 0x1</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#ad5dc1e2c80276bfa0cf0dbbedd6e16af">  432</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_ADVANCED_ERROR_REPORTING_VER2 0x2</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span> </div>
<div class="foldopen" id="foldopen00434" data-start="{" data-end="};">
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html">  434</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#ab20489370b7d7299aa6fa7d1d606aaed">  436</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#ab20489370b7d7299aa6fa7d1d606aaed">Undefined</a> : 1;</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a38df78b80b9bbefdf448cc013bb088b2">  437</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a38df78b80b9bbefdf448cc013bb088b2">Reserved</a> : 3;</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#af0769c66e92f24d8cf5d60759a42c536">  438</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#af0769c66e92f24d8cf5d60759a42c536">DataLinkProtocolError</a> : 1;</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a399794deadeb8cd5b1307fc2a11166a7">  439</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a399794deadeb8cd5b1307fc2a11166a7">SurpriseDownError</a> : 1;</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#ac7de667a68b7992bff737f25a5a60aab">  440</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#ac7de667a68b7992bff737f25a5a60aab">Reserved2</a> : 6;</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#af0f37439b07b262a075624cdc6d48644">  441</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#af0f37439b07b262a075624cdc6d48644">PoisonedTlp</a> : 1;</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a7bd1b8774be8abaf9febe7f0c4d9d1c5">  442</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a7bd1b8774be8abaf9febe7f0c4d9d1c5">FlowControlProtocolError</a> : 1;</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#ad546cd1e1acdd2cd8c216eb75554cf55">  443</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#ad546cd1e1acdd2cd8c216eb75554cf55">CompletionTimeout</a> : 1;</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a7caab95f60b089ce3443943ee3f0d08b">  444</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a7caab95f60b089ce3443943ee3f0d08b">CompleterAbort</a> : 1;</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a8ee3f33977c2e4e44e6db8edfff3f40a">  445</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a8ee3f33977c2e4e44e6db8edfff3f40a">UnexpectedCompletion</a> : 1;</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a95e9ad6d87469538aebeb907a229d0e8">  446</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a95e9ad6d87469538aebeb907a229d0e8">ReceiverOverflow</a> : 1;</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a887f239946d1b4c63d611f07c6a3efe4">  447</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a887f239946d1b4c63d611f07c6a3efe4">MalformedTlp</a> : 1;</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a805771d7705114a252e69d7d176fb3de">  448</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a805771d7705114a252e69d7d176fb3de">EcrcError</a> : 1;</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#aa4bb3143bb69a2fdb4bc9254185613b1">  449</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#aa4bb3143bb69a2fdb4bc9254185613b1">UnsupportedRequestError</a> : 1;</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a0e0a52278503f04c9bf00a0304a7144b">  450</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a0e0a52278503f04c9bf00a0304a7144b">AcsVoilation</a> : 1;</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a2714730569ec3de8f70f965120c7491f">  451</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a2714730569ec3de8f70f965120c7491f">UncorrectableInternalError</a> : 1;</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a04583bcef701018b8f8e5fee4fd1044f">  452</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a04583bcef701018b8f8e5fee4fd1044f">McBlockedTlp</a> : 1;</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a35a3b01f19afeebcd78a403cbff2ee29">  453</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a35a3b01f19afeebcd78a403cbff2ee29">AtomicOpEgressBlocked</a> : 1;</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a5eb6fdf46d4211651e7215a04cd0fa68">  454</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a5eb6fdf46d4211651e7215a04cd0fa68">TlpPrefixBlockedError</a> : 1;</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a98fabdbbde64c7706d4bf31d067ed247">  455</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a98fabdbbde64c7706d4bf31d067ed247">Reserved3</a> : 6;</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a9ba64db10d7179f4d7a8a91bfcf9e9b1">  456</a></span>  } <a class="code hl_variable" href="Acpi10_8h.html#a2837bb93190d393a459df5cba85a2834">Bits</a>;</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#ad77072a9253ecaecd6c4937e00be0fe4">  457</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#ad77072a9253ecaecd6c4937e00be0fe4">Uint32</a>;</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>} <a class="code hl_union" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html">PCI_EXPRESS_REG_UNCORRECTABLE_ERROR</a>;</div>
</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span> </div>
<div class="foldopen" id="foldopen00460" data-start="{" data-end="};">
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING.html">  460</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING.html#a69333e1d17aae3d705ccfc8bc4cb2f61">  461</a></span>  <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__HEADER.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER</a>  <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING.html#a69333e1d17aae3d705ccfc8bc4cb2f61">Header</a>;</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING.html#aeefcf57fa15da1c2b8e2fcbfa6cb1e09">  462</a></span>  <a class="code hl_union" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html">PCI_EXPRESS_REG_UNCORRECTABLE_ERROR</a>       <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING.html#aeefcf57fa15da1c2b8e2fcbfa6cb1e09">UncorrectableErrorStatus</a>;</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING.html#a50c2b5c99deafff5a067a3d80f7be951">  463</a></span>  <a class="code hl_union" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html">PCI_EXPRESS_REG_UNCORRECTABLE_ERROR</a>       <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING.html#a50c2b5c99deafff5a067a3d80f7be951">UncorrectableErrorMask</a>;</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING.html#aa82ef2f61a13c1a88723aba718b1bc11">  464</a></span>  <a class="code hl_union" href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html">PCI_EXPRESS_REG_UNCORRECTABLE_ERROR</a>       <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING.html#aa82ef2f61a13c1a88723aba718b1bc11">UncorrectableErrorSeverity</a>;</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING.html#abefa64805edd29bdd35845c8b1bc5e4b">  465</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING.html#abefa64805edd29bdd35845c8b1bc5e4b">CorrectableErrorStatus</a>;</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING.html#ac76211f8be891493ea7a832cfd056b7d">  466</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING.html#ac76211f8be891493ea7a832cfd056b7d">CorrectableErrorMask</a>;</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING.html#a8bd3b0bc99acd12802f66e4037b732c8">  467</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING.html#a8bd3b0bc99acd12802f66e4037b732c8">AdvancedErrorCapabilitiesAndControl</a>;</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING.html#a3b666fa432c6a80945c144a978aff212">  468</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                                    HeaderLog[4];</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING.html#af29e4a512bac4e0c5296062a530e7ccd">  469</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING.html#af29e4a512bac4e0c5296062a530e7ccd">RootErrorCommand</a>;</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING.html#a2673cf8a93e608da36a1b3c05d6aabe3">  470</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING.html#a2673cf8a93e608da36a1b3c05d6aabe3">RootErrorStatus</a>;</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING.html#a960ef9e4aa157df64f00c0ea12c3b813">  471</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING.html#a960ef9e4aa157df64f00c0ea12c3b813">ErrorSourceIdentification</a>;</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING.html#a2fed698d6624be2e9cb11d2a49fc7bd3">  472</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING.html#a2fed698d6624be2e9cb11d2a49fc7bd3">CorrectableErrorSourceIdentification</a>;</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING.html#a136f4d89bcb398d75b8646379fbed12c">  473</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                                    TlpPrefixLog[4];</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>} <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_ADVANCED_ERROR_REPORTING</a>;</div>
</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span> </div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#ae9c4714808cdf5616b0e032d94524e38">  476</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_VIRTUAL_CHANNEL_ID    0x0002</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a9038348b03c22855a7cd2499170cbb13">  477</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_VIRTUAL_CHANNEL_MFVC  0x0009</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#ac4e60a87f41b28f9c9df38c2d0a1b5e3">  478</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_VIRTUAL_CHANNEL_VER1  0x1</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span> </div>
<div class="foldopen" id="foldopen00480" data-start="{" data-end="};">
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__VC.html">  480</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__VC.html#acde0f4b6bab6daf5b4484882df60962d">  481</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__VC.html#acde0f4b6bab6daf5b4484882df60962d">VcResourceCapability</a>:24;</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__VC.html#a8c7cc13919387ae50a3eec7a73773824">  482</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__VC.html#a8c7cc13919387ae50a3eec7a73773824">PortArbTableOffset</a>:8;</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__VC.html#a5f209bf7de5d8f8b3f157e09bcce8ab6">  483</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__VC.html#a5f209bf7de5d8f8b3f157e09bcce8ab6">VcResourceControl</a>;</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__VC.html#a7ca340a3bab5ed3dfbaace18263a54f2">  484</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__VC.html#a7ca340a3bab5ed3dfbaace18263a54f2">Reserved1</a>;</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__VC.html#ad770abf4131b68a519c2eddfae06cfa1">  485</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__VC.html#ad770abf4131b68a519c2eddfae06cfa1">VcResourceStatus</a>;</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>} <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__VC.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_VIRTUAL_CHANNEL_VC</a>;</div>
</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span> </div>
<div class="foldopen" id="foldopen00488" data-start="{" data-end="};">
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__CAPABILITY.html">  488</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__CAPABILITY.html#a97fb6386497394224bad13a85e45713b">  489</a></span>  <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__HEADER.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER</a>              <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__CAPABILITY.html#a97fb6386497394224bad13a85e45713b">Header</a>;</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__CAPABILITY.html#a378b6843590ae253adde6c7fd865e03f">  490</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                                                <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__CAPABILITY.html#a378b6843590ae253adde6c7fd865e03f">ExtendedVcCount</a>:3;</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__CAPABILITY.html#abb36173e30f5f144f94fddf237507724">  491</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                                                <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__CAPABILITY.html#abb36173e30f5f144f94fddf237507724">PortVcCapability1</a>:29;</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__CAPABILITY.html#ae5fa9ab7357d3df8adaac03dd1ab3367">  492</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                                                <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__CAPABILITY.html#ae5fa9ab7357d3df8adaac03dd1ab3367">PortVcCapability2</a>:24;</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__CAPABILITY.html#aaf1dab321a9d96f7a9d6d7c597ea0345">  493</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                                                <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__CAPABILITY.html#aaf1dab321a9d96f7a9d6d7c597ea0345">VcArbTableOffset</a>:8;</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__CAPABILITY.html#ad14ac1297f069adf14aa2e2166bb22c9">  494</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>                                                <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__CAPABILITY.html#ad14ac1297f069adf14aa2e2166bb22c9">PortVcControl</a>;</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__CAPABILITY.html#a822a3711cf3edd0c01ffa7b11bf74c72">  495</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>                                                <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__CAPABILITY.html#a822a3711cf3edd0c01ffa7b11bf74c72">PortVcStatus</a>;</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__CAPABILITY.html#a81b3a42e197e2c15640fda76afa1509a">  496</a></span>  <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__VC.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_VIRTUAL_CHANNEL_VC</a>  Capability[1];</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>} <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__CAPABILITY.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_VIRTUAL_CHANNEL_CAPABILITY</a>;</div>
</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span> </div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#ad89dfa04a4be217aa8c5fd2395259e3d">  499</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_SERIAL_NUMBER_ID    0x0003</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a9c92e10939f56110f18db671c6fe2335">  500</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_SERIAL_NUMBER_VER1  0x1</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span> </div>
<div class="foldopen" id="foldopen00502" data-start="{" data-end="};">
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__SERIAL__NUMBER.html">  502</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__SERIAL__NUMBER.html#a5569c0a258e1facec3960e69a46dedff">  503</a></span>  <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__HEADER.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER</a>  <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__SERIAL__NUMBER.html#a5569c0a258e1facec3960e69a46dedff">Header</a>;</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__SERIAL__NUMBER.html#a3dd399d3d67f85bd77b850c065ebfb60">  504</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__SERIAL__NUMBER.html#a3dd399d3d67f85bd77b850c065ebfb60">SerialNumber</a>;</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>} <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__SERIAL__NUMBER.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_SERIAL_NUMBER</a>;</div>
</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span> </div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a2980dde89fcb063c4a85a9707a28ea9e">  507</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_LINK_DECLARATION_ID   0x0005</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a29564e404ffa80545fc197c09c072776">  508</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_LINK_DECLARATION_VER1 0x1</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span> </div>
<div class="foldopen" id="foldopen00510" data-start="{" data-end="};">
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__LINK__DECLARATION.html">  510</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__LINK__DECLARATION.html#aa143da4776120838c345bb52f20732cb">  511</a></span>  <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__HEADER.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER</a>  <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__LINK__DECLARATION.html#aa143da4776120838c345bb52f20732cb">Header</a>;</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__LINK__DECLARATION.html#aad61aa73a706ed7d103efd3ac557a251">  512</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__LINK__DECLARATION.html#aad61aa73a706ed7d103efd3ac557a251">ElementSelfDescription</a>;</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__LINK__DECLARATION.html#ad5f2c17a190a8fd1a7f8d723db673aba">  513</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__LINK__DECLARATION.html#ad5f2c17a190a8fd1a7f8d723db673aba">Reserved</a>;</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__LINK__DECLARATION.html#a0e726332588b26791c5792012ebd478d">  514</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                                    LinkEntry[1];</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>} <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__LINK__DECLARATION.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_LINK_DECLARATION</a>;</div>
</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span> </div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#aa6a0f1a2b82c0bd9062f165fae504a36">  517</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_LINK_DECLARATION_GET_LINK_COUNT(LINK_DECLARATION) (UINT8)(((LINK_DECLARATION-&gt;ElementSelfDescription)&amp;0x0000ff00)&gt;&gt;8)</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span> </div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#aad6d7f1a042baf1ec6b37be2e1c13fef">  519</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_LINK_CONTROL_ID   0x0006</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a41ee70dfae94464c0814410281cc0a86">  520</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_LINK_CONTROL_VER1 0x1</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span> </div>
<div class="foldopen" id="foldopen00522" data-start="{" data-end="};">
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__INTERNAL__LINK__CONTROL.html">  522</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__INTERNAL__LINK__CONTROL.html#a759821f30f0e145f5f1f5c85c13af0e1">  523</a></span>  <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__HEADER.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER</a>  <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__INTERNAL__LINK__CONTROL.html#a759821f30f0e145f5f1f5c85c13af0e1">Header</a>;</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__INTERNAL__LINK__CONTROL.html#a595325fcd3485f7e688c50817276188f">  524</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__INTERNAL__LINK__CONTROL.html#a595325fcd3485f7e688c50817276188f">RootComplexLinkCapabilities</a>;</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__INTERNAL__LINK__CONTROL.html#a1cfb1cea80f5f52b9b8a43e2f0047182">  525</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__INTERNAL__LINK__CONTROL.html#a1cfb1cea80f5f52b9b8a43e2f0047182">RootComplexLinkControl</a>;</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__INTERNAL__LINK__CONTROL.html#ae1ae02fc00d2f7528b014d14453f9645">  526</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__INTERNAL__LINK__CONTROL.html#ae1ae02fc00d2f7528b014d14453f9645">RootComplexLinkStatus</a>;</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>} <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__INTERNAL__LINK__CONTROL.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_INTERNAL_LINK_CONTROL</a>;</div>
</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span> </div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a2f45370be389bb9d30b4e04c3ca25da7">  529</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_POWER_BUDGETING_ID   0x0004</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a8b18923f44760cd70354e760668612dc">  530</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_POWER_BUDGETING_VER1 0x1</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span> </div>
<div class="foldopen" id="foldopen00532" data-start="{" data-end="};">
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__POWER__BUDGETING.html">  532</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__POWER__BUDGETING.html#a2387bdb29f571497e0ae173557022fa3">  533</a></span>  <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__HEADER.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER</a>  <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__POWER__BUDGETING.html#a2387bdb29f571497e0ae173557022fa3">Header</a>;</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__POWER__BUDGETING.html#ab5876f2f41d019ebf3d3d65c4ed7c53e">  534</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__POWER__BUDGETING.html#ab5876f2f41d019ebf3d3d65c4ed7c53e">DataSelect</a>:8;</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__POWER__BUDGETING.html#a69d861260a86522df8e95afe6da45743">  535</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__POWER__BUDGETING.html#a69d861260a86522df8e95afe6da45743">Reserved</a>:24;</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__POWER__BUDGETING.html#a306f3a59f7215cf9ac32aafb25ceb325">  536</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__POWER__BUDGETING.html#a306f3a59f7215cf9ac32aafb25ceb325">Data</a>;</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__POWER__BUDGETING.html#aaa78b72f021d25bc5d85d120c27db0ea">  537</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__POWER__BUDGETING.html#aaa78b72f021d25bc5d85d120c27db0ea">PowerBudgetCapability</a>:1;</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__POWER__BUDGETING.html#ae3e70829935390f341ef9f8ee72cbeb7">  538</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__POWER__BUDGETING.html#ae3e70829935390f341ef9f8ee72cbeb7">Reserved2</a>:7;</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__POWER__BUDGETING.html#a310f5d701677c4909ba6d7db45412a38">  539</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__POWER__BUDGETING.html#a310f5d701677c4909ba6d7db45412a38">Reserved3</a>:24;</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>} <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__POWER__BUDGETING.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_POWER_BUDGETING</a>;</div>
</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span> </div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a4534da111cd9bf0a817e2f58b792c5b9">  542</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_ACS_EXTENDED_ID   0x000D</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#aef3af4659840925dc529763346905336">  543</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_ACS_EXTENDED_VER1 0x1</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span> </div>
<div class="foldopen" id="foldopen00545" data-start="{" data-end="};">
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ACS__EXTENDED.html">  545</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ACS__EXTENDED.html#a22e76b2f472194c377ec52c46c9df208">  546</a></span>  <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__HEADER.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER</a>  <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ACS__EXTENDED.html#a22e76b2f472194c377ec52c46c9df208">Header</a>;</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ACS__EXTENDED.html#a024f7821f3bceff4fc3bfbf5ee2f1431">  547</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ACS__EXTENDED.html#a024f7821f3bceff4fc3bfbf5ee2f1431">AcsCapability</a>;</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ACS__EXTENDED.html#a4632e11d481a61352c71fcee29754fca">  548</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ACS__EXTENDED.html#a4632e11d481a61352c71fcee29754fca">AcsControl</a>;</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ACS__EXTENDED.html#ad7cc2e752e8dbe755c1537067db0d074">  549</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>                                     EgressControlVectorArray[1];</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>} <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ACS__EXTENDED.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_ACS_EXTENDED</a>;</div>
</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span> </div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#adcf917131dd0188c65f043e2cc67b015">  552</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_ACS_EXTENDED_GET_EGRES_CONTROL(ACS_EXTENDED) (UINT8)(((ACS_EXTENDED-&gt;AcsCapability)&amp;0x00000020))</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a5cabd293badc10ea841dc29908fdba1b">  553</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_ACS_EXTENDED_GET_EGRES_VECTOR_SIZE(ACS_EXTENDED) (UINT8)(((ACS_EXTENDED-&gt;AcsCapability)&amp;0x0000FF00))</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span> </div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a4b1078509f562e38981ccfdf1b40b0ea">  555</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_EVENT_COLLECTOR_ENDPOINT_ASSOCIATION_ID   0x0007</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a152118706aac38cb8be594a5b3fa323a">  556</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_EVENT_COLLECTOR_ENDPOINT_ASSOCIATION_VER1 0x1</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span> </div>
<div class="foldopen" id="foldopen00558" data-start="{" data-end="};">
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__EVENT__COLLECTOR__ENDPOINT__ASSOCIATION.html">  558</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__EVENT__COLLECTOR__ENDPOINT__ASSOCIATION.html#a23a961882ab9f313e083f210858abe13">  559</a></span>  <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__HEADER.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER</a>  <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__EVENT__COLLECTOR__ENDPOINT__ASSOCIATION.html#a23a961882ab9f313e083f210858abe13">Header</a>;</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__EVENT__COLLECTOR__ENDPOINT__ASSOCIATION.html#aa2edabc5f39350e068bfff67615af041">  560</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__EVENT__COLLECTOR__ENDPOINT__ASSOCIATION.html#aa2edabc5f39350e068bfff67615af041">AssociationBitmap</a>;</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>} <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__EVENT__COLLECTOR__ENDPOINT__ASSOCIATION.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_EVENT_COLLECTOR_ENDPOINT_ASSOCIATION</a>;</div>
</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span> </div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a4e3be9a4b658407ad224111d2ad955ec">  563</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_MULTI_FUNCTION_VIRTUAL_CHANNEL_ID    0x0008</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#acf7a2c2532f5209680aa8cb03992528a">  564</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_MULTI_FUNCTION_VIRTUAL_CHANNEL_VER1  0x1</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span> </div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a8781ecee2d999135f81c6c9e78a01edc">  566</a></span><span class="keyword">typedef</span> <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__CAPABILITY.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_VIRTUAL_CHANNEL_CAPABILITY</a> <a class="code hl_typedef" href="PciExpress21_8h.html#a8781ecee2d999135f81c6c9e78a01edc">PCI_EXPRESS_EXTENDED_CAPABILITIES_MULTI_FUNCTION_VIRTUAL_CHANNEL_CAPABILITY</a>;</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span> </div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a5d560327e2d082d49ff936a117190455">  568</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_VENDOR_SPECIFIC_ID   0x000B</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#ac7f499fafe366d06e4a9502ae39af942">  569</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_VENDOR_SPECIFIC_VER1 0x1</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span> </div>
<div class="foldopen" id="foldopen00571" data-start="{" data-end="};">
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VENDOR__SPECIFIC.html">  571</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VENDOR__SPECIFIC.html#a71cb9dd3890e14a139d89711e569a5ee">  572</a></span>  <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__HEADER.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER</a>  <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VENDOR__SPECIFIC.html#a71cb9dd3890e14a139d89711e569a5ee">Header</a>;</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VENDOR__SPECIFIC.html#a5d11f5a101198d6f72fe6f3ee98961c1">  573</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VENDOR__SPECIFIC.html#a5d11f5a101198d6f72fe6f3ee98961c1">VendorSpecificHeader</a>;</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VENDOR__SPECIFIC.html#ae62f996b20d726d1836932ca1f0e6b00">  574</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>                                     VendorSpecific[1];</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>} <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VENDOR__SPECIFIC.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_VENDOR_SPECIFIC</a>;</div>
</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span> </div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a634f397a6576a665c3f6656facd75a91">  577</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_VENDOR_SPECIFIC_GET_SIZE(VENDOR) (UINT16)(((VENDOR-&gt;VendorSpecificHeader)&amp;0xFFF00000)&gt;&gt;20)</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span> </div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a1a95692027b56d28a9616d92bf913116">  579</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_RCRB_HEADER_ID   0x000A</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a70e59968b2fc441402cc60183a6ce32d">  580</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_RCRB_HEADER_VER1 0x1</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span> </div>
<div class="foldopen" id="foldopen00582" data-start="{" data-end="};">
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RCRB__HEADER.html">  582</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RCRB__HEADER.html#a1587dcdffc11baa1bd6c9a71d275e3f7">  583</a></span>  <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__HEADER.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER</a>  <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RCRB__HEADER.html#a1587dcdffc11baa1bd6c9a71d275e3f7">Header</a>;</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RCRB__HEADER.html#aca5d11ebe36da28649b473cd585ef06b">  584</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RCRB__HEADER.html#aca5d11ebe36da28649b473cd585ef06b">VendorId</a>;</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RCRB__HEADER.html#a0b3c99b125f3749a7429617fd8e67427">  585</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RCRB__HEADER.html#a0b3c99b125f3749a7429617fd8e67427">DeviceId</a>;</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RCRB__HEADER.html#a37018b2a721dd3558d73291952e9976e">  586</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RCRB__HEADER.html#a37018b2a721dd3558d73291952e9976e">RcrbCapabilities</a>;</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RCRB__HEADER.html#af08f362874f764beedf52545ddaf9268">  587</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RCRB__HEADER.html#af08f362874f764beedf52545ddaf9268">RcrbControl</a>;</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RCRB__HEADER.html#a8a7898968b9b0419b176a55a45240cef">  588</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RCRB__HEADER.html#a8a7898968b9b0419b176a55a45240cef">Reserved</a>;</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>} <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RCRB__HEADER.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_RCRB_HEADER</a>;</div>
</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span> </div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a2468793844b6eb6411078d44824f1788">  591</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_MULTICAST_ID   0x0012</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#aa95971e96771ce020ea32fe7d72a8188">  592</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_MULTICAST_VER1 0x1</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span> </div>
<div class="foldopen" id="foldopen00594" data-start="{" data-end="};">
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__MULTICAST.html">  594</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__MULTICAST.html#a526fd7d7313e92e5394aac525baf4998">  595</a></span>  <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__HEADER.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER</a>  <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__MULTICAST.html#a526fd7d7313e92e5394aac525baf4998">Header</a>;</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__MULTICAST.html#a8456ce02868e8eaea42d0abc0f852d54">  596</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__MULTICAST.html#a8456ce02868e8eaea42d0abc0f852d54">MultiCastCapability</a>;</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__MULTICAST.html#a9024442d9aff0c4e53810be04c3c0540">  597</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__MULTICAST.html#a9024442d9aff0c4e53810be04c3c0540">MulticastControl</a>;</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__MULTICAST.html#a8de0655d4decd10281f6a31875269881">  598</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__MULTICAST.html#a8de0655d4decd10281f6a31875269881">McBaseAddress</a>;</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__MULTICAST.html#a6813a4c83af3512d1b163e4f7a7abbcf">  599</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__MULTICAST.html#a6813a4c83af3512d1b163e4f7a7abbcf">McReceiveAddress</a>;</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__MULTICAST.html#a6df605700207bc6cd023e1e6042c5a19">  600</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__MULTICAST.html#a6df605700207bc6cd023e1e6042c5a19">McBlockAll</a>;</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__MULTICAST.html#a20339e2fa3a87a67ba40d86b39d057ba">  601</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__MULTICAST.html#a20339e2fa3a87a67ba40d86b39d057ba">McBlockUntranslated</a>;</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__MULTICAST.html#a24af378c53e082b90bb9f4ae793b4cf6">  602</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a>                                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__MULTICAST.html#a24af378c53e082b90bb9f4ae793b4cf6">McOverlayBar</a>;</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>} <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__MULTICAST.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_MULTICAST</a>;</div>
</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span> </div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a694076d67c5e73460116ebb8d611c837">  605</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_RESIZABLE_BAR_ID    0x0015</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#aa81909f6d698e72372b5be4a2268bbc2">  606</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_RESIZABLE_BAR_VER1  0x1</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span> </div>
<div class="foldopen" id="foldopen00608" data-start="{" data-end="};">
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RESIZABLE__BAR__ENTRY.html">  608</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RESIZABLE__BAR__ENTRY.html#a751c19344a84066cebe908804a603ce5">  609</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                                                 <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RESIZABLE__BAR__ENTRY.html#a751c19344a84066cebe908804a603ce5">ResizableBarCapability</a>;</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RESIZABLE__BAR__ENTRY.html#a5ce21806e134278641e2e7534b3c99df">  610</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>                                                 <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RESIZABLE__BAR__ENTRY.html#a5ce21806e134278641e2e7534b3c99df">ResizableBarControl</a>;</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RESIZABLE__BAR__ENTRY.html#afcc72f6d418206f9b8d1b5bd98443d81">  611</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>                                                 <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RESIZABLE__BAR__ENTRY.html#afcc72f6d418206f9b8d1b5bd98443d81">Reserved</a>;</div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>} <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RESIZABLE__BAR__ENTRY.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_RESIZABLE_BAR_ENTRY</a>;</div>
</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span> </div>
<div class="foldopen" id="foldopen00614" data-start="{" data-end="};">
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RESIZABLE__BAR.html">  614</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RESIZABLE__BAR.html#a7dfa4d6353f108197a37342c73666bfd">  615</a></span>  <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__HEADER.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER</a>               <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RESIZABLE__BAR.html#a7dfa4d6353f108197a37342c73666bfd">Header</a>;</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RESIZABLE__BAR.html#aa25b67aad36de9e7ce17c6b4e7220011">  616</a></span>  <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RESIZABLE__BAR__ENTRY.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_RESIZABLE_BAR_ENTRY</a>  Capability[1];</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>} <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RESIZABLE__BAR.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_RESIZABLE_BAR</a>;</div>
</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span> </div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a18d240bbded03569c42ec0b15cb759f2">  619</a></span><span class="preprocessor">#define GET_NUMBER_RESIZABLE_BARS(x) (((x-&gt;Capability[0].ResizableBarControl) &amp; 0xE0) &gt;&gt; 5)</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span> </div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a098395f09d3d2d9bb3a4c7da06a7baba">  621</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_ARI_CAPABILITY_ID    0x000E</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#ab4f7db12dccbef4bd4709fc6038e8f29">  622</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_ARI_CAPABILITY_VER1  0x1</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span> </div>
<div class="foldopen" id="foldopen00624" data-start="{" data-end="};">
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ARI__CAPABILITY.html">  624</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ARI__CAPABILITY.html#afb30a8b46de145e6f635c36bbc22f8c4">  625</a></span>  <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__HEADER.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER</a>                <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ARI__CAPABILITY.html#afb30a8b46de145e6f635c36bbc22f8c4">Header</a>;</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ARI__CAPABILITY.html#a1badbaed6e2d12f82907af137e4d0307">  626</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>                                                  <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ARI__CAPABILITY.html#a1badbaed6e2d12f82907af137e4d0307">AriCapability</a>;</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ARI__CAPABILITY.html#a4b299e0b7edbdea02c26faccc7e866dd">  627</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>                                                  <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ARI__CAPABILITY.html#a4b299e0b7edbdea02c26faccc7e866dd">AriControl</a>;</div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>} <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ARI__CAPABILITY.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_ARI_CAPABILITY</a>;</div>
</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span> </div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a3944145d43186e6baafa36b240257ac0">  630</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_DYNAMIC_POWER_ALLOCATION_ID    0x0016</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#add4219c52253a728397c16012a668b21">  631</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_DYNAMIC_POWER_ALLOCATION_VER1  0x1</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span> </div>
<div class="foldopen" id="foldopen00633" data-start="{" data-end="};">
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__DYNAMIC__POWER__ALLOCATION.html">  633</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__DYNAMIC__POWER__ALLOCATION.html#a3968e829c54dcf868b024adacb7b36f1">  634</a></span>  <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__HEADER.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER</a>                <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__DYNAMIC__POWER__ALLOCATION.html#a3968e829c54dcf868b024adacb7b36f1">Header</a>;</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__DYNAMIC__POWER__ALLOCATION.html#a2df1f2f504806904bb96ebd040bebfbf">  635</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                                                  <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__DYNAMIC__POWER__ALLOCATION.html#a2df1f2f504806904bb96ebd040bebfbf">DpaCapability</a>;</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__DYNAMIC__POWER__ALLOCATION.html#a1c8d788c3d104a9479a2e03108b423af">  636</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                                                  <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__DYNAMIC__POWER__ALLOCATION.html#a1c8d788c3d104a9479a2e03108b423af">DpaLatencyIndicator</a>;</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__DYNAMIC__POWER__ALLOCATION.html#ab9dc709efe637bc8a001b6ced54a561b">  637</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>                                                  <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__DYNAMIC__POWER__ALLOCATION.html#ab9dc709efe637bc8a001b6ced54a561b">DpaStatus</a>;</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__DYNAMIC__POWER__ALLOCATION.html#a8562d2e66e83cec78f94ebe940bb3f3f">  638</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>                                                  <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__DYNAMIC__POWER__ALLOCATION.html#a8562d2e66e83cec78f94ebe940bb3f3f">DpaControl</a>;</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__DYNAMIC__POWER__ALLOCATION.html#a736fd0f42b4307184fdb49d30a44c611">  639</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>                                                   DpaPowerAllocationArray[1];</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>} <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__DYNAMIC__POWER__ALLOCATION.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_DYNAMIC_POWER_ALLOCATION</a>;</div>
</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span> </div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#acb9fa54e3a6fba6f00769e7cff2f6bf7">  642</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_DYNAMIC_POWER_ALLOCATION_GET_SUBSTATE_MAX(POWER) (UINT16)(((POWER-&gt;DpaCapability)&amp;0x0000000F))</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span> </div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span> </div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a3673ae438697a327f815ec143be5a648">  645</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_LATENCE_TOLERANCE_REPORTING_ID    0x0018</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a2532827856235c76fd14c1ca23dc3fa7">  646</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_LATENCE_TOLERANCE_REPORTING_VER1  0x1</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span> </div>
<div class="foldopen" id="foldopen00648" data-start="{" data-end="};">
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__LATENCE__TOLERANCE__REPORTING.html">  648</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__LATENCE__TOLERANCE__REPORTING.html#a7a071b559712e2735480e02bf1ff9138">  649</a></span>  <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__HEADER.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER</a>                <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__LATENCE__TOLERANCE__REPORTING.html#a7a071b559712e2735480e02bf1ff9138">Header</a>;</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__LATENCE__TOLERANCE__REPORTING.html#a362665344d7b87f8b2eb5b8f62a153a8">  650</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>                                                  <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__LATENCE__TOLERANCE__REPORTING.html#a362665344d7b87f8b2eb5b8f62a153a8">MaxSnoopLatency</a>;</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__LATENCE__TOLERANCE__REPORTING.html#a812c5eb087ae99b6a671f590fbb1af1c">  651</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>                                                  <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__LATENCE__TOLERANCE__REPORTING.html#a812c5eb087ae99b6a671f590fbb1af1c">MaxNoSnoopLatency</a>;</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>} <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__LATENCE__TOLERANCE__REPORTING.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_LATENCE_TOLERANCE_REPORTING</a>;</div>
</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span> </div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a3f7917d10cf4b11ae19da56b80899aa6">  654</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_TPH_ID    0x0017</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a64d85d72a4c49ff465473feb62a7ef48">  655</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_TPH_VER1  0x1</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span> </div>
<div class="foldopen" id="foldopen00657" data-start="{" data-end="};">
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__TPH.html">  657</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__TPH.html#a9251d084b0cc01558092e85429558b11">  658</a></span>  <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__HEADER.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER</a>                <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__TPH.html#a9251d084b0cc01558092e85429558b11">Header</a>;</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__TPH.html#a537882736213c01aa7095efce2f48026">  659</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                                                  <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__TPH.html#a537882736213c01aa7095efce2f48026">TphRequesterCapability</a>;</div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__TPH.html#a9415228a8eebb4b39d0d760499db7cd7">  660</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                                                  <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__TPH.html#a9415228a8eebb4b39d0d760499db7cd7">TphRequesterControl</a>;</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__TPH.html#acc1e84b5f78ac503da95e8097a736240">  661</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>                                                  TphStTable[1];</div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>} <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__TPH.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_TPH</a>;</div>
</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span> </div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="PciExpress21_8h.html#a9731b30ac56783ce6f4234540f6bc58b">  664</a></span><span class="preprocessor">#define GET_TPH_TABLE_SIZE(x) ((x-&gt;TphRequesterCapability &amp; 0x7FF0000)&gt;&gt;16) * sizeof(UINT16)</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span> </div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="preprocessor">#pragma pack()</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span> </div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="aAArch64_2ProcessorBind_8h_html_ae1e6edbbc26d6fbc71a90190d0266018"><div class="ttname"><a href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a></div><div class="ttdeci">unsigned int UINT32</div><div class="ttdef"><b>Definition</b> ProcessorBind.h:102</div></div>
<div class="ttc" id="aAcpi10_8h_html_a2837bb93190d393a459df5cba85a2834"><div class="ttname"><a href="Acpi10_8h.html#a2837bb93190d393a459df5cba85a2834">Bits</a></div><div class="ttdeci">PACKED struct @21::@35 Bits</div></div>
<div class="ttc" id="aPci30_8h_html"><div class="ttname"><a href="Pci30_8h.html">Pci30.h</a></div></div>
<div class="ttc" id="aPciExpress21_8h_html_a8781ecee2d999135f81c6c9e78a01edc"><div class="ttname"><a href="PciExpress21_8h.html#a8781ecee2d999135f81c6c9e78a01edc">PCI_EXPRESS_EXTENDED_CAPABILITIES_MULTI_FUNCTION_VIRTUAL_CHANNEL_CAPABILITY</a></div><div class="ttdeci">PCI_EXPRESS_EXTENDED_CAPABILITIES_VIRTUAL_CHANNEL_CAPABILITY PCI_EXPRESS_EXTENDED_CAPABILITIES_MULTI_FUNCTION_VIRTUAL_CHANNEL_CAPABILITY</div><div class="ttdef"><b>Definition</b> PciExpress21.h:566</div></div>
<div class="ttc" id="aactypes_8h_html_a09f1a1fb2293e33483cc8d44aefb1eb1"><div class="ttname"><a href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a></div><div class="ttdeci">unsigned short UINT16</div><div class="ttdef"><b>Definition</b> actypes.h:237</div></div>
<div class="ttc" id="aactypes_8h_html_ab27e9918b538ce9d8ca692479b375b6a"><div class="ttname"><a href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a></div><div class="ttdeci">unsigned char UINT8</div><div class="ttdef"><b>Definition</b> actypes.h:236</div></div>
<div class="ttc" id="aactypes_8h_html_ab712fece103eee54554694bbc2c1a64e"><div class="ttname"><a href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a></div><div class="ttdeci">COMPILER_DEPENDENT_UINT64 UINT64</div><div class="ttdef"><b>Definition</b> actypes.h:239</div></div>
<div class="ttc" id="astructEFI__PCI__CAPABILITY__HDR_html"><div class="ttname"><a href="structEFI__PCI__CAPABILITY__HDR.html">EFI_PCI_CAPABILITY_HDR</a></div><div class="ttdef"><b>Definition</b> Pci22.h:644</div></div>
<div class="ttc" id="astructPCI__CAPABILITY__PCIEXP_html"><div class="ttname"><a href="structPCI__CAPABILITY__PCIEXP.html">PCI_CAPABILITY_PCIEXP</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:341</div></div>
<div class="ttc" id="astructPCI__CAPABILITY__PCIEXP_html_a01f164ca9a48363c5f752a25f1fdf7c8"><div class="ttname"><a href="structPCI__CAPABILITY__PCIEXP.html#a01f164ca9a48363c5f752a25f1fdf7c8">PCI_CAPABILITY_PCIEXP::Hdr</a></div><div class="ttdeci">EFI_PCI_CAPABILITY_HDR Hdr</div><div class="ttdef"><b>Definition</b> PciExpress21.h:342</div></div>
<div class="ttc" id="astructPCI__CAPABILITY__PCIEXP_html_a1136aaf47b19e6d9ae74c338d8425f14"><div class="ttname"><a href="structPCI__CAPABILITY__PCIEXP.html#a1136aaf47b19e6d9ae74c338d8425f14">PCI_CAPABILITY_PCIEXP::DeviceStatus</a></div><div class="ttdeci">PCI_REG_PCIE_DEVICE_STATUS DeviceStatus</div><div class="ttdef"><b>Definition</b> PciExpress21.h:346</div></div>
<div class="ttc" id="astructPCI__CAPABILITY__PCIEXP_html_a2db5d6959e023faf785a8aa19b3181a1"><div class="ttname"><a href="structPCI__CAPABILITY__PCIEXP.html#a2db5d6959e023faf785a8aa19b3181a1">PCI_CAPABILITY_PCIEXP::DeviceStatus2</a></div><div class="ttdeci">UINT16 DeviceStatus2</div><div class="ttdef"><b>Definition</b> PciExpress21.h:358</div></div>
<div class="ttc" id="astructPCI__CAPABILITY__PCIEXP_html_a442703fe3dc02e91d44a3cb42fdf58ab"><div class="ttname"><a href="structPCI__CAPABILITY__PCIEXP.html#a442703fe3dc02e91d44a3cb42fdf58ab">PCI_CAPABILITY_PCIEXP::LinkCapability</a></div><div class="ttdeci">PCI_REG_PCIE_LINK_CAPABILITY LinkCapability</div><div class="ttdef"><b>Definition</b> PciExpress21.h:347</div></div>
<div class="ttc" id="astructPCI__CAPABILITY__PCIEXP_html_a45f2d4f6f16a972a7b5d4994963f1500"><div class="ttname"><a href="structPCI__CAPABILITY__PCIEXP.html#a45f2d4f6f16a972a7b5d4994963f1500">PCI_CAPABILITY_PCIEXP::DeviceControl2</a></div><div class="ttdeci">PCI_REG_PCIE_DEVICE_CONTROL2 DeviceControl2</div><div class="ttdef"><b>Definition</b> PciExpress21.h:357</div></div>
<div class="ttc" id="astructPCI__CAPABILITY__PCIEXP_html_a4c60ab4cc1b6ac43a496cd5e13f51ac5"><div class="ttname"><a href="structPCI__CAPABILITY__PCIEXP.html#a4c60ab4cc1b6ac43a496cd5e13f51ac5">PCI_CAPABILITY_PCIEXP::LinkStatus2</a></div><div class="ttdeci">PCI_REG_PCIE_LINK_STATUS2 LinkStatus2</div><div class="ttdef"><b>Definition</b> PciExpress21.h:361</div></div>
<div class="ttc" id="astructPCI__CAPABILITY__PCIEXP_html_a52e7bfce3aeb606182edc998141e2b5a"><div class="ttname"><a href="structPCI__CAPABILITY__PCIEXP.html#a52e7bfce3aeb606182edc998141e2b5a">PCI_CAPABILITY_PCIEXP::LinkControl2</a></div><div class="ttdeci">PCI_REG_PCIE_LINK_CONTROL2 LinkControl2</div><div class="ttdef"><b>Definition</b> PciExpress21.h:360</div></div>
<div class="ttc" id="astructPCI__CAPABILITY__PCIEXP_html_a599ea70f9c7b4cad29b65fce786856c7"><div class="ttname"><a href="structPCI__CAPABILITY__PCIEXP.html#a599ea70f9c7b4cad29b65fce786856c7">PCI_CAPABILITY_PCIEXP::SlotControl</a></div><div class="ttdeci">PCI_REG_PCIE_SLOT_CONTROL SlotControl</div><div class="ttdef"><b>Definition</b> PciExpress21.h:351</div></div>
<div class="ttc" id="astructPCI__CAPABILITY__PCIEXP_html_a5a925eec0fd935725ab6c04450b74468"><div class="ttname"><a href="structPCI__CAPABILITY__PCIEXP.html#a5a925eec0fd935725ab6c04450b74468">PCI_CAPABILITY_PCIEXP::DeviceCapability2</a></div><div class="ttdeci">PCI_REG_PCIE_DEVICE_CAPABILITY2 DeviceCapability2</div><div class="ttdef"><b>Definition</b> PciExpress21.h:356</div></div>
<div class="ttc" id="astructPCI__CAPABILITY__PCIEXP_html_a5ad61f5b97195bef30b686f7cd764218"><div class="ttname"><a href="structPCI__CAPABILITY__PCIEXP.html#a5ad61f5b97195bef30b686f7cd764218">PCI_CAPABILITY_PCIEXP::SlotCapability</a></div><div class="ttdeci">PCI_REG_PCIE_SLOT_CAPABILITY SlotCapability</div><div class="ttdef"><b>Definition</b> PciExpress21.h:350</div></div>
<div class="ttc" id="astructPCI__CAPABILITY__PCIEXP_html_a64d854637cfe5e8cec1ddfa752e6607c"><div class="ttname"><a href="structPCI__CAPABILITY__PCIEXP.html#a64d854637cfe5e8cec1ddfa752e6607c">PCI_CAPABILITY_PCIEXP::LinkControl</a></div><div class="ttdeci">PCI_REG_PCIE_LINK_CONTROL LinkControl</div><div class="ttdef"><b>Definition</b> PciExpress21.h:348</div></div>
<div class="ttc" id="astructPCI__CAPABILITY__PCIEXP_html_a6de099e2049d88cfc707e3ad45a71dff"><div class="ttname"><a href="structPCI__CAPABILITY__PCIEXP.html#a6de099e2049d88cfc707e3ad45a71dff">PCI_CAPABILITY_PCIEXP::SlotControl2</a></div><div class="ttdeci">UINT16 SlotControl2</div><div class="ttdef"><b>Definition</b> PciExpress21.h:363</div></div>
<div class="ttc" id="astructPCI__CAPABILITY__PCIEXP_html_a751d905cc22963de802ddeac0710506c"><div class="ttname"><a href="structPCI__CAPABILITY__PCIEXP.html#a751d905cc22963de802ddeac0710506c">PCI_CAPABILITY_PCIEXP::Capability</a></div><div class="ttdeci">PCI_REG_PCIE_CAPABILITY Capability</div><div class="ttdef"><b>Definition</b> PciExpress21.h:343</div></div>
<div class="ttc" id="astructPCI__CAPABILITY__PCIEXP_html_a939b6f6bf7ebea13e684836b8a331a69"><div class="ttname"><a href="structPCI__CAPABILITY__PCIEXP.html#a939b6f6bf7ebea13e684836b8a331a69">PCI_CAPABILITY_PCIEXP::RootStatus</a></div><div class="ttdeci">PCI_REG_PCIE_ROOT_STATUS RootStatus</div><div class="ttdef"><b>Definition</b> PciExpress21.h:355</div></div>
<div class="ttc" id="astructPCI__CAPABILITY__PCIEXP_html_a93ca44f7393e9077224577b40b342f72"><div class="ttname"><a href="structPCI__CAPABILITY__PCIEXP.html#a93ca44f7393e9077224577b40b342f72">PCI_CAPABILITY_PCIEXP::SlotStatus2</a></div><div class="ttdeci">UINT16 SlotStatus2</div><div class="ttdef"><b>Definition</b> PciExpress21.h:364</div></div>
<div class="ttc" id="astructPCI__CAPABILITY__PCIEXP_html_a9e9b0ee991fe224f7d442e30d19a5324"><div class="ttname"><a href="structPCI__CAPABILITY__PCIEXP.html#a9e9b0ee991fe224f7d442e30d19a5324">PCI_CAPABILITY_PCIEXP::RootControl</a></div><div class="ttdeci">PCI_REG_PCIE_ROOT_CONTROL RootControl</div><div class="ttdef"><b>Definition</b> PciExpress21.h:353</div></div>
<div class="ttc" id="astructPCI__CAPABILITY__PCIEXP_html_ab7cb84220917e62e72403fdd31bd9960"><div class="ttname"><a href="structPCI__CAPABILITY__PCIEXP.html#ab7cb84220917e62e72403fdd31bd9960">PCI_CAPABILITY_PCIEXP::SlotStatus</a></div><div class="ttdeci">PCI_REG_PCIE_SLOT_STATUS SlotStatus</div><div class="ttdef"><b>Definition</b> PciExpress21.h:352</div></div>
<div class="ttc" id="astructPCI__CAPABILITY__PCIEXP_html_acd664d358909af397ba77591f1707e6d"><div class="ttname"><a href="structPCI__CAPABILITY__PCIEXP.html#acd664d358909af397ba77591f1707e6d">PCI_CAPABILITY_PCIEXP::DeviceControl</a></div><div class="ttdeci">PCI_REG_PCIE_DEVICE_CONTROL DeviceControl</div><div class="ttdef"><b>Definition</b> PciExpress21.h:345</div></div>
<div class="ttc" id="astructPCI__CAPABILITY__PCIEXP_html_ad012c7a6372cb1b250b8b34b4f9c295f"><div class="ttname"><a href="structPCI__CAPABILITY__PCIEXP.html#ad012c7a6372cb1b250b8b34b4f9c295f">PCI_CAPABILITY_PCIEXP::RootCapability</a></div><div class="ttdeci">PCI_REG_PCIE_ROOT_CAPABILITY RootCapability</div><div class="ttdef"><b>Definition</b> PciExpress21.h:354</div></div>
<div class="ttc" id="astructPCI__CAPABILITY__PCIEXP_html_adbee18fb20a8a8412aefa3a05ffd973d"><div class="ttname"><a href="structPCI__CAPABILITY__PCIEXP.html#adbee18fb20a8a8412aefa3a05ffd973d">PCI_CAPABILITY_PCIEXP::LinkStatus</a></div><div class="ttdeci">PCI_REG_PCIE_LINK_STATUS LinkStatus</div><div class="ttdef"><b>Definition</b> PciExpress21.h:349</div></div>
<div class="ttc" id="astructPCI__CAPABILITY__PCIEXP_html_ae2f7f883baf1b58013da3c54d74e7e57"><div class="ttname"><a href="structPCI__CAPABILITY__PCIEXP.html#ae2f7f883baf1b58013da3c54d74e7e57">PCI_CAPABILITY_PCIEXP::SlotCapability2</a></div><div class="ttdeci">UINT32 SlotCapability2</div><div class="ttdef"><b>Definition</b> PciExpress21.h:362</div></div>
<div class="ttc" id="astructPCI__CAPABILITY__PCIEXP_html_ae9b1636158f751782683a176fd35e190"><div class="ttname"><a href="structPCI__CAPABILITY__PCIEXP.html#ae9b1636158f751782683a176fd35e190">PCI_CAPABILITY_PCIEXP::LinkCapability2</a></div><div class="ttdeci">PCI_REG_PCIE_LINK_CAPABILITY2 LinkCapability2</div><div class="ttdef"><b>Definition</b> PciExpress21.h:359</div></div>
<div class="ttc" id="astructPCI__CAPABILITY__PCIEXP_html_afd1fcf77a705d6c28aeff6ef274f6718"><div class="ttname"><a href="structPCI__CAPABILITY__PCIEXP.html#afd1fcf77a705d6c28aeff6ef274f6718">PCI_CAPABILITY_PCIEXP::DeviceCapability</a></div><div class="ttdeci">PCI_REG_PCIE_DEVICE_CAPABILITY DeviceCapability</div><div class="ttdef"><b>Definition</b> PciExpress21.h:344</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__ACS__EXTENDED_html"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ACS__EXTENDED.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_ACS_EXTENDED</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:545</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__ACS__EXTENDED_html_a024f7821f3bceff4fc3bfbf5ee2f1431"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ACS__EXTENDED.html#a024f7821f3bceff4fc3bfbf5ee2f1431">PCI_EXPRESS_EXTENDED_CAPABILITIES_ACS_EXTENDED::AcsCapability</a></div><div class="ttdeci">UINT16 AcsCapability</div><div class="ttdef"><b>Definition</b> PciExpress21.h:547</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__ACS__EXTENDED_html_a22e76b2f472194c377ec52c46c9df208"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ACS__EXTENDED.html#a22e76b2f472194c377ec52c46c9df208">PCI_EXPRESS_EXTENDED_CAPABILITIES_ACS_EXTENDED::Header</a></div><div class="ttdeci">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER Header</div><div class="ttdef"><b>Definition</b> PciExpress21.h:546</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__ACS__EXTENDED_html_a4632e11d481a61352c71fcee29754fca"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ACS__EXTENDED.html#a4632e11d481a61352c71fcee29754fca">PCI_EXPRESS_EXTENDED_CAPABILITIES_ACS_EXTENDED::AcsControl</a></div><div class="ttdeci">UINT16 AcsControl</div><div class="ttdef"><b>Definition</b> PciExpress21.h:548</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING_html"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_ADVANCED_ERROR_REPORTING</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:460</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING_html_a2673cf8a93e608da36a1b3c05d6aabe3"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING.html#a2673cf8a93e608da36a1b3c05d6aabe3">PCI_EXPRESS_EXTENDED_CAPABILITIES_ADVANCED_ERROR_REPORTING::RootErrorStatus</a></div><div class="ttdeci">UINT32 RootErrorStatus</div><div class="ttdef"><b>Definition</b> PciExpress21.h:470</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING_html_a2fed698d6624be2e9cb11d2a49fc7bd3"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING.html#a2fed698d6624be2e9cb11d2a49fc7bd3">PCI_EXPRESS_EXTENDED_CAPABILITIES_ADVANCED_ERROR_REPORTING::CorrectableErrorSourceIdentification</a></div><div class="ttdeci">UINT16 CorrectableErrorSourceIdentification</div><div class="ttdef"><b>Definition</b> PciExpress21.h:472</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING_html_a50c2b5c99deafff5a067a3d80f7be951"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING.html#a50c2b5c99deafff5a067a3d80f7be951">PCI_EXPRESS_EXTENDED_CAPABILITIES_ADVANCED_ERROR_REPORTING::UncorrectableErrorMask</a></div><div class="ttdeci">PCI_EXPRESS_REG_UNCORRECTABLE_ERROR UncorrectableErrorMask</div><div class="ttdef"><b>Definition</b> PciExpress21.h:463</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING_html_a69333e1d17aae3d705ccfc8bc4cb2f61"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING.html#a69333e1d17aae3d705ccfc8bc4cb2f61">PCI_EXPRESS_EXTENDED_CAPABILITIES_ADVANCED_ERROR_REPORTING::Header</a></div><div class="ttdeci">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER Header</div><div class="ttdef"><b>Definition</b> PciExpress21.h:461</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING_html_a8bd3b0bc99acd12802f66e4037b732c8"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING.html#a8bd3b0bc99acd12802f66e4037b732c8">PCI_EXPRESS_EXTENDED_CAPABILITIES_ADVANCED_ERROR_REPORTING::AdvancedErrorCapabilitiesAndControl</a></div><div class="ttdeci">UINT32 AdvancedErrorCapabilitiesAndControl</div><div class="ttdef"><b>Definition</b> PciExpress21.h:467</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING_html_a960ef9e4aa157df64f00c0ea12c3b813"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING.html#a960ef9e4aa157df64f00c0ea12c3b813">PCI_EXPRESS_EXTENDED_CAPABILITIES_ADVANCED_ERROR_REPORTING::ErrorSourceIdentification</a></div><div class="ttdeci">UINT16 ErrorSourceIdentification</div><div class="ttdef"><b>Definition</b> PciExpress21.h:471</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING_html_aa82ef2f61a13c1a88723aba718b1bc11"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING.html#aa82ef2f61a13c1a88723aba718b1bc11">PCI_EXPRESS_EXTENDED_CAPABILITIES_ADVANCED_ERROR_REPORTING::UncorrectableErrorSeverity</a></div><div class="ttdeci">PCI_EXPRESS_REG_UNCORRECTABLE_ERROR UncorrectableErrorSeverity</div><div class="ttdef"><b>Definition</b> PciExpress21.h:464</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING_html_abefa64805edd29bdd35845c8b1bc5e4b"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING.html#abefa64805edd29bdd35845c8b1bc5e4b">PCI_EXPRESS_EXTENDED_CAPABILITIES_ADVANCED_ERROR_REPORTING::CorrectableErrorStatus</a></div><div class="ttdeci">UINT32 CorrectableErrorStatus</div><div class="ttdef"><b>Definition</b> PciExpress21.h:465</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING_html_ac76211f8be891493ea7a832cfd056b7d"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING.html#ac76211f8be891493ea7a832cfd056b7d">PCI_EXPRESS_EXTENDED_CAPABILITIES_ADVANCED_ERROR_REPORTING::CorrectableErrorMask</a></div><div class="ttdeci">UINT32 CorrectableErrorMask</div><div class="ttdef"><b>Definition</b> PciExpress21.h:466</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING_html_aeefcf57fa15da1c2b8e2fcbfa6cb1e09"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING.html#aeefcf57fa15da1c2b8e2fcbfa6cb1e09">PCI_EXPRESS_EXTENDED_CAPABILITIES_ADVANCED_ERROR_REPORTING::UncorrectableErrorStatus</a></div><div class="ttdeci">PCI_EXPRESS_REG_UNCORRECTABLE_ERROR UncorrectableErrorStatus</div><div class="ttdef"><b>Definition</b> PciExpress21.h:462</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING_html_af29e4a512bac4e0c5296062a530e7ccd"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ADVANCED__ERROR__REPORTING.html#af29e4a512bac4e0c5296062a530e7ccd">PCI_EXPRESS_EXTENDED_CAPABILITIES_ADVANCED_ERROR_REPORTING::RootErrorCommand</a></div><div class="ttdeci">UINT32 RootErrorCommand</div><div class="ttdef"><b>Definition</b> PciExpress21.h:469</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__ARI__CAPABILITY_html"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ARI__CAPABILITY.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_ARI_CAPABILITY</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:624</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__ARI__CAPABILITY_html_a1badbaed6e2d12f82907af137e4d0307"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ARI__CAPABILITY.html#a1badbaed6e2d12f82907af137e4d0307">PCI_EXPRESS_EXTENDED_CAPABILITIES_ARI_CAPABILITY::AriCapability</a></div><div class="ttdeci">UINT16 AriCapability</div><div class="ttdef"><b>Definition</b> PciExpress21.h:626</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__ARI__CAPABILITY_html_a4b299e0b7edbdea02c26faccc7e866dd"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ARI__CAPABILITY.html#a4b299e0b7edbdea02c26faccc7e866dd">PCI_EXPRESS_EXTENDED_CAPABILITIES_ARI_CAPABILITY::AriControl</a></div><div class="ttdeci">UINT16 AriControl</div><div class="ttdef"><b>Definition</b> PciExpress21.h:627</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__ARI__CAPABILITY_html_afb30a8b46de145e6f635c36bbc22f8c4"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__ARI__CAPABILITY.html#afb30a8b46de145e6f635c36bbc22f8c4">PCI_EXPRESS_EXTENDED_CAPABILITIES_ARI_CAPABILITY::Header</a></div><div class="ttdeci">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER Header</div><div class="ttdef"><b>Definition</b> PciExpress21.h:625</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__DYNAMIC__POWER__ALLOCATION_html"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__DYNAMIC__POWER__ALLOCATION.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_DYNAMIC_POWER_ALLOCATION</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:633</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__DYNAMIC__POWER__ALLOCATION_html_a1c8d788c3d104a9479a2e03108b423af"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__DYNAMIC__POWER__ALLOCATION.html#a1c8d788c3d104a9479a2e03108b423af">PCI_EXPRESS_EXTENDED_CAPABILITIES_DYNAMIC_POWER_ALLOCATION::DpaLatencyIndicator</a></div><div class="ttdeci">UINT32 DpaLatencyIndicator</div><div class="ttdef"><b>Definition</b> PciExpress21.h:636</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__DYNAMIC__POWER__ALLOCATION_html_a2df1f2f504806904bb96ebd040bebfbf"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__DYNAMIC__POWER__ALLOCATION.html#a2df1f2f504806904bb96ebd040bebfbf">PCI_EXPRESS_EXTENDED_CAPABILITIES_DYNAMIC_POWER_ALLOCATION::DpaCapability</a></div><div class="ttdeci">UINT32 DpaCapability</div><div class="ttdef"><b>Definition</b> PciExpress21.h:635</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__DYNAMIC__POWER__ALLOCATION_html_a3968e829c54dcf868b024adacb7b36f1"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__DYNAMIC__POWER__ALLOCATION.html#a3968e829c54dcf868b024adacb7b36f1">PCI_EXPRESS_EXTENDED_CAPABILITIES_DYNAMIC_POWER_ALLOCATION::Header</a></div><div class="ttdeci">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER Header</div><div class="ttdef"><b>Definition</b> PciExpress21.h:634</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__DYNAMIC__POWER__ALLOCATION_html_a8562d2e66e83cec78f94ebe940bb3f3f"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__DYNAMIC__POWER__ALLOCATION.html#a8562d2e66e83cec78f94ebe940bb3f3f">PCI_EXPRESS_EXTENDED_CAPABILITIES_DYNAMIC_POWER_ALLOCATION::DpaControl</a></div><div class="ttdeci">UINT16 DpaControl</div><div class="ttdef"><b>Definition</b> PciExpress21.h:638</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__DYNAMIC__POWER__ALLOCATION_html_ab9dc709efe637bc8a001b6ced54a561b"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__DYNAMIC__POWER__ALLOCATION.html#ab9dc709efe637bc8a001b6ced54a561b">PCI_EXPRESS_EXTENDED_CAPABILITIES_DYNAMIC_POWER_ALLOCATION::DpaStatus</a></div><div class="ttdeci">UINT16 DpaStatus</div><div class="ttdef"><b>Definition</b> PciExpress21.h:637</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__EVENT__COLLECTOR__ENDPOINT__ASSOCIATION_html"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__EVENT__COLLECTOR__ENDPOINT__ASSOCIATION.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_EVENT_COLLECTOR_ENDPOINT_ASSOCIATION</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:558</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__EVENT__COLLECTOR__ENDPOINT__ASSOCIATION_html_a23a961882ab9f313e083f210858abe13"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__EVENT__COLLECTOR__ENDPOINT__ASSOCIATION.html#a23a961882ab9f313e083f210858abe13">PCI_EXPRESS_EXTENDED_CAPABILITIES_EVENT_COLLECTOR_ENDPOINT_ASSOCIATION::Header</a></div><div class="ttdeci">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER Header</div><div class="ttdef"><b>Definition</b> PciExpress21.h:559</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__EVENT__COLLECTOR__ENDPOINT__ASSOCIATION_html_aa2edabc5f39350e068bfff67615af041"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__EVENT__COLLECTOR__ENDPOINT__ASSOCIATION.html#aa2edabc5f39350e068bfff67615af041">PCI_EXPRESS_EXTENDED_CAPABILITIES_EVENT_COLLECTOR_ENDPOINT_ASSOCIATION::AssociationBitmap</a></div><div class="ttdeci">UINT32 AssociationBitmap</div><div class="ttdef"><b>Definition</b> PciExpress21.h:560</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__HEADER_html"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__HEADER.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:422</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__HEADER_html_a40770a622c44223026f543fd03e5bdcd"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__HEADER.html#a40770a622c44223026f543fd03e5bdcd">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER::CapabilityId</a></div><div class="ttdeci">UINT32 CapabilityId</div><div class="ttdef"><b>Definition</b> PciExpress21.h:423</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__HEADER_html_a6e7fc637c3eadb3bf35db667fddf435d"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__HEADER.html#a6e7fc637c3eadb3bf35db667fddf435d">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER::CapabilityVersion</a></div><div class="ttdeci">UINT32 CapabilityVersion</div><div class="ttdef"><b>Definition</b> PciExpress21.h:424</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__HEADER_html_af29367fa49df8b9e530d8d2c7388ff30"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__HEADER.html#af29367fa49df8b9e530d8d2c7388ff30">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER::NextCapabilityOffset</a></div><div class="ttdeci">UINT32 NextCapabilityOffset</div><div class="ttdef"><b>Definition</b> PciExpress21.h:425</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__INTERNAL__LINK__CONTROL_html"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__INTERNAL__LINK__CONTROL.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_INTERNAL_LINK_CONTROL</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:522</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__INTERNAL__LINK__CONTROL_html_a1cfb1cea80f5f52b9b8a43e2f0047182"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__INTERNAL__LINK__CONTROL.html#a1cfb1cea80f5f52b9b8a43e2f0047182">PCI_EXPRESS_EXTENDED_CAPABILITIES_INTERNAL_LINK_CONTROL::RootComplexLinkControl</a></div><div class="ttdeci">UINT16 RootComplexLinkControl</div><div class="ttdef"><b>Definition</b> PciExpress21.h:525</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__INTERNAL__LINK__CONTROL_html_a595325fcd3485f7e688c50817276188f"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__INTERNAL__LINK__CONTROL.html#a595325fcd3485f7e688c50817276188f">PCI_EXPRESS_EXTENDED_CAPABILITIES_INTERNAL_LINK_CONTROL::RootComplexLinkCapabilities</a></div><div class="ttdeci">UINT32 RootComplexLinkCapabilities</div><div class="ttdef"><b>Definition</b> PciExpress21.h:524</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__INTERNAL__LINK__CONTROL_html_a759821f30f0e145f5f1f5c85c13af0e1"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__INTERNAL__LINK__CONTROL.html#a759821f30f0e145f5f1f5c85c13af0e1">PCI_EXPRESS_EXTENDED_CAPABILITIES_INTERNAL_LINK_CONTROL::Header</a></div><div class="ttdeci">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER Header</div><div class="ttdef"><b>Definition</b> PciExpress21.h:523</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__INTERNAL__LINK__CONTROL_html_ae1ae02fc00d2f7528b014d14453f9645"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__INTERNAL__LINK__CONTROL.html#ae1ae02fc00d2f7528b014d14453f9645">PCI_EXPRESS_EXTENDED_CAPABILITIES_INTERNAL_LINK_CONTROL::RootComplexLinkStatus</a></div><div class="ttdeci">UINT16 RootComplexLinkStatus</div><div class="ttdef"><b>Definition</b> PciExpress21.h:526</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__LATENCE__TOLERANCE__REPORTING_html"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__LATENCE__TOLERANCE__REPORTING.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_LATENCE_TOLERANCE_REPORTING</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:648</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__LATENCE__TOLERANCE__REPORTING_html_a362665344d7b87f8b2eb5b8f62a153a8"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__LATENCE__TOLERANCE__REPORTING.html#a362665344d7b87f8b2eb5b8f62a153a8">PCI_EXPRESS_EXTENDED_CAPABILITIES_LATENCE_TOLERANCE_REPORTING::MaxSnoopLatency</a></div><div class="ttdeci">UINT16 MaxSnoopLatency</div><div class="ttdef"><b>Definition</b> PciExpress21.h:650</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__LATENCE__TOLERANCE__REPORTING_html_a7a071b559712e2735480e02bf1ff9138"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__LATENCE__TOLERANCE__REPORTING.html#a7a071b559712e2735480e02bf1ff9138">PCI_EXPRESS_EXTENDED_CAPABILITIES_LATENCE_TOLERANCE_REPORTING::Header</a></div><div class="ttdeci">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER Header</div><div class="ttdef"><b>Definition</b> PciExpress21.h:649</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__LATENCE__TOLERANCE__REPORTING_html_a812c5eb087ae99b6a671f590fbb1af1c"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__LATENCE__TOLERANCE__REPORTING.html#a812c5eb087ae99b6a671f590fbb1af1c">PCI_EXPRESS_EXTENDED_CAPABILITIES_LATENCE_TOLERANCE_REPORTING::MaxNoSnoopLatency</a></div><div class="ttdeci">UINT16 MaxNoSnoopLatency</div><div class="ttdef"><b>Definition</b> PciExpress21.h:651</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__LINK__DECLARATION_html"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__LINK__DECLARATION.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_LINK_DECLARATION</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:510</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__LINK__DECLARATION_html_aa143da4776120838c345bb52f20732cb"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__LINK__DECLARATION.html#aa143da4776120838c345bb52f20732cb">PCI_EXPRESS_EXTENDED_CAPABILITIES_LINK_DECLARATION::Header</a></div><div class="ttdeci">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER Header</div><div class="ttdef"><b>Definition</b> PciExpress21.h:511</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__LINK__DECLARATION_html_aad61aa73a706ed7d103efd3ac557a251"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__LINK__DECLARATION.html#aad61aa73a706ed7d103efd3ac557a251">PCI_EXPRESS_EXTENDED_CAPABILITIES_LINK_DECLARATION::ElementSelfDescription</a></div><div class="ttdeci">UINT32 ElementSelfDescription</div><div class="ttdef"><b>Definition</b> PciExpress21.h:512</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__LINK__DECLARATION_html_ad5f2c17a190a8fd1a7f8d723db673aba"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__LINK__DECLARATION.html#ad5f2c17a190a8fd1a7f8d723db673aba">PCI_EXPRESS_EXTENDED_CAPABILITIES_LINK_DECLARATION::Reserved</a></div><div class="ttdeci">UINT32 Reserved</div><div class="ttdef"><b>Definition</b> PciExpress21.h:513</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__MULTICAST_html"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__MULTICAST.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_MULTICAST</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:594</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__MULTICAST_html_a20339e2fa3a87a67ba40d86b39d057ba"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__MULTICAST.html#a20339e2fa3a87a67ba40d86b39d057ba">PCI_EXPRESS_EXTENDED_CAPABILITIES_MULTICAST::McBlockUntranslated</a></div><div class="ttdeci">UINT64 McBlockUntranslated</div><div class="ttdef"><b>Definition</b> PciExpress21.h:601</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__MULTICAST_html_a24af378c53e082b90bb9f4ae793b4cf6"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__MULTICAST.html#a24af378c53e082b90bb9f4ae793b4cf6">PCI_EXPRESS_EXTENDED_CAPABILITIES_MULTICAST::McOverlayBar</a></div><div class="ttdeci">UINT64 McOverlayBar</div><div class="ttdef"><b>Definition</b> PciExpress21.h:602</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__MULTICAST_html_a526fd7d7313e92e5394aac525baf4998"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__MULTICAST.html#a526fd7d7313e92e5394aac525baf4998">PCI_EXPRESS_EXTENDED_CAPABILITIES_MULTICAST::Header</a></div><div class="ttdeci">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER Header</div><div class="ttdef"><b>Definition</b> PciExpress21.h:595</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__MULTICAST_html_a6813a4c83af3512d1b163e4f7a7abbcf"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__MULTICAST.html#a6813a4c83af3512d1b163e4f7a7abbcf">PCI_EXPRESS_EXTENDED_CAPABILITIES_MULTICAST::McReceiveAddress</a></div><div class="ttdeci">UINT64 McReceiveAddress</div><div class="ttdef"><b>Definition</b> PciExpress21.h:599</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__MULTICAST_html_a6df605700207bc6cd023e1e6042c5a19"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__MULTICAST.html#a6df605700207bc6cd023e1e6042c5a19">PCI_EXPRESS_EXTENDED_CAPABILITIES_MULTICAST::McBlockAll</a></div><div class="ttdeci">UINT64 McBlockAll</div><div class="ttdef"><b>Definition</b> PciExpress21.h:600</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__MULTICAST_html_a8456ce02868e8eaea42d0abc0f852d54"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__MULTICAST.html#a8456ce02868e8eaea42d0abc0f852d54">PCI_EXPRESS_EXTENDED_CAPABILITIES_MULTICAST::MultiCastCapability</a></div><div class="ttdeci">UINT16 MultiCastCapability</div><div class="ttdef"><b>Definition</b> PciExpress21.h:596</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__MULTICAST_html_a8de0655d4decd10281f6a31875269881"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__MULTICAST.html#a8de0655d4decd10281f6a31875269881">PCI_EXPRESS_EXTENDED_CAPABILITIES_MULTICAST::McBaseAddress</a></div><div class="ttdeci">UINT64 McBaseAddress</div><div class="ttdef"><b>Definition</b> PciExpress21.h:598</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__MULTICAST_html_a9024442d9aff0c4e53810be04c3c0540"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__MULTICAST.html#a9024442d9aff0c4e53810be04c3c0540">PCI_EXPRESS_EXTENDED_CAPABILITIES_MULTICAST::MulticastControl</a></div><div class="ttdeci">UINT16 MulticastControl</div><div class="ttdef"><b>Definition</b> PciExpress21.h:597</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__POWER__BUDGETING_html"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__POWER__BUDGETING.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_POWER_BUDGETING</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:532</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__POWER__BUDGETING_html_a2387bdb29f571497e0ae173557022fa3"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__POWER__BUDGETING.html#a2387bdb29f571497e0ae173557022fa3">PCI_EXPRESS_EXTENDED_CAPABILITIES_POWER_BUDGETING::Header</a></div><div class="ttdeci">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER Header</div><div class="ttdef"><b>Definition</b> PciExpress21.h:533</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__POWER__BUDGETING_html_a306f3a59f7215cf9ac32aafb25ceb325"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__POWER__BUDGETING.html#a306f3a59f7215cf9ac32aafb25ceb325">PCI_EXPRESS_EXTENDED_CAPABILITIES_POWER_BUDGETING::Data</a></div><div class="ttdeci">UINT32 Data</div><div class="ttdef"><b>Definition</b> PciExpress21.h:536</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__POWER__BUDGETING_html_a310f5d701677c4909ba6d7db45412a38"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__POWER__BUDGETING.html#a310f5d701677c4909ba6d7db45412a38">PCI_EXPRESS_EXTENDED_CAPABILITIES_POWER_BUDGETING::Reserved3</a></div><div class="ttdeci">UINT32 Reserved3</div><div class="ttdef"><b>Definition</b> PciExpress21.h:539</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__POWER__BUDGETING_html_a69d861260a86522df8e95afe6da45743"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__POWER__BUDGETING.html#a69d861260a86522df8e95afe6da45743">PCI_EXPRESS_EXTENDED_CAPABILITIES_POWER_BUDGETING::Reserved</a></div><div class="ttdeci">UINT32 Reserved</div><div class="ttdef"><b>Definition</b> PciExpress21.h:535</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__POWER__BUDGETING_html_aaa78b72f021d25bc5d85d120c27db0ea"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__POWER__BUDGETING.html#aaa78b72f021d25bc5d85d120c27db0ea">PCI_EXPRESS_EXTENDED_CAPABILITIES_POWER_BUDGETING::PowerBudgetCapability</a></div><div class="ttdeci">UINT32 PowerBudgetCapability</div><div class="ttdef"><b>Definition</b> PciExpress21.h:537</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__POWER__BUDGETING_html_ab5876f2f41d019ebf3d3d65c4ed7c53e"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__POWER__BUDGETING.html#ab5876f2f41d019ebf3d3d65c4ed7c53e">PCI_EXPRESS_EXTENDED_CAPABILITIES_POWER_BUDGETING::DataSelect</a></div><div class="ttdeci">UINT32 DataSelect</div><div class="ttdef"><b>Definition</b> PciExpress21.h:534</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__POWER__BUDGETING_html_ae3e70829935390f341ef9f8ee72cbeb7"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__POWER__BUDGETING.html#ae3e70829935390f341ef9f8ee72cbeb7">PCI_EXPRESS_EXTENDED_CAPABILITIES_POWER_BUDGETING::Reserved2</a></div><div class="ttdeci">UINT32 Reserved2</div><div class="ttdef"><b>Definition</b> PciExpress21.h:538</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__RCRB__HEADER_html"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RCRB__HEADER.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_RCRB_HEADER</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:582</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__RCRB__HEADER_html_a0b3c99b125f3749a7429617fd8e67427"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RCRB__HEADER.html#a0b3c99b125f3749a7429617fd8e67427">PCI_EXPRESS_EXTENDED_CAPABILITIES_RCRB_HEADER::DeviceId</a></div><div class="ttdeci">UINT16 DeviceId</div><div class="ttdef"><b>Definition</b> PciExpress21.h:585</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__RCRB__HEADER_html_a1587dcdffc11baa1bd6c9a71d275e3f7"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RCRB__HEADER.html#a1587dcdffc11baa1bd6c9a71d275e3f7">PCI_EXPRESS_EXTENDED_CAPABILITIES_RCRB_HEADER::Header</a></div><div class="ttdeci">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER Header</div><div class="ttdef"><b>Definition</b> PciExpress21.h:583</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__RCRB__HEADER_html_a37018b2a721dd3558d73291952e9976e"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RCRB__HEADER.html#a37018b2a721dd3558d73291952e9976e">PCI_EXPRESS_EXTENDED_CAPABILITIES_RCRB_HEADER::RcrbCapabilities</a></div><div class="ttdeci">UINT32 RcrbCapabilities</div><div class="ttdef"><b>Definition</b> PciExpress21.h:586</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__RCRB__HEADER_html_a8a7898968b9b0419b176a55a45240cef"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RCRB__HEADER.html#a8a7898968b9b0419b176a55a45240cef">PCI_EXPRESS_EXTENDED_CAPABILITIES_RCRB_HEADER::Reserved</a></div><div class="ttdeci">UINT32 Reserved</div><div class="ttdef"><b>Definition</b> PciExpress21.h:588</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__RCRB__HEADER_html_aca5d11ebe36da28649b473cd585ef06b"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RCRB__HEADER.html#aca5d11ebe36da28649b473cd585ef06b">PCI_EXPRESS_EXTENDED_CAPABILITIES_RCRB_HEADER::VendorId</a></div><div class="ttdeci">UINT16 VendorId</div><div class="ttdef"><b>Definition</b> PciExpress21.h:584</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__RCRB__HEADER_html_af08f362874f764beedf52545ddaf9268"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RCRB__HEADER.html#af08f362874f764beedf52545ddaf9268">PCI_EXPRESS_EXTENDED_CAPABILITIES_RCRB_HEADER::RcrbControl</a></div><div class="ttdeci">UINT32 RcrbControl</div><div class="ttdef"><b>Definition</b> PciExpress21.h:587</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__RESIZABLE__BAR__ENTRY_html"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RESIZABLE__BAR__ENTRY.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_RESIZABLE_BAR_ENTRY</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:608</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__RESIZABLE__BAR__ENTRY_html_a5ce21806e134278641e2e7534b3c99df"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RESIZABLE__BAR__ENTRY.html#a5ce21806e134278641e2e7534b3c99df">PCI_EXPRESS_EXTENDED_CAPABILITIES_RESIZABLE_BAR_ENTRY::ResizableBarControl</a></div><div class="ttdeci">UINT16 ResizableBarControl</div><div class="ttdef"><b>Definition</b> PciExpress21.h:610</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__RESIZABLE__BAR__ENTRY_html_a751c19344a84066cebe908804a603ce5"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RESIZABLE__BAR__ENTRY.html#a751c19344a84066cebe908804a603ce5">PCI_EXPRESS_EXTENDED_CAPABILITIES_RESIZABLE_BAR_ENTRY::ResizableBarCapability</a></div><div class="ttdeci">UINT32 ResizableBarCapability</div><div class="ttdef"><b>Definition</b> PciExpress21.h:609</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__RESIZABLE__BAR__ENTRY_html_afcc72f6d418206f9b8d1b5bd98443d81"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RESIZABLE__BAR__ENTRY.html#afcc72f6d418206f9b8d1b5bd98443d81">PCI_EXPRESS_EXTENDED_CAPABILITIES_RESIZABLE_BAR_ENTRY::Reserved</a></div><div class="ttdeci">UINT16 Reserved</div><div class="ttdef"><b>Definition</b> PciExpress21.h:611</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__RESIZABLE__BAR_html"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RESIZABLE__BAR.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_RESIZABLE_BAR</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:614</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__RESIZABLE__BAR_html_a7dfa4d6353f108197a37342c73666bfd"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__RESIZABLE__BAR.html#a7dfa4d6353f108197a37342c73666bfd">PCI_EXPRESS_EXTENDED_CAPABILITIES_RESIZABLE_BAR::Header</a></div><div class="ttdeci">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER Header</div><div class="ttdef"><b>Definition</b> PciExpress21.h:615</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__SERIAL__NUMBER_html"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__SERIAL__NUMBER.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_SERIAL_NUMBER</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:502</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__SERIAL__NUMBER_html_a3dd399d3d67f85bd77b850c065ebfb60"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__SERIAL__NUMBER.html#a3dd399d3d67f85bd77b850c065ebfb60">PCI_EXPRESS_EXTENDED_CAPABILITIES_SERIAL_NUMBER::SerialNumber</a></div><div class="ttdeci">UINT64 SerialNumber</div><div class="ttdef"><b>Definition</b> PciExpress21.h:504</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__SERIAL__NUMBER_html_a5569c0a258e1facec3960e69a46dedff"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__SERIAL__NUMBER.html#a5569c0a258e1facec3960e69a46dedff">PCI_EXPRESS_EXTENDED_CAPABILITIES_SERIAL_NUMBER::Header</a></div><div class="ttdeci">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER Header</div><div class="ttdef"><b>Definition</b> PciExpress21.h:503</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__TPH_html"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__TPH.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_TPH</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:657</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__TPH_html_a537882736213c01aa7095efce2f48026"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__TPH.html#a537882736213c01aa7095efce2f48026">PCI_EXPRESS_EXTENDED_CAPABILITIES_TPH::TphRequesterCapability</a></div><div class="ttdeci">UINT32 TphRequesterCapability</div><div class="ttdef"><b>Definition</b> PciExpress21.h:659</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__TPH_html_a9251d084b0cc01558092e85429558b11"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__TPH.html#a9251d084b0cc01558092e85429558b11">PCI_EXPRESS_EXTENDED_CAPABILITIES_TPH::Header</a></div><div class="ttdeci">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER Header</div><div class="ttdef"><b>Definition</b> PciExpress21.h:658</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__TPH_html_a9415228a8eebb4b39d0d760499db7cd7"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__TPH.html#a9415228a8eebb4b39d0d760499db7cd7">PCI_EXPRESS_EXTENDED_CAPABILITIES_TPH::TphRequesterControl</a></div><div class="ttdeci">UINT32 TphRequesterControl</div><div class="ttdef"><b>Definition</b> PciExpress21.h:660</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__VENDOR__SPECIFIC_html"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VENDOR__SPECIFIC.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_VENDOR_SPECIFIC</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:571</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__VENDOR__SPECIFIC_html_a5d11f5a101198d6f72fe6f3ee98961c1"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VENDOR__SPECIFIC.html#a5d11f5a101198d6f72fe6f3ee98961c1">PCI_EXPRESS_EXTENDED_CAPABILITIES_VENDOR_SPECIFIC::VendorSpecificHeader</a></div><div class="ttdeci">UINT32 VendorSpecificHeader</div><div class="ttdef"><b>Definition</b> PciExpress21.h:573</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__VENDOR__SPECIFIC_html_a71cb9dd3890e14a139d89711e569a5ee"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VENDOR__SPECIFIC.html#a71cb9dd3890e14a139d89711e569a5ee">PCI_EXPRESS_EXTENDED_CAPABILITIES_VENDOR_SPECIFIC::Header</a></div><div class="ttdeci">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER Header</div><div class="ttdef"><b>Definition</b> PciExpress21.h:572</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__CAPABILITY_html"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__CAPABILITY.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_VIRTUAL_CHANNEL_CAPABILITY</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:488</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__CAPABILITY_html_a378b6843590ae253adde6c7fd865e03f"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__CAPABILITY.html#a378b6843590ae253adde6c7fd865e03f">PCI_EXPRESS_EXTENDED_CAPABILITIES_VIRTUAL_CHANNEL_CAPABILITY::ExtendedVcCount</a></div><div class="ttdeci">UINT32 ExtendedVcCount</div><div class="ttdef"><b>Definition</b> PciExpress21.h:490</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__CAPABILITY_html_a822a3711cf3edd0c01ffa7b11bf74c72"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__CAPABILITY.html#a822a3711cf3edd0c01ffa7b11bf74c72">PCI_EXPRESS_EXTENDED_CAPABILITIES_VIRTUAL_CHANNEL_CAPABILITY::PortVcStatus</a></div><div class="ttdeci">UINT16 PortVcStatus</div><div class="ttdef"><b>Definition</b> PciExpress21.h:495</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__CAPABILITY_html_a97fb6386497394224bad13a85e45713b"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__CAPABILITY.html#a97fb6386497394224bad13a85e45713b">PCI_EXPRESS_EXTENDED_CAPABILITIES_VIRTUAL_CHANNEL_CAPABILITY::Header</a></div><div class="ttdeci">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER Header</div><div class="ttdef"><b>Definition</b> PciExpress21.h:489</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__CAPABILITY_html_aaf1dab321a9d96f7a9d6d7c597ea0345"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__CAPABILITY.html#aaf1dab321a9d96f7a9d6d7c597ea0345">PCI_EXPRESS_EXTENDED_CAPABILITIES_VIRTUAL_CHANNEL_CAPABILITY::VcArbTableOffset</a></div><div class="ttdeci">UINT32 VcArbTableOffset</div><div class="ttdef"><b>Definition</b> PciExpress21.h:493</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__CAPABILITY_html_abb36173e30f5f144f94fddf237507724"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__CAPABILITY.html#abb36173e30f5f144f94fddf237507724">PCI_EXPRESS_EXTENDED_CAPABILITIES_VIRTUAL_CHANNEL_CAPABILITY::PortVcCapability1</a></div><div class="ttdeci">UINT32 PortVcCapability1</div><div class="ttdef"><b>Definition</b> PciExpress21.h:491</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__CAPABILITY_html_ad14ac1297f069adf14aa2e2166bb22c9"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__CAPABILITY.html#ad14ac1297f069adf14aa2e2166bb22c9">PCI_EXPRESS_EXTENDED_CAPABILITIES_VIRTUAL_CHANNEL_CAPABILITY::PortVcControl</a></div><div class="ttdeci">UINT16 PortVcControl</div><div class="ttdef"><b>Definition</b> PciExpress21.h:494</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__CAPABILITY_html_ae5fa9ab7357d3df8adaac03dd1ab3367"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__CAPABILITY.html#ae5fa9ab7357d3df8adaac03dd1ab3367">PCI_EXPRESS_EXTENDED_CAPABILITIES_VIRTUAL_CHANNEL_CAPABILITY::PortVcCapability2</a></div><div class="ttdeci">UINT32 PortVcCapability2</div><div class="ttdef"><b>Definition</b> PciExpress21.h:492</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__VC_html"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__VC.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_VIRTUAL_CHANNEL_VC</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:480</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__VC_html_a5f209bf7de5d8f8b3f157e09bcce8ab6"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__VC.html#a5f209bf7de5d8f8b3f157e09bcce8ab6">PCI_EXPRESS_EXTENDED_CAPABILITIES_VIRTUAL_CHANNEL_VC::VcResourceControl</a></div><div class="ttdeci">UINT32 VcResourceControl</div><div class="ttdef"><b>Definition</b> PciExpress21.h:483</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__VC_html_a7ca340a3bab5ed3dfbaace18263a54f2"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__VC.html#a7ca340a3bab5ed3dfbaace18263a54f2">PCI_EXPRESS_EXTENDED_CAPABILITIES_VIRTUAL_CHANNEL_VC::Reserved1</a></div><div class="ttdeci">UINT16 Reserved1</div><div class="ttdef"><b>Definition</b> PciExpress21.h:484</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__VC_html_a8c7cc13919387ae50a3eec7a73773824"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__VC.html#a8c7cc13919387ae50a3eec7a73773824">PCI_EXPRESS_EXTENDED_CAPABILITIES_VIRTUAL_CHANNEL_VC::PortArbTableOffset</a></div><div class="ttdeci">UINT32 PortArbTableOffset</div><div class="ttdef"><b>Definition</b> PciExpress21.h:482</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__VC_html_acde0f4b6bab6daf5b4484882df60962d"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__VC.html#acde0f4b6bab6daf5b4484882df60962d">PCI_EXPRESS_EXTENDED_CAPABILITIES_VIRTUAL_CHANNEL_VC::VcResourceCapability</a></div><div class="ttdeci">UINT32 VcResourceCapability</div><div class="ttdef"><b>Definition</b> PciExpress21.h:481</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__VC_html_ad770abf4131b68a519c2eddfae06cfa1"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__VIRTUAL__CHANNEL__VC.html#ad770abf4131b68a519c2eddfae06cfa1">PCI_EXPRESS_EXTENDED_CAPABILITIES_VIRTUAL_CHANNEL_VC::VcResourceStatus</a></div><div class="ttdeci">UINT16 VcResourceStatus</div><div class="ttdef"><b>Definition</b> PciExpress21.h:485</div></div>
<div class="ttc" id="astructSR__IOV__CAPABILITY__REGISTER_html"><div class="ttname"><a href="structSR__IOV__CAPABILITY__REGISTER.html">SR_IOV_CAPABILITY_REGISTER</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:382</div></div>
<div class="ttc" id="astructSR__IOV__CAPABILITY__REGISTER_html_a0b4b28c2a0ab2f9a212c40a02cb653a7"><div class="ttname"><a href="structSR__IOV__CAPABILITY__REGISTER.html#a0b4b28c2a0ab2f9a212c40a02cb653a7">SR_IOV_CAPABILITY_REGISTER::VFStride</a></div><div class="ttdeci">UINT16 VFStride</div><div class="ttdef"><b>Definition</b> PciExpress21.h:393</div></div>
<div class="ttc" id="astructSR__IOV__CAPABILITY__REGISTER_html_a1050a4781c9ab96de5218e9264a79cc9"><div class="ttname"><a href="structSR__IOV__CAPABILITY__REGISTER.html#a1050a4781c9ab96de5218e9264a79cc9">SR_IOV_CAPABILITY_REGISTER::Reserved1</a></div><div class="ttdeci">UINT16 Reserved1</div><div class="ttdef"><b>Definition</b> PciExpress21.h:394</div></div>
<div class="ttc" id="astructSR__IOV__CAPABILITY__REGISTER_html_a12664024e76e4a0f850b8da374a8eea4"><div class="ttname"><a href="structSR__IOV__CAPABILITY__REGISTER.html#a12664024e76e4a0f850b8da374a8eea4">SR_IOV_CAPABILITY_REGISTER::CapabilityHeader</a></div><div class="ttdeci">UINT32 CapabilityHeader</div><div class="ttdef"><b>Definition</b> PciExpress21.h:383</div></div>
<div class="ttc" id="astructSR__IOV__CAPABILITY__REGISTER_html_a176187ca0915eac2d26b8a1a70b0118b"><div class="ttname"><a href="structSR__IOV__CAPABILITY__REGISTER.html#a176187ca0915eac2d26b8a1a70b0118b">SR_IOV_CAPABILITY_REGISTER::SupportedPageSize</a></div><div class="ttdeci">UINT32 SupportedPageSize</div><div class="ttdef"><b>Definition</b> PciExpress21.h:396</div></div>
<div class="ttc" id="astructSR__IOV__CAPABILITY__REGISTER_html_a18989f3fc8f0fcfbcf93f09266dbcea7"><div class="ttname"><a href="structSR__IOV__CAPABILITY__REGISTER.html#a18989f3fc8f0fcfbcf93f09266dbcea7">SR_IOV_CAPABILITY_REGISTER::Status</a></div><div class="ttdeci">UINT16 Status</div><div class="ttdef"><b>Definition</b> PciExpress21.h:386</div></div>
<div class="ttc" id="astructSR__IOV__CAPABILITY__REGISTER_html_a339231b0330cb92cbc2b888b3da72f49"><div class="ttname"><a href="structSR__IOV__CAPABILITY__REGISTER.html#a339231b0330cb92cbc2b888b3da72f49">SR_IOV_CAPABILITY_REGISTER::InitialVFs</a></div><div class="ttdeci">UINT16 InitialVFs</div><div class="ttdef"><b>Definition</b> PciExpress21.h:387</div></div>
<div class="ttc" id="astructSR__IOV__CAPABILITY__REGISTER_html_a62062093d3b7c6b86ef0a25db9c3f18e"><div class="ttname"><a href="structSR__IOV__CAPABILITY__REGISTER.html#a62062093d3b7c6b86ef0a25db9c3f18e">SR_IOV_CAPABILITY_REGISTER::NumVFs</a></div><div class="ttdeci">UINT16 NumVFs</div><div class="ttdef"><b>Definition</b> PciExpress21.h:389</div></div>
<div class="ttc" id="astructSR__IOV__CAPABILITY__REGISTER_html_a64a1e6de954d3b86ba1ba6c36d0b9523"><div class="ttname"><a href="structSR__IOV__CAPABILITY__REGISTER.html#a64a1e6de954d3b86ba1ba6c36d0b9523">SR_IOV_CAPABILITY_REGISTER::TotalVFs</a></div><div class="ttdeci">UINT16 TotalVFs</div><div class="ttdef"><b>Definition</b> PciExpress21.h:388</div></div>
<div class="ttc" id="astructSR__IOV__CAPABILITY__REGISTER_html_a75faf3f2d1fc3891f5e460bc3bebb6b9"><div class="ttname"><a href="structSR__IOV__CAPABILITY__REGISTER.html#a75faf3f2d1fc3891f5e460bc3bebb6b9">SR_IOV_CAPABILITY_REGISTER::FunctionDependencyLink</a></div><div class="ttdeci">UINT8 FunctionDependencyLink</div><div class="ttdef"><b>Definition</b> PciExpress21.h:390</div></div>
<div class="ttc" id="astructSR__IOV__CAPABILITY__REGISTER_html_a78ca688e6f64102be6cb57a1e565a7e8"><div class="ttname"><a href="structSR__IOV__CAPABILITY__REGISTER.html#a78ca688e6f64102be6cb57a1e565a7e8">SR_IOV_CAPABILITY_REGISTER::VFMigrationStateArrayOffset</a></div><div class="ttdeci">UINT32 VFMigrationStateArrayOffset</div><div class="ttdef"><b>Definition</b> PciExpress21.h:399</div></div>
<div class="ttc" id="astructSR__IOV__CAPABILITY__REGISTER_html_a7c7f848c3c952a5848d2d7c745d73e55"><div class="ttname"><a href="structSR__IOV__CAPABILITY__REGISTER.html#a7c7f848c3c952a5848d2d7c745d73e55">SR_IOV_CAPABILITY_REGISTER::FirstVFOffset</a></div><div class="ttdeci">UINT16 FirstVFOffset</div><div class="ttdef"><b>Definition</b> PciExpress21.h:392</div></div>
<div class="ttc" id="astructSR__IOV__CAPABILITY__REGISTER_html_a8fa067f8a3a7578d796193b7f7a1aaab"><div class="ttname"><a href="structSR__IOV__CAPABILITY__REGISTER.html#a8fa067f8a3a7578d796193b7f7a1aaab">SR_IOV_CAPABILITY_REGISTER::VFDeviceID</a></div><div class="ttdeci">UINT16 VFDeviceID</div><div class="ttdef"><b>Definition</b> PciExpress21.h:395</div></div>
<div class="ttc" id="astructSR__IOV__CAPABILITY__REGISTER_html_a9b3e3837e8effa131ec638b2a2e03aa6"><div class="ttname"><a href="structSR__IOV__CAPABILITY__REGISTER.html#a9b3e3837e8effa131ec638b2a2e03aa6">SR_IOV_CAPABILITY_REGISTER::Capability</a></div><div class="ttdeci">UINT32 Capability</div><div class="ttdef"><b>Definition</b> PciExpress21.h:384</div></div>
<div class="ttc" id="astructSR__IOV__CAPABILITY__REGISTER_html_a9b9ea9030fbdc7af51c4b4d3ca049588"><div class="ttname"><a href="structSR__IOV__CAPABILITY__REGISTER.html#a9b9ea9030fbdc7af51c4b4d3ca049588">SR_IOV_CAPABILITY_REGISTER::Reserved0</a></div><div class="ttdeci">UINT8 Reserved0</div><div class="ttdef"><b>Definition</b> PciExpress21.h:391</div></div>
<div class="ttc" id="astructSR__IOV__CAPABILITY__REGISTER_html_a9cbf1b90d9184f6132f3a4a24db7c1c6"><div class="ttname"><a href="structSR__IOV__CAPABILITY__REGISTER.html#a9cbf1b90d9184f6132f3a4a24db7c1c6">SR_IOV_CAPABILITY_REGISTER::SystemPageSize</a></div><div class="ttdeci">UINT32 SystemPageSize</div><div class="ttdef"><b>Definition</b> PciExpress21.h:397</div></div>
<div class="ttc" id="astructSR__IOV__CAPABILITY__REGISTER_html_aff8c9f787156e5384dcf7c4f0b4f9f97"><div class="ttname"><a href="structSR__IOV__CAPABILITY__REGISTER.html#aff8c9f787156e5384dcf7c4f0b4f9f97">SR_IOV_CAPABILITY_REGISTER::Control</a></div><div class="ttdeci">UINT16 Control</div><div class="ttdef"><b>Definition</b> PciExpress21.h:385</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR_html"><div class="ttname"><a href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html">PCI_EXPRESS_REG_UNCORRECTABLE_ERROR</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:434</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR_html_a04583bcef701018b8f8e5fee4fd1044f"><div class="ttname"><a href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a04583bcef701018b8f8e5fee4fd1044f">PCI_EXPRESS_REG_UNCORRECTABLE_ERROR::McBlockedTlp</a></div><div class="ttdeci">UINT32 McBlockedTlp</div><div class="ttdef"><b>Definition</b> PciExpress21.h:452</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR_html_a0e0a52278503f04c9bf00a0304a7144b"><div class="ttname"><a href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a0e0a52278503f04c9bf00a0304a7144b">PCI_EXPRESS_REG_UNCORRECTABLE_ERROR::AcsVoilation</a></div><div class="ttdeci">UINT32 AcsVoilation</div><div class="ttdef"><b>Definition</b> PciExpress21.h:450</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR_html_a2714730569ec3de8f70f965120c7491f"><div class="ttname"><a href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a2714730569ec3de8f70f965120c7491f">PCI_EXPRESS_REG_UNCORRECTABLE_ERROR::UncorrectableInternalError</a></div><div class="ttdeci">UINT32 UncorrectableInternalError</div><div class="ttdef"><b>Definition</b> PciExpress21.h:451</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR_html_a35a3b01f19afeebcd78a403cbff2ee29"><div class="ttname"><a href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a35a3b01f19afeebcd78a403cbff2ee29">PCI_EXPRESS_REG_UNCORRECTABLE_ERROR::AtomicOpEgressBlocked</a></div><div class="ttdeci">UINT32 AtomicOpEgressBlocked</div><div class="ttdef"><b>Definition</b> PciExpress21.h:453</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR_html_a38df78b80b9bbefdf448cc013bb088b2"><div class="ttname"><a href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a38df78b80b9bbefdf448cc013bb088b2">PCI_EXPRESS_REG_UNCORRECTABLE_ERROR::Reserved</a></div><div class="ttdeci">UINT32 Reserved</div><div class="ttdef"><b>Definition</b> PciExpress21.h:437</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR_html_a399794deadeb8cd5b1307fc2a11166a7"><div class="ttname"><a href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a399794deadeb8cd5b1307fc2a11166a7">PCI_EXPRESS_REG_UNCORRECTABLE_ERROR::SurpriseDownError</a></div><div class="ttdeci">UINT32 SurpriseDownError</div><div class="ttdef"><b>Definition</b> PciExpress21.h:439</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR_html_a5eb6fdf46d4211651e7215a04cd0fa68"><div class="ttname"><a href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a5eb6fdf46d4211651e7215a04cd0fa68">PCI_EXPRESS_REG_UNCORRECTABLE_ERROR::TlpPrefixBlockedError</a></div><div class="ttdeci">UINT32 TlpPrefixBlockedError</div><div class="ttdef"><b>Definition</b> PciExpress21.h:454</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR_html_a7bd1b8774be8abaf9febe7f0c4d9d1c5"><div class="ttname"><a href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a7bd1b8774be8abaf9febe7f0c4d9d1c5">PCI_EXPRESS_REG_UNCORRECTABLE_ERROR::FlowControlProtocolError</a></div><div class="ttdeci">UINT32 FlowControlProtocolError</div><div class="ttdef"><b>Definition</b> PciExpress21.h:442</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR_html_a7caab95f60b089ce3443943ee3f0d08b"><div class="ttname"><a href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a7caab95f60b089ce3443943ee3f0d08b">PCI_EXPRESS_REG_UNCORRECTABLE_ERROR::CompleterAbort</a></div><div class="ttdeci">UINT32 CompleterAbort</div><div class="ttdef"><b>Definition</b> PciExpress21.h:444</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR_html_a805771d7705114a252e69d7d176fb3de"><div class="ttname"><a href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a805771d7705114a252e69d7d176fb3de">PCI_EXPRESS_REG_UNCORRECTABLE_ERROR::EcrcError</a></div><div class="ttdeci">UINT32 EcrcError</div><div class="ttdef"><b>Definition</b> PciExpress21.h:448</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR_html_a887f239946d1b4c63d611f07c6a3efe4"><div class="ttname"><a href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a887f239946d1b4c63d611f07c6a3efe4">PCI_EXPRESS_REG_UNCORRECTABLE_ERROR::MalformedTlp</a></div><div class="ttdeci">UINT32 MalformedTlp</div><div class="ttdef"><b>Definition</b> PciExpress21.h:447</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR_html_a8ee3f33977c2e4e44e6db8edfff3f40a"><div class="ttname"><a href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a8ee3f33977c2e4e44e6db8edfff3f40a">PCI_EXPRESS_REG_UNCORRECTABLE_ERROR::UnexpectedCompletion</a></div><div class="ttdeci">UINT32 UnexpectedCompletion</div><div class="ttdef"><b>Definition</b> PciExpress21.h:445</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR_html_a95e9ad6d87469538aebeb907a229d0e8"><div class="ttname"><a href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a95e9ad6d87469538aebeb907a229d0e8">PCI_EXPRESS_REG_UNCORRECTABLE_ERROR::ReceiverOverflow</a></div><div class="ttdeci">UINT32 ReceiverOverflow</div><div class="ttdef"><b>Definition</b> PciExpress21.h:446</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR_html_a98fabdbbde64c7706d4bf31d067ed247"><div class="ttname"><a href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#a98fabdbbde64c7706d4bf31d067ed247">PCI_EXPRESS_REG_UNCORRECTABLE_ERROR::Reserved3</a></div><div class="ttdeci">UINT32 Reserved3</div><div class="ttdef"><b>Definition</b> PciExpress21.h:455</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR_html_aa4bb3143bb69a2fdb4bc9254185613b1"><div class="ttname"><a href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#aa4bb3143bb69a2fdb4bc9254185613b1">PCI_EXPRESS_REG_UNCORRECTABLE_ERROR::UnsupportedRequestError</a></div><div class="ttdeci">UINT32 UnsupportedRequestError</div><div class="ttdef"><b>Definition</b> PciExpress21.h:449</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR_html_ab20489370b7d7299aa6fa7d1d606aaed"><div class="ttname"><a href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#ab20489370b7d7299aa6fa7d1d606aaed">PCI_EXPRESS_REG_UNCORRECTABLE_ERROR::Undefined</a></div><div class="ttdeci">UINT32 Undefined</div><div class="ttdef"><b>Definition</b> PciExpress21.h:436</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR_html_ac7de667a68b7992bff737f25a5a60aab"><div class="ttname"><a href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#ac7de667a68b7992bff737f25a5a60aab">PCI_EXPRESS_REG_UNCORRECTABLE_ERROR::Reserved2</a></div><div class="ttdeci">UINT32 Reserved2</div><div class="ttdef"><b>Definition</b> PciExpress21.h:440</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR_html_ad546cd1e1acdd2cd8c216eb75554cf55"><div class="ttname"><a href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#ad546cd1e1acdd2cd8c216eb75554cf55">PCI_EXPRESS_REG_UNCORRECTABLE_ERROR::CompletionTimeout</a></div><div class="ttdeci">UINT32 CompletionTimeout</div><div class="ttdef"><b>Definition</b> PciExpress21.h:443</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR_html_ad77072a9253ecaecd6c4937e00be0fe4"><div class="ttname"><a href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#ad77072a9253ecaecd6c4937e00be0fe4">PCI_EXPRESS_REG_UNCORRECTABLE_ERROR::Uint32</a></div><div class="ttdeci">UINT32 Uint32</div><div class="ttdef"><b>Definition</b> PciExpress21.h:457</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR_html_af0769c66e92f24d8cf5d60759a42c536"><div class="ttname"><a href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#af0769c66e92f24d8cf5d60759a42c536">PCI_EXPRESS_REG_UNCORRECTABLE_ERROR::DataLinkProtocolError</a></div><div class="ttdeci">UINT32 DataLinkProtocolError</div><div class="ttdef"><b>Definition</b> PciExpress21.h:438</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR_html_af0f37439b07b262a075624cdc6d48644"><div class="ttname"><a href="unionPCI__EXPRESS__REG__UNCORRECTABLE__ERROR.html#af0f37439b07b262a075624cdc6d48644">PCI_EXPRESS_REG_UNCORRECTABLE_ERROR::PoisonedTlp</a></div><div class="ttdeci">UINT32 PoisonedTlp</div><div class="ttdef"><b>Definition</b> PciExpress21.h:441</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__CAPABILITY_html"><div class="ttname"><a href="unionPCI__REG__PCIE__CAPABILITY.html">PCI_REG_PCIE_CAPABILITY</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:42</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__CAPABILITY_html_a21e5cf1cdf9f64b21333cd818d7bdde3"><div class="ttname"><a href="unionPCI__REG__PCIE__CAPABILITY.html#a21e5cf1cdf9f64b21333cd818d7bdde3">PCI_REG_PCIE_CAPABILITY::Reserved</a></div><div class="ttdeci">UINT16 Reserved</div><div class="ttdef"><b>Definition</b> PciExpress21.h:49</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__CAPABILITY_html_a2e3ea68e8cb6a4c8f96b9ff769589d03"><div class="ttname"><a href="unionPCI__REG__PCIE__CAPABILITY.html#a2e3ea68e8cb6a4c8f96b9ff769589d03">PCI_REG_PCIE_CAPABILITY::Undefined</a></div><div class="ttdeci">UINT16 Undefined</div><div class="ttdef"><b>Definition</b> PciExpress21.h:48</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__CAPABILITY_html_a59771e6d1e9de0d23579a37768d414e6"><div class="ttname"><a href="unionPCI__REG__PCIE__CAPABILITY.html#a59771e6d1e9de0d23579a37768d414e6">PCI_REG_PCIE_CAPABILITY::Version</a></div><div class="ttdeci">UINT16 Version</div><div class="ttdef"><b>Definition</b> PciExpress21.h:44</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__CAPABILITY_html_a5d5ce3f36b20d582c712705a6c01a1c1"><div class="ttname"><a href="unionPCI__REG__PCIE__CAPABILITY.html#a5d5ce3f36b20d582c712705a6c01a1c1">PCI_REG_PCIE_CAPABILITY::DevicePortType</a></div><div class="ttdeci">UINT16 DevicePortType</div><div class="ttdef"><b>Definition</b> PciExpress21.h:45</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__CAPABILITY_html_a92b92a0de22ca3d3c4f60f7e2534fe61"><div class="ttname"><a href="unionPCI__REG__PCIE__CAPABILITY.html#a92b92a0de22ca3d3c4f60f7e2534fe61">PCI_REG_PCIE_CAPABILITY::SlotImplemented</a></div><div class="ttdeci">UINT16 SlotImplemented</div><div class="ttdef"><b>Definition</b> PciExpress21.h:46</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__CAPABILITY_html_ac275bea31c3ece64a436dd1d3afae3d2"><div class="ttname"><a href="unionPCI__REG__PCIE__CAPABILITY.html#ac275bea31c3ece64a436dd1d3afae3d2">PCI_REG_PCIE_CAPABILITY::Uint16</a></div><div class="ttdeci">UINT16 Uint16</div><div class="ttdef"><b>Definition</b> PciExpress21.h:51</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__CAPABILITY_html_ad31021269f852ba4c7ef172016874b85"><div class="ttname"><a href="unionPCI__REG__PCIE__CAPABILITY.html#ad31021269f852ba4c7ef172016874b85">PCI_REG_PCIE_CAPABILITY::InterruptMessageNumber</a></div><div class="ttdeci">UINT16 InterruptMessageNumber</div><div class="ttdef"><b>Definition</b> PciExpress21.h:47</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CAPABILITY2_html"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html">PCI_REG_PCIE_DEVICE_CAPABILITY2</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:247</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CAPABILITY2_html_a10611a25e3797cfb48d9cf4be475d0ea"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a10611a25e3797cfb48d9cf4be475d0ea">PCI_REG_PCIE_DEVICE_CAPABILITY2::AtomicOp64Completer</a></div><div class="ttdeci">UINT32 AtomicOp64Completer</div><div class="ttdef"><b>Definition</b> PciExpress21.h:254</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CAPABILITY2_html_a1cc028f9fdf2c3f36dacfc2ba192cdb8"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a1cc028f9fdf2c3f36dacfc2ba192cdb8">PCI_REG_PCIE_DEVICE_CAPABILITY2::NoRoEnabledPrPrPassing</a></div><div class="ttdeci">UINT32 NoRoEnabledPrPrPassing</div><div class="ttdef"><b>Definition</b> PciExpress21.h:256</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CAPABILITY2_html_a26eaf1009c9e3eb8c8b89886a555b103"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a26eaf1009c9e3eb8c8b89886a555b103">PCI_REG_PCIE_DEVICE_CAPABILITY2::CompletionTimeoutRanges</a></div><div class="ttdeci">UINT32 CompletionTimeoutRanges</div><div class="ttdef"><b>Definition</b> PciExpress21.h:249</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CAPABILITY2_html_a2853c71114fdd0222d81513bac12ba19"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a2853c71114fdd0222d81513bac12ba19">PCI_REG_PCIE_DEVICE_CAPABILITY2::Cas128Completer</a></div><div class="ttdeci">UINT32 Cas128Completer</div><div class="ttdef"><b>Definition</b> PciExpress21.h:255</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CAPABILITY2_html_a38786b81cabfac6f5170cf903883d187"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a38786b81cabfac6f5170cf903883d187">PCI_REG_PCIE_DEVICE_CAPABILITY2::CompletionTimeoutDisable</a></div><div class="ttdeci">UINT32 CompletionTimeoutDisable</div><div class="ttdef"><b>Definition</b> PciExpress21.h:250</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CAPABILITY2_html_a4f34000714bced68e822b5411d79a9a3"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a4f34000714bced68e822b5411d79a9a3">PCI_REG_PCIE_DEVICE_CAPABILITY2::Obff</a></div><div class="ttdeci">UINT32 Obff</div><div class="ttdef"><b>Definition</b> PciExpress21.h:260</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CAPABILITY2_html_a501132e246276b11f4a2c3f588e86928"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a501132e246276b11f4a2c3f588e86928">PCI_REG_PCIE_DEVICE_CAPABILITY2::ExtendedFmtField</a></div><div class="ttdeci">UINT32 ExtendedFmtField</div><div class="ttdef"><b>Definition</b> PciExpress21.h:261</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CAPABILITY2_html_a51fe03dd38463db4310ea75cbd751115"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a51fe03dd38463db4310ea75cbd751115">PCI_REG_PCIE_DEVICE_CAPABILITY2::AtomicOpRouting</a></div><div class="ttdeci">UINT32 AtomicOpRouting</div><div class="ttdef"><b>Definition</b> PciExpress21.h:252</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CAPABILITY2_html_a6721d62ddf3b3c1f9164ba3f18f4f324"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a6721d62ddf3b3c1f9164ba3f18f4f324">PCI_REG_PCIE_DEVICE_CAPABILITY2::LtrMechanism</a></div><div class="ttdeci">UINT32 LtrMechanism</div><div class="ttdef"><b>Definition</b> PciExpress21.h:257</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CAPABILITY2_html_a7922a4eef3480eece62b875a386b0562"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a7922a4eef3480eece62b875a386b0562">PCI_REG_PCIE_DEVICE_CAPABILITY2::AtomicOp32Completer</a></div><div class="ttdeci">UINT32 AtomicOp32Completer</div><div class="ttdef"><b>Definition</b> PciExpress21.h:253</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CAPABILITY2_html_a853dd462026b47a027dccc88d98e522b"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a853dd462026b47a027dccc88d98e522b">PCI_REG_PCIE_DEVICE_CAPABILITY2::Reserved</a></div><div class="ttdeci">UINT32 Reserved</div><div class="ttdef"><b>Definition</b> PciExpress21.h:259</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CAPABILITY2_html_a8616fbffa2bc92c44c401394e0a28ed9"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a8616fbffa2bc92c44c401394e0a28ed9">PCI_REG_PCIE_DEVICE_CAPABILITY2::AriForwarding</a></div><div class="ttdeci">UINT32 AriForwarding</div><div class="ttdef"><b>Definition</b> PciExpress21.h:251</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CAPABILITY2_html_a92f18620c23b5b181e89d851bf09b667"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#a92f18620c23b5b181e89d851bf09b667">PCI_REG_PCIE_DEVICE_CAPABILITY2::MaxEndEndTlpPrefixes</a></div><div class="ttdeci">UINT32 MaxEndEndTlpPrefixes</div><div class="ttdef"><b>Definition</b> PciExpress21.h:263</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CAPABILITY2_html_aa580be384ebbb0b7b1427844511575c3"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#aa580be384ebbb0b7b1427844511575c3">PCI_REG_PCIE_DEVICE_CAPABILITY2::Uint32</a></div><div class="ttdeci">UINT32 Uint32</div><div class="ttdef"><b>Definition</b> PciExpress21.h:266</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CAPABILITY2_html_abc9d593cd0f87ca8ea21041fb2dc6d5c"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#abc9d593cd0f87ca8ea21041fb2dc6d5c">PCI_REG_PCIE_DEVICE_CAPABILITY2::EndEndTlpPrefix</a></div><div class="ttdeci">UINT32 EndEndTlpPrefix</div><div class="ttdef"><b>Definition</b> PciExpress21.h:262</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CAPABILITY2_html_ac95df1e98a2f01e12e751fa64d037316"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#ac95df1e98a2f01e12e751fa64d037316">PCI_REG_PCIE_DEVICE_CAPABILITY2::TphCompleter</a></div><div class="ttdeci">UINT32 TphCompleter</div><div class="ttdef"><b>Definition</b> PciExpress21.h:258</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CAPABILITY2_html_acde33de9060e24145b1c66e56108caf0"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CAPABILITY2.html#acde33de9060e24145b1c66e56108caf0">PCI_REG_PCIE_DEVICE_CAPABILITY2::Reserved2</a></div><div class="ttdeci">UINT32 Reserved2</div><div class="ttdef"><b>Definition</b> PciExpress21.h:264</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CAPABILITY_html"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html">PCI_REG_PCIE_DEVICE_CAPABILITY</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:64</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CAPABILITY_html_a0a0e87cebc4a90295ef91afda701c8ca"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#a0a0e87cebc4a90295ef91afda701c8ca">PCI_REG_PCIE_DEVICE_CAPABILITY::MaxPayloadSize</a></div><div class="ttdeci">UINT32 MaxPayloadSize</div><div class="ttdef"><b>Definition</b> PciExpress21.h:66</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CAPABILITY_html_a2c508df11b8cd16d2ac33eb8a6bf2c42"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#a2c508df11b8cd16d2ac33eb8a6bf2c42">PCI_REG_PCIE_DEVICE_CAPABILITY::Undefined</a></div><div class="ttdeci">UINT32 Undefined</div><div class="ttdef"><b>Definition</b> PciExpress21.h:71</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CAPABILITY_html_a2f7e3b4b854b86255afddf4f3ec99450"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#a2f7e3b4b854b86255afddf4f3ec99450">PCI_REG_PCIE_DEVICE_CAPABILITY::ExtendedTagField</a></div><div class="ttdeci">UINT32 ExtendedTagField</div><div class="ttdef"><b>Definition</b> PciExpress21.h:68</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CAPABILITY_html_a3eb903bc5a65ac80a530824c006291a5"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#a3eb903bc5a65ac80a530824c006291a5">PCI_REG_PCIE_DEVICE_CAPABILITY::EndpointL1AcceptableLatency</a></div><div class="ttdeci">UINT32 EndpointL1AcceptableLatency</div><div class="ttdef"><b>Definition</b> PciExpress21.h:70</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CAPABILITY_html_a54ecfefdc721c13e4047ca999c5954d6"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#a54ecfefdc721c13e4047ca999c5954d6">PCI_REG_PCIE_DEVICE_CAPABILITY::Reserved</a></div><div class="ttdeci">UINT32 Reserved</div><div class="ttdef"><b>Definition</b> PciExpress21.h:73</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CAPABILITY_html_a789f51fe9d6b189b51b47b44a8d61f33"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#a789f51fe9d6b189b51b47b44a8d61f33">PCI_REG_PCIE_DEVICE_CAPABILITY::CapturedSlotPowerLimitScale</a></div><div class="ttdeci">UINT32 CapturedSlotPowerLimitScale</div><div class="ttdef"><b>Definition</b> PciExpress21.h:75</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CAPABILITY_html_a8703e0bbc5eee5df12c75cf4bbb8cd1d"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#a8703e0bbc5eee5df12c75cf4bbb8cd1d">PCI_REG_PCIE_DEVICE_CAPABILITY::RoleBasedErrorReporting</a></div><div class="ttdeci">UINT32 RoleBasedErrorReporting</div><div class="ttdef"><b>Definition</b> PciExpress21.h:72</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CAPABILITY_html_aa3b903c787c38be62872714220ba3164"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#aa3b903c787c38be62872714220ba3164">PCI_REG_PCIE_DEVICE_CAPABILITY::EndpointL0sAcceptableLatency</a></div><div class="ttdeci">UINT32 EndpointL0sAcceptableLatency</div><div class="ttdef"><b>Definition</b> PciExpress21.h:69</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CAPABILITY_html_ab7d26484ad849df971bdfaee2e34e6e9"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#ab7d26484ad849df971bdfaee2e34e6e9">PCI_REG_PCIE_DEVICE_CAPABILITY::Reserved2</a></div><div class="ttdeci">UINT32 Reserved2</div><div class="ttdef"><b>Definition</b> PciExpress21.h:77</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CAPABILITY_html_ad35c11495bd220516c84835a5332f88d"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#ad35c11495bd220516c84835a5332f88d">PCI_REG_PCIE_DEVICE_CAPABILITY::Uint32</a></div><div class="ttdeci">UINT32 Uint32</div><div class="ttdef"><b>Definition</b> PciExpress21.h:79</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CAPABILITY_html_ad738f4bcec6a7509d18557dd77daa258"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#ad738f4bcec6a7509d18557dd77daa258">PCI_REG_PCIE_DEVICE_CAPABILITY::FunctionLevelReset</a></div><div class="ttdeci">UINT32 FunctionLevelReset</div><div class="ttdef"><b>Definition</b> PciExpress21.h:76</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CAPABILITY_html_ae4bdd1d2b4cf9d5bfb14cc908bfbb3ab"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#ae4bdd1d2b4cf9d5bfb14cc908bfbb3ab">PCI_REG_PCIE_DEVICE_CAPABILITY::CapturedSlotPowerLimitValue</a></div><div class="ttdeci">UINT32 CapturedSlotPowerLimitValue</div><div class="ttdef"><b>Definition</b> PciExpress21.h:74</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CAPABILITY_html_ae7a4ab6520ceb6ac3f936bdf6a5282dd"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CAPABILITY.html#ae7a4ab6520ceb6ac3f936bdf6a5282dd">PCI_REG_PCIE_DEVICE_CAPABILITY::PhantomFunctions</a></div><div class="ttdeci">UINT32 PhantomFunctions</div><div class="ttdef"><b>Definition</b> PciExpress21.h:67</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CONTROL2_html"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html">PCI_REG_PCIE_DEVICE_CONTROL2</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:272</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CONTROL2_html_a0c2a4d9ef2c30b462a85ad5b422bfe2e"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html#a0c2a4d9ef2c30b462a85ad5b422bfe2e">PCI_REG_PCIE_DEVICE_CONTROL2::LtrMechanism</a></div><div class="ttdeci">UINT16 LtrMechanism</div><div class="ttdef"><b>Definition</b> PciExpress21.h:281</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CONTROL2_html_a35b93a9be833ad2eb37f6ef32dbca00b"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html#a35b93a9be833ad2eb37f6ef32dbca00b">PCI_REG_PCIE_DEVICE_CONTROL2::CompletionTimeoutDisable</a></div><div class="ttdeci">UINT16 CompletionTimeoutDisable</div><div class="ttdef"><b>Definition</b> PciExpress21.h:275</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CONTROL2_html_a67c2ffffc91e17768d5530dc7f3cf65c"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html#a67c2ffffc91e17768d5530dc7f3cf65c">PCI_REG_PCIE_DEVICE_CONTROL2::Reserved</a></div><div class="ttdeci">UINT16 Reserved</div><div class="ttdef"><b>Definition</b> PciExpress21.h:282</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CONTROL2_html_a6be32270b971f836e0071e556ee154f8"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html#a6be32270b971f836e0071e556ee154f8">PCI_REG_PCIE_DEVICE_CONTROL2::Obff</a></div><div class="ttdeci">UINT16 Obff</div><div class="ttdef"><b>Definition</b> PciExpress21.h:283</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CONTROL2_html_a6c20baa3845f87898e34e15f4dff4753"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html#a6c20baa3845f87898e34e15f4dff4753">PCI_REG_PCIE_DEVICE_CONTROL2::IdoCompletion</a></div><div class="ttdeci">UINT16 IdoCompletion</div><div class="ttdef"><b>Definition</b> PciExpress21.h:280</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CONTROL2_html_a6ee8ec72b16e2f1ab2a0e4defd73f29c"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html#a6ee8ec72b16e2f1ab2a0e4defd73f29c">PCI_REG_PCIE_DEVICE_CONTROL2::Uint16</a></div><div class="ttdeci">UINT16 Uint16</div><div class="ttdef"><b>Definition</b> PciExpress21.h:286</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CONTROL2_html_a87c0bd772467a2151c2df1719e6ffdde"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html#a87c0bd772467a2151c2df1719e6ffdde">PCI_REG_PCIE_DEVICE_CONTROL2::IdoRequest</a></div><div class="ttdeci">UINT16 IdoRequest</div><div class="ttdef"><b>Definition</b> PciExpress21.h:279</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CONTROL2_html_a8f95f81a6f0567385ef4b97f05f0cf1d"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html#a8f95f81a6f0567385ef4b97f05f0cf1d">PCI_REG_PCIE_DEVICE_CONTROL2::CompletionTimeoutValue</a></div><div class="ttdeci">UINT16 CompletionTimeoutValue</div><div class="ttdef"><b>Definition</b> PciExpress21.h:274</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CONTROL2_html_ac335cacacb07a20e7c0de0214090877d"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html#ac335cacacb07a20e7c0de0214090877d">PCI_REG_PCIE_DEVICE_CONTROL2::AtomicOpRequester</a></div><div class="ttdeci">UINT16 AtomicOpRequester</div><div class="ttdef"><b>Definition</b> PciExpress21.h:277</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CONTROL2_html_ad5eadbcff7604450f10a5b783bdc5526"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html#ad5eadbcff7604450f10a5b783bdc5526">PCI_REG_PCIE_DEVICE_CONTROL2::EndEndTlpPrefixBlocking</a></div><div class="ttdeci">UINT16 EndEndTlpPrefixBlocking</div><div class="ttdef"><b>Definition</b> PciExpress21.h:284</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CONTROL2_html_ad606d8dfcb69b581c1f01a62809f1151"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html#ad606d8dfcb69b581c1f01a62809f1151">PCI_REG_PCIE_DEVICE_CONTROL2::AriForwarding</a></div><div class="ttdeci">UINT16 AriForwarding</div><div class="ttdef"><b>Definition</b> PciExpress21.h:276</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CONTROL2_html_ae349b8acebfcdf3b1799b90ac7ce9211"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CONTROL2.html#ae349b8acebfcdf3b1799b90ac7ce9211">PCI_REG_PCIE_DEVICE_CONTROL2::AtomicOpEgressBlocking</a></div><div class="ttdeci">UINT16 AtomicOpEgressBlocking</div><div class="ttdef"><b>Definition</b> PciExpress21.h:278</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CONTROL_html"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CONTROL.html">PCI_REG_PCIE_DEVICE_CONTROL</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:82</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CONTROL_html_a0c2261eea63780b7153dcc23b77b38cf"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#a0c2261eea63780b7153dcc23b77b38cf">PCI_REG_PCIE_DEVICE_CONTROL::CorrectableError</a></div><div class="ttdeci">UINT16 CorrectableError</div><div class="ttdef"><b>Definition</b> PciExpress21.h:84</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CONTROL_html_a106ec958eee5c2a47f5ecbc834577b92"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#a106ec958eee5c2a47f5ecbc834577b92">PCI_REG_PCIE_DEVICE_CONTROL::BridgeConfigurationRetryOrFunctionLevelReset</a></div><div class="ttdeci">UINT16 BridgeConfigurationRetryOrFunctionLevelReset</div><div class="ttdef"><b>Definition</b> PciExpress21.h:95</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CONTROL_html_a3671e1d06d21dc3677c1245d5330e592"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#a3671e1d06d21dc3677c1245d5330e592">PCI_REG_PCIE_DEVICE_CONTROL::ExtendedTagField</a></div><div class="ttdeci">UINT16 ExtendedTagField</div><div class="ttdef"><b>Definition</b> PciExpress21.h:90</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CONTROL_html_a5011fe2db1467bd95998a304cde563db"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#a5011fe2db1467bd95998a304cde563db">PCI_REG_PCIE_DEVICE_CONTROL::UnsupportedRequest</a></div><div class="ttdeci">UINT16 UnsupportedRequest</div><div class="ttdef"><b>Definition</b> PciExpress21.h:87</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CONTROL_html_a5717e0b15b4afa2f8403490a4beae685"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#a5717e0b15b4afa2f8403490a4beae685">PCI_REG_PCIE_DEVICE_CONTROL::Uint16</a></div><div class="ttdeci">UINT16 Uint16</div><div class="ttdef"><b>Definition</b> PciExpress21.h:97</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CONTROL_html_a5a45397111cd39fb1fde7c45025a89f0"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#a5a45397111cd39fb1fde7c45025a89f0">PCI_REG_PCIE_DEVICE_CONTROL::FatalError</a></div><div class="ttdeci">UINT16 FatalError</div><div class="ttdef"><b>Definition</b> PciExpress21.h:86</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CONTROL_html_a7c4065797faf0ac4bf4a44c534780825"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#a7c4065797faf0ac4bf4a44c534780825">PCI_REG_PCIE_DEVICE_CONTROL::MaxReadRequestSize</a></div><div class="ttdeci">UINT16 MaxReadRequestSize</div><div class="ttdef"><b>Definition</b> PciExpress21.h:94</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CONTROL_html_a7e5afff01675443cd016851d9a9a69e6"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#a7e5afff01675443cd016851d9a9a69e6">PCI_REG_PCIE_DEVICE_CONTROL::NonFatalError</a></div><div class="ttdeci">UINT16 NonFatalError</div><div class="ttdef"><b>Definition</b> PciExpress21.h:85</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CONTROL_html_a8b566f0eac7a1679a23df644fea14897"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#a8b566f0eac7a1679a23df644fea14897">PCI_REG_PCIE_DEVICE_CONTROL::AuxPower</a></div><div class="ttdeci">UINT16 AuxPower</div><div class="ttdef"><b>Definition</b> PciExpress21.h:92</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CONTROL_html_aa8d08f4aeb8ff8211e5245a6b732bd6d"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#aa8d08f4aeb8ff8211e5245a6b732bd6d">PCI_REG_PCIE_DEVICE_CONTROL::MaxPayloadSize</a></div><div class="ttdeci">UINT16 MaxPayloadSize</div><div class="ttdef"><b>Definition</b> PciExpress21.h:89</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CONTROL_html_af21b90ba73699912fb5819c339e6c4ab"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#af21b90ba73699912fb5819c339e6c4ab">PCI_REG_PCIE_DEVICE_CONTROL::NoSnoop</a></div><div class="ttdeci">UINT16 NoSnoop</div><div class="ttdef"><b>Definition</b> PciExpress21.h:93</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CONTROL_html_af327ec0e8795a197b7b488507c4332a3"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#af327ec0e8795a197b7b488507c4332a3">PCI_REG_PCIE_DEVICE_CONTROL::PhantomFunctions</a></div><div class="ttdeci">UINT16 PhantomFunctions</div><div class="ttdef"><b>Definition</b> PciExpress21.h:91</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__CONTROL_html_af969fbfcc2b3d72d31c6e29db59aeed4"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__CONTROL.html#af969fbfcc2b3d72d31c6e29db59aeed4">PCI_REG_PCIE_DEVICE_CONTROL::RelaxedOrdering</a></div><div class="ttdeci">UINT16 RelaxedOrdering</div><div class="ttdef"><b>Definition</b> PciExpress21.h:88</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__STATUS_html"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__STATUS.html">PCI_REG_PCIE_DEVICE_STATUS</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:100</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__STATUS_html_a48ce8b25b495877a1fcc18559ec5161a"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__STATUS.html#a48ce8b25b495877a1fcc18559ec5161a">PCI_REG_PCIE_DEVICE_STATUS::NonFatalError</a></div><div class="ttdeci">UINT16 NonFatalError</div><div class="ttdef"><b>Definition</b> PciExpress21.h:103</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__STATUS_html_a5bc78499a233f7cbcf8654e834b1d5c0"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__STATUS.html#a5bc78499a233f7cbcf8654e834b1d5c0">PCI_REG_PCIE_DEVICE_STATUS::AuxPower</a></div><div class="ttdeci">UINT16 AuxPower</div><div class="ttdef"><b>Definition</b> PciExpress21.h:106</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__STATUS_html_aa15a37c8e7eec56a3e69486c2d3b6c80"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__STATUS.html#aa15a37c8e7eec56a3e69486c2d3b6c80">PCI_REG_PCIE_DEVICE_STATUS::Reserved</a></div><div class="ttdeci">UINT16 Reserved</div><div class="ttdef"><b>Definition</b> PciExpress21.h:108</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__STATUS_html_aabf387b9382809b5550c0626cde40722"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__STATUS.html#aabf387b9382809b5550c0626cde40722">PCI_REG_PCIE_DEVICE_STATUS::CorrectableError</a></div><div class="ttdeci">UINT16 CorrectableError</div><div class="ttdef"><b>Definition</b> PciExpress21.h:102</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__STATUS_html_aca563b779090b7a4e666454ad2d1dfb4"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__STATUS.html#aca563b779090b7a4e666454ad2d1dfb4">PCI_REG_PCIE_DEVICE_STATUS::TransactionsPending</a></div><div class="ttdeci">UINT16 TransactionsPending</div><div class="ttdef"><b>Definition</b> PciExpress21.h:107</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__STATUS_html_acf3180f8391265f7bf42d044caf6648f"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__STATUS.html#acf3180f8391265f7bf42d044caf6648f">PCI_REG_PCIE_DEVICE_STATUS::FatalError</a></div><div class="ttdeci">UINT16 FatalError</div><div class="ttdef"><b>Definition</b> PciExpress21.h:104</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__STATUS_html_af80838346ac7561baf10dcf60b4b9165"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__STATUS.html#af80838346ac7561baf10dcf60b4b9165">PCI_REG_PCIE_DEVICE_STATUS::UnsupportedRequest</a></div><div class="ttdeci">UINT16 UnsupportedRequest</div><div class="ttdef"><b>Definition</b> PciExpress21.h:105</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__DEVICE__STATUS_html_af8bba340d000f60741497215ecea9932"><div class="ttname"><a href="unionPCI__REG__PCIE__DEVICE__STATUS.html#af8bba340d000f60741497215ecea9932">PCI_REG_PCIE_DEVICE_STATUS::Uint16</a></div><div class="ttdeci">UINT16 Uint16</div><div class="ttdef"><b>Definition</b> PciExpress21.h:110</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CAPABILITY2_html"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CAPABILITY2.html">PCI_REG_PCIE_LINK_CAPABILITY2</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:304</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CAPABILITY2_html_a18a30d42932a94d344c7cef82baad0e7"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CAPABILITY2.html#a18a30d42932a94d344c7cef82baad0e7">PCI_REG_PCIE_LINK_CAPABILITY2::Reserved2</a></div><div class="ttdeci">UINT32 Reserved2</div><div class="ttdef"><b>Definition</b> PciExpress21.h:309</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CAPABILITY2_html_a487cb73e05786de261489e1a1cdeaf3c"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CAPABILITY2.html#a487cb73e05786de261489e1a1cdeaf3c">PCI_REG_PCIE_LINK_CAPABILITY2::Reserved</a></div><div class="ttdeci">UINT32 Reserved</div><div class="ttdef"><b>Definition</b> PciExpress21.h:306</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CAPABILITY2_html_a9c7d92279139ef7636cd0814ce095a84"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CAPABILITY2.html#a9c7d92279139ef7636cd0814ce095a84">PCI_REG_PCIE_LINK_CAPABILITY2::Uint32</a></div><div class="ttdeci">UINT32 Uint32</div><div class="ttdef"><b>Definition</b> PciExpress21.h:311</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CAPABILITY2_html_abd17910ad276ec24a6fc98c172758fe6"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CAPABILITY2.html#abd17910ad276ec24a6fc98c172758fe6">PCI_REG_PCIE_LINK_CAPABILITY2::Crosslink</a></div><div class="ttdeci">UINT32 Crosslink</div><div class="ttdef"><b>Definition</b> PciExpress21.h:308</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CAPABILITY2_html_ae4dc5b76bdbbde7250ef674e027f2413"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CAPABILITY2.html#ae4dc5b76bdbbde7250ef674e027f2413">PCI_REG_PCIE_LINK_CAPABILITY2::LinkSpeedsVector</a></div><div class="ttdeci">UINT32 LinkSpeedsVector</div><div class="ttdef"><b>Definition</b> PciExpress21.h:307</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CAPABILITY_html"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CAPABILITY.html">PCI_REG_PCIE_LINK_CAPABILITY</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:113</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CAPABILITY_html_a0b0cf4ce90127d877c00fb7d8f595f6d"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#a0b0cf4ce90127d877c00fb7d8f595f6d">PCI_REG_PCIE_LINK_CAPABILITY::MaxLinkSpeed</a></div><div class="ttdeci">UINT32 MaxLinkSpeed</div><div class="ttdef"><b>Definition</b> PciExpress21.h:115</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CAPABILITY_html_a1f9c652c5cc9a97b3404bfc916946fbc"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#a1f9c652c5cc9a97b3404bfc916946fbc">PCI_REG_PCIE_LINK_CAPABILITY::Reserved</a></div><div class="ttdeci">UINT32 Reserved</div><div class="ttdef"><b>Definition</b> PciExpress21.h:125</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CAPABILITY_html_a22d7e9a3585653f3e55ba9cccbdd231e"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#a22d7e9a3585653f3e55ba9cccbdd231e">PCI_REG_PCIE_LINK_CAPABILITY::DataLinkLayerLinkActive</a></div><div class="ttdeci">UINT32 DataLinkLayerLinkActive</div><div class="ttdef"><b>Definition</b> PciExpress21.h:122</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CAPABILITY_html_a2ca1339689d1eddcad081fbfaf442dad"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#a2ca1339689d1eddcad081fbfaf442dad">PCI_REG_PCIE_LINK_CAPABILITY::ClockPowerManagement</a></div><div class="ttdeci">UINT32 ClockPowerManagement</div><div class="ttdef"><b>Definition</b> PciExpress21.h:120</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CAPABILITY_html_a4818222043eb36ba78a64bf346a5a7a1"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#a4818222043eb36ba78a64bf346a5a7a1">PCI_REG_PCIE_LINK_CAPABILITY::L1ExitLatency</a></div><div class="ttdeci">UINT32 L1ExitLatency</div><div class="ttdef"><b>Definition</b> PciExpress21.h:119</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CAPABILITY_html_a897c6b817081971f1f2d764807a10693"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#a897c6b817081971f1f2d764807a10693">PCI_REG_PCIE_LINK_CAPABILITY::Uint32</a></div><div class="ttdeci">UINT32 Uint32</div><div class="ttdef"><b>Definition</b> PciExpress21.h:128</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CAPABILITY_html_a8a230e04ba2527f67898d5b6d6f231f3"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#a8a230e04ba2527f67898d5b6d6f231f3">PCI_REG_PCIE_LINK_CAPABILITY::L0sExitLatency</a></div><div class="ttdeci">UINT32 L0sExitLatency</div><div class="ttdef"><b>Definition</b> PciExpress21.h:118</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CAPABILITY_html_a96ecd8919ad74df7fe7a9c324fcbdf75"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#a96ecd8919ad74df7fe7a9c324fcbdf75">PCI_REG_PCIE_LINK_CAPABILITY::Aspm</a></div><div class="ttdeci">UINT32 Aspm</div><div class="ttdef"><b>Definition</b> PciExpress21.h:117</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CAPABILITY_html_ab38da833661d482b836006e146612a55"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#ab38da833661d482b836006e146612a55">PCI_REG_PCIE_LINK_CAPABILITY::LinkBandwidthNotification</a></div><div class="ttdeci">UINT32 LinkBandwidthNotification</div><div class="ttdef"><b>Definition</b> PciExpress21.h:123</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CAPABILITY_html_acd67571ca0074ad590c2cbcdfe69588d"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#acd67571ca0074ad590c2cbcdfe69588d">PCI_REG_PCIE_LINK_CAPABILITY::SurpriseDownError</a></div><div class="ttdeci">UINT32 SurpriseDownError</div><div class="ttdef"><b>Definition</b> PciExpress21.h:121</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CAPABILITY_html_ad000eb1eb166e32e16195870d70a8f1b"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#ad000eb1eb166e32e16195870d70a8f1b">PCI_REG_PCIE_LINK_CAPABILITY::PortNumber</a></div><div class="ttdeci">UINT32 PortNumber</div><div class="ttdef"><b>Definition</b> PciExpress21.h:126</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CAPABILITY_html_ae8b2f978cafb03882d3c366d8e3d8901"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#ae8b2f978cafb03882d3c366d8e3d8901">PCI_REG_PCIE_LINK_CAPABILITY::MaxLinkWidth</a></div><div class="ttdeci">UINT32 MaxLinkWidth</div><div class="ttdef"><b>Definition</b> PciExpress21.h:116</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CAPABILITY_html_af8ad705ac36032fcbde55eaaaba6d935"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CAPABILITY.html#af8ad705ac36032fcbde55eaaaba6d935">PCI_REG_PCIE_LINK_CAPABILITY::AspmOptionalityCompliance</a></div><div class="ttdeci">UINT32 AspmOptionalityCompliance</div><div class="ttdef"><b>Definition</b> PciExpress21.h:124</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CONTROL2_html"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CONTROL2.html">PCI_REG_PCIE_LINK_CONTROL2</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:314</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CONTROL2_html_a07ebead6000db3bf8284c01ae3ba91bb"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CONTROL2.html#a07ebead6000db3bf8284c01ae3ba91bb">PCI_REG_PCIE_LINK_CONTROL2::TargetLinkSpeed</a></div><div class="ttdeci">UINT16 TargetLinkSpeed</div><div class="ttdef"><b>Definition</b> PciExpress21.h:316</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CONTROL2_html_a318eb62c143e6fb655684f849342f267"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CONTROL2.html#a318eb62c143e6fb655684f849342f267">PCI_REG_PCIE_LINK_CONTROL2::ComplianceSos</a></div><div class="ttdeci">UINT16 ComplianceSos</div><div class="ttdef"><b>Definition</b> PciExpress21.h:322</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CONTROL2_html_a4108fcba720567c13cc2393234b970e4"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CONTROL2.html#a4108fcba720567c13cc2393234b970e4">PCI_REG_PCIE_LINK_CONTROL2::SelectableDeemphasis</a></div><div class="ttdeci">UINT16 SelectableDeemphasis</div><div class="ttdef"><b>Definition</b> PciExpress21.h:319</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CONTROL2_html_a4e9178f1e3afaf3f218528459bef3309"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CONTROL2.html#a4e9178f1e3afaf3f218528459bef3309">PCI_REG_PCIE_LINK_CONTROL2::CompliancePresetDeemphasis</a></div><div class="ttdeci">UINT16 CompliancePresetDeemphasis</div><div class="ttdef"><b>Definition</b> PciExpress21.h:323</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CONTROL2_html_ab3d0d8bb224c2d50c29f5539082eabd2"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CONTROL2.html#ab3d0d8bb224c2d50c29f5539082eabd2">PCI_REG_PCIE_LINK_CONTROL2::EnterModifiedCompliance</a></div><div class="ttdeci">UINT16 EnterModifiedCompliance</div><div class="ttdef"><b>Definition</b> PciExpress21.h:321</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CONTROL2_html_ab9c97bf49547fdf5ccf0822af3ec9ec5"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CONTROL2.html#ab9c97bf49547fdf5ccf0822af3ec9ec5">PCI_REG_PCIE_LINK_CONTROL2::Uint16</a></div><div class="ttdeci">UINT16 Uint16</div><div class="ttdef"><b>Definition</b> PciExpress21.h:325</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CONTROL2_html_ada6e17c5cace07c6454f15e2527c9b61"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CONTROL2.html#ada6e17c5cace07c6454f15e2527c9b61">PCI_REG_PCIE_LINK_CONTROL2::EnterCompliance</a></div><div class="ttdeci">UINT16 EnterCompliance</div><div class="ttdef"><b>Definition</b> PciExpress21.h:317</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CONTROL2_html_ae94eeb1d1565355b6b4c286c9acabde5"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CONTROL2.html#ae94eeb1d1565355b6b4c286c9acabde5">PCI_REG_PCIE_LINK_CONTROL2::TransmitMargin</a></div><div class="ttdeci">UINT16 TransmitMargin</div><div class="ttdef"><b>Definition</b> PciExpress21.h:320</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CONTROL2_html_aed28406539e182a892c48f421a0ae685"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CONTROL2.html#aed28406539e182a892c48f421a0ae685">PCI_REG_PCIE_LINK_CONTROL2::HardwareAutonomousSpeedDisable</a></div><div class="ttdeci">UINT16 HardwareAutonomousSpeedDisable</div><div class="ttdef"><b>Definition</b> PciExpress21.h:318</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CONTROL_html"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CONTROL.html">PCI_REG_PCIE_LINK_CONTROL</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:134</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CONTROL_html_a0538d4f0a03e18412ee127eb6b09fea7"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CONTROL.html#a0538d4f0a03e18412ee127eb6b09fea7">PCI_REG_PCIE_LINK_CONTROL::ClockPowerManagement</a></div><div class="ttdeci">UINT16 ClockPowerManagement</div><div class="ttdef"><b>Definition</b> PciExpress21.h:143</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CONTROL_html_a066a447b312d8075dabfe4808dbf981f"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CONTROL.html#a066a447b312d8075dabfe4808dbf981f">PCI_REG_PCIE_LINK_CONTROL::LinkDisable</a></div><div class="ttdeci">UINT16 LinkDisable</div><div class="ttdef"><b>Definition</b> PciExpress21.h:139</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CONTROL_html_a096e2ba8c83b172a1c45559800a7c32f"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CONTROL.html#a096e2ba8c83b172a1c45559800a7c32f">PCI_REG_PCIE_LINK_CONTROL::ReadCompletionBoundary</a></div><div class="ttdeci">UINT16 ReadCompletionBoundary</div><div class="ttdef"><b>Definition</b> PciExpress21.h:138</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CONTROL_html_a250872701dd9b4bf3b269d0384d65f5a"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CONTROL.html#a250872701dd9b4bf3b269d0384d65f5a">PCI_REG_PCIE_LINK_CONTROL::RetrainLink</a></div><div class="ttdeci">UINT16 RetrainLink</div><div class="ttdef"><b>Definition</b> PciExpress21.h:140</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CONTROL_html_a3de4b3e09c0170cace157ea7b2930905"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CONTROL.html#a3de4b3e09c0170cace157ea7b2930905">PCI_REG_PCIE_LINK_CONTROL::HardwareAutonomousWidthDisable</a></div><div class="ttdeci">UINT16 HardwareAutonomousWidthDisable</div><div class="ttdef"><b>Definition</b> PciExpress21.h:144</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CONTROL_html_a43117f3109275131f4f2992f0ce70bfb"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CONTROL.html#a43117f3109275131f4f2992f0ce70bfb">PCI_REG_PCIE_LINK_CONTROL::AspmControl</a></div><div class="ttdeci">UINT16 AspmControl</div><div class="ttdef"><b>Definition</b> PciExpress21.h:136</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CONTROL_html_a4917098b790e11ae06c69126ecd2bde3"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CONTROL.html#a4917098b790e11ae06c69126ecd2bde3">PCI_REG_PCIE_LINK_CONTROL::LinkAutonomousBandwidthInterrupt</a></div><div class="ttdeci">UINT16 LinkAutonomousBandwidthInterrupt</div><div class="ttdef"><b>Definition</b> PciExpress21.h:146</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CONTROL_html_a60f1a06fd5452624754eb57cdf03c18b"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CONTROL.html#a60f1a06fd5452624754eb57cdf03c18b">PCI_REG_PCIE_LINK_CONTROL::LinkBandwidthManagementInterrupt</a></div><div class="ttdeci">UINT16 LinkBandwidthManagementInterrupt</div><div class="ttdef"><b>Definition</b> PciExpress21.h:145</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CONTROL_html_a815892d00571521371f645339cc7f878"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CONTROL.html#a815892d00571521371f645339cc7f878">PCI_REG_PCIE_LINK_CONTROL::CommonClockConfiguration</a></div><div class="ttdeci">UINT16 CommonClockConfiguration</div><div class="ttdef"><b>Definition</b> PciExpress21.h:141</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CONTROL_html_ae3590e83adc08b1067d5a82f4a38fa41"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CONTROL.html#ae3590e83adc08b1067d5a82f4a38fa41">PCI_REG_PCIE_LINK_CONTROL::ExtendedSynch</a></div><div class="ttdeci">UINT16 ExtendedSynch</div><div class="ttdef"><b>Definition</b> PciExpress21.h:142</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CONTROL_html_ae735c7b6fce7f37bccd604a922bd9bea"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CONTROL.html#ae735c7b6fce7f37bccd604a922bd9bea">PCI_REG_PCIE_LINK_CONTROL::Uint16</a></div><div class="ttdeci">UINT16 Uint16</div><div class="ttdef"><b>Definition</b> PciExpress21.h:148</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__CONTROL_html_aeb91c2fdb401f7a407355408145455c5"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__CONTROL.html#aeb91c2fdb401f7a407355408145455c5">PCI_REG_PCIE_LINK_CONTROL::Reserved</a></div><div class="ttdeci">UINT16 Reserved</div><div class="ttdef"><b>Definition</b> PciExpress21.h:137</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__STATUS2_html"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__STATUS2.html">PCI_REG_PCIE_LINK_STATUS2</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:328</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__STATUS2_html_a0a8cffda9f11101c090840f26f0a8df4"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__STATUS2.html#a0a8cffda9f11101c090840f26f0a8df4">PCI_REG_PCIE_LINK_STATUS2::EqualizationComplete</a></div><div class="ttdeci">UINT16 EqualizationComplete</div><div class="ttdef"><b>Definition</b> PciExpress21.h:331</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__STATUS2_html_a4db2e456a39fdb1dfda1751cca01ce81"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__STATUS2.html#a4db2e456a39fdb1dfda1751cca01ce81">PCI_REG_PCIE_LINK_STATUS2::LinkEqualizationRequest</a></div><div class="ttdeci">UINT16 LinkEqualizationRequest</div><div class="ttdef"><b>Definition</b> PciExpress21.h:335</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__STATUS2_html_a53f1647f6c5af5c74c43b5d3ec4ca601"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__STATUS2.html#a53f1647f6c5af5c74c43b5d3ec4ca601">PCI_REG_PCIE_LINK_STATUS2::EqualizationPhase3Successful</a></div><div class="ttdeci">UINT16 EqualizationPhase3Successful</div><div class="ttdef"><b>Definition</b> PciExpress21.h:334</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__STATUS2_html_a98ca9d02e8df537c2158605b3e867a18"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__STATUS2.html#a98ca9d02e8df537c2158605b3e867a18">PCI_REG_PCIE_LINK_STATUS2::EqualizationPhase2Successful</a></div><div class="ttdeci">UINT16 EqualizationPhase2Successful</div><div class="ttdef"><b>Definition</b> PciExpress21.h:333</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__STATUS2_html_aabb263f81dae4c1adafb664882953faa"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__STATUS2.html#aabb263f81dae4c1adafb664882953faa">PCI_REG_PCIE_LINK_STATUS2::CurrentDeemphasisLevel</a></div><div class="ttdeci">UINT16 CurrentDeemphasisLevel</div><div class="ttdef"><b>Definition</b> PciExpress21.h:330</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__STATUS2_html_ac4a3ce15172b5cbdecad55d01edccbae"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__STATUS2.html#ac4a3ce15172b5cbdecad55d01edccbae">PCI_REG_PCIE_LINK_STATUS2::Uint16</a></div><div class="ttdeci">UINT16 Uint16</div><div class="ttdef"><b>Definition</b> PciExpress21.h:338</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__STATUS2_html_acce9075fcebf4d150df04587167ef639"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__STATUS2.html#acce9075fcebf4d150df04587167ef639">PCI_REG_PCIE_LINK_STATUS2::Reserved</a></div><div class="ttdeci">UINT16 Reserved</div><div class="ttdef"><b>Definition</b> PciExpress21.h:336</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__STATUS2_html_af5d202d9ad70c2a5bd63076be8ac8e35"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__STATUS2.html#af5d202d9ad70c2a5bd63076be8ac8e35">PCI_REG_PCIE_LINK_STATUS2::EqualizationPhase1Successful</a></div><div class="ttdeci">UINT16 EqualizationPhase1Successful</div><div class="ttdef"><b>Definition</b> PciExpress21.h:332</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__STATUS_html"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__STATUS.html">PCI_REG_PCIE_LINK_STATUS</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:151</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__STATUS_html_a180d10f38d8ef287988b6949e5d614ea"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__STATUS.html#a180d10f38d8ef287988b6949e5d614ea">PCI_REG_PCIE_LINK_STATUS::LinkTraining</a></div><div class="ttdeci">UINT16 LinkTraining</div><div class="ttdef"><b>Definition</b> PciExpress21.h:156</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__STATUS_html_a27583cab97cc2d48186f478500adb4f8"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__STATUS.html#a27583cab97cc2d48186f478500adb4f8">PCI_REG_PCIE_LINK_STATUS::LinkAutonomousBandwidth</a></div><div class="ttdeci">UINT16 LinkAutonomousBandwidth</div><div class="ttdef"><b>Definition</b> PciExpress21.h:160</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__STATUS_html_a45139f5904efede31e0f18ff831603ef"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__STATUS.html#a45139f5904efede31e0f18ff831603ef">PCI_REG_PCIE_LINK_STATUS::NegotiatedLinkWidth</a></div><div class="ttdeci">UINT16 NegotiatedLinkWidth</div><div class="ttdef"><b>Definition</b> PciExpress21.h:154</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__STATUS_html_a5142bc653a929c120dd124c425d01f1f"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__STATUS.html#a5142bc653a929c120dd124c425d01f1f">PCI_REG_PCIE_LINK_STATUS::Uint16</a></div><div class="ttdeci">UINT16 Uint16</div><div class="ttdef"><b>Definition</b> PciExpress21.h:162</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__STATUS_html_a62c54e2a81488b46bf8b06399ed4f5fd"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__STATUS.html#a62c54e2a81488b46bf8b06399ed4f5fd">PCI_REG_PCIE_LINK_STATUS::LinkBandwidthManagement</a></div><div class="ttdeci">UINT16 LinkBandwidthManagement</div><div class="ttdef"><b>Definition</b> PciExpress21.h:159</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__STATUS_html_ac1555328b19f5951aa606b36bfd8f79a"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__STATUS.html#ac1555328b19f5951aa606b36bfd8f79a">PCI_REG_PCIE_LINK_STATUS::CurrentLinkSpeed</a></div><div class="ttdeci">UINT16 CurrentLinkSpeed</div><div class="ttdef"><b>Definition</b> PciExpress21.h:153</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__STATUS_html_acbe9917fb99c0a0ce5d05096e1413eb8"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__STATUS.html#acbe9917fb99c0a0ce5d05096e1413eb8">PCI_REG_PCIE_LINK_STATUS::SlotClockConfiguration</a></div><div class="ttdeci">UINT16 SlotClockConfiguration</div><div class="ttdef"><b>Definition</b> PciExpress21.h:157</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__STATUS_html_af2a4e2d83932c4d3a888dd09ba2fecc0"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__STATUS.html#af2a4e2d83932c4d3a888dd09ba2fecc0">PCI_REG_PCIE_LINK_STATUS::DataLinkLayerLinkActive</a></div><div class="ttdeci">UINT16 DataLinkLayerLinkActive</div><div class="ttdef"><b>Definition</b> PciExpress21.h:158</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__LINK__STATUS_html_afc0935531b0c824c5865a8afaf139626"><div class="ttname"><a href="unionPCI__REG__PCIE__LINK__STATUS.html#afc0935531b0c824c5865a8afaf139626">PCI_REG_PCIE_LINK_STATUS::Undefined</a></div><div class="ttdeci">UINT16 Undefined</div><div class="ttdef"><b>Definition</b> PciExpress21.h:155</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__ROOT__CAPABILITY_html"><div class="ttname"><a href="unionPCI__REG__PCIE__ROOT__CAPABILITY.html">PCI_REG_PCIE_ROOT_CAPABILITY</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:229</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__ROOT__CAPABILITY_html_a0b67d318b73c8d4554026c9cd3022505"><div class="ttname"><a href="unionPCI__REG__PCIE__ROOT__CAPABILITY.html#a0b67d318b73c8d4554026c9cd3022505">PCI_REG_PCIE_ROOT_CAPABILITY::Reserved</a></div><div class="ttdeci">UINT16 Reserved</div><div class="ttdef"><b>Definition</b> PciExpress21.h:232</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__ROOT__CAPABILITY_html_a56ca1830e0689183c230e83ed08707fb"><div class="ttname"><a href="unionPCI__REG__PCIE__ROOT__CAPABILITY.html#a56ca1830e0689183c230e83ed08707fb">PCI_REG_PCIE_ROOT_CAPABILITY::Uint16</a></div><div class="ttdeci">UINT16 Uint16</div><div class="ttdef"><b>Definition</b> PciExpress21.h:234</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__ROOT__CAPABILITY_html_a9991df693d7eb4da8125920ff40507c7"><div class="ttname"><a href="unionPCI__REG__PCIE__ROOT__CAPABILITY.html#a9991df693d7eb4da8125920ff40507c7">PCI_REG_PCIE_ROOT_CAPABILITY::CrsSoftwareVisibility</a></div><div class="ttdeci">UINT16 CrsSoftwareVisibility</div><div class="ttdef"><b>Definition</b> PciExpress21.h:231</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__ROOT__CONTROL_html"><div class="ttname"><a href="unionPCI__REG__PCIE__ROOT__CONTROL.html">PCI_REG_PCIE_ROOT_CONTROL</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:217</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__ROOT__CONTROL_html_a46940bc7ee5df3725a52334977dbf958"><div class="ttname"><a href="unionPCI__REG__PCIE__ROOT__CONTROL.html#a46940bc7ee5df3725a52334977dbf958">PCI_REG_PCIE_ROOT_CONTROL::SystemErrorOnCorrectableError</a></div><div class="ttdeci">UINT16 SystemErrorOnCorrectableError</div><div class="ttdef"><b>Definition</b> PciExpress21.h:219</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__ROOT__CONTROL_html_a8959ef345862e9f49b9c26c466590cbb"><div class="ttname"><a href="unionPCI__REG__PCIE__ROOT__CONTROL.html#a8959ef345862e9f49b9c26c466590cbb">PCI_REG_PCIE_ROOT_CONTROL::SystemErrorOnFatalError</a></div><div class="ttdeci">UINT16 SystemErrorOnFatalError</div><div class="ttdef"><b>Definition</b> PciExpress21.h:221</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__ROOT__CONTROL_html_a91e009f4a947b81028003c9b6fbf42fb"><div class="ttname"><a href="unionPCI__REG__PCIE__ROOT__CONTROL.html#a91e009f4a947b81028003c9b6fbf42fb">PCI_REG_PCIE_ROOT_CONTROL::SystemErrorOnNonFatalError</a></div><div class="ttdeci">UINT16 SystemErrorOnNonFatalError</div><div class="ttdef"><b>Definition</b> PciExpress21.h:220</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__ROOT__CONTROL_html_a92e0c8f211038344e7feb4a84153ecef"><div class="ttname"><a href="unionPCI__REG__PCIE__ROOT__CONTROL.html#a92e0c8f211038344e7feb4a84153ecef">PCI_REG_PCIE_ROOT_CONTROL::Reserved</a></div><div class="ttdeci">UINT16 Reserved</div><div class="ttdef"><b>Definition</b> PciExpress21.h:224</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__ROOT__CONTROL_html_a9fa6b4f901a4f27e488feefabcfb14e9"><div class="ttname"><a href="unionPCI__REG__PCIE__ROOT__CONTROL.html#a9fa6b4f901a4f27e488feefabcfb14e9">PCI_REG_PCIE_ROOT_CONTROL::PmeInterrupt</a></div><div class="ttdeci">UINT16 PmeInterrupt</div><div class="ttdef"><b>Definition</b> PciExpress21.h:222</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__ROOT__CONTROL_html_aa8d5efa853c2eb611297e2ed4c886590"><div class="ttname"><a href="unionPCI__REG__PCIE__ROOT__CONTROL.html#aa8d5efa853c2eb611297e2ed4c886590">PCI_REG_PCIE_ROOT_CONTROL::CrsSoftwareVisibility</a></div><div class="ttdeci">UINT16 CrsSoftwareVisibility</div><div class="ttdef"><b>Definition</b> PciExpress21.h:223</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__ROOT__CONTROL_html_ab206155c870239c8c4a9de507d9e6545"><div class="ttname"><a href="unionPCI__REG__PCIE__ROOT__CONTROL.html#ab206155c870239c8c4a9de507d9e6545">PCI_REG_PCIE_ROOT_CONTROL::Uint16</a></div><div class="ttdeci">UINT16 Uint16</div><div class="ttdef"><b>Definition</b> PciExpress21.h:226</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__ROOT__STATUS_html"><div class="ttname"><a href="unionPCI__REG__PCIE__ROOT__STATUS.html">PCI_REG_PCIE_ROOT_STATUS</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:237</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__ROOT__STATUS_html_a08dc0fb4aa0b608f59710c88d29a1686"><div class="ttname"><a href="unionPCI__REG__PCIE__ROOT__STATUS.html#a08dc0fb4aa0b608f59710c88d29a1686">PCI_REG_PCIE_ROOT_STATUS::Reserved</a></div><div class="ttdeci">UINT32 Reserved</div><div class="ttdef"><b>Definition</b> PciExpress21.h:242</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__ROOT__STATUS_html_a743925cbc5b2119fbe92c6b2cf50221b"><div class="ttname"><a href="unionPCI__REG__PCIE__ROOT__STATUS.html#a743925cbc5b2119fbe92c6b2cf50221b">PCI_REG_PCIE_ROOT_STATUS::PmePending</a></div><div class="ttdeci">UINT32 PmePending</div><div class="ttdef"><b>Definition</b> PciExpress21.h:241</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__ROOT__STATUS_html_adace742a1dd47a4346d7258728ce463b"><div class="ttname"><a href="unionPCI__REG__PCIE__ROOT__STATUS.html#adace742a1dd47a4346d7258728ce463b">PCI_REG_PCIE_ROOT_STATUS::PmeStatus</a></div><div class="ttdeci">UINT32 PmeStatus</div><div class="ttdef"><b>Definition</b> PciExpress21.h:240</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__ROOT__STATUS_html_adaf05c4db7141e7a85aecd8ebf2ed8c8"><div class="ttname"><a href="unionPCI__REG__PCIE__ROOT__STATUS.html#adaf05c4db7141e7a85aecd8ebf2ed8c8">PCI_REG_PCIE_ROOT_STATUS::PmeRequesterId</a></div><div class="ttdeci">UINT32 PmeRequesterId</div><div class="ttdef"><b>Definition</b> PciExpress21.h:239</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__ROOT__STATUS_html_afe4e1195bb72bca6126eacce8162a779"><div class="ttname"><a href="unionPCI__REG__PCIE__ROOT__STATUS.html#afe4e1195bb72bca6126eacce8162a779">PCI_REG_PCIE_ROOT_STATUS::Uint32</a></div><div class="ttdeci">UINT32 Uint32</div><div class="ttdef"><b>Definition</b> PciExpress21.h:244</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__CAPABILITY_html"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html">PCI_REG_PCIE_SLOT_CAPABILITY</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:165</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__CAPABILITY_html_a09ebe500f92f15f4c81b7bfc411d6a8c"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#a09ebe500f92f15f4c81b7bfc411d6a8c">PCI_REG_PCIE_SLOT_CAPABILITY::AttentionButton</a></div><div class="ttdeci">UINT32 AttentionButton</div><div class="ttdef"><b>Definition</b> PciExpress21.h:167</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__CAPABILITY_html_a292a2caaac0635ae71d72e59b11a7857"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#a292a2caaac0635ae71d72e59b11a7857">PCI_REG_PCIE_SLOT_CAPABILITY::ElectromechanicalInterlock</a></div><div class="ttdeci">UINT32 ElectromechanicalInterlock</div><div class="ttdef"><b>Definition</b> PciExpress21.h:176</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__CAPABILITY_html_a2bd18647f7d131cdce986772dfc67c51"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#a2bd18647f7d131cdce986772dfc67c51">PCI_REG_PCIE_SLOT_CAPABILITY::PowerController</a></div><div class="ttdeci">UINT32 PowerController</div><div class="ttdef"><b>Definition</b> PciExpress21.h:168</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__CAPABILITY_html_a38ddce6a146094ed7ccc778059e40d62"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#a38ddce6a146094ed7ccc778059e40d62">PCI_REG_PCIE_SLOT_CAPABILITY::AttentionIndicator</a></div><div class="ttdeci">UINT32 AttentionIndicator</div><div class="ttdef"><b>Definition</b> PciExpress21.h:170</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__CAPABILITY_html_a4e12ec83f0fd367453940a2bcafb047c"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#a4e12ec83f0fd367453940a2bcafb047c">PCI_REG_PCIE_SLOT_CAPABILITY::PhysicalSlotNumber</a></div><div class="ttdeci">UINT32 PhysicalSlotNumber</div><div class="ttdef"><b>Definition</b> PciExpress21.h:178</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__CAPABILITY_html_a5663421e90c22778a2992f7ee3441543"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#a5663421e90c22778a2992f7ee3441543">PCI_REG_PCIE_SLOT_CAPABILITY::HotPlugSurprise</a></div><div class="ttdeci">UINT32 HotPlugSurprise</div><div class="ttdef"><b>Definition</b> PciExpress21.h:172</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__CAPABILITY_html_a64066fa0fadf67ce2e1ace21bcbc4182"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#a64066fa0fadf67ce2e1ace21bcbc4182">PCI_REG_PCIE_SLOT_CAPABILITY::SlotPowerLimitValue</a></div><div class="ttdeci">UINT32 SlotPowerLimitValue</div><div class="ttdef"><b>Definition</b> PciExpress21.h:174</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__CAPABILITY_html_a725a9f2bd145b0fb9c1c1fefd717781c"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#a725a9f2bd145b0fb9c1c1fefd717781c">PCI_REG_PCIE_SLOT_CAPABILITY::NoCommandCompleted</a></div><div class="ttdeci">UINT32 NoCommandCompleted</div><div class="ttdef"><b>Definition</b> PciExpress21.h:177</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__CAPABILITY_html_ab1a3f93028f92d89b26dbefb936bcd2d"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#ab1a3f93028f92d89b26dbefb936bcd2d">PCI_REG_PCIE_SLOT_CAPABILITY::MrlSensor</a></div><div class="ttdeci">UINT32 MrlSensor</div><div class="ttdef"><b>Definition</b> PciExpress21.h:169</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__CAPABILITY_html_abddf0a8f53b785a7efb51ee461d10689"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#abddf0a8f53b785a7efb51ee461d10689">PCI_REG_PCIE_SLOT_CAPABILITY::PowerIndicator</a></div><div class="ttdeci">UINT32 PowerIndicator</div><div class="ttdef"><b>Definition</b> PciExpress21.h:171</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__CAPABILITY_html_ac197544a943dda42de760c8fd317dc63"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#ac197544a943dda42de760c8fd317dc63">PCI_REG_PCIE_SLOT_CAPABILITY::Uint32</a></div><div class="ttdeci">UINT32 Uint32</div><div class="ttdef"><b>Definition</b> PciExpress21.h:180</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__CAPABILITY_html_aedcb56a62cfa4f7c3506d900c50f8fa3"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#aedcb56a62cfa4f7c3506d900c50f8fa3">PCI_REG_PCIE_SLOT_CAPABILITY::HotPlugCapable</a></div><div class="ttdeci">UINT32 HotPlugCapable</div><div class="ttdef"><b>Definition</b> PciExpress21.h:173</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__CAPABILITY_html_af6eee2861b920936bc58bd3b23031a22"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__CAPABILITY.html#af6eee2861b920936bc58bd3b23031a22">PCI_REG_PCIE_SLOT_CAPABILITY::SlotPowerLimitScale</a></div><div class="ttdeci">UINT32 SlotPowerLimitScale</div><div class="ttdef"><b>Definition</b> PciExpress21.h:175</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__CONTROL_html"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__CONTROL.html">PCI_REG_PCIE_SLOT_CONTROL</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:183</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__CONTROL_html_a091b4f58383c77f88dd6614437c92e2a"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__CONTROL.html#a091b4f58383c77f88dd6614437c92e2a">PCI_REG_PCIE_SLOT_CONTROL::MrlSensorChanged</a></div><div class="ttdeci">UINT16 MrlSensorChanged</div><div class="ttdef"><b>Definition</b> PciExpress21.h:187</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__CONTROL_html_a1cded259ffb5b2b1eedb73dc68c97ed0"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__CONTROL.html#a1cded259ffb5b2b1eedb73dc68c97ed0">PCI_REG_PCIE_SLOT_CONTROL::PowerFaultDetected</a></div><div class="ttdeci">UINT16 PowerFaultDetected</div><div class="ttdef"><b>Definition</b> PciExpress21.h:186</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__CONTROL_html_a24d2bf33c244f471bf93ca5f0b65c08f"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__CONTROL.html#a24d2bf33c244f471bf93ca5f0b65c08f">PCI_REG_PCIE_SLOT_CONTROL::PowerController</a></div><div class="ttdeci">UINT16 PowerController</div><div class="ttdef"><b>Definition</b> PciExpress21.h:193</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__CONTROL_html_a442df8722dc74b487c8bc63eb60b75e2"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__CONTROL.html#a442df8722dc74b487c8bc63eb60b75e2">PCI_REG_PCIE_SLOT_CONTROL::DataLinkLayerStateChanged</a></div><div class="ttdeci">UINT16 DataLinkLayerStateChanged</div><div class="ttdef"><b>Definition</b> PciExpress21.h:195</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__CONTROL_html_a4ad9f21101743a36e8456c60fd74c73e"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__CONTROL.html#a4ad9f21101743a36e8456c60fd74c73e">PCI_REG_PCIE_SLOT_CONTROL::Uint16</a></div><div class="ttdeci">UINT16 Uint16</div><div class="ttdef"><b>Definition</b> PciExpress21.h:198</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__CONTROL_html_a58d6c1e1202cfe12587887319a1a0c8a"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__CONTROL.html#a58d6c1e1202cfe12587887319a1a0c8a">PCI_REG_PCIE_SLOT_CONTROL::Reserved</a></div><div class="ttdeci">UINT16 Reserved</div><div class="ttdef"><b>Definition</b> PciExpress21.h:196</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__CONTROL_html_a657be7bcd68ff5e1301a5f08a98be76c"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__CONTROL.html#a657be7bcd68ff5e1301a5f08a98be76c">PCI_REG_PCIE_SLOT_CONTROL::PowerIndicator</a></div><div class="ttdeci">UINT16 PowerIndicator</div><div class="ttdef"><b>Definition</b> PciExpress21.h:192</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__CONTROL_html_a809c6226ac0acdfb097c80fee4156a77"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__CONTROL.html#a809c6226ac0acdfb097c80fee4156a77">PCI_REG_PCIE_SLOT_CONTROL::PresenceDetectChanged</a></div><div class="ttdeci">UINT16 PresenceDetectChanged</div><div class="ttdef"><b>Definition</b> PciExpress21.h:188</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__CONTROL_html_aa00a83ae48391ffbf3496412cfa9c793"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__CONTROL.html#aa00a83ae48391ffbf3496412cfa9c793">PCI_REG_PCIE_SLOT_CONTROL::ElectromechanicalInterlock</a></div><div class="ttdeci">UINT16 ElectromechanicalInterlock</div><div class="ttdef"><b>Definition</b> PciExpress21.h:194</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__CONTROL_html_aa947d10d4aa3c09d6a631284dd8feb95"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__CONTROL.html#aa947d10d4aa3c09d6a631284dd8feb95">PCI_REG_PCIE_SLOT_CONTROL::AttentionButtonPressed</a></div><div class="ttdeci">UINT16 AttentionButtonPressed</div><div class="ttdef"><b>Definition</b> PciExpress21.h:185</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__CONTROL_html_ab09a6375bb01e9548f065fc5982f00f0"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__CONTROL.html#ab09a6375bb01e9548f065fc5982f00f0">PCI_REG_PCIE_SLOT_CONTROL::AttentionIndicator</a></div><div class="ttdeci">UINT16 AttentionIndicator</div><div class="ttdef"><b>Definition</b> PciExpress21.h:191</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__CONTROL_html_ad3d3e18045e70badc713325a4166f26f"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__CONTROL.html#ad3d3e18045e70badc713325a4166f26f">PCI_REG_PCIE_SLOT_CONTROL::HotPlugInterrupt</a></div><div class="ttdeci">UINT16 HotPlugInterrupt</div><div class="ttdef"><b>Definition</b> PciExpress21.h:190</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__CONTROL_html_af0e011339723b40dea8dd3a0552dd68f"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__CONTROL.html#af0e011339723b40dea8dd3a0552dd68f">PCI_REG_PCIE_SLOT_CONTROL::CommandCompletedInterrupt</a></div><div class="ttdeci">UINT16 CommandCompletedInterrupt</div><div class="ttdef"><b>Definition</b> PciExpress21.h:189</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__STATUS_html"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__STATUS.html">PCI_REG_PCIE_SLOT_STATUS</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:201</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__STATUS_html_a05430405e420bf7b14c94de145ceffed"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__STATUS.html#a05430405e420bf7b14c94de145ceffed">PCI_REG_PCIE_SLOT_STATUS::AttentionButtonPressed</a></div><div class="ttdeci">UINT16 AttentionButtonPressed</div><div class="ttdef"><b>Definition</b> PciExpress21.h:203</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__STATUS_html_a24e684b53dd70affdb1911696f045383"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__STATUS.html#a24e684b53dd70affdb1911696f045383">PCI_REG_PCIE_SLOT_STATUS::MrlSensorChanged</a></div><div class="ttdeci">UINT16 MrlSensorChanged</div><div class="ttdef"><b>Definition</b> PciExpress21.h:205</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__STATUS_html_a343c85c7b1fc56cf071dd9d36ad57f0b"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__STATUS.html#a343c85c7b1fc56cf071dd9d36ad57f0b">PCI_REG_PCIE_SLOT_STATUS::PresenceDetectChanged</a></div><div class="ttdeci">UINT16 PresenceDetectChanged</div><div class="ttdef"><b>Definition</b> PciExpress21.h:206</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__STATUS_html_a8b2359921396fa9b9813e6989901e65d"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__STATUS.html#a8b2359921396fa9b9813e6989901e65d">PCI_REG_PCIE_SLOT_STATUS::Uint16</a></div><div class="ttdeci">UINT16 Uint16</div><div class="ttdef"><b>Definition</b> PciExpress21.h:214</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__STATUS_html_a91ead9cbf10a079030ad3cc5dca63745"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__STATUS.html#a91ead9cbf10a079030ad3cc5dca63745">PCI_REG_PCIE_SLOT_STATUS::Reserved</a></div><div class="ttdeci">UINT16 Reserved</div><div class="ttdef"><b>Definition</b> PciExpress21.h:212</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__STATUS_html_ab04cb5bcb3bc5ed397ef95172f4799f3"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__STATUS.html#ab04cb5bcb3bc5ed397ef95172f4799f3">PCI_REG_PCIE_SLOT_STATUS::MrlSensor</a></div><div class="ttdeci">UINT16 MrlSensor</div><div class="ttdef"><b>Definition</b> PciExpress21.h:208</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__STATUS_html_ab210d7c2d3d05e9ca24462be55fefad0"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__STATUS.html#ab210d7c2d3d05e9ca24462be55fefad0">PCI_REG_PCIE_SLOT_STATUS::PowerFaultDetected</a></div><div class="ttdeci">UINT16 PowerFaultDetected</div><div class="ttdef"><b>Definition</b> PciExpress21.h:204</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__STATUS_html_ab636c46f21d2125271211ad2d53ba23d"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__STATUS.html#ab636c46f21d2125271211ad2d53ba23d">PCI_REG_PCIE_SLOT_STATUS::CommandCompleted</a></div><div class="ttdeci">UINT16 CommandCompleted</div><div class="ttdef"><b>Definition</b> PciExpress21.h:207</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__STATUS_html_ac63ecc07fa1d6b8475cb7e3de2b199e9"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__STATUS.html#ac63ecc07fa1d6b8475cb7e3de2b199e9">PCI_REG_PCIE_SLOT_STATUS::DataLinkLayerStateChanged</a></div><div class="ttdeci">UINT16 DataLinkLayerStateChanged</div><div class="ttdef"><b>Definition</b> PciExpress21.h:211</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__STATUS_html_ae763efc52c116e71976526ad98b14b5f"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__STATUS.html#ae763efc52c116e71976526ad98b14b5f">PCI_REG_PCIE_SLOT_STATUS::ElectromechanicalInterlock</a></div><div class="ttdeci">UINT16 ElectromechanicalInterlock</div><div class="ttdef"><b>Definition</b> PciExpress21.h:210</div></div>
<div class="ttc" id="aunionPCI__REG__PCIE__SLOT__STATUS_html_af88ec3edbf31ad2f376b5309afebd0d5"><div class="ttname"><a href="unionPCI__REG__PCIE__SLOT__STATUS.html#af88ec3edbf31ad2f376b5309afebd0d5">PCI_REG_PCIE_SLOT_STATUS::PresenceDetect</a></div><div class="ttdeci">UINT16 PresenceDetect</div><div class="ttdef"><b>Definition</b> PciExpress21.h:209</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
