|Proj
hsync <= VGA_contr:inst.hsync
clk => VGA_contr:inst.fpga_clk
clk => BIG_SOUND_BLOCK:inst6.clk
KEY0 => VGA_contr:inst.KEY0
KEY0 => BIG_SOUND_BLOCK:inst6.rstn
PS2_CLK => VGA_contr:inst.PS2_CLK
PS2_DAT => VGA_contr:inst.PS2_DAT
vsync <= VGA_contr:inst.vsync
vga_clk <= VGA_contr:inst.vga_clk
vga_blank <= VGA_contr:inst.vga_blank
vga_sync <= VGA_contr:inst.vga_sync
sram_ce <= BIG_SOUND_BLOCK:inst6.sram_ce
adcdat => BIG_SOUND_BLOCK:inst6.adcdat
sram_data[0] <> BIG_SOUND_BLOCK:inst6.sram_data[0]
sram_data[1] <> BIG_SOUND_BLOCK:inst6.sram_data[1]
sram_data[2] <> BIG_SOUND_BLOCK:inst6.sram_data[2]
sram_data[3] <> BIG_SOUND_BLOCK:inst6.sram_data[3]
sram_data[4] <> BIG_SOUND_BLOCK:inst6.sram_data[4]
sram_data[5] <> BIG_SOUND_BLOCK:inst6.sram_data[5]
sram_data[6] <> BIG_SOUND_BLOCK:inst6.sram_data[6]
sram_data[7] <> BIG_SOUND_BLOCK:inst6.sram_data[7]
sram_data[8] <> BIG_SOUND_BLOCK:inst6.sram_data[8]
sram_data[9] <> BIG_SOUND_BLOCK:inst6.sram_data[9]
sram_data[10] <> BIG_SOUND_BLOCK:inst6.sram_data[10]
sram_data[11] <> BIG_SOUND_BLOCK:inst6.sram_data[11]
sram_data[12] <> BIG_SOUND_BLOCK:inst6.sram_data[12]
sram_data[13] <> BIG_SOUND_BLOCK:inst6.sram_data[13]
sram_data[14] <> BIG_SOUND_BLOCK:inst6.sram_data[14]
sram_data[15] <> BIG_SOUND_BLOCK:inst6.sram_data[15]
sram_oe <= BIG_SOUND_BLOCK:inst6.sram_oe
sram_lb <= BIG_SOUND_BLOCK:inst6.sram_lb
sram_ub <= BIG_SOUND_BLOCK:inst6.sram_ub
sram_we <= BIG_SOUND_BLOCK:inst6.sram_we
mclk <= BIG_SOUND_BLOCK:inst6.mclk
bclk <= BIG_SOUND_BLOCK:inst6.bclk
adclrc <= BIG_SOUND_BLOCK:inst6.adclrc
daclrc <= BIG_SOUND_BLOCK:inst6.daclrc
dacdat <= BIG_SOUND_BLOCK:inst6.dacdat
HEX0[6] <= <GND>
HEX0[5] <= <GND>
HEX0[4] <= <GND>
HEX0[3] <= <GND>
HEX0[2] <= <GND>
HEX0[1] <= <GND>
HEX0[0] <= <GND>
HEX6[6] <= VGA_contr:inst.HEX6[6]
HEX6[5] <= VGA_contr:inst.HEX6[5]
HEX6[4] <= VGA_contr:inst.HEX6[4]
HEX6[3] <= VGA_contr:inst.HEX6[3]
HEX6[2] <= VGA_contr:inst.HEX6[2]
HEX6[1] <= VGA_contr:inst.HEX6[1]
HEX6[0] <= VGA_contr:inst.HEX6[0]
HEX7[6] <= VGA_contr:inst.HEX7[6]
HEX7[5] <= VGA_contr:inst.HEX7[5]
HEX7[4] <= VGA_contr:inst.HEX7[4]
HEX7[3] <= VGA_contr:inst.HEX7[3]
HEX7[2] <= VGA_contr:inst.HEX7[2]
HEX7[1] <= VGA_contr:inst.HEX7[1]
HEX7[0] <= VGA_contr:inst.HEX7[0]
LEDG[8] <= <GND>
LEDG[7] <= <GND>
LEDG[6] <= <GND>
LEDG[5] <= <GND>
LEDG[4] <= <GND>
LEDG[3] <= <GND>
LEDG[2] <= <GND>
LEDG[1] <= <GND>
LEDG[0] <= <GND>
LEDR[17] <= <GND>
LEDR[16] <= <GND>
LEDR[15] <= <GND>
LEDR[14] <= <GND>
LEDR[13] <= <GND>
LEDR[12] <= <GND>
LEDR[11] <= <GND>
LEDR[10] <= <GND>
LEDR[9] <= <GND>
LEDR[8] <= <GND>
LEDR[7] <= <GND>
LEDR[6] <= <GND>
LEDR[5] <= <GND>
LEDR[4] <= <GND>
LEDR[3] <= <GND>
LEDR[2] <= <GND>
LEDR[1] <= <GND>
LEDR[0] <= <GND>
sram_addr[0] <= BIG_SOUND_BLOCK:inst6.sram_addr[0]
sram_addr[1] <= BIG_SOUND_BLOCK:inst6.sram_addr[1]
sram_addr[2] <= BIG_SOUND_BLOCK:inst6.sram_addr[2]
sram_addr[3] <= BIG_SOUND_BLOCK:inst6.sram_addr[3]
sram_addr[4] <= BIG_SOUND_BLOCK:inst6.sram_addr[4]
sram_addr[5] <= BIG_SOUND_BLOCK:inst6.sram_addr[5]
sram_addr[6] <= BIG_SOUND_BLOCK:inst6.sram_addr[6]
sram_addr[7] <= BIG_SOUND_BLOCK:inst6.sram_addr[7]
sram_addr[8] <= BIG_SOUND_BLOCK:inst6.sram_addr[8]
sram_addr[9] <= BIG_SOUND_BLOCK:inst6.sram_addr[9]
sram_addr[10] <= BIG_SOUND_BLOCK:inst6.sram_addr[10]
sram_addr[11] <= BIG_SOUND_BLOCK:inst6.sram_addr[11]
sram_addr[12] <= BIG_SOUND_BLOCK:inst6.sram_addr[12]
sram_addr[13] <= BIG_SOUND_BLOCK:inst6.sram_addr[13]
sram_addr[14] <= BIG_SOUND_BLOCK:inst6.sram_addr[14]
sram_addr[15] <= BIG_SOUND_BLOCK:inst6.sram_addr[15]
sram_addr[16] <= BIG_SOUND_BLOCK:inst6.sram_addr[16]
sram_addr[17] <= BIG_SOUND_BLOCK:inst6.sram_addr[17]
sram_addr[18] <= BIG_SOUND_BLOCK:inst6.sram_addr[18]
sram_addr[19] <= BIG_SOUND_BLOCK:inst6.sram_addr[19]
vga_b[0] <= VGA_contr:inst.vga_b[0]
vga_b[1] <= VGA_contr:inst.vga_b[1]
vga_b[2] <= VGA_contr:inst.vga_b[2]
vga_b[3] <= VGA_contr:inst.vga_b[3]
vga_b[4] <= VGA_contr:inst.vga_b[4]
vga_b[5] <= VGA_contr:inst.vga_b[5]
vga_b[6] <= VGA_contr:inst.vga_b[6]
vga_b[7] <= VGA_contr:inst.vga_b[7]
vga_g[0] <= VGA_contr:inst.vga_g[0]
vga_g[1] <= VGA_contr:inst.vga_g[1]
vga_g[2] <= VGA_contr:inst.vga_g[2]
vga_g[3] <= VGA_contr:inst.vga_g[3]
vga_g[4] <= VGA_contr:inst.vga_g[4]
vga_g[5] <= VGA_contr:inst.vga_g[5]
vga_g[6] <= VGA_contr:inst.vga_g[6]
vga_g[7] <= VGA_contr:inst.vga_g[7]
vga_r[0] <= VGA_contr:inst.vga_r[0]
vga_r[1] <= VGA_contr:inst.vga_r[1]
vga_r[2] <= VGA_contr:inst.vga_r[2]
vga_r[3] <= VGA_contr:inst.vga_r[3]
vga_r[4] <= VGA_contr:inst.vga_r[4]
vga_r[5] <= VGA_contr:inst.vga_r[5]
vga_r[6] <= VGA_contr:inst.vga_r[6]
vga_r[7] <= VGA_contr:inst.vga_r[7]
KEY1 => ~NO_FANOUT~
KEY2 => ~NO_FANOUT~
KEY3 => ~NO_FANOUT~
SW[17] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[0] => ~NO_FANOUT~


|Proj|VGA_contr:inst
hsync <= i_hs4.DB_MAX_OUTPUT_PORT_TYPE
KEY0 => i_hs4.ACLR
KEY0 => i_hs3.ACLR
KEY0 => i_blank6.ACLR
KEY0 => hs_gen:i_hs_gen.rstn
KEY0 => pixelcounter:i_pixcounter.rstn
KEY0 => ce_gen:i_ce_gen.rstn
KEY0 => i_vs4.ACLR
KEY0 => i_vs3.ACLR
KEY0 => i_blank5.ACLR
KEY0 => vs_gen:i_vs_gen.rstn
KEY0 => linecounter:i_linecounter.rstn
KEY0 => i_blank3.ACLR
KEY0 => i_blank4.ACLR
KEY0 => i_blank2.ACLR
KEY0 => RGB_gen:i_RGB_gen.rstn
KEY0 => masking:inst_masking.rstn
KEY0 => pixel_reg:i_pixreg.rstn
KEY0 => PS2KeyboardInterface:inst1.rstn
fpga_clk => i_hs4.CLK
fpga_clk => i_hs3.CLK
fpga_clk => i_blank6.CLK
fpga_clk => hs_gen:i_hs_gen.clk
fpga_clk => pixelcounter:i_pixcounter.clk
fpga_clk => ce_gen:i_ce_gen.clk
fpga_clk => i_vs4.CLK
fpga_clk => i_vs3.CLK
fpga_clk => i_blank5.CLK
fpga_clk => vs_gen:i_vs_gen.clk
fpga_clk => linecounter:i_linecounter.clk
fpga_clk => i_blank3.CLK
fpga_clk => i_blank4.CLK
fpga_clk => i_blank2.CLK
fpga_clk => RGB_gen:i_RGB_gen.clk
fpga_clk => masking:inst_masking.clk
fpga_clk => pixel_reg:i_pixreg.clk
fpga_clk => PS2KeyboardInterface:inst1.clk
vsync <= i_vs4.DB_MAX_OUTPUT_PORT_TYPE
vga_clk <= ce.DB_MAX_OUTPUT_PORT_TYPE
vga_blank <= i_blank3.DB_MAX_OUTPUT_PORT_TYPE
vga_sync <= RGB_gen:i_RGB_gen.vga_sync
PS2_CLK => PS2KeyboardInterface:inst1.PS2_CLK
PS2_DAT => PS2KeyboardInterface:inst1.PS2_DAT
Dist_Out[0] <= masking:inst_masking.Dist_out[0]
Dist_Out[1] <= masking:inst_masking.Dist_out[1]
Dist_Out[2] <= masking:inst_masking.Dist_out[2]
Dist_Out[3] <= masking:inst_masking.Dist_out[3]
Dist_Out[4] <= masking:inst_masking.Dist_out[4]
ED_Out[0] <= masking:inst_masking.ED_out[0]
ED_Out[1] <= masking:inst_masking.ED_out[1]
ED_Out[2] <= masking:inst_masking.ED_out[2]
ED_Out[3] <= masking:inst_masking.ED_out[3]
EN_Out[0] <= masking:inst_masking.EN_Out[0]
EN_Out[1] <= masking:inst_masking.EN_Out[1]
EN_Out[2] <= masking:inst_masking.EN_Out[2]
EN_Out[3] <= masking:inst_masking.EN_Out[3]
EV_Out[0] <= masking:inst_masking.EV_Out[0]
EV_Out[1] <= masking:inst_masking.EV_Out[1]
EV_Out[2] <= masking:inst_masking.EV_Out[2]
EV_Out[3] <= masking:inst_masking.EV_Out[3]
EV_Out[4] <= masking:inst_masking.EV_Out[4]
HEX6[6] <= group_no:i_GrNo.HEX6[6]
HEX6[5] <= group_no:i_GrNo.HEX6[5]
HEX6[4] <= group_no:i_GrNo.HEX6[4]
HEX6[3] <= group_no:i_GrNo.HEX6[3]
HEX6[2] <= group_no:i_GrNo.HEX6[2]
HEX6[1] <= group_no:i_GrNo.HEX6[1]
HEX6[0] <= group_no:i_GrNo.HEX6[0]
HEX7[6] <= group_no:i_GrNo.HEX7[6]
HEX7[5] <= group_no:i_GrNo.HEX7[5]
HEX7[4] <= group_no:i_GrNo.HEX7[4]
HEX7[3] <= group_no:i_GrNo.HEX7[3]
HEX7[2] <= group_no:i_GrNo.HEX7[2]
HEX7[1] <= group_no:i_GrNo.HEX7[1]
HEX7[0] <= group_no:i_GrNo.HEX7[0]
LR_Out[0] <= masking:inst_masking.LR_Out[0]
LR_Out[1] <= masking:inst_masking.LR_Out[1]
LR_Out[2] <= masking:inst_masking.LR_Out[2]
LR_Out[3] <= masking:inst_masking.LR_Out[3]
vga_b[0] <= RGB_gen:i_RGB_gen.vga_b[0]
vga_b[1] <= RGB_gen:i_RGB_gen.vga_b[1]
vga_b[2] <= RGB_gen:i_RGB_gen.vga_b[2]
vga_b[3] <= RGB_gen:i_RGB_gen.vga_b[3]
vga_b[4] <= RGB_gen:i_RGB_gen.vga_b[4]
vga_b[5] <= RGB_gen:i_RGB_gen.vga_b[5]
vga_b[6] <= RGB_gen:i_RGB_gen.vga_b[6]
vga_b[7] <= RGB_gen:i_RGB_gen.vga_b[7]
vga_g[0] <= RGB_gen:i_RGB_gen.vga_g[0]
vga_g[1] <= RGB_gen:i_RGB_gen.vga_g[1]
vga_g[2] <= RGB_gen:i_RGB_gen.vga_g[2]
vga_g[3] <= RGB_gen:i_RGB_gen.vga_g[3]
vga_g[4] <= RGB_gen:i_RGB_gen.vga_g[4]
vga_g[5] <= RGB_gen:i_RGB_gen.vga_g[5]
vga_g[6] <= RGB_gen:i_RGB_gen.vga_g[6]
vga_g[7] <= RGB_gen:i_RGB_gen.vga_g[7]
vga_r[0] <= RGB_gen:i_RGB_gen.vga_r[0]
vga_r[1] <= RGB_gen:i_RGB_gen.vga_r[1]
vga_r[2] <= RGB_gen:i_RGB_gen.vga_r[2]
vga_r[3] <= RGB_gen:i_RGB_gen.vga_r[3]
vga_r[4] <= RGB_gen:i_RGB_gen.vga_r[4]
vga_r[5] <= RGB_gen:i_RGB_gen.vga_r[5]
vga_r[6] <= RGB_gen:i_RGB_gen.vga_r[6]
vga_r[7] <= RGB_gen:i_RGB_gen.vga_r[7]
Vol_Out[0] <= masking:inst_masking.Vol_Out[0]
Vol_Out[1] <= masking:inst_masking.Vol_Out[1]
Vol_Out[2] <= masking:inst_masking.Vol_Out[2]
Vol_Out[3] <= masking:inst_masking.Vol_Out[3]
Vol_Out[4] <= masking:inst_masking.Vol_Out[4]


|Proj|VGA_contr:inst|hs_gen:i_hs_gen
clk => hsync~reg0.CLK
rstn => hsync~reg0.PRESET
hcnt[0] => LessThan0.IN20
hcnt[0] => LessThan1.IN20
hcnt[1] => LessThan0.IN19
hcnt[1] => LessThan1.IN19
hcnt[2] => LessThan0.IN18
hcnt[2] => LessThan1.IN18
hcnt[3] => LessThan0.IN17
hcnt[3] => LessThan1.IN17
hcnt[4] => LessThan0.IN16
hcnt[4] => LessThan1.IN16
hcnt[5] => LessThan0.IN15
hcnt[5] => LessThan1.IN15
hcnt[6] => LessThan0.IN14
hcnt[6] => LessThan1.IN14
hcnt[7] => LessThan0.IN13
hcnt[7] => LessThan1.IN13
hcnt[8] => LessThan0.IN12
hcnt[8] => LessThan1.IN12
hcnt[9] => LessThan0.IN11
hcnt[9] => LessThan1.IN11
hsync <= hsync~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Proj|VGA_contr:inst|pixelcounter:i_pixcounter
clk => hcnti[0].CLK
clk => hcnti[1].CLK
clk => hcnti[2].CLK
clk => hcnti[3].CLK
clk => hcnti[4].CLK
clk => hcnti[5].CLK
clk => hcnti[6].CLK
clk => hcnti[7].CLK
clk => hcnti[8].CLK
clk => hcnti[9].CLK
rstn => hcnti[0].ACLR
rstn => hcnti[1].ACLR
rstn => hcnti[2].ACLR
rstn => hcnti[3].ACLR
rstn => hcnti[4].ACLR
rstn => hcnti[5].ACLR
rstn => hcnti[6].ACLR
rstn => hcnti[7].ACLR
rstn => hcnti[8].ACLR
rstn => hcnti[9].ACLR
ce => hcnti[1].ENA
ce => hcnti[0].ENA
ce => hcnti[2].ENA
ce => hcnti[3].ENA
ce => hcnti[4].ENA
ce => hcnti[5].ENA
ce => hcnti[6].ENA
ce => hcnti[7].ENA
ce => hcnti[8].ENA
ce => hcnti[9].ENA
hcnt[0] <= hcnti[0].DB_MAX_OUTPUT_PORT_TYPE
hcnt[1] <= hcnti[1].DB_MAX_OUTPUT_PORT_TYPE
hcnt[2] <= hcnti[2].DB_MAX_OUTPUT_PORT_TYPE
hcnt[3] <= hcnti[3].DB_MAX_OUTPUT_PORT_TYPE
hcnt[4] <= hcnti[4].DB_MAX_OUTPUT_PORT_TYPE
hcnt[5] <= hcnti[5].DB_MAX_OUTPUT_PORT_TYPE
hcnt[6] <= hcnti[6].DB_MAX_OUTPUT_PORT_TYPE
hcnt[7] <= hcnti[7].DB_MAX_OUTPUT_PORT_TYPE
hcnt[8] <= hcnti[8].DB_MAX_OUTPUT_PORT_TYPE
hcnt[9] <= hcnti[9].DB_MAX_OUTPUT_PORT_TYPE


|Proj|VGA_contr:inst|ce_gen:i_ce_gen
clk => counter[0].CLK
clk => counter[1].CLK
rstn => counter[0].ACLR
rstn => counter[1].ACLR
ce <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|Proj|VGA_contr:inst|vs_gen:i_vs_gen
clk => vsync~reg0.CLK
rstn => vsync~reg0.PRESET
vcnt[0] => LessThan0.IN20
vcnt[0] => LessThan1.IN20
vcnt[1] => LessThan0.IN19
vcnt[1] => LessThan1.IN19
vcnt[2] => LessThan0.IN18
vcnt[2] => LessThan1.IN18
vcnt[3] => LessThan0.IN17
vcnt[3] => LessThan1.IN17
vcnt[4] => LessThan0.IN16
vcnt[4] => LessThan1.IN16
vcnt[5] => LessThan0.IN15
vcnt[5] => LessThan1.IN15
vcnt[6] => LessThan0.IN14
vcnt[6] => LessThan1.IN14
vcnt[7] => LessThan0.IN13
vcnt[7] => LessThan1.IN13
vcnt[8] => LessThan0.IN12
vcnt[8] => LessThan1.IN12
vcnt[9] => LessThan0.IN11
vcnt[9] => LessThan1.IN11
vsync <= vsync~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Proj|VGA_contr:inst|linecounter:i_linecounter
clk => vcnti[0].CLK
clk => vcnti[1].CLK
clk => vcnti[2].CLK
clk => vcnti[3].CLK
clk => vcnti[4].CLK
clk => vcnti[5].CLK
clk => vcnti[6].CLK
clk => vcnti[7].CLK
clk => vcnti[8].CLK
clk => vcnti[9].CLK
rstn => vcnti[0].ACLR
rstn => vcnti[1].ACLR
rstn => vcnti[2].ACLR
rstn => vcnti[3].ACLR
rstn => vcnti[4].ACLR
rstn => vcnti[5].ACLR
rstn => vcnti[6].ACLR
rstn => vcnti[7].ACLR
rstn => vcnti[8].ACLR
rstn => vcnti[9].ACLR
ce => process_0.IN1
hcnt[0] => Equal0.IN19
hcnt[1] => Equal0.IN18
hcnt[2] => Equal0.IN17
hcnt[3] => Equal0.IN16
hcnt[4] => Equal0.IN15
hcnt[5] => Equal0.IN14
hcnt[6] => Equal0.IN13
hcnt[7] => Equal0.IN12
hcnt[8] => Equal0.IN11
hcnt[9] => Equal0.IN10
vcnt[0] <= vcnti[0].DB_MAX_OUTPUT_PORT_TYPE
vcnt[1] <= vcnti[1].DB_MAX_OUTPUT_PORT_TYPE
vcnt[2] <= vcnti[2].DB_MAX_OUTPUT_PORT_TYPE
vcnt[3] <= vcnti[3].DB_MAX_OUTPUT_PORT_TYPE
vcnt[4] <= vcnti[4].DB_MAX_OUTPUT_PORT_TYPE
vcnt[5] <= vcnti[5].DB_MAX_OUTPUT_PORT_TYPE
vcnt[6] <= vcnti[6].DB_MAX_OUTPUT_PORT_TYPE
vcnt[7] <= vcnti[7].DB_MAX_OUTPUT_PORT_TYPE
vcnt[8] <= vcnti[8].DB_MAX_OUTPUT_PORT_TYPE
vcnt[9] <= vcnti[9].DB_MAX_OUTPUT_PORT_TYPE


|Proj|VGA_contr:inst|blank_gen:iBlank_gen
vcnt[0] => LessThan0.IN20
vcnt[1] => LessThan0.IN19
vcnt[2] => LessThan0.IN18
vcnt[3] => LessThan0.IN17
vcnt[4] => LessThan0.IN16
vcnt[5] => LessThan0.IN15
vcnt[6] => LessThan0.IN14
vcnt[7] => LessThan0.IN13
vcnt[8] => LessThan0.IN12
vcnt[9] => LessThan0.IN11
hcnt[0] => LessThan1.IN20
hcnt[1] => LessThan1.IN19
hcnt[2] => LessThan1.IN18
hcnt[3] => LessThan1.IN17
hcnt[4] => LessThan1.IN16
hcnt[5] => LessThan1.IN15
hcnt[6] => LessThan1.IN14
hcnt[7] => LessThan1.IN13
hcnt[8] => LessThan1.IN12
hcnt[9] => LessThan1.IN11
blank <= blank.DB_MAX_OUTPUT_PORT_TYPE


|Proj|VGA_contr:inst|RGB_gen:i_RGB_gen
clk => vga_b[0]~reg0.CLK
clk => vga_b[1]~reg0.CLK
clk => vga_b[2]~reg0.CLK
clk => vga_b[3]~reg0.CLK
clk => vga_b[4]~reg0.CLK
clk => vga_b[5]~reg0.CLK
clk => vga_b[6]~reg0.CLK
clk => vga_b[7]~reg0.CLK
clk => vga_g[0]~reg0.CLK
clk => vga_g[1]~reg0.CLK
clk => vga_g[2]~reg0.CLK
clk => vga_g[3]~reg0.CLK
clk => vga_g[4]~reg0.CLK
clk => vga_g[5]~reg0.CLK
clk => vga_g[6]~reg0.CLK
clk => vga_g[7]~reg0.CLK
clk => vga_r[0]~reg0.CLK
clk => vga_r[1]~reg0.CLK
clk => vga_r[2]~reg0.CLK
clk => vga_r[3]~reg0.CLK
clk => vga_r[4]~reg0.CLK
clk => vga_r[5]~reg0.CLK
clk => vga_r[6]~reg0.CLK
clk => vga_r[7]~reg0.CLK
rstn => ~NO_FANOUT~
ce => vga_b[0]~reg0.ENA
ce => vga_b[1]~reg0.ENA
ce => vga_b[2]~reg0.ENA
ce => vga_b[3]~reg0.ENA
ce => vga_b[4]~reg0.ENA
ce => vga_b[5]~reg0.ENA
ce => vga_b[6]~reg0.ENA
ce => vga_b[7]~reg0.ENA
ce => vga_g[0]~reg0.ENA
ce => vga_g[1]~reg0.ENA
ce => vga_g[2]~reg0.ENA
ce => vga_g[3]~reg0.ENA
ce => vga_g[4]~reg0.ENA
ce => vga_g[5]~reg0.ENA
ce => vga_g[6]~reg0.ENA
ce => vga_g[7]~reg0.ENA
ce => vga_r[0]~reg0.ENA
ce => vga_r[1]~reg0.ENA
ce => vga_r[2]~reg0.ENA
ce => vga_r[3]~reg0.ENA
ce => vga_r[4]~reg0.ENA
ce => vga_r[5]~reg0.ENA
ce => vga_r[6]~reg0.ENA
ce => vga_r[7]~reg0.ENA
pixcode[0] => vga_r.DATAA
pixcode[0] => vga_g.DATAA
pixcode[0] => vga_b.DATAB
pixcode[0] => vga_b.DATAB
pixcode[0] => vga_b.DATAB
pixcode[0] => vga_b.DATAA
pixcode[0] => vga_b.DATAB
pixcode[1] => vga_r.DATAA
pixcode[1] => vga_g.DATAA
pixcode[1] => vga_b.DATAB
pixcode[1] => vga_b.DATAB
pixcode[1] => vga_b.DATAB
pixcode[1] => vga_b.DATAA
pixcode[1] => vga_b.DATAB
pixcode[2] => vga_r.DATAA
pixcode[2] => vga_g.DATAB
pixcode[2] => vga_g.DATAA
pixcode[2] => vga_g.DATAB
pixcode[2] => vga_b.DATAA
pixcode[3] => vga_r.DATAA
pixcode[3] => vga_g.DATAB
pixcode[3] => vga_g.DATAA
pixcode[3] => vga_g.DATAB
pixcode[3] => vga_g.DATAB
pixcode[3] => vga_b.DATAA
pixcode[4] => vga_r.DATAA
pixcode[4] => vga_g.DATAB
pixcode[4] => vga_g.DATAA
pixcode[4] => vga_g.DATAB
pixcode[4] => vga_g.DATAB
pixcode[4] => vga_b.DATAA
pixcode[5] => vga_r.DATAB
pixcode[5] => vga_r.DATAB
pixcode[5] => vga_r.DATAB
pixcode[5] => vga_g.DATAA
pixcode[5] => vga_b.DATAA
pixcode[5] => vga_r[6]~reg0.DATAIN
pixcode[6] => vga_r.DATAB
pixcode[6] => vga_r.DATAB
pixcode[6] => vga_r.DATAB
pixcode[6] => vga_r.DATAA
pixcode[6] => vga_g.DATAA
pixcode[6] => vga_g.DATAA
pixcode[6] => vga_b.DATAA
pixcode[6] => vga_b.DATAA
pixcode[6] => vga_r[7]~reg0.DATAIN
pixcode[7] => vga_r.OUTPUTSELECT
pixcode[7] => vga_r.OUTPUTSELECT
pixcode[7] => vga_r.OUTPUTSELECT
pixcode[7] => vga_r.OUTPUTSELECT
pixcode[7] => vga_r.OUTPUTSELECT
pixcode[7] => vga_r.OUTPUTSELECT
pixcode[7] => vga_g.OUTPUTSELECT
pixcode[7] => vga_g.OUTPUTSELECT
pixcode[7] => vga_g.OUTPUTSELECT
pixcode[7] => vga_g.OUTPUTSELECT
pixcode[7] => vga_g.OUTPUTSELECT
pixcode[7] => vga_g.OUTPUTSELECT
pixcode[7] => vga_g.OUTPUTSELECT
pixcode[7] => vga_g.OUTPUTSELECT
pixcode[7] => vga_b.OUTPUTSELECT
pixcode[7] => vga_b.OUTPUTSELECT
pixcode[7] => vga_b.OUTPUTSELECT
pixcode[7] => vga_b.OUTPUTSELECT
pixcode[7] => vga_b.OUTPUTSELECT
pixcode[7] => vga_b.OUTPUTSELECT
pixcode[7] => vga_b.OUTPUTSELECT
pixcode[7] => vga_b.OUTPUTSELECT
vga_r[0] <= vga_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[1] <= vga_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[2] <= vga_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[3] <= vga_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[4] <= vga_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[5] <= vga_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[6] <= vga_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[7] <= vga_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[0] <= vga_g[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[1] <= vga_g[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[2] <= vga_g[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[3] <= vga_g[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[4] <= vga_g[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[5] <= vga_g[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[6] <= vga_g[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[7] <= vga_g[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[0] <= vga_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[1] <= vga_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[2] <= vga_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[3] <= vga_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[4] <= vga_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[5] <= vga_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[6] <= vga_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[7] <= vga_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_sync <= <GND>


|Proj|VGA_contr:inst|masking:inst_masking
clk => pixcode[0]~reg0.CLK
clk => pixcode[1]~reg0.CLK
clk => pixcode[2]~reg0.CLK
clk => pixcode[3]~reg0.CLK
clk => pixcode[4]~reg0.CLK
clk => pixcode[5]~reg0.CLK
clk => pixcode[6]~reg0.CLK
clk => pixcode[7]~reg0.CLK
clk => iEV_Out[0].CLK
clk => iEV_Out[1].CLK
clk => iEV_Out[2].CLK
clk => iEV_Out[3].CLK
clk => iEV_Out[4].CLK
clk => EV_Limit[1].CLK
clk => EV_Limit[2].CLK
clk => EV_Limit[3].CLK
clk => EV_Limit[4].CLK
clk => EV_Limit[5].CLK
clk => EV_Limit[6].CLK
clk => EV_Limit[7].CLK
clk => EV_Limit[8].CLK
clk => EV_Limit[9].CLK
clk => iEN_Out[0].CLK
clk => iEN_Out[1].CLK
clk => iEN_Out[2].CLK
clk => iEN_Out[3].CLK
clk => EN_Limit[4].CLK
clk => EN_Limit[5].CLK
clk => EN_Limit[6].CLK
clk => EN_Limit[7].CLK
clk => EN_Limit[8].CLK
clk => EN_Limit[9].CLK
clk => iED_out[0].CLK
clk => iED_out[1].CLK
clk => iED_out[2].CLK
clk => iED_out[3].CLK
clk => ED_Limit[1].CLK
clk => ED_Limit[2].CLK
clk => ED_Limit[3].CLK
clk => ED_Limit[4].CLK
clk => ED_Limit[5].CLK
clk => ED_Limit[6].CLK
clk => ED_Limit[7].CLK
clk => ED_Limit[8].CLK
clk => ED_Limit[9].CLK
clk => iDist_out[0].CLK
clk => iDist_out[1].CLK
clk => iDist_out[2].CLK
clk => iDist_out[3].CLK
clk => iDist_out[4].CLK
clk => DIST_Limit[1].CLK
clk => DIST_Limit[2].CLK
clk => DIST_Limit[3].CLK
clk => DIST_Limit[4].CLK
clk => DIST_Limit[5].CLK
clk => DIST_Limit[6].CLK
clk => DIST_Limit[7].CLK
clk => DIST_Limit[8].CLK
clk => iLR_Out[0].CLK
clk => iLR_Out[1].CLK
clk => iLR_Out[2].CLK
clk => iLR_Out[3].CLK
clk => LR_Limit[0].CLK
clk => LR_Limit[1].CLK
clk => LR_Limit[2].CLK
clk => LR_Limit[3].CLK
clk => LR_Limit[4].CLK
clk => LR_Limit[5].CLK
clk => LR_Limit[6].CLK
clk => LR_Limit[7].CLK
clk => LR_Limit[8].CLK
clk => iVol_Out[0].CLK
clk => iVol_Out[1].CLK
clk => iVol_Out[2].CLK
clk => iVol_Out[3].CLK
clk => iVol_Out[4].CLK
clk => VOL_Limit[1].CLK
clk => VOL_Limit[2].CLK
clk => VOL_Limit[3].CLK
clk => VOL_Limit[4].CLK
clk => VOL_Limit[5].CLK
clk => VOL_Limit[6].CLK
clk => VOL_Limit[7].CLK
clk => VOL_Limit[8].CLK
clk => Menu_Counter[0].CLK
clk => Menu_Counter[1].CLK
clk => Menu_Counter[2].CLK
rstn => ~NO_FANOUT~
pixcode_single => pixcode.DATAA
pixcode_single => pixcode.DATAB
pixcode_single => pixcode.DATAB
pixcode_single => pixcode.DATAB
pixcode_single => pixcode.DATAB
pixcode_single => pixcode.DATAB
pixcode_single => pixcode.DATAB
pixcode[0] <= pixcode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixcode[1] <= pixcode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixcode[2] <= pixcode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixcode[3] <= pixcode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixcode[4] <= pixcode[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixcode[5] <= pixcode[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixcode[6] <= pixcode[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixcode[7] <= pixcode[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt[0] => LessThan18.IN20
vcnt[0] => LessThan20.IN20
vcnt[0] => LessThan21.IN20
vcnt[0] => LessThan24.IN20
vcnt[0] => LessThan25.IN20
vcnt[0] => LessThan28.IN20
vcnt[0] => LessThan29.IN20
vcnt[0] => LessThan32.IN20
vcnt[0] => LessThan33.IN20
vcnt[0] => LessThan36.IN20
vcnt[0] => LessThan37.IN20
vcnt[0] => LessThan40.IN20
vcnt[0] => LessThan41.IN20
vcnt[0] => LessThan44.IN20
vcnt[0] => LessThan45.IN20
vcnt[0] => LessThan46.IN20
vcnt[0] => LessThan47.IN20
vcnt[0] => LessThan50.IN20
vcnt[0] => LessThan51.IN20
vcnt[0] => LessThan52.IN20
vcnt[0] => LessThan53.IN20
vcnt[0] => LessThan54.IN20
vcnt[0] => LessThan55.IN20
vcnt[1] => LessThan18.IN19
vcnt[1] => LessThan20.IN19
vcnt[1] => LessThan21.IN19
vcnt[1] => LessThan24.IN19
vcnt[1] => LessThan25.IN19
vcnt[1] => LessThan28.IN19
vcnt[1] => LessThan29.IN19
vcnt[1] => LessThan32.IN19
vcnt[1] => LessThan33.IN19
vcnt[1] => LessThan36.IN19
vcnt[1] => LessThan37.IN19
vcnt[1] => LessThan40.IN19
vcnt[1] => LessThan41.IN19
vcnt[1] => LessThan44.IN19
vcnt[1] => LessThan45.IN19
vcnt[1] => LessThan46.IN19
vcnt[1] => LessThan47.IN19
vcnt[1] => LessThan50.IN19
vcnt[1] => LessThan51.IN19
vcnt[1] => LessThan52.IN19
vcnt[1] => LessThan53.IN19
vcnt[1] => LessThan54.IN19
vcnt[1] => LessThan55.IN19
vcnt[2] => LessThan18.IN18
vcnt[2] => LessThan20.IN18
vcnt[2] => LessThan21.IN18
vcnt[2] => LessThan24.IN18
vcnt[2] => LessThan25.IN18
vcnt[2] => LessThan28.IN18
vcnt[2] => LessThan29.IN18
vcnt[2] => LessThan32.IN18
vcnt[2] => LessThan33.IN18
vcnt[2] => LessThan36.IN18
vcnt[2] => LessThan37.IN18
vcnt[2] => LessThan40.IN18
vcnt[2] => LessThan41.IN18
vcnt[2] => LessThan44.IN18
vcnt[2] => LessThan45.IN18
vcnt[2] => LessThan46.IN18
vcnt[2] => LessThan47.IN18
vcnt[2] => LessThan50.IN18
vcnt[2] => LessThan51.IN18
vcnt[2] => LessThan52.IN18
vcnt[2] => LessThan53.IN18
vcnt[2] => LessThan54.IN18
vcnt[2] => LessThan55.IN18
vcnt[3] => LessThan18.IN17
vcnt[3] => LessThan20.IN17
vcnt[3] => LessThan21.IN17
vcnt[3] => LessThan24.IN17
vcnt[3] => LessThan25.IN17
vcnt[3] => LessThan28.IN17
vcnt[3] => LessThan29.IN17
vcnt[3] => LessThan32.IN17
vcnt[3] => LessThan33.IN17
vcnt[3] => LessThan36.IN17
vcnt[3] => LessThan37.IN17
vcnt[3] => LessThan40.IN17
vcnt[3] => LessThan41.IN17
vcnt[3] => LessThan44.IN17
vcnt[3] => LessThan45.IN17
vcnt[3] => LessThan46.IN17
vcnt[3] => LessThan47.IN17
vcnt[3] => LessThan50.IN17
vcnt[3] => LessThan51.IN17
vcnt[3] => LessThan52.IN17
vcnt[3] => LessThan53.IN17
vcnt[3] => LessThan54.IN17
vcnt[3] => LessThan55.IN17
vcnt[4] => LessThan18.IN16
vcnt[4] => LessThan20.IN16
vcnt[4] => LessThan21.IN16
vcnt[4] => LessThan24.IN16
vcnt[4] => LessThan25.IN16
vcnt[4] => LessThan28.IN16
vcnt[4] => LessThan29.IN16
vcnt[4] => LessThan32.IN16
vcnt[4] => LessThan33.IN16
vcnt[4] => LessThan36.IN16
vcnt[4] => LessThan37.IN16
vcnt[4] => LessThan40.IN16
vcnt[4] => LessThan41.IN16
vcnt[4] => LessThan44.IN16
vcnt[4] => LessThan45.IN16
vcnt[4] => LessThan46.IN16
vcnt[4] => LessThan47.IN16
vcnt[4] => LessThan50.IN16
vcnt[4] => LessThan51.IN16
vcnt[4] => LessThan52.IN16
vcnt[4] => LessThan53.IN16
vcnt[4] => LessThan54.IN16
vcnt[4] => LessThan55.IN16
vcnt[5] => LessThan18.IN15
vcnt[5] => LessThan20.IN15
vcnt[5] => LessThan21.IN15
vcnt[5] => LessThan24.IN15
vcnt[5] => LessThan25.IN15
vcnt[5] => LessThan28.IN15
vcnt[5] => LessThan29.IN15
vcnt[5] => LessThan32.IN15
vcnt[5] => LessThan33.IN15
vcnt[5] => LessThan36.IN15
vcnt[5] => LessThan37.IN15
vcnt[5] => LessThan40.IN15
vcnt[5] => LessThan41.IN15
vcnt[5] => LessThan44.IN15
vcnt[5] => LessThan45.IN15
vcnt[5] => LessThan46.IN15
vcnt[5] => LessThan47.IN15
vcnt[5] => LessThan50.IN15
vcnt[5] => LessThan51.IN15
vcnt[5] => LessThan52.IN15
vcnt[5] => LessThan53.IN15
vcnt[5] => LessThan54.IN15
vcnt[5] => LessThan55.IN15
vcnt[6] => LessThan18.IN14
vcnt[6] => LessThan20.IN14
vcnt[6] => LessThan21.IN14
vcnt[6] => LessThan24.IN14
vcnt[6] => LessThan25.IN14
vcnt[6] => LessThan28.IN14
vcnt[6] => LessThan29.IN14
vcnt[6] => LessThan32.IN14
vcnt[6] => LessThan33.IN14
vcnt[6] => LessThan36.IN14
vcnt[6] => LessThan37.IN14
vcnt[6] => LessThan40.IN14
vcnt[6] => LessThan41.IN14
vcnt[6] => LessThan44.IN14
vcnt[6] => LessThan45.IN14
vcnt[6] => LessThan46.IN14
vcnt[6] => LessThan47.IN14
vcnt[6] => LessThan50.IN14
vcnt[6] => LessThan51.IN14
vcnt[6] => LessThan52.IN14
vcnt[6] => LessThan53.IN14
vcnt[6] => LessThan54.IN14
vcnt[6] => LessThan55.IN14
vcnt[7] => LessThan18.IN13
vcnt[7] => LessThan20.IN13
vcnt[7] => LessThan21.IN13
vcnt[7] => LessThan24.IN13
vcnt[7] => LessThan25.IN13
vcnt[7] => LessThan28.IN13
vcnt[7] => LessThan29.IN13
vcnt[7] => LessThan32.IN13
vcnt[7] => LessThan33.IN13
vcnt[7] => LessThan36.IN13
vcnt[7] => LessThan37.IN13
vcnt[7] => LessThan40.IN13
vcnt[7] => LessThan41.IN13
vcnt[7] => LessThan44.IN13
vcnt[7] => LessThan45.IN13
vcnt[7] => LessThan46.IN13
vcnt[7] => LessThan47.IN13
vcnt[7] => LessThan50.IN13
vcnt[7] => LessThan51.IN13
vcnt[7] => LessThan52.IN13
vcnt[7] => LessThan53.IN13
vcnt[7] => LessThan54.IN13
vcnt[7] => LessThan55.IN13
vcnt[8] => LessThan18.IN12
vcnt[8] => LessThan20.IN12
vcnt[8] => LessThan21.IN12
vcnt[8] => LessThan24.IN12
vcnt[8] => LessThan25.IN12
vcnt[8] => LessThan28.IN12
vcnt[8] => LessThan29.IN12
vcnt[8] => LessThan32.IN12
vcnt[8] => LessThan33.IN12
vcnt[8] => LessThan36.IN12
vcnt[8] => LessThan37.IN12
vcnt[8] => LessThan40.IN12
vcnt[8] => LessThan41.IN12
vcnt[8] => LessThan44.IN12
vcnt[8] => LessThan45.IN12
vcnt[8] => LessThan46.IN12
vcnt[8] => LessThan47.IN12
vcnt[8] => LessThan50.IN12
vcnt[8] => LessThan51.IN12
vcnt[8] => LessThan52.IN12
vcnt[8] => LessThan53.IN12
vcnt[8] => LessThan54.IN12
vcnt[8] => LessThan55.IN12
vcnt[9] => LessThan18.IN11
vcnt[9] => LessThan20.IN11
vcnt[9] => LessThan21.IN11
vcnt[9] => LessThan24.IN11
vcnt[9] => LessThan25.IN11
vcnt[9] => LessThan28.IN11
vcnt[9] => LessThan29.IN11
vcnt[9] => LessThan32.IN11
vcnt[9] => LessThan33.IN11
vcnt[9] => LessThan36.IN11
vcnt[9] => LessThan37.IN11
vcnt[9] => LessThan40.IN11
vcnt[9] => LessThan41.IN11
vcnt[9] => LessThan44.IN11
vcnt[9] => LessThan45.IN11
vcnt[9] => LessThan46.IN11
vcnt[9] => LessThan47.IN11
vcnt[9] => LessThan50.IN11
vcnt[9] => LessThan51.IN11
vcnt[9] => LessThan52.IN11
vcnt[9] => LessThan53.IN11
vcnt[9] => LessThan54.IN11
vcnt[9] => LessThan55.IN11
hcnt[0] => LessThan19.IN12
hcnt[0] => LessThan22.IN18
hcnt[0] => LessThan23.IN18
hcnt[0] => LessThan26.IN20
hcnt[0] => LessThan27.IN12
hcnt[0] => LessThan30.IN20
hcnt[0] => LessThan31.IN11
hcnt[0] => LessThan34.IN20
hcnt[0] => LessThan35.IN14
hcnt[0] => LessThan38.IN20
hcnt[0] => LessThan39.IN11
hcnt[0] => LessThan42.IN20
hcnt[0] => LessThan43.IN20
hcnt[0] => LessThan48.IN20
hcnt[0] => LessThan49.IN20
hcnt[0] => LessThan56.IN20
hcnt[0] => LessThan57.IN20
hcnt[1] => LessThan19.IN11
hcnt[1] => LessThan22.IN17
hcnt[1] => LessThan23.IN17
hcnt[1] => LessThan26.IN19
hcnt[1] => LessThan27.IN11
hcnt[1] => LessThan30.IN19
hcnt[1] => LessThan31.IN10
hcnt[1] => LessThan34.IN19
hcnt[1] => LessThan35.IN13
hcnt[1] => LessThan38.IN19
hcnt[1] => LessThan39.IN10
hcnt[1] => LessThan42.IN19
hcnt[1] => LessThan43.IN19
hcnt[1] => LessThan48.IN19
hcnt[1] => LessThan49.IN19
hcnt[1] => LessThan56.IN19
hcnt[1] => LessThan57.IN19
hcnt[2] => LessThan19.IN10
hcnt[2] => LessThan22.IN16
hcnt[2] => LessThan23.IN16
hcnt[2] => LessThan26.IN18
hcnt[2] => LessThan27.IN10
hcnt[2] => LessThan30.IN18
hcnt[2] => LessThan31.IN9
hcnt[2] => LessThan34.IN18
hcnt[2] => LessThan35.IN12
hcnt[2] => LessThan38.IN18
hcnt[2] => LessThan39.IN9
hcnt[2] => LessThan42.IN18
hcnt[2] => LessThan43.IN18
hcnt[2] => LessThan48.IN18
hcnt[2] => LessThan49.IN18
hcnt[2] => LessThan56.IN18
hcnt[2] => LessThan57.IN18
hcnt[3] => LessThan19.IN9
hcnt[3] => LessThan22.IN15
hcnt[3] => LessThan23.IN15
hcnt[3] => LessThan26.IN17
hcnt[3] => LessThan27.IN9
hcnt[3] => LessThan30.IN17
hcnt[3] => LessThan31.IN8
hcnt[3] => LessThan34.IN17
hcnt[3] => LessThan35.IN11
hcnt[3] => LessThan38.IN17
hcnt[3] => LessThan39.IN8
hcnt[3] => LessThan42.IN17
hcnt[3] => LessThan43.IN17
hcnt[3] => LessThan48.IN17
hcnt[3] => LessThan49.IN17
hcnt[3] => LessThan56.IN17
hcnt[3] => LessThan57.IN17
hcnt[4] => LessThan19.IN8
hcnt[4] => LessThan22.IN14
hcnt[4] => LessThan23.IN14
hcnt[4] => LessThan26.IN16
hcnt[4] => LessThan27.IN8
hcnt[4] => LessThan30.IN16
hcnt[4] => LessThan31.IN7
hcnt[4] => LessThan34.IN16
hcnt[4] => LessThan35.IN10
hcnt[4] => LessThan38.IN16
hcnt[4] => LessThan39.IN7
hcnt[4] => LessThan42.IN16
hcnt[4] => LessThan43.IN16
hcnt[4] => LessThan48.IN16
hcnt[4] => LessThan49.IN16
hcnt[4] => LessThan56.IN16
hcnt[4] => LessThan57.IN16
hcnt[5] => LessThan19.IN7
hcnt[5] => LessThan22.IN13
hcnt[5] => LessThan23.IN13
hcnt[5] => LessThan26.IN15
hcnt[5] => LessThan27.IN7
hcnt[5] => LessThan30.IN15
hcnt[5] => LessThan31.IN6
hcnt[5] => LessThan34.IN15
hcnt[5] => LessThan35.IN9
hcnt[5] => LessThan38.IN15
hcnt[5] => LessThan39.IN6
hcnt[5] => LessThan42.IN15
hcnt[5] => LessThan43.IN15
hcnt[5] => LessThan48.IN15
hcnt[5] => LessThan49.IN15
hcnt[5] => LessThan56.IN15
hcnt[5] => LessThan57.IN15
hcnt[6] => LessThan19.IN6
hcnt[6] => LessThan22.IN12
hcnt[6] => LessThan23.IN12
hcnt[6] => LessThan26.IN14
hcnt[6] => LessThan27.IN6
hcnt[6] => LessThan30.IN14
hcnt[6] => LessThan31.IN5
hcnt[6] => LessThan34.IN14
hcnt[6] => LessThan35.IN8
hcnt[6] => LessThan38.IN14
hcnt[6] => LessThan39.IN5
hcnt[6] => LessThan42.IN14
hcnt[6] => LessThan43.IN14
hcnt[6] => LessThan48.IN14
hcnt[6] => LessThan49.IN14
hcnt[6] => LessThan56.IN14
hcnt[6] => LessThan57.IN14
hcnt[7] => LessThan19.IN5
hcnt[7] => LessThan22.IN11
hcnt[7] => LessThan23.IN11
hcnt[7] => LessThan26.IN13
hcnt[7] => LessThan27.IN5
hcnt[7] => LessThan30.IN13
hcnt[7] => LessThan31.IN4
hcnt[7] => LessThan34.IN13
hcnt[7] => LessThan35.IN7
hcnt[7] => LessThan38.IN13
hcnt[7] => LessThan39.IN4
hcnt[7] => LessThan42.IN13
hcnt[7] => LessThan43.IN13
hcnt[7] => LessThan48.IN13
hcnt[7] => LessThan49.IN13
hcnt[7] => LessThan56.IN13
hcnt[7] => LessThan57.IN13
hcnt[8] => LessThan19.IN4
hcnt[8] => LessThan22.IN10
hcnt[8] => LessThan23.IN10
hcnt[8] => LessThan26.IN12
hcnt[8] => LessThan27.IN4
hcnt[8] => LessThan30.IN12
hcnt[8] => LessThan31.IN3
hcnt[8] => LessThan34.IN12
hcnt[8] => LessThan35.IN6
hcnt[8] => LessThan38.IN12
hcnt[8] => LessThan39.IN3
hcnt[8] => LessThan42.IN12
hcnt[8] => LessThan43.IN12
hcnt[8] => LessThan48.IN12
hcnt[8] => LessThan49.IN12
hcnt[8] => LessThan56.IN12
hcnt[8] => LessThan57.IN12
hcnt[9] => LessThan19.IN3
hcnt[9] => LessThan22.IN9
hcnt[9] => LessThan23.IN9
hcnt[9] => LessThan26.IN11
hcnt[9] => LessThan27.IN3
hcnt[9] => LessThan30.IN11
hcnt[9] => LessThan31.IN2
hcnt[9] => LessThan34.IN11
hcnt[9] => LessThan35.IN5
hcnt[9] => LessThan38.IN11
hcnt[9] => LessThan39.IN2
hcnt[9] => LessThan42.IN11
hcnt[9] => LessThan43.IN11
hcnt[9] => LessThan48.IN11
hcnt[9] => LessThan49.IN11
hcnt[9] => LessThan56.IN11
hcnt[9] => LessThan57.IN11
Number[0] => Equal0.IN5
Number[0] => Equal1.IN5
Number[0] => Equal2.IN5
Number[0] => Equal3.IN5
Number[1] => Equal0.IN4
Number[1] => Equal1.IN4
Number[1] => Equal2.IN4
Number[1] => Equal3.IN4
Number[2] => Equal0.IN3
Number[2] => Equal1.IN3
Number[2] => Equal2.IN3
Number[2] => Equal3.IN3
Vol_Out[0] <= iVol_Out[0].DB_MAX_OUTPUT_PORT_TYPE
Vol_Out[1] <= iVol_Out[1].DB_MAX_OUTPUT_PORT_TYPE
Vol_Out[2] <= iVol_Out[2].DB_MAX_OUTPUT_PORT_TYPE
Vol_Out[3] <= iVol_Out[3].DB_MAX_OUTPUT_PORT_TYPE
Vol_Out[4] <= iVol_Out[4].DB_MAX_OUTPUT_PORT_TYPE
Dist_out[0] <= iDist_out[0].DB_MAX_OUTPUT_PORT_TYPE
Dist_out[1] <= iDist_out[1].DB_MAX_OUTPUT_PORT_TYPE
Dist_out[2] <= iDist_out[2].DB_MAX_OUTPUT_PORT_TYPE
Dist_out[3] <= iDist_out[3].DB_MAX_OUTPUT_PORT_TYPE
Dist_out[4] <= iDist_out[4].DB_MAX_OUTPUT_PORT_TYPE
EV_Out[0] <= iEV_Out[0].DB_MAX_OUTPUT_PORT_TYPE
EV_Out[1] <= iEV_Out[1].DB_MAX_OUTPUT_PORT_TYPE
EV_Out[2] <= iEV_Out[2].DB_MAX_OUTPUT_PORT_TYPE
EV_Out[3] <= iEV_Out[3].DB_MAX_OUTPUT_PORT_TYPE
EV_Out[4] <= iEV_Out[4].DB_MAX_OUTPUT_PORT_TYPE
ED_out[0] <= iED_out[0].DB_MAX_OUTPUT_PORT_TYPE
ED_out[1] <= iED_out[1].DB_MAX_OUTPUT_PORT_TYPE
ED_out[2] <= iED_out[2].DB_MAX_OUTPUT_PORT_TYPE
ED_out[3] <= iED_out[3].DB_MAX_OUTPUT_PORT_TYPE
LR_Out[0] <= iLR_Out[0].DB_MAX_OUTPUT_PORT_TYPE
LR_Out[1] <= iLR_Out[1].DB_MAX_OUTPUT_PORT_TYPE
LR_Out[2] <= iLR_Out[2].DB_MAX_OUTPUT_PORT_TYPE
LR_Out[3] <= iLR_Out[3].DB_MAX_OUTPUT_PORT_TYPE
EN_Out[0] <= iEN_Out[0].DB_MAX_OUTPUT_PORT_TYPE
EN_Out[1] <= iEN_Out[1].DB_MAX_OUTPUT_PORT_TYPE
EN_Out[2] <= iEN_Out[2].DB_MAX_OUTPUT_PORT_TYPE
EN_Out[3] <= iEN_Out[3].DB_MAX_OUTPUT_PORT_TYPE


|Proj|VGA_contr:inst|pixel_reg:i_pixreg
clk => counter[0].CLK
clk => counter[1].CLK
clk => hcnt_d[0]~reg0.CLK
clk => hcnt_d[1]~reg0.CLK
clk => hcnt_d[2]~reg0.CLK
clk => hcnt_d[3]~reg0.CLK
clk => hcnt_d[4]~reg0.CLK
clk => hcnt_d[5]~reg0.CLK
clk => hcnt_d[6]~reg0.CLK
clk => hcnt_d[7]~reg0.CLK
clk => hcnt_d[8]~reg0.CLK
clk => hcnt_d[9]~reg0.CLK
clk => vcnt_d[0]~reg0.CLK
clk => vcnt_d[1]~reg0.CLK
clk => vcnt_d[2]~reg0.CLK
clk => vcnt_d[3]~reg0.CLK
clk => vcnt_d[4]~reg0.CLK
clk => vcnt_d[5]~reg0.CLK
clk => vcnt_d[6]~reg0.CLK
clk => vcnt_d[7]~reg0.CLK
clk => vcnt_d[8]~reg0.CLK
clk => vcnt_d[9]~reg0.CLK
clk => pixcode_single~reg0.CLK
rstn => ~NO_FANOUT~
pixcode_single <= pixcode_single~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt[0] => vcnt_d[0]~reg0.DATAIN
vcnt[1] => vcnt_d[1]~reg0.DATAIN
vcnt[2] => vcnt_d[2]~reg0.DATAIN
vcnt[3] => Add0.IN14
vcnt[3] => Add1.IN17
vcnt[3] => vcnt_d[3]~reg0.DATAIN
vcnt[4] => Add0.IN13
vcnt[4] => Add1.IN16
vcnt[4] => vcnt_d[4]~reg0.DATAIN
vcnt[5] => Add0.IN11
vcnt[5] => Add0.IN12
vcnt[5] => vcnt_d[5]~reg0.DATAIN
vcnt[6] => Add0.IN9
vcnt[6] => Add0.IN10
vcnt[6] => vcnt_d[6]~reg0.DATAIN
vcnt[7] => Add0.IN7
vcnt[7] => Add0.IN8
vcnt[7] => vcnt_d[7]~reg0.DATAIN
vcnt[8] => Add0.IN5
vcnt[8] => Add0.IN6
vcnt[8] => vcnt_d[8]~reg0.DATAIN
vcnt[9] => Add0.IN3
vcnt[9] => Add0.IN4
vcnt[9] => vcnt_d[9]~reg0.DATAIN
hcnt[0] => hcnt_d[0]~reg0.DATAIN
hcnt[1] => hcnt_d[1]~reg0.DATAIN
hcnt[2] => hcnt_d[2]~reg0.DATAIN
hcnt[3] => Mux0.IN8204
hcnt[3] => hcnt_d[3]~reg0.DATAIN
hcnt[4] => Mux0.IN8203
hcnt[4] => hcnt_d[4]~reg0.DATAIN
hcnt[5] => Mux0.IN8202
hcnt[5] => hcnt_d[5]~reg0.DATAIN
hcnt[6] => Mux0.IN8201
hcnt[6] => hcnt_d[6]~reg0.DATAIN
hcnt[7] => Add1.IN20
hcnt[7] => hcnt_d[7]~reg0.DATAIN
hcnt[8] => Add1.IN19
hcnt[8] => hcnt_d[8]~reg0.DATAIN
hcnt[9] => Add1.IN18
hcnt[9] => hcnt_d[9]~reg0.DATAIN
vcnt_d[0] <= vcnt_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt_d[1] <= vcnt_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt_d[2] <= vcnt_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt_d[3] <= vcnt_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt_d[4] <= vcnt_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt_d[5] <= vcnt_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt_d[6] <= vcnt_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt_d[7] <= vcnt_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt_d[8] <= vcnt_d[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt_d[9] <= vcnt_d[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt_d[0] <= hcnt_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt_d[1] <= hcnt_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt_d[2] <= hcnt_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt_d[3] <= hcnt_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt_d[4] <= hcnt_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt_d[5] <= hcnt_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt_d[6] <= hcnt_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt_d[7] <= hcnt_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt_d[8] <= hcnt_d[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt_d[9] <= hcnt_d[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Proj|VGA_contr:inst|PS2KeyboardInterface:inst1
rstn => shiftreg[0].PRESET
rstn => shiftreg[1].PRESET
rstn => shiftreg[2].PRESET
rstn => shiftreg[3].PRESET
rstn => shiftreg[4].PRESET
rstn => shiftreg[5].PRESET
rstn => shiftreg[6].PRESET
rstn => shiftreg[7].PRESET
rstn => shiftreg[8].PRESET
rstn => shiftreg[9].PRESET
rstn => break.ENA
rstn => Number[2]~reg0.ENA
rstn => Number[1]~reg0.ENA
rstn => Number[0]~reg0.ENA
rstn => new_number.ENA
clk => break.CLK
clk => new_number.CLK
clk => Number[0]~reg0.CLK
clk => Number[1]~reg0.CLK
clk => Number[2]~reg0.CLK
clk => shiftreg[0].CLK
clk => shiftreg[1].CLK
clk => shiftreg[2].CLK
clk => shiftreg[3].CLK
clk => shiftreg[4].CLK
clk => shiftreg[5].CLK
clk => shiftreg[6].CLK
clk => shiftreg[7].CLK
clk => shiftreg[8].CLK
clk => shiftreg[9].CLK
clk => PS2_CLK2_old.CLK
clk => PS2_CLK2.CLK
PS2_CLK => PS2_CLK2.DATAIN
PS2_DAT => shiftreg.DATAB
Number[0] <= Number[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Number[1] <= Number[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Number[2] <= Number[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Proj|VGA_contr:inst|group_no:i_GrNo
HEX7[6] <= <GND>
HEX7[5] <= <GND>
HEX7[4] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
HEX7[3] <= <GND>
HEX7[2] <= <GND>
HEX7[1] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
HEX7[0] <= <GND>
HEX6[6] <= <GND>
HEX6[5] <= <GND>
HEX6[4] <= <VCC>
HEX6[3] <= <GND>
HEX6[2] <= <GND>
HEX6[1] <= <GND>
HEX6[0] <= <GND>


|Proj|BIG_SOUND_BLOCK:inst6
mclk <= SndDriver:inst.mclk
clk => SndDriver:inst.clk
clk => Balance_Control:inst1.clk
clk => Volume_Control:inst3.clk
clk => ECHO_GEN:inst4.clk
clk => SRAM_control:inst5.clk
clk => Dist:inst2.clk
rstn => SndDriver:inst.rstn
rstn => Balance_Control:inst1.rstn
rstn => Volume_Control:inst3.rstn
rstn => ECHO_GEN:inst4.rstn
rstn => SRAM_control:inst5.rstn
rstn => Dist:inst2.rstn
adcdat => SndDriver:inst.adcdat
BALANCE_CONTROL[0] => Balance_Control:inst1.control_setting[0]
BALANCE_CONTROL[1] => Balance_Control:inst1.control_setting[1]
BALANCE_CONTROL[2] => Balance_Control:inst1.control_setting[2]
BALANCE_CONTROL[3] => Balance_Control:inst1.control_setting[3]
VOLUME_CONTROL[0] => Volume_Control:inst3.control_setting[0]
VOLUME_CONTROL[1] => Volume_Control:inst3.control_setting[1]
VOLUME_CONTROL[2] => Volume_Control:inst3.control_setting[2]
VOLUME_CONTROL[3] => Volume_Control:inst3.control_setting[3]
VOLUME_CONTROL[4] => Volume_Control:inst3.control_setting[4]
sram_data[0] <> SRAM_control:inst5.DATA_SRAM[0]
sram_data[1] <> SRAM_control:inst5.DATA_SRAM[1]
sram_data[2] <> SRAM_control:inst5.DATA_SRAM[2]
sram_data[3] <> SRAM_control:inst5.DATA_SRAM[3]
sram_data[4] <> SRAM_control:inst5.DATA_SRAM[4]
sram_data[5] <> SRAM_control:inst5.DATA_SRAM[5]
sram_data[6] <> SRAM_control:inst5.DATA_SRAM[6]
sram_data[7] <> SRAM_control:inst5.DATA_SRAM[7]
sram_data[8] <> SRAM_control:inst5.DATA_SRAM[8]
sram_data[9] <> SRAM_control:inst5.DATA_SRAM[9]
sram_data[10] <> SRAM_control:inst5.DATA_SRAM[10]
sram_data[11] <> SRAM_control:inst5.DATA_SRAM[11]
sram_data[12] <> SRAM_control:inst5.DATA_SRAM[12]
sram_data[13] <> SRAM_control:inst5.DATA_SRAM[13]
sram_data[14] <> SRAM_control:inst5.DATA_SRAM[14]
sram_data[15] <> SRAM_control:inst5.DATA_SRAM[15]
ECHO_DELAY[0] => ECHO_GEN:inst4.ECHO_DELAY[0]
ECHO_DELAY[1] => ECHO_GEN:inst4.ECHO_DELAY[1]
ECHO_DELAY[2] => ECHO_GEN:inst4.ECHO_DELAY[2]
ECHO_DELAY[3] => ECHO_GEN:inst4.ECHO_DELAY[3]
ECHO_NUM[0] => ECHO_GEN:inst4.ECHO_NUM[0]
ECHO_NUM[1] => ECHO_GEN:inst4.ECHO_NUM[1]
ECHO_NUM[2] => ECHO_GEN:inst4.ECHO_NUM[2]
ECHO_NUM[3] => ECHO_GEN:inst4.ECHO_NUM[3]
ECHO_VOL[0] => ECHO_GEN:inst4.ECHO_VOL[0]
ECHO_VOL[1] => ECHO_GEN:inst4.ECHO_VOL[1]
ECHO_VOL[2] => ECHO_GEN:inst4.ECHO_VOL[2]
ECHO_VOL[3] => ECHO_GEN:inst4.ECHO_VOL[3]
ECHO_VOL[4] => ECHO_GEN:inst4.ECHO_VOL[4]
DIST_CONTROL[0] => Dist:inst2.distcontrol[0]
DIST_CONTROL[1] => Dist:inst2.distcontrol[1]
DIST_CONTROL[2] => Dist:inst2.distcontrol[2]
DIST_CONTROL[3] => Dist:inst2.distcontrol[3]
DIST_CONTROL[4] => Dist:inst2.distcontrol[4]
bclk <= SndDriver:inst.bclk
adclrc <= SndDriver:inst.adclrc
daclrc <= SndDriver:inst.daclrc
dacdat <= SndDriver:inst.dacdat
sram_ce <= SRAM_control:inst5.sram_ce
sram_oe <= SRAM_control:inst5.sram_oe
sram_lb <= SRAM_control:inst5.sram_lb
sram_ub <= SRAM_control:inst5.sram_ub
sram_we <= SRAM_control:inst5.sram_we
sram_addr[0] <= SRAM_control:inst5.ADDR[0]
sram_addr[1] <= SRAM_control:inst5.ADDR[1]
sram_addr[2] <= SRAM_control:inst5.ADDR[2]
sram_addr[3] <= SRAM_control:inst5.ADDR[3]
sram_addr[4] <= SRAM_control:inst5.ADDR[4]
sram_addr[5] <= SRAM_control:inst5.ADDR[5]
sram_addr[6] <= SRAM_control:inst5.ADDR[6]
sram_addr[7] <= SRAM_control:inst5.ADDR[7]
sram_addr[8] <= SRAM_control:inst5.ADDR[8]
sram_addr[9] <= SRAM_control:inst5.ADDR[9]
sram_addr[10] <= SRAM_control:inst5.ADDR[10]
sram_addr[11] <= SRAM_control:inst5.ADDR[11]
sram_addr[12] <= SRAM_control:inst5.ADDR[12]
sram_addr[13] <= SRAM_control:inst5.ADDR[13]
sram_addr[14] <= SRAM_control:inst5.ADDR[14]
sram_addr[15] <= SRAM_control:inst5.ADDR[15]
sram_addr[16] <= SRAM_control:inst5.ADDR[16]
sram_addr[17] <= SRAM_control:inst5.ADDR[17]
sram_addr[18] <= SRAM_control:inst5.ADDR[18]
sram_addr[19] <= SRAM_control:inst5.ADDR[19]


|Proj|BIG_SOUND_BLOCK:inst6|SndDriver:inst
dacdat <= inst7.DB_MAX_OUTPUT_PORT_TYPE
clk => channel_mod:inst_right.clk
clk => ctrl:inst_ctrl.clk
clk => channel_mod:inst_left.clk
rstn => channel_mod:inst_right.rstn
rstn => ctrl:inst_ctrl.rstn
rstn => channel_mod:inst_left.rstn
adcdat => channel_mod:inst_right.adcdat
adcdat => channel_mod:inst_left.adcdat
RDAC[0] => channel_mod:inst_right.DAC[0]
RDAC[1] => channel_mod:inst_right.DAC[1]
RDAC[2] => channel_mod:inst_right.DAC[2]
RDAC[3] => channel_mod:inst_right.DAC[3]
RDAC[4] => channel_mod:inst_right.DAC[4]
RDAC[5] => channel_mod:inst_right.DAC[5]
RDAC[6] => channel_mod:inst_right.DAC[6]
RDAC[7] => channel_mod:inst_right.DAC[7]
RDAC[8] => channel_mod:inst_right.DAC[8]
RDAC[9] => channel_mod:inst_right.DAC[9]
RDAC[10] => channel_mod:inst_right.DAC[10]
RDAC[11] => channel_mod:inst_right.DAC[11]
RDAC[12] => channel_mod:inst_right.DAC[12]
RDAC[13] => channel_mod:inst_right.DAC[13]
RDAC[14] => channel_mod:inst_right.DAC[14]
RDAC[15] => channel_mod:inst_right.DAC[15]
daclrc <= ctrl:inst_ctrl.daclrc
LDAC[0] => channel_mod:inst_left.DAC[0]
LDAC[1] => channel_mod:inst_left.DAC[1]
LDAC[2] => channel_mod:inst_left.DAC[2]
LDAC[3] => channel_mod:inst_left.DAC[3]
LDAC[4] => channel_mod:inst_left.DAC[4]
LDAC[5] => channel_mod:inst_left.DAC[5]
LDAC[6] => channel_mod:inst_left.DAC[6]
LDAC[7] => channel_mod:inst_left.DAC[7]
LDAC[8] => channel_mod:inst_left.DAC[8]
LDAC[9] => channel_mod:inst_left.DAC[9]
LDAC[10] => channel_mod:inst_left.DAC[10]
LDAC[11] => channel_mod:inst_left.DAC[11]
LDAC[12] => channel_mod:inst_left.DAC[12]
LDAC[13] => channel_mod:inst_left.DAC[13]
LDAC[14] => channel_mod:inst_left.DAC[14]
LDAC[15] => channel_mod:inst_left.DAC[15]
mclk <= ctrl:inst_ctrl.mclk
bclk <= ctrl:inst_ctrl.bclk
adclrc <= ctrl:inst_ctrl.adclrc
lrsel <= sel.DB_MAX_OUTPUT_PORT_TYPE
cntr[0] <= ctrl:inst_ctrl.count[0]
cntr[1] <= ctrl:inst_ctrl.count[1]
cntr[2] <= ctrl:inst_ctrl.count[2]
cntr[3] <= ctrl:inst_ctrl.count[3]
cntr[4] <= ctrl:inst_ctrl.count[4]
cntr[5] <= ctrl:inst_ctrl.count[5]
cntr[6] <= ctrl:inst_ctrl.count[6]
cntr[7] <= ctrl:inst_ctrl.count[7]
cntr[8] <= ctrl:inst_ctrl.count[8]
LADC[0] <= channel_mod:inst_left.ADC[0]
LADC[1] <= channel_mod:inst_left.ADC[1]
LADC[2] <= channel_mod:inst_left.ADC[2]
LADC[3] <= channel_mod:inst_left.ADC[3]
LADC[4] <= channel_mod:inst_left.ADC[4]
LADC[5] <= channel_mod:inst_left.ADC[5]
LADC[6] <= channel_mod:inst_left.ADC[6]
LADC[7] <= channel_mod:inst_left.ADC[7]
LADC[8] <= channel_mod:inst_left.ADC[8]
LADC[9] <= channel_mod:inst_left.ADC[9]
LADC[10] <= channel_mod:inst_left.ADC[10]
LADC[11] <= channel_mod:inst_left.ADC[11]
LADC[12] <= channel_mod:inst_left.ADC[12]
LADC[13] <= channel_mod:inst_left.ADC[13]
LADC[14] <= channel_mod:inst_left.ADC[14]
LADC[15] <= channel_mod:inst_left.ADC[15]
RADC[0] <= channel_mod:inst_right.ADC[0]
RADC[1] <= channel_mod:inst_right.ADC[1]
RADC[2] <= channel_mod:inst_right.ADC[2]
RADC[3] <= channel_mod:inst_right.ADC[3]
RADC[4] <= channel_mod:inst_right.ADC[4]
RADC[5] <= channel_mod:inst_right.ADC[5]
RADC[6] <= channel_mod:inst_right.ADC[6]
RADC[7] <= channel_mod:inst_right.ADC[7]
RADC[8] <= channel_mod:inst_right.ADC[8]
RADC[9] <= channel_mod:inst_right.ADC[9]
RADC[10] <= channel_mod:inst_right.ADC[10]
RADC[11] <= channel_mod:inst_right.ADC[11]
RADC[12] <= channel_mod:inst_right.ADC[12]
RADC[13] <= channel_mod:inst_right.ADC[13]
RADC[14] <= channel_mod:inst_right.ADC[14]
RADC[15] <= channel_mod:inst_right.ADC[15]


|Proj|BIG_SOUND_BLOCK:inst6|SndDriver:inst|channel_mod:inst_right
clk => TXReg[0].CLK
clk => TXReg[1].CLK
clk => TXReg[2].CLK
clk => TXReg[3].CLK
clk => TXReg[4].CLK
clk => TXReg[5].CLK
clk => TXReg[6].CLK
clk => TXReg[7].CLK
clk => TXReg[8].CLK
clk => TXReg[9].CLK
clk => TXReg[10].CLK
clk => TXReg[11].CLK
clk => TXReg[12].CLK
clk => TXReg[13].CLK
clk => TXReg[14].CLK
clk => TXReg[15].CLK
clk => RXReg[0].CLK
clk => RXReg[1].CLK
clk => RXReg[2].CLK
clk => RXReg[3].CLK
clk => RXReg[4].CLK
clk => RXReg[5].CLK
clk => RXReg[6].CLK
clk => RXReg[7].CLK
clk => RXReg[8].CLK
clk => RXReg[9].CLK
clk => RXReg[10].CLK
clk => RXReg[11].CLK
clk => RXReg[12].CLK
clk => RXReg[13].CLK
clk => RXReg[14].CLK
clk => RXReg[15].CLK
rstn => TXReg[0].ACLR
rstn => TXReg[1].ACLR
rstn => TXReg[2].ACLR
rstn => TXReg[3].ACLR
rstn => TXReg[4].ACLR
rstn => TXReg[5].ACLR
rstn => TXReg[6].ACLR
rstn => TXReg[7].ACLR
rstn => TXReg[8].ACLR
rstn => TXReg[9].ACLR
rstn => TXReg[10].ACLR
rstn => TXReg[11].ACLR
rstn => TXReg[12].ACLR
rstn => TXReg[13].ACLR
rstn => TXReg[14].ACLR
rstn => TXReg[15].ACLR
rstn => RXReg[0].ACLR
rstn => RXReg[1].ACLR
rstn => RXReg[2].ACLR
rstn => RXReg[3].ACLR
rstn => RXReg[4].ACLR
rstn => RXReg[5].ACLR
rstn => RXReg[6].ACLR
rstn => RXReg[7].ACLR
rstn => RXReg[8].ACLR
rstn => RXReg[9].ACLR
rstn => RXReg[10].ACLR
rstn => RXReg[11].ACLR
rstn => RXReg[12].ACLR
rstn => RXReg[13].ACLR
rstn => RXReg[14].ACLR
rstn => RXReg[15].ACLR
men => tx.IN0
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => tx.IN1
adcdat => RXReg[0].DATAIN
dacdat <= TXReg[15].DB_MAX_OUTPUT_PORT_TYPE
Bitcnt[0] => LessThan0.IN10
Bitcnt[1] => LessThan0.IN9
Bitcnt[2] => LessThan0.IN8
Bitcnt[3] => LessThan0.IN7
Bitcnt[4] => LessThan0.IN6
SCCnt[0] => Equal0.IN3
SCCnt[0] => Equal1.IN3
SCCnt[1] => Equal0.IN2
SCCnt[1] => Equal1.IN2
ADC[0] <= RXReg[0].DB_MAX_OUTPUT_PORT_TYPE
ADC[1] <= RXReg[1].DB_MAX_OUTPUT_PORT_TYPE
ADC[2] <= RXReg[2].DB_MAX_OUTPUT_PORT_TYPE
ADC[3] <= RXReg[3].DB_MAX_OUTPUT_PORT_TYPE
ADC[4] <= RXReg[4].DB_MAX_OUTPUT_PORT_TYPE
ADC[5] <= RXReg[5].DB_MAX_OUTPUT_PORT_TYPE
ADC[6] <= RXReg[6].DB_MAX_OUTPUT_PORT_TYPE
ADC[7] <= RXReg[7].DB_MAX_OUTPUT_PORT_TYPE
ADC[8] <= RXReg[8].DB_MAX_OUTPUT_PORT_TYPE
ADC[9] <= RXReg[9].DB_MAX_OUTPUT_PORT_TYPE
ADC[10] <= RXReg[10].DB_MAX_OUTPUT_PORT_TYPE
ADC[11] <= RXReg[11].DB_MAX_OUTPUT_PORT_TYPE
ADC[12] <= RXReg[12].DB_MAX_OUTPUT_PORT_TYPE
ADC[13] <= RXReg[13].DB_MAX_OUTPUT_PORT_TYPE
ADC[14] <= RXReg[14].DB_MAX_OUTPUT_PORT_TYPE
ADC[15] <= RXReg[15].DB_MAX_OUTPUT_PORT_TYPE
DAC[0] => TXReg.DATAB
DAC[1] => TXReg.DATAB
DAC[2] => TXReg.DATAB
DAC[3] => TXReg.DATAB
DAC[4] => TXReg.DATAB
DAC[5] => TXReg.DATAB
DAC[6] => TXReg.DATAB
DAC[7] => TXReg.DATAB
DAC[8] => TXReg.DATAB
DAC[9] => TXReg.DATAB
DAC[10] => TXReg.DATAB
DAC[11] => TXReg.DATAB
DAC[12] => TXReg.DATAB
DAC[13] => TXReg.DATAB
DAC[14] => TXReg.DATAB
DAC[15] => TXReg.DATAB


|Proj|BIG_SOUND_BLOCK:inst6|SndDriver:inst|ctrl:inst_ctrl
clk => cntr[0].CLK
clk => cntr[1].CLK
clk => cntr[2].CLK
clk => cntr[3].CLK
clk => cntr[4].CLK
clk => cntr[5].CLK
clk => cntr[6].CLK
clk => cntr[7].CLK
clk => cntr[8].CLK
clk => cntr[9].CLK
rstn => cntr[0].ACLR
rstn => cntr[1].ACLR
rstn => cntr[2].ACLR
rstn => cntr[3].ACLR
rstn => cntr[4].ACLR
rstn => cntr[5].ACLR
rstn => cntr[6].ACLR
rstn => cntr[7].ACLR
rstn => cntr[8].ACLR
rstn => cntr[9].ACLR
men <= men.DB_MAX_OUTPUT_PORT_TYPE
mclk <= cntr[1].DB_MAX_OUTPUT_PORT_TYPE
bclk <= cntr[3].DB_MAX_OUTPUT_PORT_TYPE
adclrc <= cntr[9].DB_MAX_OUTPUT_PORT_TYPE
daclrc <= cntr[9].DB_MAX_OUTPUT_PORT_TYPE
lrsel <= cntr[9].DB_MAX_OUTPUT_PORT_TYPE
count[0] <= cntr[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= cntr[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= cntr[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= cntr[3].DB_MAX_OUTPUT_PORT_TYPE
count[4] <= cntr[4].DB_MAX_OUTPUT_PORT_TYPE
count[5] <= cntr[5].DB_MAX_OUTPUT_PORT_TYPE
count[6] <= cntr[6].DB_MAX_OUTPUT_PORT_TYPE
count[7] <= cntr[7].DB_MAX_OUTPUT_PORT_TYPE
count[8] <= cntr[8].DB_MAX_OUTPUT_PORT_TYPE
Bitcnt[0] <= cntr[4].DB_MAX_OUTPUT_PORT_TYPE
Bitcnt[1] <= cntr[5].DB_MAX_OUTPUT_PORT_TYPE
Bitcnt[2] <= cntr[6].DB_MAX_OUTPUT_PORT_TYPE
Bitcnt[3] <= cntr[7].DB_MAX_OUTPUT_PORT_TYPE
Bitcnt[4] <= cntr[8].DB_MAX_OUTPUT_PORT_TYPE
SCCnt[0] <= cntr[2].DB_MAX_OUTPUT_PORT_TYPE
SCCnt[1] <= cntr[3].DB_MAX_OUTPUT_PORT_TYPE


|Proj|BIG_SOUND_BLOCK:inst6|SndDriver:inst|channel_mod:inst_left
clk => TXReg[0].CLK
clk => TXReg[1].CLK
clk => TXReg[2].CLK
clk => TXReg[3].CLK
clk => TXReg[4].CLK
clk => TXReg[5].CLK
clk => TXReg[6].CLK
clk => TXReg[7].CLK
clk => TXReg[8].CLK
clk => TXReg[9].CLK
clk => TXReg[10].CLK
clk => TXReg[11].CLK
clk => TXReg[12].CLK
clk => TXReg[13].CLK
clk => TXReg[14].CLK
clk => TXReg[15].CLK
clk => RXReg[0].CLK
clk => RXReg[1].CLK
clk => RXReg[2].CLK
clk => RXReg[3].CLK
clk => RXReg[4].CLK
clk => RXReg[5].CLK
clk => RXReg[6].CLK
clk => RXReg[7].CLK
clk => RXReg[8].CLK
clk => RXReg[9].CLK
clk => RXReg[10].CLK
clk => RXReg[11].CLK
clk => RXReg[12].CLK
clk => RXReg[13].CLK
clk => RXReg[14].CLK
clk => RXReg[15].CLK
rstn => TXReg[0].ACLR
rstn => TXReg[1].ACLR
rstn => TXReg[2].ACLR
rstn => TXReg[3].ACLR
rstn => TXReg[4].ACLR
rstn => TXReg[5].ACLR
rstn => TXReg[6].ACLR
rstn => TXReg[7].ACLR
rstn => TXReg[8].ACLR
rstn => TXReg[9].ACLR
rstn => TXReg[10].ACLR
rstn => TXReg[11].ACLR
rstn => TXReg[12].ACLR
rstn => TXReg[13].ACLR
rstn => TXReg[14].ACLR
rstn => TXReg[15].ACLR
rstn => RXReg[0].ACLR
rstn => RXReg[1].ACLR
rstn => RXReg[2].ACLR
rstn => RXReg[3].ACLR
rstn => RXReg[4].ACLR
rstn => RXReg[5].ACLR
rstn => RXReg[6].ACLR
rstn => RXReg[7].ACLR
rstn => RXReg[8].ACLR
rstn => RXReg[9].ACLR
rstn => RXReg[10].ACLR
rstn => RXReg[11].ACLR
rstn => RXReg[12].ACLR
rstn => RXReg[13].ACLR
rstn => RXReg[14].ACLR
rstn => RXReg[15].ACLR
men => tx.IN0
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => tx.IN1
adcdat => RXReg[0].DATAIN
dacdat <= TXReg[15].DB_MAX_OUTPUT_PORT_TYPE
Bitcnt[0] => LessThan0.IN10
Bitcnt[1] => LessThan0.IN9
Bitcnt[2] => LessThan0.IN8
Bitcnt[3] => LessThan0.IN7
Bitcnt[4] => LessThan0.IN6
SCCnt[0] => Equal0.IN3
SCCnt[0] => Equal1.IN3
SCCnt[1] => Equal0.IN2
SCCnt[1] => Equal1.IN2
ADC[0] <= RXReg[0].DB_MAX_OUTPUT_PORT_TYPE
ADC[1] <= RXReg[1].DB_MAX_OUTPUT_PORT_TYPE
ADC[2] <= RXReg[2].DB_MAX_OUTPUT_PORT_TYPE
ADC[3] <= RXReg[3].DB_MAX_OUTPUT_PORT_TYPE
ADC[4] <= RXReg[4].DB_MAX_OUTPUT_PORT_TYPE
ADC[5] <= RXReg[5].DB_MAX_OUTPUT_PORT_TYPE
ADC[6] <= RXReg[6].DB_MAX_OUTPUT_PORT_TYPE
ADC[7] <= RXReg[7].DB_MAX_OUTPUT_PORT_TYPE
ADC[8] <= RXReg[8].DB_MAX_OUTPUT_PORT_TYPE
ADC[9] <= RXReg[9].DB_MAX_OUTPUT_PORT_TYPE
ADC[10] <= RXReg[10].DB_MAX_OUTPUT_PORT_TYPE
ADC[11] <= RXReg[11].DB_MAX_OUTPUT_PORT_TYPE
ADC[12] <= RXReg[12].DB_MAX_OUTPUT_PORT_TYPE
ADC[13] <= RXReg[13].DB_MAX_OUTPUT_PORT_TYPE
ADC[14] <= RXReg[14].DB_MAX_OUTPUT_PORT_TYPE
ADC[15] <= RXReg[15].DB_MAX_OUTPUT_PORT_TYPE
DAC[0] => TXReg.DATAB
DAC[1] => TXReg.DATAB
DAC[2] => TXReg.DATAB
DAC[3] => TXReg.DATAB
DAC[4] => TXReg.DATAB
DAC[5] => TXReg.DATAB
DAC[6] => TXReg.DATAB
DAC[7] => TXReg.DATAB
DAC[8] => TXReg.DATAB
DAC[9] => TXReg.DATAB
DAC[10] => TXReg.DATAB
DAC[11] => TXReg.DATAB
DAC[12] => TXReg.DATAB
DAC[13] => TXReg.DATAB
DAC[14] => TXReg.DATAB
DAC[15] => TXReg.DATAB


|Proj|BIG_SOUND_BLOCK:inst6|Balance_Control:inst1
clk => result[15].CLK
clk => result[16].CLK
clk => result[17].CLK
clk => result[18].CLK
clk => result[19].CLK
clk => result[20].CLK
clk => result[21].CLK
clk => result[22].CLK
clk => result[23].CLK
clk => result[24].CLK
clk => result[25].CLK
clk => result[26].CLK
clk => result[27].CLK
clk => result[28].CLK
clk => result[29].CLK
clk => result[30].CLK
rstn => result[30].ENA
rstn => result[29].ENA
rstn => result[28].ENA
rstn => result[27].ENA
rstn => result[26].ENA
rstn => result[25].ENA
rstn => result[24].ENA
rstn => result[23].ENA
rstn => result[22].ENA
rstn => result[21].ENA
rstn => result[20].ENA
rstn => result[19].ENA
rstn => result[18].ENA
rstn => result[17].ENA
rstn => result[16].ENA
rstn => result[15].ENA
lrsel => process_0.IN1
lrsel => process_0.IN1
input[0] => Mult0.IN16
input[1] => Mult0.IN15
input[1] => result.DATAA
input[2] => Mult0.IN14
input[2] => result.DATAA
input[3] => Mult0.IN13
input[3] => result.DATAA
input[4] => Mult0.IN12
input[4] => result.DATAA
input[5] => Mult0.IN11
input[5] => result.DATAA
input[6] => Mult0.IN10
input[6] => result.DATAA
input[7] => Mult0.IN9
input[7] => result.DATAA
input[8] => Mult0.IN8
input[8] => result.DATAA
input[9] => Mult0.IN7
input[9] => result.DATAA
input[10] => Mult0.IN6
input[10] => result.DATAA
input[11] => Mult0.IN5
input[11] => result.DATAA
input[12] => Mult0.IN4
input[12] => result.DATAA
input[13] => Mult0.IN3
input[13] => result.DATAA
input[14] => Mult0.IN2
input[14] => result.DATAA
input[15] => Mult0.IN1
input[15] => result.DATAA
input[15] => result.DATAA
control_setting[0] => Mux0.IN10
control_setting[0] => Mux1.IN19
control_setting[0] => Mux2.IN19
control_setting[0] => Mux3.IN19
control_setting[0] => Mux4.IN19
control_setting[0] => Mux5.IN19
control_setting[0] => Mux6.IN19
control_setting[0] => Mux7.IN19
control_setting[0] => Mux8.IN19
control_setting[0] => Mux9.IN19
control_setting[0] => Mux10.IN19
control_setting[0] => Mux11.IN19
control_setting[0] => Mux12.IN19
control_setting[0] => Mux13.IN10
control_setting[0] => Mux14.IN10
control_setting[0] => LessThan0.IN8
control_setting[0] => LessThan1.IN8
control_setting[1] => Mux0.IN9
control_setting[1] => Mux1.IN18
control_setting[1] => Mux2.IN18
control_setting[1] => Mux3.IN18
control_setting[1] => Mux4.IN18
control_setting[1] => Mux5.IN18
control_setting[1] => Mux6.IN18
control_setting[1] => Mux7.IN18
control_setting[1] => Mux8.IN18
control_setting[1] => Mux9.IN18
control_setting[1] => Mux10.IN18
control_setting[1] => Mux11.IN18
control_setting[1] => Mux12.IN18
control_setting[1] => Mux13.IN9
control_setting[1] => Mux14.IN9
control_setting[1] => LessThan0.IN7
control_setting[1] => LessThan1.IN7
control_setting[2] => Mux0.IN8
control_setting[2] => Mux1.IN17
control_setting[2] => Mux2.IN17
control_setting[2] => Mux3.IN17
control_setting[2] => Mux4.IN17
control_setting[2] => Mux5.IN17
control_setting[2] => Mux6.IN17
control_setting[2] => Mux7.IN17
control_setting[2] => Mux8.IN17
control_setting[2] => Mux9.IN17
control_setting[2] => Mux10.IN17
control_setting[2] => Mux11.IN17
control_setting[2] => Mux12.IN17
control_setting[2] => Mux13.IN8
control_setting[2] => Mux14.IN8
control_setting[2] => LessThan0.IN6
control_setting[2] => LessThan1.IN6
control_setting[3] => Mux1.IN16
control_setting[3] => Mux2.IN16
control_setting[3] => Mux3.IN16
control_setting[3] => Mux4.IN16
control_setting[3] => Mux5.IN16
control_setting[3] => Mux6.IN16
control_setting[3] => Mux7.IN16
control_setting[3] => Mux8.IN16
control_setting[3] => Mux9.IN16
control_setting[3] => Mux10.IN16
control_setting[3] => Mux11.IN16
control_setting[3] => Mux12.IN16
control_setting[3] => LessThan0.IN5
control_setting[3] => LessThan1.IN5
output[0] <= result[15].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= result[16].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= result[17].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= result[18].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= result[19].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= result[20].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= result[21].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= result[22].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= result[23].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= result[24].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= result[25].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= result[26].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= result[27].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= result[28].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= result[29].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= result[30].DB_MAX_OUTPUT_PORT_TYPE


|Proj|BIG_SOUND_BLOCK:inst6|Volume_Control:inst3
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
rstn => ~NO_FANOUT~
input[0] => Mult0.IN16
input[1] => Mult0.IN15
input[2] => Mult0.IN14
input[3] => Mult0.IN13
input[4] => Mult0.IN12
input[5] => Mult0.IN11
input[6] => Mult0.IN10
input[7] => Mult0.IN9
input[8] => Mult0.IN8
input[9] => Mult0.IN7
input[10] => Mult0.IN6
input[11] => Mult0.IN5
input[12] => Mult0.IN4
input[13] => Mult0.IN3
input[14] => Mult0.IN2
input[15] => Mult0.IN1
control_setting[0] => Mux0.IN36
control_setting[0] => Mux1.IN36
control_setting[0] => Mux2.IN36
control_setting[0] => Mux3.IN36
control_setting[0] => Mux4.IN36
control_setting[0] => Mux5.IN36
control_setting[0] => Mux6.IN36
control_setting[0] => Mux7.IN36
control_setting[0] => Mux8.IN36
control_setting[0] => Mux9.IN36
control_setting[0] => Mux10.IN36
control_setting[0] => Mux11.IN36
control_setting[0] => Mux12.IN36
control_setting[1] => Mux0.IN35
control_setting[1] => Mux1.IN35
control_setting[1] => Mux2.IN35
control_setting[1] => Mux3.IN35
control_setting[1] => Mux4.IN35
control_setting[1] => Mux5.IN35
control_setting[1] => Mux6.IN35
control_setting[1] => Mux7.IN35
control_setting[1] => Mux8.IN35
control_setting[1] => Mux9.IN35
control_setting[1] => Mux10.IN35
control_setting[1] => Mux11.IN35
control_setting[1] => Mux12.IN35
control_setting[2] => Mux0.IN34
control_setting[2] => Mux1.IN34
control_setting[2] => Mux2.IN34
control_setting[2] => Mux3.IN34
control_setting[2] => Mux4.IN34
control_setting[2] => Mux5.IN34
control_setting[2] => Mux6.IN34
control_setting[2] => Mux7.IN34
control_setting[2] => Mux8.IN34
control_setting[2] => Mux9.IN34
control_setting[2] => Mux10.IN34
control_setting[2] => Mux11.IN34
control_setting[2] => Mux12.IN34
control_setting[3] => Mux0.IN33
control_setting[3] => Mux1.IN33
control_setting[3] => Mux2.IN33
control_setting[3] => Mux3.IN33
control_setting[3] => Mux4.IN33
control_setting[3] => Mux5.IN33
control_setting[3] => Mux6.IN33
control_setting[3] => Mux7.IN33
control_setting[3] => Mux8.IN33
control_setting[3] => Mux9.IN33
control_setting[3] => Mux10.IN33
control_setting[3] => Mux11.IN33
control_setting[3] => Mux12.IN33
control_setting[4] => Mux0.IN32
control_setting[4] => Mux1.IN32
control_setting[4] => Mux2.IN32
control_setting[4] => Mux3.IN32
control_setting[4] => Mux4.IN32
control_setting[4] => Mux5.IN32
control_setting[4] => Mux6.IN32
control_setting[4] => Mux7.IN32
control_setting[4] => Mux8.IN32
control_setting[4] => Mux9.IN32
control_setting[4] => Mux10.IN32
control_setting[4] => Mux11.IN32
control_setting[4] => Mux12.IN32
control_setting[4] => Mult0.IN17
control_setting[4] => Mult0.IN18
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Proj|BIG_SOUND_BLOCK:inst6|ECHO_GEN:inst4
clk => OUT_TMP[0].CLK
clk => OUT_TMP[1].CLK
clk => OUT_TMP[2].CLK
clk => OUT_TMP[3].CLK
clk => OUT_TMP[4].CLK
clk => OUT_TMP[5].CLK
clk => OUT_TMP[6].CLK
clk => OUT_TMP[7].CLK
clk => OUT_TMP[8].CLK
clk => OUT_TMP[9].CLK
clk => OUT_TMP[10].CLK
clk => OUT_TMP[11].CLK
clk => OUT_TMP[12].CLK
clk => OUT_TMP[13].CLK
clk => OUT_TMP[14].CLK
clk => OUT_TMP[15].CLK
clk => ECHO10[0].CLK
clk => ECHO10[1].CLK
clk => ECHO10[2].CLK
clk => ECHO10[3].CLK
clk => ECHO10[4].CLK
clk => ECHO10[5].CLK
clk => ECHO10[6].CLK
clk => ECHO10[7].CLK
clk => ECHO10[8].CLK
clk => ECHO10[9].CLK
clk => ECHO10[10].CLK
clk => ECHO10[11].CLK
clk => ECHO10[12].CLK
clk => ECHO10[13].CLK
clk => ECHO10[14].CLK
clk => ECHO10[15].CLK
clk => ECHO9[0].CLK
clk => ECHO9[1].CLK
clk => ECHO9[2].CLK
clk => ECHO9[3].CLK
clk => ECHO9[4].CLK
clk => ECHO9[5].CLK
clk => ECHO9[6].CLK
clk => ECHO9[7].CLK
clk => ECHO9[8].CLK
clk => ECHO9[9].CLK
clk => ECHO9[10].CLK
clk => ECHO9[11].CLK
clk => ECHO9[12].CLK
clk => ECHO9[13].CLK
clk => ECHO9[14].CLK
clk => ECHO9[15].CLK
clk => ECHO8[0].CLK
clk => ECHO8[1].CLK
clk => ECHO8[2].CLK
clk => ECHO8[3].CLK
clk => ECHO8[4].CLK
clk => ECHO8[5].CLK
clk => ECHO8[6].CLK
clk => ECHO8[7].CLK
clk => ECHO8[8].CLK
clk => ECHO8[9].CLK
clk => ECHO8[10].CLK
clk => ECHO8[11].CLK
clk => ECHO8[12].CLK
clk => ECHO8[13].CLK
clk => ECHO8[14].CLK
clk => ECHO8[15].CLK
clk => ECHO7[0].CLK
clk => ECHO7[1].CLK
clk => ECHO7[2].CLK
clk => ECHO7[3].CLK
clk => ECHO7[4].CLK
clk => ECHO7[5].CLK
clk => ECHO7[6].CLK
clk => ECHO7[7].CLK
clk => ECHO7[8].CLK
clk => ECHO7[9].CLK
clk => ECHO7[10].CLK
clk => ECHO7[11].CLK
clk => ECHO7[12].CLK
clk => ECHO7[13].CLK
clk => ECHO7[14].CLK
clk => ECHO7[15].CLK
clk => ECHO6[0].CLK
clk => ECHO6[1].CLK
clk => ECHO6[2].CLK
clk => ECHO6[3].CLK
clk => ECHO6[4].CLK
clk => ECHO6[5].CLK
clk => ECHO6[6].CLK
clk => ECHO6[7].CLK
clk => ECHO6[8].CLK
clk => ECHO6[9].CLK
clk => ECHO6[10].CLK
clk => ECHO6[11].CLK
clk => ECHO6[12].CLK
clk => ECHO6[13].CLK
clk => ECHO6[14].CLK
clk => ECHO6[15].CLK
clk => ECHO5[0].CLK
clk => ECHO5[1].CLK
clk => ECHO5[2].CLK
clk => ECHO5[3].CLK
clk => ECHO5[4].CLK
clk => ECHO5[5].CLK
clk => ECHO5[6].CLK
clk => ECHO5[7].CLK
clk => ECHO5[8].CLK
clk => ECHO5[9].CLK
clk => ECHO5[10].CLK
clk => ECHO5[11].CLK
clk => ECHO5[12].CLK
clk => ECHO5[13].CLK
clk => ECHO5[14].CLK
clk => ECHO5[15].CLK
clk => RW~reg0.CLK
clk => offset[0]~reg0.CLK
clk => offset[1]~reg0.CLK
clk => offset[2]~reg0.CLK
clk => offset[3]~reg0.CLK
clk => offset[4]~reg0.CLK
clk => offset[5]~reg0.CLK
clk => offset[6]~reg0.CLK
clk => offset[7]~reg0.CLK
clk => offset[8]~reg0.CLK
clk => offset[9]~reg0.CLK
clk => offset[10]~reg0.CLK
clk => offset[11]~reg0.CLK
clk => offset[12]~reg0.CLK
clk => offset[13]~reg0.CLK
clk => offset[14]~reg0.CLK
clk => offset[15]~reg0.CLK
clk => offset[16]~reg0.CLK
clk => offset[17]~reg0.CLK
clk => offset[18]~reg0.CLK
clk => offset[19]~reg0.CLK
clk => ECHO4[0].CLK
clk => ECHO4[1].CLK
clk => ECHO4[2].CLK
clk => ECHO4[3].CLK
clk => ECHO4[4].CLK
clk => ECHO4[5].CLK
clk => ECHO4[6].CLK
clk => ECHO4[7].CLK
clk => ECHO4[8].CLK
clk => ECHO4[9].CLK
clk => ECHO4[10].CLK
clk => ECHO4[11].CLK
clk => ECHO4[12].CLK
clk => ECHO4[13].CLK
clk => ECHO4[14].CLK
clk => ECHO4[15].CLK
clk => ECHO3[0].CLK
clk => ECHO3[1].CLK
clk => ECHO3[2].CLK
clk => ECHO3[3].CLK
clk => ECHO3[4].CLK
clk => ECHO3[5].CLK
clk => ECHO3[6].CLK
clk => ECHO3[7].CLK
clk => ECHO3[8].CLK
clk => ECHO3[9].CLK
clk => ECHO3[10].CLK
clk => ECHO3[11].CLK
clk => ECHO3[12].CLK
clk => ECHO3[13].CLK
clk => ECHO3[14].CLK
clk => ECHO3[15].CLK
clk => ECHO2[0].CLK
clk => ECHO2[1].CLK
clk => ECHO2[2].CLK
clk => ECHO2[3].CLK
clk => ECHO2[4].CLK
clk => ECHO2[5].CLK
clk => ECHO2[6].CLK
clk => ECHO2[7].CLK
clk => ECHO2[8].CLK
clk => ECHO2[9].CLK
clk => ECHO2[10].CLK
clk => ECHO2[11].CLK
clk => ECHO2[12].CLK
clk => ECHO2[13].CLK
clk => ECHO2[14].CLK
clk => ECHO2[15].CLK
clk => ECHO1[0].CLK
clk => ECHO1[1].CLK
clk => ECHO1[2].CLK
clk => ECHO1[3].CLK
clk => ECHO1[4].CLK
clk => ECHO1[5].CLK
clk => ECHO1[6].CLK
clk => ECHO1[7].CLK
clk => ECHO1[8].CLK
clk => ECHO1[9].CLK
clk => ECHO1[10].CLK
clk => ECHO1[11].CLK
clk => ECHO1[12].CLK
clk => ECHO1[13].CLK
clk => ECHO1[14].CLK
clk => ECHO1[15].CLK
rstn => ECHO4[0].ACLR
rstn => ECHO4[1].ACLR
rstn => ECHO4[2].ACLR
rstn => ECHO4[3].ACLR
rstn => ECHO4[4].ACLR
rstn => ECHO4[5].ACLR
rstn => ECHO4[6].ACLR
rstn => ECHO4[7].ACLR
rstn => ECHO4[8].ACLR
rstn => ECHO4[9].ACLR
rstn => ECHO4[10].ACLR
rstn => ECHO4[11].ACLR
rstn => ECHO4[12].ACLR
rstn => ECHO4[13].ACLR
rstn => ECHO4[14].ACLR
rstn => ECHO4[15].ACLR
rstn => ECHO3[0].ACLR
rstn => ECHO3[1].ACLR
rstn => ECHO3[2].ACLR
rstn => ECHO3[3].ACLR
rstn => ECHO3[4].ACLR
rstn => ECHO3[5].ACLR
rstn => ECHO3[6].ACLR
rstn => ECHO3[7].ACLR
rstn => ECHO3[8].ACLR
rstn => ECHO3[9].ACLR
rstn => ECHO3[10].ACLR
rstn => ECHO3[11].ACLR
rstn => ECHO3[12].ACLR
rstn => ECHO3[13].ACLR
rstn => ECHO3[14].ACLR
rstn => ECHO3[15].ACLR
rstn => ECHO2[0].ACLR
rstn => ECHO2[1].ACLR
rstn => ECHO2[2].ACLR
rstn => ECHO2[3].ACLR
rstn => ECHO2[4].ACLR
rstn => ECHO2[5].ACLR
rstn => ECHO2[6].ACLR
rstn => ECHO2[7].ACLR
rstn => ECHO2[8].ACLR
rstn => ECHO2[9].ACLR
rstn => ECHO2[10].ACLR
rstn => ECHO2[11].ACLR
rstn => ECHO2[12].ACLR
rstn => ECHO2[13].ACLR
rstn => ECHO2[14].ACLR
rstn => ECHO2[15].ACLR
rstn => ECHO1[0].ACLR
rstn => ECHO1[1].ACLR
rstn => ECHO1[2].ACLR
rstn => ECHO1[3].ACLR
rstn => ECHO1[4].ACLR
rstn => ECHO1[5].ACLR
rstn => ECHO1[6].ACLR
rstn => ECHO1[7].ACLR
rstn => ECHO1[8].ACLR
rstn => ECHO1[9].ACLR
rstn => ECHO1[10].ACLR
rstn => ECHO1[11].ACLR
rstn => ECHO1[12].ACLR
rstn => ECHO1[13].ACLR
rstn => ECHO1[14].ACLR
rstn => ECHO1[15].ACLR
rstn => offset[19]~reg0.ENA
rstn => offset[18]~reg0.ENA
rstn => offset[17]~reg0.ENA
rstn => offset[16]~reg0.ENA
rstn => offset[15]~reg0.ENA
rstn => offset[14]~reg0.ENA
rstn => offset[13]~reg0.ENA
rstn => offset[12]~reg0.ENA
rstn => offset[11]~reg0.ENA
rstn => offset[10]~reg0.ENA
rstn => offset[9]~reg0.ENA
rstn => offset[8]~reg0.ENA
rstn => offset[7]~reg0.ENA
rstn => offset[6]~reg0.ENA
rstn => offset[5]~reg0.ENA
rstn => offset[4]~reg0.ENA
rstn => offset[3]~reg0.ENA
rstn => offset[2]~reg0.ENA
rstn => offset[1]~reg0.ENA
rstn => offset[0]~reg0.ENA
rstn => RW~reg0.ENA
rstn => ECHO5[15].ENA
rstn => ECHO5[14].ENA
rstn => ECHO5[13].ENA
rstn => ECHO5[12].ENA
rstn => ECHO5[11].ENA
rstn => ECHO5[10].ENA
rstn => ECHO5[9].ENA
rstn => ECHO5[8].ENA
rstn => ECHO5[7].ENA
rstn => ECHO5[6].ENA
rstn => ECHO5[5].ENA
rstn => ECHO5[4].ENA
rstn => ECHO5[3].ENA
rstn => ECHO5[2].ENA
rstn => ECHO5[1].ENA
rstn => ECHO5[0].ENA
rstn => ECHO6[15].ENA
rstn => ECHO6[14].ENA
rstn => ECHO6[13].ENA
rstn => ECHO6[12].ENA
rstn => ECHO6[11].ENA
rstn => ECHO6[10].ENA
rstn => ECHO6[9].ENA
rstn => ECHO6[8].ENA
rstn => ECHO6[7].ENA
rstn => ECHO6[6].ENA
rstn => ECHO6[5].ENA
rstn => ECHO6[4].ENA
rstn => ECHO6[3].ENA
rstn => ECHO6[2].ENA
rstn => ECHO6[1].ENA
rstn => ECHO6[0].ENA
rstn => ECHO7[15].ENA
rstn => ECHO7[14].ENA
rstn => ECHO7[13].ENA
rstn => ECHO7[12].ENA
rstn => ECHO7[11].ENA
rstn => ECHO7[10].ENA
rstn => ECHO7[9].ENA
rstn => ECHO7[8].ENA
rstn => ECHO7[7].ENA
rstn => ECHO7[6].ENA
rstn => ECHO7[5].ENA
rstn => ECHO7[4].ENA
rstn => ECHO7[3].ENA
rstn => ECHO7[2].ENA
rstn => ECHO7[1].ENA
rstn => ECHO7[0].ENA
rstn => ECHO8[15].ENA
rstn => ECHO8[14].ENA
rstn => ECHO8[13].ENA
rstn => ECHO8[12].ENA
rstn => ECHO8[11].ENA
rstn => ECHO8[10].ENA
rstn => ECHO8[9].ENA
rstn => ECHO8[8].ENA
rstn => ECHO8[7].ENA
rstn => ECHO8[6].ENA
rstn => ECHO8[5].ENA
rstn => ECHO8[4].ENA
rstn => ECHO8[3].ENA
rstn => ECHO8[2].ENA
rstn => ECHO8[1].ENA
rstn => ECHO8[0].ENA
rstn => ECHO9[15].ENA
rstn => ECHO9[14].ENA
rstn => ECHO9[13].ENA
rstn => ECHO9[12].ENA
rstn => ECHO9[11].ENA
rstn => ECHO9[10].ENA
rstn => ECHO9[9].ENA
rstn => ECHO9[8].ENA
rstn => ECHO9[7].ENA
rstn => ECHO9[6].ENA
rstn => ECHO9[5].ENA
rstn => ECHO9[4].ENA
rstn => ECHO9[3].ENA
rstn => ECHO9[2].ENA
rstn => ECHO9[1].ENA
rstn => ECHO9[0].ENA
rstn => ECHO10[15].ENA
rstn => ECHO10[14].ENA
rstn => ECHO10[13].ENA
rstn => ECHO10[12].ENA
rstn => ECHO10[11].ENA
rstn => ECHO10[10].ENA
rstn => ECHO10[9].ENA
rstn => ECHO10[8].ENA
rstn => ECHO10[7].ENA
rstn => ECHO10[6].ENA
rstn => ECHO10[5].ENA
rstn => ECHO10[4].ENA
rstn => ECHO10[3].ENA
rstn => ECHO10[2].ENA
rstn => ECHO10[1].ENA
rstn => ECHO10[0].ENA
rstn => OUT_TMP[15].ENA
rstn => OUT_TMP[14].ENA
rstn => OUT_TMP[13].ENA
rstn => OUT_TMP[12].ENA
rstn => OUT_TMP[11].ENA
rstn => OUT_TMP[10].ENA
rstn => OUT_TMP[9].ENA
rstn => OUT_TMP[8].ENA
rstn => OUT_TMP[7].ENA
rstn => OUT_TMP[6].ENA
rstn => OUT_TMP[5].ENA
rstn => OUT_TMP[4].ENA
rstn => OUT_TMP[3].ENA
rstn => OUT_TMP[2].ENA
rstn => OUT_TMP[1].ENA
rstn => OUT_TMP[0].ENA
lrsel => ~NO_FANOUT~
cntr[0] => LessThan0.IN18
cntr[0] => LessThan1.IN18
cntr[0] => LessThan2.IN18
cntr[0] => LessThan3.IN18
cntr[0] => LessThan4.IN18
cntr[0] => LessThan5.IN18
cntr[0] => LessThan6.IN18
cntr[0] => LessThan7.IN18
cntr[0] => LessThan8.IN18
cntr[0] => LessThan9.IN18
cntr[0] => LessThan10.IN18
cntr[0] => LessThan11.IN18
cntr[0] => LessThan12.IN18
cntr[0] => LessThan13.IN18
cntr[0] => LessThan14.IN18
cntr[0] => LessThan15.IN18
cntr[0] => LessThan16.IN18
cntr[0] => LessThan17.IN18
cntr[0] => LessThan18.IN18
cntr[0] => LessThan19.IN18
cntr[0] => LessThan20.IN18
cntr[0] => LessThan21.IN18
cntr[1] => LessThan0.IN17
cntr[1] => LessThan1.IN17
cntr[1] => LessThan2.IN17
cntr[1] => LessThan3.IN17
cntr[1] => LessThan4.IN17
cntr[1] => LessThan5.IN17
cntr[1] => LessThan6.IN17
cntr[1] => LessThan7.IN17
cntr[1] => LessThan8.IN17
cntr[1] => LessThan9.IN17
cntr[1] => LessThan10.IN17
cntr[1] => LessThan11.IN17
cntr[1] => LessThan12.IN17
cntr[1] => LessThan13.IN17
cntr[1] => LessThan14.IN17
cntr[1] => LessThan15.IN17
cntr[1] => LessThan16.IN17
cntr[1] => LessThan17.IN17
cntr[1] => LessThan18.IN17
cntr[1] => LessThan19.IN17
cntr[1] => LessThan20.IN17
cntr[1] => LessThan21.IN17
cntr[2] => LessThan0.IN16
cntr[2] => LessThan1.IN16
cntr[2] => LessThan2.IN16
cntr[2] => LessThan3.IN16
cntr[2] => LessThan4.IN16
cntr[2] => LessThan5.IN16
cntr[2] => LessThan6.IN16
cntr[2] => LessThan7.IN16
cntr[2] => LessThan8.IN16
cntr[2] => LessThan9.IN16
cntr[2] => LessThan10.IN16
cntr[2] => LessThan11.IN16
cntr[2] => LessThan12.IN16
cntr[2] => LessThan13.IN16
cntr[2] => LessThan14.IN16
cntr[2] => LessThan15.IN16
cntr[2] => LessThan16.IN16
cntr[2] => LessThan17.IN16
cntr[2] => LessThan18.IN16
cntr[2] => LessThan19.IN16
cntr[2] => LessThan20.IN16
cntr[2] => LessThan21.IN16
cntr[3] => LessThan0.IN15
cntr[3] => LessThan1.IN15
cntr[3] => LessThan2.IN15
cntr[3] => LessThan3.IN15
cntr[3] => LessThan4.IN15
cntr[3] => LessThan5.IN15
cntr[3] => LessThan6.IN15
cntr[3] => LessThan7.IN15
cntr[3] => LessThan8.IN15
cntr[3] => LessThan9.IN15
cntr[3] => LessThan10.IN15
cntr[3] => LessThan11.IN15
cntr[3] => LessThan12.IN15
cntr[3] => LessThan13.IN15
cntr[3] => LessThan14.IN15
cntr[3] => LessThan15.IN15
cntr[3] => LessThan16.IN15
cntr[3] => LessThan17.IN15
cntr[3] => LessThan18.IN15
cntr[3] => LessThan19.IN15
cntr[3] => LessThan20.IN15
cntr[3] => LessThan21.IN15
cntr[4] => LessThan0.IN14
cntr[4] => LessThan1.IN14
cntr[4] => LessThan2.IN14
cntr[4] => LessThan3.IN14
cntr[4] => LessThan4.IN14
cntr[4] => LessThan5.IN14
cntr[4] => LessThan6.IN14
cntr[4] => LessThan7.IN14
cntr[4] => LessThan8.IN14
cntr[4] => LessThan9.IN14
cntr[4] => LessThan10.IN14
cntr[4] => LessThan11.IN14
cntr[4] => LessThan12.IN14
cntr[4] => LessThan13.IN14
cntr[4] => LessThan14.IN14
cntr[4] => LessThan15.IN14
cntr[4] => LessThan16.IN14
cntr[4] => LessThan17.IN14
cntr[4] => LessThan18.IN14
cntr[4] => LessThan19.IN14
cntr[4] => LessThan20.IN14
cntr[4] => LessThan21.IN14
cntr[5] => LessThan0.IN13
cntr[5] => LessThan1.IN13
cntr[5] => LessThan2.IN13
cntr[5] => LessThan3.IN13
cntr[5] => LessThan4.IN13
cntr[5] => LessThan5.IN13
cntr[5] => LessThan6.IN13
cntr[5] => LessThan7.IN13
cntr[5] => LessThan8.IN13
cntr[5] => LessThan9.IN13
cntr[5] => LessThan10.IN13
cntr[5] => LessThan11.IN13
cntr[5] => LessThan12.IN13
cntr[5] => LessThan13.IN13
cntr[5] => LessThan14.IN13
cntr[5] => LessThan15.IN13
cntr[5] => LessThan16.IN13
cntr[5] => LessThan17.IN13
cntr[5] => LessThan18.IN13
cntr[5] => LessThan19.IN13
cntr[5] => LessThan20.IN13
cntr[5] => LessThan21.IN13
cntr[6] => LessThan0.IN12
cntr[6] => LessThan1.IN12
cntr[6] => LessThan2.IN12
cntr[6] => LessThan3.IN12
cntr[6] => LessThan4.IN12
cntr[6] => LessThan5.IN12
cntr[6] => LessThan6.IN12
cntr[6] => LessThan7.IN12
cntr[6] => LessThan8.IN12
cntr[6] => LessThan9.IN12
cntr[6] => LessThan10.IN12
cntr[6] => LessThan11.IN12
cntr[6] => LessThan12.IN12
cntr[6] => LessThan13.IN12
cntr[6] => LessThan14.IN12
cntr[6] => LessThan15.IN12
cntr[6] => LessThan16.IN12
cntr[6] => LessThan17.IN12
cntr[6] => LessThan18.IN12
cntr[6] => LessThan19.IN12
cntr[6] => LessThan20.IN12
cntr[6] => LessThan21.IN12
cntr[7] => LessThan0.IN11
cntr[7] => LessThan1.IN11
cntr[7] => LessThan2.IN11
cntr[7] => LessThan3.IN11
cntr[7] => LessThan4.IN11
cntr[7] => LessThan5.IN11
cntr[7] => LessThan6.IN11
cntr[7] => LessThan7.IN11
cntr[7] => LessThan8.IN11
cntr[7] => LessThan9.IN11
cntr[7] => LessThan10.IN11
cntr[7] => LessThan11.IN11
cntr[7] => LessThan12.IN11
cntr[7] => LessThan13.IN11
cntr[7] => LessThan14.IN11
cntr[7] => LessThan15.IN11
cntr[7] => LessThan16.IN11
cntr[7] => LessThan17.IN11
cntr[7] => LessThan18.IN11
cntr[7] => LessThan19.IN11
cntr[7] => LessThan20.IN11
cntr[7] => LessThan21.IN11
cntr[8] => LessThan0.IN10
cntr[8] => LessThan1.IN10
cntr[8] => LessThan2.IN10
cntr[8] => LessThan3.IN10
cntr[8] => LessThan4.IN10
cntr[8] => LessThan5.IN10
cntr[8] => LessThan6.IN10
cntr[8] => LessThan7.IN10
cntr[8] => LessThan8.IN10
cntr[8] => LessThan9.IN10
cntr[8] => LessThan10.IN10
cntr[8] => LessThan11.IN10
cntr[8] => LessThan12.IN10
cntr[8] => LessThan13.IN10
cntr[8] => LessThan14.IN10
cntr[8] => LessThan15.IN10
cntr[8] => LessThan16.IN10
cntr[8] => LessThan17.IN10
cntr[8] => LessThan18.IN10
cntr[8] => LessThan19.IN10
cntr[8] => LessThan20.IN10
cntr[8] => LessThan21.IN10
SAMPLE_IN[0] => Add15.IN16
SAMPLE_IN[0] => DATA_WRITE[0].DATAIN
SAMPLE_IN[1] => Add15.IN15
SAMPLE_IN[1] => DATA_WRITE[1].DATAIN
SAMPLE_IN[2] => Add15.IN14
SAMPLE_IN[2] => DATA_WRITE[2].DATAIN
SAMPLE_IN[3] => Add15.IN13
SAMPLE_IN[3] => DATA_WRITE[3].DATAIN
SAMPLE_IN[4] => Add15.IN12
SAMPLE_IN[4] => DATA_WRITE[4].DATAIN
SAMPLE_IN[5] => Add15.IN11
SAMPLE_IN[5] => DATA_WRITE[5].DATAIN
SAMPLE_IN[6] => Add15.IN10
SAMPLE_IN[6] => DATA_WRITE[6].DATAIN
SAMPLE_IN[7] => Add15.IN9
SAMPLE_IN[7] => DATA_WRITE[7].DATAIN
SAMPLE_IN[8] => Add15.IN8
SAMPLE_IN[8] => DATA_WRITE[8].DATAIN
SAMPLE_IN[9] => Add15.IN7
SAMPLE_IN[9] => DATA_WRITE[9].DATAIN
SAMPLE_IN[10] => Add15.IN6
SAMPLE_IN[10] => DATA_WRITE[10].DATAIN
SAMPLE_IN[11] => Add15.IN5
SAMPLE_IN[11] => DATA_WRITE[11].DATAIN
SAMPLE_IN[12] => Add15.IN4
SAMPLE_IN[12] => DATA_WRITE[12].DATAIN
SAMPLE_IN[13] => Add15.IN3
SAMPLE_IN[13] => DATA_WRITE[13].DATAIN
SAMPLE_IN[14] => Add15.IN2
SAMPLE_IN[14] => DATA_WRITE[14].DATAIN
SAMPLE_IN[15] => Add15.IN1
SAMPLE_IN[15] => DATA_WRITE[15].DATAIN
SAMPLE_OUT[0] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[1] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[2] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[3] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[4] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[5] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[6] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[7] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[8] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[9] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[10] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[11] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[12] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[13] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[14] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[15] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
ECHO_VOL[0] => Mux0.IN36
ECHO_VOL[0] => Mux1.IN36
ECHO_VOL[0] => Mux2.IN36
ECHO_VOL[0] => Mux3.IN36
ECHO_VOL[0] => Mux4.IN36
ECHO_VOL[0] => Mux5.IN36
ECHO_VOL[0] => Mux6.IN36
ECHO_VOL[0] => Mux7.IN36
ECHO_VOL[0] => Mux8.IN36
ECHO_VOL[0] => Mux9.IN36
ECHO_VOL[0] => Mux10.IN36
ECHO_VOL[0] => Mux11.IN36
ECHO_VOL[0] => Mux12.IN36
ECHO_VOL[1] => Mux0.IN35
ECHO_VOL[1] => Mux1.IN35
ECHO_VOL[1] => Mux2.IN35
ECHO_VOL[1] => Mux3.IN35
ECHO_VOL[1] => Mux4.IN35
ECHO_VOL[1] => Mux5.IN35
ECHO_VOL[1] => Mux6.IN35
ECHO_VOL[1] => Mux7.IN35
ECHO_VOL[1] => Mux8.IN35
ECHO_VOL[1] => Mux9.IN35
ECHO_VOL[1] => Mux10.IN35
ECHO_VOL[1] => Mux11.IN35
ECHO_VOL[1] => Mux12.IN35
ECHO_VOL[2] => Mux0.IN34
ECHO_VOL[2] => Mux1.IN34
ECHO_VOL[2] => Mux2.IN34
ECHO_VOL[2] => Mux3.IN34
ECHO_VOL[2] => Mux4.IN34
ECHO_VOL[2] => Mux5.IN34
ECHO_VOL[2] => Mux6.IN34
ECHO_VOL[2] => Mux7.IN34
ECHO_VOL[2] => Mux8.IN34
ECHO_VOL[2] => Mux9.IN34
ECHO_VOL[2] => Mux10.IN34
ECHO_VOL[2] => Mux11.IN34
ECHO_VOL[2] => Mux12.IN34
ECHO_VOL[3] => Mux0.IN33
ECHO_VOL[3] => Mux1.IN33
ECHO_VOL[3] => Mux2.IN33
ECHO_VOL[3] => Mux3.IN33
ECHO_VOL[3] => Mux4.IN33
ECHO_VOL[3] => Mux5.IN33
ECHO_VOL[3] => Mux6.IN33
ECHO_VOL[3] => Mux7.IN33
ECHO_VOL[3] => Mux8.IN33
ECHO_VOL[3] => Mux9.IN33
ECHO_VOL[3] => Mux10.IN33
ECHO_VOL[3] => Mux11.IN33
ECHO_VOL[3] => Mux12.IN33
ECHO_VOL[4] => Mux0.IN32
ECHO_VOL[4] => Mux1.IN32
ECHO_VOL[4] => Mux2.IN32
ECHO_VOL[4] => Mux3.IN32
ECHO_VOL[4] => Mux4.IN32
ECHO_VOL[4] => Mux5.IN32
ECHO_VOL[4] => Mux6.IN32
ECHO_VOL[4] => Mux7.IN32
ECHO_VOL[4] => Mux8.IN32
ECHO_VOL[4] => Mux9.IN32
ECHO_VOL[4] => Mux10.IN32
ECHO_VOL[4] => Mux11.IN32
ECHO_VOL[4] => Mux12.IN32
ECHO_VOL[4] => Mult1.IN1
ECHO_VOL[4] => Mult1.IN2
ECHO_NUM[0] => Equal0.IN7
ECHO_NUM[0] => Equal1.IN7
ECHO_NUM[0] => Equal2.IN7
ECHO_NUM[0] => Equal3.IN7
ECHO_NUM[0] => Equal4.IN7
ECHO_NUM[0] => Equal5.IN7
ECHO_NUM[0] => Equal6.IN7
ECHO_NUM[0] => Equal7.IN7
ECHO_NUM[0] => Equal8.IN7
ECHO_NUM[0] => Equal9.IN7
ECHO_NUM[1] => Equal0.IN6
ECHO_NUM[1] => Equal1.IN6
ECHO_NUM[1] => Equal2.IN6
ECHO_NUM[1] => Equal3.IN6
ECHO_NUM[1] => Equal4.IN6
ECHO_NUM[1] => Equal5.IN6
ECHO_NUM[1] => Equal6.IN6
ECHO_NUM[1] => Equal7.IN6
ECHO_NUM[1] => Equal8.IN6
ECHO_NUM[1] => Equal9.IN6
ECHO_NUM[2] => Equal0.IN5
ECHO_NUM[2] => Equal1.IN5
ECHO_NUM[2] => Equal2.IN5
ECHO_NUM[2] => Equal3.IN5
ECHO_NUM[2] => Equal4.IN5
ECHO_NUM[2] => Equal5.IN5
ECHO_NUM[2] => Equal6.IN5
ECHO_NUM[2] => Equal7.IN5
ECHO_NUM[2] => Equal8.IN5
ECHO_NUM[2] => Equal9.IN5
ECHO_NUM[3] => Equal0.IN4
ECHO_NUM[3] => Equal1.IN4
ECHO_NUM[3] => Equal2.IN4
ECHO_NUM[3] => Equal3.IN4
ECHO_NUM[3] => Equal4.IN4
ECHO_NUM[3] => Equal5.IN4
ECHO_NUM[3] => Equal6.IN4
ECHO_NUM[3] => Equal7.IN4
ECHO_NUM[3] => Equal8.IN4
ECHO_NUM[3] => Equal9.IN4
ECHO_DELAY[0] => Add4.IN8
ECHO_DELAY[1] => Add4.IN7
ECHO_DELAY[2] => Add4.IN6
ECHO_DELAY[3] => Add4.IN5
offset[0] <= offset[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[1] <= offset[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[2] <= offset[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[3] <= offset[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[4] <= offset[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[5] <= offset[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[6] <= offset[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[7] <= offset[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[8] <= offset[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[9] <= offset[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[10] <= offset[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[11] <= offset[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[12] <= offset[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[13] <= offset[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[14] <= offset[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[15] <= offset[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[16] <= offset[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[17] <= offset[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[18] <= offset[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[19] <= offset[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RW <= RW~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_WRITE[0] <= SAMPLE_IN[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_WRITE[1] <= SAMPLE_IN[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_WRITE[2] <= SAMPLE_IN[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_WRITE[3] <= SAMPLE_IN[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_WRITE[4] <= SAMPLE_IN[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_WRITE[5] <= SAMPLE_IN[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_WRITE[6] <= SAMPLE_IN[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_WRITE[7] <= SAMPLE_IN[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_WRITE[8] <= SAMPLE_IN[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_WRITE[9] <= SAMPLE_IN[9].DB_MAX_OUTPUT_PORT_TYPE
DATA_WRITE[10] <= SAMPLE_IN[10].DB_MAX_OUTPUT_PORT_TYPE
DATA_WRITE[11] <= SAMPLE_IN[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_WRITE[12] <= SAMPLE_IN[12].DB_MAX_OUTPUT_PORT_TYPE
DATA_WRITE[13] <= SAMPLE_IN[13].DB_MAX_OUTPUT_PORT_TYPE
DATA_WRITE[14] <= SAMPLE_IN[14].DB_MAX_OUTPUT_PORT_TYPE
DATA_WRITE[15] <= SAMPLE_IN[15].DB_MAX_OUTPUT_PORT_TYPE
DATA_READ[0] => ECHO1.DATAB
DATA_READ[0] => ECHO2.DATAB
DATA_READ[1] => ECHO1.DATAB
DATA_READ[1] => ECHO2.DATAB
DATA_READ[1] => ECHO3.DATAB
DATA_READ[1] => ECHO4.DATAB
DATA_READ[2] => ECHO1.DATAB
DATA_READ[2] => ECHO2.DATAB
DATA_READ[2] => ECHO3.DATAB
DATA_READ[2] => ECHO4.DATAB
DATA_READ[2] => ECHO5.DATAB
DATA_READ[2] => ECHO6.DATAB
DATA_READ[3] => ECHO1.DATAB
DATA_READ[3] => ECHO2.DATAB
DATA_READ[3] => ECHO3.DATAB
DATA_READ[3] => ECHO4.DATAB
DATA_READ[3] => ECHO5.DATAB
DATA_READ[3] => ECHO6.DATAB
DATA_READ[3] => ECHO7.DATAB
DATA_READ[3] => ECHO8.DATAB
DATA_READ[4] => ECHO1.DATAB
DATA_READ[4] => ECHO2.DATAB
DATA_READ[4] => ECHO3.DATAB
DATA_READ[4] => ECHO4.DATAB
DATA_READ[4] => ECHO5.DATAB
DATA_READ[4] => ECHO6.DATAB
DATA_READ[4] => ECHO7.DATAB
DATA_READ[4] => ECHO8.DATAB
DATA_READ[4] => ECHO9.DATAB
DATA_READ[4] => ECHO10.DATAB
DATA_READ[5] => ECHO1.DATAB
DATA_READ[5] => ECHO2.DATAB
DATA_READ[5] => ECHO3.DATAB
DATA_READ[5] => ECHO4.DATAB
DATA_READ[5] => ECHO5.DATAB
DATA_READ[5] => ECHO6.DATAB
DATA_READ[5] => ECHO7.DATAB
DATA_READ[5] => ECHO8.DATAB
DATA_READ[5] => ECHO9.DATAB
DATA_READ[5] => ECHO10.DATAB
DATA_READ[6] => ECHO1.DATAB
DATA_READ[6] => ECHO2.DATAB
DATA_READ[6] => ECHO3.DATAB
DATA_READ[6] => ECHO4.DATAB
DATA_READ[6] => ECHO5.DATAB
DATA_READ[6] => ECHO6.DATAB
DATA_READ[6] => ECHO7.DATAB
DATA_READ[6] => ECHO8.DATAB
DATA_READ[6] => ECHO9.DATAB
DATA_READ[6] => ECHO10.DATAB
DATA_READ[7] => ECHO1.DATAB
DATA_READ[7] => ECHO2.DATAB
DATA_READ[7] => ECHO3.DATAB
DATA_READ[7] => ECHO4.DATAB
DATA_READ[7] => ECHO5.DATAB
DATA_READ[7] => ECHO6.DATAB
DATA_READ[7] => ECHO7.DATAB
DATA_READ[7] => ECHO8.DATAB
DATA_READ[7] => ECHO9.DATAB
DATA_READ[7] => ECHO10.DATAB
DATA_READ[8] => ECHO1.DATAB
DATA_READ[8] => ECHO2.DATAB
DATA_READ[8] => ECHO3.DATAB
DATA_READ[8] => ECHO4.DATAB
DATA_READ[8] => ECHO5.DATAB
DATA_READ[8] => ECHO6.DATAB
DATA_READ[8] => ECHO7.DATAB
DATA_READ[8] => ECHO8.DATAB
DATA_READ[8] => ECHO9.DATAB
DATA_READ[8] => ECHO10.DATAB
DATA_READ[9] => ECHO1.DATAB
DATA_READ[9] => ECHO2.DATAB
DATA_READ[9] => ECHO3.DATAB
DATA_READ[9] => ECHO4.DATAB
DATA_READ[9] => ECHO5.DATAB
DATA_READ[9] => ECHO6.DATAB
DATA_READ[9] => ECHO7.DATAB
DATA_READ[9] => ECHO8.DATAB
DATA_READ[9] => ECHO9.DATAB
DATA_READ[9] => ECHO10.DATAB
DATA_READ[10] => ECHO1.DATAB
DATA_READ[10] => ECHO2.DATAB
DATA_READ[10] => ECHO3.DATAB
DATA_READ[10] => ECHO4.DATAB
DATA_READ[10] => ECHO5.DATAB
DATA_READ[10] => ECHO6.DATAB
DATA_READ[10] => ECHO7.DATAB
DATA_READ[10] => ECHO8.DATAB
DATA_READ[10] => ECHO9.DATAB
DATA_READ[10] => ECHO10.DATAB
DATA_READ[11] => ECHO1.DATAB
DATA_READ[11] => ECHO2.DATAB
DATA_READ[11] => ECHO3.DATAB
DATA_READ[11] => ECHO4.DATAB
DATA_READ[11] => ECHO5.DATAB
DATA_READ[11] => ECHO6.DATAB
DATA_READ[11] => ECHO7.DATAB
DATA_READ[11] => ECHO8.DATAB
DATA_READ[11] => ECHO9.DATAB
DATA_READ[11] => ECHO10.DATAB
DATA_READ[12] => ECHO1.DATAB
DATA_READ[12] => ECHO2.DATAB
DATA_READ[12] => ECHO3.DATAB
DATA_READ[12] => ECHO4.DATAB
DATA_READ[12] => ECHO5.DATAB
DATA_READ[12] => ECHO6.DATAB
DATA_READ[12] => ECHO7.DATAB
DATA_READ[12] => ECHO8.DATAB
DATA_READ[12] => ECHO9.DATAB
DATA_READ[12] => ECHO10.DATAB
DATA_READ[13] => ECHO1.DATAB
DATA_READ[13] => ECHO2.DATAB
DATA_READ[13] => ECHO3.DATAB
DATA_READ[13] => ECHO4.DATAB
DATA_READ[13] => ECHO5.DATAB
DATA_READ[13] => ECHO6.DATAB
DATA_READ[13] => ECHO7.DATAB
DATA_READ[13] => ECHO8.DATAB
DATA_READ[13] => ECHO9.DATAB
DATA_READ[13] => ECHO10.DATAB
DATA_READ[14] => ECHO1.DATAB
DATA_READ[14] => ECHO2.DATAB
DATA_READ[14] => ECHO3.DATAB
DATA_READ[14] => ECHO4.DATAB
DATA_READ[14] => ECHO5.DATAB
DATA_READ[14] => ECHO6.DATAB
DATA_READ[14] => ECHO7.DATAB
DATA_READ[14] => ECHO8.DATAB
DATA_READ[14] => ECHO9.DATAB
DATA_READ[14] => ECHO10.DATAB
DATA_READ[15] => ECHO1.DATAB
DATA_READ[15] => ECHO2.DATAB
DATA_READ[15] => ECHO3.DATAB
DATA_READ[15] => ECHO3.DATAB
DATA_READ[15] => ECHO4.DATAB
DATA_READ[15] => ECHO4.DATAB
DATA_READ[15] => ECHO5.DATAB
DATA_READ[15] => ECHO5.DATAB
DATA_READ[15] => ECHO5.DATAB
DATA_READ[15] => ECHO6.DATAB
DATA_READ[15] => ECHO6.DATAB
DATA_READ[15] => ECHO6.DATAB
DATA_READ[15] => ECHO7.DATAB
DATA_READ[15] => ECHO7.DATAB
DATA_READ[15] => ECHO7.DATAB
DATA_READ[15] => ECHO7.DATAB
DATA_READ[15] => ECHO8.DATAB
DATA_READ[15] => ECHO8.DATAB
DATA_READ[15] => ECHO8.DATAB
DATA_READ[15] => ECHO8.DATAB
DATA_READ[15] => ECHO9.DATAB
DATA_READ[15] => ECHO9.DATAB
DATA_READ[15] => ECHO9.DATAB
DATA_READ[15] => ECHO9.DATAB
DATA_READ[15] => ECHO9.DATAB
DATA_READ[15] => ECHO10.DATAB
DATA_READ[15] => ECHO10.DATAB
DATA_READ[15] => ECHO10.DATAB
DATA_READ[15] => ECHO10.DATAB
DATA_READ[15] => ECHO10.DATAB


|Proj|BIG_SOUND_BLOCK:inst6|SRAM_control:inst5
clk => lrsel_change.CLK
clk => lrsel_old.CLK
clk => PTR[0].CLK
clk => PTR[1].CLK
clk => PTR[2].CLK
clk => PTR[3].CLK
clk => PTR[4].CLK
clk => PTR[5].CLK
clk => PTR[6].CLK
clk => PTR[7].CLK
clk => PTR[8].CLK
clk => PTR[9].CLK
clk => PTR[10].CLK
clk => PTR[11].CLK
clk => PTR[12].CLK
clk => PTR[13].CLK
clk => PTR[14].CLK
clk => PTR[15].CLK
clk => PTR[16].CLK
clk => PTR[17].CLK
clk => PTR[18].CLK
clk => PTR[19].CLK
clk => sram_we~reg0.CLK
clk => DATA_SRAM[0]~reg0.CLK
clk => DATA_SRAM[0]~en.CLK
clk => DATA_SRAM[1]~reg0.CLK
clk => DATA_SRAM[1]~en.CLK
clk => DATA_SRAM[2]~reg0.CLK
clk => DATA_SRAM[2]~en.CLK
clk => DATA_SRAM[3]~reg0.CLK
clk => DATA_SRAM[3]~en.CLK
clk => DATA_SRAM[4]~reg0.CLK
clk => DATA_SRAM[4]~en.CLK
clk => DATA_SRAM[5]~reg0.CLK
clk => DATA_SRAM[5]~en.CLK
clk => DATA_SRAM[6]~reg0.CLK
clk => DATA_SRAM[6]~en.CLK
clk => DATA_SRAM[7]~reg0.CLK
clk => DATA_SRAM[7]~en.CLK
clk => DATA_SRAM[8]~reg0.CLK
clk => DATA_SRAM[8]~en.CLK
clk => DATA_SRAM[9]~reg0.CLK
clk => DATA_SRAM[9]~en.CLK
clk => DATA_SRAM[10]~reg0.CLK
clk => DATA_SRAM[10]~en.CLK
clk => DATA_SRAM[11]~reg0.CLK
clk => DATA_SRAM[11]~en.CLK
clk => DATA_SRAM[12]~reg0.CLK
clk => DATA_SRAM[12]~en.CLK
clk => DATA_SRAM[13]~reg0.CLK
clk => DATA_SRAM[13]~en.CLK
clk => DATA_SRAM[14]~reg0.CLK
clk => DATA_SRAM[14]~en.CLK
clk => DATA_SRAM[15]~reg0.CLK
clk => DATA_SRAM[15]~en.CLK
clk => DATA_ECHO_OUT[0]~reg0.CLK
clk => DATA_ECHO_OUT[1]~reg0.CLK
clk => DATA_ECHO_OUT[2]~reg0.CLK
clk => DATA_ECHO_OUT[3]~reg0.CLK
clk => DATA_ECHO_OUT[4]~reg0.CLK
clk => DATA_ECHO_OUT[5]~reg0.CLK
clk => DATA_ECHO_OUT[6]~reg0.CLK
clk => DATA_ECHO_OUT[7]~reg0.CLK
clk => DATA_ECHO_OUT[8]~reg0.CLK
clk => DATA_ECHO_OUT[9]~reg0.CLK
clk => DATA_ECHO_OUT[10]~reg0.CLK
clk => DATA_ECHO_OUT[11]~reg0.CLK
clk => DATA_ECHO_OUT[12]~reg0.CLK
clk => DATA_ECHO_OUT[13]~reg0.CLK
clk => DATA_ECHO_OUT[14]~reg0.CLK
clk => DATA_ECHO_OUT[15]~reg0.CLK
rstn => PTR[0].ACLR
rstn => PTR[1].ACLR
rstn => PTR[2].ACLR
rstn => PTR[3].ACLR
rstn => PTR[4].ACLR
rstn => PTR[5].ACLR
rstn => PTR[6].ACLR
rstn => PTR[7].ACLR
rstn => PTR[8].ACLR
rstn => PTR[9].ACLR
rstn => PTR[10].ACLR
rstn => PTR[11].ACLR
rstn => PTR[12].ACLR
rstn => PTR[13].ACLR
rstn => PTR[14].ACLR
rstn => PTR[15].ACLR
rstn => PTR[16].ACLR
rstn => PTR[17].ACLR
rstn => PTR[18].ACLR
rstn => PTR[19].ACLR
rstn => lrsel_change.ENA
rstn => DATA_ECHO_OUT[15]~reg0.ENA
rstn => DATA_ECHO_OUT[14]~reg0.ENA
rstn => DATA_ECHO_OUT[13]~reg0.ENA
rstn => DATA_ECHO_OUT[12]~reg0.ENA
rstn => DATA_ECHO_OUT[11]~reg0.ENA
rstn => DATA_ECHO_OUT[10]~reg0.ENA
rstn => DATA_ECHO_OUT[9]~reg0.ENA
rstn => DATA_ECHO_OUT[8]~reg0.ENA
rstn => DATA_ECHO_OUT[7]~reg0.ENA
rstn => DATA_ECHO_OUT[6]~reg0.ENA
rstn => DATA_ECHO_OUT[5]~reg0.ENA
rstn => DATA_ECHO_OUT[4]~reg0.ENA
rstn => DATA_ECHO_OUT[3]~reg0.ENA
rstn => DATA_ECHO_OUT[2]~reg0.ENA
rstn => DATA_ECHO_OUT[1]~reg0.ENA
rstn => DATA_ECHO_OUT[0]~reg0.ENA
rstn => DATA_SRAM[15]~reg0.ENA
rstn => DATA_SRAM[14]~reg0.ENA
rstn => DATA_SRAM[13]~reg0.ENA
rstn => DATA_SRAM[12]~reg0.ENA
rstn => DATA_SRAM[11]~reg0.ENA
rstn => DATA_SRAM[10]~reg0.ENA
rstn => DATA_SRAM[9]~reg0.ENA
rstn => DATA_SRAM[8]~reg0.ENA
rstn => DATA_SRAM[7]~reg0.ENA
rstn => DATA_SRAM[6]~reg0.ENA
rstn => DATA_SRAM[5]~reg0.ENA
rstn => DATA_SRAM[4]~reg0.ENA
rstn => DATA_SRAM[3]~reg0.ENA
rstn => DATA_SRAM[2]~reg0.ENA
rstn => DATA_SRAM[1]~reg0.ENA
rstn => DATA_SRAM[0]~reg0.ENA
rstn => sram_we~reg0.ENA
rstn => lrsel_old.ENA
rstn => DATA_SRAM[0]~en.ENA
rstn => DATA_SRAM[1]~en.ENA
rstn => DATA_SRAM[2]~en.ENA
rstn => DATA_SRAM[3]~en.ENA
rstn => DATA_SRAM[4]~en.ENA
rstn => DATA_SRAM[5]~en.ENA
rstn => DATA_SRAM[6]~en.ENA
rstn => DATA_SRAM[7]~en.ENA
rstn => DATA_SRAM[8]~en.ENA
rstn => DATA_SRAM[9]~en.ENA
rstn => DATA_SRAM[10]~en.ENA
rstn => DATA_SRAM[11]~en.ENA
rstn => DATA_SRAM[12]~en.ENA
rstn => DATA_SRAM[13]~en.ENA
rstn => DATA_SRAM[14]~en.ENA
rstn => DATA_SRAM[15]~en.ENA
lrsel => lrsel_change.IN1
lrsel => lrsel_old.DATAIN
offset[0] => Add1.IN20
offset[1] => Add1.IN19
offset[2] => Add1.IN18
offset[3] => Add1.IN17
offset[4] => Add1.IN16
offset[5] => Add1.IN15
offset[6] => Add1.IN14
offset[7] => Add1.IN13
offset[8] => Add1.IN12
offset[9] => Add1.IN11
offset[10] => Add1.IN10
offset[11] => Add1.IN9
offset[12] => Add1.IN8
offset[13] => Add1.IN7
offset[14] => Add1.IN6
offset[15] => Add1.IN5
offset[16] => Add1.IN4
offset[17] => Add1.IN3
offset[18] => Add1.IN2
offset[19] => Add1.IN1
RW => DATA_ECHO_OUT.OUTPUTSELECT
RW => DATA_ECHO_OUT.OUTPUTSELECT
RW => DATA_ECHO_OUT.OUTPUTSELECT
RW => DATA_ECHO_OUT.OUTPUTSELECT
RW => DATA_ECHO_OUT.OUTPUTSELECT
RW => DATA_ECHO_OUT.OUTPUTSELECT
RW => DATA_ECHO_OUT.OUTPUTSELECT
RW => DATA_ECHO_OUT.OUTPUTSELECT
RW => DATA_ECHO_OUT.OUTPUTSELECT
RW => DATA_ECHO_OUT.OUTPUTSELECT
RW => DATA_ECHO_OUT.OUTPUTSELECT
RW => DATA_ECHO_OUT.OUTPUTSELECT
RW => DATA_ECHO_OUT.OUTPUTSELECT
RW => DATA_ECHO_OUT.OUTPUTSELECT
RW => DATA_ECHO_OUT.OUTPUTSELECT
RW => DATA_ECHO_OUT.OUTPUTSELECT
RW => sram_we~reg0.DATAIN
RW => DATA_SRAM[0]~en.DATAIN
RW => DATA_SRAM[1]~en.DATAIN
RW => DATA_SRAM[2]~en.DATAIN
RW => DATA_SRAM[3]~en.DATAIN
RW => DATA_SRAM[4]~en.DATAIN
RW => DATA_SRAM[5]~en.DATAIN
RW => DATA_SRAM[6]~en.DATAIN
RW => DATA_SRAM[7]~en.DATAIN
RW => DATA_SRAM[8]~en.DATAIN
RW => DATA_SRAM[9]~en.DATAIN
RW => DATA_SRAM[10]~en.DATAIN
RW => DATA_SRAM[11]~en.DATAIN
RW => DATA_SRAM[12]~en.DATAIN
RW => DATA_SRAM[13]~en.DATAIN
RW => DATA_SRAM[14]~en.DATAIN
RW => DATA_SRAM[15]~en.DATAIN
ADDR[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sram_ce <= <GND>
sram_oe <= <GND>
sram_we <= sram_we~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_SRAM[0] <> DATA_SRAM[0]
DATA_SRAM[1] <> DATA_SRAM[1]
DATA_SRAM[2] <> DATA_SRAM[2]
DATA_SRAM[3] <> DATA_SRAM[3]
DATA_SRAM[4] <> DATA_SRAM[4]
DATA_SRAM[5] <> DATA_SRAM[5]
DATA_SRAM[6] <> DATA_SRAM[6]
DATA_SRAM[7] <> DATA_SRAM[7]
DATA_SRAM[8] <> DATA_SRAM[8]
DATA_SRAM[9] <> DATA_SRAM[9]
DATA_SRAM[10] <> DATA_SRAM[10]
DATA_SRAM[11] <> DATA_SRAM[11]
DATA_SRAM[12] <> DATA_SRAM[12]
DATA_SRAM[13] <> DATA_SRAM[13]
DATA_SRAM[14] <> DATA_SRAM[14]
DATA_SRAM[15] <> DATA_SRAM[15]
DATA_ECHO_IN[0] => DATA_SRAM[0]~reg0.DATAIN
DATA_ECHO_IN[1] => DATA_SRAM[1]~reg0.DATAIN
DATA_ECHO_IN[2] => DATA_SRAM[2]~reg0.DATAIN
DATA_ECHO_IN[3] => DATA_SRAM[3]~reg0.DATAIN
DATA_ECHO_IN[4] => DATA_SRAM[4]~reg0.DATAIN
DATA_ECHO_IN[5] => DATA_SRAM[5]~reg0.DATAIN
DATA_ECHO_IN[6] => DATA_SRAM[6]~reg0.DATAIN
DATA_ECHO_IN[7] => DATA_SRAM[7]~reg0.DATAIN
DATA_ECHO_IN[8] => DATA_SRAM[8]~reg0.DATAIN
DATA_ECHO_IN[9] => DATA_SRAM[9]~reg0.DATAIN
DATA_ECHO_IN[10] => DATA_SRAM[10]~reg0.DATAIN
DATA_ECHO_IN[11] => DATA_SRAM[11]~reg0.DATAIN
DATA_ECHO_IN[12] => DATA_SRAM[12]~reg0.DATAIN
DATA_ECHO_IN[13] => DATA_SRAM[13]~reg0.DATAIN
DATA_ECHO_IN[14] => DATA_SRAM[14]~reg0.DATAIN
DATA_ECHO_IN[15] => DATA_SRAM[15]~reg0.DATAIN
DATA_ECHO_OUT[0] <= DATA_ECHO_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_ECHO_OUT[1] <= DATA_ECHO_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_ECHO_OUT[2] <= DATA_ECHO_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_ECHO_OUT[3] <= DATA_ECHO_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_ECHO_OUT[4] <= DATA_ECHO_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_ECHO_OUT[5] <= DATA_ECHO_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_ECHO_OUT[6] <= DATA_ECHO_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_ECHO_OUT[7] <= DATA_ECHO_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_ECHO_OUT[8] <= DATA_ECHO_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_ECHO_OUT[9] <= DATA_ECHO_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_ECHO_OUT[10] <= DATA_ECHO_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_ECHO_OUT[11] <= DATA_ECHO_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_ECHO_OUT[12] <= DATA_ECHO_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_ECHO_OUT[13] <= DATA_ECHO_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_ECHO_OUT[14] <= DATA_ECHO_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_ECHO_OUT[15] <= DATA_ECHO_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_lb <= <GND>
sram_ub <= <GND>


|Proj|BIG_SOUND_BLOCK:inst6|Dist:inst2
clk => sample_out_tmp[0].CLK
clk => sample_out_tmp[1].CLK
clk => sample_out_tmp[2].CLK
clk => sample_out_tmp[3].CLK
clk => sample_out_tmp[4].CLK
clk => sample_out_tmp[5].CLK
clk => sample_out_tmp[6].CLK
clk => sample_out_tmp[7].CLK
clk => sample_out_tmp[8].CLK
clk => sample_out_tmp[9].CLK
clk => sample_out_tmp[10].CLK
clk => sample_out_tmp[11].CLK
clk => sample_out_tmp[12].CLK
clk => sample_out_tmp[13].CLK
clk => sample_out_tmp[14].CLK
clk => sample_out_tmp[15].CLK
rstn => sample_out_tmp[0].ENA
rstn => sample_out_tmp[15].ENA
rstn => sample_out_tmp[14].ENA
rstn => sample_out_tmp[13].ENA
rstn => sample_out_tmp[12].ENA
rstn => sample_out_tmp[11].ENA
rstn => sample_out_tmp[10].ENA
rstn => sample_out_tmp[9].ENA
rstn => sample_out_tmp[8].ENA
rstn => sample_out_tmp[7].ENA
rstn => sample_out_tmp[6].ENA
rstn => sample_out_tmp[5].ENA
rstn => sample_out_tmp[4].ENA
rstn => sample_out_tmp[3].ENA
rstn => sample_out_tmp[2].ENA
rstn => sample_out_tmp[1].ENA
distcontrol[0] => Mux1.IN19
distcontrol[0] => Mux2.IN36
distcontrol[0] => Mux3.IN19
distcontrol[0] => Mux4.IN36
distcontrol[0] => Mux5.IN36
distcontrol[0] => Mux6.IN36
distcontrol[0] => Mux7.IN36
distcontrol[0] => Mux8.IN36
distcontrol[0] => Mux9.IN36
distcontrol[0] => Mux10.IN36
distcontrol[0] => Mux11.IN36
distcontrol[0] => Mux12.IN36
distcontrol[0] => Mux13.IN36
distcontrol[0] => Mux14.IN36
distcontrol[0] => Mux15.IN36
distcontrol[0] => Mux16.IN36
distcontrol[0] => Mux17.IN36
distcontrol[0] => Mux18.IN36
distcontrol[0] => Mux19.IN36
distcontrol[0] => Mux20.IN36
distcontrol[0] => Mux21.IN36
distcontrol[0] => Mux22.IN36
distcontrol[0] => Mux23.IN36
distcontrol[0] => Mux24.IN36
distcontrol[0] => Mux25.IN36
distcontrol[1] => Mux0.IN19
distcontrol[1] => Mux2.IN35
distcontrol[1] => Mux3.IN18
distcontrol[1] => Mux4.IN35
distcontrol[1] => Mux5.IN35
distcontrol[1] => Mux6.IN35
distcontrol[1] => Mux7.IN35
distcontrol[1] => Mux8.IN35
distcontrol[1] => Mux9.IN35
distcontrol[1] => Mux10.IN35
distcontrol[1] => Mux11.IN35
distcontrol[1] => Mux12.IN35
distcontrol[1] => Mux13.IN35
distcontrol[1] => Mux14.IN35
distcontrol[1] => Mux15.IN35
distcontrol[1] => Mux16.IN35
distcontrol[1] => Mux17.IN35
distcontrol[1] => Mux18.IN35
distcontrol[1] => Mux19.IN35
distcontrol[1] => Mux20.IN35
distcontrol[1] => Mux21.IN35
distcontrol[1] => Mux22.IN35
distcontrol[1] => Mux23.IN35
distcontrol[1] => Mux24.IN35
distcontrol[1] => Mux25.IN35
distcontrol[1] => Mux26.IN19
distcontrol[2] => Mux0.IN18
distcontrol[2] => Mux1.IN18
distcontrol[2] => Mux2.IN34
distcontrol[2] => Mux4.IN34
distcontrol[2] => Mux5.IN34
distcontrol[2] => Mux6.IN34
distcontrol[2] => Mux7.IN34
distcontrol[2] => Mux8.IN34
distcontrol[2] => Mux9.IN34
distcontrol[2] => Mux10.IN34
distcontrol[2] => Mux11.IN34
distcontrol[2] => Mux12.IN34
distcontrol[2] => Mux13.IN34
distcontrol[2] => Mux14.IN34
distcontrol[2] => Mux15.IN34
distcontrol[2] => Mux16.IN34
distcontrol[2] => Mux17.IN34
distcontrol[2] => Mux18.IN34
distcontrol[2] => Mux19.IN34
distcontrol[2] => Mux20.IN34
distcontrol[2] => Mux21.IN34
distcontrol[2] => Mux22.IN34
distcontrol[2] => Mux23.IN34
distcontrol[2] => Mux24.IN34
distcontrol[2] => Mux25.IN34
distcontrol[2] => Mux26.IN18
distcontrol[3] => Mux0.IN17
distcontrol[3] => Mux1.IN17
distcontrol[3] => Mux2.IN33
distcontrol[3] => Mux3.IN17
distcontrol[3] => Mux4.IN33
distcontrol[3] => Mux5.IN33
distcontrol[3] => Mux6.IN33
distcontrol[3] => Mux7.IN33
distcontrol[3] => Mux8.IN33
distcontrol[3] => Mux9.IN33
distcontrol[3] => Mux10.IN33
distcontrol[3] => Mux11.IN33
distcontrol[3] => Mux12.IN33
distcontrol[3] => Mux13.IN33
distcontrol[3] => Mux14.IN33
distcontrol[3] => Mux15.IN33
distcontrol[3] => Mux16.IN33
distcontrol[3] => Mux17.IN33
distcontrol[3] => Mux18.IN33
distcontrol[3] => Mux19.IN33
distcontrol[3] => Mux20.IN33
distcontrol[3] => Mux21.IN33
distcontrol[3] => Mux22.IN33
distcontrol[3] => Mux23.IN33
distcontrol[3] => Mux24.IN33
distcontrol[3] => Mux25.IN33
distcontrol[3] => Mux26.IN17
distcontrol[4] => Mux0.IN16
distcontrol[4] => Mux1.IN16
distcontrol[4] => Mux2.IN32
distcontrol[4] => Mux3.IN16
distcontrol[4] => Mux4.IN32
distcontrol[4] => Mux5.IN32
distcontrol[4] => Mux6.IN32
distcontrol[4] => Mux7.IN32
distcontrol[4] => Mux8.IN32
distcontrol[4] => Mux9.IN32
distcontrol[4] => Mux10.IN32
distcontrol[4] => Mux11.IN32
distcontrol[4] => Mux12.IN32
distcontrol[4] => Mux13.IN32
distcontrol[4] => Mux14.IN32
distcontrol[4] => Mux15.IN32
distcontrol[4] => Mux16.IN32
distcontrol[4] => Mux17.IN32
distcontrol[4] => Mux18.IN32
distcontrol[4] => Mux19.IN32
distcontrol[4] => Mux20.IN32
distcontrol[4] => Mux21.IN32
distcontrol[4] => Mux22.IN32
distcontrol[4] => Mux23.IN32
distcontrol[4] => Mux24.IN32
distcontrol[4] => Mux25.IN32
distcontrol[4] => Mux26.IN16
sample_in[0] => LessThan0.IN17
sample_in[0] => LessThan1.IN32
sample_in[0] => LessThan2.IN32
sample_in[0] => LessThan3.IN32
sample_in[0] => sample_out_tmp.DATAA
sample_in[1] => LessThan0.IN16
sample_in[1] => LessThan1.IN31
sample_in[1] => LessThan2.IN31
sample_in[1] => LessThan3.IN31
sample_in[1] => sample_out_tmp.DATAA
sample_in[2] => LessThan0.IN15
sample_in[2] => LessThan1.IN30
sample_in[2] => LessThan2.IN30
sample_in[2] => LessThan3.IN30
sample_in[2] => sample_out_tmp.DATAA
sample_in[3] => LessThan0.IN14
sample_in[3] => LessThan1.IN29
sample_in[3] => LessThan2.IN29
sample_in[3] => LessThan3.IN29
sample_in[3] => sample_out_tmp.DATAA
sample_in[4] => LessThan0.IN13
sample_in[4] => LessThan1.IN28
sample_in[4] => LessThan2.IN28
sample_in[4] => LessThan3.IN28
sample_in[4] => sample_out_tmp.DATAA
sample_in[5] => LessThan0.IN12
sample_in[5] => LessThan1.IN27
sample_in[5] => LessThan2.IN27
sample_in[5] => LessThan3.IN27
sample_in[5] => sample_out_tmp.DATAA
sample_in[6] => LessThan0.IN11
sample_in[6] => LessThan1.IN26
sample_in[6] => LessThan2.IN26
sample_in[6] => LessThan3.IN26
sample_in[6] => sample_out_tmp.DATAA
sample_in[7] => LessThan0.IN10
sample_in[7] => LessThan1.IN25
sample_in[7] => LessThan2.IN25
sample_in[7] => LessThan3.IN25
sample_in[7] => sample_out_tmp.DATAA
sample_in[8] => LessThan0.IN9
sample_in[8] => LessThan1.IN24
sample_in[8] => LessThan2.IN24
sample_in[8] => LessThan3.IN24
sample_in[8] => sample_out_tmp.DATAA
sample_in[9] => LessThan0.IN8
sample_in[9] => LessThan1.IN23
sample_in[9] => LessThan2.IN23
sample_in[9] => LessThan3.IN23
sample_in[9] => sample_out_tmp.DATAA
sample_in[10] => LessThan0.IN7
sample_in[10] => LessThan1.IN22
sample_in[10] => LessThan2.IN22
sample_in[10] => LessThan3.IN22
sample_in[10] => sample_out_tmp.DATAA
sample_in[11] => LessThan0.IN6
sample_in[11] => LessThan1.IN21
sample_in[11] => LessThan2.IN21
sample_in[11] => LessThan3.IN21
sample_in[11] => sample_out_tmp.DATAA
sample_in[12] => LessThan0.IN5
sample_in[12] => LessThan1.IN20
sample_in[12] => LessThan2.IN20
sample_in[12] => LessThan3.IN20
sample_in[12] => sample_out_tmp.DATAA
sample_in[13] => LessThan0.IN4
sample_in[13] => LessThan1.IN19
sample_in[13] => LessThan2.IN19
sample_in[13] => LessThan3.IN19
sample_in[13] => sample_out_tmp.DATAA
sample_in[14] => LessThan0.IN3
sample_in[14] => LessThan1.IN18
sample_in[14] => LessThan2.IN18
sample_in[14] => LessThan3.IN18
sample_in[14] => sample_out_tmp.DATAA
sample_in[15] => LessThan0.IN2
sample_in[15] => LessThan1.IN17
sample_in[15] => LessThan2.IN17
sample_in[15] => LessThan3.IN17
sample_in[15] => sample_out_tmp.DATAA
sample_out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
sample_out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
sample_out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
sample_out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
sample_out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
sample_out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
sample_out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
sample_out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
sample_out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
sample_out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
sample_out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
sample_out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
sample_out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
sample_out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
sample_out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
sample_out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|Proj|BIG_SOUND_BLOCK:inst6|my_mux:inst6
A[0] => Y.DATAB
A[1] => Y.DATAB
A[2] => Y.DATAB
A[3] => Y.DATAB
A[4] => Y.DATAB
A[5] => Y.DATAB
A[6] => Y.DATAB
A[7] => Y.DATAB
A[8] => Y.DATAB
A[9] => Y.DATAB
A[10] => Y.DATAB
A[11] => Y.DATAB
A[12] => Y.DATAB
A[13] => Y.DATAB
A[14] => Y.DATAB
A[15] => Y.DATAB
B[0] => Y.DATAA
B[1] => Y.DATAA
B[2] => Y.DATAA
B[3] => Y.DATAA
B[4] => Y.DATAA
B[5] => Y.DATAA
B[6] => Y.DATAA
B[7] => Y.DATAA
B[8] => Y.DATAA
B[9] => Y.DATAA
B[10] => Y.DATAA
B[11] => Y.DATAA
B[12] => Y.DATAA
B[13] => Y.DATAA
B[14] => Y.DATAA
B[15] => Y.DATAA
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y.DB_MAX_OUTPUT_PORT_TYPE
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT


