<!--                                                                      -->
<!--                                                                      -->
<!-- Generated by Semifore, Inc. csrCompile                               -->
<!--    HTML output                                                       -->
<html>
 <head>
  <title>Addressmap Information for 'etsoc_shire_cache_esr'</title>
  <meta http-equiv="Cache-Control" content="no-store, no-cache, must-revalidate">
  <meta http-equiv="Expires" content="0">
  <meta http-equiv="Pragma" content="no-cache">
  <meta http-equiv="content-type" content="text/html; charset=utf-8">
  <style type="text/css">
   /*
    * Copyright (c) SEMIFORE, INC. 2006-2015. All rights reserved.
    *
    * This software and documentation constitute an unpublished work and
    * contain valuable trade secrets and proprietary information belonging
    * to Semifore, Inc.  None of the foregoing material may be copied,
    * duplicated or disclosed without the express written permission of
    * Semifore, Inc.
    * SEMIFORE, INC. EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES CONCERNING
    * THIS SOFTWARE AND DOCUMENTATION, INCLUDING ANY WARRANTIES OF
    * MERCHANTABILITY AND/OR FITNESS FOR ANY PARTICULAR PURPOSE,
    * AND WARRANTIES OF PERFORMANCE, AND ANY WARRANTY THAT
    * MIGHT OTHERWISE ARISE FROM COURSE OF DEALING OR USAGE OF
    * TRADE. NO WARRANTY IS EITHER EXPRESS OR IMPLIED WITH RESPECT
    * TO THE USE OF THE SOFTWARE OR DOCUMENTATION.
    * Under no circumstances shall Semifore, Inc. be liable for incidental,
    * special, indirect, direct or consequential damages or loss of profits,
    * interruption of business, or related expenses which may arise from use
    * of this software or documentation, including but not limited to those
    * resulting from defects in software and/or documentation, or loss or
    * inaccuracy of data of any kind.
   */
   
   /*
    * csrStyles.css
    *
    * $Revision: 1.20 $
    * $Date: 2015/09/06 01:23:08 $
    *
    * @(#)$Id: csrStyles.css,v 1.20 2015/09/06 01:23:08 weber Exp $
    *
    * These are the CSS Styles attributes for the HTML pages
    *
   */
   
   body {
   	font: normal 10pt auto  Arial, Helvetica, sans-serif;
   	margin: 0px;
           text-align: left;
           padding: 0px;
   	color: #4f6b72;
   	background-color: #e7e7e7;
   }
   
   a {
   	color: #c75f3e;
   	font: normal 10pt auto  Arial, Helvetica, sans-serif;
   
   
   
   }
   
   div {
   	font: normal 10pt auto  Arial, Helvetica, sans-serif;
   }
   
   table {
   	border-right: 1px solid #C1DAD7;
   	border-left: 1px solid #C1DAD7;
   	border-bottom: 1px solid #C1DAD7;
   	border-top: 1px solid #C1DAD7;
   	background-color: #fff;
   
   
   	border-collapse: collapse;
   	margin-top: 2px;
   	margin-bottom: 2px;
   }
   
   
   th {
   	font: bold 7pt  Arial, Helvetica, sans-serif;
   	color: #4f6b72;
   	border-right: 1px solid #C1DAD7;
   	border-left: 1px solid #C1DAD7;
   	border-bottom: 1px solid #C1DAD7;
   	border-top: 1px solid #C1DAD7;
   
   	letter-spacing: 1px;
   	text-align: left;
   	padding: 6px 6px 6px 12px;
   	background-color: #CAE8EA;
   }
   
   th.component {
           background-color: #FFCCFF;
   }
   
   th.addressmap {
           background-color: #CAE8EA;
   }
   
   th.register {
   	background-color: #CCFFCC;
   }
   
   th.group {
   	background-color: #FFFFCC;
   }
   
   th.union {
   	background-color: #CCCC00;
   }
   
   th.wideregister {
   	background-color: #FFCCCC;
   }
   
   th.memory {
   	background-color: #CCCCFF;
   }
   
   th.widememory {
   	background-color: #FF88FF;
   }
   
   th.submemory {
   	background-color: #CCCCFF;
   }
   
   th.field {
   	background-color: #CCFFFF;
   }
   
   
   td {
   	border-right: 1px solid #C1DAD7;
   	border-left: 1px solid #C1DAD7;
   	border-bottom: 1px solid #C1DAD7;
   	border-top: 1px solid #C1DAD7;
   	background-color: #fff;
   	padding: 6px 6px 6px 12px;
   	color: #4f6b72;
   	text-align: left;
   }
   
   td.noborder {
   	border-right: 0px none #C1DAD7;
   	border-left: 0px none #C1DAD7;
   	border-bottom: 0px none #C1DAD7;
   	border-top: 0px none #C1DAD7;
   	background-color: #FFF;
   	text-align: left;
   }
   
   .addrMapClass
   {
   }
   
   
   .addrMapContent
   {
   }
   
   .frdiv {
   	float: right;
   }
   
   .fldiv {
   	float: left;
   	margin-right: 10px;
   }
   
   .window 
   {
     background-color: white; 
     border-color:  #7BA7E1;
     border-style: solid; 
     border-width: 1px;
     margin: 0px;
     padding: 0px;
     position: absolute;
     visibility: hidden;
   }
   
   .windowTitleBar 
   {
     background-color: #7BA7E1;
     border-style: none;
     color: white;
     font: bold 11pt auto  Arial, Helvetica, sans-serif;	
     margin-left: 6px;
     margin-right: 6px;
   }
   
   .windowList 
   {
     background-color: white;
     border-style: none; 
     border-width: 0px;
     margin: 0px;
     padding: 2px;
     position: absolute;
     left: 10px;
     top: 100px;
     width: 100px;
     height: 200px;
     visibility: hidden;
   }
   
   .windowListArea 
   {
     background-color: white;
     border-style: none; 
     border-width: 0px;
     text-align: center;
     margin: 0px 0px 0px 0px;
     overflow: auto;
     
   }
  </style>
  <script type="text/javascript">
   /*
    * Copyright (c) SEMIFORE, INC. 2006-2018. All rights reserved.
    *
    * This software and documentation constitute an unpublished work and
    * contain valuable trade secrets and proprietary information belonging
    * to Semifore, Inc.  None of the foregoing material may be copied,
    * duplicated or disclosed without the express written permission of
    * Semifore, Inc.
    * SEMIFORE, INC. EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES CONCERNING
    * THIS SOFTWARE AND DOCUMENTATION, INCLUDING ANY WARRANTIES OF
    * MERCHANTABILITY AND/OR FITNESS FOR ANY PARTICULAR PURPOSE,
    * AND WARRANTIES OF PERFORMANCE, AND ANY WARRANTY THAT
    * MIGHT OTHERWISE ARISE FROM COURSE OF DEALING OR USAGE OF
    * TRADE. NO WARRANTY IS EITHER EXPRESS OR IMPLIED WITH RESPECT
    * TO THE USE OF THE SOFTWARE OR DOCUMENTATION.
    * Under no circumstances shall Semifore, Inc. be liable for incidental,
    * special, indirect, direct or consequential damages or loss of profits,
    * interruption of business, or related expenses which may arise from use
    * of this software or documentation, including but not limited to those
    * resulting from defects in software and/or documentation, or loss or
    * inaccuracy of data of any kind.
   */
   
   /*
    * csrJava.js
    *
    * $Revision: 1.75 $
    * $Date: 2018/02/22 02:35:02 $
    *
    * @(#)$Id: csrJava.js,v 1.75 2018/02/22 02:35:02 weber Exp $
    *
    * These are the Java Script functions for the HTML pages.
    *
   */
   
   var xmlDoc                   = 0;
   var debug                    = 0;
   var def_lookup_table         = new Array();
   var object_array             = new Array();
   var topDefinition_array      = new Array();
   var topObjectRefNames_array  = new Array();
   var definitions_array        = new Array();
   var csrNode_array            = new Array();
   var globalShowFileInfo       = false;
   var globalShowHeaderFileInfo = false;
   var globalShowEnumInfo       = false;
   var fileInfoDiv              = null;
   
   function csrNode() {
     this.referenceType = 0;
     this.referenceName = 0;
     this.definitionPtr = 0;
     this.objectIndex   = 0;
     this.divParent     = 0;
     this.divChild      = 0;
     this.visibility    = 0;
     this.addressMapWindow = 0;
     
     this.click = function() {
       if ( this.visibility == 0 )
       {
         //      alert('open ' + this.referenceName);
         printDefinition(this);
         this.visibility = 1;
         
         // window.location.hash = this.referenceName + 'Link';
         // if (mouseposy > 700 ) scrollBy(0,100);
       } else
       {
         //      alert('close' +  this.referenceName);
         this.divParent.removeChild(this.divChild);
         this.visibility = 0;
   
         //window.location.hash = this.referenceName + 'Link';
         
       }
     }
   
     this.expand = function() {
       if ( this.visibility == 0 )
       this.click();
     }
   
     this.collapse = function() {
       if (this.visibility == 1 )
       this.click();
     }
   
     this.showFileInfo = function () {
        return globalShowFileInfo;
     }
   
     this.showHeaderFileInfo = function () {
        return globalShowHeaderFileInfo;
     }
   
     this.showEnumInfo = function () {
        return globalShowEnumInfo;
     }
   }
   
   //debug alrets
   function alertd( msg ) 
   {
     if (debug) 
       alert(msg);
   }
   
   var mouseposx = 0;
   var mouseposy = 0;
   
   function getMousePos(e) {
     
   	if (!e) var e = window.event;
   	
   	if (e.pageX || e.pageY) 	{
   		mouseposx = e.pageX;
   		mouseposy = e.pageY;
   	}
   	else if (e.clientX || e.clientY) 	{
   		mouseposx = e.clientX + document.body.scrollLeft
   			+ document.documentElement.scrollLeft;
   		mouseposy = e.clientY + document.body.scrollTop
   			+ document.documentElement.scrollTop;
   	}
   }
   
   function redrawAll ()
   {
      var topObject;
   
      for (var i=0; i < topObjectRefNames_array.length; i++) {
         topObject = csrNodeLookup(i,topObjectRefNames_array[i]);
         if (topObject != null) {
            topObject.click();
            topObject.click();
         }
      }
   }
   
   function globalFileInfoCheckBox_click ()
   {
      var checkbox = document.getElementById('globalFileInfoCheckBox');
   
      if (checkbox != null) {
         globalShowFileInfo = checkbox.checked;
   
         if (globalShowFileInfo) {
            printFileInfo();
         }
         else {
            var docinfo = document.getElementById('docinfo');
            if ((docinfo != null) && (fileInfoDiv != null)) {
               docinfo.removeChild(fileInfoDiv);
            }
         }
         redrawAll();
      }
   }
   
   function globalHeaderFileInfoCheckBox_click ()
   {
      var checkbox = document.getElementById('globalHeaderFileInfoCheckBox');
   
      if (checkbox != null) {
         globalShowHeaderFileInfo = checkbox.checked;
         redrawAll();
      }
   }
   
   function globalEnumInfoCheckBox_click ()
   {
      var checkbox = document.getElementById('globalEnumInfoCheckBox');
   
      if (checkbox != null) {
         globalShowEnumInfo = checkbox.checked;
         redrawAll();
      }
   }
   
   //import XML
   function importXML(xmlId)
   {
      xmlDoc = document.getElementById(xmlId);
      if (xmlDoc) {
         init();
      }
   }
   
   
   //parser helpers
   function getNodes_tag(node, tag)
   {
      return node.getElementsByTagName('csr:' + tag);
   }
   
   function getNodeValue_tag(node, tag)
   {
      var nodelist;
   
      nodelist = node.getElementsByTagName('csr:' + tag);
      if (nodelist.length > 0) {
         if (nodelist[0].firstChild) {
            return nodelist[0].firstChild.nodeValue;
         }
         else {
            return '';
         }
      }
      else {
         return '';
      }
   }
   
   function getNodeValue(node)
   {
     for (var i=0; node[0].childNodes.length; i++ )
       {
         
         if (node[0].childNodes[i].nodeType != 1) continue;
         return node[0].childNodes[i].firstChild.nodeValue
   
       }
   }
   
   function getNodeValue_description(node) 
   {
     var description = getNodes_tag(node,'description');
   
     if (description.length < 1)
       return '';
   
     var ptags = getNodes_tag(description[0],'p');
     var ret_string = '';
     
     for (var i=0; i < ptags.length; i++) {
        if (ptags[i].firstChild) {
           ret_string += '<p>' + ptags[i].firstChild.nodeValue + '</p>';
        }
        else {
           ret_string += '<p></p>';
        }
     }
     
     return ret_string;
   }
   
   function getNodeValue_attributes(node)
   {
      var attributesTag = getNodes_tag(node,'attributes');
   
      if (attributesTag.length < 1)
         return '';
      var attributeTags = getNodes_tag(attributesTag[0],'attribute');
      var result = '';
      var i;
   
      for (i=0; i < attributeTags.length; i++) {
         if (attributeTags[i].firstChild) {
            result += attributeTags[i].firstChild.nodeValue + '<br>';
         }
      }
   
      return result;
   }
   
   function getNodeValue_fieldAttributes(node)
   {
      var attributesTag = getNodes_tag(node,'fieldAttributes');
   
      if (attributesTag.length < 1)
         return '';
      var attributeTags = getNodes_tag(attributesTag[0],'attribute');
      var result = '';
      var i;
   
      for (i=0; i < attributeTags.length; i++) {
         if (attributeTags[i].firstChild) {
            result += attributeTags[i].firstChild.nodeValue + '<br>';
         }
      }
   
      return result;
   }
   
   function init() 
   {
     setGlobals();
   
     if (globalShowFileInfo) {
        printFileInfo();
     }
     
     printTopObjects();
     
   }
   
   function printHeader() 
   {
     header = document.getElementById('docheader');
     //header.innerHTML = "Header Text Goes Here";
   }
   
   
   function printFooter() 
   {
     footer = document.getElementById('docfooter');
     //footer.innerHTML = "Footer Text Goes Here";
   }
   
   
   function setGlobals() 
   {
     var checkbox;
   
     alertd(xmlDoc);
   
     checkbox = document.getElementById('globalFileInfoCheckBox');
     if (checkbox != null) {
        globalShowFileInfo = checkbox.checked;
     }
     checkbox = document.getElementById('globalHeaderFileInfoCheckBox');
     if (checkbox != null) {
        globalShowHeaderFileInfo = checkbox.checked;
     }
     checkbox = document.getElementById('globalEnumInfoCheckBox');
     if (checkbox != null) {
        globalShowEnumInfo = checkbox.checked;
     }
   
     // get the object elements
     object_array = getNodes_tag(xmlDoc,'csrObject');
     alertd('number of object_array elements=' + object_array.length);
   
     // create 2D lookup table array
     for (var i=0; i < object_array.length; i++)
       {
         def_lookup_table[i] = new Object();
         csrNode_array[i] = new Object();
       }
   
     // get the top definition elements
     for (var i=0; i < object_array.length; i++ )
       {
         topDefinition_array[i] = getNodes_tag(object_array[i],'topDefinition'); 
       }
     alertd('number of topDefinition_array elements=' + topDefinition_array.length);
   
     // get the referenece names of the top level modules
     for (var i=0; i < topDefinition_array.length; i++)
       {
         topObjectRefNames_array[i] = getNodeValue(topDefinition_array[i]);
         alertd('topObjectRefNames_array[' + i + ']=' + topObjectRefNames_array[i]);
       }
     
      
     // get definition elements
     for (var i=0; i < object_array.length; i++) 
       {
         definitions_array[i] = getNodes_tag(object_array[i],'definition');
       }
     alertd('number of definitions_array element=' + definitions_array.length);
     //alertd('definitions_array[0] =' + definitions_array[0].length + ' elements');
   
     // populate the definitions lookup table
     for ( var i=0; i < object_array.length; i++) 
       {
         for (var j=0; j < definitions_array[i].length; j++)
   	{
   	  referenceName = getNodeValue_tag(definitions_array[i][j], "referenceName");
   	  referenceType = getNodeValue_tag(definitions_array[i][j], "referenceType");
   	  def_lookup_table[i][referenceName] = definitions_array[i][j];
   	  
   	  var csrNode_obj = new csrNode();
   
   	  csrNode_obj.referenceName = referenceName;
   	  csrNode_obj.referenceType = referenceType;
   	  csrNode_obj.definitionPtr = definitions_array[i][j];
   	  csrNode_obj.objectIndex   = i;
   	  
   	  csrNode_array[i][referenceName] = csrNode_obj;
   	}
       
       }
   }
   
   
   function printFileInfo()
   {
      var docinfo = document.getElementById('docinfo');
   
      if (docinfo != null) {
         var inputFilesNodes = getNodes_tag(xmlDoc,'inputFiles');
         var includedFilesNodes = getNodes_tag(xmlDoc,'includedFiles');
         var configurationFilesNodes = getNodes_tag(xmlDoc,'configurationFiles');
         var fileNodes;
         var filename;
         var fileversionNodes;
         var table;
         var body;
         var row;
         var cell;
   
         fileInfoDiv = document.createElement('DIV');
   
         if (inputFilesNodes.length > 0) {
            table = document.createElement('TABLE');
            body = document.createElement('TBODY');
            row = document.createElement('TR');
            cell = document.createElement('TD');
            cell.innerHTML = 'Input Filename';
            row.appendChild(cell);
            cell = document.createElement('TD');
            cell.innerHTML = 'Version';
            row.appendChild(cell);
            body.appendChild(row);
            fileNodes = getNodes_tag(inputFilesNodes[0],'file');
            for (var i = 0; i < fileNodes.length; i++) {
               filename = getNodeValue_tag(fileNodes[i],'filename');
               if (filename != '') {
                  row = document.createElement('TR');
                  cell = document.createElement('TD');
                  cell.innerHTML = filename;
                  row.appendChild(cell);
                  fileversion = getNodeValue_tag(fileNodes[i],'fileversion');
                  if (fileversion != '') {
                     cell = document.createElement('TD');
                     cell.innerHTML = fileversion;
                     row.appendChild(cell);
                  }
                  body.appendChild(row);
               }
            }
            table.appendChild(body);
            fileInfoDiv.appendChild(table);
         }
   
         if (includedFilesNodes.length > 0) {
            table = document.createElement('TABLE');
            body = document.createElement('TBODY');
            row = document.createElement('TR');
            cell = document.createElement('TD');
            cell.innerHTML = 'Included Filename';
            row.appendChild(cell);
            cell = document.createElement('TD');
            cell.innerHTML = 'Version';
            row.appendChild(cell);
            body.appendChild(row);
            fileNodes = getNodes_tag(includedFilesNodes[0],'file');
            for (var i = 0; i < fileNodes.length; i++) {
               filename = getNodeValue_tag(fileNodes[i],'filename');
               if (filename != '') {
                  row = document.createElement('TR');
                  cell = document.createElement('TD');
                  cell.innerHTML = filename;
                  row.appendChild(cell);
                  fileversion = getNodeValue_tag(fileNodes[i],'fileversion');
                  if (fileversion != '') {
                     cell = document.createElement('TD');
                     cell.innerHTML = fileversion;
                     row.appendChild(cell);
                  }
                  body.appendChild(row);
               }
            }
            table.appendChild(body);
            fileInfoDiv.appendChild(table);
         }
   
         if (configurationFilesNodes.length > 0) {
            table = document.createElement('TABLE');
            body = document.createElement('TBODY');
            row = document.createElement('TR');
            cell = document.createElement('TD');
            cell.innerHTML = 'Configuration Filename';
            row.appendChild(cell);
            cell = document.createElement('TD');
            cell.innerHTML = 'Version';
            row.appendChild(cell);
            body.appendChild(row);
            fileNodes = getNodes_tag(configurationFilesNodes[0],'file');
            for (var i = 0; i < fileNodes.length; i++) {
               filename = getNodeValue_tag(fileNodes[i],'filename');
               if (filename != '') {
                  row = document.createElement('TR');
                  cell = document.createElement('TD');
                  cell.innerHTML = filename;
                  row.appendChild(cell);
                  fileversion = getNodeValue_tag(fileNodes[i],'fileversion');
                  if (fileversion != '') {
                     cell = document.createElement('TD');
                     cell.innerHTML = fileversion;
                     row.appendChild(cell);
                  }
                  body.appendChild(row);
               }
            }
            table.appendChild(body);
            fileInfoDiv.appendChild(table);
         }
   
         docinfo.appendChild(fileInfoDiv);
      }
   }
   
   function printTopObjects()
   {
     var csrNode;
     //print top level modules
     for ( var i=0; i < topObjectRefNames_array.length; i++)
       {
         csrNode = csrNodeLookup(i,topObjectRefNames_array[i]);
         if (csrNode.referenceType == 'component') {
            printTopComponentTable(csrNode);
         }
         else {
            printTopAddressmapTable(csrNode);
         }
         csrNode.expand();
       }
   }
   
   function csrNodeLookup(objectIndex, referenceName)
   {
      return csrNode_array[objectIndex][referenceName];
   }
   
   function printDefinition(csrNode)
   {
     
     referenceType = csrNode.referenceType;
   
     //case  
     switch (referenceType) 
       {
       case "component":
         printComponentDefinition(csrNode);
         break;
       case "addressmap":
         printAddressmapDefinition(csrNode);
         break;
       case "group":
         printGroupDefinition(csrNode);
         break;
       case "union":
         printUnionDefinition(csrNode);
         break;
       case "register":
         printRegisterDefinition(csrNode);
         break;
       case "wideregister":
         printWideRegisterDefinition(csrNode);
         break;
       case "memory":
         printMemoryDefinition(csrNode);
         break;
       case "widememory":
         printWideMemoryDefinition(csrNode);
         break;
       default:
         alertd('No default referenceType!');
       }
   }
   
   function printLeafDefinition(csrNode) 
   {
     referenceName_array = csrNode.referenceName.split(".");
   
     //print the def top down
     var parent_ref = '';
     for( var i = 0; i < referenceName_array.length; i++ )
       {
         var refName    = parent_ref + referenceName_array[i];
         var csrNode = csrNodeLookup(csrNode.objectIndex, refName);
         //if ( csrNodeObj.visibility == 0 )
         csrNode.expand();
         parent_ref = refName + '.';
       }
   
     //jump the window the the leaf link
     window.location.hash = '#' + csrNode.referenceName + 'Link';
   
     //move the address map so it remains onscreen
     var parent_ref = '';
     for( var i = 0; i < referenceName_array.length; i++ )
       {
         var refName    = parent_ref + referenceName_array[i];
         var csrNode = csrNodeLookup(csrNode.objectIndex, refName);
         //if ( csrNodeObj.visibility == 0 )
         if (csrNode.addressMapWindow) {
            csrNode.addressMapWindow.window.style.top =
               document.body.scrollTop + 25; 
         }
         parent_ref = refName + '.';
       }
   
   
     //highlight the div
     //highLightDiv(csrNode.referenceName);
     unhighLightDiv(csrNode.referenceName);
   
   }
   
   
   function printTopComponentTable(csrNode)
   {
   
     var xmlNode = csrNode.definitionPtr;
     //div to enclose module
     var moduleDiv     = document.createElement('DIV');
     var referenceName = csrNode.referenceName;
     var referenceType = csrNode.referenceType;
     var identifier    = getNodeValue_tag(xmlNode,"identifier");
   
     //set the div ID to the referenceName
     moduleDiv.id      = referenceName;
   
     csrNode.divParent = moduleDiv;
   
   
     var tableEl = document.createElement('TABLE');
     //  tableEl.setAttribute('cellPadding',5);
     //  tableEl.setAttribute('border',1);
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
     var row = document.createElement('TR');
   
     var container     = document.createElement('TH');
     var theData       = document.createElement("div");
     theData.innerHTML = referenceType; 
     container.appendChild(theData);
     container.className = referenceType;
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'Link';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'Link" onclick="csrNodeLookup(' + csrNode.objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'ExpandAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'ExpandAllLink" onclick="expandAllNodes(' + csrNode.objectIndex + ');">' + 'expand all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   	
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'CollapseAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'CollapseAllLink" onclick="collapseAllNodes(' + csrNode.objectIndex + ');">' + 'collapse all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     tmp.appendChild(row);
   
     //add elements to DOM
     moduleDiv.appendChild(tableEl);
     document.getElementById('docroot').appendChild(moduleDiv);
   }
   
   
   function printTopAddressmapTable(csrNode)
   {
   
     var xmlNode = csrNode.definitionPtr;
     //div to enclose module
     var moduleDiv     = document.createElement('DIV');
     var referenceName = csrNode.referenceName;
     var referenceType = csrNode.referenceType;
     var identifier    = getNodeValue_tag(xmlNode,"identifier");
   
     //set the div ID to the referenceName
     moduleDiv.id      = referenceName;
   
     csrNode.divParent = moduleDiv;
   
   
     var tableEl = document.createElement('TABLE');
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
     var row = document.createElement('TR');
   
     var container     = document.createElement('TH');
     var theData       = document.createElement("div");
     theData.innerHTML = referenceType; 
     container.appendChild(theData);
     container.className = csrNode.referenceType;
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'Link';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'Link" onclick="csrNodeLookup(' + csrNode.objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'AddrMapLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'AddrMapLink" onclick="printAddressMap(' + csrNode.objectIndex + ',\'' + referenceName + '\');">' + 'address map' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
     
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'ExpandAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'ExpandAllLink" onclick="expandAllNodes(' + csrNode.objectIndex + ');">' + 'expand all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   	
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'CollapseAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'CollapseAllLink" onclick="collapseAllNodes(' + csrNode.objectIndex + ');">' + 'collapse all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     tmp.appendChild(row);
   
     //add elements to DOM
     moduleDiv.appendChild(tableEl);
     document.getElementById('docroot').appendChild(moduleDiv);
   }
   
   
   function printComponentDefinition(csrNode) 
   {
     var xmlNode = csrNode.definitionPtr;
     var componentDefContentDiv = document.createElement('DIV');
     componentDefContentDiv.style.marginLeft = "25px";
     componentDefContentDiv.id = csrNode.divParent.id+ 'DefContentDiv';
   
     csrNode.divChild = componentDefContentDiv;
   
     var identifier          = getNodeValue_tag(xmlNode,"identifier");
     var title               = getNodeValue_tag(xmlNode,"title");
     var description         = getNodeValue_description(xmlNode);
     var filename            = getNodeValue_tag(xmlNode,"filename");
     var linenumber          = getNodeValue_tag(xmlNode,"linenumber");
     var attributes          = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        if (filename != '') {
           tableData_array['Filename'] = filename;
        }
        if (linenumber != '') {
           tableData_array['Linenumber'] = linenumber;
        }
     }
     printRefInfoTable( tableData_array, componentDefContentDiv, csrNode);
     
     csrNode.divParent.appendChild( componentDefContentDiv );
   
     printComponentReference_links( csrNode );
   
   }
   
   function printAddressmapDefinition(csrNode) 
   {
     var xmlNode = csrNode.definitionPtr;
     var moduleDefContentDiv = document.createElement('DIV');
     moduleDefContentDiv.style.marginLeft = "25px";
     //moduleDefContentDiv.id = domParentNode.id + 'DefContentDiv';
     moduleDefContentDiv.id = csrNode.divParent.id+ 'DefContentDiv';
   
     csrNode.divChild = moduleDefContentDiv;
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var addressmapReference =
                           getNodeValue_tag(xmlNode,"addressmapReference");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var attributes      = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (addressmapReference != '') {
        tableData_array['Reference']  = addressmapReference;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        if (filename != '') {
           tableData_array['Filename'] = filename;
        }
        if (linenumber != '') {
           tableData_array['Linenumber'] = linenumber;
        }
     }
     if (csrNode.showHeaderFileInfo()) {
        if (addressMacro != '') {
           tableData_array['Address Macro'] = addressMacro;
        }
        if (offsetMacro != '') {
           tableData_array['Offset Macro'] = offsetMacro;
        }
        if (typeName != '') {
           tableData_array['Type Name'] = typeName;
        }
     }
   
     printRefInfoTable( tableData_array, moduleDefContentDiv, csrNode);
     
     csrNode.divParent.appendChild( moduleDefContentDiv );
   
     printReference_links( csrNode );
   
   }
   
   
   function printReference_links(csrNode) {
   
    
     var objectIndex = csrNode.objectIndex;
     xmlNode         = csrNode.definitionPtr;
   
     var references = getNodes_tag(xmlNode,'reference');
   
     for (var i=0; i < references.length; i++ )
       {
         
         var referenceType = getNodeValue_tag(references[i],"referenceType");
         var referenceName = getNodeValue_tag(references[i],"referenceName");
   
         referencedCsrNode = csrNodeLookup(objectIndex, referenceName);
         var identifier    =
             getNodeValue_tag(referencedCsrNode.definitionPtr,"identifier");
   
         var referenceDiv  = document.createElement('DIV');
         referenceDiv.id = referenceName;
         var tableData_array = new Array();
   
         tableData_array[referenceType] = '<a id="' + referenceName + 'Link" name="'+ referenceName + 'Link" ' + 'href="javascript:void(0);" onclick="csrNodeLookup(' + objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
   
         //set parent of referenced node
         referencedCsrNode.divParent = referenceDiv;
   
         printRefInfoTable( tableData_array, referenceDiv, referencedCsrNode);
   
         csrNode.divChild.appendChild(referenceDiv);
     
         if ( referencedCsrNode.visibility == 1 )
   	printDefinition(referencedCsrNode);
       }
   }
   
   
   function printComponentReference_links(csrNode) {
   
    
     var objectIndex = csrNode.objectIndex;
     xmlNode         = csrNode.definitionPtr;
     var table;
     var body;
     var row;
     var cell;
     var theData;
     var theLink;
   
     var references = getNodes_tag(xmlNode,'reference');
   
     for (var i=0; i < references.length; i++ )
       {
         
         var referenceType = getNodeValue_tag(references[i],"referenceType");
         var referenceName = getNodeValue_tag(references[i],"referenceName");
   
         referencedCsrNode = csrNodeLookup(objectIndex, referenceName);
         var identifier    =
             getNodeValue_tag(referencedCsrNode.definitionPtr,"identifier");
   
         var referenceDiv  = document.createElement('DIV');
         referenceDiv.id = referenceName;
         var tableData_array = new Array();
   
         table = document.createElement('TABLE');
         body = document.createElement('TBODY');
         row = document.createElement('TR');
   
         cell              = document.createElement('TH');
         theData           = document.createElement("div");
         theData.innerHTML = referenceType; 
         cell.appendChild(theData);
         cell.className = referenceType;
         row.appendChild(cell);
   
         cell              = document.createElement('TD');
         theLink           = document.createElement("div");
         theLink.id        = referenceName + 'Link';
         theLink.innerHTML = '<a id="' + referenceName + 'Link" href="javascript:void(0);" name="' + referenceName + 'Link" onclick="csrNodeLookup(' + csrNode.objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
         cell.appendChild(theLink) 
         row.appendChild(cell);
   
         cell              = document.createElement('TD');
         theLink           = document.createElement("div");
         theLink.id        = referenceName + 'AddrMapLink';
         theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'AddrMapLink" onclick="printAddressMap(' + csrNode.objectIndex + ',\'' + referenceName + '\');">' + 'address map' + '</a>';
         cell.appendChild(theLink) 
         row.appendChild(cell);
   
         body.appendChild(row);
         table.appendChild(body);
         referenceDiv.appendChild(table);
   
         //set parent of referenced node
         referencedCsrNode.divParent = referenceDiv;
   
         csrNode.divChild.appendChild(referenceDiv);
     
         if ( referencedCsrNode.visibility == 1 )
   	printDefinition(referencedCsrNode);
       }
   }
   
   function printGroupDefinition(csrNode)
   {
   
     var groupReferenceName        = csrNode.referenceName;
     var groupParentDiv            = document.getElementById(groupReferenceName);
     
     csrNode.divParent = groupParentDiv;
     var xmlNode = csrNode.definitionPtr;
   
     var groupDiv                  = document.createElement('DIV');
     groupDiv.id               = groupParentDiv.id + "child";
     groupDiv.style.marginLeft = "25px";
     
     csrNode.divChild = groupDiv;
   
     groupParentDiv.appendChild(groupDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayMax        = getNodeValue_tag(xmlNode,"arrayMax");
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']   = filename;
        tableData_array['Linenumber'] = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, groupDiv, csrNode);
   
   
     printReference_links(csrNode);
   
   }
   
   function printUnionDefinition(csrNode)
   {
   
     var unionReferenceName        = csrNode.referenceName;
     var unionParentDiv            = document.getElementById(unionReferenceName);
     
     csrNode.divParent = unionParentDiv;
     var xmlNode = csrNode.definitionPtr;
   
     var unionDiv                  = document.createElement('DIV');
     unionDiv.id               = unionParentDiv.id + "child";
     unionDiv.style.marginLeft = "25px";
     
     csrNode.divChild = unionDiv;
   
     unionParentDiv.appendChild(unionDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayMax        = getNodeValue_tag(xmlNode,"arrayMax");
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
       tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']   = filename;
        tableData_array['Linenumber'] = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, unionDiv, csrNode);
   
     printReference_links(csrNode);
   
   }
   
   function printRegisterDefinition(csrNode) 
   {
     var csrReferenceName        = csrNode.referenceName;
     var csrParentDiv            = document.getElementById(csrReferenceName);
     
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = csrParentDiv;
   
     var csrDiv                  = document.createElement('DIV');
     csrDiv.id               = csrParentDiv.id + "child";
     csrDiv.style.marginLeft = "25px";
   
     csrNode.divChild = csrDiv;
     
     csrParentDiv.appendChild(csrDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var aliasOf         = getNodeValue_tag(xmlNode,"aliasOf");
     var aliases         = getNodes_tag(xmlNode,'aliases');
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var resetValue      = getNodeValue_tag(xmlNode,"registerResetValue");
     var resetMask       = getNodeValue_tag(xmlNode,"registerResetMask");
     var atomicAccess    = getNodeValue_tag(xmlNode,"atomicAccess");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var isVolatile      = getNodeValue_tag(xmlNode,"volatile");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (aliasOf != '') {
        tableData_array['Alias Of'] = '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + csrNode.objectIndex + ',\'' + aliasOf + '\'));">' + aliasOf + '</a>';
     }
     if (aliases.length > 0) {
        var aliasList = getNodes_tag(aliases[0],'alias');
        var aliasesString = '';
        var aliasValue;
        if (aliasList[0].firstChild) {
              aliasValue = aliasList[0].firstChild.nodeValue;
              aliasesString += '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + csrNode.objectIndex + ',\'' + aliasValue + '\'));">' + aliasValue + '</a>';
        }
        for ( var i=1; i < aliasList.length; i++ ) {
           if (aliasList[i].firstChild) {
              aliasValue = aliasList[i].firstChild.nodeValue;
              aliasesString += '<br>';
              aliasesString += '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + csrNode.objectIndex + ',\'' + aliasValue + '\'));">' + aliasValue + '</a>';
           }
        }
        tableData_array['Aliases'] = aliasesString;
     }
     if (isVolatile != '') {
        tableData_array['Volatile'] = ((isVolatile == 'true') ? '1': '0');
     }
     if (resetValue != '') {
        tableData_array['Reset Value'] = resetValue;
     }
     if ((resetValue != '') && (resetMask != '')) {
        tableData_array['Reset Mask'] = resetMask;
     }
     if (atomicAccess != '') {
        tableData_array['Atomic Access'] = atomicAccess;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, csrDiv, csrNode);
     
     printCsrBitFields( csrNode );
   
   }
   
   function printCsrBitFields( csrNode )
   {
     var xmlNode = csrNode.definitionPtr;
    
     var tableEl = document.createElement('TABLE');
     //  tableEl.setAttribute('cellPadding',5);
     //  tableEl.setAttribute('border',1);
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
   
     var fieldsHaveClockDomains =
        (getNodeValue_tag(xmlNode, "clockDomains") == 'true');
     var fieldsHaveSynchronizer =
        (getNodeValue_tag(xmlNode, "synchronizers") == 'true');
     var fieldsHaveAttributes =
        (getNodeValue_tag(xmlNode, "fieldsHaveAttributes") == 'true');
     var headers;
   
   //Header Row
     headers = ['Identifier', 'Title', 'Bit', 'Access', 'Reset'];
     if (fieldsHaveClockDomains) {
        headers.push('Clock Domain');
     }
     if (fieldsHaveSynchronizer) {
        headers.push('Synchronizer');
     }
     if (fieldsHaveAttributes) {
        headers.push('Attributes');
     }
     headers.push('Description');
   
     var row           = document.createElement('TR');
     for ( var i=0; i<headers.length; i++ ) 
       {
        
         var container     = document.createElement('TH');
         var theData       = document.createElement('DIV');
         theData.innerHTML = headers[i];
         container.className = csrNode.referenceType;
         container.appendChild(theData);
         row.appendChild(container);
       }
     tmp.appendChild(row);
   
     var bitfields = getNodes_tag(xmlNode,'bitfield');
   
     
   
     for ( var i=0; i < bitfields.length; i++ )
       {
         var identifier  = getNodeValue_tag(bitfields[i],"identifier");
         var title       = getNodeValue_tag(bitfields[i],"title");
         var msb         = getNodeValue_tag(bitfields[i],"msb");
         var lsb         = getNodeValue_tag(bitfields[i],"lsb");
   
         if (msb == lsb) 
   	var bit         = '[' + msb + ']';
         else 
   	var bit         = '[' + msb + ':' + lsb +']';
         
   
         var access      = getNodeValue_tag(bitfields[i],"access");
         var reset       = getNodeValue_tag(bitfields[i],"resetValue");
         var description = getNodeValue_description(bitfields[i]);
         var attributes  = getNodeValue_fieldAttributes(bitfields[i]);
   
         var clockDomain    = getNodeValue_tag(bitfields[i],"clockDomain");
         var synchronizer   = getNodeValue_tag(bitfields[i],"synchronizer");
   
         var widthMacro     = getNodeValue_tag(bitfields[i],"widthMacro");
         var msbMacro       = getNodeValue_tag(bitfields[i],"msbMacro");
         var lsbMacro       = getNodeValue_tag(bitfields[i],"lsbMacro");
         var rangeMacro     = getNodeValue_tag(bitfields[i],"rangeMacro");
         var resetMacro     = getNodeValue_tag(bitfields[i],"resetMacro");
         var getMacro       = getNodeValue_tag(bitfields[i],"getMacro");
         var setMacro       = getNodeValue_tag(bitfields[i],"setMacro");
   
         var filename       = getNodeValue_tag(bitfields[i],"filename");
         var linenumber     = getNodeValue_tag(bitfields[i],"linenumber");
         var enums          = getNodes_tag(bitfields[i], "enumeration");
   
         var row_data;
   
         row_data = [identifier, title, bit, access.toUpperCase(), reset];
         if (fieldsHaveClockDomains) {
            row_data.push(clockDomain);
         }
         if (fieldsHaveSynchronizer) {
            row_data.push(synchronizer);
         }
         if (fieldsHaveAttributes) {
            row_data.push(attributes);
         }
         row_data.push(description);
         row         = document.createElement('TR');
         
         for ( var j=0; j<row_data.length; j++ ) {
            var container     = document.createElement('TD');
            var theData       = document.createElement('DIV');
            theData.innerHTML = row_data[j];
            container.appendChild(theData);
            row.appendChild(container);
         }
         tmp.appendChild(row);
   
         //FIX ME SNPS title check not cool (there for reserved fields)
         if (
            (
               csrNode.showFileInfo() ||
               csrNode.showHeaderFileInfo() ||
               (csrNode.showEnumInfo() && enums && (enums.length > 0))
               ) &&
            (title != "-") &&
            (csrNode.referenceType != 'wideregister')
            ) {
            row         = document.createElement('TR');
            var container     = document.createElement('TD');
            container.colSpan = row_data.length;
            container.style.backgroundColor = "#e7e7e7";
           
            if (csrNode.showFileInfo()) {
              var tableData_array = new Array();
              var theData       = document.createElement('DIV');
              theData.className = "fldiv";
              tableData_array['Filename']   = filename;
              tableData_array['Linenumber'] = linenumber;
              printRefInfoTable(tableData_array, theData, csrNode);
              container.appendChild(theData);
            }
   
            if (csrNode.showHeaderFileInfo()) {
              var tableData_array = new Array();
              var theData       = document.createElement('DIV');
              theData.className = "fldiv";
              tableData_array['Width Macro']   = widthMacro;
              tableData_array['Range Macro']   = rangeMacro;
              tableData_array['Msb Macro']     = msbMacro;
              tableData_array['Lsb Macro']     = lsbMacro;
              tableData_array['Reset Macro']   = resetMacro;
              tableData_array['Set Macro']     = setMacro;
              tableData_array['Get Macro']     = getMacro;
              printRefInfoTable(tableData_array, theData, csrNode);
              container.appendChild(theData);
            }
   
            if (csrNode.showEnumInfo() && enums && (enums.length > 0)) {
              var enumDiv = printFieldEnumTable(csrNode, enums);
              container.appendChild(enumDiv);
            }
   
            row.appendChild(container);
   
            tmp.appendChild(row);
         }
         
   
         
       }
     
     csrNode.divChild.appendChild(tableEl);
     
   }
   
   function printFieldEnumTable( csrNode, enums )
   {
     var enumDiv       = document.createElement('DIV');
     enumDiv.className = "fldiv";
     var table = document.createElement('TABLE');
     var body = document.createElement('TBODY');
   
     var titles = (getNodeValue_tag(enums[0], "titles") == 'true');
     var descriptions = (getNodeValue_tag(enums[0], "descriptions") == 'true');
     var hasPartialAccess =
        (getNodeValue_tag(enums[0], "enumeratorsHavePartialAccess") == 'true');
   
     var headerCells = [];
     if (titles) {
        headerCells.push('Title');
     }
     headerCells.push('Identifier');
     headerCells.push('Value');
     if (hasPartialAccess) {
        headerCells.push('Access')
     }
     if (descriptions) {
        headerCells.push('Description')
     }
   
     var headerRow = document.createElement('TR');
     for ( var i=0; i < headerCells.length; i++ ) {
       var container     = document.createElement('TH');
       var theData       = document.createElement('DIV');
       theData.innerHTML = headerCells[i];
       container.appendChild(theData);
       container.className = csrNode.referenceType;
       container.className = 'field';
       headerRow.appendChild(container);
     }
     body.appendChild(headerRow);
   
     var enumerators = getNodes_tag(enums[0], "enumerator");
     for (var e=0; e < enumerators.length; e++) {
       var row = document.createElement('TR');
       var identifier = getNodeValue_tag(enumerators[e], "identifier");
       var value = getNodeValue_tag(enumerators[e], "value");
       var title;
       var description;
       var access;
       var cells = [];
       if (titles) {
         title = getNodeValue_tag(enumerators[e], "title");
         cells.push(title);
       }
       cells.push(identifier);
       cells.push(value);
       if (hasPartialAccess) {
         access = getNodeValue_tag(enumerators[e], "enumeratorAccess");
         cells.push(access);
       }
       if (descriptions) {
         description = getNodeValue_tag(enumerators[e], "description");
         cells.push(description);
       }
         
       for ( var i=0; i < cells.length; i++ ) {
         var container     = document.createElement('TD');
         var theData       = document.createElement('DIV');
         theData.innerHTML = cells[i];
         container.appendChild(theData);
         row.appendChild(container);
       }
       body.appendChild(row);
     }
   
     table.appendChild(body);
     enumDiv.appendChild(table);
     return enumDiv;
   }
   
   function printWideRegisterDefinition( csrNode )
   {
     var csrReferenceName        = csrNode.referenceName;
     var csrParentDiv            = document.getElementById(csrReferenceName);
     
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = csrParentDiv;
   
     var csrDiv                  = document.createElement('DIV');
     csrDiv.id               = csrParentDiv.id + "child";
     csrDiv.style.marginLeft = "25px";
   
     csrNode.divChild = csrDiv;
     
     csrParentDiv.appendChild(csrDiv);
   
     
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var resetValue      = getNodeValue_tag(xmlNode,"resetValue");
     var atomicAccess    = getNodeValue_tag(xmlNode,"atomicAccess");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var isVolatile      = getNodeValue_tag(xmlNode,"volatile");
     var attributes      = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier'] = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions']     = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (isVolatile != '') {
        tableData_array['Volatile'] = ((isVolatile == 'true') ? "1": "0");
     }
     if (resetValue != '') {
        tableData_array['Reset Value'] = resetValue;
     }
     if (atomicAccess != '') {
        tableData_array['Atomic Access'] = atomicAccess;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, csrDiv, csrNode);
     
     printCsrBitFields( csrNode );
   
     printReference_links( csrNode );
     
   
   }
   
   function printMemoryDefinition(csrNode) 
   {
     var memoryReferenceName = csrNode.referenceName;
     var memoryParentDiv     = document.getElementById(memoryReferenceName);
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = memoryParentDiv;
   
     var memoryDiv              = document.createElement('DIV');
   
     memoryDiv.id               = memoryParentDiv.id + "child";
     memoryDiv.style.marginLeft = "25px";
     csrNode.divChild = memoryDiv;
     memoryParentDiv.appendChild(memoryDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var resetValue      = getNodeValue_tag(xmlNode,"resetValue");
     var resetMask       = getNodeValue_tag(xmlNode,"resetMask");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var memoryWidth     = getNodeValue_tag(xmlNode,"memoryWidth");
     var memoryWordCount = getNodeValue_tag(xmlNode,"memoryWordCount");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (memoryWidth != '') {
        tableData_array['Width'] = memoryWidth;
     }
     if (memoryWordCount != '') {
        tableData_array['Word Count'] = memoryWordCount;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (resetValue != '') {
        tableData_array['Reset Value'] = resetValue;
     }
     if ((resetValue != '') && (resetMask != '')) {
        tableData_array['Reset Mask'] = resetMask;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, memoryDiv, csrNode);
   
     printReference_links(csrNode);
   }
   
   function printWideMemoryDefinition( csrNode )
   {
     var csrReferenceName        = csrNode.referenceName;
     var csrParentDiv            = document.getElementById(csrReferenceName);
     
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = csrParentDiv;
   
     var csrDiv                  = document.createElement('DIV');
     csrDiv.id               = csrParentDiv.id + "child";
     csrDiv.style.marginLeft = "25px";
   
     csrNode.divChild = csrDiv;
     
     csrParentDiv.appendChild(csrDiv);
   
     
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var atomicAccess    = getNodeValue_tag(xmlNode,"atomicAccess");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var memoryWidth     = getNodeValue_tag(xmlNode,"memoryWidth");
     var memoryWordCount = getNodeValue_tag(xmlNode,"memoryWordCount");
     var attributes      = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier'] = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions']     = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (memoryWidth != '') {
        tableData_array['Width'] = memoryWidth;
     }
     if (memoryWordCount != '') {
        tableData_array['Word Count'] = memoryWordCount;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (atomicAccess != '') {
        tableData_array['Atomic Access'] = atomicAccess;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, csrDiv, csrNode);
     
     printReference_links( csrNode );
   
   }
   
   
   function printRefInfoTable( refArray, domParentNode, csrNode ) 
   {
     var tableEl = document.createElement('TABLE');
     //  tableEl.setAttribute('cellPadding',5);
     //  tableEl.setAttribute('border',1);
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
   
   
     for ( var type in refArray )
       {
         var row = document.createElement('TR');
         
         //headings
         var container = document.createElement('TH');
         //     var theData   = document.createTextNode(node);
         var theData = document.createElement('DIV');
         theData.innerHTML = type;
   
         container.className = csrNode.referenceType;
   
         container.appendChild(theData);
         row.appendChild(container);
         
         //values
         container     = document.createElement('TD');
         container.className = "noborder";
         //      theData       = document.createTextNode(refArray[type]);
         var theData = document.createElement('DIV');
         theData.innerHTML = refArray[type];
   
         container.appendChild(theData);
         row.appendChild(container);
         
         tmp.appendChild(row);
       }
     
     domParentNode.appendChild(tableEl);
   }
   
   function printAddressMap(objectIndex, referenceName)
   {
     var csrNode;
    
     csrNode = csrNodeLookup(objectIndex, referenceName);
   
     //if window is already open, close it
     if (csrNode.addressMapWindow) {
       if (csrNode.addressMapWindow.opened)
         return;
       else csrNode.addressMapWindow.open()
     }
   
     csrNode.addressMapWindow = new Window( document.body.clientWidth - 625, 25, 600, 400, 'AddrMap' + objectIndex );
   
     var addrMapDiv       = document.createElement('DIV');
     addrMapDiv.id        = 'AddrMap' + objectIndex;
     addrMapDiv.style.marginLeft = "10px";
     addrMapDiv.style.marginRight = "10px";
     addrMapDiv.style.marginTop = "10px";
     addrMapDiv.style.marginBottom = "10px";
   
     
     csrNode.addressMapWindow.changeTitle( 'Address Map for ' + referenceName );
   
     addressMapEntries = getNodes_tag(csrNode.definitionPtr,'addressMapEntry');
   
     alertd('addressMapEntries=' + addressMapEntries.length);
   
     var tableEl = document.createElement('TABLE');
     tableEl.width = "550px";
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
   
     var headers = ['Address', 'Instance Name'];
   
      var row           = document.createElement('TR');
     for ( var i=0; i<headers.length; i++ ) 
       {
         var container        = document.createElement('TH');
         var theData          = document.createElement('DIV');
         theData.innerHTML    = headers[i];
         container.appendChild(theData);
         row.appendChild(container);
       }
     tmp.appendChild(row);
   
   
     for ( var i=0; i < addressMapEntries.length; i++)
       {
         var print = false;
         var referenceName = getNodeValue_tag(addressMapEntries[i],"referenceName");
         var instanceName  = getNodeValue_tag(addressMapEntries[i],"instanceName");
         var referencedObj = csrNodeLookup(objectIndex, referenceName);
   
   
         var addressLow    = getNodeValue_tag(addressMapEntries[i],"addressLow");
         var addressHigh   = getNodeValue_tag(addressMapEntries[i],"addressHigh");
         
         if (addressLow == addressHigh) 
   	var addressRange = addressHigh;
         else
   	var addressRange = addressLow + ' - ' + addressHigh;
         
         if ( referencedObj ) 
   	{
   	  if (
                (referencedObj.referenceType == "register") ||
                (referencedObj.referenceType == "wideregister") ||
                (referencedObj.referenceType == "memory") ||
                (referencedObj.referenceType == "widememory")
             )
   	    {
   	      print = true;
   	      referenceName = '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + objectIndex + ',\'' + referenceName + '\'));">' + instanceName + '</a>';
   	    }
   	}
         else if ( referenceName == '' )
   	{
   	print = true;
   	referenceName = 'reserved';
   	}
   
         if ( print ) 
   	{
   	  var row_data = [ addressRange, referenceName];
   	  row          = document.createElement('TR');
   	  
   	  for ( var j=0; j<row_data.length; j++ ) 
   	    {
   	      var container     = document.createElement('TD');
   	      var theData       = document.createElement('DIV');
   	      theData.innerHTML = row_data[j];
   	      container.appendChild(theData);
   	      row.appendChild(container);
   	    }
   	  tmp.appendChild(row);
   	}
       }
   
     addrMapDiv.appendChild(tableEl);
   
     csrNode.addressMapWindow.appendDomEl(addrMapDiv);
     csrNode.addressMapWindow.open();
   }
   
   
   //expand nodes
   function expandAllNodes( objectIndex )
   {
     for ( var obj in csrNode_array[objectIndex] )
       {  
         var csrNodeObj = csrNodeLookup(objectIndex,obj);
         csrNodeObj.expand();
       }
   }
   
   function collapseAllNodes( objectIndex )
   {
      for ( var obj in csrNode_array[objectIndex] )
       {  
         var csrNodeObj = csrNodeLookup(objectIndex,obj);
         csrNodeObj.collapse();
       }
   }
   
   // Graphics Functions
   
   function highLightDiv( id )
   {
     fade(0xe7, 0xe7, 0xe7, 0xff, 0xff, 0x33, 100, id);  
   }
   
   function unhighLightDiv( id )
   {
     fade(0xff, 0xff, 0x33, 0xe7, 0xe7, 0xe7, 100, id);
   }
   
   function makearray(n)
   {
     this.length = n;
     for(var i = 1; i <= n; i++)
       this[i] = 0;
     return this;
   }
   
   hexa = new makearray(16);
   
   for(var i = 0; i < 10; i++) 
        hexa[i] = i;
   hexa[10]="a"; hexa[11]="b"; hexa[12]="c";
   hexa[13]="d"; hexa[14]="e"; hexa[15]="f";
   
   function hex(i)
   {
     if (i < 0) return "00";
     else if (i >255) return "ff";
     else return "" + hexa[Math.floor(i/16)] + hexa[i%16];
   }
   
   var fade_timer = 100;
   function setbgColor(r, g, b, id)
   {
     var hr = hex(r); var hg = hex(g); var hb = hex(b);
     document.getElementById(id).style.backgroundColor = "#"+hr+hg+hb;
     var timeOutString = 'document.getElementById("' + id + '").style.backgroundColor=' +  '"#'+hr+hg+hb +'"';
     fade_timer = fade_timer + 25;
     setTimeout(timeOutString, fade_timer);
   
   }
   
   function fade(sr, sg, sb, er, eg, eb, step, id)
   {
     fade_timer = 100;
     for(var i = 0; i <= step; i++){
       setbgColor(Math.floor(sr * ((step-i)/step) + er * (i/step)),Math.floor(sg * ((step-i)/step) + eg * (i/step)),Math.floor(sb * ((step-i)/step) + eb * (i/step)),id);
     }
   }
   
   // Browser Detect
   
   // Determine browser and version.
   
   function Browser() 
   {
   
     var ua, s, i;
   
     this.isIE    = false;
     this.isNS    = false;
     this.version = null;
   
     ua = navigator.userAgent;
   
     s = "MSIE";
     if ((i = ua.indexOf(s)) >= 0) {
       this.isIE = true;
       this.version = parseFloat(ua.substr(i + s.length));
       return;
     }
   
     s = "Netscape6/";
     if ((i = ua.indexOf(s)) >= 0) {
       this.isNS = true;
       this.version = parseFloat(ua.substr(i + s.length));
       return;
     }
   
     // Treat any other "Gecko" browser as NS 6.1.
   
     s = "Gecko";
     if ((i = ua.indexOf(s)) >= 0) {
       this.isNS = true;
       this.version = 6.1;
       return;
     }
   }
   
   var browser = new Browser();
   
   //DHTML Windows Below
   
   var myWindow = new Object();
   var globalWindowZIndex = 500;
   
   // Window Class
   function Window(x,y,w,h,dom_id) 
   {
     
     // CLASS TAG ELEMENT VARAIBLES
     this.window             = 0;
     this.title              = 0;
     this.titleBar           = 0;
     this.titleBarText       = 0;
     this.titleBarButtons    = 0;
     this.clientArea         = 0;
     this.titleBarMap        = 0;
     this.left               = x;
     this.top                = y;
     this.width              = w;
     this.height             = h;
     this.opened             = false; 
     this.dom_id             = dom_id;
   
     if (browser.isNS) 
       {
         this.ca_width       = this.width - 2;
         this.ca_height      = this.height - 40;
       }
     if (browser.isIE) 
       {
         this.ca_width       = this.width - 2;
         this.ca_height      = this.height - 40;
     }
     this.inMoveDrag   = false;
   
     // CLASS METHOD FUNCTIONS
     this.create        = windowCreate;
     this.init          = windowInit;
     this.open          = windowOpen;
     this.makeActive    = windowMakeActive;
     this.insertHTML    = windowInsertHTML; 
     this.appendHTML    = windowAppendHTML;
     this.appendDomEl   = windowAppendDomEl;
     this.close         = windowClose;
     this.windowColor   = windowChangeColor;
   
     this.changeTitle = function(title) {
       this.title.innerHTML = title;
     }
   
     this.wallpaper = function(img) {
        this.windowArea.style.backgroundImage    = img;
        this.windowArea.style.backgroundPosition = "center";
        this.windowArea.style.backgroundRepeat   = "no-repeat";
     }
   
     this.create();
     this.init();
   }
   
   //
   // Create WINDOW DOM object Tree
   //
   // body
   //  |
   //  | -- div ( window )
   //        |
   //        | -- div ( titlebar )
   //              |
   //              | -- span ( title )
   //              |
   //        | -- div ( text window area )
   //
   
   function windowCreate() 
   {
     // Find the main Body Tag.  Only one should exist in page 
     var bodyEl = document.getElementsByTagName("body");
   
     //WINDOW DIV
     var windowEl          = document.createElement("div");
     windowEl.className    = "window";
     windowEl.style.left   = this.left + "px";
     windowEl.style.top    = this.top + "px";
     windowEl.style.width  = this.width + "px"; 
     windowEl.style.height = this.height + "px";
     windowEl.id           = "window" + this.dom_id;
     windowEl.parent       = this;
   
   
     //TOP TITLE DIV
   
     var titleBarEl         = document.createElement("div");
     //  titleBarEl.className   = "windowTitleBar";
     titleBarEl.id          = "titleBar"; 
     titleBarEl.onmousedown = windowMove;
     titleBarEl.parent      = this;
   
     // Put the title into a table
   
     var tableTitleEl       = document.createElement("table");
     tableTitleEl.width     = "100%";
     var tbodyTitleEl       = document.createElement("tbody");
     var trTitleEl          = document.createElement("tr");
     var tdTitlePinIconEl   = document.createElement("td");
     tdTitlePinIconEl.width = "10%";
     tdTitlePinIconEl.algin = "right";
     tdTitlePinIconEl.className = "windowTitleBar";
     var tdTitleTitleEl     = document.createElement("td");
     tdTitleTitleEl.width   = "90%";
     tdTitleTitleEl.algin   = "right";
     tdTitleTitleEl.className = "windowTitleBar";
     tdTitleTitleEl.innerHTML   = 'WINDOW TITLE';
     tdTitleTitleEl.parent      = this;
     tdTitleTitleEl.onmouseover = windowMoveCursorSet;
     tdTitleTitleEl.onmouseout  = windowDefaultCursorSet;
     
     this.title  = tdTitleTitleEl;
     
     // CLOSE DIV
     var closeLink       = document.createElement("a");
     closeLink.setAttribute('href', 'javascript:void(0);');
     closeLink.onclick    = this.close;
     closeLink.parent    = this;
     var linkText = document.createTextNode('close');
     closeLink.appendChild(linkText);
     closeLink.style.color = "white";
   
   
     // Window List Area
     var windowAreaEl = document.createElement("div");
     windowAreaEl.className    = "windowListArea";
     
     windowAreaEl.style.width  = this.ca_width + "px";
     windowAreaEl.style.height = this.ca_height + "px";
     
     // Build DOM
     tdTitlePinIconEl.appendChild(closeLink);
   
     trTitleEl.appendChild(tdTitleTitleEl);
     trTitleEl.appendChild(tdTitlePinIconEl);
     tbodyTitleEl.appendChild(trTitleEl);
     tableTitleEl.appendChild(tbodyTitleEl);
     titleBarEl.appendChild(tableTitleEl);
     
     windowEl.appendChild(titleBarEl);
     
     windowEl.appendChild(windowAreaEl);
     document.body.appendChild(windowEl);
     
     this.window           = windowEl;
     this.windowArea       = windowAreaEl; 
     this.title            = tdTitleTitleEl;
   
   }
   
   function windowInit() 
   {
   
   }
   
   function windowChangeColor(color) 
   {
     this.window.style.backgroundColor = color;
     this.windowArea.style.backgroundColor = color;
   }
   
   function windowInsertHTML(html) 
   {
     this.windowArea.innerHTML = html;
   }
   
   function windowAppendHTML(html) 
   {
     this.windowArea.innerHTML = this.windowArea.innerHTML + html;
   }
   
   function windowAppendDomEl(el)
   {
     this.windowArea.appendChild(el);
   }
   
   function windowOpen() 
   {
     if (this.isOpen)
       return;
   
     this.opened = true;
   
     // Restore the Window and make it visible.
     this.makeActive();
     this.isOpen = true;
     this.window.style.visibility = "visible";
   }
   
   
   function windowMakeActive() 
   {
     if (myWindow == this)
       return;
   
     this.window.style.zIndex = globalWindowZIndex;
     globalWindowZIndex++;
     myWindow = this;
   
   }
   
   //
   // Event handlers.
   //
   
   
   function windowClientAreaClick(event) 
   {
   
     // Make this Window the active one.
   
      myWindow.makeActive();
   }
   
   function windowMove(event) 
   {
     var target;
     var x, y;
   
     if (browser.isIE)
       target = window.event.srcElement.tagName;
     if (browser.isNS)
       target = event.target.tagName;
   
     if (target == "AREA")
       return;
   
     p = this.parent;
     p.makeActive();
     // Get cursor offset from Window window.
   
     if (browser.isIE) {
       x = window.event.x;
       y = window.event.y;
     }
     if (browser.isNS) {
       x = event.pageX;
       y = event.pageY;
     }
     myWindow.xOffset = myWindow.window.offsetLeft - x;
     myWindow.yOffset = myWindow.window.offsetTop  - y;
   
     // Set document to capture mousemove and mouseup events.
   
     if (browser.isIE) {
       document.onmousemove = windowMoveDragStart;
       document.onmouseup   = windowMoveDragStop;
     }
     if (browser.isNS) {
       document.addEventListener("mousemove", windowMoveDragStart,   true);
       document.addEventListener("mouseup",   windowMoveDragStop, true);
       event.preventDefault();
     }
     myWindow.inMoveDrag = true;
     
   }
   
   
   
   function windowClose() 
   {
     this.parent.opened = false;
     document.body.removeChild(this.parent.window);
   }
   
   
   function windowMoveDragStart(event) 
   {
   
     var x, y;
   
     if (!myWindow.inMoveDrag)
       return;
   
     // Get cursor position.
   
     if (browser.isIE) {
       x = window.event.x;
       y = window.event.y;
       window.event.cancelBubble = true;
       window.event.returnValue = false;
     }
     if (browser.isNS) {
       x = event.pageX;
       y = event.pageY;
       event.preventDefault();
     }
   
     // Move Window window based on offset from cursor.
    
     nx = ( x + myWindow.xOffset );
     ny = ( y + myWindow.yOffset );
   
     if ( (nx<0) || (ny<0) ) {
   
     } else {
       myWindow.window.style.left = (x + myWindow.xOffset) + "px";
       myWindow.window.style.top  = (y + myWindow.yOffset) + "px";
     }
   }
   
   
   function windowMoveDragStop(event) 
   {
     myWindow.inMoveDrag = false;
   
     // Remove mousemove and mouseup event captures on document.
   
     if (browser.isIE) {
       document.onmousemove = null;
       document.onmouseup   = null;
     }
     if (browser.isNS) {
       document.removeEventListener("mousemove", windowMoveDragStart,   true);
       document.removeEventListener("mouseup",   windowMoveDragStop, true);
     }
   }
   
   
   function windowMoveCursorSet(event) 
   {
      this.style.cursor = "move";
   }
   
   function windowDefaultCursorSet(event) 
   {
      this.style.cursor = "move";
   }
   
   // End of Java Script
  </script>
  <noscript>
   <div class="noscript">
    <h2>JavaScript required</h2>
    <p>csrCompiler HTML pages require JavaScript.</p>
    <p>Your web browser does not support JavaScript or it has been disabled.</p>
   <div>
  </noscript>
 </head>
 <body onload="importXML('xmlData')">
  <xml id="xmlData" style="display:none;">
   <?xml version="1.0" encoding="UTF-8" ?>
   <csr:csrData
    xmlns:csr="http://www.semifore.com/schema/csrXmlHtml"
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xsi:schemaLocation="http://www.semifore.com/schema/csrXmlHtml http://www.semifore.com/schema/csrXmlHtml.xsd"
    >
    <csr:fileInfo>
     <csr:inputFiles>
      <csr:file>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
      </csr:file>
     </csr:inputFiles>
     <csr:configurationFiles>
       <csr:file>
       <csr:filename>/project/jenkins/workspace/Esperanto_DV/soc_hal/esperanto-soc/dv/common/scripts/semifore_css/etsoc_esr.css</csr:filename>
      </csr:file>
     </csr:configurationFiles>
    </csr:fileInfo>
    <csr:csrObject>
     <csr:topDefinition>
      <csr:referenceName>etsoc_shire_cache_esr</csr:referenceName>
     </csr:topDefinition>
     <csr:definitions>
      <csr:definition>
       <csr:referenceType>addressmap</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr</csr:referenceName>
       <csr:identifier>etsoc_shire_cache_esr</csr:identifier>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>3308</csr:linenumber>
       <csr:title></csr:title>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Etsoc_shire_cache_esr</csr:typeName>
        <csr:description></csr:description>
       <csr:references>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_l3_shire_swizzle_ctl</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_reqq_ctl</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_pipe_ctl</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_l2_cache_ctl</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_l3_cache_ctl</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_scp_cache_ctl</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_ctl</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_physical_index</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>union</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_data0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>union</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_data1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>union</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_ecc</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_err_log_ctl</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>union</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_err_log_info</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_err_log_address</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_sbe_dbe_counts</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_reqq_debug_ctl</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_reqq_debug0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_reqq_debug1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_reqq_debug2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_reqq_debug3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_eco_ctl</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_perfmon_ctl_status</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_perfmon_cyc_cntr</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_perfmon_p0_cntr</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_perfmon_p1_cntr</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>union</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_perfmon_p0_qual</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>union</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_perfmon_p1_qual</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_ctl_user</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_trace_address_enable</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_trace_address_value</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_trace_ctl</csr:referenceName>
        </csr:reference>
       </csr:references>
       <csr:addressMap>
        <csr:addressMapEntry>
         <csr:addressLow>0x0</csr:addressLow>
         <csr:addressHigh>0x3FF</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x0</csr:addressLow>
         <csr:addressHigh>0x0</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_l3_shire_swizzle_ctl</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_l3_shire_swizzle_ctl</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1</csr:addressLow>
         <csr:addressHigh>0x1</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_reqq_ctl</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_reqq_ctl</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2</csr:addressLow>
         <csr:addressHigh>0x2</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_pipe_ctl</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_pipe_ctl</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3</csr:addressLow>
         <csr:addressHigh>0x3</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_l2_cache_ctl</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_l2_cache_ctl</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x4</csr:addressLow>
         <csr:addressHigh>0x4</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_l3_cache_ctl</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_l3_cache_ctl</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x5</csr:addressLow>
         <csr:addressHigh>0x5</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_scp_cache_ctl</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_scp_cache_ctl</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x6</csr:addressLow>
         <csr:addressHigh>0x6</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_idx_cop_sm_ctl</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_ctl</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7</csr:addressLow>
         <csr:addressHigh>0x7</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_idx_cop_sm_physical_index</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_physical_index</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8</csr:addressLow>
         <csr:addressHigh>0x8</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_idx_cop_sm_data0.Tag_State</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_data0.Tag_State</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8</csr:addressLow>
         <csr:addressHigh>0x8</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_idx_cop_sm_data0.Tag_RAM</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_data0.Tag_RAM</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8</csr:addressLow>
         <csr:addressHigh>0x8</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_idx_cop_sm_data0.Data_RAM</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_data0.Data_RAM</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9</csr:addressLow>
         <csr:addressHigh>0x9</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_idx_cop_sm_data1.Tag_RAM</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_data1.Tag_RAM</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9</csr:addressLow>
         <csr:addressHigh>0x9</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_idx_cop_sm_data1.Data_RAM</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_data1.Data_RAM</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xA</csr:addressLow>
         <csr:addressHigh>0xA</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_idx_cop_sm_ecc.Tag_State</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_ecc.Tag_State</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xA</csr:addressLow>
         <csr:addressHigh>0xA</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_idx_cop_sm_ecc.Tag_RAM</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_ecc.Tag_RAM</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xA</csr:addressLow>
         <csr:addressHigh>0xA</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_idx_cop_sm_ecc.Data_RAM</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_ecc.Data_RAM</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB</csr:addressLow>
         <csr:addressHigh>0xB</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_err_log_ctl</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_err_log_ctl</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC</csr:addressLow>
         <csr:addressHigh>0xC</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_err_log_info.ECC_single_double</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_err_log_info.ECC_single_double</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC</csr:addressLow>
         <csr:addressHigh>0xC</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_err_log_info.ECC_counter_sat</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_err_log_info.ECC_counter_sat</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC</csr:addressLow>
         <csr:addressHigh>0xC</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_err_log_info.ECC_decode_slave</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_err_log_info.ECC_decode_slave</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC</csr:addressLow>
         <csr:addressHigh>0xC</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_err_log_info.ECC_perf_count</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_err_log_info.ECC_perf_count</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xD</csr:addressLow>
         <csr:addressHigh>0xD</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_err_log_address</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_err_log_address</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xE</csr:addressLow>
         <csr:addressHigh>0xE</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_sbe_dbe_counts</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_sbe_dbe_counts</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xF</csr:addressLow>
         <csr:addressHigh>0xF</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_reqq_debug_ctl</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_reqq_debug_ctl</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x10</csr:addressLow>
         <csr:addressHigh>0x10</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_reqq_debug0</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_reqq_debug0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x11</csr:addressLow>
         <csr:addressHigh>0x11</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_reqq_debug1</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_reqq_debug1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x12</csr:addressLow>
         <csr:addressHigh>0x12</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_reqq_debug2</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_reqq_debug2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x13</csr:addressLow>
         <csr:addressHigh>0x13</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_reqq_debug3</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_reqq_debug3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x14</csr:addressLow>
         <csr:addressHigh>0x14</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_eco_ctl</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_eco_ctl</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x15</csr:addressLow>
         <csr:addressHigh>0x16</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x17</csr:addressLow>
         <csr:addressHigh>0x17</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_perfmon_ctl_status</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_perfmon_ctl_status</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x18</csr:addressLow>
         <csr:addressHigh>0x18</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_perfmon_cyc_cntr</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_perfmon_cyc_cntr</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x19</csr:addressLow>
         <csr:addressHigh>0x19</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_perfmon_p0_cntr</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_perfmon_p0_cntr</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A</csr:addressLow>
         <csr:addressHigh>0x1A</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_perfmon_p1_cntr</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_perfmon_p1_cntr</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B</csr:addressLow>
         <csr:addressHigh>0x1B</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_perfmon_p0_qual.p0_resource_counter</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_perfmon_p0_qual.p0_resource_counter</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B</csr:addressLow>
         <csr:addressHigh>0x1B</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_perfmon_p0_qual.p0_event_counter</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_perfmon_p0_qual.p0_event_counter</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C</csr:addressLow>
         <csr:addressHigh>0x1C</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_perfmon_p1_qual.p1_resource_counter</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_perfmon_p1_qual.p1_resource_counter</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C</csr:addressLow>
         <csr:addressHigh>0x1C</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_perfmon_p1_qual.p1_event_counter</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_perfmon_p1_qual.p1_event_counter</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D</csr:addressLow>
         <csr:addressHigh>0x1F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x20</csr:addressLow>
         <csr:addressHigh>0x20</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_idx_cop_sm_ctl_user</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_ctl_user</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x21</csr:addressLow>
         <csr:addressHigh>0x3EF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3F0</csr:addressLow>
         <csr:addressHigh>0x3F0</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_trace_address_enable</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_trace_address_enable</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3F1</csr:addressLow>
         <csr:addressHigh>0x3F1</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_trace_address_value</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_trace_address_value</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3F2</csr:addressLow>
         <csr:addressHigh>0x3F2</csr:addressHigh>
         <csr:instanceName>etsoc_shire_cache_esr.sc_trace_ctl</csr:instanceName>
         <csr:referenceName>etsoc_shire_cache_esr.sc_trace_ctl</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3F3</csr:addressLow>
         <csr:addressHigh>0x3FF</csr:addressHigh>
        </csr:addressMapEntry>
       </csr:addressMap>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_l3_shire_swizzle_ctl</csr:referenceName>
       <csr:identifier>sc_l3_shire_swizzle_ctl</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>153</csr:linenumber>
       <csr:title>Shire cache L3 shire swizzle control</csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_cache_esr_sc_l3_shire_swizzle_ctl</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="minion_esr_registers.xlsx file and Shire Cache Spec, Section 1.4.3."</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>To allow flexibility in managing NOC/memory congestion, the shire cache supports  different L3 strides.  By default, a 32-shire configuration has the shire_id placed in address bits [10:6] and the memory shire is selected by the NOC using bits [8:6]. This allows strides of 64B to memshires and 64B strides to L3 shires.</csr:p>
         <csr:p>To enable flexibility, the shire_id can be swizzled with the bank and sub_bank bits of the L3 address. This requires the shire_cache to select the bank, sub_bank and shire_id from a programmable location within the L3 address. For a 32 shire, 4-bank, 4-sub_bank design, this allows the shire_id to be shifted left by 4-bits and in combination with shifting the memshire selection by the NOC to the upper bits of shire_id allows for the memory selection to be shifted a total of 6-bits. This increases the L3 shire stride from 64B to 1kB and the memshire stride from 64B to 4kB.</csr:p>
         <csr:p>Swizzling the location of the bank, sub_bank and shire_id within the L3 address will be done using ESR registers for each bit of each field. This allows for many unique combinations of swizzling, but only 3 swizzle modes will be tested: shire_swizzle0, shire_swizzle1 and shire_swizzle2.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>esr_sc_shire_sel_b0</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B0_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B0_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B0_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B0_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B0_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B0_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B0_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>61</csr:linenumber>
         <csr:title>esr_sc_shire_sel_b0</csr:title>
        <csr:description>
         <csr:p>Shire cache Shire select, bank 0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_shire_sel_b1</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B1_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B1_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B1_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B1_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B1_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B1_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B1_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>68</csr:linenumber>
         <csr:title>esr_sc_shire_sel_b1</csr:title>
        <csr:description>
         <csr:p>Shire cache Shire select, bank 1.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_shire_sel_b2</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B2_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B2_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B2_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B2_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B2_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B2_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B2_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>75</csr:linenumber>
         <csr:title>esr_sc_shire_sel_b2</csr:title>
        <csr:description>
         <csr:p>Shire cache Shire select, bank 2.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>11</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_shire_sel_b3</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B3_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B3_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B3_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B3_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B3_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B3_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B3_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>82</csr:linenumber>
         <csr:title>esr_sc_shire_sel_b3</csr:title>
        <csr:description>
         <csr:p>Shire cache Shire select, bank 3.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>15</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_shire_sel_b4</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B4_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B4_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B4_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B4_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B4_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B4_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B4_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>89</csr:linenumber>
         <csr:title>esr_sc_shire_sel_b4</csr:title>
        <csr:description>
         <csr:p>Shire cache Shire select, bank 4.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>19</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_shire_sel_b5</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B5_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B5_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B5_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B5_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B5_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B5_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B5_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>96</csr:linenumber>
         <csr:title>esr_sc_shire_sel_b5</csr:title>
        <csr:description>
         <csr:p>Shire cache Shire select, bank 5.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>23</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_bank_sel_b0</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B0_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B0_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B0_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B0_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B0_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B0_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B0_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>103</csr:linenumber>
         <csr:title>esr_sc_bank_sel_b0</csr:title>
        <csr:description>
         <csr:p>Shire cache bank select, bank 0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>27</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_bank_sel_b1</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B1_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B1_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B1_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B1_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B1_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B1_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B1_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>110</csr:linenumber>
         <csr:title>esr_sc_bank_sel_b1</csr:title>
        <csr:description>
         <csr:p>Shire cache bank select, bank 1.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>31</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_bank_sel_b2</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B2_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B2_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B2_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B2_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B2_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B2_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B2_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>117</csr:linenumber>
         <csr:title>esr_sc_bank_sel_b2</csr:title>
        <csr:description>
         <csr:p>Shire cache bank select, bank 2.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>35</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_sub_bank_sel_b0</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B0_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B0_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B0_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B0_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B0_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B0_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B0_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>124</csr:linenumber>
         <csr:title>esr_sc_sub_bank_sel_b0</csr:title>
        <csr:description>
         <csr:p>Shire cache subbank select, bank 0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>39</csr:msb>
         <csr:lsb>36</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_sub_bank_sel_b1</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B1_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B1_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B1_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B1_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B1_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B1_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B1_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>131</csr:linenumber>
         <csr:title>esr_sc_sub_bank_sel_b1</csr:title>
        <csr:description>
         <csr:p>Shire cache subbank select, bank 1.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>43</csr:msb>
         <csr:lsb>40</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_sub_bank_sel_b2</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B2_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B2_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B2_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B2_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B2_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B2_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B2_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>138</csr:linenumber>
         <csr:title>esr_sc_sub_bank_sel_b2</csr:title>
        <csr:description>
         <csr:p>Shire cache subbank select, bank 2.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>47</csr:msb>
         <csr:lsb>44</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_all_shire_aliasing</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_ALL_SHIRE_ALIASING_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_ALL_SHIRE_ALIASING_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_ALL_SHIRE_ALIASING_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_ALL_SHIRE_ALIASING_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_ALL_SHIRE_ALIASING_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_ALL_SHIRE_ALIASING_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_ALL_SHIRE_ALIASING_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_ALL_SHIRE_ALIASING_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>145</csr:linenumber>
         <csr:title>esr_sc_all_shire_aliasing</csr:title>
        <csr:description>
         <csr:p>Shire cache all Shire aliasing.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>48</csr:msb>
         <csr:lsb>48</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_two_shire_aliasing</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_TWO_SHIRE_ALIASING_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_TWO_SHIRE_ALIASING_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_TWO_SHIRE_ALIASING_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_TWO_SHIRE_ALIASING_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_TWO_SHIRE_ALIASING_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_TWO_SHIRE_ALIASING_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_TWO_SHIRE_ALIASING_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_TWO_SHIRE_ALIASING_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>152</csr:linenumber>
         <csr:title>esr_sc_two_shire_aliasing_use_shire_lsb</csr:title>
        <csr:description>
         <csr:p>Shire cache two Shire aliasing. Use Shire LSB</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>49</csr:msb>
         <csr:lsb>49</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>50</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_reqq_ctl</csr:referenceName>
       <csr:identifier>sc_reqq_ctl</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>323</csr:linenumber>
       <csr:title>Shire cache reqq control</csr:title>
       <csr:offset>0x1</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_cache_esr_sc_reqq_ctl</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="minion_esr_registers.xlsx file and Shire Cache Spec, Section 4.1."</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>esr_sc_l3_yield_priority</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L3_YIELD_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L3_YIELD_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L3_YIELD_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L3_YIELD_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L3_YIELD_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L3_YIELD_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L3_YIELD_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L3_YIELD_PRIORITY_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>169</csr:linenumber>
         <csr:title>esr_sc_l3_yield_priority</csr:title>
        <csr:description>
         <csr:p>By default, requests from the L3 slave have priority for the pipeline over requests from the L2. If this field is set to a non-zero value, the priority will shift to L2 if the number of L3 requests picked over valid L2 requests meets or exceeds the value in this register.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>4</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_ecc_scrub_enable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_ECC_SCRUB_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_ECC_SCRUB_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_ECC_SCRUB_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_ECC_SCRUB_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_ECC_SCRUB_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_ECC_SCRUB_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_ECC_SCRUB_ENABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_ECC_SCRUB_ENABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>185</csr:linenumber>
         <csr:title>esr_sc_ecc_scrub_enable</csr:title>
        <csr:description>
         <csr:p>Enable the reqq to schedule pipe scrub passes to fix 1 bit ECC errors. If this bit is set and a single bit ECC error is detected, then the reqq will schedule an ECC scrub pass through the pipeline. The ECC scrub is a read, fix, and write of the tag, tag state and data RAMs. The following opcodes can generates ECC scrubs: read, scpRead, atomic, flushWData (for tag or data ECC errors), initiated after pipe data rsp write, writeAround, prefetch, unlock, flush (for tag errors), initiated after pipe tag rsp. This bit is currently reserved in A0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_reqq_no_link_list</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REQQ_NO_LINK_LIST_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REQQ_NO_LINK_LIST_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REQQ_NO_LINK_LIST_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REQQ_NO_LINK_LIST_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REQQ_NO_LINK_LIST_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REQQ_NO_LINK_LIST_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REQQ_NO_LINK_LIST_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REQQ_NO_LINK_LIST_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>207</csr:linenumber>
         <csr:title>esr_sc_reqq_no_link_list</csr:title>
        <csr:description>
         <csr:p>Reserved bit. The original intent for this bit was to throttle the Reqq issuing the same address request to the pipeline in case we have an issue with address ordering. It will allow us to continue issuing requests with different address to the pipeline. However, there is an issue with the ordering implementation with the link list where a victim is placed at the head of a regular request and the regular request delinks before the victim. Subsequent requests allocated in the Reqq will encounter the missing regular request tail and result in an incorrect link list. The fix is to also check for victim only tail, but the concern is that the additional logic will cause timing issues and the fix is not currently implemented. And there is risk with the additional logic introducing other link list problems. As of now, this feature is not fully functional and may be eliminated.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_num_l3_reqq_entries</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_NUM_L3_REQQ_ENTRIES_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_NUM_L3_REQQ_ENTRIES_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_NUM_L3_REQQ_ENTRIES_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_NUM_L3_REQQ_ENTRIES_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_NUM_L3_REQQ_ENTRIES_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_NUM_L3_REQQ_ENTRIES_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_NUM_L3_REQQ_ENTRIES_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_NUM_L3_REQQ_ENTRIES_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>224</csr:linenumber>
         <csr:title>Number of L3 reqq entries</csr:title>
        <csr:description>
         <csr:p>This field specifies the number of Reqq entries allocated for handling L3 slave requests. This register field is expected to be configured during power-up or when all Reqq entries are deallocated and there are no new requests from the neighborhood or l3_slave.  The total number of Reqq entries - this field provides the remaining number of Reqq entries allocated for handling neighborhood requests. A minimum of 2 Reqq has to be reserved for handling neighborhood requests. The l3_slave requests are from address space L3 or remote Scp. The neighborhood requests are from address space L2, local Scp, Index cop, and MsgSendData.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>12</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_l3_bypass</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L3_BYPASS_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L3_BYPASS_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L3_BYPASS_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L3_BYPASS_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L3_BYPASS_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L3_BYPASS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L3_BYPASS_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L3_BYPASS_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>237</csr:linenumber>
         <csr:title>L3 bypass</csr:title>
        <csr:description>
         <csr:p>This bit, when enabled, only affects L3 requests. The Remote SCP is not affected by it. All L3 reads and writes (fullline or partial data) are forwarded to the next level through the to_sys port. The L3 Cop Prefetch dest L3 are NOP and returned with a REP_Ack response. L3 Cop FlushToMem/EvictToMem are forwarded as a Write to the to_sys port. L3 Atomic is an error response and no Atomic Response write phase.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_l2_bypass</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L2_BYPASS_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L2_BYPASS_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L2_BYPASS_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L2_BYPASS_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L2_BYPASS_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L2_BYPASS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L2_BYPASS_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L2_BYPASS_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>255</csr:linenumber>
         <csr:title>L2 bypass</csr:title>
        <csr:description>
         <csr:p>This bit, when enabled, only affects L2 requests. The MsgSendData, Local/Remote Scp, Index CacheOp and L3 requests are not affected by it. All L2 Read, Write and WriteAround operations are forwarded to the next level through the to_l3 port (or to_sys port if esr_sc_force_mesh_req_to_sys is enabled). L2 Cop Lock/Unlock are treated as NOP and returned with a REP_Ack response L2 Cop Prefetch dest L2 and Cop Flush/Evict dest L3 are NOP and returned with a REP_Ack response. L2 Cop Prefetch dest L3/mem and Cop Flush/Evict dest mem are forwarded to the next level. L2 Atomic is NOP and returned with an error response (REP_ERR response or however it is defined).</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_remote_scp_enable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REMOTE_SCP_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REMOTE_SCP_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REMOTE_SCP_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REMOTE_SCP_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REMOTE_SCP_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REMOTE_SCP_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REMOTE_SCP_ENABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REMOTE_SCP_ENABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>266</csr:linenumber>
         <csr:title>Remote SCP enable.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, remote scratchpad accesses can be sent to the to_l3  mesh layer. When this bit is cleared, reads and writes to remote scratch pad regions and ScpFill source PA to remote scratch pad regions are treated as NOP and respond with error back to the neighborhood.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_remote_l3_enable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REMOTE_L3_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REMOTE_L3_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REMOTE_L3_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REMOTE_L3_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REMOTE_L3_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REMOTE_L3_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REMOTE_L3_ENABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REMOTE_L3_ENABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>286</csr:linenumber>
         <csr:title>Remote L3 enable.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, L3 requests from the L2 cache can be sent to the to_l3 mesh layer. When this bit is clear, it forces all neighborhood requests directed to L3 address space (not SCP) to go directly to the to_sys port instead of the normal to_l3 port. This bit is used for a system that does not support an L3. The response from the to_sys port is returned back to the neighborhood.</csr:p>
         <csr:p>For flushes and evicts, if the destination level is L3 or greater, then dirty L2 data must be written to memory. Since a read or write of the L3 is directed to memory, the flush needs to have made it out to memory also. Note that memory only supports reads and writes, so memory will see a write if L2 had dirty data rather than a FlushToMem or EvictToMem. Flushes and Evicts with a start level of L3 are nops.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_cbuf_enable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_CBUF_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_CBUF_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_CBUF_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_CBUF_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_CBUF_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_CBUF_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_CBUF_ENABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_CBUF_ENABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>295</csr:linenumber>
         <csr:title>Coalescing buffer enable.</csr:title>
        <csr:description>
         <csr:p>This bit enables the coalescing buffer. If this bit is cleared and the coalescing buffer is not enabled, the reqq will send all partial write requests directly to the mesh.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_axi_qos</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_AXI_QOS_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_AXI_QOS_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_AXI_QOS_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_AXI_QOS_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_AXI_QOS_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_AXI_QOS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_AXI_QOS_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_AXI_QOS_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>311</csr:linenumber>
         <csr:title>AXI bus quality of service.</csr:title>
        <csr:description>
         <csr:p>If the request comes from L2 and this field is AXI_QOS_MEM_HIGH_PRIORITY, then the output QOS to the mesh will be AXI_QOS_MEM_HIGH_PRIORITY, else AXI_QOS_MEM_LOW_PRIORITY. If the request comes from L3 and the incoming qos from the L3 slave is AXI_QOS_MEM_HIGH_PRIORITY, then the output qos to the next level mesh will be AXI_QOS_MEM_HIGH_PRIORITY, else AXI_QOS_MEM_LOW_PRIORITY. Atomic responses to the UC block ESRs vis to_sys mesh always have QOS AXI_QOS_ATOMIC_RSP. Index CacheOps get their QOS from this esr as well.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>21</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_clk_gate_disable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_CLK_GATE_DISABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_CLK_GATE_DISABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_CLK_GATE_DISABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_CLK_GATE_DISABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_CLK_GATE_DISABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_CLK_GATE_DISABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_CLK_GATE_DISABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_CLK_GATE_DISABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>322</csr:linenumber>
         <csr:title>Clock gate disable.</csr:title>
        <csr:description>
         <csr:p>This field provides bits to disable various module level clock gaters in the Shire cache. Clock gaters are present in the design to lower power while blocks are quiescent. If the clock gating logic is faulty, these bits can turn off the gaters.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>29</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_pipe_ctl</csr:referenceName>
       <csr:identifier>sc_pipe_ctl</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>437</csr:linenumber>
       <csr:title>Shire cache pipe control</csr:title>
       <csr:offset>0x2</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_cache_esr_sc_pipe_ctl</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="minion_esr_registers.xlsx file and Shire Cache Spec, Section 4.2."</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>esr_sc_cbuf_entry_enable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_CBUF_ENTRY_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_CBUF_ENTRY_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_CBUF_ENTRY_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_CBUF_ENTRY_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_CBUF_ENTRY_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_CBUF_ENTRY_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_CBUF_ENTRY_ENABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_CBUF_ENTRY_ENABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>340</csr:linenumber>
         <csr:title>Shire cache coalescing buffer enable</csr:title>
        <csr:description>
         <csr:p>This field contains one-bit per number of coalescing buffer entries, indicating that the entry can be used to track partial writes accumulating in the L2. Setting a bit in this field enables the associated entry. Bit 0 enables entry 0, bit 1 enables entry 1, and so on. At least one entry must be enabled for the coalescing buffer to function properly.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_allow_only_1_req_per_bank</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_BANK_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_BANK_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_BANK_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_BANK_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_BANK_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_BANK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_BANK_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_BANK_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>350</csr:linenumber>
         <csr:title>Shire cache allow only one request per bank.</csr:title>
        <csr:description>
         <csr:p>Setting this bit allows for throttling of pipeline requests to one request per bank at a time. The pipeline keeps all sub-bank busy signals high until the request has fully completed.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>32</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_allow_only_1_req_per_sub_bank</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_SUB_BANK_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_SUB_BANK_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_SUB_BANK_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_SUB_BANK_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_SUB_BANK_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_SUB_BANK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_SUB_BANK_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_SUB_BANK_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>360</csr:linenumber>
         <csr:title>Shire cache allow only one request per subbank.</csr:title>
        <csr:description>
         <csr:p>Setting this bit allows for throttling of pipeline requests to one request per subbank at a time. The pipeline keeps all sub-bank busy signals high until the request has fully completed.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>33</csr:msb>
         <csr:lsb>33</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_zero_state_enable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ZERO_STATE_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ZERO_STATE_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ZERO_STATE_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ZERO_STATE_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ZERO_STATE_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ZERO_STATE_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ZERO_STATE_ENABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ZERO_STATE_ENABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>372</csr:linenumber>
         <csr:title>Shire cache zero state enable.</csr:title>
        <csr:description>
         <csr:p>This bit enables special zero state handling within the pipeline. It is set to one by default to enable the zero state handling which prevents reading/writing from the data rams if the content of the data is all zeros.  This bit was added to allow disabling the special zero state handling in case of a logic bug associated with this feature.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>34</csr:msb>
         <csr:lsb>34</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_scp_rbuf_enable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_SCP_RBUF_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_SCP_RBUF_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_SCP_RBUF_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_SCP_RBUF_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_SCP_RBUF_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_SCP_RBUF_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_SCP_RBUF_ENABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_SCP_RBUF_ENABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>381</csr:linenumber>
         <csr:title>Shire cache scp read buffer enable.</csr:title>
        <csr:description>
         <csr:p>This bit enables Scp read requests to create read buffer entries. Any subsequent Scp reads that hit an entry in the read buffer will be read from the read buffer.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>35</csr:msb>
         <csr:lsb>35</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_l2_rbuf_enable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_L2_RBUF_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_L2_RBUF_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_L2_RBUF_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_L2_RBUF_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_L2_RBUF_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_L2_RBUF_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_L2_RBUF_ENABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_L2_RBUF_ENABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>390</csr:linenumber>
         <csr:title>Shire cache L2 read buffer enable.</csr:title>
        <csr:description>
         <csr:p>This bit enables L2 read hits to create read buffer entries. Any subsequent L2 reads that hit an entry in the read buffer will be read from the read buffer.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>36</csr:msb>
         <csr:lsb>36</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_ram_delay</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_DELAY_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_DELAY_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_DELAY_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_DELAY_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_DELAY_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_DELAY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_DELAY_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_DELAY_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>403</csr:linenumber>
         <csr:title>Shire cache RAM delay.</csr:title>
        <csr:description>
         <csr:p>The shire cache is expected to operate with two-cycle RAM access timing and the default value for this 3-bit field will be set to 3'b010. If timing problems exist, it is possible to change the RAM access timing to either 3 or 4 cycles to achieve functionality. Note that increasing the value in this field causes the maximum shire cache throughput to be slower than the default setting.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>39</csr:msb>
         <csr:lsb>37</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_ram_shut_down</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_SHUT_DOWN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_SHUT_DOWN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_SHUT_DOWN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_SHUT_DOWN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_SHUT_DOWN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_SHUT_DOWN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_SHUT_DOWN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_SHUT_DOWN_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>413</csr:linenumber>
         <csr:title>Shire cache RAM shut down.</csr:title>
        <csr:description>
         <csr:p>The Shire cache RAMs (tag_state, tag, and data) can be put into shut_down mode to save power for Shires which are not operational. Setting this bit puts the RAMs into the shutdown state.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>40</csr:msb>
         <csr:lsb>40</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_ram_deep_sleep</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_DEEP_SLEEP_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_DEEP_SLEEP_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_DEEP_SLEEP_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_DEEP_SLEEP_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_DEEP_SLEEP_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_DEEP_SLEEP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_DEEP_SLEEP_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_DEEP_SLEEP_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>423</csr:linenumber>
         <csr:title>Shire cache RAM deep sleep.</csr:title>
        <csr:description>
         <csr:p>The Shire cache RAMs (tag_state, tag, and data) can be put into deep_sleep mode to save power for Shires which are not operational. Setting this bit puts the RAMs into the deep sleep state.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>41</csr:msb>
         <csr:lsb>41</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_idx_cop_sm_ctl_user_en</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_IDX_COP_SM_CTL_USER_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_IDX_COP_SM_CTL_USER_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_IDX_COP_SM_CTL_USER_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_IDX_COP_SM_CTL_USER_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_IDX_COP_SM_CTL_USER_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_IDX_COP_SM_CTL_USER_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_IDX_COP_SM_CTL_USER_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_IDX_COP_SM_CTL_USER_EN_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>436</csr:linenumber>
         <csr:title>Shire cache state machine status.</csr:title>
        <csr:description>
         <csr:p>This field enables the connection of the esr_status_pipe_idx_cop_sm_ctl_user read-only register to the esr_status.pipe_idx_cop_sm.ctl status coming back from the idx_cop state machine. This bit is set to one by default to enable this readback. If this bit is cleared to 0, then the esr_status_pipe_idx_cop_sm_ctl_user read-only register will readback all zeros.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>42</csr:msb>
         <csr:lsb>42</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>43</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_l2_cache_ctl</csr:referenceName>
       <csr:identifier>sc_l2_cache_ctl</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>520</csr:linenumber>
       <csr:title>Shire Cache L2 Configuration Control</csr:title>
       <csr:offset>0x3</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Etsoc_shire_cache_esr_sc_l2_cache_ctl</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="minion_esr_registers.xlsx file and Shire Cache Specification, Section 4.2."</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>These register fields define the L2 cache configuration for each bank of the Shire cache. The fields are expected to be configured during power-up or major mode changes only (all caches must first be flushed/invalidated before these fields can be modified).</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>esr_sc_l2_tag_mask</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>460</csr:linenumber>
         <csr:title>L2 tag mask.</csr:title>
        <csr:description>
         <csr:p>The L2 tag_mask field is set based on the state of the l2_set_size field in bits 44:32. The l2_set_size field can be in one of the following states.</csr:p>
         <csr:p>If l2_set_size is a power of 2, l2_tag_mask = l2_set_mask</csr:p>
         <csr:p>If l2_set_size is not a power of 2,</csr:p>
         <csr:p>l2_tag_mask = (1 &lt;&lt; (clog2(set_size)-1)) - 1</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>11</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_l2_tag_mask_rsvd</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_RSVD_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_RSVD_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_RSVD_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_RSVD_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_RSVD_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_RSVD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_RSVD_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_RSVD_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>468</csr:linenumber>
         <csr:title>L2 tag mask reserved.</csr:title>
        <csr:description>
         <csr:p>This field is an extension of the l2_tag_mask field and is currently reserved.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>15</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_l2_set_mask</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>476</csr:linenumber>
         <csr:title>L2 set mask.</csr:title>
        <csr:description>
         <csr:p>This field is defined as, l2_set_mask = (1 &lt;&lt; (clog2(set_size)-1)) - 1.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>27</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_l2_set_mask_rsvd</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_RSVD_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_RSVD_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_RSVD_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_RSVD_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_RSVD_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_RSVD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_RSVD_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_RSVD_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>484</csr:linenumber>
         <csr:title>L2 set mask reserved.</csr:title>
        <csr:description>
         <csr:p>This field is an extension of the l2_set_mask field and is currently reserved.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>31</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_l2_set_size</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>494</csr:linenumber>
         <csr:title>L2 set size.</csr:title>
        <csr:description>
         <csr:p>This field sets the size of the L2 cache. The size must be at least 512K-bytes (with 8 banks), or 256K-bytes (with 4 banks), and the (size - 512K-byte) must be a multiple of 16K-bytes (with 8 banks) or 8K-bytes (with 4 banks).</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>44</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_l2_set_size_rsvd</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_RSVD_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_RSVD_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_RSVD_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_RSVD_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_RSVD_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_RSVD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_RSVD_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_RSVD_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>502</csr:linenumber>
         <csr:title>L2 set size reserved.</csr:title>
        <csr:description>
         <csr:p>This field is an extension of the l2_set_size field and is currently reserved.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>47</csr:msb>
         <csr:lsb>45</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_l2_set_base</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>511</csr:linenumber>
         <csr:title>L2 set base address.</csr:title>
        <csr:description>
         <csr:p>The base address of the L2 cache is configurable. Generally, the L2 base should be set to the index after the last Scratchpad RAM index.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>59</csr:msb>
         <csr:lsb>48</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_l2_set_base_rsvd</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_RSVD_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_RSVD_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_RSVD_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_RSVD_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_RSVD_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_RSVD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_RSVD_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_RSVD_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>519</csr:linenumber>
         <csr:title>L2 set base reserved.</csr:title>
        <csr:description>
         <csr:p>This field is an extension of the l2_set_base field and is currently reserved.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>60</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_l3_cache_ctl</csr:referenceName>
       <csr:identifier>sc_l3_cache_ctl</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>614</csr:linenumber>
       <csr:title>Shire Cache L3 Configuration Control</csr:title>
       <csr:offset>0x4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Etsoc_shire_cache_esr_sc_l3_cache_ctl</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="minion_esr_registers.xlsx file and Shire Cache Specification, Section 4.2."</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>These register fields define the L3 cache configuration for each bank of the Shire cache. The fields are expected to be configured during power-up or major mode changes only (all caches must first be flushed/invalidated before these fields can be modified).</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>esr_sc_l3_tag_mask</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>543</csr:linenumber>
         <csr:title>L3 tag mask.</csr:title>
        <csr:description>
         <csr:p>The L3 tag_mask field is set based on the state of the l3_set_size field in bits 44:32. The l3_set_size field can be in one of the following states.</csr:p>
         <csr:p>If l3_set_size is a power of 2, l3_tag_mask = l3_set_mask</csr:p>
         <csr:p>If l3_set_size is not a power of 2,</csr:p>
         <csr:p>l3_tag_mask = (1 &lt;&lt; (clog2(set_size)-1)) - 1</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>11</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_l3_tag_mask_rsvd</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_RSVD_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_RSVD_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_RSVD_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_RSVD_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_RSVD_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_RSVD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_RSVD_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_RSVD_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>551</csr:linenumber>
         <csr:title>L3 tag mask reserved.</csr:title>
        <csr:description>
         <csr:p>This field is an extension of the l3_tag_mask field and is currently reserved.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>15</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_l3_set_mask</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>559</csr:linenumber>
         <csr:title>L3 set mask.</csr:title>
        <csr:description>
         <csr:p>This field is defined as, l3_set_mask = (1 &lt;&lt; (clog2(set_size)-1)) - 1</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>27</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_l3_set_mask_rsvd</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_RSVD_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_RSVD_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_RSVD_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_RSVD_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_RSVD_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_RSVD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_RSVD_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_RSVD_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>567</csr:linenumber>
         <csr:title>L3 set mask reserved.</csr:title>
        <csr:description>
         <csr:p>This field is an extension of the l3_set_mask field and is currently reserved.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>31</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_l3_set_size</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>588</csr:linenumber>
         <csr:title>L3 set size.</csr:title>
        <csr:description>
         <csr:p>The L3 tag_mask field is set based on the state of the l3_set_size field in bits 44:32. The l3_set_size field can be in one of the following states.</csr:p>
         <csr:p>If 2 to 15 Shires are configured with L3 cache, and the number of banks = 8, the L3 size must be a multiple of 512 KB.</csr:p>
         <csr:p>If 2 to 15 Shires are configured with L3 cache, and the number of banks = 4, the L3 size must be a multiple of 256 KB.</csr:p>
         <csr:p>If 16 to 32 Shires are configured with L3 cache, and the number of banks = 8, the L3 size must be a multiple of 16 KB.</csr:p>
         <csr:p>If 16 to 32 Shires are configured with L3 cache, and the number of banks = 4, the L3 size must be a multiple of 8 KB.</csr:p>
         <csr:p>Note that the sum of the scratchpad, L2 and L3 sizes must be less than or equal to the total data RAM in a Shire cache.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>44</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_l3_set_size_rsvd</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_RSVD_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_RSVD_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_RSVD_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_RSVD_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_RSVD_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_RSVD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_RSVD_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_RSVD_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>596</csr:linenumber>
         <csr:title>L3 set size reserved.</csr:title>
        <csr:description>
         <csr:p>This field is an extension of the l3_set_size field and is currently reserved.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>47</csr:msb>
         <csr:lsb>45</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_l3_set_base</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>605</csr:linenumber>
         <csr:title>L3 set base address.</csr:title>
        <csr:description>
         <csr:p>The base address of the L3 cache is configurable. Generally, the L3 base should be set to the index after the last L2 index.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>59</csr:msb>
         <csr:lsb>48</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_l3_set_base_rsvd</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_RSVD_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_RSVD_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_RSVD_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_RSVD_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_RSVD_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_RSVD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_RSVD_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_RSVD_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>613</csr:linenumber>
         <csr:title>L3 set base reserved.</csr:title>
        <csr:description>
         <csr:p>This field is an extension of the l3_set_base field and is currently reserved.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>60</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_scp_cache_ctl</csr:referenceName>
       <csr:identifier>sc_scp_cache_ctl</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>705</csr:linenumber>
       <csr:title>Shire Cache Scratchpad Configuration Control</csr:title>
       <csr:offset>0x5</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Etsoc_shire_cache_esr_sc_scp_cache_ctl</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="minion_esr_registers.xlsx file and Shire Cache Specification, Section 4.2."</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>These register fields define the cache configuration for each bank of the Shire cache. The fields are expected to be configured during power-up or major mode changes only (all caches must first be flushed/invalidated before these fields can be modified).</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>esr_sc_scp_tag_mask</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>637</csr:linenumber>
         <csr:title>Scratchpad tag mask.</csr:title>
        <csr:description>
         <csr:p>The tag_mask field is set based on the state of the set_size field in bits 44:32. The set_size field can be in one of the following states.</csr:p>
         <csr:p>If set_size is a power of 2, tag_mask = set_mask</csr:p>
         <csr:p>If set_size is not a power of 2, tag_mask = (1 &lt;&lt; (clog2(set_size)-1)) - 1</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>11</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_scp_tag_mask_rsvd</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_RSVD_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_RSVD_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_RSVD_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_RSVD_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_RSVD_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_RSVD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_RSVD_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_RSVD_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>645</csr:linenumber>
         <csr:title>Scratchpad tag mask reserved.</csr:title>
        <csr:description>
         <csr:p>This field is an extension of the tag_mask field and is currently reserved.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>15</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_scp_set_mask</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>653</csr:linenumber>
         <csr:title>Scratchpad set mask.</csr:title>
        <csr:description>
         <csr:p>This field is defined as, set_mask = (1 &lt;&lt; (clog2(set_size)-1)) - 1</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>27</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_scp_set_mask_rsvd</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_RSVD_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_RSVD_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_RSVD_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_RSVD_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_RSVD_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_RSVD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_RSVD_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_RSVD_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>661</csr:linenumber>
         <csr:title>Scratchpad set mask reserved.</csr:title>
        <csr:description>
         <csr:p>This field is an extension of the set_mask field and is currently reserved.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>31</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_scp_set_size</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>678</csr:linenumber>
         <csr:title>Scratchpad set size.</csr:title>
        <csr:description>
         <csr:p>This field sets the size of the scratchpad RAM. The size of the RAM can be configured for any size with the following constraints:</csr:p>
         <csr:p>The size must be 0 or a multiple of 16K-bytes (with 8 banks) or 8K-bytes (with 4 banks).</csr:p>
         <csr:p>If supporting Remote Scratchpad coalescing, the minimum size must adhere to the same rules as the L2 cache regions minimum size to properly reconstruct an eviction address.</csr:p>
         <csr:p>The total size for the scratchpad region has to be less than or equal to 4MB per Shire cache due to the scp_shire_id starting at bit 23 in the address map.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>44</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_scp_set_size_rsvd</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_RSVD_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_RSVD_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_RSVD_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_RSVD_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_RSVD_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_RSVD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_RSVD_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_RSVD_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>686</csr:linenumber>
         <csr:title>Scratchpad set size reserved.</csr:title>
        <csr:description>
         <csr:p>This field is an extension of the set_size field and is currently reserved.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>47</csr:msb>
         <csr:lsb>45</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_scp_set_base</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>696</csr:linenumber>
         <csr:title>Scratchpad set base address.</csr:title>
        <csr:description>
         <csr:p>The base RAM indices of the scratchpad region is configurable. Note that the Scratchpad must be based at a RAM index which is a multiple of the power-of-2 size of the scratchpad.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>59</csr:msb>
         <csr:lsb>48</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_scp_set_base_rsvd</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_RSVD_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_RSVD_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_RSVD_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_RSVD_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_RSVD_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_RSVD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_RSVD_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_RSVD_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>704</csr:linenumber>
         <csr:title>Scratchpad set base reserved.</csr:title>
        <csr:description>
         <csr:p>This field is an extension of the set_base field and is currently reserved.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>60</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_ctl</csr:referenceName>
       <csr:identifier>sc_idx_cop_sm_ctl</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>816</csr:linenumber>
       <csr:title>Index Cache Op State Machine Control</csr:title>
       <csr:offset>0x6</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_cache_esr_sc_idx_cop_sm_ctl</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Shire Cache Specification, Section 3.13.1.1."</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>Index CacheOp state machine control register - controls the index CacheOp state machine. Note that the esr_sc_idx_cop_sm_ctl_user register is user-mode accessible and only allows opcode == CB_Inv to allow user mode coalescing buffer flush operations to improve performance. All other opcodes that are attempted to be started from this user mode register are silently ignored. Aborts requests can only be issued from the esr_sc_idx_cop_sm_ctl register.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>go</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_GO_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_GO_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_GO_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_GO_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_GO_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_GO_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_GO_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_GO_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>728</csr:linenumber>
         <csr:title>Start cache operation.</csr:title>
        <csr:description>
         <csr:p>Setting this bit starts an operation (always reads back as zero). Setting this bit while the state machine is not idle is ignored.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>abort</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_ABORT_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_ABORT_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_ABORT_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_ABORT_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_ABORT_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_ABORT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_ABORT_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_ABORT_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>738</csr:linenumber>
         <csr:title>Start cache operation.</csr:title>
        <csr:description>
         <csr:p>Setting this bit aborts the operation (always reads back as zero), If abort = 1 and go = 1 at the same time, the abort will take precedence. Hence either the state machine will not start, or the current operation will be aborted.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>opcode</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_OPCODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_OPCODE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_OPCODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_OPCODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_OPCODE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_OPCODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_OPCODE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_OPCODE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>767</csr:linenumber>
         <csr:title>Start cache operation.</csr:title>
        <csr:description>
         <csr:p>This 4-bit field specifies the index CacheOp state machine opcode to execute. This field is encoded as follows.</csr:p>
         <csr:p>0000: All_inv. Invalidates all physical tag_state addresses (does not write tag or data RAM).</csr:p>
         <csr:p>0001: L2_inv. Invalidates all L2 indices.</csr:p>
         <csr:p>0010: L2_Flush. Flushes all L2 indices. </csr:p>
         <csr:p>0011: L2_Evict. Evicts all L2 indices. </csr:p>
         <csr:p>0100: L3_Inv. Invalidates all L3 indices.</csr:p>
         <csr:p>0101: L3_Flush. Flushes all L3 indices. </csr:p>
         <csr:p>0110: L3_Evict. Evicts all L3 indices. </csr:p>
         <csr:p>0111: Dbg_Read. Places results of a single Dbg_Read at esr_sc_idx_cop_sm_physical_index of esr_sc_idx_cop_sm_ctl.lr (logical_ram) into the esr_sc_idx_cop_sm_(data0/data1/ecc) registers.</csr:p>
         <csr:p>1000: Dbg_Write. Uses the values esr_sc_idx_cop_sm_(data0/data1/ecc) registers to generate a single Dbg_Write at esr_sc_idx_cop_sm_physical_index of esr_sc_idx_cop_sm_ctl.lr (logical_ram).</csr:p>
         <csr:p>1001: Scp_Zero. Zeros the data in the scratch pad RAM.</csr:p>
         <csr:p>1010: CB_Inv. Coalescing buffer invalidate. Sends an L2_evict to the address of any valid entry of the coalescing buffer. NOTE: this is the operation allowed for esr_sc_idx_cop_sm_ctl_user.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>11</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ecc_wr_en</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_ECC_WR_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_ECC_WR_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_ECC_WR_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_ECC_WR_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_ECC_WR_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_ECC_WR_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_ECC_WR_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_ECC_WR_EN_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>778</csr:linenumber>
         <csr:title>ECC write enable.</csr:title>
        <csr:description>
         <csr:p>This bit defines source of of ECC data on a Dbg_Write.</csr:p>
         <csr:p>0: Allow hardware to generate ECC field.</csr:p>
         <csr:p>1: Use ECC from esr_sc_idx_cop_sm_ecc register for ecc field).</csr:p>
         <csr:p>This bit is only used for Dbg_Write commands.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>logical_ram</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_LOGICAL_RAM_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_LOGICAL_RAM_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_LOGICAL_RAM_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_LOGICAL_RAM_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_LOGICAL_RAM_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_LOGICAL_RAM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_LOGICAL_RAM_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_LOGICAL_RAM_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>791</csr:linenumber>
         <csr:title>Logical RAM.</csr:title>
        <csr:description>
         <csr:p>This bit defines which logical ram to read/write on a Dbg_read or Dbg_Write command.</csr:p>
         <csr:p>00: Tag state RAM.</csr:p>
         <csr:p>01: Tag RAM.</csr:p>
         <csr:p>10: Data RAM.</csr:p>
         <csr:p>This bit is only used for both Dbg_read and Dbg_Write commands.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>15</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>23</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>idx_cop_sm_state</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_IDX_COP_SM_STATE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_IDX_COP_SM_STATE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_IDX_COP_SM_STATE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_IDX_COP_SM_STATE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_IDX_COP_SM_STATE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_IDX_COP_SM_STATE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_IDX_COP_SM_STATE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_IDX_COP_SM_STATE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>815</csr:linenumber>
         <csr:title>Index Cacheop state machine state.</csr:title>
        <csr:description>
         <csr:p>This 8-bit field indicates the current state of the index CacheOp state machine. This field is encoded as follows:</csr:p>
         <csr:p>0x01: A decimal value of 1 indicates the reset state.</csr:p>
         <csr:p>0x02: A decimal value of 2 indicates the state machine is currently executing an All_Inv command.</csr:p>
         <csr:p>0x04: A decimal value of 4 indicates the state machine is idle.</csr:p>
         <csr:p>0x08: A decimal value of 8 indicates the state machine is executing one of the following commands: (L2_Inv, L2_Flush, L2_Evict, L3_Inv, L3_Flush, L3_Evict).</csr:p>
         <csr:p>0x10: A decimal value of 16 indicates the state machine is currently executing a CB_Inv command.</csr:p>
         <csr:p>0x20: A decimal value of 32 indicates the state machine is executing one of the following commands: (Dbg_Read, Dbg_Write).</csr:p>
         <csr:p>0x40: A decimal value of 64 indicates the state machine is waiting for the synchronization acknowledgement from the reqq.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>31</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_physical_index</csr:referenceName>
       <csr:identifier>sc_idx_cop_sm_physical_index</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>870</csr:linenumber>
       <csr:title>Index Cache Op State Machine Physical Index</csr:title>
       <csr:offset>0x7</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_cache_esr_sc_idx_cop_sm_physical_index</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Shire Cache Specification, Section 3.13.1.2."</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>Index CacheOp state machine physical index register. This register defines the physical index into the logical ram for Dbg_Read/Dbg_Write operations. It is only used for Dbg_Read and Dbg_Write commands.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>qw</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_QW_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_QW_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_QW_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_QW_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_QW_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_QW_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_QW_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_QW_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>835</csr:linenumber>
         <csr:title>Quad word</csr:title>
        <csr:description>
         <csr:p>This 2-bit field selects the quad word of data to be read. If is used only when the logical_ram field in the Index Cache Op State Machine Control register is set to Data RAM.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>1</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sbank</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_SBANK_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_SBANK_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_SBANK_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_SBANK_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_SBANK_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_SBANK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_SBANK_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_SBANK_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>846</csr:linenumber>
         <csr:title>Select the sub-bank.</csr:title>
        <csr:description>
         <csr:p>This 3-bit field selects the sub_bank to read or write. The number of sbank bits implemented is based on the physical number of sub_banks for the configuration. For example, in a 4 sub_bank configuration, only two bits, sbank[1:0], are implemented. sbank[2] will read back as zero.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>10</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>15</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>way</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_WAY_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_WAY_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_WAY_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_WAY_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_WAY_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_WAY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_WAY_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_WAY_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>854</csr:linenumber>
         <csr:title>Select the way.</csr:title>
        <csr:description>
         <csr:p>This 2-bit field the cache way to be read or written. 2'b00 indicates way 0, while 2'b11 indicates way 3.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>17</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>physical_set</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_PHYSICAL_SET_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_PHYSICAL_SET_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_PHYSICAL_SET_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_PHYSICAL_SET_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_PHYSICAL_SET_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_PHYSICAL_SET_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_PHYSICAL_SET_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_PHYSICAL_SET_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>869</csr:linenumber>
         <csr:title>Select the physical set.</csr:title>
        <csr:description>
         <csr:p>Indicates the physical set to read/write within the physical RAM. The physical set is the index (set) within the cache region, plus the cache base specified by the associated esr_sc_l2_set_base, esr_sc_l3_set_base, or esr_sc_scp_set_base register.</csr:p>
         <csr:p>The number of implemented ESR set bits of the set field is based on the depth of the physical RAM for the configuration. Set bits that exceed the number of physical sets will not be implemented in this register and will read back as zero.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>47</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>48</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>union</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_data0</csr:referenceName>
       <csr:identifier>sc_idx_cop_sm_data0</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>1067</csr:linenumber>
       <csr:title>Index Cache Op State Machine Data0</csr:title>
       <csr:offset>0x8</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Etsoc_shire_cache_esr_sc_idx_cop_sm_data0</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Shire Cache Specification, Section 3.13.1.3."</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>Index CacheOp state machine data register 0. This register holds the read data of the Dbg_Read operation or the write data to use for the Dbg_Write operation. These fields are logical_ram specific and are only used for Dbg_Read/Dbg_Write commands.</csr:p>
        </csr:description>
       <csr:references>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_data0.Tag_State</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_data0.Tag_RAM</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_data0.Data_RAM</csr:referenceName>
        </csr:reference>
       </csr:references>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_data0.Tag_State</csr:referenceName>
       <csr:identifier>Tag_State</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>1023</csr:linenumber>
       <csr:title>Tag state RAM encoding.</csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_cache_esr_sc_idx_cop_sm_data0_Tag_State</csr:typeName>
       <csr:attributes>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>When the logical_ram field in the Index Cache Op State Machine Control contains a value of 2'b00, this register is encoded as follows.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>lru_state</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_LRU_STATE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_LRU_STATE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_LRU_STATE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_LRU_STATE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_LRU_STATE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_LRU_STATE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_LRU_STATE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_LRU_STATE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>895</csr:linenumber>
         <csr:title>LRU state for the set.</csr:title>
        <csr:description>
         <csr:p>This 5-bit field contains the LRU state for the set.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>4</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>qwen_0</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_0_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_0_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_0_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_0_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>903</csr:linenumber>
         <csr:title>Quadword enables for way 0, including dirty words.</csr:title>
        <csr:description>
         <csr:p>This 4-bit field indicates whether the data is from dword0 or dword 1 of the quadword in way 0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>8</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>z_0</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_0_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_0_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_0_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_0_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>910</csr:linenumber>
         <csr:title>Zero bit for way 0.</csr:title>
        <csr:description>
         <csr:p>This is the zero bit for the quadword in way 0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>l_0</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_0_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_0_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_0_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_0_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>917</csr:linenumber>
         <csr:title>Lock bit for way 0.</csr:title>
        <csr:description>
         <csr:p>This is the lock bit for the quadword in way 0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>v_0</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_0_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_0_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_0_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_0_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>924</csr:linenumber>
         <csr:title>Valid bit for way 0.</csr:title>
        <csr:description>
         <csr:p>This is the valid bit for the quadword in way 0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>qwen_1</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_1_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_1_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_1_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_1_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>932</csr:linenumber>
         <csr:title>Quadword enables for way 1, including dirty words.</csr:title>
        <csr:description>
         <csr:p>This 4-bit field indicates whether the data is from dword0 or dword 1 of the quadword in way 1.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>15</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>z_1</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_1_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_1_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_1_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_1_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>939</csr:linenumber>
         <csr:title>Zero bit for way 1.</csr:title>
        <csr:description>
         <csr:p>This is the zero bit for the quadword in way 1.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>l_1</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_1_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_1_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_1_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_1_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>946</csr:linenumber>
         <csr:title>Lock bit for way 1.</csr:title>
        <csr:description>
         <csr:p>This bit is the lock bit for the quadword in way 1.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>v_1</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_1_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_1_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_1_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_1_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>953</csr:linenumber>
         <csr:title>Valid bit for way 1.</csr:title>
        <csr:description>
         <csr:p>This is the valid bit for the quadword in way 1.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>18</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>qwen_2</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_2_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_2_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_2_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_2_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>961</csr:linenumber>
         <csr:title>Quadword enables for way 2, including dirty words.</csr:title>
        <csr:description>
         <csr:p>This 4-bit field indicates whether the data is from dword0 or dword 1 of the quadword in way 2.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>22</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>z_2</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_2_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_2_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_2_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_2_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>968</csr:linenumber>
         <csr:title>Zero bit for way 2.</csr:title>
        <csr:description>
         <csr:p>This is the zero bit for the quadword in way 2.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>23</csr:msb>
         <csr:lsb>23</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>l_2</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_2_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_2_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_2_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_2_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>975</csr:linenumber>
         <csr:title>Lock bit for way 2.</csr:title>
        <csr:description>
         <csr:p>This is the lock bit for the quadword in way 2.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>24</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>v_2</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_2_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_2_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_2_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_2_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>982</csr:linenumber>
         <csr:title>Valid bit for way 2.</csr:title>
        <csr:description>
         <csr:p>This is the valid bit for the quadword in way 2.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>25</csr:msb>
         <csr:lsb>25</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>qwen_3</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_3_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_3_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_3_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_3_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>990</csr:linenumber>
         <csr:title>Quadword enables for way 3, including dirty words.</csr:title>
        <csr:description>
         <csr:p>This 4-bit field indicates whether the data is from dword0 or dword 1 of the quadword in way 3.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>29</csr:msb>
         <csr:lsb>26</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>z_3</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_3_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_3_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_3_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_3_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>997</csr:linenumber>
         <csr:title>Zero bit for way 3.</csr:title>
        <csr:description>
         <csr:p>This is the zero bit for the quadword in way 3.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>30</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>l_3</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_3_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_3_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_3_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_3_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1004</csr:linenumber>
         <csr:title>Lock bit for way 3.</csr:title>
        <csr:description>
         <csr:p>This is the lock bit for the quadword in way 3.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>v_3</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_3_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_3_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_3_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_3_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1011</csr:linenumber>
         <csr:title>Valid bit for way 3.</csr:title>
        <csr:description>
         <csr:p>This is the valid bit for the quadword in way 3.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>32</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>39</csr:msb>
         <csr:lsb>33</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>space</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_SPACE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_SPACE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_SPACE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_SPACE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_SPACE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_SPACE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_SPACE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_SPACE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1022</csr:linenumber>
         <csr:title>Valid bit for way 3.</csr:title>
        <csr:description>
         <csr:p>This read-only field indicates the address space that was hit by the physical_set. This field is encoded as follows:</csr:p>
         <csr:p>3'b000: L2</csr:p>
         <csr:p>3'b001: L3</csr:p>
         <csr:p>3'b010: Scp</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>42</csr:msb>
         <csr:lsb>40</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>43</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_data0.Tag_RAM</csr:referenceName>
       <csr:identifier>Tag_RAM</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>1048</csr:linenumber>
       <csr:title>Tag RAM encoding.</csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_cache_esr_sc_idx_cop_sm_data0_Tag_RAM</csr:typeName>
       <csr:attributes>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>When the logical_ram field in the Index Cache Op State Machine Control register contains a value of 2'b01, this register is encoded as follows.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>tag_way0</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY0_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY0_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY0_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY0_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY0_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY0_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY0_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1039</csr:linenumber>
         <csr:title>Tag way 0.</csr:title>
        <csr:description>
         <csr:p>This field contains tag for way 0. Note that the tags for all ways are read/written simultaneously.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>22</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>23</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tag_way1</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY1_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY1_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY1_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY1_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY1_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY1_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY1_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1047</csr:linenumber>
         <csr:title>Tag way 1.</csr:title>
        <csr:description>
         <csr:p>This field contains tag for way 1. Note that the tags for all ways are read/written simultaneously.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>54</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>55</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_data0.Data_RAM</csr:referenceName>
       <csr:identifier>Data_RAM</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_DATA_RAM_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_DATA_RAM_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_DATA_RAM_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_DATA_RAM_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>1066</csr:linenumber>
       <csr:title>Data RAM encoding.</csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Etsoc_shire_cache_esr_sc_idx_cop_sm_data0_Data_RAM</csr:typeName>
       <csr:attributes>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>When the logical_ram field in the Index Cache Op State Machine Control register contains a value of 2'b10, this register is encoded as follows.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>data_qwX_dw0</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_DATA_RAM_DATA_QWX_DW0_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_DATA_RAM_DATA_QWX_DW0_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_DATA_RAM_DATA_QWX_DW0_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_DATA_RAM_DATA_QWX_DW0_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_DATA_RAM_DATA_QWX_DW0_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_DATA_RAM_DATA_QWX_DW0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_DATA_RAM_DATA_QWX_DW0_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_DATA_RAM_DATA_QWX_DW0_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1065</csr:linenumber>
         <csr:title>Doubleword 0.</csr:title>
        <csr:description>
         <csr:p>This register contains the data for dword0 of the qword specified by the qw field in the esr_sc_idx_cop_sm_physical_index register described above.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>union</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_data1</csr:referenceName>
       <csr:identifier>sc_idx_cop_sm_data1</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>1116</csr:linenumber>
       <csr:title>Index Cache Op State Machine Data1</csr:title>
       <csr:offset>0x9</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Etsoc_shire_cache_esr_sc_idx_cop_sm_data1</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Shire Cache Specification, Section 3.13.1.3."</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:references>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_data1.Tag_RAM</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_data1.Data_RAM</csr:referenceName>
        </csr:reference>
       </csr:references>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_data1.Tag_RAM</csr:referenceName>
       <csr:identifier>Tag_RAM</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>1097</csr:linenumber>
       <csr:title>Tag RAM encoding.</csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_cache_esr_sc_idx_cop_sm_data1_Tag_RAM</csr:typeName>
       <csr:attributes>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>When the logical_ram field in the Index Cache Op State Machine Control register contains a value of 2'b01, this register is encoded for the Tag RAM as follows.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>tag_way2</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY2_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY2_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY2_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY2_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY2_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY2_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY2_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1088</csr:linenumber>
         <csr:title>Tag way 2.</csr:title>
        <csr:description>
         <csr:p>This field contains the tag for way 2. Note that the tags for all ways are read/written simultaneously.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>22</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>23</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tag_way3</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY3_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY3_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY3_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY3_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY3_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY3_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY3_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1096</csr:linenumber>
         <csr:title>Tag way 3.</csr:title>
        <csr:description>
         <csr:p>This field contains tag for way 3. Note that the tags for all ways are read/written simultaneously.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>54</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>55</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_data1.Data_RAM</csr:referenceName>
       <csr:identifier>Data_RAM</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_DATA_RAM_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_DATA_RAM_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_DATA_RAM_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_DATA_RAM_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>1115</csr:linenumber>
       <csr:title>Data RAM encoding.</csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Etsoc_shire_cache_esr_sc_idx_cop_sm_data1_Data_RAM</csr:typeName>
       <csr:attributes>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>When the logical_ram field in the Index Cache Op State Machine Control register contains a value of 2'b10, this register is encoded for the Data RAM as follows.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>data_qwX_dw1</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_DATA_RAM_DATA_QWX_DW1_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_DATA_RAM_DATA_QWX_DW1_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_DATA_RAM_DATA_QWX_DW1_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_DATA_RAM_DATA_QWX_DW1_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_DATA_RAM_DATA_QWX_DW1_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_DATA_RAM_DATA_QWX_DW1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_DATA_RAM_DATA_QWX_DW1_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_DATA_RAM_DATA_QWX_DW1_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1114</csr:linenumber>
         <csr:title>Doubleword 1.</csr:title>
        <csr:description>
         <csr:p>This register contains the data for dword1 of the qword specified by the qw field in esr_sc_idx_cop_sm_physical_index register described above.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>union</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_ecc</csr:referenceName>
       <csr:identifier>sc_idx_cop_sm_ecc</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>1203</csr:linenumber>
       <csr:title>Index Cache Op State Machine ECC.</csr:title>
       <csr:offset>0xA</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Etsoc_shire_cache_esr_sc_idx_cop_sm_ecc</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Shire Cache Specification, Section 3.13.1.4."</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>This register holds the read ECC of the Dbg_Read operation or the write ECC to use for the Dbg_Write operation (if ecc_wr_en = 1). These fields are logical ram specific and are only used for Dbg_Read/Dbg_Write commands</csr:p>
        </csr:description>
       <csr:references>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_ecc.Tag_State</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_ecc.Tag_RAM</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_ecc.Data_RAM</csr:referenceName>
        </csr:reference>
       </csr:references>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_ecc.Tag_State</csr:referenceName>
       <csr:identifier>Tag_State</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_STATE_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_STATE_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_STATE_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_STATE_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>1143</csr:linenumber>
       <csr:title>Tag state RAM encoding.</csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_cache_esr_sc_idx_cop_sm_ecc_Tag_State</csr:typeName>
       <csr:attributes>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>When the logical_ram field in the Index Cache Op State Machine Control contains a value of 2'b00, this register is encoded for the Tag State RAM as follows.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>lru_state</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_STATE_LRU_STATE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_STATE_LRU_STATE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_STATE_LRU_STATE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_STATE_LRU_STATE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_STATE_LRU_STATE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_STATE_LRU_STATE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_STATE_LRU_STATE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_STATE_LRU_STATE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1142</csr:linenumber>
         <csr:title>Tag state RAM ECC.</csr:title>
        <csr:description>
         <csr:p>This 7-bit field stores the ECC value for the Tag State RAM.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>6</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_ecc.Tag_RAM</csr:referenceName>
       <csr:identifier>Tag_RAM</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>1180</csr:linenumber>
       <csr:title>Tag RAM encoding.</csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_cache_esr_sc_idx_cop_sm_ecc_Tag_RAM</csr:typeName>
       <csr:attributes>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>When the logical_ram field in the Index Cache Op State Machine Control register contains a value of 2'b01, this register is encoded for the Tag RAM as follows.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>tag_way0_ecc</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY0_ECC_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY0_ECC_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY0_ECC_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY0_ECC_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY0_ECC_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY0_ECC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY0_ECC_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY0_ECC_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1158</csr:linenumber>
         <csr:title>Tag RAM ECC value for way 0.</csr:title>
        <csr:description>
         <csr:p>This 6-bit field contains the ECC value for way 0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>5</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tag_way1_ecc</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY1_ECC_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY1_ECC_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY1_ECC_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY1_ECC_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY1_ECC_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY1_ECC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY1_ECC_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY1_ECC_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1165</csr:linenumber>
         <csr:title>Tag RAM ECC value for way 1.</csr:title>
        <csr:description>
         <csr:p>This 6-bit field contains the ECC value for way 1.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>11</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tag_way2_ecc</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY2_ECC_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY2_ECC_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY2_ECC_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY2_ECC_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY2_ECC_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY2_ECC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY2_ECC_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY2_ECC_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1172</csr:linenumber>
         <csr:title>Tag RAM ECC value for way 2.</csr:title>
        <csr:description>
         <csr:p>This 6-bit field contains the ECC value for way 2.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>17</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tag_way3_ecc</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY3_ECC_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY3_ECC_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY3_ECC_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY3_ECC_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY3_ECC_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY3_ECC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY3_ECC_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY3_ECC_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1179</csr:linenumber>
         <csr:title>Tag RAM ECC value for way 3.</csr:title>
        <csr:description>
         <csr:p>This 6-bit field contains the ECC value for way 3.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>23</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_ecc.Data_RAM</csr:referenceName>
       <csr:identifier>Data_RAM</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>1202</csr:linenumber>
       <csr:title>Data RAM encoding. When the logical_ram field in the Index Cache Op State Machine Control register contains a value of 2'b10, this register is encoded for the Data RAM as follows.</csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_cache_esr_sc_idx_cop_sm_ecc_Data_RAM</csr:typeName>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>data_qwX_dw0_ecc</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW0_ECC_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW0_ECC_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW0_ECC_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW0_ECC_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW0_ECC_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW0_ECC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW0_ECC_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW0_ECC_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1193</csr:linenumber>
         <csr:title>Data RAM ECC value for DWord 0.</csr:title>
        <csr:description>
         <csr:p>This 8-bit field contains the ECC value for DWord 0, one bit per byte.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>data_qwX_dw1_ecc</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW1_ECC_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW1_ECC_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW1_ECC_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW1_ECC_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW1_ECC_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW1_ECC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW1_ECC_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW1_ECC_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1201</csr:linenumber>
         <csr:title>Data RAM ECC value for DWord 1.</csr:title>
        <csr:description>
         <csr:p>This 8-bit field contains the ECC value for DWord 1, one bit per byte.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>15</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_err_log_ctl</csr:referenceName>
       <csr:identifier>sc_err_log_ctl</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>1245</csr:linenumber>
       <csr:title>Shire cache error log control.</csr:title>
       <csr:offset>0xB</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_cache_esr_sc_err_log_ctl</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Shire Cache Specification, Sections 4.5 and 5."</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>esr_sc_err_interrupt_enable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_ESR_SC_ERR_INTERRUPT_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_ESR_SC_ERR_INTERRUPT_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_ESR_SC_ERR_INTERRUPT_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_ESR_SC_ERR_INTERRUPT_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_ESR_SC_ERR_INTERRUPT_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_ESR_SC_ERR_INTERRUPT_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_ESR_SC_ERR_INTERRUPT_ENABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_ESR_SC_ERR_INTERRUPT_ENABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1227</csr:linenumber>
         <csr:title>Shire cache error interrupt enables.</csr:title>
        <csr:description>
         <csr:p>This field is used to enable or prevent certain categories of logged errors from generating interrupts or sending error responses. Single bit ECC errors should not generate an interrupt. Software may or may not want to configure ECC error counter saturation to generate an interrupt. Masked errors also do not set sc_error_logged.</csr:p>
         <csr:p>The lower five bits of this 8-bit field are used to enable interrupts to occur on specific errors as encoded below.</csr:p>
         <csr:p>bit 0: Enable single-bit ECC errors.</csr:p>
         <csr:p>bit 1: Enable double-bit ECC errors.</csr:p>
         <csr:p>bit 2: Enable ECC error counter saturation.</csr:p>
         <csr:p>bit 3: Enable decode and slave errors.</csr:p>
         <csr:p>bit 4: Enable performance counter saturation.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_err_rsp_enable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_ESR_SC_ERR_RSP_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_ESR_SC_ERR_RSP_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_ESR_SC_ERR_RSP_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_ESR_SC_ERR_RSP_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_ESR_SC_ERR_RSP_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_ESR_SC_ERR_RSP_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_ESR_SC_ERR_RSP_ENABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_ESR_SC_ERR_RSP_ENABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1244</csr:linenumber>
         <csr:title>Shire cache error response enable.</csr:title>
        <csr:description>
         <csr:p>This bit controls whether the Shire cache operates in Level 1 or Level 2 mode. If esr_sc_err_rsp_enable equals zero, the shire cache operates in Level 1 mode and all enabled errors will be sent globally to the IO-Shire via sc_error_detected. If esr_sc_err_rsp_enable is set, enabled errors are sent back to the requesting core if possible. When it is not possible to send back the error to the core (e.g. errors on fills or evictions), then the error will be sent to the IO-Shire. When this bit is set, enable error status to be sent back over ET-Link or AXI when the error can be associated with a request. Errors that cannot be associated with a request are always sent to the IO-Shire.</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>union</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_err_log_info</csr:referenceName>
       <csr:identifier>sc_err_log_info</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>1633</csr:linenumber>
       <csr:title>Shire cache error log info.</csr:title>
       <csr:offset>0xC</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Etsoc_shire_cache_esr_sc_err_log_info</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Shire Cache Specification, Section 5.5 and 5.5.1 through 5.5.4."</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>This register works in conjunction with the Shire Cache Error Log Address (sc_err_log_address) register to record the error status. The bit assignments for this register differ depending on the type of error as described below. These include:</csr:p>
         <csr:p>ECC single and double bit error log format.</csr:p>
         <csr:p>ECC counter saturation error log format.</csr:p>
         <csr:p>Decode/Slave error log format.</csr:p>
         <csr:p>Performance counter error log format.</csr:p>
        </csr:description>
       <csr:references>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_err_log_info.ECC_single_double</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_err_log_info.ECC_counter_sat</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_err_log_info.ECC_decode_slave</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_err_log_info.ECC_perf_count</csr:referenceName>
        </csr:reference>
       </csr:references>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_err_log_info.ECC_single_double</csr:referenceName>
       <csr:identifier>ECC_single_double</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>1344</csr:linenumber>
       <csr:title>ECC single and double bit error log format.</csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_cache_esr_sc_err_log_info_ECC_single_double</csr:typeName>
        <csr:description>
         <csr:p>When an ECC single or double bit error is detected, the err_log_info register is organized as follows.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>valid</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_VALID_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_VALID_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_VALID_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_VALID_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_VALID_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_VALID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_VALID_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_VALID_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1272</csr:linenumber>
         <csr:title>Valid</csr:title>
        <csr:description>
         <csr:p>When this bit is set, and error has occurred.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>multiple</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_MULTIPLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_MULTIPLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_MULTIPLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_MULTIPLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_MULTIPLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_MULTIPLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_MULTIPLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_MULTIPLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1279</csr:linenumber>
         <csr:title>Multiple</csr:title>
        <csr:description>
         <csr:p>When this bit is set, multiple errors have occurred.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ENABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ENABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1288</csr:linenumber>
         <csr:title>Enabled</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the error detected was enabled by the esr_sc_err_interrupt_enable field of the Shire Cache Error Log Control. register described above.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>imprecise</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_IMPRECISE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_IMPRECISE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_IMPRECISE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_IMPRECISE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_IMPRECISE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_IMPRECISE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_IMPRECISE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_IMPRECISE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1302</csr:linenumber>
         <csr:title>Imprecise</csr:title>
        <csr:description>
         <csr:p>This bit only has meaning when of the Enabled bit is set. This bit is encoded as follows.</csr:p>
         <csr:p>0: The error was sent back with the ET-Link or AXI response.</csr:p>
         <csr:p>1: A global interrupt request was sent to the IO-Shire.</csr:p>
         <csr:p>For more information, refer to the esr_sc_err_response_enable bit of the Shire Cache Error Log Control register above.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>code</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_CODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_CODE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_CODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_CODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_CODE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_CODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_CODE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_CODE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1312</csr:linenumber>
         <csr:title>Code field.</csr:title>
        <csr:description>
         <csr:p>This 4-bit field indicates which type of error was seen and is encoded as follows.</csr:p>
         <csr:p>0000: Single-bit ECC error.</csr:p>
         <csr:p>0001: Double-bit ECC error.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>index</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_INDEX_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_INDEX_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_INDEX_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_INDEX_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_INDEX_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_INDEX_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_INDEX_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_INDEX_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1320</csr:linenumber>
         <csr:title>Index field.</csr:title>
        <csr:description>
         <csr:p>Contains the index, or in the case of the data RAM, which set and way contains the error.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>39</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>error_bits</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ERROR_BITS_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ERROR_BITS_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ERROR_BITS_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ERROR_BITS_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ERROR_BITS_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ERROR_BITS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ERROR_BITS_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ERROR_BITS_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1328</csr:linenumber>
         <csr:title>Error field.</csr:title>
        <csr:description>
         <csr:p>Indicates which doubleword contained the error. The error_bits field is multi-hot.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>47</csr:msb>
         <csr:lsb>40</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ram</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_RAM_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_RAM_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_RAM_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_RAM_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_RAM_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_RAM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_RAM_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_RAM_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1343</csr:linenumber>
         <csr:title>RAM select field.</csr:title>
        <csr:description>
         <csr:p>Indicates which RAM had the error and is encoded as follows.</csr:p>
         <csr:p>0000: Tag State RAM.</csr:p>
         <csr:p>0001: Tag RAM.</csr:p>
         <csr:p>0010: Data RAM.</csr:p>
         <csr:p>0011: Dataq RAM. This encoding is reserved. Dataq RAM is not implemented.</csr:p>
         <csr:p>0100: Ben RAM. This encoding is reserved. Ben RAM is not implemented.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>51</csr:msb>
         <csr:lsb>48</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>52</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_err_log_info.ECC_counter_sat</csr:referenceName>
       <csr:identifier>ECC_counter_sat</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>1424</csr:linenumber>
       <csr:title>When an ECC counter saturation error is detected, the err_log_info register is organized as follows.</csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_cache_esr_sc_err_log_info_ECC_counter_sat</csr:typeName>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>valid</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_VALID_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_VALID_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_VALID_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_VALID_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_VALID_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_VALID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_VALID_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_VALID_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1356</csr:linenumber>
         <csr:title>Valid</csr:title>
        <csr:description>
         <csr:p>When this bit is set, an ECC saturation error has occurred.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>multiple</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_MULTIPLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_MULTIPLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_MULTIPLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_MULTIPLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_MULTIPLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_MULTIPLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_MULTIPLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_MULTIPLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1364</csr:linenumber>
         <csr:title>Multiple</csr:title>
        <csr:description>
         <csr:p>When this bit is set, multiple ECC saturation errors have occurred.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_ENABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_ENABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1374</csr:linenumber>
         <csr:title>Enabled</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the ECC saturation errors detected was enabled by the esr_sc_err_interrupt_enable field of the Shire Cache Error Log Control register described above.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>imprecise</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_IMPRECISE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_IMPRECISE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_IMPRECISE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_IMPRECISE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_IMPRECISE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_IMPRECISE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_IMPRECISE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_IMPRECISE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1388</csr:linenumber>
         <csr:title>Imprecise</csr:title>
        <csr:description>
         <csr:p>This bit only has meaning when of the Enabled bit is set. This bit is encoded as follows.</csr:p>
         <csr:p>0: The error was sent back with the ET-Link or AXI response.</csr:p>
         <csr:p>1: A global interrupt request was sent to the IO-Shire.</csr:p>
         <csr:p>For more information, refer to the esr_sc_err_response_enable bit of the Shire Cache Error Log Control register above.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>code</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_CODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_CODE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_CODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_CODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_CODE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_CODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_CODE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_CODE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1397</csr:linenumber>
         <csr:title>Code field.</csr:title>
        <csr:description>
         <csr:p>This 4-bit field indicates which type of error. For an ECC counter saturation error this field will always be 2.</csr:p>
         <csr:p>0010: ECC counter saturation error.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>47</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ram</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_RAM_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_RAM_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_RAM_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_RAM_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_RAM_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_RAM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_RAM_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_RAM_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1412</csr:linenumber>
         <csr:title>RAM select field.</csr:title>
        <csr:description>
         <csr:p>Indicates which RAM had the error and is encoded as follows.</csr:p>
         <csr:p>0000: Tag State RAM.</csr:p>
         <csr:p>0001: Tag RAM.</csr:p>
         <csr:p>0010: Data RAM.</csr:p>
         <csr:p>0011: Dataq RAM. This encoding is reserved. Dataq RAM is not implemented.</csr:p>
         <csr:p>0100: Ben RAM. This encoding is reserved. Ben RAM is not implemented.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>51</csr:msb>
         <csr:lsb>48</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>58</csr:msb>
         <csr:lsb>52</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>double</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_DOUBLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_DOUBLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_DOUBLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_DOUBLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_DOUBLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_DOUBLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_DOUBLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_DOUBLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1423</csr:linenumber>
         <csr:title>Single/double bit error.</csr:title>
        <csr:description>
         <csr:p>Indicates whether the error is single or double bit. This bit is encoded as follows.</csr:p>
         <csr:p>0: The single-bit error counter saturated.</csr:p>
         <csr:p>1: The double-bit error counter saturated.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>59</csr:msb>
         <csr:lsb>59</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>60</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_err_log_info.ECC_decode_slave</csr:referenceName>
       <csr:identifier>ECC_decode_slave</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>1557</csr:linenumber>
       <csr:title>When a Decode/Slave error is detected, the err_log_info register is organized as follows.</csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_cache_esr_sc_err_log_info_ECC_decode_slave</csr:typeName>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>valid</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_VALID_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_VALID_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_VALID_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_VALID_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_VALID_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_VALID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_VALID_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_VALID_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1435</csr:linenumber>
         <csr:title>Valid</csr:title>
        <csr:description>
         <csr:p>When this bit is set, a decode/slave error has occurred.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>multiple</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_MULTIPLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_MULTIPLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_MULTIPLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_MULTIPLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_MULTIPLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_MULTIPLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_MULTIPLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_MULTIPLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1443</csr:linenumber>
         <csr:title>Multiple</csr:title>
        <csr:description>
         <csr:p>When this bit is set, multiple decode/slave errors have occurred.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ENABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ENABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1452</csr:linenumber>
         <csr:title>Enabled</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the decode/slave error detected was enabled by the esr_sc_err_interrupt_enable field of the Shire Cache Error Log Control register described above.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>imprecise</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_IMPRECISE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_IMPRECISE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_IMPRECISE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_IMPRECISE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_IMPRECISE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_IMPRECISE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_IMPRECISE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_IMPRECISE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1466</csr:linenumber>
         <csr:title>Imprecise</csr:title>
        <csr:description>
         <csr:p>This bit only has meaning when of the enable bit is set. This bit is encoded as follows.</csr:p>
         <csr:p>0: The error was sent back with the ET-Link or AXI response.</csr:p>
         <csr:p>1: A global interrupt request was sent to the IO-Shire.</csr:p>
         <csr:p>For more information, refer to the esr_sc_err_response_enable bit of the Shire Cache Error Log Control register above.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>code</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_CODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_CODE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_CODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_CODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_CODE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_CODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_CODE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_CODE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1475</csr:linenumber>
         <csr:title>Code field.</csr:title>
        <csr:description>
         <csr:p>This 4-bit field indicates which type of error. For a slave/decode error this field will always be 3.</csr:p>
         <csr:p>0011: Decode/slave error.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>type</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1485</csr:linenumber>
         <csr:title>Type of error detected.</csr:title>
        <csr:description>
         <csr:p>Indicates the type of error detected. For a complete encoding of this field, refer to Section 5.2, Pipeline Error Responses, and Section 5.3, Reqq/Data Error Responses, in the Shire Cache Specification.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>15</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>opcode</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1513</csr:linenumber>
         <csr:title>Opcode of initiating request.</csr:title>
        <csr:description>
         <csr:p>The opcode of the initiating request that triggered the error. This bit is encoded as follows:</csr:p>
         <csr:p>0x00: SC_Reqq_Read</csr:p>
         <csr:p>0x01: SC_Reqq_Write</csr:p>
         <csr:p>0x02: SC_Reqq_WriteAround</csr:p>
         <csr:p>0x04: SC_Reqq_MsgSendData</csr:p>
         <csr:p>0x05: SC_Reqq_Atomic</csr:p>
         <csr:p>0x06: SC_Reqq_ScpRead</csr:p>
         <csr:p>0x07: SC_Reqq_ScpWrite</csr:p>
         <csr:p>0x09: SC_Reqq_Idx</csr:p>
         <csr:p>0x0A: SC_Reqq_Sync</csr:p>
         <csr:p>0x10: SC_Reqq_CopLock</csr:p>
         <csr:p>0x11: SC_Reqq_CopUnlock</csr:p>
         <csr:p>0x12: SC_Reqq_CopUnlockInv</csr:p>
         <csr:p>0x13: SC_Reqq_CopFlush</csr:p>
         <csr:p>0x14: SC_Reqq_CopEvict</csr:p>
         <csr:p>0x15: SC_Reqq_CopFlushWData</csr:p>
         <csr:p>0x16: SC_Reqq_CopEvictWData</csr:p>
         <csr:p>0x17:SC_Reqq_CopPrefetch</csr:p>
         <csr:p>0x18:SC_Reqq_CopScpFill</csr:p>
         <csr:p>0x1A:SC_Reqq_Atomic2</csr:p>
         <csr:p>0x1B:SC_Reqq_WriteAround2</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>21</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>src</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_SRC_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_SRC_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_SRC_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_SRC_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_SRC_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_SRC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_SRC_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_SRC_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1524</csr:linenumber>
         <csr:title>Source of request.</csr:title>
        <csr:description>
         <csr:p>Indicates the source of the request. This 2-bit field is encoded as follows.</csr:p>
         <csr:p>00: L2</csr:p>
         <csr:p>01: L3</csr:p>
         <csr:p>10: CacheOp FSM</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>23</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>reqq_id</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_REQQ_ID_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_REQQ_ID_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_REQQ_ID_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_REQQ_ID_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_REQQ_ID_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_REQQ_ID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_REQQ_ID_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_REQQ_ID_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1532</csr:linenumber>
         <csr:title>Source of request.</csr:title>
        <csr:description>
         <csr:p>This field indicates which reqq entry contains the request that triggered the error.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>31</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>et_link_tag_id</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_TAG_ID_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_TAG_ID_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_TAG_ID_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_TAG_ID_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_TAG_ID_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_TAG_ID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_TAG_ID_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_TAG_ID_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1540</csr:linenumber>
         <csr:title>Tag ID received across ET-link.</csr:title>
        <csr:description>
         <csr:p>This field indicates the tag ID received for the request across the ET-link.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>43</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>et_link_source</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_SOURCE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_SOURCE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_SOURCE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_SOURCE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_SOURCE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_SOURCE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_SOURCE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_SOURCE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1548</csr:linenumber>
         <csr:title>Source received across ET-link.</csr:title>
        <csr:description>
         <csr:p>This field indicates the source received for the request across the ET-link.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>55</csr:msb>
         <csr:lsb>44</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>et_link_port</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_PORT_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_PORT_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_PORT_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_PORT_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_PORT_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_PORT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_PORT_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_PORT_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1556</csr:linenumber>
         <csr:title>Port received across ET-link.</csr:title>
        <csr:description>
         <csr:p>This field indicates which neighborhood this request came from if it is an L2 request.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>59</csr:msb>
         <csr:lsb>56</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>60</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_err_log_info.ECC_perf_count</csr:referenceName>
       <csr:identifier>ECC_perf_count</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>1632</csr:linenumber>
       <csr:title>When a performance counter error is detected, the err_log_info register is organized as follows.</csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_cache_esr_sc_err_log_info_ECC_perf_count</csr:typeName>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>valid</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_VALID_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_VALID_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_VALID_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_VALID_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_VALID_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_VALID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_VALID_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_VALID_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1569</csr:linenumber>
         <csr:title>Valid</csr:title>
        <csr:description>
         <csr:p>When this bit is set, a performance counter error has occurred.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>multiple</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_MULTIPLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_MULTIPLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_MULTIPLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_MULTIPLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_MULTIPLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_MULTIPLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_MULTIPLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_MULTIPLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1577</csr:linenumber>
         <csr:title>Multiple</csr:title>
        <csr:description>
         <csr:p>When this bit is set, multiple performance counter errors have occurred.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_ENABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_ENABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1587</csr:linenumber>
         <csr:title>Enabled</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the performance counter error detected was enabled by the esr_sc_err_interrupt_enable field of the Shire Cache Error Log Control register described above.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>imprecise</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_IMPRECISE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_IMPRECISE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_IMPRECISE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_IMPRECISE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_IMPRECISE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_IMPRECISE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_IMPRECISE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_IMPRECISE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1601</csr:linenumber>
         <csr:title>Imprecise</csr:title>
        <csr:description>
         <csr:p>This bit only has meaning when of the enable bit is set. This bit is encoded as follows.</csr:p>
         <csr:p>0: The error was sent back with the ET-Link or AXI response.</csr:p>
         <csr:p>1: A global interrupt request was sent to the IO-Shire.</csr:p>
         <csr:p>For more information, refer to the esr_sc_err_response_enable bit of the Shire Cache Error Log Control register above.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>code</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CODE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CODE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CODE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CODE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1610</csr:linenumber>
         <csr:title>Code field.</csr:title>
        <csr:description>
         <csr:p>This 4-bit field indicates which type of error. For a performance counter error, this field will always be 4.</csr:p>
         <csr:p>0100: Decode/slave error.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>cycle_counter_overflow</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CYCLE_COUNTER_OVERFLOW_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CYCLE_COUNTER_OVERFLOW_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CYCLE_COUNTER_OVERFLOW_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CYCLE_COUNTER_OVERFLOW_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CYCLE_COUNTER_OVERFLOW_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CYCLE_COUNTER_OVERFLOW_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CYCLE_COUNTER_OVERFLOW_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CYCLE_COUNTER_OVERFLOW_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1617</csr:linenumber>
         <csr:title>Cycle counter overflow.</csr:title>
        <csr:description>
         <csr:p>This bit is set when the cycle counter overflows.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>P0_counter_overflow</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P0_COUNTER_OVERFLOW_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P0_COUNTER_OVERFLOW_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P0_COUNTER_OVERFLOW_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P0_COUNTER_OVERFLOW_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P0_COUNTER_OVERFLOW_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P0_COUNTER_OVERFLOW_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P0_COUNTER_OVERFLOW_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P0_COUNTER_OVERFLOW_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1624</csr:linenumber>
         <csr:title>P0 counter overflow.</csr:title>
        <csr:description>
         <csr:p>This bit is set when the P0 counter overflows.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>P1_counter_overflow</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P1_COUNTER_OVERFLOW_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P1_COUNTER_OVERFLOW_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P1_COUNTER_OVERFLOW_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P1_COUNTER_OVERFLOW_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P1_COUNTER_OVERFLOW_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P1_COUNTER_OVERFLOW_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P1_COUNTER_OVERFLOW_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P1_COUNTER_OVERFLOW_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1631</csr:linenumber>
         <csr:title>P1 counter overflow.</csr:title>
        <csr:description>
         <csr:p>This bit is set when the P1 counter overflows.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_err_log_address</csr:referenceName>
       <csr:identifier>sc_err_log_address</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_ADDRESS_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_ADDRESS_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_ADDRESS_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_ADDRESS_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>1651</csr:linenumber>
       <csr:title>Shire cache error log address</csr:title>
       <csr:offset>0xD</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Etsoc_shire_cache_esr_sc_err_log_address</csr:typeName>
       <csr:attributes>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>sc_err_log_address</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_ADDRESS_SC_ERR_LOG_ADDRESS_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_ADDRESS_SC_ERR_LOG_ADDRESS_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_ADDRESS_SC_ERR_LOG_ADDRESS_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_ADDRESS_SC_ERR_LOG_ADDRESS_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_ADDRESS_SC_ERR_LOG_ADDRESS_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_ADDRESS_SC_ERR_LOG_ADDRESS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_ADDRESS_SC_ERR_LOG_ADDRESS_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_ADDRESS_SC_ERR_LOG_ADDRESS_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1650</csr:linenumber>
         <csr:title>Shire cache error log address</csr:title>
        <csr:description>
         <csr:p>The esr_sc_err_log_address register contains the physical address (PA) associated with the error if it is available. The types of errors are described in the Shire Cache Error Log Info register described above.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_sbe_dbe_counts</csr:referenceName>
       <csr:identifier>sc_sbe_dbe_counts</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>1750</csr:linenumber>
       <csr:title>Shire cache SBE/DBE count status.</csr:title>
       <csr:offset>0xE</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_cache_esr_sc_sbe_dbe_counts</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Shire Cache Specification, Section 5.4."</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>SBE errors are corrected so normal processing occurs. Tag_state and tag SBE responses are sent with the tag_rsp. Data SBEs responses are sent with the data_rsp. The error responses are signaled to the reqq indicating that a RAM has a single bit error. DBE errors cannot be corrected so these are fatal errors and need to be reported as quickly as possible. The SBE/DBE responses are one per ECC protection, so tag_state has a single bit, tag has one per way (4-bits) and data has one error bit per dword (8-bits). SBE and DBE occurrences are counted per memory type.  The SBE counter is 8 bits and saturates at 255, the DBE counter is 3 bits and saturates at 7. The current error counts are described below.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>tag_state_sbe</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_STATE_SBE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_STATE_SBE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_STATE_SBE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_STATE_SBE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_STATE_SBE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_STATE_SBE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_STATE_SBE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_STATE_SBE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1677</csr:linenumber>
         <csr:title>Single-bit error tag state.</csr:title>
        <csr:description>
         <csr:p>This 8-bit field contains the tag_state single bit error count</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tag_state_dbe</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_STATE_DBE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_STATE_DBE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_STATE_DBE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_STATE_DBE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_STATE_DBE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_STATE_DBE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_STATE_DBE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_STATE_DBE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1685</csr:linenumber>
         <csr:title>Double-bit error tag state.</csr:title>
        <csr:description>
         <csr:p>This 3-bit field contains the tag_state double bit error count</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>10</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tag_ram_sbe</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_RAM_SBE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_RAM_SBE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_RAM_SBE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_RAM_SBE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_RAM_SBE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_RAM_SBE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_RAM_SBE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_RAM_SBE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1692</csr:linenumber>
         <csr:title>Single-bit error tag RAM.</csr:title>
        <csr:description>
         <csr:p>This 8-bit field contains the tag RAM single bit error count</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>18</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tag_ram_dbe</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_RAM_DBE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_RAM_DBE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_RAM_DBE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_RAM_DBE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_RAM_DBE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_RAM_DBE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_RAM_DBE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_RAM_DBE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1699</csr:linenumber>
         <csr:title>Double-bit error tag RAM.</csr:title>
        <csr:description>
         <csr:p>This 3-bit field contains the tag RAM double bit error count</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>21</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>data_ram_sbe</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATA_RAM_SBE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATA_RAM_SBE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATA_RAM_SBE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATA_RAM_SBE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATA_RAM_SBE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATA_RAM_SBE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATA_RAM_SBE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATA_RAM_SBE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1706</csr:linenumber>
         <csr:title>Single-bit error data RAM.</csr:title>
        <csr:description>
         <csr:p>This 8-bit field contains the data RAM single bit error count</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>29</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>data_ram_dbe</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATA_RAM_DBE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATA_RAM_DBE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATA_RAM_DBE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATA_RAM_DBE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATA_RAM_DBE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATA_RAM_DBE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATA_RAM_DBE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATA_RAM_DBE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1713</csr:linenumber>
         <csr:title>Double-bit error tag RAM.</csr:title>
        <csr:description>
         <csr:p>This 3-bit field contains the data RAM double bit error count</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>32</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>dataq_ram_sbe</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_RAM_SBE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_RAM_SBE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_RAM_SBE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_RAM_SBE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_RAM_SBE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_RAM_SBE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_RAM_SBE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_RAM_SBE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1722</csr:linenumber>
         <csr:title>Single-bit error dataq RAM.</csr:title>
        <csr:description>
         <csr:p>This 8-bit field contains the dataq RAM single bit error count. This feature is not supported and this field is currently reserved.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>40</csr:msb>
         <csr:lsb>33</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>dataq_ram_dbe</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_RAM_DBE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_RAM_DBE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_RAM_DBE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_RAM_DBE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_RAM_DBE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_RAM_DBE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_RAM_DBE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_RAM_DBE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1731</csr:linenumber>
         <csr:title>Double-bit error dataq RAM.</csr:title>
        <csr:description>
         <csr:p>This 3-bit field contains the dataq RAM double bit error count. This feature is not supported and this field is currently reserved.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>43</csr:msb>
         <csr:lsb>41</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>dataq_ben_sbe</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_BEN_SBE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_BEN_SBE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_BEN_SBE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_BEN_SBE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_BEN_SBE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_BEN_SBE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_BEN_SBE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_BEN_SBE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1740</csr:linenumber>
         <csr:title>Single-bit error dataq ben RAM.</csr:title>
        <csr:description>
         <csr:p>This 8-bit field contains the dataq ben RAM single bit error count. This feature is not supported and this field is currently reserved.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>51</csr:msb>
         <csr:lsb>44</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>dataq_ben_dbe</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_BEN_DBE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_BEN_DBE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_BEN_DBE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_BEN_DBE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_BEN_DBE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_BEN_DBE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_BEN_DBE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_BEN_DBE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1749</csr:linenumber>
         <csr:title>Double-bit error dataq ben RAM.</csr:title>
        <csr:description>
         <csr:p>This 3-bit field contains the dataq ben RAM double bit error count. This feature is not supported and this field is currently reserved.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>54</csr:msb>
         <csr:lsb>52</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>55</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_reqq_debug_ctl</csr:referenceName>
       <csr:identifier>sc_reqq_debug_ctl</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG_CTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG_CTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG_CTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG_CTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>1768</csr:linenumber>
       <csr:title>Shire cache reqq debug control</csr:title>
       <csr:offset>0xF</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Etsoc_shire_cache_esr_sc_reqq_debug_ctl</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Shire Cache Specification, Section 4.6."</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>sc_reqq_debug_ctl</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG_CTL_SC_REQQ_DEBUG_CTL_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG_CTL_SC_REQQ_DEBUG_CTL_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG_CTL_SC_REQQ_DEBUG_CTL_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG_CTL_SC_REQQ_DEBUG_CTL_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG_CTL_SC_REQQ_DEBUG_CTL_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG_CTL_SC_REQQ_DEBUG_CTL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG_CTL_SC_REQQ_DEBUG_CTL_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG_CTL_SC_REQQ_DEBUG_CTL_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1767</csr:linenumber>
         <csr:title>Shire cache reqq debug control.</csr:title>
        <csr:description>
         <csr:p>When the esr_sc_reqq_debug register is written with a reqq_id, that reqq entry state is saved and can be read back in esr_sc_reqq_debug registers. Note that reqq_debug uses the error log info reqq mux. If an error arrives when the reqq debug register is being written, the error log fields will be unpredictable.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_reqq_debug0</csr:referenceName>
       <csr:identifier>sc_reqq_debug0</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>1784</csr:linenumber>
       <csr:title>Shire cache reqq debug value 0</csr:title>
       <csr:offset>0x10</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Etsoc_shire_cache_esr_sc_reqq_debug0</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Shire Cache Specification, Section 4.6."</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>sc_reqq_debug0</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG0_SC_REQQ_DEBUG0_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG0_SC_REQQ_DEBUG0_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG0_SC_REQQ_DEBUG0_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG0_SC_REQQ_DEBUG0_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG0_SC_REQQ_DEBUG0_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG0_SC_REQQ_DEBUG0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG0_SC_REQQ_DEBUG0_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG0_SC_REQQ_DEBUG0_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1783</csr:linenumber>
         <csr:title>Shire cache reqq debug value 0</csr:title>
        <csr:description>
         <csr:p>This register contains reqq_state[63:0].</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_reqq_debug1</csr:referenceName>
       <csr:identifier>sc_reqq_debug1</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>1800</csr:linenumber>
       <csr:title>Shire cache reqq debug value 1</csr:title>
       <csr:offset>0x11</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Etsoc_shire_cache_esr_sc_reqq_debug1</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Shire Cache Specification, Section 4.6."</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>sc_reqq_debug1</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG1_SC_REQQ_DEBUG1_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG1_SC_REQQ_DEBUG1_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG1_SC_REQQ_DEBUG1_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG1_SC_REQQ_DEBUG1_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG1_SC_REQQ_DEBUG1_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG1_SC_REQQ_DEBUG1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG1_SC_REQQ_DEBUG1_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG1_SC_REQQ_DEBUG1_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1799</csr:linenumber>
         <csr:title>Shire cache reqq debug value 1</csr:title>
        <csr:description>
         <csr:p>This register contains reqq_state[127:64].</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_reqq_debug2</csr:referenceName>
       <csr:identifier>sc_reqq_debug2</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>1816</csr:linenumber>
       <csr:title>Shire cache reqq debug value 2</csr:title>
       <csr:offset>0x12</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Etsoc_shire_cache_esr_sc_reqq_debug2</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Shire Cache Specification, Section 4.6."</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>sc_reqq_debug2</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG2_SC_REQQ_DEBUG2_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG2_SC_REQQ_DEBUG2_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG2_SC_REQQ_DEBUG2_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG2_SC_REQQ_DEBUG2_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG2_SC_REQQ_DEBUG2_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG2_SC_REQQ_DEBUG2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG2_SC_REQQ_DEBUG2_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG2_SC_REQQ_DEBUG2_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1815</csr:linenumber>
         <csr:title>Shire cache reqq debug value 2</csr:title>
        <csr:description>
         <csr:p>This register contains reqq_state[191:128].</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_reqq_debug3</csr:referenceName>
       <csr:identifier>sc_reqq_debug3</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>1832</csr:linenumber>
       <csr:title>Shire cache reqq debug value 3</csr:title>
       <csr:offset>0x13</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Etsoc_shire_cache_esr_sc_reqq_debug3</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Shire Cache Specification, Section 4.6."</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>sc_reqq_debug3</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG3_SC_REQQ_DEBUG3_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG3_SC_REQQ_DEBUG3_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG3_SC_REQQ_DEBUG3_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG3_SC_REQQ_DEBUG3_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG3_SC_REQQ_DEBUG3_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG3_SC_REQQ_DEBUG3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG3_SC_REQQ_DEBUG3_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG3_SC_REQQ_DEBUG3_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1831</csr:linenumber>
         <csr:title>Shire cache reqq debug value 3</csr:title>
        <csr:description>
         <csr:p>This register contains reqq_state[255:192].</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_eco_ctl</csr:referenceName>
       <csr:identifier>sc_eco_ctl</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_ECO_CTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_ECO_CTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ECO_CTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ECO_CTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>1848</csr:linenumber>
       <csr:title>Shire cache ECO control</csr:title>
       <csr:offset>0x14</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Etsoc_shire_cache_esr_sc_eco_ctl</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Minion_ESR_Registers.xlsx file and email thread."</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>sc_eco_ctl</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_ECO_CTL_SC_ECO_CTL_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ECO_CTL_SC_ECO_CTL_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_ECO_CTL_SC_ECO_CTL_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_ECO_CTL_SC_ECO_CTL_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_ECO_CTL_SC_ECO_CTL_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_ECO_CTL_SC_ECO_CTL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_ECO_CTL_SC_ECO_CTL_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_ECO_CTL_SC_ECO_CTL_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1847</csr:linenumber>
         <csr:title>Shire cache ECO control</csr:title>
        <csr:description>
         <csr:p>This register is R/W and is reserved for future ESR bits. These bits are not connected to any logic but are not optimized away in synthesis so that they can be used as additional ESRs for future ECOs.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_perfmon_ctl_status</csr:referenceName>
       <csr:identifier>sc_perfmon_ctl_status</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>2082</csr:linenumber>
       <csr:title>Shire cache performance monitor control and status register</csr:title>
       <csr:offset>0x17</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_cache_esr_sc_perfmon_ctl_status</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Shire Cache Specification, Section 4.9."</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>This register controls the starting and stopping for the cycle, p0, and p1 counters. The start bit (start), when set, starts the counter. When it is cleared it stops the counter. The counters can be preloaded with a 40 bit value. However, setting of the reset bit (reset) clears the counter when it is started. The overflow bit, when set, causes the counter to stop when it overflows the 40 bits. The corresponding counter status overflow (so) is set to indicate an overflow is detected. All status overflow (so) bits are cleared when any counter is started. Each counter stops when it overflows and its overflow (o) bit is set. However, if the any overflow (ao) bit is set, any counter overflow will cause all counters to stop. The interrupt (i), when set,  triggers an interrupt signal to the esr_sc_err_interrupt_enable when the counter overflows. To generate an interrupt to the I/O Shire, the performance counter saturation interrupt bit 4 has to be set. When the counter is active the status active (sa) bit is set. The event (e) bit sets the p0 and p1 qualifiers to measure events. When cleared, the p0 and p1 qualifiers measure resources. The p0 and p1 modes determine the event or resources to measure in the p0 and p1 qualifiers. Both the p0 and p1 qualifiers can measure any events. However, p0 and p1 can only measure their respective allocated resources.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>c_start</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_START_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_START_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_START_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_START_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_START_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_START_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_START_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_START_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1885</csr:linenumber>
         <csr:title>Cycle counter start bit.</csr:title>
        <csr:description>
         <csr:p>Setting this bit starts the cycle counter. Clearing this bit stops the counter.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>c_reset</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_RESET_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_RESET_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_RESET_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_RESET_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_RESET_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_RESET_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_RESET_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_RESET_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1892</csr:linenumber>
         <csr:title>Cycle counter reset bit.</csr:title>
        <csr:description>
         <csr:p>Setting this bit resets the cycle counter.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>c_overflow</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_OVERFLOW_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_OVERFLOW_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_OVERFLOW_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_OVERFLOW_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_OVERFLOW_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_OVERFLOW_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_OVERFLOW_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_OVERFLOW_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1900</csr:linenumber>
         <csr:title>Cycle counter overflow bit.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the cycle counter has overflowed and stops counting.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>c_interrupt</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_INTERRUPT_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_INTERRUPT_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_INTERRUPT_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_INTERRUPT_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_INTERRUPT_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_INTERRUPT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_INTERRUPT_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_INTERRUPT_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1908</csr:linenumber>
         <csr:title>Cycle counter interrupt bit.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the cycle counter generates an interrupt when an overflow occurs.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>p0_start</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_START_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_START_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_START_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_START_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_START_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_START_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_START_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_START_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1916</csr:linenumber>
         <csr:title>P0 counter start bit.</csr:title>
        <csr:description>
         <csr:p>Setting this bit starts the P0 counter. Clearing this bit stops the counter.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>p0_reset</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_RESET_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_RESET_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_RESET_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_RESET_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_RESET_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_RESET_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_RESET_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_RESET_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1923</csr:linenumber>
         <csr:title>P0 counter reset bit.</csr:title>
        <csr:description>
         <csr:p>Setting this bit resets the P0 counter.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>p0_overflow</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_OVERFLOW_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_OVERFLOW_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_OVERFLOW_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_OVERFLOW_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_OVERFLOW_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_OVERFLOW_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_OVERFLOW_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_OVERFLOW_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1931</csr:linenumber>
         <csr:title>P0 counter overflow bit.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter has overflowed and stops counting.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>p0_interrupt</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_INTERRUPT_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_INTERRUPT_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_INTERRUPT_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_INTERRUPT_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_INTERRUPT_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_INTERRUPT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_INTERRUPT_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_INTERRUPT_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1939</csr:linenumber>
         <csr:title>P0 counter interrupt bit.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter generates an interrupt when an overflow occurs.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>p0_event</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_EVENT_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_EVENT_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_EVENT_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_EVENT_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_EVENT_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_EVENT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_EVENT_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_EVENT_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1952</csr:linenumber>
         <csr:title>P0 event bit.</csr:title>
        <csr:description>
         <csr:p>This bit determines whether the P0 counter will count events or resources and is encoded as follows:</csr:p>
         <csr:p>0: Resources. The P0 counter counts resources. See bits 16:9 below.</csr:p>
         <csr:p>1: Events. The P0 counter counts events. For more information, refer to the P0 performance monitor qualifier register (esr_sc_perfmon_p0_qual) below.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>p0_mode</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_MODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_MODE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_MODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_MODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_MODE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_MODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_MODE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_MODE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1967</csr:linenumber>
         <csr:title>P0 counter mode field.</csr:title>
        <csr:description>
         <csr:p>When the p0_event bit is cleared, the P0 counter counts resources and is encoded as follows. When p0_event is set, this field has no meaning.</csr:p>
         <csr:p>0x00: Number of L2 or IdxCopFSM Reqq entries active.</csr:p>
         <csr:p>0x01: L3 Reqq busy.</csr:p>
         <csr:p>0x02: Number of outstanding requests to_L3 port.</csr:p>
         <csr:p>0x03: Number of outstanding L2 or IdxCopFSM Reqq entries to_L3 port.</csr:p>
         <csr:p>0x04: Number of outstanding L3 requests to_sys port.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>16</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>p1_start</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_START_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_START_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_START_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_START_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_START_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_START_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_START_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_START_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1975</csr:linenumber>
         <csr:title>P1 counter start bit.</csr:title>
        <csr:description>
         <csr:p>Setting this bit starts the P1 counter. Clearing this bit stops the counter.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>p1_reset</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_RESET_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_RESET_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_RESET_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_RESET_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_RESET_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_RESET_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_RESET_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_RESET_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1982</csr:linenumber>
         <csr:title>P1 counter reset bit.</csr:title>
        <csr:description>
         <csr:p>Setting this bit resets the P1 counter.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>18</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>p1_overflow</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_OVERFLOW_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_OVERFLOW_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_OVERFLOW_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_OVERFLOW_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_OVERFLOW_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_OVERFLOW_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_OVERFLOW_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_OVERFLOW_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1990</csr:linenumber>
         <csr:title>P1 counter overflow bit.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P1 counter has overflowed and stops counting.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>19</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>p1_interrupt</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_INTERRUPT_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_INTERRUPT_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_INTERRUPT_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_INTERRUPT_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_INTERRUPT_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_INTERRUPT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_INTERRUPT_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_INTERRUPT_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>1998</csr:linenumber>
         <csr:title>P1 counter interrupt bit.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P1 counter generates an interrupt when an overflow occurs.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>20</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>p1_event</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_EVENT_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_EVENT_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_EVENT_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_EVENT_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_EVENT_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_EVENT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_EVENT_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_EVENT_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2011</csr:linenumber>
         <csr:title>P1 event bit.</csr:title>
        <csr:description>
         <csr:p>This bit determines whether the P1 counter will count events or resources and is encoded as follows:</csr:p>
         <csr:p>0: Resources. The P1 counter counts resources. See bits 29:22 below.</csr:p>
         <csr:p>1: Events. The P1 counter counts events. For more information, refer to the P1 performance monitor qualifier register (esr_sc_perfmon_p1_qual) below.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>21</csr:msb>
         <csr:lsb>21</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>p1_mode</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_MODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_MODE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_MODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_MODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_MODE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_MODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_MODE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_MODE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2025</csr:linenumber>
         <csr:title>P1 counter mode field.</csr:title>
        <csr:description>
         <csr:p>When this bit is cleared, the P1 counter counts resources and is encoded as follows.</csr:p>
         <csr:p>0x00: Number of L3 entries active.</csr:p>
         <csr:p>0x01: L2 Reqq busy.</csr:p>
         <csr:p>0x02: Number of outstanding requests to_sys port.</csr:p>
         <csr:p>0x03: Number of outstanding L2 or IdxCopFSM Reqq entries to_sys port.</csr:p>
         <csr:p>0x04: Number of write coalescing buffers active.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>29</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ao</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_AO_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_AO_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_AO_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_AO_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_AO_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_AO_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_AO_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_AO_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2033</csr:linenumber>
         <csr:title>Counter overflow override bit.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, any counter overflow will cause all counters to stop counting.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>30</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>c_sa</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_SA_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_SA_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_SA_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_SA_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_SA_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_SA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_SA_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_SA_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2040</csr:linenumber>
         <csr:title>Cycle counter status active bit.</csr:title>
        <csr:description>
         <csr:p>This bit is set whenever the cycle counter is active.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>32</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>c_so</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_SO_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_SO_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_SO_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_SO_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_SO_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_SO_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_SO_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_SO_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2049</csr:linenumber>
         <csr:title>Cycle counter status overflow bit.</csr:title>
        <csr:description>
         <csr:p>This bit is set to indicate the cycle counter has overflowed. This bit is cleared whenever any of the three counters (cycle, P0, P1) is started.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>33</csr:msb>
         <csr:lsb>33</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>p0_sa</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_SA_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_SA_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_SA_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_SA_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_SA_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_SA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_SA_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_SA_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2056</csr:linenumber>
         <csr:title>P0 counter status active bit.</csr:title>
        <csr:description>
         <csr:p>This bit is set whenever the P0 counter is active.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>34</csr:msb>
         <csr:lsb>34</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>p0_so</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_SO_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_SO_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_SO_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_SO_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_SO_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_SO_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_SO_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_SO_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2065</csr:linenumber>
         <csr:title>P0 counter status overflow bit.</csr:title>
        <csr:description>
         <csr:p>This bit is set to indicate the P0 counter has overflowed. This bit is cleared whenever any of the three counters (cycle, P0, P1) is started.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>35</csr:msb>
         <csr:lsb>35</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>p1_sa</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_SA_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_SA_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_SA_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_SA_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_SA_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_SA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_SA_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_SA_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2072</csr:linenumber>
         <csr:title>P1 counter status active bit.</csr:title>
        <csr:description>
         <csr:p>This bit is set whenever the P1 counter is active.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>36</csr:msb>
         <csr:lsb>36</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>p1_so</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_SO_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_SO_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_SO_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_SO_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_SO_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_SO_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_SO_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_SO_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2081</csr:linenumber>
         <csr:title>P1 counter status overflow bit.</csr:title>
        <csr:description>
         <csr:p>This bit is set to indicate the P1 counter has overflowed. This bit is cleared whenever any of the three counters (cycle, P0, P1) is started.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>37</csr:msb>
         <csr:lsb>37</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>38</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_perfmon_cyc_cntr</csr:referenceName>
       <csr:identifier>sc_perfmon_cyc_cntr</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CYC_CNTR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CYC_CNTR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CYC_CNTR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CYC_CNTR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>2103</csr:linenumber>
       <csr:title>Shire cache performance monitor cycle counter.</csr:title>
       <csr:offset>0x18</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_cache_esr_sc_perfmon_cyc_cntr</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Shire Cache Specification, Section 4.9."</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>This register counts the number of cycles as specified by the control register. The cycle counter is 40 bits wide and can be preloaded. The counter is started when the start (s) bit of the control register above is set, and cleared when the reset (r) bit is set. When the cycle counter overflows, it saturates with all 1's. If the overflow (o) bit of the control register is set, it sets the control status bit to 1. Any counter that overflows when its overflow (o) bit is set causes all three counters (cycle, P0, P1) to stop.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>sc_perfmon_cyc_cntr</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CYC_CNTR_SC_PERFMON_CYC_CNTR_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CYC_CNTR_SC_PERFMON_CYC_CNTR_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CYC_CNTR_SC_PERFMON_CYC_CNTR_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CYC_CNTR_SC_PERFMON_CYC_CNTR_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CYC_CNTR_SC_PERFMON_CYC_CNTR_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CYC_CNTR_SC_PERFMON_CYC_CNTR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CYC_CNTR_SC_PERFMON_CYC_CNTR_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CYC_CNTR_SC_PERFMON_CYC_CNTR_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2102</csr:linenumber>
         <csr:title>Shire cache performance monitor cycle counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>39</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>40</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_perfmon_p0_cntr</csr:referenceName>
       <csr:identifier>sc_perfmon_p0_cntr</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_CNTR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_CNTR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_CNTR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_CNTR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>2124</csr:linenumber>
       <csr:title>Shire cache performance monitor p0 counter</csr:title>
       <csr:offset>0x19</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_cache_esr_sc_perfmon_p0_cntr</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Shire Cache Specification, Section 4.9."</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>This register counts the number of P0 cycles as specified by the control register. The P0 counter is 40 bits wide and can be preloaded. The counter is started when the start (s) bit of the control register above is set, and cleared when the reset (r) bit is set. When the cycle counter overflows, it saturates with all 1's. If the overflow (o) bit of the control register is set, it sets the control status bit to 1. Any counter that overflows when its overflow bit is set causes all three counters(cycle, P0, P1) to stop.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>sc_perfmon_p0_cntr</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_CNTR_SC_PERFMON_P0_CNTR_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_CNTR_SC_PERFMON_P0_CNTR_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_CNTR_SC_PERFMON_P0_CNTR_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_CNTR_SC_PERFMON_P0_CNTR_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_CNTR_SC_PERFMON_P0_CNTR_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_CNTR_SC_PERFMON_P0_CNTR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_CNTR_SC_PERFMON_P0_CNTR_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_CNTR_SC_PERFMON_P0_CNTR_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2123</csr:linenumber>
         <csr:title>Shire cache performance monitor p0 counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>39</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>40</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_perfmon_p1_cntr</csr:referenceName>
       <csr:identifier>sc_perfmon_p1_cntr</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_CNTR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_CNTR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_CNTR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_CNTR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>2145</csr:linenumber>
       <csr:title>Shire cache performance monitor p1 counter</csr:title>
       <csr:offset>0x1A</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_cache_esr_sc_perfmon_p1_cntr</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Shire Cache Specification, Section 4.9."</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>This register counts the number of P1 cycles as specified by the control register. The P1 counter is 40 bits wide and can be preloaded. The counter is started when the start (s) bit of the control register above is set, and cleared when the reset (r) bit is set. When the cycle counter overflows, it saturates with all 1's. If the overflow (o) bit of the control register is set, it sets the control status bit to 1. Any counter that overflows when its overflow bit is set causes all three counters(cycle, P0, P1) to stop.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>sc_perfmon_p1_cntr</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_CNTR_SC_PERFMON_P1_CNTR_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_CNTR_SC_PERFMON_P1_CNTR_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_CNTR_SC_PERFMON_P1_CNTR_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_CNTR_SC_PERFMON_P1_CNTR_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_CNTR_SC_PERFMON_P1_CNTR_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_CNTR_SC_PERFMON_P1_CNTR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_CNTR_SC_PERFMON_P1_CNTR_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_CNTR_SC_PERFMON_P1_CNTR_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2144</csr:linenumber>
         <csr:title>Shire cache performance monitor p1 counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>39</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>40</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>union</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_perfmon_p0_qual</csr:referenceName>
       <csr:identifier>sc_perfmon_p0_qual</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>2587</csr:linenumber>
       <csr:title>Shire cache performance monitor p0 qualifier</csr:title>
       <csr:offset>0x1B</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Etsoc_shire_cache_esr_sc_perfmon_p0_qual</csr:typeName>
        <csr:description>
         <csr:p>This is the qualifier register for the p0 counter. The p0_event bit (8) in the Control/Status register above specifies if the qualifier is for an event (1) or resources (0). The p0 counter can measure any event. Bits 16:9 (p0_mode) of the Control register specifies what resources the qualifier measures. Note that the p0_mode field in the Control/Status register is not used when p0_event is set to 1.</csr:p>
        </csr:description>
       <csr:references>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_perfmon_p0_qual.p0_resource_counter</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_perfmon_p0_qual.p0_event_counter</csr:referenceName>
        </csr:reference>
       </csr:references>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_perfmon_p0_qual.p0_resource_counter</csr:referenceName>
       <csr:identifier>p0_resource_counter</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>2205</csr:linenumber>
       <csr:title>P0 counter resource qualifiers.</csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_cache_esr_sc_perfmon_p0_qual_p0_resource_counter</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Shire Cache Specification, Section 4.9."</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>When the p0_event bit (8) in the Control/Status register is cleared, indicating that resources are being counted, the type of resources that can be counted are listed in the p0_mode field in bits 16:9 of the Control/Status register above. For each of these resources, the type of operation performed for that resource, and the min/max values for the operation, are stored in this register.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>p0_op</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_OP_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_OP_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_OP_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_OP_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_OP_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_OP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_OP_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_OP_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2188</csr:linenumber>
         <csr:title>P0 performance monitor resource counter operation.</csr:title>
        <csr:description>
         <csr:p>This field indicates the type of operation to be performed and is encoded as follows.</csr:p>
         <csr:p>0x00: Accumulate. If the operator is accumulate, and if the resource value is between the MIN and MAX values inclusive, then the new counter equals the counter value plus the resource value.</csr:p>
         <csr:p>0x01: Count. If the operator is count, and if the resource value is between the MIN and MAX values inclusive, then the new counter equals the counter value plus 1.</csr:p>
         <csr:p>0x02: Max. If the operator is max, and if the resource value is between the MIN and MAX values inclusive, and if the resource value is greater than the current counter, then the new counter equals the resource value.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>p0_min</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MIN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MIN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MIN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MIN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MIN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MIN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MIN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MIN_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2196</csr:linenumber>
         <csr:title>P0 performance monitor resource counter minimum value.</csr:title>
        <csr:description>
         <csr:p>This 8-bit field indicates the minimum value for the operation.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>15</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>p0_max</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MAX_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MAX_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MAX_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MAX_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MAX_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MAX_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MAX_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MAX_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2204</csr:linenumber>
         <csr:title>P0 performance monitor resource counter maximum value.</csr:title>
        <csr:description>
         <csr:p>This 8-bit field indicates the maximum value for the operation.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>23</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_perfmon_p0_qual.p0_event_counter</csr:referenceName>
       <csr:identifier>p0_event_counter</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>2586</csr:linenumber>
       <csr:title>P0 counter event qualifiers.</csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_cache_esr_sc_perfmon_p0_qual_p0_event_counter</csr:typeName>
        <csr:description>
         <csr:p>When the p0_event bit (8) in the Control/Status register is set, indicating that events are being counted, this register is encoded as follows.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>rd_buf</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_RD_BUF_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_RD_BUF_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_RD_BUF_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_RD_BUF_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_RD_BUF_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_RD_BUF_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_RD_BUF_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_RD_BUF_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2224</csr:linenumber>
         <csr:title>P0 counter, scratchpad read buffer event.</csr:title>
        <csr:description>
         <csr:p>This field is used to read the scp buffer. Each bit of this field is defined as follows:</csr:p>
         <csr:p>bit 0: Read buffer hit. When this bit is set, the P0 counter counts the number of scp read buffer hits.</csr:p>
         <csr:p>bit 1: Read buffer miss. When this bit is set, the P0 counter counts the number of scp read buffer hits.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>1</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>msg_send</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_MSG_SEND_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_MSG_SEND_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_MSG_SEND_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_MSG_SEND_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_MSG_SEND_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_MSG_SEND_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_MSG_SEND_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_MSG_SEND_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2231</csr:linenumber>
         <csr:title>P0 counter, send data message event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the message data has been sent.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tc_bubble</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_BUBBLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_BUBBLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_BUBBLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_BUBBLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_BUBBLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_BUBBLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_BUBBLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_BUBBLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2239</csr:linenumber>
         <csr:title>P0 counter, tag TC bubble event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, tag TC pipe stage bubble to process writes, etc.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tc_hit_miss</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_HIT_MISS_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_HIT_MISS_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_HIT_MISS_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_HIT_MISS_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_HIT_MISS_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_HIT_MISS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_HIT_MISS_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_HIT_MISS_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2252</csr:linenumber>
         <csr:title>P0 counter, TC hit/miss event.</csr:title>
        <csr:description>
         <csr:p>This field is used to count either hits of misses in the TC pipe stage. Each bit of this field is defined as follows:</csr:p>
         <csr:p>bit 4: TC pipe stage hit. When this bit is set, the P0 counter counts the number of TC pipe stage hits.</csr:p>
         <csr:p>bit 5: TC pipe stage miss. When this bit is set, the P0 counter counts the number of TC pipe stage misses.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>5</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tc_wa_victim</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_WA_VICTIM_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_WA_VICTIM_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_WA_VICTIM_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_WA_VICTIM_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_WA_VICTIM_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_WA_VICTIM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_WA_VICTIM_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_WA_VICTIM_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2267</csr:linenumber>
         <csr:title>P0 counter, victim event.</csr:title>
        <csr:description>
         <csr:p>This 3-bit field is used to determine the type of victim in the TC pipe stage. Each bit of this field is defined as follows:</csr:p>
         <csr:p>bit 6: No victims. When this bit is set, the P0 counter counts the number of no victims.</csr:p>
         <csr:p>bit 7: Dirty victims. When this bit is set, the P0 counter counts the number of dirty victims.</csr:p>
         <csr:p>bit 8: Writearound victims. When this bit is set, the P0 counter counts the number of writearound victims.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>8</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tc_qw</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_QW_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_QW_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_QW_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_QW_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_QW_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_QW_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_QW_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_QW_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2285</csr:linenumber>
         <csr:title>P0 counter, victim quadword event.</csr:title>
        <csr:description>
         <csr:p>This 5-bit field indicates then number of dirty quadwords. Each bit of this field is defined as follows:</csr:p>
         <csr:p>bit 9: 0 quadwords. When this bit is set, the P0 counter indicates 0 dirty quadwords.</csr:p>
         <csr:p>bit 10: 1 quadword. When this bit is set, the P0 counter indicates 1 dirty quadword.</csr:p>
         <csr:p>bit 11: 2 quadwords. When this bit is set, the P0 counter indicates 2 dirty quadwords.</csr:p>
         <csr:p>bit 12: 3 quadwords. When this bit is set, the P0 counter indicates 3 dirty quadwords.</csr:p>
         <csr:p>bit 13: 4 quadwords. When this bit is set, the P0 counter indicates 4 dirty quadwords.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>13</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l2_read</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_READ_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_READ_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_READ_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_READ_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_READ_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_READ_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_READ_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_READ_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2294</csr:linenumber>
         <csr:title>L2 read event. Bits 25:14 of this register list the L2 opcode events.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter counts the number of L2 reads.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l2_write</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2302</csr:linenumber>
         <csr:title>L2 write event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter counts the number of L2 writes.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l2_writearound</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITEAROUND_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITEAROUND_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITEAROUND_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITEAROUND_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITEAROUND_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITEAROUND_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITEAROUND_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITEAROUND_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2310</csr:linenumber>
         <csr:title>L2 write-around event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter counts the number of L2 write-around events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l2_lock</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_LOCK_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_LOCK_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_LOCK_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_LOCK_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_LOCK_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_LOCK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_LOCK_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_LOCK_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2318</csr:linenumber>
         <csr:title>L2 lock event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter counts the number of L2 lock events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l2_unlock</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCK_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCK_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCK_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCK_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCK_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCK_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCK_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2326</csr:linenumber>
         <csr:title>L2 unlock event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter counts the number of L2 unlock events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>18</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l2_unlockinv</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCKINV_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCKINV_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCKINV_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCKINV_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCKINV_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCKINV_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCKINV_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCKINV_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2334</csr:linenumber>
         <csr:title>L2 unlock invalidate event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter counts the number of L2 unlock invalidate events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>19</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l2_flush</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FLUSH_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FLUSH_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FLUSH_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FLUSH_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FLUSH_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FLUSH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FLUSH_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FLUSH_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2342</csr:linenumber>
         <csr:title>L2 flush event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter counts the number of L2 flush events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>20</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l2_evict</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_EVICT_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_EVICT_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_EVICT_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_EVICT_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_EVICT_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_EVICT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_EVICT_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_EVICT_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2350</csr:linenumber>
         <csr:title>L2 evict event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter counts the number of L2 evict events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>21</csr:msb>
         <csr:lsb>21</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l2_prefetch</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_PREFETCH_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_PREFETCH_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_PREFETCH_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_PREFETCH_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_PREFETCH_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_PREFETCH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_PREFETCH_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_PREFETCH_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2358</csr:linenumber>
         <csr:title>L2 prefetch event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter counts the number of L2 prefetch events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>22</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l2_atomic</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_ATOMIC_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_ATOMIC_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_ATOMIC_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_ATOMIC_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_ATOMIC_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_ATOMIC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_ATOMIC_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_ATOMIC_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2366</csr:linenumber>
         <csr:title>L2 atomic event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter counts the number of L2 atomic events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>23</csr:msb>
         <csr:lsb>23</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l2_fill</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FILL_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FILL_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FILL_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FILL_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FILL_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FILL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FILL_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FILL_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2374</csr:linenumber>
         <csr:title>L2 fill event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter counts the number of L2 fill events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>24</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l2_scrub</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_SCRUB_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_SCRUB_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_SCRUB_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_SCRUB_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_SCRUB_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_SCRUB_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_SCRUB_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_SCRUB_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2382</csr:linenumber>
         <csr:title>L2 scrub event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter counts the number of L2 scrub events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>25</csr:msb>
         <csr:lsb>25</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l3_read</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_READ_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_READ_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_READ_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_READ_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_READ_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_READ_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_READ_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_READ_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2391</csr:linenumber>
         <csr:title>L3 read event. Bits 35:26 of this register list the L3 opcode events.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter counts the number of L3 reads.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>26</csr:msb>
         <csr:lsb>26</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l3_write</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_WRITE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_WRITE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_WRITE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_WRITE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_WRITE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_WRITE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_WRITE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_WRITE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2399</csr:linenumber>
         <csr:title>L3 write event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter counts the number of L3 writes.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>27</csr:msb>
         <csr:lsb>27</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l3_flush</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSH_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSH_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSH_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSH_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSH_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSH_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSH_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2407</csr:linenumber>
         <csr:title>L3 flush event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter counts the number of L3 flush events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>28</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l3_FlushWData</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSHWDATA_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSHWDATA_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSHWDATA_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSHWDATA_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSHWDATA_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSHWDATA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSHWDATA_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSHWDATA_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2415</csr:linenumber>
         <csr:title>L3 Flush write data event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter counts the number of L3 flush write data events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>29</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l3_evict</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICT_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICT_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICT_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICT_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICT_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICT_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICT_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2423</csr:linenumber>
         <csr:title>L3 evict event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter counts the number of L3 evict events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>30</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l3_evictWData</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICTWDATA_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICTWDATA_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICTWDATA_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICTWDATA_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICTWDATA_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICTWDATA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICTWDATA_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICTWDATA_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2431</csr:linenumber>
         <csr:title>L3 evict write data event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter counts the number of L3 evict write data events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l3_prefetch</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_PREFETCH_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_PREFETCH_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_PREFETCH_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_PREFETCH_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_PREFETCH_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_PREFETCH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_PREFETCH_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_PREFETCH_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2439</csr:linenumber>
         <csr:title>L3 prefetch event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter counts the number of L3 prefetch events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>32</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l3_atomic</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_ATOMIC_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_ATOMIC_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_ATOMIC_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_ATOMIC_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_ATOMIC_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_ATOMIC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_ATOMIC_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_ATOMIC_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2447</csr:linenumber>
         <csr:title>L3 atomic event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter counts the number of L3 atomic events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>33</csr:msb>
         <csr:lsb>33</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l3_fill</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FILL_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FILL_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FILL_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FILL_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FILL_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FILL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FILL_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FILL_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2455</csr:linenumber>
         <csr:title>L3 fill event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter counts the number of L3 fill events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>34</csr:msb>
         <csr:lsb>34</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l3_scrub</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_SCRUB_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_SCRUB_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_SCRUB_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_SCRUB_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_SCRUB_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_SCRUB_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_SCRUB_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_SCRUB_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2463</csr:linenumber>
         <csr:title>L3 scrub event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter counts the number of L3 scrub events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>35</csr:msb>
         <csr:lsb>35</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_scp_read</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_READ_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_READ_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_READ_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_READ_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_READ_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_READ_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_READ_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_READ_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2472</csr:linenumber>
         <csr:title>scp read event. Bits 41:36 of this register list the scp opcode events.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter counts the number of scp reads.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>36</csr:msb>
         <csr:lsb>36</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_scp_write</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_WRITE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_WRITE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_WRITE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_WRITE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_WRITE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_WRITE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_WRITE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_WRITE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2480</csr:linenumber>
         <csr:title>scp write event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter counts the number of scp writes.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>37</csr:msb>
         <csr:lsb>37</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_scp_fill</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_FILL_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_FILL_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_FILL_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_FILL_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_FILL_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_FILL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_FILL_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_FILL_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2488</csr:linenumber>
         <csr:title>scp fill event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter counts the number of scp fill events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>38</csr:msb>
         <csr:lsb>38</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_scp_scrub</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_SCRUB_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_SCRUB_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_SCRUB_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_SCRUB_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_SCRUB_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_SCRUB_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_SCRUB_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_SCRUB_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2496</csr:linenumber>
         <csr:title>scp scrub event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter counts the number of scp scrub events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>39</csr:msb>
         <csr:lsb>39</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_scp_zero</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ZERO_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ZERO_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ZERO_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ZERO_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ZERO_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ZERO_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ZERO_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ZERO_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2504</csr:linenumber>
         <csr:title>scp zero event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter counts the number of scp zero events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>40</csr:msb>
         <csr:lsb>40</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_scp_atomic</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ATOMIC_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ATOMIC_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ATOMIC_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ATOMIC_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ATOMIC_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ATOMIC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ATOMIC_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ATOMIC_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2512</csr:linenumber>
         <csr:title>scp atomic event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter counts the number of scp atomic events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>41</csr:msb>
         <csr:lsb>41</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_idx_read</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_READ_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_READ_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_READ_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_READ_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_READ_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_READ_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_READ_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_READ_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2521</csr:linenumber>
         <csr:title>Index read event. Bits 50:42 of this register list the idxcop opcode events.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter counts the number of index reads.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>42</csr:msb>
         <csr:lsb>42</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_idx_write</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_WRITE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_WRITE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_WRITE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_WRITE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_WRITE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_WRITE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_WRITE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_WRITE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2529</csr:linenumber>
         <csr:title>Index write event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter counts the number of index writes.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>43</csr:msb>
         <csr:lsb>43</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_idx_all_inv</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_ALL_INV_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_ALL_INV_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_ALL_INV_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_ALL_INV_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_ALL_INV_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_ALL_INV_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_ALL_INV_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_ALL_INV_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2537</csr:linenumber>
         <csr:title>Index all invalidate event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter counts the number of index all invalidate events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>44</csr:msb>
         <csr:lsb>44</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_idx_L2_inv</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_INV_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_INV_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_INV_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_INV_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_INV_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_INV_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_INV_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_INV_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2545</csr:linenumber>
         <csr:title>Index L2 invalidate event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter counts the number of index L2 invalidate events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>45</csr:msb>
         <csr:lsb>45</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_idx_L2_flush</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_FLUSH_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_FLUSH_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_FLUSH_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_FLUSH_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_FLUSH_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_FLUSH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_FLUSH_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_FLUSH_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2553</csr:linenumber>
         <csr:title>Index L2 flush event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter counts the number of index L2 flush events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>46</csr:msb>
         <csr:lsb>46</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_idx_evict</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_EVICT_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_EVICT_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_EVICT_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_EVICT_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_EVICT_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_EVICT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_EVICT_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_EVICT_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2561</csr:linenumber>
         <csr:title>Index evict event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter counts the number of index evict events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>47</csr:msb>
         <csr:lsb>47</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_idx_L3_inv</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_INV_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_INV_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_INV_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_INV_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_INV_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_INV_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_INV_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_INV_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2569</csr:linenumber>
         <csr:title>Index L3 invalidate event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter counts the number of index L3 invalidate events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>48</csr:msb>
         <csr:lsb>48</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_idx_L3_flush</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_FLUSH_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_FLUSH_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_FLUSH_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_FLUSH_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_FLUSH_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_FLUSH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_FLUSH_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_FLUSH_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2577</csr:linenumber>
         <csr:title>Index L3 flush event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter counts the number of index L3 flush events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>49</csr:msb>
         <csr:lsb>49</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_idx_L3_evict</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_EVICT_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_EVICT_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_EVICT_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_EVICT_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_EVICT_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_EVICT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_EVICT_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_EVICT_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2585</csr:linenumber>
         <csr:title>Index L3 evict event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter counts the number of index L3 evict events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>50</csr:msb>
         <csr:lsb>50</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>51</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>union</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_perfmon_p1_qual</csr:referenceName>
       <csr:identifier>sc_perfmon_p1_qual</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>3029</csr:linenumber>
       <csr:title>Shire cache performance monitor p1 qualifier</csr:title>
       <csr:offset>0x1C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Etsoc_shire_cache_esr_sc_perfmon_p1_qual</csr:typeName>
        <csr:description>
         <csr:p>This is the qualifier register for the p1 counter. The p1_event bit (21) in the Control/Status register above specifies if the qualifier is for an event (1) or resources (0). The p1 counter can measure any event. Bits 29:22 (p1_mode) of the Control register specifies what resources the qualifier measures. Note that the p1_mode field in the Control/Status register is not used when p1_event is set to 1.</csr:p>
        </csr:description>
       <csr:references>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_perfmon_p1_qual.p1_resource_counter</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_shire_cache_esr.sc_perfmon_p1_qual.p1_event_counter</csr:referenceName>
        </csr:reference>
       </csr:references>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_perfmon_p1_qual.p1_resource_counter</csr:referenceName>
       <csr:identifier>p1_resource_counter</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>2647</csr:linenumber>
       <csr:title>P1 counter resource qualifiers.</csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_cache_esr_sc_perfmon_p1_qual_p1_resource_counter</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Shire Cache Specification, Section 4.9."</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>When the p1_event bit (21) in the Control/Status register is cleared, indicating that resources are being counted, the type of resources that can be counted are listed in the p1_mode field in bits 29:22 of the Control/Status register above. For each of these resources, the type of operation performed for that resource, and the min/max values for the operation, are stored in this register.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>p1_op</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_OP_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_OP_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_OP_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_OP_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_OP_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_OP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_OP_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_OP_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2630</csr:linenumber>
         <csr:title>P1 performance monitor resource counter operation.</csr:title>
        <csr:description>
         <csr:p>This field indicates the type of operation to be performed and is encoded as follows.</csr:p>
         <csr:p>0x00: Accumulate. If the operator is accumulate, and if the resource value is between the MIN and MAX values inclusive, then the new counter equals the counter value plus the resource value.</csr:p>
         <csr:p>0x01: Count. If the operator is count, and if the resource value is between the MIN and MAX values inclusive, then the new counter equals the counter value plus 1.</csr:p>
         <csr:p>0x02: Max. If the operator is max, and if the resource value is between the MIN and MAX values inclusive, and if the resource value is greater than the current counter, then the new counter equals the resource value.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>p1_min</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MIN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MIN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MIN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MIN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MIN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MIN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MIN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MIN_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2638</csr:linenumber>
         <csr:title>P1 performance monitor resource counter minimum value.</csr:title>
        <csr:description>
         <csr:p>This 8-bit field indicates the minimum value for the operation.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>15</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>p1_max</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MAX_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MAX_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MAX_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MAX_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MAX_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MAX_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MAX_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MAX_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2646</csr:linenumber>
         <csr:title>P1 performance monitor resource counter maximum value.</csr:title>
        <csr:description>
         <csr:p>This 8-bit field indicates the maximum value for the operation.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>23</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_perfmon_p1_qual.p1_event_counter</csr:referenceName>
       <csr:identifier>p1_event_counter</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>3028</csr:linenumber>
       <csr:title>P1 counter event qualifiers.</csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_cache_esr_sc_perfmon_p1_qual_p1_event_counter</csr:typeName>
        <csr:description>
         <csr:p>When the p1_event bit (21) in the Control/Status register is set, indicating that events are being counted, this register is encoded as follows.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>rd_buf</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_RD_BUF_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_RD_BUF_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_RD_BUF_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_RD_BUF_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_RD_BUF_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_RD_BUF_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_RD_BUF_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_RD_BUF_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2666</csr:linenumber>
         <csr:title>P1 counter, scp read buffer event.</csr:title>
        <csr:description>
         <csr:p>This field is used to read the scp buffer. Each bit of this field is defined as follows:</csr:p>
         <csr:p>bit 0: Read buffer hit. When this bit is set, the P1 counter counts the number of scp read buffer hits.</csr:p>
         <csr:p>bit 1: Read buffer miss. When this bit is set, the P1 counter counts the number of scp read buffer hits.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>1</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>msg_send</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_MSG_SEND_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_MSG_SEND_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_MSG_SEND_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_MSG_SEND_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_MSG_SEND_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_MSG_SEND_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_MSG_SEND_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_MSG_SEND_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2673</csr:linenumber>
         <csr:title>P1 counter, send data message event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the message data has been sent.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tc_bubble</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_BUBBLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_BUBBLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_BUBBLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_BUBBLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_BUBBLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_BUBBLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_BUBBLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_BUBBLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2681</csr:linenumber>
         <csr:title>P1 counter, tag TC bubble event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, tag TC pipe stage bubble to process writes, etc.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tc_hit_miss</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_HIT_MISS_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_HIT_MISS_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_HIT_MISS_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_HIT_MISS_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_HIT_MISS_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_HIT_MISS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_HIT_MISS_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_HIT_MISS_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2694</csr:linenumber>
         <csr:title>P1 counter, TC hit/miss event.</csr:title>
        <csr:description>
         <csr:p>This field is used to count either hits of misses in the TC pipe stage. Each bit of this field is defined as follows:</csr:p>
         <csr:p>bit 4: TC pipe stage hit. When this bit is set, the P1 counter counts the number of TC pipe stage hits.</csr:p>
         <csr:p>bit 5: TC pipe stage miss. When this bit is set, the P1 counter counts the number of TC pipe stage misses.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>5</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tc_wa_victim</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_WA_VICTIM_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_WA_VICTIM_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_WA_VICTIM_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_WA_VICTIM_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_WA_VICTIM_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_WA_VICTIM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_WA_VICTIM_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_WA_VICTIM_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2709</csr:linenumber>
         <csr:title>P1 counter, victim event.</csr:title>
        <csr:description>
         <csr:p>This 3-bit field is used to determine the type of victim in the TC pipe stage. Each bit of this field is defined as follows:</csr:p>
         <csr:p>bit 6: No victims. When this bit is set, the P1 counter counts the number of no victims.</csr:p>
         <csr:p>bit 7: Dirty victims. When this bit is set, the P1 counter counts the number of dirty victims.</csr:p>
         <csr:p>bit 8: Writearound victims. When this bit is set, the P1 counter counts the number of writearound victims.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>8</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tc_qw</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_QW_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_QW_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_QW_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_QW_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_QW_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_QW_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_QW_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_QW_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2727</csr:linenumber>
         <csr:title>P1 counter, victim quadword event.</csr:title>
        <csr:description>
         <csr:p>This 5-bit field indicates then number of dirty quadwords. Each bit of this field is defined as follows:</csr:p>
         <csr:p>bit 9: 0 quadwords. When this bit is set, the P1 counter indicates 0 dirty quadwords.</csr:p>
         <csr:p>bit 10: 1 quadword. When this bit is set, the P1 counter indicates 1 dirty quadword.</csr:p>
         <csr:p>bit 11: 2 quadwords. When this bit is set, the P1 counter indicates 2 dirty quadwords.</csr:p>
         <csr:p>bit 12: 3 quadwords. When this bit is set, the P1 counter indicates 3 dirty quadwords.</csr:p>
         <csr:p>bit 13: 4 quadwords. When this bit is set, the P1 counter indicates 4 dirty quadwords.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>13</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l2_read</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_READ_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_READ_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_READ_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_READ_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_READ_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_READ_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_READ_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_READ_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2736</csr:linenumber>
         <csr:title>L2 read event. Bits 25:14 of this register list the L2 opcode events.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P1 counter counts the number of L2 reads.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l2_write</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2744</csr:linenumber>
         <csr:title>L2 write event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P1 counter counts the number of L2 writes.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l2_writearound</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITEAROUND_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITEAROUND_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITEAROUND_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITEAROUND_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITEAROUND_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITEAROUND_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITEAROUND_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITEAROUND_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2752</csr:linenumber>
         <csr:title>L2 write-around event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P1 counter counts the number of L2 write-around events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l2_lock</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_LOCK_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_LOCK_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_LOCK_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_LOCK_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_LOCK_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_LOCK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_LOCK_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_LOCK_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2760</csr:linenumber>
         <csr:title>L2 lock event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P1 counter counts the number of L2 lock events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l2_unlock</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCK_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCK_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCK_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCK_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCK_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCK_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCK_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2768</csr:linenumber>
         <csr:title>L2 unlock event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P1 counter counts the number of L2 unlock events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>18</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l2_unlockinv</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCKINV_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCKINV_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCKINV_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCKINV_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCKINV_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCKINV_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCKINV_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCKINV_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2776</csr:linenumber>
         <csr:title>L2 unlock invalidate event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P1 counter counts the number of L2 unlock invalidate events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>19</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l2_flush</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FLUSH_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FLUSH_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FLUSH_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FLUSH_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FLUSH_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FLUSH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FLUSH_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FLUSH_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2784</csr:linenumber>
         <csr:title>L2 flush event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P1 counter counts the number of L2 flush events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>20</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l2_evict</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_EVICT_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_EVICT_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_EVICT_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_EVICT_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_EVICT_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_EVICT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_EVICT_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_EVICT_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2792</csr:linenumber>
         <csr:title>L2 evict event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P1 counter counts the number of L2 evict events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>21</csr:msb>
         <csr:lsb>21</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l2_prefetch</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_PREFETCH_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_PREFETCH_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_PREFETCH_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_PREFETCH_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_PREFETCH_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_PREFETCH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_PREFETCH_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_PREFETCH_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2800</csr:linenumber>
         <csr:title>L2 prefetch event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P1 counter counts the number of L2 prefetch events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>22</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l2_atomic</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_ATOMIC_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_ATOMIC_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_ATOMIC_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_ATOMIC_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_ATOMIC_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_ATOMIC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_ATOMIC_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_ATOMIC_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2808</csr:linenumber>
         <csr:title>L2 atomic event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P1 counter counts the number of L2 atomic events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>23</csr:msb>
         <csr:lsb>23</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l2_fill</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FILL_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FILL_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FILL_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FILL_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FILL_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FILL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FILL_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FILL_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2816</csr:linenumber>
         <csr:title>L2 fill event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P1 counter counts the number of L2 fill events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>24</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l2_scrub</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_SCRUB_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_SCRUB_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_SCRUB_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_SCRUB_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_SCRUB_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_SCRUB_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_SCRUB_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_SCRUB_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2824</csr:linenumber>
         <csr:title>L2 scrub event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P1 counter counts the number of L2 scrub events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>25</csr:msb>
         <csr:lsb>25</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l3_read</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_READ_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_READ_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_READ_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_READ_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_READ_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_READ_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_READ_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_READ_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2833</csr:linenumber>
         <csr:title>L3 read event. Bits 35:26 of this register list the L3 opcode events.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P1 counter counts the number of L3 reads.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>26</csr:msb>
         <csr:lsb>26</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l3_write</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_WRITE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_WRITE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_WRITE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_WRITE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_WRITE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_WRITE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_WRITE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_WRITE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2841</csr:linenumber>
         <csr:title>L3 write event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P1 counter counts the number of L3 writes.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>27</csr:msb>
         <csr:lsb>27</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l3_flush</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSH_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSH_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSH_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSH_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSH_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSH_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSH_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2849</csr:linenumber>
         <csr:title>L3 flush event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P1 counter counts the number of L3 flush events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>28</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l3_FlushWData</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSHWDATA_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSHWDATA_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSHWDATA_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSHWDATA_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSHWDATA_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSHWDATA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSHWDATA_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSHWDATA_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2857</csr:linenumber>
         <csr:title>L3 Flush write data event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P1 counter counts the number of L2 flush write data events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>29</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l3_evict</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICT_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICT_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICT_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICT_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICT_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICT_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICT_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2865</csr:linenumber>
         <csr:title>L3 evict event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P1 counter counts the number of L3 evict events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>30</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l3_evictWData</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICTWDATA_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICTWDATA_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICTWDATA_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICTWDATA_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICTWDATA_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICTWDATA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICTWDATA_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICTWDATA_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2873</csr:linenumber>
         <csr:title>L3 evict write data event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P1 counter counts the number of L3 evict write data events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l3_prefetch</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_PREFETCH_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_PREFETCH_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_PREFETCH_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_PREFETCH_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_PREFETCH_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_PREFETCH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_PREFETCH_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_PREFETCH_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2881</csr:linenumber>
         <csr:title>L3 prefetch event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P1 counter counts the number of L3 prefetch events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>32</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l3_atomic</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_ATOMIC_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_ATOMIC_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_ATOMIC_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_ATOMIC_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_ATOMIC_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_ATOMIC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_ATOMIC_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_ATOMIC_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2889</csr:linenumber>
         <csr:title>L3 atomic event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P1 counter counts the number of L3 atomic events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>33</csr:msb>
         <csr:lsb>33</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l3_fill</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FILL_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FILL_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FILL_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FILL_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FILL_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FILL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FILL_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FILL_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2897</csr:linenumber>
         <csr:title>L3 fill event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P1 counter counts the number of L3 fill events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>34</csr:msb>
         <csr:lsb>34</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_l3_scrub</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_SCRUB_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_SCRUB_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_SCRUB_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_SCRUB_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_SCRUB_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_SCRUB_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_SCRUB_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_SCRUB_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2905</csr:linenumber>
         <csr:title>L3 scrub event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P1 counter counts the number of L3 scrub events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>35</csr:msb>
         <csr:lsb>35</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_scp_read</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_READ_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_READ_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_READ_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_READ_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_READ_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_READ_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_READ_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_READ_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2914</csr:linenumber>
         <csr:title>scp read event. Bits 41:36 of this register list the scp opcode events.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P1 counter counts the number of scp reads.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>36</csr:msb>
         <csr:lsb>36</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_scp_write</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_WRITE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_WRITE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_WRITE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_WRITE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_WRITE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_WRITE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_WRITE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_WRITE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2922</csr:linenumber>
         <csr:title>scp write event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P1 counter counts the number of scp writes.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>37</csr:msb>
         <csr:lsb>37</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_scp_fill</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_FILL_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_FILL_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_FILL_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_FILL_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_FILL_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_FILL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_FILL_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_FILL_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2930</csr:linenumber>
         <csr:title>scp fill event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P1 counter counts the number of scp fill events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>38</csr:msb>
         <csr:lsb>38</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_scp_scrub</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_SCRUB_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_SCRUB_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_SCRUB_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_SCRUB_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_SCRUB_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_SCRUB_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_SCRUB_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_SCRUB_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2938</csr:linenumber>
         <csr:title>scp scrub event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P1 counter counts the number of scp scrub events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>39</csr:msb>
         <csr:lsb>39</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_scp_zero</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ZERO_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ZERO_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ZERO_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ZERO_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ZERO_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ZERO_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ZERO_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ZERO_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2946</csr:linenumber>
         <csr:title>scp zero event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P1 counter counts the number of scp zero events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>40</csr:msb>
         <csr:lsb>40</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_scp_atomic</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ATOMIC_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ATOMIC_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ATOMIC_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ATOMIC_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ATOMIC_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ATOMIC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ATOMIC_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ATOMIC_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2954</csr:linenumber>
         <csr:title>scp atomic event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P1 counter counts the number of scp atomic events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>41</csr:msb>
         <csr:lsb>41</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_idx_read</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_READ_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_READ_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_READ_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_READ_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_READ_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_READ_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_READ_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_READ_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2963</csr:linenumber>
         <csr:title>Index read event. Bits 50:42 of this register list the idxcop opcode events.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P1 counter counts the number of index reads.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>42</csr:msb>
         <csr:lsb>42</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_idx_write</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_WRITE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_WRITE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_WRITE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_WRITE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_WRITE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_WRITE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_WRITE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_WRITE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2971</csr:linenumber>
         <csr:title>Index write event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P1 counter counts the number of index writes.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>43</csr:msb>
         <csr:lsb>43</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_idx_all_inv</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_ALL_INV_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_ALL_INV_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_ALL_INV_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_ALL_INV_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_ALL_INV_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_ALL_INV_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_ALL_INV_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_ALL_INV_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2979</csr:linenumber>
         <csr:title>Index all invalidate event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P1 counter counts the number of index all invalidate events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>44</csr:msb>
         <csr:lsb>44</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_idx_L2_inv</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_INV_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_INV_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_INV_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_INV_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_INV_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_INV_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_INV_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_INV_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2987</csr:linenumber>
         <csr:title>Index L2 invalidate event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P1 counter counts the number of index L2 invalidate events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>45</csr:msb>
         <csr:lsb>45</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_idx_L2_flush</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_FLUSH_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_FLUSH_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_FLUSH_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_FLUSH_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_FLUSH_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_FLUSH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_FLUSH_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_FLUSH_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>2995</csr:linenumber>
         <csr:title>Index L2 flush event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P1 counter counts the number of index L2 flush events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>46</csr:msb>
         <csr:lsb>46</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_idx_evict</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_EVICT_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_EVICT_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_EVICT_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_EVICT_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_EVICT_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_EVICT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_EVICT_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_EVICT_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>3003</csr:linenumber>
         <csr:title>Index evict event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P0 counter counts the number of index evict events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>47</csr:msb>
         <csr:lsb>47</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_idx_L3_inv</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_INV_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_INV_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_INV_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_INV_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_INV_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_INV_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_INV_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_INV_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>3011</csr:linenumber>
         <csr:title>Index L3 invalidate event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P1 counter counts the number of index L3 invalidate events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>48</csr:msb>
         <csr:lsb>48</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_idx_L3_flush</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_FLUSH_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_FLUSH_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_FLUSH_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_FLUSH_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_FLUSH_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_FLUSH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_FLUSH_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_FLUSH_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>3019</csr:linenumber>
         <csr:title>Index L3 flush event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P1 counter counts the number of index L3 flush events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>49</csr:msb>
         <csr:lsb>49</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sc_idx_L3_evict</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_EVICT_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_EVICT_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_EVICT_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_EVICT_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_EVICT_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_EVICT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_EVICT_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_EVICT_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>3027</csr:linenumber>
         <csr:title>Index L3 evict event.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the P1 counter counts the number of index L3 evict events.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>50</csr:msb>
         <csr:lsb>50</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>51</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_idx_cop_sm_ctl_user</csr:referenceName>
       <csr:identifier>sc_idx_cop_sm_ctl_user</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>3146</csr:linenumber>
       <csr:title>User Access Index Cache Op State Machine Control</csr:title>
       <csr:offset>0x20</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_cache_esr_sc_idx_cop_sm_ctl_user</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Shire Cache Specification, Section 3.13.1.1."</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>User access index CacheOp state machine control register - controls the index CacheOp state machine. Note that the esr_sc_idx_cop_sm_ctl_user register is user-mode accessible and only allows opcode == CB_Inv to allow the user mode coalescing buffer flush operations to improve performance. All other opcodes that are attempted to be started from this user mode register are silently ignored. This user mode register has read privileges to be able to access idx_cop_sm_state. The control bit esr_sc_idx_cop_sm_ctl_user_en defaults to 1 to allow this user register to be functional. If desired, boot code with privilege can set the esr_sc_idx_cop_sm_ctl_user_en to 0 and all writes to register are ignored and all reads return zero. The esr_sc_idx_cop_sm_ctl_user register can only start a CB_Inv operation and cannot abort any operation. Aborts requests can only be issued from the esr_sc_idx_cop_sm_ctl register.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>go</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_GO_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_GO_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_GO_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_GO_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_GO_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_GO_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_GO_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_GO_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>3059</csr:linenumber>
         <csr:title>Start cache operation.</csr:title>
        <csr:description>
         <csr:p>Setting this bit starts an operation. This bit always reads back as zero). If this bit is set while the state machine is running, the request is ignored.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>abort</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_ABORT_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_ABORT_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_ABORT_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_ABORT_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_ABORT_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_ABORT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_ABORT_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_ABORT_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>3069</csr:linenumber>
         <csr:title>Start cache operation.</csr:title>
        <csr:description>
         <csr:p>Setting this bit aborts the operation (always reads back as zero), If abort = 1 and go = 1 at the same time, the abort will take precedence. Hence either the state machine will not start, or the current operation will be aborted.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>opcode</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_OPCODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_OPCODE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_OPCODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_OPCODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_OPCODE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_OPCODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_OPCODE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_OPCODE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>3098</csr:linenumber>
         <csr:title>Start cache operation.</csr:title>
        <csr:description>
         <csr:p>This 4-bit field specifies the index CacheOp state machine opcode to execute. This field is encoded as follows.</csr:p>
         <csr:p>0000: All_inv. Invalidates all physical tag_state addresses (does not write tag or data RAM).</csr:p>
         <csr:p>0001: L2_inv. Invalidates all L2 indices.</csr:p>
         <csr:p>0010: L2_Flush. Flushes all L2 indices. </csr:p>
         <csr:p>0011: L2_Evict. Evicts all L2 indices. </csr:p>
         <csr:p>0100: L3_Inv. Invalidates all L3 indices.</csr:p>
         <csr:p>0101: L3_Flush. Flushes all L3 indices. </csr:p>
         <csr:p>0110: L3_Evict. Evicts all L3 indices. </csr:p>
         <csr:p>0111: Dbg_Read. Places results of a single Dbg_Read at esr_sc_idx_cop_sm_physical_index of esr_sc_idx_cop_sm_ctl.lr (logical_ram) into the esr_sc_idx_cop_sm_(data0/data1/ecc) registers.</csr:p>
         <csr:p>1000: Dbg_Write. Uses the values esr_sc_idx_cop_sm_(data0/data1/ecc) registers to generate a single Dbg_Write at esr_sc_idx_cop_sm_physical_index of esr_sc_idx_cop_sm_ctl.lr (logical_ram).</csr:p>
         <csr:p>1001: Scp_Zero. Zeros the data in the scratch pad RAM.</csr:p>
         <csr:p>1010: CB_Inv. Coalescing buffer invalidate. Sends an L2_evict to the address of any valid entry of the coalescing buffer. NOTE: this is the operation allowed for esr_sc_idx_cop_sm_ctl_user.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>12</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ecc_wr_en</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_ECC_WR_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_ECC_WR_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_ECC_WR_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_ECC_WR_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_ECC_WR_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_ECC_WR_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_ECC_WR_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_ECC_WR_EN_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>3109</csr:linenumber>
         <csr:title>ECC write enable.</csr:title>
        <csr:description>
         <csr:p>This bit defines source of of ECC data on a Dbg_Write.</csr:p>
         <csr:p>0: Allow hardware to generate ECC field.</csr:p>
         <csr:p>1: Use ECC from esr_sc_idx_cop_sm_ecc register for ecc field).</csr:p>
         <csr:p>This bit is only used for Dbg_Write commands.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>logical_ram</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_LOGICAL_RAM_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_LOGICAL_RAM_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_LOGICAL_RAM_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_LOGICAL_RAM_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_LOGICAL_RAM_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_LOGICAL_RAM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_LOGICAL_RAM_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_LOGICAL_RAM_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>3121</csr:linenumber>
         <csr:title>Logical RAM.</csr:title>
        <csr:description>
         <csr:p>This bit defines which logical RAM to read/write on a Dbg_read or Dbg_Write command.</csr:p>
         <csr:p>00: Tag state RAM.</csr:p>
         <csr:p>01: Tag RAM.</csr:p>
         <csr:p>10: Data RAM.</csr:p>
         <csr:p>This bit is only used for Dbg_read and Dbg_Write commands.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>15</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>23</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>idx_cop_sm_state</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_IDX_COP_SM_STATE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_IDX_COP_SM_STATE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_IDX_COP_SM_STATE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_IDX_COP_SM_STATE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_IDX_COP_SM_STATE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_IDX_COP_SM_STATE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_IDX_COP_SM_STATE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_IDX_COP_SM_STATE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>3145</csr:linenumber>
         <csr:title>Index Cacheop state machine state.</csr:title>
        <csr:description>
         <csr:p>This 8-bit field indicates the current state of the index CacheOp state machine. This field is encoded as follows:</csr:p>
         <csr:p>0x01: A decimal value of 1 indicates the reset state.</csr:p>
         <csr:p>0x02: A decimal value of 2 indicates the state machine is currently executing an All_Inv command.</csr:p>
         <csr:p>0x04: A decimal value of 4 indicates the state machine is idle.</csr:p>
         <csr:p>0x08: A decimal value of 8 indicates the state machine is executing one of the following commands: (L2_Inv, L2_Flush, L2_Evict, L3_Inv, L3_Flush, L3_Evict).</csr:p>
         <csr:p>0x10: A decimal value of 16 indicates the state machine is currently executing a CB_Inv command.</csr:p>
         <csr:p>0x20: A decimal value of 32 indicates the state machine is executing one of the following commands: (Dbg_Read, Dbg_Write).</csr:p>
         <csr:p>0x40: A decimal value of 64 indicates the state machine is waiting for the synchronization acknowledgement from the reqq.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>31</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_trace_address_enable</csr:referenceName>
       <csr:identifier>sc_trace_address_enable</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_ENABLE_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_ENABLE_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_ENABLE_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_ENABLE_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>3167</csr:linenumber>
       <csr:title>Shire cache trace address enable</csr:title>
       <csr:offset>0x3F0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_cache_esr_sc_trace_address_enable</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Shire Cache Specification, Section 6."</csr:attribute>
        <csr:attribute>PP="2"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>sc_trace_address_enable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_ENABLE_SC_TRACE_ADDRESS_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_ENABLE_SC_TRACE_ADDRESS_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_ENABLE_SC_TRACE_ADDRESS_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_ENABLE_SC_TRACE_ADDRESS_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_ENABLE_SC_TRACE_ADDRESS_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_ENABLE_SC_TRACE_ADDRESS_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_ENABLE_SC_TRACE_ADDRESS_ENABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_ENABLE_SC_TRACE_ADDRESS_ENABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>3166</csr:linenumber>
         <csr:title>Shire cache trace address enable</csr:title>
        <csr:description>
         <csr:p>This register works in conjunction with the Shire Cache Trace Address Value register at offset 0x3F1 to determine the address to be traced.The incoming address is logically ANDed with the value in this register. If the resulting address matches that in the Trace Address Value register, begin tracing of the address. This can be represented by the following equation: (alloc address &amp; esr_sc_trace_filter_address_enable) == esr_sc_trace_filter_address_value.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>47</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>48</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_trace_address_value</csr:referenceName>
       <csr:identifier>sc_trace_address_value</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_VALUE_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_VALUE_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_VALUE_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_VALUE_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>3188</csr:linenumber>
       <csr:title>Shire cache trace address value</csr:title>
       <csr:offset>0x3F1</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_cache_esr_sc_trace_address_value</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Shire Cache Specification, Section 6."</csr:attribute>
        <csr:attribute>PP="2"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>sc_trace_address_value</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_VALUE_SC_TRACE_ADDRESS_VALUE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_VALUE_SC_TRACE_ADDRESS_VALUE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_VALUE_SC_TRACE_ADDRESS_VALUE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_VALUE_SC_TRACE_ADDRESS_VALUE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_VALUE_SC_TRACE_ADDRESS_VALUE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_VALUE_SC_TRACE_ADDRESS_VALUE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_VALUE_SC_TRACE_ADDRESS_VALUE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_VALUE_SC_TRACE_ADDRESS_VALUE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>3187</csr:linenumber>
         <csr:title>Shire cache trace address value</csr:title>
        <csr:description>
         <csr:p>This register works in conjunction with the Shire Cache Trace Address Enable register at offset 0x3F0 to determine the address to be traced. The incoming address is logically ANDed with the value in the Trace Enable register. If the resulting address matches the value in the this register, hardware begins tracing of the address. This can be represented by the following equation:</csr:p>
         <csr:p>(alloc address &amp; esr_sc_trace_filter_address_enable) == esr_sc_trace_filter_address_value.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>47</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>48</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_shire_cache_esr.sc_trace_ctl</csr:referenceName>
       <csr:identifier>sc_trace_ctl</csr:identifier>
       <csr:addressMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
       <csr:linenumber>3307</csr:linenumber>
       <csr:title>Shire cache trace control</csr:title>
       <csr:offset>0x3F2</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_shire_cache_esr_sc_trace_ctl</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Shire Cache Specification, Section 6, and Minion_ESR_Register.xlsx file."</csr:attribute>
        <csr:attribute>PP="2"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>esr_sc_trace_type_enable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_TYPE_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_TYPE_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_TYPE_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_TYPE_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_TYPE_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_TYPE_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_TYPE_ENABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_TYPE_ENABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>3229</csr:linenumber>
         <csr:title>Shire cache trace type enable</csr:title>
        <csr:description>
         <csr:p>This is a multi-hot field with bits corresponding to each of the trace data types listed below. Some trace data types have multiple control bits to control which variant of the trace snippet, or trace data packet, is traced. The lower three bits of each snippet indicate the snippet type. Snippet type 0 indicates nothing is traced. Snippet types 1-6 correspond to the list below.</csr:p>
         <csr:p>1.	Reqq L2 allocation for neighborhood requests.</csr:p>
         <csr:p>2.	Reqq L3 allocation for L3 slave requests.</csr:p>
         <csr:p>3.	Pipeline TC status.</csr:p>
         <csr:p>4.	Read buffer hit.</csr:p>
         <csr:p>5.	Mesh traffic and responses.</csr:p>
         <csr:p>6.	Reqq entry state.</csr:p>
         <csr:p>The snippets are packed into a 165-bit trace packet that is divided into three 55-bit segments as listed below.</csr:p>
         <csr:p>Bits 54:0.	Segment 0.</csr:p>
         <csr:p>Bits 109:55. Segment 1.</csr:p>
         <csr:p>Bits 164:110. Segment 2.</csr:p>
         <csr:p>Only three snippets can be traced per cycle. If only one snippet is traced in a given cycle, then it will be placed into segment 0. Segments 1 and 2 will be left unchanged with the exception of the segment 1 snippet type which is set to none.  While the trace data can be 3 segments wide when multiple things must be traced simultaneously, if only one snippet is occurring per cycle, only the LSB's compromising segment 0 will be traced. The bit assignments for each 55-bit segment differ depending on the type of information being captured. For more information on these bit assignments, refer to Sections 6.1 through 6.5 of the Shire Cache Specification.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>11</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_trace_filter_fsm_enable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_FSM_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_FSM_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_FSM_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_FSM_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_FSM_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_FSM_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_FSM_ENABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_FSM_ENABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>3236</csr:linenumber>
         <csr:title>Shire cache trace Finite State Machine (FSM) enable</csr:title>
        <csr:description>
         <csr:p>To disable tracing requests from the FSM index, set this bit.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_trace_filter_l3_enable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L3_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L3_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L3_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L3_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L3_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L3_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L3_ENABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L3_ENABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>3243</csr:linenumber>
         <csr:title>Shire cache trace L3 enable</csr:title>
        <csr:description>
         <csr:p>Setting this bit enables tracing requests from the L3 slave.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_trace_filter_l2_enable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L2_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L2_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L2_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L2_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L2_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L2_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L2_ENABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L2_ENABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>3251</csr:linenumber>
         <csr:title>Shire cache trace L2 enable</csr:title>
        <csr:description>
         <csr:p>Setting this bit enables tracing requests from the L2 neighborhoods.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_trace_filter_source</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>3260</csr:linenumber>
         <csr:title>Shire cache trace source</csr:title>
        <csr:description>
         <csr:p>To filter traceable requests based upon the incoming ET-Link source field, set the esr_sc_trace_filter_source_enable bit and set this field to the source that should be traced.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>24</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_trace_filter_source_enable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_ENABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_ENABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>3270</csr:linenumber>
         <csr:title>Shire cache trace source enable</csr:title>
        <csr:description>
         <csr:p>To filter traceable requests based upon the incoming ET-Link source field, set this bit and program the esr_sc_trace_filter_source field with the source that should be traced.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>25</csr:msb>
         <csr:lsb>25</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_trace_filter_port</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>3279</csr:linenumber>
         <csr:title>Shire cache trace port</csr:title>
        <csr:description>
         <csr:p>To filter traceable requests based upon the incoming ET-Link port field, set the esr_sc_trace_filter_port_enable bit and set this field to the port number that should be traced.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>28</csr:msb>
         <csr:lsb>26</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_trace_filter_port_enable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_ENABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_ENABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>3288</csr:linenumber>
         <csr:title>Shire cache trace port enable</csr:title>
        <csr:description>
         <csr:p>To filter traceable requests based upon the incoming ET-Link port field, set this bit and set the esr_sc_trace_filter_port field to the port number that should be traced.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>29</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_trace_filter_reqq_id</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>3297</csr:linenumber>
         <csr:title>Shire cache trace reqq ID</csr:title>
        <csr:description>
         <csr:p>To filter traceable requests based upon the selected reqq_id, set the esr_sc_trace_filter_reqq_id_enable bit and set this field to the reqq_id that should be traced.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>35</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_sc_trace_filter_reqq_id_enable</csr:identifier>
         <csr:widthMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_ENABLE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_ENABLE_SET</csr:setMacro>
         <csr:filename>etsoc_shire_cache_esr.csr</csr:filename>
         <csr:linenumber>3306</csr:linenumber>
         <csr:title>Shire cache trace reqq ID enable</csr:title>
        <csr:description>
         <csr:p>To filter traceable requests based upon the selected reqq_id, set this bit and set the esr_sc_trace_filter_reqq_id field to the reqq_id that should be traced.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>36</csr:msb>
         <csr:lsb>36</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>37</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
     </csr:definitions>
    </csr:csrObject>
   </csr:csrData>
  </xml>
  <div id="docheader">
   <h2>Addressmap Information for 'etsoc_shire_cache_esr'</h2>
   <table id="optiontable" border="1" cellpadding="1">
    <tr>
     <td>
      <div id="globalFileInfoCheckBoxDiv">
       <label for="globalFileInfoCheckBox">Input File Information</label>
       <input id="globalFileInfoCheckBox" type="checkbox" onclick="globalFileInfoCheckBox_click();"/>
      </div>
     </td>
     <td>
      <div id="globalHeaderFileInfoCheckBoxDiv">
       <label for="globalHeaderFileInfoCheckBox">Header File Information</label>
       <input id="globalHeaderFileInfoCheckBox" type="checkbox" onclick="globalHeaderFileInfoCheckBox_click();"/>
      </div>
     </td>
     <td>
      <div id="globalEnumInfoCheckBoxDiv">
       <label for="globalEnumInfoCheckBox">Enum Information</label>
       <input id="globalEnumInfoCheckBox" type="checkbox" onclick="globalEnumInfoCheckBox_click();"/>
      </div>
     </td>
    </tr>
   </table>
  </div>
  <div id="docinfo"></div>
  <div id="docroot"></div>
  <div id="docfooter"></div>
 </body>
</html>
