Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Apr 17 16:11:59 2024
| Host         : Thimira running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Nano_Processor_timing_summary_routed.rpt -pb Nano_Processor_timing_summary_routed.pb -rpx Nano_Processor_timing_summary_routed.rpx -warn_on_violation
| Design       : Nano_Processor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: Slow_Clock_0/Clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.512        0.000                      0                   65        0.240        0.000                      0                   65        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.512        0.000                      0                   65        0.240        0.000                      0                   65        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.512ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 0.952ns (19.048%)  route 4.046ns (80.952%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.637     5.158    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  Slow_Clock_0/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.614 f  Slow_Clock_0/count_reg[29]/Q
                         net (fo=2, routed)           0.861     6.475    Slow_Clock_0/count[29]
    SLICE_X1Y37          LUT4 (Prop_lut4_I1_O)        0.124     6.599 f  Slow_Clock_0/count[31]_i_12/O
                         net (fo=1, routed)           0.575     7.174    Slow_Clock_0/count[31]_i_12_n_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.124     7.298 f  Slow_Clock_0/count[31]_i_8/O
                         net (fo=1, routed)           0.799     8.097    Slow_Clock_0/count[31]_i_8_n_0
    SLICE_X1Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.221 r  Slow_Clock_0/count[31]_i_4/O
                         net (fo=4, routed)           0.761     8.983    Slow_Clock_0/count_reg[0]_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I0_O)        0.124     9.107 r  Slow_Clock_0/count[31]_i_1/O
                         net (fo=31, routed)          1.050    10.156    Slow_Clock_0/count[31]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  Slow_Clock_0/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.517    14.858    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  Slow_Clock_0/count_reg[21]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y40          FDRE (Setup_fdre_C_R)       -0.429    14.668    Slow_Clock_0/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  4.512    

Slack (MET) :             4.512ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 0.952ns (19.048%)  route 4.046ns (80.952%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.637     5.158    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  Slow_Clock_0/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.614 f  Slow_Clock_0/count_reg[29]/Q
                         net (fo=2, routed)           0.861     6.475    Slow_Clock_0/count[29]
    SLICE_X1Y37          LUT4 (Prop_lut4_I1_O)        0.124     6.599 f  Slow_Clock_0/count[31]_i_12/O
                         net (fo=1, routed)           0.575     7.174    Slow_Clock_0/count[31]_i_12_n_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.124     7.298 f  Slow_Clock_0/count[31]_i_8/O
                         net (fo=1, routed)           0.799     8.097    Slow_Clock_0/count[31]_i_8_n_0
    SLICE_X1Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.221 r  Slow_Clock_0/count[31]_i_4/O
                         net (fo=4, routed)           0.761     8.983    Slow_Clock_0/count_reg[0]_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I0_O)        0.124     9.107 r  Slow_Clock_0/count[31]_i_1/O
                         net (fo=31, routed)          1.050    10.156    Slow_Clock_0/count[31]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  Slow_Clock_0/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.517    14.858    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  Slow_Clock_0/count_reg[22]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y40          FDRE (Setup_fdre_C_R)       -0.429    14.668    Slow_Clock_0/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  4.512    

Slack (MET) :             4.512ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 0.952ns (19.048%)  route 4.046ns (80.952%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.637     5.158    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  Slow_Clock_0/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.614 f  Slow_Clock_0/count_reg[29]/Q
                         net (fo=2, routed)           0.861     6.475    Slow_Clock_0/count[29]
    SLICE_X1Y37          LUT4 (Prop_lut4_I1_O)        0.124     6.599 f  Slow_Clock_0/count[31]_i_12/O
                         net (fo=1, routed)           0.575     7.174    Slow_Clock_0/count[31]_i_12_n_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.124     7.298 f  Slow_Clock_0/count[31]_i_8/O
                         net (fo=1, routed)           0.799     8.097    Slow_Clock_0/count[31]_i_8_n_0
    SLICE_X1Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.221 r  Slow_Clock_0/count[31]_i_4/O
                         net (fo=4, routed)           0.761     8.983    Slow_Clock_0/count_reg[0]_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I0_O)        0.124     9.107 r  Slow_Clock_0/count[31]_i_1/O
                         net (fo=31, routed)          1.050    10.156    Slow_Clock_0/count[31]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  Slow_Clock_0/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.517    14.858    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  Slow_Clock_0/count_reg[23]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y40          FDRE (Setup_fdre_C_R)       -0.429    14.668    Slow_Clock_0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  4.512    

Slack (MET) :             4.512ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 0.952ns (19.048%)  route 4.046ns (80.952%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.637     5.158    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  Slow_Clock_0/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.614 f  Slow_Clock_0/count_reg[29]/Q
                         net (fo=2, routed)           0.861     6.475    Slow_Clock_0/count[29]
    SLICE_X1Y37          LUT4 (Prop_lut4_I1_O)        0.124     6.599 f  Slow_Clock_0/count[31]_i_12/O
                         net (fo=1, routed)           0.575     7.174    Slow_Clock_0/count[31]_i_12_n_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.124     7.298 f  Slow_Clock_0/count[31]_i_8/O
                         net (fo=1, routed)           0.799     8.097    Slow_Clock_0/count[31]_i_8_n_0
    SLICE_X1Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.221 r  Slow_Clock_0/count[31]_i_4/O
                         net (fo=4, routed)           0.761     8.983    Slow_Clock_0/count_reg[0]_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I0_O)        0.124     9.107 r  Slow_Clock_0/count[31]_i_1/O
                         net (fo=31, routed)          1.050    10.156    Slow_Clock_0/count[31]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  Slow_Clock_0/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.517    14.858    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  Slow_Clock_0/count_reg[24]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y40          FDRE (Setup_fdre_C_R)       -0.429    14.668    Slow_Clock_0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  4.512    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.903ns  (logic 0.952ns (19.417%)  route 3.951ns (80.583%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.637     5.158    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  Slow_Clock_0/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.614 f  Slow_Clock_0/count_reg[29]/Q
                         net (fo=2, routed)           0.861     6.475    Slow_Clock_0/count[29]
    SLICE_X1Y37          LUT4 (Prop_lut4_I1_O)        0.124     6.599 f  Slow_Clock_0/count[31]_i_12/O
                         net (fo=1, routed)           0.575     7.174    Slow_Clock_0/count[31]_i_12_n_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.124     7.298 f  Slow_Clock_0/count[31]_i_8/O
                         net (fo=1, routed)           0.799     8.097    Slow_Clock_0/count[31]_i_8_n_0
    SLICE_X1Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.221 r  Slow_Clock_0/count[31]_i_4/O
                         net (fo=4, routed)           0.761     8.983    Slow_Clock_0/count_reg[0]_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I0_O)        0.124     9.107 r  Slow_Clock_0/count[31]_i_1/O
                         net (fo=31, routed)          0.955    10.061    Slow_Clock_0/count[31]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  Slow_Clock_0/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.518    14.859    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  Slow_Clock_0/count_reg[25]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.429    14.669    Slow_Clock_0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.903ns  (logic 0.952ns (19.417%)  route 3.951ns (80.583%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.637     5.158    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  Slow_Clock_0/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.614 f  Slow_Clock_0/count_reg[29]/Q
                         net (fo=2, routed)           0.861     6.475    Slow_Clock_0/count[29]
    SLICE_X1Y37          LUT4 (Prop_lut4_I1_O)        0.124     6.599 f  Slow_Clock_0/count[31]_i_12/O
                         net (fo=1, routed)           0.575     7.174    Slow_Clock_0/count[31]_i_12_n_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.124     7.298 f  Slow_Clock_0/count[31]_i_8/O
                         net (fo=1, routed)           0.799     8.097    Slow_Clock_0/count[31]_i_8_n_0
    SLICE_X1Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.221 r  Slow_Clock_0/count[31]_i_4/O
                         net (fo=4, routed)           0.761     8.983    Slow_Clock_0/count_reg[0]_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I0_O)        0.124     9.107 r  Slow_Clock_0/count[31]_i_1/O
                         net (fo=31, routed)          0.955    10.061    Slow_Clock_0/count[31]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  Slow_Clock_0/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.518    14.859    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  Slow_Clock_0/count_reg[26]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.429    14.669    Slow_Clock_0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.903ns  (logic 0.952ns (19.417%)  route 3.951ns (80.583%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.637     5.158    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  Slow_Clock_0/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.614 f  Slow_Clock_0/count_reg[29]/Q
                         net (fo=2, routed)           0.861     6.475    Slow_Clock_0/count[29]
    SLICE_X1Y37          LUT4 (Prop_lut4_I1_O)        0.124     6.599 f  Slow_Clock_0/count[31]_i_12/O
                         net (fo=1, routed)           0.575     7.174    Slow_Clock_0/count[31]_i_12_n_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.124     7.298 f  Slow_Clock_0/count[31]_i_8/O
                         net (fo=1, routed)           0.799     8.097    Slow_Clock_0/count[31]_i_8_n_0
    SLICE_X1Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.221 r  Slow_Clock_0/count[31]_i_4/O
                         net (fo=4, routed)           0.761     8.983    Slow_Clock_0/count_reg[0]_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I0_O)        0.124     9.107 r  Slow_Clock_0/count[31]_i_1/O
                         net (fo=31, routed)          0.955    10.061    Slow_Clock_0/count[31]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  Slow_Clock_0/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.518    14.859    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  Slow_Clock_0/count_reg[27]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.429    14.669    Slow_Clock_0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.903ns  (logic 0.952ns (19.417%)  route 3.951ns (80.583%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.637     5.158    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  Slow_Clock_0/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.614 f  Slow_Clock_0/count_reg[29]/Q
                         net (fo=2, routed)           0.861     6.475    Slow_Clock_0/count[29]
    SLICE_X1Y37          LUT4 (Prop_lut4_I1_O)        0.124     6.599 f  Slow_Clock_0/count[31]_i_12/O
                         net (fo=1, routed)           0.575     7.174    Slow_Clock_0/count[31]_i_12_n_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.124     7.298 f  Slow_Clock_0/count[31]_i_8/O
                         net (fo=1, routed)           0.799     8.097    Slow_Clock_0/count[31]_i_8_n_0
    SLICE_X1Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.221 r  Slow_Clock_0/count[31]_i_4/O
                         net (fo=4, routed)           0.761     8.983    Slow_Clock_0/count_reg[0]_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I0_O)        0.124     9.107 r  Slow_Clock_0/count[31]_i_1/O
                         net (fo=31, routed)          0.955    10.061    Slow_Clock_0/count[31]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  Slow_Clock_0/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.518    14.859    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  Slow_Clock_0/count_reg[28]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.429    14.669    Slow_Clock_0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.654ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 0.952ns (19.604%)  route 3.904ns (80.396%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.637     5.158    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  Slow_Clock_0/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.614 f  Slow_Clock_0/count_reg[29]/Q
                         net (fo=2, routed)           0.861     6.475    Slow_Clock_0/count[29]
    SLICE_X1Y37          LUT4 (Prop_lut4_I1_O)        0.124     6.599 f  Slow_Clock_0/count[31]_i_12/O
                         net (fo=1, routed)           0.575     7.174    Slow_Clock_0/count[31]_i_12_n_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.124     7.298 f  Slow_Clock_0/count[31]_i_8/O
                         net (fo=1, routed)           0.799     8.097    Slow_Clock_0/count[31]_i_8_n_0
    SLICE_X1Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.221 r  Slow_Clock_0/count[31]_i_4/O
                         net (fo=4, routed)           0.761     8.983    Slow_Clock_0/count_reg[0]_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I0_O)        0.124     9.107 r  Slow_Clock_0/count[31]_i_1/O
                         net (fo=31, routed)          0.908    10.014    Slow_Clock_0/count[31]_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  Slow_Clock_0/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.517    14.858    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  Slow_Clock_0/count_reg[17]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y39          FDRE (Setup_fdre_C_R)       -0.429    14.668    Slow_Clock_0/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  4.654    

Slack (MET) :             4.654ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 0.952ns (19.604%)  route 3.904ns (80.396%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.637     5.158    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  Slow_Clock_0/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.614 f  Slow_Clock_0/count_reg[29]/Q
                         net (fo=2, routed)           0.861     6.475    Slow_Clock_0/count[29]
    SLICE_X1Y37          LUT4 (Prop_lut4_I1_O)        0.124     6.599 f  Slow_Clock_0/count[31]_i_12/O
                         net (fo=1, routed)           0.575     7.174    Slow_Clock_0/count[31]_i_12_n_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.124     7.298 f  Slow_Clock_0/count[31]_i_8/O
                         net (fo=1, routed)           0.799     8.097    Slow_Clock_0/count[31]_i_8_n_0
    SLICE_X1Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.221 r  Slow_Clock_0/count[31]_i_4/O
                         net (fo=4, routed)           0.761     8.983    Slow_Clock_0/count_reg[0]_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I0_O)        0.124     9.107 r  Slow_Clock_0/count[31]_i_1/O
                         net (fo=31, routed)          0.908    10.014    Slow_Clock_0/count[31]_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  Slow_Clock_0/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.517    14.858    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  Slow_Clock_0/count_reg[18]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y39          FDRE (Setup_fdre_C_R)       -0.429    14.668    Slow_Clock_0/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  4.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Slow_Clock_0/clk_status_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/Clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.356%)  route 0.137ns (39.644%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.591     1.474    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  Slow_Clock_0/clk_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  Slow_Clock_0/clk_status_reg/Q
                         net (fo=2, routed)           0.137     1.775    Slow_Clock_0/clk_status
    SLICE_X1Y36          LUT4 (Prop_lut4_I0_O)        0.045     1.820 r  Slow_Clock_0/Clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.820    Slow_Clock_0/Clk_out_i_1_n_0
    SLICE_X1Y36          FDRE                                         r  Slow_Clock_0/Clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.861     1.988    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  Slow_Clock_0/Clk_out_reg/C
                         clock pessimism             -0.499     1.489    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.091     1.580    Slow_Clock_0/Clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.594     1.477    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  Slow_Clock_0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Slow_Clock_0/count_reg[23]/Q
                         net (fo=2, routed)           0.133     1.751    Slow_Clock_0/count[23]
    SLICE_X0Y40          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.862 r  Slow_Clock_0/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.862    Slow_Clock_0/count_reg[24]_i_1_n_5
    SLICE_X0Y40          FDRE                                         r  Slow_Clock_0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.865     1.992    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  Slow_Clock_0/count_reg[23]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.105     1.582    Slow_Clock_0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.592     1.475    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  Slow_Clock_0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Slow_Clock_0/count_reg[11]/Q
                         net (fo=2, routed)           0.134     1.750    Slow_Clock_0/count[11]
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.861 r  Slow_Clock_0/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.861    Slow_Clock_0/count_reg[12]_i_1_n_5
    SLICE_X0Y37          FDRE                                         r  Slow_Clock_0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.862     1.989    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  Slow_Clock_0/count_reg[11]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.105     1.580    Slow_Clock_0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.593     1.476    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  Slow_Clock_0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Slow_Clock_0/count_reg[15]/Q
                         net (fo=2, routed)           0.134     1.751    Slow_Clock_0/count[15]
    SLICE_X0Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.862 r  Slow_Clock_0/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.862    Slow_Clock_0/count_reg[16]_i_1_n_5
    SLICE_X0Y38          FDRE                                         r  Slow_Clock_0/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.864     1.991    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  Slow_Clock_0/count_reg[15]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.105     1.581    Slow_Clock_0/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.593     1.476    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  Slow_Clock_0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Slow_Clock_0/count_reg[19]/Q
                         net (fo=2, routed)           0.134     1.751    Slow_Clock_0/count[19]
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.862 r  Slow_Clock_0/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.862    Slow_Clock_0/count_reg[20]_i_1_n_5
    SLICE_X0Y39          FDRE                                         r  Slow_Clock_0/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.864     1.991    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  Slow_Clock_0/count_reg[19]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)         0.105     1.581    Slow_Clock_0/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.591     1.474    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  Slow_Clock_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Slow_Clock_0/count_reg[3]/Q
                         net (fo=2, routed)           0.134     1.749    Slow_Clock_0/count[3]
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.860 r  Slow_Clock_0/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    Slow_Clock_0/count_reg[4]_i_1_n_5
    SLICE_X0Y35          FDRE                                         r  Slow_Clock_0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.861     1.988    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  Slow_Clock_0/count_reg[3]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.105     1.579    Slow_Clock_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.594     1.477    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  Slow_Clock_0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Slow_Clock_0/count_reg[27]/Q
                         net (fo=2, routed)           0.134     1.752    Slow_Clock_0/count[27]
    SLICE_X0Y41          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.863 r  Slow_Clock_0/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    Slow_Clock_0/count_reg[28]_i_1_n_5
    SLICE_X0Y41          FDRE                                         r  Slow_Clock_0/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.865     1.992    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  Slow_Clock_0/count_reg[27]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.105     1.582    Slow_Clock_0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.594     1.477    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  Slow_Clock_0/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Slow_Clock_0/count_reg[31]/Q
                         net (fo=2, routed)           0.134     1.752    Slow_Clock_0/count[31]
    SLICE_X0Y42          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.863 r  Slow_Clock_0/count_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.863    Slow_Clock_0/count_reg[31]_i_3_n_5
    SLICE_X0Y42          FDRE                                         r  Slow_Clock_0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.865     1.992    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  Slow_Clock_0/count_reg[31]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y42          FDRE (Hold_fdre_C_D)         0.105     1.582    Slow_Clock_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.254%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.594     1.477    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  Slow_Clock_0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Slow_Clock_0/count_reg[23]/Q
                         net (fo=2, routed)           0.133     1.751    Slow_Clock_0/count[23]
    SLICE_X0Y40          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.895 r  Slow_Clock_0/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    Slow_Clock_0/count_reg[24]_i_1_n_4
    SLICE_X0Y40          FDRE                                         r  Slow_Clock_0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.865     1.992    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  Slow_Clock_0/count_reg[24]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.105     1.582    Slow_Clock_0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.592     1.475    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  Slow_Clock_0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Slow_Clock_0/count_reg[11]/Q
                         net (fo=2, routed)           0.134     1.750    Slow_Clock_0/count[11]
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.894 r  Slow_Clock_0/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    Slow_Clock_0/count_reg[12]_i_1_n_4
    SLICE_X0Y37          FDRE                                         r  Slow_Clock_0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.862     1.989    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  Slow_Clock_0/count_reg[12]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.105     1.580    Slow_Clock_0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y36    Slow_Clock_0/Clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36    Slow_Clock_0/clk_status_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36    Slow_Clock_0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y37    Slow_Clock_0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y37    Slow_Clock_0/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y37    Slow_Clock_0/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y38    Slow_Clock_0/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y38    Slow_Clock_0/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y38    Slow_Clock_0/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36    Slow_Clock_0/Clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    Slow_Clock_0/clk_status_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    Slow_Clock_0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y37    Slow_Clock_0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y37    Slow_Clock_0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y37    Slow_Clock_0/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    Slow_Clock_0/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    Slow_Clock_0/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    Slow_Clock_0/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    Slow_Clock_0/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36    Slow_Clock_0/Clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36    Slow_Clock_0/Clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    Slow_Clock_0/clk_status_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    Slow_Clock_0/clk_status_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    Slow_Clock_0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    Slow_Clock_0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y37    Slow_Clock_0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y37    Slow_Clock_0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y37    Slow_Clock_0/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y37    Slow_Clock_0/count_reg[11]/C



