digraph atax {
    0 [label = mul0 op = mul ] ;
    1 [label = in1 op = in ] ;
    3 [label = mul3 op = mul ] ;
    4 [label = in4 op = in ] ;
    7 [label = in7 op = in ] ;
    9 [label = mul9 op = mul ] ;
    10 [label = add10 op = add ]; 
    11 [label = out11 op = out ] ;
    12 [label = add12 op = addi value = 2 ] ;
    13 [label = in13 op = in ] ;
    14 [label = out14 op = out ] ;

    1 -> 0 [port = 0  w = 0 ];
    12 -> 0 [port = 1  w = 10 ];
    0 -> 10 [port = 0  w = 0 ] ;
    4 -> 3 [port = 0  w = 0 ] ;
    12 -> 3 [port = 1  w = 0 ] ;
    3 -> 9 [port = 0  w = 0 ] ;
    7 -> 9 [port = 0  w = 0 ] ;
    9 -> 10 [port = 1  w = 0 ] ;
    10 -> 11 [port = 0  w = 0 ] ;
    13 -> 12 [port = 0  w = 0 ] ;
    0 -> 14 [port = 0  w = 0 ] ;
}
