#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Feb 22 07:19:09 2026
# Process ID         : 33496
# Current directory  : C:/Users/rahul/Downloads/kv260/kv260.runs/synth_1
# Command line       : vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file           : C:/Users/rahul/Downloads/kv260/kv260.runs/synth_1/design_1_wrapper.vds
# Journal file       : C:/Users/rahul/Downloads/kv260/kv260.runs/synth_1\vivado.jou
# Running On         : GoldenFlower
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : Intel(R) Core(TM) i5-8350U CPU @ 1.70GHz
# CPU Frequency      : 1896 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 17011 MB
# Swap memory        : 51539 MB
# Total Virtual      : 68550 MB
# Available Virtual  : 29755 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/rahul/ip_repository'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rahul/Downloads/DPUCZDX8G (Vivado)'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rahul/Downloads/DPUCZDX8G_ip_repo_VAI_v3.0 (7)/DPUCZDX8G_ip_repo_VAI_v3.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/home/rahulan.thevakanthan/Documents/Document2/fpga-project-repo-3/vivado/build/ip_cache 
Command: read_checkpoint -auto_incremental -incremental C:/Users/rahul/Downloads/kv260/kv260.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/rahul/Downloads/kv260/kv260.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top design_1_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30624
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1635.789 ; gain = 179.473
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/rahul/Downloads/kv260/kv260.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:18]
INFO: [Synth 8-3491] module 'design_1' declared at 'c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/synth/design_1.vhd:2345' bound to instance 'design_1_i' of component 'design_1' [C:/Users/rahul/Downloads/kv260/kv260.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:22]
INFO: [Synth 8-638] synthesizing module 'design_1' [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/synth/design_1.vhd:2352]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_hp0_0' [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/synth/design_1.vhd:1431]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_17E8JHA' [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/synth/design_1.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_17E8JHA' (0#1) [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/synth/design_1.vhd:102]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_S4BDUK' [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/synth/design_1.vhd:560]
INFO: [Synth 8-3491] module 'design_1_axi_interconnect_hp0_imp_s00_data_fifo_0' declared at 'C:/Users/rahul/Downloads/kv260/kv260.runs/synth_1/.Xil/Vivado-33496-GoldenFlower/realtime/design_1_axi_interconnect_hp0_imp_s00_data_fifo_0_stub.vhdl:6' bound to instance 's00_data_fifo' of component 'design_1_axi_interconnect_hp0_imp_s00_data_fifo_0' [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/synth/design_1.vhd:652]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_hp0_imp_s00_data_fifo_0' [C:/Users/rahul/Downloads/kv260/kv260.runs/synth_1/.Xil/Vivado-33496-GoldenFlower/realtime/design_1_axi_interconnect_hp0_imp_s00_data_fifo_0_stub.vhdl:102]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_S4BDUK' (0#1) [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/synth/design_1.vhd:560]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_12AUBLP' [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/synth/design_1.vhd:831]
INFO: [Synth 8-3491] module 'design_1_axi_interconnect_hp0_imp_s01_data_fifo_0' declared at 'C:/Users/rahul/Downloads/kv260/kv260.runs/synth_1/.Xil/Vivado-33496-GoldenFlower/realtime/design_1_axi_interconnect_hp0_imp_s01_data_fifo_0_stub.vhdl:6' bound to instance 's01_data_fifo' of component 'design_1_axi_interconnect_hp0_imp_s01_data_fifo_0' [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/synth/design_1.vhd:923]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_hp0_imp_s01_data_fifo_0' [C:/Users/rahul/Downloads/kv260/kv260.runs/synth_1/.Xil/Vivado-33496-GoldenFlower/realtime/design_1_axi_interconnect_hp0_imp_s01_data_fifo_0_stub.vhdl:102]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_12AUBLP' (0#1) [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/synth/design_1.vhd:831]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_QSEXJZ' [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/synth/design_1.vhd:1094]
INFO: [Synth 8-3491] module 'design_1_axi_interconnect_hp0_imp_auto_us_df_0' declared at 'C:/Users/rahul/Downloads/kv260/kv260.runs/synth_1/.Xil/Vivado-33496-GoldenFlower/realtime/design_1_axi_interconnect_hp0_imp_auto_us_df_0_stub.vhdl:6' bound to instance 'auto_us_df' of component 'design_1_axi_interconnect_hp0_imp_auto_us_df_0' [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/synth/design_1.vhd:1178]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_hp0_imp_auto_us_df_0' [C:/Users/rahul/Downloads/kv260/kv260.runs/synth_1/.Xil/Vivado-33496-GoldenFlower/realtime/design_1_axi_interconnect_hp0_imp_auto_us_df_0_stub.vhdl:94]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_QSEXJZ' (0#1) [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/synth/design_1.vhd:1094]
INFO: [Synth 8-3491] module 'design_1_axi_interconnect_hp0_upgraded_ipi_imp_xbar_0' declared at 'C:/Users/rahul/Downloads/kv260/kv260.runs/synth_1/.Xil/Vivado-33496-GoldenFlower/realtime/design_1_axi_interconnect_hp0_upgraded_ipi_imp_xbar_0_stub.vhdl:6' bound to instance 'xbar' of component 'design_1_axi_interconnect_hp0_upgraded_ipi_imp_xbar_0' [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/synth/design_1.vhd:2005]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_hp0_upgraded_ipi_imp_xbar_0' [C:/Users/rahul/Downloads/kv260/kv260.runs/synth_1/.Xil/Vivado-33496-GoldenFlower/realtime/design_1_axi_interconnect_hp0_upgraded_ipi_imp_xbar_0_stub.vhdl:100]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_hp0_0' (0#1) [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/synth/design_1.vhd:1431]
INFO: [Synth 8-3491] module 'design_1_dpuczdx8g_0_0' declared at 'C:/Users/rahul/Downloads/kv260/kv260.runs/synth_1/.Xil/Vivado-33496-GoldenFlower/realtime/design_1_dpuczdx8g_0_0_stub.vhdl:6' bound to instance 'dpuczdx8g_0' of component 'design_1_dpuczdx8g_0_0' [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/synth/design_1.vhd:3048]
INFO: [Synth 8-638] synthesizing module 'design_1_dpuczdx8g_0_0' [C:/Users/rahul/Downloads/kv260/kv260.runs/synth_1/.Xil/Vivado-33496-GoldenFlower/realtime/design_1_dpuczdx8g_0_0_stub.vhdl:189]
INFO: [Synth 8-638] synthesizing module 'design_1_ps8_0_axi_periph_0' [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/synth/design_1.vhd:2258]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1A7ZMW4' [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/synth/design_1.vhd:307]
INFO: [Synth 8-3491] module 'design_1_ps8_0_axi_periph_imp_auto_ds_0' declared at 'C:/Users/rahul/Downloads/kv260/kv260.runs/synth_1/.Xil/Vivado-33496-GoldenFlower/realtime/design_1_ps8_0_axi_periph_imp_auto_ds_0_stub.vhdl:6' bound to instance 'auto_ds' of component 'design_1_ps8_0_axi_periph_imp_auto_ds_0' [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/synth/design_1.vhd:389]
INFO: [Synth 8-638] synthesizing module 'design_1_ps8_0_axi_periph_imp_auto_ds_0' [C:/Users/rahul/Downloads/kv260/kv260.runs/synth_1/.Xil/Vivado-33496-GoldenFlower/realtime/design_1_ps8_0_axi_periph_imp_auto_ds_0_stub.vhdl:94]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1A7ZMW4' (0#1) [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/synth/design_1.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps8_0_axi_periph_0' (0#1) [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/synth/design_1.vhd:2258]
INFO: [Synth 8-3491] module 'design_1_rst_ps8_0_100M_0' declared at 'C:/Users/rahul/Downloads/kv260/kv260.runs/synth_1/.Xil/Vivado-33496-GoldenFlower/realtime/design_1_rst_ps8_0_100M_0_stub.vhdl:6' bound to instance 'rst_ps8_0_100M' of component 'design_1_rst_ps8_0_100M_0' [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/synth/design_1.vhd:3309]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps8_0_100M_0' [C:/Users/rahul/Downloads/kv260/kv260.runs/synth_1/.Xil/Vivado-33496-GoldenFlower/realtime/design_1_rst_ps8_0_100M_0_stub.vhdl:28]
INFO: [Synth 8-3491] module 'design_1_zynq_ultra_ps_e_0_0' declared at 'C:/Users/rahul/Downloads/kv260/kv260.runs/synth_1/.Xil/Vivado-33496-GoldenFlower/realtime/design_1_zynq_ultra_ps_e_0_0_stub.vhdl:6' bound to instance 'zynq_ultra_ps_e_0' of component 'design_1_zynq_ultra_ps_e_0_0' [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/synth/design_1.vhd:3322]
INFO: [Synth 8-638] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [C:/Users/rahul/Downloads/kv260/kv260.runs/synth_1/.Xil/Vivado-33496-GoldenFlower/realtime/design_1_zynq_ultra_ps_e_0_0_stub.vhdl:107]
INFO: [Synth 8-256] done synthesizing module 'design_1' (0#1) [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/synth/design_1.vhd:2352]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (0#1) [C:/Users/rahul/Downloads/kv260/kv260.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:18]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s02_couplers_imp_QSEXJZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s02_couplers_imp_QSEXJZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_bid[3] in module s01_couplers_imp_12AUBLP is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_bid[2] in module s01_couplers_imp_12AUBLP is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_rid[3] in module s01_couplers_imp_12AUBLP is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_rid[2] in module s01_couplers_imp_12AUBLP is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module s01_couplers_imp_12AUBLP is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module s01_couplers_imp_12AUBLP is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_bid[3] in module s00_couplers_imp_S4BDUK is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_bid[2] in module s00_couplers_imp_S4BDUK is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_rid[3] in module s00_couplers_imp_S4BDUK is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_rid[2] in module s00_couplers_imp_S4BDUK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module s00_couplers_imp_S4BDUK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module s00_couplers_imp_S4BDUK is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_17E8JHA is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_17E8JHA is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_17E8JHA is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_17E8JHA is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1760.418 ; gain = 304.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1760.418 ; gain = 304.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1760.418 ; gain = 304.102
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1760.418 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
create_clock: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1778.898 ; gain = 8.254
Finished Parsing XDC File [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_dpuczdx8g_0_0/design_1_dpuczdx8g_0_0/design_1_dpuczdx8g_0_0_in_context.xdc] for cell 'design_1_i/dpuczdx8g_0'
Finished Parsing XDC File [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_dpuczdx8g_0_0/design_1_dpuczdx8g_0_0/design_1_dpuczdx8g_0_0_in_context.xdc] for cell 'design_1_i/dpuczdx8g_0'
Parsing XDC File [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Finished Parsing XDC File [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Parsing XDC File [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_hp0_upgraded_ipi_imp_xbar_0/design_1_axi_interconnect_hp0_upgraded_ipi_imp_xbar_0/design_1_axi_interconnect_hp0_upgraded_ipi_imp_xbar_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_hp0/xbar'
Finished Parsing XDC File [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_hp0_upgraded_ipi_imp_xbar_0/design_1_axi_interconnect_hp0_upgraded_ipi_imp_xbar_0/design_1_axi_interconnect_hp0_upgraded_ipi_imp_xbar_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_hp0/xbar'
Parsing XDC File [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_hp0_imp_s00_data_fifo_0/design_1_axi_interconnect_hp0_imp_s00_data_fifo_0/design_1_axi_interconnect_hp0_imp_s00_data_fifo_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo'
Finished Parsing XDC File [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_hp0_imp_s00_data_fifo_0/design_1_axi_interconnect_hp0_imp_s00_data_fifo_0/design_1_axi_interconnect_hp0_imp_s00_data_fifo_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo'
Parsing XDC File [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_hp0_imp_s01_data_fifo_0/design_1_axi_interconnect_hp0_imp_s01_data_fifo_0/design_1_axi_interconnect_hp0_imp_s00_data_fifo_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo'
Finished Parsing XDC File [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_hp0_imp_s01_data_fifo_0/design_1_axi_interconnect_hp0_imp_s01_data_fifo_0/design_1_axi_interconnect_hp0_imp_s00_data_fifo_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo'
Parsing XDC File [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_hp0_imp_auto_us_df_0/design_1_axi_interconnect_hp0_imp_auto_us_df_0/design_1_axi_interconnect_hp0_imp_auto_us_df_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df'
Finished Parsing XDC File [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_hp0_imp_auto_us_df_0/design_1_axi_interconnect_hp0_imp_auto_us_df_0/design_1_axi_interconnect_hp0_imp_auto_us_df_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df'
Parsing XDC File [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_ps8_0_axi_periph_imp_auto_ds_0/design_1_ps8_0_axi_periph_imp_auto_ds_0/design_1_ps8_0_axi_periph_imp_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/rahul/Downloads/kv260/kv260.gen/sources_1/bd/design_1/ip/design_1_ps8_0_axi_periph_imp_auto_ds_0/design_1_ps8_0_axi_periph_imp_auto_ds_0/design_1_ps8_0_axi_periph_imp_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [C:/Users/rahul/Downloads/kv260/kv260.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/rahul/Downloads/kv260/kv260.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1778.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1778.898 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 1778.898 ; gain = 322.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 1778.898 ; gain = 322.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/dpuczdx8g_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_hp0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_hp0/s00_couplers/s00_data_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_hp0/s01_couplers/s01_data_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_hp0/s02_couplers/auto_us_df. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_hp0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:53 . Memory (MB): peak = 1778.898 ; gain = 322.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:53 . Memory (MB): peak = 1778.898 ; gain = 322.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_axi_interconnect_hp0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_axi_interconnect_hp0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_bid[5] in module design_1_axi_interconnect_hp0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_bid[4] in module design_1_axi_interconnect_hp0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_rid[5] in module design_1_axi_interconnect_hp0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_rid[4] in module design_1_axi_interconnect_hp0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_axi_interconnect_hp0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_axi_interconnect_hp0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module design_1_axi_interconnect_hp0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module design_1_axi_interconnect_hp0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:58 . Memory (MB): peak = 1778.898 ; gain = 322.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:20 . Memory (MB): peak = 2464.109 ; gain = 1007.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:20 . Memory (MB): peak = 2464.109 ; gain = 1007.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:20 . Memory (MB): peak = 2477.973 ; gain = 1021.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:31 . Memory (MB): peak = 2692.020 ; gain = 1235.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:31 . Memory (MB): peak = 2692.020 ; gain = 1235.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:31 . Memory (MB): peak = 2692.020 ; gain = 1235.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:31 . Memory (MB): peak = 2692.020 ; gain = 1235.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:31 . Memory (MB): peak = 2692.020 ; gain = 1235.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:31 . Memory (MB): peak = 2692.020 ; gain = 1235.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------------------------+----------+
|      |BlackBox name                                         |Instances |
+------+------------------------------------------------------+----------+
|1     |design_1_axi_interconnect_hp0_upgraded_ipi_imp_xbar_0 |         1|
|2     |design_1_axi_interconnect_hp0_imp_s00_data_fifo_0     |         1|
|3     |design_1_axi_interconnect_hp0_imp_s01_data_fifo_0     |         1|
|4     |design_1_axi_interconnect_hp0_imp_auto_us_df_0        |         1|
|5     |design_1_ps8_0_axi_periph_imp_auto_ds_0               |         1|
|6     |design_1_dpuczdx8g_0_0                                |         1|
|7     |design_1_rst_ps8_0_100M_0                             |         1|
|8     |design_1_zynq_ultra_ps_e_0_0                          |         1|
+------+------------------------------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------------------------+------+
|      |Cell                                                       |Count |
+------+-----------------------------------------------------------+------+
|1     |design_1_axi_interconnect_hp0_imp_auto_us_df_0_bbox        |     1|
|2     |design_1_axi_interconnect_hp0_imp_s00_data_fifo_0_bbox     |     1|
|3     |design_1_axi_interconnect_hp0_imp_s01_data_fifo_0_bbox     |     1|
|4     |design_1_axi_interconnect_hp0_upgraded_ipi_imp_xbar_0_bbox |     1|
|5     |design_1_dpuczdx8g_0_0_bbox                                |     1|
|6     |design_1_ps8_0_axi_periph_imp_auto_ds_0_bbox               |     1|
|7     |design_1_rst_ps8_0_100M_0_bbox                             |     1|
|8     |design_1_zynq_ultra_ps_e_0_0_bbox                          |     1|
+------+-----------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:31 . Memory (MB): peak = 2692.020 ; gain = 1235.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:01:14 . Memory (MB): peak = 2692.020 ; gain = 1217.223
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:01:32 . Memory (MB): peak = 2692.020 ; gain = 1235.703
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 2692.020 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2692.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 768ab1c7
INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:23 ; elapsed = 00:01:53 . Memory (MB): peak = 2692.020 ; gain = 2255.359
INFO: [Common 17-1381] The checkpoint 'C:/Users/rahul/Downloads/kv260/kv260.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb 22 07:21:19 2026...
