Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at sopc_system_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at sopc_system_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at sopc_system_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at sopc_system_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at sopc_system_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at sopc_system_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at sopc_system_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at sopc_system_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at sopc_system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at sopc_system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/sopc_system/synthesis/submodules/sopc_system_mm_interconnect_0_router.sv Line: 49
Warning (10037): Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(329): conditional expression evaluates to a constant File: D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/DE1_SoC_QSYS_sdram.v Line: 329
Warning (10037): Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(339): conditional expression evaluates to a constant File: D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/DE1_SoC_QSYS_sdram.v Line: 339
Warning (10037): Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(349): conditional expression evaluates to a constant File: D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/DE1_SoC_QSYS_sdram.v Line: 349
Warning (10037): Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(693): conditional expression evaluates to a constant File: D:/SchoolWork/SFWRENG2DA4/lab5t/data/lab5_restored/DE1_SoC_QSYS_sdram.v Line: 693
