Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Aug 20 10:48:48 2020
| Host         : DESKTOP-TM8D8VH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.545        0.000                      0                 2500        0.014        0.000                      0                 2500        2.000        0.000                       0                  1316  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 10.000}       20.000          50.000          
clk_in                           {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_1  {0.000 50.000}       100.000         10.000          
  clkfbout_design_1_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                            12.749        0.000                      0                 2240        0.014        0.000                      0                 2240        9.020        0.000                       0                  1123  
clk_in                                                                                                                                                                             2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_1       44.396        0.000                      0                  260        0.090        0.000                      0                  260       49.500        0.000                       0                   189  
  clkfbout_design_1_clk_wiz_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_1        5.545        0.000                      0                  151        1.552        0.000                      0                  151  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.749ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.795ns  (logic 1.368ns (20.131%)  route 5.427ns (79.869%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        1.682     2.990    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X8Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.518     3.508 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=87, routed)          2.331     5.839    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc[1]
    SLICE_X15Y52         LUT3 (Prop_lut3_I1_O)        0.152     5.991 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.881     6.872    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/f_mux_return3
    SLICE_X14Y52         LUT6 (Prop_lut6_I3_O)        0.326     7.198 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.733     7.932    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__3
    SLICE_X12Y51         LUT5 (Prop_lut5_I4_O)        0.124     8.056 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.827     8.882    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X8Y51          LUT4 (Prop_lut4_I0_O)        0.124     9.006 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.655     9.661    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X9Y52          LUT4 (Prop_lut4_I2_O)        0.124     9.785 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     9.785    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1_n_0
    SLICE_X9Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        1.498    22.690    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X9Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X9Y52          FDRE (Setup_fdre_C_D)        0.031    22.535    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         22.535    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                 12.749    

Slack (MET) :             12.751ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.791ns  (logic 1.368ns (20.143%)  route 5.423ns (79.857%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        1.682     2.990    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X8Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.518     3.508 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=87, routed)          2.331     5.839    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc[1]
    SLICE_X15Y52         LUT3 (Prop_lut3_I1_O)        0.152     5.991 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.881     6.872    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/f_mux_return3
    SLICE_X14Y52         LUT6 (Prop_lut6_I3_O)        0.326     7.198 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.733     7.932    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__3
    SLICE_X12Y51         LUT5 (Prop_lut5_I4_O)        0.124     8.056 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.827     8.882    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X8Y51          LUT4 (Prop_lut4_I0_O)        0.124     9.006 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.651     9.657    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X9Y52          LUT6 (Prop_lut6_I4_O)        0.124     9.781 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1/O
                         net (fo=1, routed)           0.000     9.781    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1_n_0
    SLICE_X9Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        1.498    22.690    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X9Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X9Y52          FDRE (Setup_fdre_C_D)        0.029    22.533    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         22.533    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                 12.751    

Slack (MET) :             12.824ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 1.090ns (18.441%)  route 4.821ns (81.559%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 22.781 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        1.669     2.977    design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y57         FDRE                                         r  design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.419     3.396 f  design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/Q
                         net (fo=5, routed)           0.901     4.297    design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][1]
    SLICE_X13Y57         LUT6 (Prop_lut6_I3_O)        0.299     4.596 r  design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.152     5.748    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[0]
    SLICE_X14Y54         LUT5 (Prop_lut5_I1_O)        0.124     5.872 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_5/O
                         net (fo=2, routed)           0.809     6.682    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[2]_2
    SLICE_X15Y52         LUT6 (Prop_lut6_I5_O)        0.124     6.806 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.980     7.786    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X12Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.910 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.978     8.888    design_1_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        1.589    22.781    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.116    22.897    
                         clock uncertainty           -0.302    22.595    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    21.712    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         21.712    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                 12.824    

Slack (MET) :             13.038ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 1.977ns (29.425%)  route 4.742ns (70.575%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 22.729 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        1.671     2.979    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X7Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.965     4.400    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X7Y51          LUT2 (Prop_lut2_I0_O)        0.152     4.552 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.972     5.524    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X8Y54          LUT6 (Prop_lut6_I3_O)        0.326     5.850 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2/O
                         net (fo=24, routed)          1.672     7.522    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X2Y52          LUT4 (Prop_lut4_I3_O)        0.124     7.646 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     7.646    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[2]
    SLICE_X2Y52          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.044 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.044    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.266 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           1.133     9.399    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X0Y54          LUT3 (Prop_lut3_I0_O)        0.299     9.698 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     9.698    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1_n_0
    SLICE_X0Y54          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        1.537    22.729    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X0Y54          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.230    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X0Y54          FDRE (Setup_fdre_C_D)        0.079    22.736    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         22.736    
                         arrival time                          -9.698    
  -------------------------------------------------------------------
                         slack                                 13.038    

Slack (MET) :             13.090ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.395ns  (logic 1.244ns (19.451%)  route 5.151ns (80.548%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        1.682     2.990    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X8Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.518     3.508 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=87, routed)          2.331     5.839    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc[1]
    SLICE_X15Y52         LUT3 (Prop_lut3_I1_O)        0.152     5.991 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.881     6.872    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/f_mux_return3
    SLICE_X14Y52         LUT6 (Prop_lut6_I3_O)        0.326     7.198 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.733     7.932    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__3
    SLICE_X12Y51         LUT5 (Prop_lut5_I4_O)        0.124     8.056 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.827     8.882    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X8Y51          LUT4 (Prop_lut4_I0_O)        0.124     9.006 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.379     9.385    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X8Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        1.498    22.690    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X8Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X8Y51          FDRE (Setup_fdre_C_D)       -0.028    22.476    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg
  -------------------------------------------------------------------
                         required time                         22.476    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                 13.090    

Slack (MET) :             13.221ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 2.111ns (32.307%)  route 4.423ns (67.693%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 22.729 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        1.671     2.979    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X7Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.965     4.400    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X7Y51          LUT2 (Prop_lut2_I0_O)        0.152     4.552 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.972     5.524    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X8Y54          LUT6 (Prop_lut6_I3_O)        0.326     5.850 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2/O
                         net (fo=24, routed)          1.672     7.522    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X2Y52          LUT4 (Prop_lut4_I3_O)        0.124     7.646 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     7.646    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[2]
    SLICE_X2Y52          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.044 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.044    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.158 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.158    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.397 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.814     9.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X0Y54          LUT3 (Prop_lut3_I0_O)        0.302     9.513 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     9.513    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1_n_0
    SLICE_X0Y54          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        1.537    22.729    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X0Y54          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.230    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X0Y54          FDRE (Setup_fdre_C_D)        0.077    22.734    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         22.734    
                         arrival time                          -9.513    
  -------------------------------------------------------------------
                         slack                                 13.221    

Slack (MET) :             13.227ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.306ns  (logic 0.897ns (14.225%)  route 5.409ns (85.775%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.742 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        1.671     2.979    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y50         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.478     3.457 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/Q
                         net (fo=89, routed)          3.496     6.953    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready
    SLICE_X5Y41          LUT6 (Prop_lut6_I5_O)        0.295     7.248 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[10]_i_2/O
                         net (fo=1, routed)           0.971     8.219    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[10]_i_2_n_0
    SLICE_X5Y39          LUT4 (Prop_lut4_I0_O)        0.124     8.343 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[10]_i_1/O
                         net (fo=2, routed)           0.941     9.285    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]
    SLICE_X5Y39          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        1.549    22.742    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X5Y39          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/C
                         clock pessimism              0.116    22.857    
                         clock uncertainty           -0.302    22.555    
    SLICE_X5Y39          FDRE (Setup_fdre_C_D)       -0.043    22.512    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         22.512    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                 13.227    

Slack (MET) :             13.283ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.512ns  (logic 2.213ns (33.981%)  route 4.299ns (66.019%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 22.729 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        1.671     2.979    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X7Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.965     4.400    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X7Y51          LUT2 (Prop_lut2_I0_O)        0.152     4.552 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.972     5.524    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X8Y54          LUT6 (Prop_lut6_I3_O)        0.326     5.850 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2/O
                         net (fo=24, routed)          1.672     7.522    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X2Y52          LUT4 (Prop_lut4_I3_O)        0.124     7.646 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     7.646    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[2]
    SLICE_X2Y52          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.044 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.044    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.158 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.158    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.471 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.690     9.161    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X0Y55          LUT3 (Prop_lut3_I0_O)        0.330     9.491 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.491    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2_n_0
    SLICE_X0Y55          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        1.537    22.729    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X0Y55          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.230    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X0Y55          FDRE (Setup_fdre_C_D)        0.118    22.775    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         22.775    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                 13.283    

Slack (MET) :             13.302ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.494ns  (logic 2.029ns (31.245%)  route 4.465ns (68.755%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 22.729 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        1.671     2.979    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X7Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.965     4.400    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X7Y51          LUT2 (Prop_lut2_I0_O)        0.152     4.552 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.972     5.524    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X8Y54          LUT6 (Prop_lut6_I3_O)        0.326     5.850 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2/O
                         net (fo=24, routed)          1.672     7.522    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X2Y52          LUT4 (Prop_lut4_I3_O)        0.124     7.646 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     7.646    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[2]
    SLICE_X2Y52          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.044 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.044    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.283 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.856     9.139    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X0Y54          LUT3 (Prop_lut3_I0_O)        0.334     9.473 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.473    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1_n_0
    SLICE_X0Y54          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        1.537    22.729    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X0Y54          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.230    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X0Y54          FDRE (Setup_fdre_C_D)        0.118    22.775    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         22.775    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                 13.302    

Slack (MET) :             13.312ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 1.931ns (30.289%)  route 4.444ns (69.711%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 22.735 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        1.671     2.979    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X9Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=33, routed)          1.205     4.640    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X7Y51          LUT2 (Prop_lut2_I1_O)        0.124     4.764 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=13, routed)          2.271     7.035    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.159 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.159    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[3]_0[1]
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.709 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.709    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.823 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.823    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.062 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[11]_i_3__0/O[2]
                         net (fo=1, routed)           0.968     9.030    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/O[2]
    SLICE_X0Y36          LUT3 (Prop_lut3_I0_O)        0.324     9.354 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1__0/O
                         net (fo=1, routed)           0.000     9.354    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1__0_n_0
    SLICE_X0Y36          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        1.542    22.735    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X0Y36          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.116    22.850    
                         clock uncertainty           -0.302    22.548    
    SLICE_X0Y36          FDRE (Setup_fdre_C_D)        0.118    22.666    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         22.666    
                         arrival time                          -9.354    
  -------------------------------------------------------------------
                         slack                                 13.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_sws/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_sws/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.492%)  route 0.214ns (53.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        0.560     0.901    design_1_i/axi_gpio_sws/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y46         FDRE                                         r  design_1_i/axi_gpio_sws/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/axi_gpio_sws/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[0]/Q
                         net (fo=1, routed)           0.214     1.256    design_1_i/axi_gpio_sws/U0/gpio_core_1/gpio_Data_In[0]
    SLICE_X20Y49         LUT5 (Prop_lut5_I0_O)        0.045     1.301 r  design_1_i/axi_gpio_sws/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1[28]_i_1/O
                         net (fo=1, routed)           0.000     1.301    design_1_i/axi_gpio_sws/U0/gpio_core_1/Read_Reg_In[0]
    SLICE_X20Y49         FDRE                                         r  design_1_i/axi_gpio_sws/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        0.831     1.201    design_1_i/axi_gpio_sws/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y49         FDRE                                         r  design_1_i/axi_gpio_sws/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[28]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X20Y49         FDRE (Hold_fdre_C_D)         0.120     1.287    design_1_i/axi_gpio_sws/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        0.583     0.924    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y39          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.118     1.183    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X0Y39          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        0.849     1.219    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y39          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.262     0.957    
    SLICE_X0Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.140    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.246ns (57.702%)  route 0.180ns (42.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        0.562     0.903    design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X16Y50         FDRE                                         r  design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.148     1.051 r  design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=6, routed)           0.180     1.231    design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q
    SLICE_X18Y48         LUT3 (Prop_lut3_I1_O)        0.098     1.329 r  design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_i_1/O
                         net (fo=1, routed)           0.000     1.329    design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_i_1_n_0
    SLICE_X18Y48         FDRE                                         r  design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        0.832     1.202    design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X18Y48         FDRE                                         r  design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                         clock pessimism             -0.029     1.173    
    SLICE_X18Y48         FDRE (Hold_fdre_C_D)         0.091     1.264    design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.148ns (56.267%)  route 0.115ns (43.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        0.562     0.903    design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X16Y50         FDRE                                         r  design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.148     1.051 r  design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=6, routed)           0.115     1.166    design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q
    SLICE_X18Y49         FDRE                                         r  design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        0.832     1.202    design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X18Y49         FDRE                                         r  design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X18Y49         FDRE (Hold_fdre_C_CE)       -0.092     1.081    design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.148ns (56.267%)  route 0.115ns (43.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        0.562     0.903    design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X16Y50         FDRE                                         r  design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.148     1.051 r  design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=6, routed)           0.115     1.166    design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q
    SLICE_X18Y49         FDRE                                         r  design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        0.832     1.202    design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X18Y49         FDRE                                         r  design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X18Y49         FDRE (Hold_fdre_C_CE)       -0.092     1.081    design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.148ns (56.267%)  route 0.115ns (43.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        0.562     0.903    design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X16Y50         FDRE                                         r  design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.148     1.051 r  design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=6, routed)           0.115     1.166    design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q
    SLICE_X18Y49         FDRE                                         r  design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        0.832     1.202    design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X18Y49         FDRE                                         r  design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X18Y49         FDRE (Hold_fdre_C_CE)       -0.092     1.081    design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.148ns (56.267%)  route 0.115ns (43.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        0.562     0.903    design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X16Y50         FDRE                                         r  design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.148     1.051 r  design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=6, routed)           0.115     1.166    design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q
    SLICE_X18Y49         FDRE                                         r  design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        0.832     1.202    design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X18Y49         FDRE                                         r  design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X18Y49         FDRE (Hold_fdre_C_CE)       -0.092     1.081    design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.185ns (39.447%)  route 0.284ns (60.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[61]/Q
                         net (fo=1, routed)           0.284     1.349    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[61]
    SLICE_X2Y50          LUT3 (Prop_lut3_I2_O)        0.044     1.393 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[61]_i_1/O
                         net (fo=1, routed)           0.000     1.393    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[61]
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        0.853     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.107     1.301    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.789%)  route 0.251ns (66.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        0.567     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X7Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.128     1.036 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/Q
                         net (fo=9, routed)           0.251     1.286    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[19]
    SLICE_X7Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X7Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X7Y52          FDRE (Hold_fdre_C_D)         0.013     1.188    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.233%)  route 0.120ns (44.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        0.566     0.907    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X8Y45          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.148     1.055 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.120     1.174    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X6Y45          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y45          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.262     0.942    
    SLICE_X6Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.072    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X12Y56   design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X12Y55   design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X12Y55   design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X12Y55   design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X13Y57   design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X13Y57   design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X13Y57   design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X13Y57   design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X15Y57   design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       44.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.396ns  (required time - arrival time)
  Source:                 design_1_i/FSM_0/inst/Saturation_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0_1/inst/signal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        55.453ns  (logic 26.756ns (48.249%)  route 28.697ns (51.751%))
  Logic Levels:           62  (CARRY4=32 DSP48E1=4 LUT2=2 LUT3=7 LUT4=5 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 98.658 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.679    -0.679    design_1_i/FSM_0/inst/clk
    SLICE_X12Y36         FDRE                                         r  design_1_i/FSM_0/inst/Saturation_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.161 r  design_1_i/FSM_0/inst/Saturation_reg[2]/Q
                         net (fo=5, routed)           1.872     1.711    design_1_i/hsv_to_rgb_0_1/inst/Saturation[2]
    SLICE_X15Y26         LUT6 (Prop_lut6_I1_O)        0.124     1.835 f  design_1_i/hsv_to_rgb_0_1/inst/R7_i_10/O
                         net (fo=4, routed)           0.519     2.354    design_1_i/hsv_to_rgb_0_1/inst/R7_i_10_n_0
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.478 r  design_1_i/hsv_to_rgb_0_1/inst/R7_i_1/O
                         net (fo=23, routed)          1.468     3.946    design_1_i/hsv_to_rgb_0_1/inst/R7_i_1_n_0
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     7.982 r  design_1_i/hsv_to_rgb_0_1/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     7.984    design_1_i/hsv_to_rgb_0_1/inst/R7_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.502 f  design_1_i/hsv_to_rgb_0_1/inst/R7__0/P[0]
                         net (fo=24, routed)          1.526    11.028    design_1_i/hsv_to_rgb_0_1/inst/R7__0_n_105
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.149    11.177 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116/O
                         net (fo=2, routed)           0.645    11.822    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116_n_0
    SLICE_X11Y24         LUT4 (Prop_lut4_I3_O)        0.332    12.154 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120/O
                         net (fo=1, routed)           0.000    12.154    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.686 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.009    12.695    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.809 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.809    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.143 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17/O[1]
                         net (fo=3, routed)           0.988    14.131    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17_n_6
    SLICE_X1Y26          LUT3 (Prop_lut3_I0_O)        0.303    14.434 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_20/O
                         net (fo=2, routed)           1.137    15.572    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_20_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I1_O)        0.124    15.696 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_9/O
                         net (fo=2, routed)           1.099    16.795    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_9_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.124    16.919 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_13/O
                         net (fo=1, routed)           0.000    16.919    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_13_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.452 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.452    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.569 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.569    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2_i_6_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.884 f  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__3_i_6/O[3]
                         net (fo=11, routed)          1.607    19.491    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__3_i_6_n_4
    SLICE_X0Y31          LUT3 (Prop_lut3_I0_O)        0.307    19.798 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_34/O
                         net (fo=1, routed)           0.489    20.286    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_34_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.812 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.812    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.034 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_6/O[0]
                         net (fo=3, routed)           1.168    22.202    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_6_n_7
    SLICE_X7Y32          LUT4 (Prop_lut4_I1_O)        0.299    22.501 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_20/O
                         net (fo=1, routed)           0.000    22.501    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_20_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    22.958 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.848    23.806    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7_n_2
    SLICE_X9Y30          LUT6 (Prop_lut6_I4_O)        0.329    24.135 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    24.135    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.536 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    24.536    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.650 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.650    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.764 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.764    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.098 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2/O[1]
                         net (fo=1, routed)           0.538    25.636    design_1_i/hsv_to_rgb_0_1/inst/R50_in[13]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215    29.851 r  design_1_i/hsv_to_rgb_0_1/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    29.853    design_1_i/hsv_to_rgb_0_1/inst/R4_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    31.371 r  design_1_i/hsv_to_rgb_0_1/inst/R4__0/P[0]
                         net (fo=15, routed)          1.955    33.326    design_1_i/hsv_to_rgb_0_1/inst/R4__0_n_105
    SLICE_X5Y27          LUT3 (Prop_lut3_I1_O)        0.154    33.480 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_1/O
                         net (fo=4, routed)           0.803    34.283    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_1_n_0
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.327    34.610 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_5/O
                         net (fo=1, routed)           0.000    34.610    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_5_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.986 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    34.986    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.103 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.103    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.418 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4/O[3]
                         net (fo=2, routed)           1.227    36.645    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_n_4
    SLICE_X10Y26         LUT3 (Prop_lut3_I2_O)        0.336    36.981 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_1/O
                         net (fo=2, routed)           0.822    37.804    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_1_n_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I3_O)        0.331    38.135 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_4/O
                         net (fo=1, routed)           0.000    38.135    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_4_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.511 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.511    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.628 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.628    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__3_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.745 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.745    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__4_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.862 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.862    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.979 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.979    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.302 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7/O[1]
                         net (fo=5, routed)           0.815    40.117    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7_n_6
    SLICE_X13Y28         LUT2 (Prop_lut2_I1_O)        0.306    40.423 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2_i_1/O
                         net (fo=1, routed)           0.000    40.423    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2_i_1_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.824 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.824    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.158 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__3/O[1]
                         net (fo=3, routed)           1.099    42.257    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__3_n_6
    SLICE_X12Y28         LUT4 (Prop_lut4_I1_O)        0.303    42.560 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3_i_6/O
                         net (fo=1, routed)           0.000    42.560    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3_i_6_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    42.940 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    42.940    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.057 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    43.057    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__4_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.174 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    43.174    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.331 f  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.144    44.474    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6_n_2
    SLICE_X17Y30         LUT3 (Prop_lut3_I0_O)        0.358    44.832 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8/O
                         net (fo=16, routed)          0.846    45.678    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8_n_0
    SLICE_X18Y28         LUT6 (Prop_lut6_I4_O)        0.326    46.004 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_i_2/O
                         net (fo=1, routed)           0.000    46.004    design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_i_2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.402 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry/CO[3]
                         net (fo=1, routed)           0.000    46.402    design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.624 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry__0/O[0]
                         net (fo=3, routed)           0.679    47.303    design_1_i/hsv_to_rgb_0_1/inst/p_0_in0_out[4]
    SLICE_X19Y28         LUT2 (Prop_lut2_I1_O)        0.299    47.602 r  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_i_1/O
                         net (fo=1, routed)           0.000    47.602    design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_i_1_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.003 r  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry/CO[3]
                         net (fo=1, routed)           0.000    48.003    design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    48.337 f  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry__0/O[1]
                         net (fo=1, routed)           0.726    49.062    design_1_i/hsv_to_rgb_0_1/inst/data1[5]
    SLICE_X20Y27         LUT6 (Prop_lut6_I5_O)        0.303    49.365 f  design_1_i/hsv_to_rgb_0_1/inst/R[5]_i_5/O
                         net (fo=3, routed)           0.583    49.949    design_1_i/hsv_to_rgb_0_1/inst/R[5]_i_5_n_0
    SLICE_X21Y26         LUT5 (Prop_lut5_I2_O)        0.124    50.073 f  design_1_i/hsv_to_rgb_0_1/inst/B[5]_i_2/O
                         net (fo=3, routed)           0.629    50.701    design_1_i/hsv_to_rgb_0_1/inst/B[5]_i_2_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I3_O)        0.124    50.825 f  design_1_i/hsv_to_rgb_0_1/inst/B[5]_i_3/O
                         net (fo=7, routed)           0.785    51.610    design_1_i/hsv_to_rgb_0_1/inst/B[5]_i_3_n_0
    SLICE_X21Y25         LUT6 (Prop_lut6_I3_O)        0.124    51.734 r  design_1_i/hsv_to_rgb_0_1/inst/B[4]_i_1/O
                         net (fo=2, routed)           0.595    52.329    design_1_i/hsv_to_rgb_0_1/inst/B[4]_i_1_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124    52.453 r  design_1_i/hsv_to_rgb_0_1/inst/signal_i_8/O
                         net (fo=1, routed)           1.089    53.542    design_1_i/hsv_to_rgb_0_1/inst/signal_i_8_n_0
    SLICE_X23Y24         LUT6 (Prop_lut6_I0_O)        0.124    53.666 r  design_1_i/hsv_to_rgb_0_1/inst/signal_i_2/O
                         net (fo=1, routed)           0.984    54.650    design_1_i/hsv_to_rgb_0_1/inst/signal_i_2_n_0
    SLICE_X17Y22         LUT6 (Prop_lut6_I0_O)        0.124    54.774 r  design_1_i/hsv_to_rgb_0_1/inst/signal_i_1/O
                         net (fo=1, routed)           0.000    54.774    design_1_i/hsv_to_rgb_0_1/inst/signal_reg0
    SLICE_X17Y22         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.489    98.658    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X17Y22         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/signal_reg/C
                         clock pessimism              0.588    99.246    
                         clock uncertainty           -0.105    99.141    
    SLICE_X17Y22         FDRE (Setup_fdre_C_D)        0.029    99.170    design_1_i/hsv_to_rgb_0_1/inst/signal_reg
  -------------------------------------------------------------------
                         required time                         99.170    
                         arrival time                         -54.774    
  -------------------------------------------------------------------
                         slack                                 44.396    

Slack (MET) :             46.003ns  (required time - arrival time)
  Source:                 design_1_i/FSM_0/inst/Saturation_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0_1/inst/G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        53.773ns  (logic 26.640ns (49.541%)  route 27.133ns (50.459%))
  Logic Levels:           60  (CARRY4=32 DSP48E1=4 LUT2=2 LUT3=7 LUT4=7 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 98.661 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.679    -0.679    design_1_i/FSM_0/inst/clk
    SLICE_X12Y36         FDRE                                         r  design_1_i/FSM_0/inst/Saturation_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.161 r  design_1_i/FSM_0/inst/Saturation_reg[2]/Q
                         net (fo=5, routed)           1.872     1.711    design_1_i/hsv_to_rgb_0_1/inst/Saturation[2]
    SLICE_X15Y26         LUT6 (Prop_lut6_I1_O)        0.124     1.835 f  design_1_i/hsv_to_rgb_0_1/inst/R7_i_10/O
                         net (fo=4, routed)           0.519     2.354    design_1_i/hsv_to_rgb_0_1/inst/R7_i_10_n_0
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.478 r  design_1_i/hsv_to_rgb_0_1/inst/R7_i_1/O
                         net (fo=23, routed)          1.468     3.946    design_1_i/hsv_to_rgb_0_1/inst/R7_i_1_n_0
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     7.982 r  design_1_i/hsv_to_rgb_0_1/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     7.984    design_1_i/hsv_to_rgb_0_1/inst/R7_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.502 f  design_1_i/hsv_to_rgb_0_1/inst/R7__0/P[0]
                         net (fo=24, routed)          1.526    11.028    design_1_i/hsv_to_rgb_0_1/inst/R7__0_n_105
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.149    11.177 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116/O
                         net (fo=2, routed)           0.645    11.822    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116_n_0
    SLICE_X11Y24         LUT4 (Prop_lut4_I3_O)        0.332    12.154 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120/O
                         net (fo=1, routed)           0.000    12.154    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.686 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.009    12.695    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.809 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.809    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.143 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17/O[1]
                         net (fo=3, routed)           0.988    14.131    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17_n_6
    SLICE_X1Y26          LUT3 (Prop_lut3_I0_O)        0.303    14.434 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_20/O
                         net (fo=2, routed)           1.137    15.572    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_20_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I1_O)        0.124    15.696 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_9/O
                         net (fo=2, routed)           1.099    16.795    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_9_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.124    16.919 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_13/O
                         net (fo=1, routed)           0.000    16.919    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_13_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.452 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.452    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.569 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.569    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2_i_6_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.884 f  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__3_i_6/O[3]
                         net (fo=11, routed)          1.607    19.491    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__3_i_6_n_4
    SLICE_X0Y31          LUT3 (Prop_lut3_I0_O)        0.307    19.798 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_34/O
                         net (fo=1, routed)           0.489    20.286    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_34_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.812 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.812    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.034 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_6/O[0]
                         net (fo=3, routed)           1.168    22.202    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_6_n_7
    SLICE_X7Y32          LUT4 (Prop_lut4_I1_O)        0.299    22.501 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_20/O
                         net (fo=1, routed)           0.000    22.501    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_20_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    22.958 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.848    23.806    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7_n_2
    SLICE_X9Y30          LUT6 (Prop_lut6_I4_O)        0.329    24.135 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    24.135    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.536 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    24.536    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.650 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.650    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.764 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.764    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.098 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2/O[1]
                         net (fo=1, routed)           0.538    25.636    design_1_i/hsv_to_rgb_0_1/inst/R50_in[13]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215    29.851 r  design_1_i/hsv_to_rgb_0_1/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    29.853    design_1_i/hsv_to_rgb_0_1/inst/R4_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    31.371 r  design_1_i/hsv_to_rgb_0_1/inst/R4__0/P[0]
                         net (fo=15, routed)          1.955    33.326    design_1_i/hsv_to_rgb_0_1/inst/R4__0_n_105
    SLICE_X5Y27          LUT3 (Prop_lut3_I1_O)        0.154    33.480 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_1/O
                         net (fo=4, routed)           0.803    34.283    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_1_n_0
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.327    34.610 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_5/O
                         net (fo=1, routed)           0.000    34.610    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_5_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.986 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    34.986    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.103 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.103    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.418 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4/O[3]
                         net (fo=2, routed)           1.227    36.645    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_n_4
    SLICE_X10Y26         LUT3 (Prop_lut3_I2_O)        0.336    36.981 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_1/O
                         net (fo=2, routed)           0.822    37.804    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_1_n_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I3_O)        0.331    38.135 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_4/O
                         net (fo=1, routed)           0.000    38.135    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_4_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.511 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.511    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.628 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.628    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__3_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.745 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.745    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__4_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.862 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.862    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.979 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.979    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.302 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7/O[1]
                         net (fo=5, routed)           0.815    40.117    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7_n_6
    SLICE_X13Y28         LUT2 (Prop_lut2_I1_O)        0.306    40.423 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2_i_1/O
                         net (fo=1, routed)           0.000    40.423    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2_i_1_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.824 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.824    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.158 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__3/O[1]
                         net (fo=3, routed)           1.099    42.257    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__3_n_6
    SLICE_X12Y28         LUT4 (Prop_lut4_I1_O)        0.303    42.560 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3_i_6/O
                         net (fo=1, routed)           0.000    42.560    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3_i_6_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    42.940 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    42.940    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.057 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    43.057    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__4_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.174 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    43.174    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.331 f  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.144    44.474    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6_n_2
    SLICE_X17Y30         LUT3 (Prop_lut3_I0_O)        0.358    44.832 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8/O
                         net (fo=16, routed)          0.846    45.678    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8_n_0
    SLICE_X18Y28         LUT6 (Prop_lut6_I4_O)        0.326    46.004 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_i_2/O
                         net (fo=1, routed)           0.000    46.004    design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_i_2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.402 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry/CO[3]
                         net (fo=1, routed)           0.000    46.402    design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.624 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry__0/O[0]
                         net (fo=3, routed)           0.679    47.303    design_1_i/hsv_to_rgb_0_1/inst/p_0_in0_out[4]
    SLICE_X19Y28         LUT2 (Prop_lut2_I1_O)        0.299    47.602 r  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_i_1/O
                         net (fo=1, routed)           0.000    47.602    design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_i_1_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.003 r  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry/CO[3]
                         net (fo=1, routed)           0.000    48.003    design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    48.242 f  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry__0/O[2]
                         net (fo=1, routed)           0.574    48.815    design_1_i/hsv_to_rgb_0_1/inst/data1[6]
    SLICE_X21Y27         LUT6 (Prop_lut6_I5_O)        0.302    49.117 f  design_1_i/hsv_to_rgb_0_1/inst/R[6]_i_4/O
                         net (fo=3, routed)           0.606    49.724    design_1_i/hsv_to_rgb_0_1/inst/R[6]_i_4_n_0
    SLICE_X22Y27         LUT5 (Prop_lut5_I4_O)        0.150    49.874 f  design_1_i/hsv_to_rgb_0_1/inst/G[6]_i_2/O
                         net (fo=3, routed)           1.066    50.940    design_1_i/hsv_to_rgb_0_1/inst/G[6]_i_2_n_0
    SLICE_X18Y22         LUT4 (Prop_lut4_I0_O)        0.326    51.266 f  design_1_i/hsv_to_rgb_0_1/inst/G[7]_i_3/O
                         net (fo=6, routed)           0.303    51.569    design_1_i/hsv_to_rgb_0_1/inst/G[7]_i_3_n_0
    SLICE_X17Y21         LUT5 (Prop_lut5_I4_O)        0.124    51.693 r  design_1_i/hsv_to_rgb_0_1/inst/G[6]_i_3/O
                         net (fo=7, routed)           0.660    52.353    design_1_i/hsv_to_rgb_0_1/inst/G[6]_i_3_n_0
    SLICE_X18Y20         LUT4 (Prop_lut4_I1_O)        0.124    52.477 r  design_1_i/hsv_to_rgb_0_1/inst/G[0]_i_1/O
                         net (fo=2, routed)           0.617    53.094    design_1_i/hsv_to_rgb_0_1/inst/G[0]_i_1_n_0
    SLICE_X19Y20         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.492    98.661    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X19Y20         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/G_reg[0]/C
                         clock pessimism              0.588    99.249    
                         clock uncertainty           -0.105    99.144    
    SLICE_X19Y20         FDRE (Setup_fdre_C_D)       -0.047    99.097    design_1_i/hsv_to_rgb_0_1/inst/G_reg[0]
  -------------------------------------------------------------------
                         required time                         99.097    
                         arrival time                         -53.094    
  -------------------------------------------------------------------
                         slack                                 46.003    

Slack (MET) :             46.022ns  (required time - arrival time)
  Source:                 design_1_i/FSM_0/inst/Saturation_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0_1/inst/G_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        53.754ns  (logic 26.640ns (49.559%)  route 27.114ns (50.441%))
  Logic Levels:           60  (CARRY4=32 DSP48E1=4 LUT2=2 LUT3=7 LUT4=7 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 98.661 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.679    -0.679    design_1_i/FSM_0/inst/clk
    SLICE_X12Y36         FDRE                                         r  design_1_i/FSM_0/inst/Saturation_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.161 r  design_1_i/FSM_0/inst/Saturation_reg[2]/Q
                         net (fo=5, routed)           1.872     1.711    design_1_i/hsv_to_rgb_0_1/inst/Saturation[2]
    SLICE_X15Y26         LUT6 (Prop_lut6_I1_O)        0.124     1.835 f  design_1_i/hsv_to_rgb_0_1/inst/R7_i_10/O
                         net (fo=4, routed)           0.519     2.354    design_1_i/hsv_to_rgb_0_1/inst/R7_i_10_n_0
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.478 r  design_1_i/hsv_to_rgb_0_1/inst/R7_i_1/O
                         net (fo=23, routed)          1.468     3.946    design_1_i/hsv_to_rgb_0_1/inst/R7_i_1_n_0
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     7.982 r  design_1_i/hsv_to_rgb_0_1/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     7.984    design_1_i/hsv_to_rgb_0_1/inst/R7_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.502 f  design_1_i/hsv_to_rgb_0_1/inst/R7__0/P[0]
                         net (fo=24, routed)          1.526    11.028    design_1_i/hsv_to_rgb_0_1/inst/R7__0_n_105
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.149    11.177 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116/O
                         net (fo=2, routed)           0.645    11.822    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116_n_0
    SLICE_X11Y24         LUT4 (Prop_lut4_I3_O)        0.332    12.154 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120/O
                         net (fo=1, routed)           0.000    12.154    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.686 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.009    12.695    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.809 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.809    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.143 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17/O[1]
                         net (fo=3, routed)           0.988    14.131    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17_n_6
    SLICE_X1Y26          LUT3 (Prop_lut3_I0_O)        0.303    14.434 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_20/O
                         net (fo=2, routed)           1.137    15.572    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_20_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I1_O)        0.124    15.696 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_9/O
                         net (fo=2, routed)           1.099    16.795    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_9_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.124    16.919 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_13/O
                         net (fo=1, routed)           0.000    16.919    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_13_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.452 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.452    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.569 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.569    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2_i_6_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.884 f  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__3_i_6/O[3]
                         net (fo=11, routed)          1.607    19.491    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__3_i_6_n_4
    SLICE_X0Y31          LUT3 (Prop_lut3_I0_O)        0.307    19.798 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_34/O
                         net (fo=1, routed)           0.489    20.286    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_34_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.812 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.812    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.034 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_6/O[0]
                         net (fo=3, routed)           1.168    22.202    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_6_n_7
    SLICE_X7Y32          LUT4 (Prop_lut4_I1_O)        0.299    22.501 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_20/O
                         net (fo=1, routed)           0.000    22.501    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_20_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    22.958 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.848    23.806    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7_n_2
    SLICE_X9Y30          LUT6 (Prop_lut6_I4_O)        0.329    24.135 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    24.135    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.536 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    24.536    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.650 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.650    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.764 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.764    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.098 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2/O[1]
                         net (fo=1, routed)           0.538    25.636    design_1_i/hsv_to_rgb_0_1/inst/R50_in[13]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215    29.851 r  design_1_i/hsv_to_rgb_0_1/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    29.853    design_1_i/hsv_to_rgb_0_1/inst/R4_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    31.371 r  design_1_i/hsv_to_rgb_0_1/inst/R4__0/P[0]
                         net (fo=15, routed)          1.955    33.326    design_1_i/hsv_to_rgb_0_1/inst/R4__0_n_105
    SLICE_X5Y27          LUT3 (Prop_lut3_I1_O)        0.154    33.480 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_1/O
                         net (fo=4, routed)           0.803    34.283    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_1_n_0
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.327    34.610 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_5/O
                         net (fo=1, routed)           0.000    34.610    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_5_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.986 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    34.986    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.103 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.103    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.418 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4/O[3]
                         net (fo=2, routed)           1.227    36.645    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_n_4
    SLICE_X10Y26         LUT3 (Prop_lut3_I2_O)        0.336    36.981 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_1/O
                         net (fo=2, routed)           0.822    37.804    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_1_n_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I3_O)        0.331    38.135 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_4/O
                         net (fo=1, routed)           0.000    38.135    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_4_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.511 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.511    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.628 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.628    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__3_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.745 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.745    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__4_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.862 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.862    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.979 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.979    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.302 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7/O[1]
                         net (fo=5, routed)           0.815    40.117    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7_n_6
    SLICE_X13Y28         LUT2 (Prop_lut2_I1_O)        0.306    40.423 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2_i_1/O
                         net (fo=1, routed)           0.000    40.423    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2_i_1_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.824 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.824    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.158 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__3/O[1]
                         net (fo=3, routed)           1.099    42.257    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__3_n_6
    SLICE_X12Y28         LUT4 (Prop_lut4_I1_O)        0.303    42.560 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3_i_6/O
                         net (fo=1, routed)           0.000    42.560    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3_i_6_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    42.940 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    42.940    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.057 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    43.057    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__4_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.174 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    43.174    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.331 f  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.144    44.474    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6_n_2
    SLICE_X17Y30         LUT3 (Prop_lut3_I0_O)        0.358    44.832 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8/O
                         net (fo=16, routed)          0.846    45.678    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8_n_0
    SLICE_X18Y28         LUT6 (Prop_lut6_I4_O)        0.326    46.004 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_i_2/O
                         net (fo=1, routed)           0.000    46.004    design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_i_2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.402 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry/CO[3]
                         net (fo=1, routed)           0.000    46.402    design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.624 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry__0/O[0]
                         net (fo=3, routed)           0.679    47.303    design_1_i/hsv_to_rgb_0_1/inst/p_0_in0_out[4]
    SLICE_X19Y28         LUT2 (Prop_lut2_I1_O)        0.299    47.602 r  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_i_1/O
                         net (fo=1, routed)           0.000    47.602    design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_i_1_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.003 r  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry/CO[3]
                         net (fo=1, routed)           0.000    48.003    design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    48.242 f  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry__0/O[2]
                         net (fo=1, routed)           0.574    48.815    design_1_i/hsv_to_rgb_0_1/inst/data1[6]
    SLICE_X21Y27         LUT6 (Prop_lut6_I5_O)        0.302    49.117 f  design_1_i/hsv_to_rgb_0_1/inst/R[6]_i_4/O
                         net (fo=3, routed)           0.606    49.724    design_1_i/hsv_to_rgb_0_1/inst/R[6]_i_4_n_0
    SLICE_X22Y27         LUT5 (Prop_lut5_I4_O)        0.150    49.874 f  design_1_i/hsv_to_rgb_0_1/inst/G[6]_i_2/O
                         net (fo=3, routed)           1.066    50.940    design_1_i/hsv_to_rgb_0_1/inst/G[6]_i_2_n_0
    SLICE_X18Y22         LUT4 (Prop_lut4_I0_O)        0.326    51.266 f  design_1_i/hsv_to_rgb_0_1/inst/G[7]_i_3/O
                         net (fo=6, routed)           0.303    51.569    design_1_i/hsv_to_rgb_0_1/inst/G[7]_i_3_n_0
    SLICE_X17Y21         LUT5 (Prop_lut5_I4_O)        0.124    51.693 r  design_1_i/hsv_to_rgb_0_1/inst/G[6]_i_3/O
                         net (fo=7, routed)           0.629    52.321    design_1_i/hsv_to_rgb_0_1/inst/G[6]_i_3_n_0
    SLICE_X18Y20         LUT4 (Prop_lut4_I1_O)        0.124    52.445 r  design_1_i/hsv_to_rgb_0_1/inst/G[6]_i_1/O
                         net (fo=2, routed)           0.629    53.075    design_1_i/hsv_to_rgb_0_1/inst/G[6]_i_1_n_0
    SLICE_X18Y20         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/G_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.492    98.661    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X18Y20         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/G_reg[6]/C
                         clock pessimism              0.588    99.249    
                         clock uncertainty           -0.105    99.144    
    SLICE_X18Y20         FDRE (Setup_fdre_C_D)       -0.047    99.097    design_1_i/hsv_to_rgb_0_1/inst/G_reg[6]
  -------------------------------------------------------------------
                         required time                         99.097    
                         arrival time                         -53.075    
  -------------------------------------------------------------------
                         slack                                 46.022    

Slack (MET) :             46.237ns  (required time - arrival time)
  Source:                 design_1_i/FSM_0/inst/Saturation_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0_1/inst/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        53.536ns  (logic 26.508ns (49.515%)  route 27.028ns (50.485%))
  Logic Levels:           60  (CARRY4=32 DSP48E1=4 LUT2=2 LUT3=7 LUT4=7 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 98.658 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.679    -0.679    design_1_i/FSM_0/inst/clk
    SLICE_X12Y36         FDRE                                         r  design_1_i/FSM_0/inst/Saturation_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.161 r  design_1_i/FSM_0/inst/Saturation_reg[2]/Q
                         net (fo=5, routed)           1.872     1.711    design_1_i/hsv_to_rgb_0_1/inst/Saturation[2]
    SLICE_X15Y26         LUT6 (Prop_lut6_I1_O)        0.124     1.835 f  design_1_i/hsv_to_rgb_0_1/inst/R7_i_10/O
                         net (fo=4, routed)           0.519     2.354    design_1_i/hsv_to_rgb_0_1/inst/R7_i_10_n_0
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.478 r  design_1_i/hsv_to_rgb_0_1/inst/R7_i_1/O
                         net (fo=23, routed)          1.468     3.946    design_1_i/hsv_to_rgb_0_1/inst/R7_i_1_n_0
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     7.982 r  design_1_i/hsv_to_rgb_0_1/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     7.984    design_1_i/hsv_to_rgb_0_1/inst/R7_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.502 f  design_1_i/hsv_to_rgb_0_1/inst/R7__0/P[0]
                         net (fo=24, routed)          1.526    11.028    design_1_i/hsv_to_rgb_0_1/inst/R7__0_n_105
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.149    11.177 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116/O
                         net (fo=2, routed)           0.645    11.822    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116_n_0
    SLICE_X11Y24         LUT4 (Prop_lut4_I3_O)        0.332    12.154 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120/O
                         net (fo=1, routed)           0.000    12.154    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.686 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.009    12.695    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.809 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.809    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.143 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17/O[1]
                         net (fo=3, routed)           0.988    14.131    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17_n_6
    SLICE_X1Y26          LUT3 (Prop_lut3_I0_O)        0.303    14.434 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_20/O
                         net (fo=2, routed)           1.137    15.572    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_20_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I1_O)        0.124    15.696 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_9/O
                         net (fo=2, routed)           1.099    16.795    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_9_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.124    16.919 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_13/O
                         net (fo=1, routed)           0.000    16.919    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_13_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.452 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.452    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.569 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.569    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2_i_6_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.884 f  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__3_i_6/O[3]
                         net (fo=11, routed)          1.607    19.491    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__3_i_6_n_4
    SLICE_X0Y31          LUT3 (Prop_lut3_I0_O)        0.307    19.798 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_34/O
                         net (fo=1, routed)           0.489    20.286    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_34_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.812 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.812    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.034 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_6/O[0]
                         net (fo=3, routed)           1.168    22.202    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_6_n_7
    SLICE_X7Y32          LUT4 (Prop_lut4_I1_O)        0.299    22.501 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_20/O
                         net (fo=1, routed)           0.000    22.501    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_20_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    22.958 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.848    23.806    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7_n_2
    SLICE_X9Y30          LUT6 (Prop_lut6_I4_O)        0.329    24.135 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    24.135    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.536 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    24.536    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.650 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.650    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.764 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.764    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.098 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2/O[1]
                         net (fo=1, routed)           0.538    25.636    design_1_i/hsv_to_rgb_0_1/inst/R50_in[13]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215    29.851 r  design_1_i/hsv_to_rgb_0_1/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    29.853    design_1_i/hsv_to_rgb_0_1/inst/R4_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    31.371 r  design_1_i/hsv_to_rgb_0_1/inst/R4__0/P[0]
                         net (fo=15, routed)          1.955    33.326    design_1_i/hsv_to_rgb_0_1/inst/R4__0_n_105
    SLICE_X5Y27          LUT3 (Prop_lut3_I1_O)        0.154    33.480 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_1/O
                         net (fo=4, routed)           0.803    34.283    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_1_n_0
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.327    34.610 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_5/O
                         net (fo=1, routed)           0.000    34.610    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_5_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.986 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    34.986    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.103 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.103    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.418 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4/O[3]
                         net (fo=2, routed)           1.227    36.645    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_n_4
    SLICE_X10Y26         LUT3 (Prop_lut3_I2_O)        0.336    36.981 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_1/O
                         net (fo=2, routed)           0.822    37.804    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_1_n_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I3_O)        0.331    38.135 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_4/O
                         net (fo=1, routed)           0.000    38.135    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_4_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.511 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.511    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.628 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.628    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__3_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.745 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.745    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__4_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.862 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.862    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.979 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.979    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.302 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7/O[1]
                         net (fo=5, routed)           0.815    40.117    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7_n_6
    SLICE_X13Y28         LUT2 (Prop_lut2_I1_O)        0.306    40.423 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2_i_1/O
                         net (fo=1, routed)           0.000    40.423    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2_i_1_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.824 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.824    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.158 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__3/O[1]
                         net (fo=3, routed)           1.099    42.257    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__3_n_6
    SLICE_X12Y28         LUT4 (Prop_lut4_I1_O)        0.303    42.560 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3_i_6/O
                         net (fo=1, routed)           0.000    42.560    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3_i_6_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    42.940 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    42.940    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.057 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    43.057    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__4_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.174 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    43.174    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.331 f  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.144    44.474    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6_n_2
    SLICE_X17Y30         LUT3 (Prop_lut3_I0_O)        0.358    44.832 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8/O
                         net (fo=16, routed)          0.846    45.678    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8_n_0
    SLICE_X18Y28         LUT6 (Prop_lut6_I4_O)        0.326    46.004 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_i_2/O
                         net (fo=1, routed)           0.000    46.004    design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_i_2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.402 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry/CO[3]
                         net (fo=1, routed)           0.000    46.402    design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.624 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry__0/O[0]
                         net (fo=3, routed)           0.679    47.303    design_1_i/hsv_to_rgb_0_1/inst/p_0_in0_out[4]
    SLICE_X19Y28         LUT2 (Prop_lut2_I1_O)        0.299    47.602 r  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_i_1/O
                         net (fo=1, routed)           0.000    47.602    design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_i_1_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.003 r  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry/CO[3]
                         net (fo=1, routed)           0.000    48.003    design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    48.337 f  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry__0/O[1]
                         net (fo=1, routed)           0.726    49.062    design_1_i/hsv_to_rgb_0_1/inst/data1[5]
    SLICE_X20Y27         LUT6 (Prop_lut6_I5_O)        0.303    49.365 f  design_1_i/hsv_to_rgb_0_1/inst/R[5]_i_5/O
                         net (fo=3, routed)           0.805    50.171    design_1_i/hsv_to_rgb_0_1/inst/R[5]_i_5_n_0
    SLICE_X21Y26         LUT5 (Prop_lut5_I0_O)        0.124    50.295 f  design_1_i/hsv_to_rgb_0_1/inst/R[5]_i_2/O
                         net (fo=4, routed)           0.788    51.083    design_1_i/hsv_to_rgb_0_1/inst/R[5]_i_2_n_0
    SLICE_X19Y24         LUT4 (Prop_lut4_I0_O)        0.124    51.207 f  design_1_i/hsv_to_rgb_0_1/inst/R[5]_i_4/O
                         net (fo=3, routed)           0.164    51.371    design_1_i/hsv_to_rgb_0_1/inst/R[5]_i_4_n_0
    SLICE_X19Y24         LUT5 (Prop_lut5_I4_O)        0.124    51.495 r  design_1_i/hsv_to_rgb_0_1/inst/R[6]_i_3/O
                         net (fo=7, routed)           0.609    52.104    design_1_i/hsv_to_rgb_0_1/inst/R[6]_i_3_n_0
    SLICE_X19Y22         LUT4 (Prop_lut4_I3_O)        0.124    52.228 r  design_1_i/hsv_to_rgb_0_1/inst/R[3]_i_1/O
                         net (fo=2, routed)           0.629    52.856    design_1_i/hsv_to_rgb_0_1/inst/R[3]_i_1_n_0
    SLICE_X18Y22         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.489    98.658    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X18Y22         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/R_reg[3]/C
                         clock pessimism              0.588    99.246    
                         clock uncertainty           -0.105    99.141    
    SLICE_X18Y22         FDRE (Setup_fdre_C_D)       -0.047    99.094    design_1_i/hsv_to_rgb_0_1/inst/R_reg[3]
  -------------------------------------------------------------------
                         required time                         99.094    
                         arrival time                         -52.856    
  -------------------------------------------------------------------
                         slack                                 46.237    

Slack (MET) :             46.513ns  (required time - arrival time)
  Source:                 design_1_i/FSM_0/inst/Saturation_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0_1/inst/R_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        53.260ns  (logic 26.405ns (49.577%)  route 26.855ns (50.423%))
  Logic Levels:           59  (CARRY4=31 DSP48E1=4 LUT2=1 LUT3=7 LUT4=7 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 98.658 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.679    -0.679    design_1_i/FSM_0/inst/clk
    SLICE_X12Y36         FDRE                                         r  design_1_i/FSM_0/inst/Saturation_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.161 r  design_1_i/FSM_0/inst/Saturation_reg[2]/Q
                         net (fo=5, routed)           1.872     1.711    design_1_i/hsv_to_rgb_0_1/inst/Saturation[2]
    SLICE_X15Y26         LUT6 (Prop_lut6_I1_O)        0.124     1.835 f  design_1_i/hsv_to_rgb_0_1/inst/R7_i_10/O
                         net (fo=4, routed)           0.519     2.354    design_1_i/hsv_to_rgb_0_1/inst/R7_i_10_n_0
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.478 r  design_1_i/hsv_to_rgb_0_1/inst/R7_i_1/O
                         net (fo=23, routed)          1.468     3.946    design_1_i/hsv_to_rgb_0_1/inst/R7_i_1_n_0
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     7.982 r  design_1_i/hsv_to_rgb_0_1/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     7.984    design_1_i/hsv_to_rgb_0_1/inst/R7_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.502 f  design_1_i/hsv_to_rgb_0_1/inst/R7__0/P[0]
                         net (fo=24, routed)          1.526    11.028    design_1_i/hsv_to_rgb_0_1/inst/R7__0_n_105
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.149    11.177 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116/O
                         net (fo=2, routed)           0.645    11.822    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116_n_0
    SLICE_X11Y24         LUT4 (Prop_lut4_I3_O)        0.332    12.154 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120/O
                         net (fo=1, routed)           0.000    12.154    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.686 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.009    12.695    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.809 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.809    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.143 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17/O[1]
                         net (fo=3, routed)           0.988    14.131    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17_n_6
    SLICE_X1Y26          LUT3 (Prop_lut3_I0_O)        0.303    14.434 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_20/O
                         net (fo=2, routed)           1.137    15.572    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_20_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I1_O)        0.124    15.696 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_9/O
                         net (fo=2, routed)           1.099    16.795    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_9_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.124    16.919 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_13/O
                         net (fo=1, routed)           0.000    16.919    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_13_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.452 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.452    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.569 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.569    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2_i_6_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.884 f  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__3_i_6/O[3]
                         net (fo=11, routed)          1.607    19.491    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__3_i_6_n_4
    SLICE_X0Y31          LUT3 (Prop_lut3_I0_O)        0.307    19.798 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_34/O
                         net (fo=1, routed)           0.489    20.286    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_34_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.812 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.812    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.034 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_6/O[0]
                         net (fo=3, routed)           1.168    22.202    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_6_n_7
    SLICE_X7Y32          LUT4 (Prop_lut4_I1_O)        0.299    22.501 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_20/O
                         net (fo=1, routed)           0.000    22.501    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_20_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    22.958 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.848    23.806    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7_n_2
    SLICE_X9Y30          LUT6 (Prop_lut6_I4_O)        0.329    24.135 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    24.135    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.536 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    24.536    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.650 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.650    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.764 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.764    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.098 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2/O[1]
                         net (fo=1, routed)           0.538    25.636    design_1_i/hsv_to_rgb_0_1/inst/R50_in[13]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215    29.851 r  design_1_i/hsv_to_rgb_0_1/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    29.853    design_1_i/hsv_to_rgb_0_1/inst/R4_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    31.371 r  design_1_i/hsv_to_rgb_0_1/inst/R4__0/P[0]
                         net (fo=15, routed)          1.955    33.326    design_1_i/hsv_to_rgb_0_1/inst/R4__0_n_105
    SLICE_X5Y27          LUT3 (Prop_lut3_I1_O)        0.154    33.480 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_1/O
                         net (fo=4, routed)           0.803    34.283    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_1_n_0
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.327    34.610 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_5/O
                         net (fo=1, routed)           0.000    34.610    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_5_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.986 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    34.986    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.103 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.103    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.418 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4/O[3]
                         net (fo=2, routed)           1.227    36.645    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_n_4
    SLICE_X10Y26         LUT3 (Prop_lut3_I2_O)        0.336    36.981 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_1/O
                         net (fo=2, routed)           0.822    37.804    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_1_n_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I3_O)        0.331    38.135 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_4/O
                         net (fo=1, routed)           0.000    38.135    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_4_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.511 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.511    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.628 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.628    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__3_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.745 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.745    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__4_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.862 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.862    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.979 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.979    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.302 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7/O[1]
                         net (fo=5, routed)           0.815    40.117    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7_n_6
    SLICE_X13Y28         LUT2 (Prop_lut2_I1_O)        0.306    40.423 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2_i_1/O
                         net (fo=1, routed)           0.000    40.423    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2_i_1_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.824 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.824    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.158 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__3/O[1]
                         net (fo=3, routed)           1.099    42.257    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__3_n_6
    SLICE_X12Y28         LUT4 (Prop_lut4_I1_O)        0.303    42.560 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3_i_6/O
                         net (fo=1, routed)           0.000    42.560    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3_i_6_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    42.940 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    42.940    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.057 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    43.057    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__4_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.174 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    43.174    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.331 f  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.144    44.474    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6_n_2
    SLICE_X17Y30         LUT3 (Prop_lut3_I0_O)        0.358    44.832 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8/O
                         net (fo=16, routed)          0.832    45.664    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8_n_0
    SLICE_X16Y27         LUT6 (Prop_lut6_I1_O)        0.326    45.990 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_4/O
                         net (fo=1, routed)           0.000    45.990    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_4_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    46.366 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry/CO[3]
                         net (fo=1, routed)           0.000    46.366    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    46.689 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry__0/O[1]
                         net (fo=1, routed)           0.785    47.474    design_1_i/hsv_to_rgb_0_1/inst/R3[5]
    SLICE_X18Y27         LUT4 (Prop_lut4_I0_O)        0.306    47.780 r  design_1_i/hsv_to_rgb_0_1/inst/R0__20_carry__0_i_4/O
                         net (fo=1, routed)           0.000    47.780    design_1_i/hsv_to_rgb_0_1/inst/R0__20_carry__0_i_4_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    48.327 f  design_1_i/hsv_to_rgb_0_1/inst/R0__20_carry__0/O[2]
                         net (fo=1, routed)           0.303    48.631    design_1_i/hsv_to_rgb_0_1/inst/data3[6]
    SLICE_X21Y27         LUT6 (Prop_lut6_I5_O)        0.302    48.932 f  design_1_i/hsv_to_rgb_0_1/inst/R[6]_i_5/O
                         net (fo=3, routed)           0.446    49.378    design_1_i/hsv_to_rgb_0_1/inst/R[6]_i_5_n_0
    SLICE_X21Y27         LUT5 (Prop_lut5_I4_O)        0.124    49.502 f  design_1_i/hsv_to_rgb_0_1/inst/R[6]_i_2/O
                         net (fo=4, routed)           0.974    50.476    design_1_i/hsv_to_rgb_0_1/inst/R[6]_i_2_n_0
    SLICE_X18Y23         LUT6 (Prop_lut6_I5_O)        0.124    50.600 f  design_1_i/hsv_to_rgb_0_1/inst/R[7]_i_8/O
                         net (fo=1, routed)           0.575    51.175    design_1_i/hsv_to_rgb_0_1/inst/R[7]_i_8_n_0
    SLICE_X19Y24         LUT6 (Prop_lut6_I4_O)        0.124    51.299 f  design_1_i/hsv_to_rgb_0_1/inst/R[7]_i_3/O
                         net (fo=1, routed)           0.670    51.969    design_1_i/hsv_to_rgb_0_1/inst/R[7]_i_3_n_0
    SLICE_X19Y24         LUT4 (Prop_lut4_I3_O)        0.124    52.093 r  design_1_i/hsv_to_rgb_0_1/inst/R[7]_i_1/O
                         net (fo=2, routed)           0.488    52.581    design_1_i/hsv_to_rgb_0_1/inst/R[7]_i_1_n_0
    SLICE_X19Y22         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/R_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.489    98.658    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X19Y22         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/R_reg[7]/C
                         clock pessimism              0.588    99.246    
                         clock uncertainty           -0.105    99.141    
    SLICE_X19Y22         FDRE (Setup_fdre_C_D)       -0.047    99.094    design_1_i/hsv_to_rgb_0_1/inst/R_reg[7]
  -------------------------------------------------------------------
                         required time                         99.094    
                         arrival time                         -52.581    
  -------------------------------------------------------------------
                         slack                                 46.513    

Slack (MET) :             46.636ns  (required time - arrival time)
  Source:                 design_1_i/FSM_0/inst/Saturation_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0_1/inst/R_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        53.102ns  (logic 26.508ns (49.919%)  route 26.594ns (50.081%))
  Logic Levels:           60  (CARRY4=32 DSP48E1=4 LUT2=2 LUT3=7 LUT4=7 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 98.657 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.679    -0.679    design_1_i/FSM_0/inst/clk
    SLICE_X12Y36         FDRE                                         r  design_1_i/FSM_0/inst/Saturation_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.161 r  design_1_i/FSM_0/inst/Saturation_reg[2]/Q
                         net (fo=5, routed)           1.872     1.711    design_1_i/hsv_to_rgb_0_1/inst/Saturation[2]
    SLICE_X15Y26         LUT6 (Prop_lut6_I1_O)        0.124     1.835 f  design_1_i/hsv_to_rgb_0_1/inst/R7_i_10/O
                         net (fo=4, routed)           0.519     2.354    design_1_i/hsv_to_rgb_0_1/inst/R7_i_10_n_0
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.478 r  design_1_i/hsv_to_rgb_0_1/inst/R7_i_1/O
                         net (fo=23, routed)          1.468     3.946    design_1_i/hsv_to_rgb_0_1/inst/R7_i_1_n_0
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     7.982 r  design_1_i/hsv_to_rgb_0_1/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     7.984    design_1_i/hsv_to_rgb_0_1/inst/R7_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.502 f  design_1_i/hsv_to_rgb_0_1/inst/R7__0/P[0]
                         net (fo=24, routed)          1.526    11.028    design_1_i/hsv_to_rgb_0_1/inst/R7__0_n_105
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.149    11.177 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116/O
                         net (fo=2, routed)           0.645    11.822    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116_n_0
    SLICE_X11Y24         LUT4 (Prop_lut4_I3_O)        0.332    12.154 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120/O
                         net (fo=1, routed)           0.000    12.154    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.686 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.009    12.695    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.809 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.809    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.143 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17/O[1]
                         net (fo=3, routed)           0.988    14.131    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17_n_6
    SLICE_X1Y26          LUT3 (Prop_lut3_I0_O)        0.303    14.434 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_20/O
                         net (fo=2, routed)           1.137    15.572    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_20_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I1_O)        0.124    15.696 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_9/O
                         net (fo=2, routed)           1.099    16.795    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_9_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.124    16.919 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_13/O
                         net (fo=1, routed)           0.000    16.919    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_13_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.452 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.452    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.569 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.569    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2_i_6_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.884 f  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__3_i_6/O[3]
                         net (fo=11, routed)          1.607    19.491    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__3_i_6_n_4
    SLICE_X0Y31          LUT3 (Prop_lut3_I0_O)        0.307    19.798 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_34/O
                         net (fo=1, routed)           0.489    20.286    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_34_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.812 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.812    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.034 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_6/O[0]
                         net (fo=3, routed)           1.168    22.202    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_6_n_7
    SLICE_X7Y32          LUT4 (Prop_lut4_I1_O)        0.299    22.501 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_20/O
                         net (fo=1, routed)           0.000    22.501    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_20_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    22.958 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.848    23.806    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7_n_2
    SLICE_X9Y30          LUT6 (Prop_lut6_I4_O)        0.329    24.135 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    24.135    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.536 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    24.536    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.650 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.650    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.764 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.764    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.098 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2/O[1]
                         net (fo=1, routed)           0.538    25.636    design_1_i/hsv_to_rgb_0_1/inst/R50_in[13]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215    29.851 r  design_1_i/hsv_to_rgb_0_1/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    29.853    design_1_i/hsv_to_rgb_0_1/inst/R4_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    31.371 r  design_1_i/hsv_to_rgb_0_1/inst/R4__0/P[0]
                         net (fo=15, routed)          1.955    33.326    design_1_i/hsv_to_rgb_0_1/inst/R4__0_n_105
    SLICE_X5Y27          LUT3 (Prop_lut3_I1_O)        0.154    33.480 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_1/O
                         net (fo=4, routed)           0.803    34.283    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_1_n_0
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.327    34.610 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_5/O
                         net (fo=1, routed)           0.000    34.610    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_5_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.986 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    34.986    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.103 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.103    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.418 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4/O[3]
                         net (fo=2, routed)           1.227    36.645    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_n_4
    SLICE_X10Y26         LUT3 (Prop_lut3_I2_O)        0.336    36.981 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_1/O
                         net (fo=2, routed)           0.822    37.804    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_1_n_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I3_O)        0.331    38.135 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_4/O
                         net (fo=1, routed)           0.000    38.135    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_4_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.511 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.511    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.628 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.628    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__3_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.745 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.745    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__4_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.862 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.862    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.979 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.979    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.302 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7/O[1]
                         net (fo=5, routed)           0.815    40.117    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7_n_6
    SLICE_X13Y28         LUT2 (Prop_lut2_I1_O)        0.306    40.423 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2_i_1/O
                         net (fo=1, routed)           0.000    40.423    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2_i_1_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.824 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.824    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.158 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__3/O[1]
                         net (fo=3, routed)           1.099    42.257    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__3_n_6
    SLICE_X12Y28         LUT4 (Prop_lut4_I1_O)        0.303    42.560 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3_i_6/O
                         net (fo=1, routed)           0.000    42.560    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3_i_6_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    42.940 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    42.940    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.057 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    43.057    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__4_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.174 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    43.174    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.331 f  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.144    44.474    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6_n_2
    SLICE_X17Y30         LUT3 (Prop_lut3_I0_O)        0.358    44.832 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8/O
                         net (fo=16, routed)          0.846    45.678    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8_n_0
    SLICE_X18Y28         LUT6 (Prop_lut6_I4_O)        0.326    46.004 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_i_2/O
                         net (fo=1, routed)           0.000    46.004    design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_i_2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.402 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry/CO[3]
                         net (fo=1, routed)           0.000    46.402    design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.624 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry__0/O[0]
                         net (fo=3, routed)           0.679    47.303    design_1_i/hsv_to_rgb_0_1/inst/p_0_in0_out[4]
    SLICE_X19Y28         LUT2 (Prop_lut2_I1_O)        0.299    47.602 r  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_i_1/O
                         net (fo=1, routed)           0.000    47.602    design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_i_1_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.003 r  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry/CO[3]
                         net (fo=1, routed)           0.000    48.003    design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    48.337 f  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry__0/O[1]
                         net (fo=1, routed)           0.726    49.062    design_1_i/hsv_to_rgb_0_1/inst/data1[5]
    SLICE_X20Y27         LUT6 (Prop_lut6_I5_O)        0.303    49.365 f  design_1_i/hsv_to_rgb_0_1/inst/R[5]_i_5/O
                         net (fo=3, routed)           0.805    50.171    design_1_i/hsv_to_rgb_0_1/inst/R[5]_i_5_n_0
    SLICE_X21Y26         LUT5 (Prop_lut5_I0_O)        0.124    50.295 f  design_1_i/hsv_to_rgb_0_1/inst/R[5]_i_2/O
                         net (fo=4, routed)           0.788    51.083    design_1_i/hsv_to_rgb_0_1/inst/R[5]_i_2_n_0
    SLICE_X19Y24         LUT4 (Prop_lut4_I0_O)        0.124    51.207 f  design_1_i/hsv_to_rgb_0_1/inst/R[5]_i_4/O
                         net (fo=3, routed)           0.164    51.371    design_1_i/hsv_to_rgb_0_1/inst/R[5]_i_4_n_0
    SLICE_X19Y24         LUT5 (Prop_lut5_I4_O)        0.124    51.495 r  design_1_i/hsv_to_rgb_0_1/inst/R[6]_i_3/O
                         net (fo=7, routed)           0.614    52.109    design_1_i/hsv_to_rgb_0_1/inst/R[6]_i_3_n_0
    SLICE_X19Y23         LUT4 (Prop_lut4_I1_O)        0.124    52.233 r  design_1_i/hsv_to_rgb_0_1/inst/R[4]_i_1/O
                         net (fo=2, routed)           0.190    52.422    design_1_i/hsv_to_rgb_0_1/inst/R[4]_i_1_n_0
    SLICE_X18Y23         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/R_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.488    98.657    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X18Y23         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/R_reg[4]/C
                         clock pessimism              0.588    99.245    
                         clock uncertainty           -0.105    99.140    
    SLICE_X18Y23         FDRE (Setup_fdre_C_D)       -0.081    99.059    design_1_i/hsv_to_rgb_0_1/inst/R_reg[4]
  -------------------------------------------------------------------
                         required time                         99.059    
                         arrival time                         -52.422    
  -------------------------------------------------------------------
                         slack                                 46.636    

Slack (MET) :             46.730ns  (required time - arrival time)
  Source:                 design_1_i/FSM_0/inst/Saturation_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0_1/inst/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        53.122ns  (logic 26.640ns (50.149%)  route 26.482ns (49.851%))
  Logic Levels:           60  (CARRY4=32 DSP48E1=4 LUT2=2 LUT3=7 LUT4=7 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 98.661 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.679    -0.679    design_1_i/FSM_0/inst/clk
    SLICE_X12Y36         FDRE                                         r  design_1_i/FSM_0/inst/Saturation_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.161 r  design_1_i/FSM_0/inst/Saturation_reg[2]/Q
                         net (fo=5, routed)           1.872     1.711    design_1_i/hsv_to_rgb_0_1/inst/Saturation[2]
    SLICE_X15Y26         LUT6 (Prop_lut6_I1_O)        0.124     1.835 f  design_1_i/hsv_to_rgb_0_1/inst/R7_i_10/O
                         net (fo=4, routed)           0.519     2.354    design_1_i/hsv_to_rgb_0_1/inst/R7_i_10_n_0
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.478 r  design_1_i/hsv_to_rgb_0_1/inst/R7_i_1/O
                         net (fo=23, routed)          1.468     3.946    design_1_i/hsv_to_rgb_0_1/inst/R7_i_1_n_0
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     7.982 r  design_1_i/hsv_to_rgb_0_1/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     7.984    design_1_i/hsv_to_rgb_0_1/inst/R7_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.502 f  design_1_i/hsv_to_rgb_0_1/inst/R7__0/P[0]
                         net (fo=24, routed)          1.526    11.028    design_1_i/hsv_to_rgb_0_1/inst/R7__0_n_105
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.149    11.177 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116/O
                         net (fo=2, routed)           0.645    11.822    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116_n_0
    SLICE_X11Y24         LUT4 (Prop_lut4_I3_O)        0.332    12.154 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120/O
                         net (fo=1, routed)           0.000    12.154    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.686 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.009    12.695    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.809 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.809    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.143 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17/O[1]
                         net (fo=3, routed)           0.988    14.131    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17_n_6
    SLICE_X1Y26          LUT3 (Prop_lut3_I0_O)        0.303    14.434 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_20/O
                         net (fo=2, routed)           1.137    15.572    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_20_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I1_O)        0.124    15.696 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_9/O
                         net (fo=2, routed)           1.099    16.795    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_9_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.124    16.919 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_13/O
                         net (fo=1, routed)           0.000    16.919    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_13_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.452 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.452    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.569 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.569    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2_i_6_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.884 f  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__3_i_6/O[3]
                         net (fo=11, routed)          1.607    19.491    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__3_i_6_n_4
    SLICE_X0Y31          LUT3 (Prop_lut3_I0_O)        0.307    19.798 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_34/O
                         net (fo=1, routed)           0.489    20.286    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_34_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.812 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.812    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.034 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_6/O[0]
                         net (fo=3, routed)           1.168    22.202    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_6_n_7
    SLICE_X7Y32          LUT4 (Prop_lut4_I1_O)        0.299    22.501 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_20/O
                         net (fo=1, routed)           0.000    22.501    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_20_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    22.958 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.848    23.806    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7_n_2
    SLICE_X9Y30          LUT6 (Prop_lut6_I4_O)        0.329    24.135 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    24.135    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.536 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    24.536    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.650 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.650    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.764 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.764    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.098 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2/O[1]
                         net (fo=1, routed)           0.538    25.636    design_1_i/hsv_to_rgb_0_1/inst/R50_in[13]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215    29.851 r  design_1_i/hsv_to_rgb_0_1/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    29.853    design_1_i/hsv_to_rgb_0_1/inst/R4_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    31.371 r  design_1_i/hsv_to_rgb_0_1/inst/R4__0/P[0]
                         net (fo=15, routed)          1.955    33.326    design_1_i/hsv_to_rgb_0_1/inst/R4__0_n_105
    SLICE_X5Y27          LUT3 (Prop_lut3_I1_O)        0.154    33.480 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_1/O
                         net (fo=4, routed)           0.803    34.283    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_1_n_0
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.327    34.610 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_5/O
                         net (fo=1, routed)           0.000    34.610    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_5_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.986 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    34.986    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.103 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.103    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.418 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4/O[3]
                         net (fo=2, routed)           1.227    36.645    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_n_4
    SLICE_X10Y26         LUT3 (Prop_lut3_I2_O)        0.336    36.981 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_1/O
                         net (fo=2, routed)           0.822    37.804    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_1_n_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I3_O)        0.331    38.135 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_4/O
                         net (fo=1, routed)           0.000    38.135    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_4_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.511 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.511    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.628 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.628    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__3_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.745 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.745    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__4_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.862 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.862    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.979 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.979    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.302 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7/O[1]
                         net (fo=5, routed)           0.815    40.117    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7_n_6
    SLICE_X13Y28         LUT2 (Prop_lut2_I1_O)        0.306    40.423 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2_i_1/O
                         net (fo=1, routed)           0.000    40.423    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2_i_1_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.824 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.824    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.158 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__3/O[1]
                         net (fo=3, routed)           1.099    42.257    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__3_n_6
    SLICE_X12Y28         LUT4 (Prop_lut4_I1_O)        0.303    42.560 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3_i_6/O
                         net (fo=1, routed)           0.000    42.560    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3_i_6_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    42.940 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    42.940    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.057 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    43.057    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__4_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.174 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    43.174    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.331 f  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.144    44.474    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6_n_2
    SLICE_X17Y30         LUT3 (Prop_lut3_I0_O)        0.358    44.832 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8/O
                         net (fo=16, routed)          0.846    45.678    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8_n_0
    SLICE_X18Y28         LUT6 (Prop_lut6_I4_O)        0.326    46.004 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_i_2/O
                         net (fo=1, routed)           0.000    46.004    design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_i_2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.402 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry/CO[3]
                         net (fo=1, routed)           0.000    46.402    design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.624 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry__0/O[0]
                         net (fo=3, routed)           0.679    47.303    design_1_i/hsv_to_rgb_0_1/inst/p_0_in0_out[4]
    SLICE_X19Y28         LUT2 (Prop_lut2_I1_O)        0.299    47.602 r  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_i_1/O
                         net (fo=1, routed)           0.000    47.602    design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_i_1_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.003 r  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry/CO[3]
                         net (fo=1, routed)           0.000    48.003    design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    48.242 f  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry__0/O[2]
                         net (fo=1, routed)           0.574    48.815    design_1_i/hsv_to_rgb_0_1/inst/data1[6]
    SLICE_X21Y27         LUT6 (Prop_lut6_I5_O)        0.302    49.117 f  design_1_i/hsv_to_rgb_0_1/inst/R[6]_i_4/O
                         net (fo=3, routed)           0.606    49.724    design_1_i/hsv_to_rgb_0_1/inst/R[6]_i_4_n_0
    SLICE_X22Y27         LUT5 (Prop_lut5_I4_O)        0.150    49.874 f  design_1_i/hsv_to_rgb_0_1/inst/G[6]_i_2/O
                         net (fo=3, routed)           1.066    50.940    design_1_i/hsv_to_rgb_0_1/inst/G[6]_i_2_n_0
    SLICE_X18Y22         LUT4 (Prop_lut4_I0_O)        0.326    51.266 f  design_1_i/hsv_to_rgb_0_1/inst/G[7]_i_3/O
                         net (fo=6, routed)           0.303    51.569    design_1_i/hsv_to_rgb_0_1/inst/G[7]_i_3_n_0
    SLICE_X17Y21         LUT5 (Prop_lut5_I4_O)        0.124    51.693 r  design_1_i/hsv_to_rgb_0_1/inst/G[6]_i_3/O
                         net (fo=7, routed)           0.626    52.319    design_1_i/hsv_to_rgb_0_1/inst/G[6]_i_3_n_0
    SLICE_X14Y21         LUT4 (Prop_lut4_I1_O)        0.124    52.443 r  design_1_i/hsv_to_rgb_0_1/inst/G[3]_i_1/O
                         net (fo=2, routed)           0.000    52.443    design_1_i/hsv_to_rgb_0_1/inst/G[3]_i_1_n_0
    SLICE_X14Y21         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.492    98.661    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X14Y21         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/G_reg[3]/C
                         clock pessimism              0.588    99.249    
                         clock uncertainty           -0.105    99.144    
    SLICE_X14Y21         FDRE (Setup_fdre_C_D)        0.029    99.173    design_1_i/hsv_to_rgb_0_1/inst/G_reg[3]
  -------------------------------------------------------------------
                         required time                         99.173    
                         arrival time                         -52.443    
  -------------------------------------------------------------------
                         slack                                 46.730    

Slack (MET) :             46.759ns  (required time - arrival time)
  Source:                 design_1_i/FSM_0/inst/Saturation_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0_1/inst/R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        53.138ns  (logic 26.508ns (49.885%)  route 26.630ns (50.115%))
  Logic Levels:           60  (CARRY4=32 DSP48E1=4 LUT2=2 LUT3=7 LUT4=7 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 98.658 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.679    -0.679    design_1_i/FSM_0/inst/clk
    SLICE_X12Y36         FDRE                                         r  design_1_i/FSM_0/inst/Saturation_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.161 r  design_1_i/FSM_0/inst/Saturation_reg[2]/Q
                         net (fo=5, routed)           1.872     1.711    design_1_i/hsv_to_rgb_0_1/inst/Saturation[2]
    SLICE_X15Y26         LUT6 (Prop_lut6_I1_O)        0.124     1.835 f  design_1_i/hsv_to_rgb_0_1/inst/R7_i_10/O
                         net (fo=4, routed)           0.519     2.354    design_1_i/hsv_to_rgb_0_1/inst/R7_i_10_n_0
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.478 r  design_1_i/hsv_to_rgb_0_1/inst/R7_i_1/O
                         net (fo=23, routed)          1.468     3.946    design_1_i/hsv_to_rgb_0_1/inst/R7_i_1_n_0
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     7.982 r  design_1_i/hsv_to_rgb_0_1/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     7.984    design_1_i/hsv_to_rgb_0_1/inst/R7_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.502 f  design_1_i/hsv_to_rgb_0_1/inst/R7__0/P[0]
                         net (fo=24, routed)          1.526    11.028    design_1_i/hsv_to_rgb_0_1/inst/R7__0_n_105
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.149    11.177 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116/O
                         net (fo=2, routed)           0.645    11.822    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116_n_0
    SLICE_X11Y24         LUT4 (Prop_lut4_I3_O)        0.332    12.154 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120/O
                         net (fo=1, routed)           0.000    12.154    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.686 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.009    12.695    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.809 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.809    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.143 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17/O[1]
                         net (fo=3, routed)           0.988    14.131    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17_n_6
    SLICE_X1Y26          LUT3 (Prop_lut3_I0_O)        0.303    14.434 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_20/O
                         net (fo=2, routed)           1.137    15.572    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_20_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I1_O)        0.124    15.696 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_9/O
                         net (fo=2, routed)           1.099    16.795    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_9_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.124    16.919 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_13/O
                         net (fo=1, routed)           0.000    16.919    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_13_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.452 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.452    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.569 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.569    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2_i_6_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.884 f  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__3_i_6/O[3]
                         net (fo=11, routed)          1.607    19.491    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__3_i_6_n_4
    SLICE_X0Y31          LUT3 (Prop_lut3_I0_O)        0.307    19.798 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_34/O
                         net (fo=1, routed)           0.489    20.286    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_34_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.812 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.812    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.034 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_6/O[0]
                         net (fo=3, routed)           1.168    22.202    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_6_n_7
    SLICE_X7Y32          LUT4 (Prop_lut4_I1_O)        0.299    22.501 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_20/O
                         net (fo=1, routed)           0.000    22.501    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_20_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    22.958 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.848    23.806    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7_n_2
    SLICE_X9Y30          LUT6 (Prop_lut6_I4_O)        0.329    24.135 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    24.135    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.536 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    24.536    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.650 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.650    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.764 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.764    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.098 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2/O[1]
                         net (fo=1, routed)           0.538    25.636    design_1_i/hsv_to_rgb_0_1/inst/R50_in[13]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215    29.851 r  design_1_i/hsv_to_rgb_0_1/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    29.853    design_1_i/hsv_to_rgb_0_1/inst/R4_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    31.371 r  design_1_i/hsv_to_rgb_0_1/inst/R4__0/P[0]
                         net (fo=15, routed)          1.955    33.326    design_1_i/hsv_to_rgb_0_1/inst/R4__0_n_105
    SLICE_X5Y27          LUT3 (Prop_lut3_I1_O)        0.154    33.480 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_1/O
                         net (fo=4, routed)           0.803    34.283    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_1_n_0
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.327    34.610 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_5/O
                         net (fo=1, routed)           0.000    34.610    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_5_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.986 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    34.986    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.103 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.103    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.418 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4/O[3]
                         net (fo=2, routed)           1.227    36.645    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_n_4
    SLICE_X10Y26         LUT3 (Prop_lut3_I2_O)        0.336    36.981 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_1/O
                         net (fo=2, routed)           0.822    37.804    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_1_n_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I3_O)        0.331    38.135 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_4/O
                         net (fo=1, routed)           0.000    38.135    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_4_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.511 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.511    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.628 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.628    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__3_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.745 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.745    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__4_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.862 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.862    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.979 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.979    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.302 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7/O[1]
                         net (fo=5, routed)           0.815    40.117    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7_n_6
    SLICE_X13Y28         LUT2 (Prop_lut2_I1_O)        0.306    40.423 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2_i_1/O
                         net (fo=1, routed)           0.000    40.423    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2_i_1_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.824 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.824    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.158 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__3/O[1]
                         net (fo=3, routed)           1.099    42.257    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__3_n_6
    SLICE_X12Y28         LUT4 (Prop_lut4_I1_O)        0.303    42.560 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3_i_6/O
                         net (fo=1, routed)           0.000    42.560    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3_i_6_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    42.940 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    42.940    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.057 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    43.057    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__4_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.174 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    43.174    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.331 f  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.144    44.474    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6_n_2
    SLICE_X17Y30         LUT3 (Prop_lut3_I0_O)        0.358    44.832 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8/O
                         net (fo=16, routed)          0.846    45.678    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8_n_0
    SLICE_X18Y28         LUT6 (Prop_lut6_I4_O)        0.326    46.004 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_i_2/O
                         net (fo=1, routed)           0.000    46.004    design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_i_2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.402 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry/CO[3]
                         net (fo=1, routed)           0.000    46.402    design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.624 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry__0/O[0]
                         net (fo=3, routed)           0.679    47.303    design_1_i/hsv_to_rgb_0_1/inst/p_0_in0_out[4]
    SLICE_X19Y28         LUT2 (Prop_lut2_I1_O)        0.299    47.602 r  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_i_1/O
                         net (fo=1, routed)           0.000    47.602    design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_i_1_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.003 r  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry/CO[3]
                         net (fo=1, routed)           0.000    48.003    design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    48.337 f  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry__0/O[1]
                         net (fo=1, routed)           0.726    49.062    design_1_i/hsv_to_rgb_0_1/inst/data1[5]
    SLICE_X20Y27         LUT6 (Prop_lut6_I5_O)        0.303    49.365 f  design_1_i/hsv_to_rgb_0_1/inst/R[5]_i_5/O
                         net (fo=3, routed)           0.805    50.171    design_1_i/hsv_to_rgb_0_1/inst/R[5]_i_5_n_0
    SLICE_X21Y26         LUT5 (Prop_lut5_I0_O)        0.124    50.295 f  design_1_i/hsv_to_rgb_0_1/inst/R[5]_i_2/O
                         net (fo=4, routed)           0.788    51.083    design_1_i/hsv_to_rgb_0_1/inst/R[5]_i_2_n_0
    SLICE_X19Y24         LUT4 (Prop_lut4_I0_O)        0.124    51.207 f  design_1_i/hsv_to_rgb_0_1/inst/R[5]_i_4/O
                         net (fo=3, routed)           0.164    51.371    design_1_i/hsv_to_rgb_0_1/inst/R[5]_i_4_n_0
    SLICE_X19Y24         LUT5 (Prop_lut5_I4_O)        0.124    51.495 r  design_1_i/hsv_to_rgb_0_1/inst/R[6]_i_3/O
                         net (fo=7, routed)           0.840    52.335    design_1_i/hsv_to_rgb_0_1/inst/R[6]_i_3_n_0
    SLICE_X16Y22         LUT4 (Prop_lut4_I3_O)        0.124    52.459 r  design_1_i/hsv_to_rgb_0_1/inst/R[0]_i_1/O
                         net (fo=2, routed)           0.000    52.459    design_1_i/hsv_to_rgb_0_1/inst/R[0]_i_1_n_0
    SLICE_X16Y22         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.489    98.658    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X16Y22         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/R_reg[0]/C
                         clock pessimism              0.588    99.246    
                         clock uncertainty           -0.105    99.141    
    SLICE_X16Y22         FDRE (Setup_fdre_C_D)        0.077    99.218    design_1_i/hsv_to_rgb_0_1/inst/R_reg[0]
  -------------------------------------------------------------------
                         required time                         99.218    
                         arrival time                         -52.459    
  -------------------------------------------------------------------
                         slack                                 46.759    

Slack (MET) :             46.774ns  (required time - arrival time)
  Source:                 design_1_i/FSM_0/inst/Saturation_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0_1/inst/G_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        53.079ns  (logic 26.612ns (50.136%)  route 26.467ns (49.864%))
  Logic Levels:           59  (CARRY4=32 DSP48E1=4 LUT2=2 LUT3=7 LUT4=7 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 98.660 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.679    -0.679    design_1_i/FSM_0/inst/clk
    SLICE_X12Y36         FDRE                                         r  design_1_i/FSM_0/inst/Saturation_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.161 r  design_1_i/FSM_0/inst/Saturation_reg[2]/Q
                         net (fo=5, routed)           1.872     1.711    design_1_i/hsv_to_rgb_0_1/inst/Saturation[2]
    SLICE_X15Y26         LUT6 (Prop_lut6_I1_O)        0.124     1.835 f  design_1_i/hsv_to_rgb_0_1/inst/R7_i_10/O
                         net (fo=4, routed)           0.519     2.354    design_1_i/hsv_to_rgb_0_1/inst/R7_i_10_n_0
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.478 r  design_1_i/hsv_to_rgb_0_1/inst/R7_i_1/O
                         net (fo=23, routed)          1.468     3.946    design_1_i/hsv_to_rgb_0_1/inst/R7_i_1_n_0
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     7.982 r  design_1_i/hsv_to_rgb_0_1/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     7.984    design_1_i/hsv_to_rgb_0_1/inst/R7_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.502 f  design_1_i/hsv_to_rgb_0_1/inst/R7__0/P[0]
                         net (fo=24, routed)          1.526    11.028    design_1_i/hsv_to_rgb_0_1/inst/R7__0_n_105
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.149    11.177 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116/O
                         net (fo=2, routed)           0.645    11.822    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116_n_0
    SLICE_X11Y24         LUT4 (Prop_lut4_I3_O)        0.332    12.154 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120/O
                         net (fo=1, routed)           0.000    12.154    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.686 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.009    12.695    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.809 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.809    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.143 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17/O[1]
                         net (fo=3, routed)           0.988    14.131    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17_n_6
    SLICE_X1Y26          LUT3 (Prop_lut3_I0_O)        0.303    14.434 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_20/O
                         net (fo=2, routed)           1.137    15.572    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_20_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I1_O)        0.124    15.696 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_9/O
                         net (fo=2, routed)           1.099    16.795    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_9_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.124    16.919 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_13/O
                         net (fo=1, routed)           0.000    16.919    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_13_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.452 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.452    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.569 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.569    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2_i_6_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.884 f  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__3_i_6/O[3]
                         net (fo=11, routed)          1.607    19.491    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__3_i_6_n_4
    SLICE_X0Y31          LUT3 (Prop_lut3_I0_O)        0.307    19.798 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_34/O
                         net (fo=1, routed)           0.489    20.286    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_34_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.812 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.812    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.034 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_6/O[0]
                         net (fo=3, routed)           1.168    22.202    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_6_n_7
    SLICE_X7Y32          LUT4 (Prop_lut4_I1_O)        0.299    22.501 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_20/O
                         net (fo=1, routed)           0.000    22.501    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_20_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    22.958 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.848    23.806    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7_n_2
    SLICE_X9Y30          LUT6 (Prop_lut6_I4_O)        0.329    24.135 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    24.135    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.536 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    24.536    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.650 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.650    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.764 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.764    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.098 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2/O[1]
                         net (fo=1, routed)           0.538    25.636    design_1_i/hsv_to_rgb_0_1/inst/R50_in[13]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215    29.851 r  design_1_i/hsv_to_rgb_0_1/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    29.853    design_1_i/hsv_to_rgb_0_1/inst/R4_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    31.371 r  design_1_i/hsv_to_rgb_0_1/inst/R4__0/P[0]
                         net (fo=15, routed)          1.955    33.326    design_1_i/hsv_to_rgb_0_1/inst/R4__0_n_105
    SLICE_X5Y27          LUT3 (Prop_lut3_I1_O)        0.154    33.480 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_1/O
                         net (fo=4, routed)           0.803    34.283    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_1_n_0
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.327    34.610 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_5/O
                         net (fo=1, routed)           0.000    34.610    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_5_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.986 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    34.986    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.103 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.103    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.418 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4/O[3]
                         net (fo=2, routed)           1.227    36.645    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_n_4
    SLICE_X10Y26         LUT3 (Prop_lut3_I2_O)        0.336    36.981 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_1/O
                         net (fo=2, routed)           0.822    37.804    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_1_n_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I3_O)        0.331    38.135 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_4/O
                         net (fo=1, routed)           0.000    38.135    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_4_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.511 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.511    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.628 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.628    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__3_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.745 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.745    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__4_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.862 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.862    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.979 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.979    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.302 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7/O[1]
                         net (fo=5, routed)           0.815    40.117    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7_n_6
    SLICE_X13Y28         LUT2 (Prop_lut2_I1_O)        0.306    40.423 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2_i_1/O
                         net (fo=1, routed)           0.000    40.423    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2_i_1_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.824 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.824    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.158 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__3/O[1]
                         net (fo=3, routed)           1.099    42.257    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__3_n_6
    SLICE_X12Y28         LUT4 (Prop_lut4_I1_O)        0.303    42.560 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3_i_6/O
                         net (fo=1, routed)           0.000    42.560    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3_i_6_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    42.940 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    42.940    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.057 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    43.057    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__4_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.174 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    43.174    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.331 f  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.144    44.474    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6_n_2
    SLICE_X17Y30         LUT3 (Prop_lut3_I0_O)        0.358    44.832 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8/O
                         net (fo=16, routed)          0.846    45.678    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8_n_0
    SLICE_X18Y28         LUT6 (Prop_lut6_I4_O)        0.326    46.004 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_i_2/O
                         net (fo=1, routed)           0.000    46.004    design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_i_2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.402 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry/CO[3]
                         net (fo=1, routed)           0.000    46.402    design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.624 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry__0/O[0]
                         net (fo=3, routed)           0.679    47.303    design_1_i/hsv_to_rgb_0_1/inst/p_0_in0_out[4]
    SLICE_X19Y28         LUT2 (Prop_lut2_I1_O)        0.299    47.602 r  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_i_1/O
                         net (fo=1, routed)           0.000    47.602    design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_i_1_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.003 r  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry/CO[3]
                         net (fo=1, routed)           0.000    48.003    design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    48.337 f  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry__0/O[1]
                         net (fo=1, routed)           0.726    49.062    design_1_i/hsv_to_rgb_0_1/inst/data1[5]
    SLICE_X20Y27         LUT6 (Prop_lut6_I5_O)        0.303    49.365 f  design_1_i/hsv_to_rgb_0_1/inst/R[5]_i_5/O
                         net (fo=3, routed)           0.583    49.949    design_1_i/hsv_to_rgb_0_1/inst/R[5]_i_5_n_0
    SLICE_X21Y26         LUT5 (Prop_lut5_I4_O)        0.150    50.099 f  design_1_i/hsv_to_rgb_0_1/inst/G[5]_i_2/O
                         net (fo=5, routed)           0.848    50.947    design_1_i/hsv_to_rgb_0_1/inst/G[5]_i_2_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I2_O)        0.326    51.273 f  design_1_i/hsv_to_rgb_0_1/inst/G[5]_i_3/O
                         net (fo=4, routed)           1.003    52.276    design_1_i/hsv_to_rgb_0_1/inst/G[5]_i_3_n_0
    SLICE_X18Y21         LUT4 (Prop_lut4_I2_O)        0.124    52.400 r  design_1_i/hsv_to_rgb_0_1/inst/G[2]_i_1/O
                         net (fo=1, routed)           0.000    52.400    design_1_i/hsv_to_rgb_0_1/inst/G[2]_i_1_n_0
    SLICE_X18Y21         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/G_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.491    98.660    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X18Y21         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/G_reg[2]/C
                         clock pessimism              0.588    99.248    
                         clock uncertainty           -0.105    99.143    
    SLICE_X18Y21         FDRE (Setup_fdre_C_D)        0.031    99.174    design_1_i/hsv_to_rgb_0_1/inst/G_reg[2]
  -------------------------------------------------------------------
                         required time                         99.174    
                         arrival time                         -52.400    
  -------------------------------------------------------------------
                         slack                                 46.774    

Slack (MET) :             46.788ns  (required time - arrival time)
  Source:                 design_1_i/FSM_0/inst/Saturation_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0_1/inst/G_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        53.109ns  (logic 26.642ns (50.164%)  route 26.467ns (49.836%))
  Logic Levels:           59  (CARRY4=32 DSP48E1=4 LUT2=2 LUT3=7 LUT4=7 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 98.660 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.679    -0.679    design_1_i/FSM_0/inst/clk
    SLICE_X12Y36         FDRE                                         r  design_1_i/FSM_0/inst/Saturation_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.161 r  design_1_i/FSM_0/inst/Saturation_reg[2]/Q
                         net (fo=5, routed)           1.872     1.711    design_1_i/hsv_to_rgb_0_1/inst/Saturation[2]
    SLICE_X15Y26         LUT6 (Prop_lut6_I1_O)        0.124     1.835 f  design_1_i/hsv_to_rgb_0_1/inst/R7_i_10/O
                         net (fo=4, routed)           0.519     2.354    design_1_i/hsv_to_rgb_0_1/inst/R7_i_10_n_0
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.478 r  design_1_i/hsv_to_rgb_0_1/inst/R7_i_1/O
                         net (fo=23, routed)          1.468     3.946    design_1_i/hsv_to_rgb_0_1/inst/R7_i_1_n_0
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     7.982 r  design_1_i/hsv_to_rgb_0_1/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     7.984    design_1_i/hsv_to_rgb_0_1/inst/R7_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.502 f  design_1_i/hsv_to_rgb_0_1/inst/R7__0/P[0]
                         net (fo=24, routed)          1.526    11.028    design_1_i/hsv_to_rgb_0_1/inst/R7__0_n_105
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.149    11.177 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116/O
                         net (fo=2, routed)           0.645    11.822    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116_n_0
    SLICE_X11Y24         LUT4 (Prop_lut4_I3_O)        0.332    12.154 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120/O
                         net (fo=1, routed)           0.000    12.154    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.686 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.009    12.695    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.809 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.809    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.143 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17/O[1]
                         net (fo=3, routed)           0.988    14.131    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17_n_6
    SLICE_X1Y26          LUT3 (Prop_lut3_I0_O)        0.303    14.434 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_20/O
                         net (fo=2, routed)           1.137    15.572    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_20_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I1_O)        0.124    15.696 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_9/O
                         net (fo=2, routed)           1.099    16.795    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_9_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.124    16.919 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_13/O
                         net (fo=1, routed)           0.000    16.919    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_13_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.452 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.452    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.569 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.569    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2_i_6_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.884 f  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__3_i_6/O[3]
                         net (fo=11, routed)          1.607    19.491    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__3_i_6_n_4
    SLICE_X0Y31          LUT3 (Prop_lut3_I0_O)        0.307    19.798 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_34/O
                         net (fo=1, routed)           0.489    20.286    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_34_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.812 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.812    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.034 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_6/O[0]
                         net (fo=3, routed)           1.168    22.202    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_6_n_7
    SLICE_X7Y32          LUT4 (Prop_lut4_I1_O)        0.299    22.501 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_20/O
                         net (fo=1, routed)           0.000    22.501    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_20_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    22.958 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.848    23.806    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7_n_2
    SLICE_X9Y30          LUT6 (Prop_lut6_I4_O)        0.329    24.135 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    24.135    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.536 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    24.536    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.650 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.650    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.764 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.764    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.098 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2/O[1]
                         net (fo=1, routed)           0.538    25.636    design_1_i/hsv_to_rgb_0_1/inst/R50_in[13]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215    29.851 r  design_1_i/hsv_to_rgb_0_1/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    29.853    design_1_i/hsv_to_rgb_0_1/inst/R4_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    31.371 r  design_1_i/hsv_to_rgb_0_1/inst/R4__0/P[0]
                         net (fo=15, routed)          1.955    33.326    design_1_i/hsv_to_rgb_0_1/inst/R4__0_n_105
    SLICE_X5Y27          LUT3 (Prop_lut3_I1_O)        0.154    33.480 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_1/O
                         net (fo=4, routed)           0.803    34.283    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_1_n_0
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.327    34.610 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_5/O
                         net (fo=1, routed)           0.000    34.610    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_i_5_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.986 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    34.986    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__2_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.103 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.103    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.418 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4/O[3]
                         net (fo=2, routed)           1.227    36.645    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_n_4
    SLICE_X10Y26         LUT3 (Prop_lut3_I2_O)        0.336    36.981 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_1/O
                         net (fo=2, routed)           0.822    37.804    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_1_n_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I3_O)        0.331    38.135 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_4/O
                         net (fo=1, routed)           0.000    38.135    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_i_4_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.511 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.511    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__2_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.628 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.628    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__3_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.745 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.745    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__4_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.862 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.862    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.979 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.979    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.302 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7/O[1]
                         net (fo=5, routed)           0.815    40.117    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7_n_6
    SLICE_X13Y28         LUT2 (Prop_lut2_I1_O)        0.306    40.423 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2_i_1/O
                         net (fo=1, routed)           0.000    40.423    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2_i_1_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.824 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.824    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__2_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.158 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__3/O[1]
                         net (fo=3, routed)           1.099    42.257    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__3_n_6
    SLICE_X12Y28         LUT4 (Prop_lut4_I1_O)        0.303    42.560 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3_i_6/O
                         net (fo=1, routed)           0.000    42.560    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3_i_6_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    42.940 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    42.940    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__3_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.057 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    43.057    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__4_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.174 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    43.174    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.331 f  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.144    44.474    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6_n_2
    SLICE_X17Y30         LUT3 (Prop_lut3_I0_O)        0.358    44.832 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8/O
                         net (fo=16, routed)          0.846    45.678    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8_n_0
    SLICE_X18Y28         LUT6 (Prop_lut6_I4_O)        0.326    46.004 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_i_2/O
                         net (fo=1, routed)           0.000    46.004    design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_i_2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.402 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry/CO[3]
                         net (fo=1, routed)           0.000    46.402    design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.624 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry__0/O[0]
                         net (fo=3, routed)           0.679    47.303    design_1_i/hsv_to_rgb_0_1/inst/p_0_in0_out[4]
    SLICE_X19Y28         LUT2 (Prop_lut2_I1_O)        0.299    47.602 r  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_i_1/O
                         net (fo=1, routed)           0.000    47.602    design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_i_1_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.003 r  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry/CO[3]
                         net (fo=1, routed)           0.000    48.003    design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    48.337 f  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry__0/O[1]
                         net (fo=1, routed)           0.726    49.062    design_1_i/hsv_to_rgb_0_1/inst/data1[5]
    SLICE_X20Y27         LUT6 (Prop_lut6_I5_O)        0.303    49.365 f  design_1_i/hsv_to_rgb_0_1/inst/R[5]_i_5/O
                         net (fo=3, routed)           0.583    49.949    design_1_i/hsv_to_rgb_0_1/inst/R[5]_i_5_n_0
    SLICE_X21Y26         LUT5 (Prop_lut5_I4_O)        0.150    50.099 f  design_1_i/hsv_to_rgb_0_1/inst/G[5]_i_2/O
                         net (fo=5, routed)           0.848    50.947    design_1_i/hsv_to_rgb_0_1/inst/G[5]_i_2_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I2_O)        0.326    51.273 f  design_1_i/hsv_to_rgb_0_1/inst/G[5]_i_3/O
                         net (fo=4, routed)           1.003    52.276    design_1_i/hsv_to_rgb_0_1/inst/G[5]_i_3_n_0
    SLICE_X18Y21         LUT4 (Prop_lut4_I2_O)        0.154    52.430 r  design_1_i/hsv_to_rgb_0_1/inst/G[4]_i_1/O
                         net (fo=1, routed)           0.000    52.430    design_1_i/hsv_to_rgb_0_1/inst/G[4]_i_1_n_0
    SLICE_X18Y21         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/G_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.491    98.660    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X18Y21         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/G_reg[4]/C
                         clock pessimism              0.588    99.248    
                         clock uncertainty           -0.105    99.143    
    SLICE_X18Y21         FDRE (Setup_fdre_C_D)        0.075    99.218    design_1_i/hsv_to_rgb_0_1/inst/G_reg[4]
  -------------------------------------------------------------------
                         required time                         99.218    
                         arrival time                         -52.430    
  -------------------------------------------------------------------
                         slack                                 46.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0_1/inst/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0_1/inst/sostB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.148ns (40.691%)  route 0.216ns (59.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.549    -0.511    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X20Y24         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y24         FDRE (Prop_fdre_C_Q)         0.148    -0.363 r  design_1_i/hsv_to_rgb_0_1/inst/B_reg[1]/Q
                         net (fo=7, routed)           0.216    -0.148    design_1_i/hsv_to_rgb_0_1/inst/B[1]
    SLICE_X22Y24         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/sostB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.814    -0.749    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X22Y24         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/sostB_reg[1]/C
                         clock pessimism              0.498    -0.251    
    SLICE_X22Y24         FDRE (Hold_fdre_C_D)         0.013    -0.238    design_1_i/hsv_to_rgb_0_1/inst/sostB_reg[1]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/FSM_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/FSM_0/inst/prevState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.445%)  route 0.324ns (63.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.559    -0.501    design_1_i/FSM_0/inst/clk
    SLICE_X21Y37         FDRE                                         r  design_1_i/FSM_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  design_1_i/FSM_0/inst/state_reg[0]/Q
                         net (fo=24, routed)          0.324    -0.036    design_1_i/FSM_0/inst/state[0]
    SLICE_X22Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.009 r  design_1_i/FSM_0/inst/prevState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.009    design_1_i/FSM_0/inst/prevState[0]_i_1_n_0
    SLICE_X22Y36         FDRE                                         r  design_1_i/FSM_0/inst/prevState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.825    -0.738    design_1_i/FSM_0/inst/clk
    SLICE_X22Y36         FDRE                                         r  design_1_i/FSM_0/inst/prevState_reg[0]/C
                         clock pessimism              0.498    -0.240    
    SLICE_X22Y36         FDRE (Hold_fdre_C_D)         0.091    -0.149    design_1_i/FSM_0/inst/prevState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/FSM_0/inst/V_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/FSM_0/inst/Value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.635%)  route 0.060ns (22.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.564    -0.496    design_1_i/FSM_0/inst/clk
    SLICE_X10Y35         FDRE                                         r  design_1_i/FSM_0/inst/V_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  design_1_i/FSM_0/inst/V_reg[5]/Q
                         net (fo=2, routed)           0.060    -0.272    design_1_i/FSM_0/inst/V[5]
    SLICE_X11Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.227 r  design_1_i/FSM_0/inst/Value[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    design_1_i/FSM_0/inst/Value[5]_i_1_n_0
    SLICE_X11Y35         FDRE                                         r  design_1_i/FSM_0/inst/Value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.831    -0.732    design_1_i/FSM_0/inst/clk
    SLICE_X11Y35         FDRE                                         r  design_1_i/FSM_0/inst/Value_reg[5]/C
                         clock pessimism              0.248    -0.483    
    SLICE_X11Y35         FDRE (Hold_fdre_C_D)         0.092    -0.391    design_1_i/FSM_0/inst/Value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/FSM_0/inst/V_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/FSM_0/inst/Value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.348%)  route 0.061ns (22.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.564    -0.496    design_1_i/FSM_0/inst/clk
    SLICE_X10Y36         FDRE                                         r  design_1_i/FSM_0/inst/V_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  design_1_i/FSM_0/inst/V_reg[0]/Q
                         net (fo=2, routed)           0.061    -0.271    design_1_i/FSM_0/inst/V[0]
    SLICE_X11Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.226 r  design_1_i/FSM_0/inst/Value[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    design_1_i/FSM_0/inst/Value[0]_i_1_n_0
    SLICE_X11Y36         FDRE                                         r  design_1_i/FSM_0/inst/Value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.831    -0.732    design_1_i/FSM_0/inst/clk
    SLICE_X11Y36         FDRE                                         r  design_1_i/FSM_0/inst/Value_reg[0]/C
                         clock pessimism              0.248    -0.483    
    SLICE_X11Y36         FDRE (Hold_fdre_C_D)         0.092    -0.391    design_1_i/FSM_0/inst/Value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0_1/inst/G_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0_1/inst/sostG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.606%)  route 0.127ns (47.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.555    -0.505    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X18Y21         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/G_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  design_1_i/hsv_to_rgb_0_1/inst/G_reg[1]/Q
                         net (fo=8, routed)           0.127    -0.237    design_1_i/hsv_to_rgb_0_1/inst/G[1]
    SLICE_X18Y20         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/sostG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.822    -0.741    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X18Y20         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/sostG_reg[1]/C
                         clock pessimism              0.250    -0.490    
    SLICE_X18Y20         FDRE (Hold_fdre_C_D)         0.070    -0.420    design_1_i/hsv_to_rgb_0_1/inst/sostG_reg[1]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/FSM_0/inst/S_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/FSM_0/inst/Saturation_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.209ns (64.893%)  route 0.113ns (35.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.564    -0.496    design_1_i/FSM_0/inst/clk
    SLICE_X10Y36         FDRE                                         r  design_1_i/FSM_0/inst/S_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  design_1_i/FSM_0/inst/S_reg[2]/Q
                         net (fo=2, routed)           0.113    -0.219    design_1_i/FSM_0/inst/S[2]
    SLICE_X12Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.174 r  design_1_i/FSM_0/inst/Saturation[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    design_1_i/FSM_0/inst/Saturation[2]_i_1_n_0
    SLICE_X12Y36         FDRE                                         r  design_1_i/FSM_0/inst/Saturation_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.831    -0.732    design_1_i/FSM_0/inst/clk
    SLICE_X12Y36         FDRE                                         r  design_1_i/FSM_0/inst/Saturation_reg[2]/C
                         clock pessimism              0.250    -0.481    
    SLICE_X12Y36         FDRE (Hold_fdre_C_D)         0.120    -0.361    design_1_i/FSM_0/inst/Saturation_reg[2]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.555    -0.505    design_1_i/PWM_0/inst/clk
    SLICE_X18Y22         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  design_1_i/PWM_0/inst/counter_reg[6]/Q
                         net (fo=9, routed)           0.109    -0.255    design_1_i/PWM_0/inst/counter_reg_n_0_[6]
    SLICE_X19Y22         LUT5 (Prop_lut5_I2_O)        0.045    -0.210 r  design_1_i/PWM_0/inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    design_1_i/PWM_0/inst/p_0_in[7]
    SLICE_X19Y22         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.820    -0.743    design_1_i/PWM_0/inst/clk
    SLICE_X19Y22         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/C
                         clock pessimism              0.250    -0.492    
    SLICE_X19Y22         FDRE (Hold_fdre_C_D)         0.091    -0.401    design_1_i/PWM_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0_1/inst/R_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0_1/inst/sostR_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.576%)  route 0.122ns (46.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.553    -0.507    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X19Y23         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/R_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  design_1_i/hsv_to_rgb_0_1/inst/R_reg[1]/Q
                         net (fo=8, routed)           0.122    -0.244    design_1_i/hsv_to_rgb_0_1/inst/R[1]
    SLICE_X16Y23         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/sostR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.818    -0.745    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X16Y23         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/sostR_reg[1]/C
                         clock pessimism              0.250    -0.494    
    SLICE_X16Y23         FDRE (Hold_fdre_C_D)         0.059    -0.435    design_1_i/hsv_to_rgb_0_1/inst/sostR_reg[1]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0_1/inst/B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.141ns (26.784%)  route 0.385ns (73.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.549    -0.511    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X22Y24         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  design_1_i/hsv_to_rgb_0_1/inst/B_reg[2]/Q
                         net (fo=7, routed)           0.385     0.015    design_1_i/PWM_0/inst/B[2]
    SLICE_X20Y21         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.820    -0.743    design_1_i/PWM_0/inst/clk
    SLICE_X20Y21         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[2]/C
                         clock pessimism              0.498    -0.245    
    SLICE_X20Y21         FDRE (Hold_fdre_C_D)         0.063    -0.182    design_1_i/PWM_0/inst/temp3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0_1/inst/G_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.378%)  route 0.139ns (49.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.555    -0.505    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X14Y21         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/G_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  design_1_i/hsv_to_rgb_0_1/inst/G_reg[3]/Q
                         net (fo=8, routed)           0.139    -0.226    design_1_i/PWM_0/inst/G[3]
    SLICE_X15Y20         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.822    -0.741    design_1_i/PWM_0/inst/clk
    SLICE_X15Y20         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[3]/C
                         clock pessimism              0.250    -0.490    
    SLICE_X15Y20         FDRE (Hold_fdre_C_D)         0.066    -0.424    design_1_i/PWM_0/inst/temp2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X16Y22     design_1_i/hsv_to_rgb_0_1/inst/R_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X19Y23     design_1_i/hsv_to_rgb_0_1/inst/R_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X18Y23     design_1_i/hsv_to_rgb_0_1/inst/R_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X18Y22     design_1_i/hsv_to_rgb_0_1/inst/R_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X18Y23     design_1_i/hsv_to_rgb_0_1/inst/R_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X19Y23     design_1_i/hsv_to_rgb_0_1/inst/R_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X16Y22     design_1_i/hsv_to_rgb_0_1/inst/R_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X19Y22     design_1_i/hsv_to_rgb_0_1/inst/R_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X14Y21     design_1_i/hsv_to_rgb_0_1/inst/sostG_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X14Y21     design_1_i/hsv_to_rgb_0_1/inst/sostG_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X16Y21     design_1_i/hsv_to_rgb_0_1/inst/sostG_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X16Y21     design_1_i/hsv_to_rgb_0_1/inst/sostG_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X16Y21     design_1_i/hsv_to_rgb_0_1/inst/sostG_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y38     design_1_i/FSM_0/inst/H_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y38     design_1_i/FSM_0/inst/H_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X18Y39     design_1_i/FSM_0/inst/H_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y39     design_1_i/FSM_0/inst/H_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y39     design_1_i/FSM_0/inst/H_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X16Y22     design_1_i/hsv_to_rgb_0_1/inst/R_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X16Y22     design_1_i/hsv_to_rgb_0_1/inst/R_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X18Y22     design_1_i/hsv_to_rgb_0_1/inst/R_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X18Y22     design_1_i/hsv_to_rgb_0_1/inst/R_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X16Y22     design_1_i/hsv_to_rgb_0_1/inst/R_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X16Y22     design_1_i/hsv_to_rgb_0_1/inst/R_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X19Y22     design_1_i/hsv_to_rgb_0_1/inst/R_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X19Y22     design_1_i/hsv_to_rgb_0_1/inst/R_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X17Y22     design_1_i/hsv_to_rgb_0_1/inst/signal_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X17Y22     design_1_i/hsv_to_rgb_0_1/inst/signal_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.552ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.545ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/Hue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        9.409ns  (logic 3.429ns (36.443%)  route 5.980ns (63.557%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -4.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 98.666 - 100.000 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 82.989 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        1.681    82.989    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y46         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518    83.507 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=285, routed)         2.101    85.608    design_1_i/FSM_0/inst/readBit
    SLICE_X15Y37         LUT3 (Prop_lut3_I1_O)        0.124    85.732 r  design_1_i/FSM_0/inst/H2_carry_i_6/O
                         net (fo=1, routed)           0.000    85.732    design_1_i/FSM_0/inst/H2_carry_i_6_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.282 r  design_1_i/FSM_0/inst/H2_carry/CO[3]
                         net (fo=1, routed)           0.000    86.282    design_1_i/FSM_0/inst/H2_carry_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.396 r  design_1_i/FSM_0/inst/H2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    86.396    design_1_i/FSM_0/inst/H2_carry__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.510 r  design_1_i/FSM_0/inst/H2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    86.510    design_1_i/FSM_0/inst/H2_carry__1_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.624 r  design_1_i/FSM_0/inst/H2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    86.624    design_1_i/FSM_0/inst/H2_carry__2_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.738 r  design_1_i/FSM_0/inst/H2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    86.738    design_1_i/FSM_0/inst/H2_carry__3_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.852 r  design_1_i/FSM_0/inst/H2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    86.852    design_1_i/FSM_0/inst/H2_carry__4_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.186 f  design_1_i/FSM_0/inst/H2_carry__5/O[1]
                         net (fo=3, routed)           0.943    88.129    design_1_i/FSM_0/inst/H2[26]
    SLICE_X13Y42         LUT2 (Prop_lut2_I0_O)        0.303    88.432 r  design_1_i/FSM_0/inst/H1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    88.432    design_1_i/FSM_0/inst/H1_carry__2_i_7_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.982 r  design_1_i/FSM_0/inst/H1_carry__2/CO[3]
                         net (fo=39, routed)          1.845    90.827    design_1_i/FSM_0/inst/H1
    SLICE_X18Y36         LUT5 (Prop_lut5_I1_O)        0.152    90.979 r  design_1_i/FSM_0/inst/Hue[8]_i_7/O
                         net (fo=1, routed)           0.288    91.266    design_1_i/FSM_0/inst/Hue[8]_i_7_n_0
    SLICE_X18Y36         LUT5 (Prop_lut5_I4_O)        0.328    91.594 r  design_1_i/FSM_0/inst/Hue[8]_i_2/O
                         net (fo=1, routed)           0.804    92.398    design_1_i/FSM_0/inst/p_0_in[8]
    SLICE_X18Y34         FDRE                                         r  design_1_i/FSM_0/inst/Hue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.497    98.666    design_1_i/FSM_0/inst/clk
    SLICE_X18Y34         FDRE                                         r  design_1_i/FSM_0/inst/Hue_reg[8]/C
                         clock pessimism              0.000    98.666    
                         clock uncertainty           -0.415    98.251    
    SLICE_X18Y34         FDRE (Setup_fdre_C_D)       -0.308    97.943    design_1_i/FSM_0/inst/Hue_reg[8]
  -------------------------------------------------------------------
                         required time                         97.943    
                         arrival time                         -92.398    
  -------------------------------------------------------------------
                         slack                                  5.545    

Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/Hue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        9.386ns  (logic 3.463ns (36.894%)  route 5.923ns (63.106%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -4.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 82.989 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        1.681    82.989    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y46         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518    83.507 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=285, routed)         2.101    85.608    design_1_i/FSM_0/inst/readBit
    SLICE_X15Y37         LUT3 (Prop_lut3_I1_O)        0.124    85.732 r  design_1_i/FSM_0/inst/H2_carry_i_6/O
                         net (fo=1, routed)           0.000    85.732    design_1_i/FSM_0/inst/H2_carry_i_6_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.282 r  design_1_i/FSM_0/inst/H2_carry/CO[3]
                         net (fo=1, routed)           0.000    86.282    design_1_i/FSM_0/inst/H2_carry_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.396 r  design_1_i/FSM_0/inst/H2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    86.396    design_1_i/FSM_0/inst/H2_carry__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.510 r  design_1_i/FSM_0/inst/H2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    86.510    design_1_i/FSM_0/inst/H2_carry__1_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.624 r  design_1_i/FSM_0/inst/H2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    86.624    design_1_i/FSM_0/inst/H2_carry__2_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.738 r  design_1_i/FSM_0/inst/H2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    86.738    design_1_i/FSM_0/inst/H2_carry__3_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.852 r  design_1_i/FSM_0/inst/H2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    86.852    design_1_i/FSM_0/inst/H2_carry__4_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.186 f  design_1_i/FSM_0/inst/H2_carry__5/O[1]
                         net (fo=3, routed)           0.943    88.129    design_1_i/FSM_0/inst/H2[26]
    SLICE_X13Y42         LUT2 (Prop_lut2_I0_O)        0.303    88.432 r  design_1_i/FSM_0/inst/H1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    88.432    design_1_i/FSM_0/inst/H1_carry__2_i_7_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.982 r  design_1_i/FSM_0/inst/H1_carry__2/CO[3]
                         net (fo=39, routed)          1.679    90.660    design_1_i/FSM_0/inst/H1
    SLICE_X18Y38         LUT5 (Prop_lut5_I1_O)        0.152    90.812 r  design_1_i/FSM_0/inst/Hue[5]_i_2/O
                         net (fo=1, routed)           0.861    91.673    design_1_i/FSM_0/inst/Hue[5]_i_2_n_0
    SLICE_X18Y38         LUT5 (Prop_lut5_I4_O)        0.362    92.035 r  design_1_i/FSM_0/inst/Hue[5]_i_1/O
                         net (fo=1, routed)           0.340    92.375    design_1_i/FSM_0/inst/p_0_in[5]
    SLICE_X18Y37         FDRE                                         r  design_1_i/FSM_0/inst/Hue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.499    98.668    design_1_i/FSM_0/inst/clk
    SLICE_X18Y37         FDRE                                         r  design_1_i/FSM_0/inst/Hue_reg[5]/C
                         clock pessimism              0.000    98.668    
                         clock uncertainty           -0.415    98.253    
    SLICE_X18Y37         FDRE (Setup_fdre_C_D)       -0.270    97.983    design_1_i/FSM_0/inst/Hue_reg[5]
  -------------------------------------------------------------------
                         required time                         97.983    
                         arrival time                         -92.375    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/Hue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        9.336ns  (logic 3.430ns (36.741%)  route 5.906ns (63.259%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -4.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 82.989 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        1.681    82.989    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y46         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518    83.507 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=285, routed)         2.101    85.608    design_1_i/FSM_0/inst/readBit
    SLICE_X15Y37         LUT3 (Prop_lut3_I1_O)        0.124    85.732 r  design_1_i/FSM_0/inst/H2_carry_i_6/O
                         net (fo=1, routed)           0.000    85.732    design_1_i/FSM_0/inst/H2_carry_i_6_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.282 r  design_1_i/FSM_0/inst/H2_carry/CO[3]
                         net (fo=1, routed)           0.000    86.282    design_1_i/FSM_0/inst/H2_carry_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.396 r  design_1_i/FSM_0/inst/H2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    86.396    design_1_i/FSM_0/inst/H2_carry__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.510 r  design_1_i/FSM_0/inst/H2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    86.510    design_1_i/FSM_0/inst/H2_carry__1_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.624 r  design_1_i/FSM_0/inst/H2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    86.624    design_1_i/FSM_0/inst/H2_carry__2_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.738 r  design_1_i/FSM_0/inst/H2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    86.738    design_1_i/FSM_0/inst/H2_carry__3_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.852 r  design_1_i/FSM_0/inst/H2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    86.852    design_1_i/FSM_0/inst/H2_carry__4_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.186 f  design_1_i/FSM_0/inst/H2_carry__5/O[1]
                         net (fo=3, routed)           0.943    88.129    design_1_i/FSM_0/inst/H2[26]
    SLICE_X13Y42         LUT2 (Prop_lut2_I0_O)        0.303    88.432 r  design_1_i/FSM_0/inst/H1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    88.432    design_1_i/FSM_0/inst/H1_carry__2_i_7_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.982 r  design_1_i/FSM_0/inst/H1_carry__2/CO[3]
                         net (fo=39, routed)          1.478    90.459    design_1_i/FSM_0/inst/H1
    SLICE_X18Y37         LUT5 (Prop_lut5_I1_O)        0.119    90.578 r  design_1_i/FSM_0/inst/Hue[7]_i_2/O
                         net (fo=1, routed)           0.861    91.439    design_1_i/FSM_0/inst/Hue[7]_i_2_n_0
    SLICE_X18Y37         LUT5 (Prop_lut5_I4_O)        0.362    91.801 r  design_1_i/FSM_0/inst/Hue[7]_i_1/O
                         net (fo=1, routed)           0.524    92.325    design_1_i/FSM_0/inst/p_0_in[7]
    SLICE_X18Y37         FDRE                                         r  design_1_i/FSM_0/inst/Hue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.499    98.668    design_1_i/FSM_0/inst/clk
    SLICE_X18Y37         FDRE                                         r  design_1_i/FSM_0/inst/Hue_reg[7]/C
                         clock pessimism              0.000    98.668    
                         clock uncertainty           -0.415    98.253    
    SLICE_X18Y37         FDRE (Setup_fdre_C_D)       -0.284    97.969    design_1_i/FSM_0/inst/Hue_reg[7]
  -------------------------------------------------------------------
                         required time                         97.969    
                         arrival time                         -92.325    
  -------------------------------------------------------------------
                         slack                                  5.644    

Slack (MET) :             5.767ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/Hue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        9.220ns  (logic 3.424ns (37.136%)  route 5.796ns (62.864%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -4.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 98.666 - 100.000 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 82.989 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        1.681    82.989    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y46         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518    83.507 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=285, routed)         2.101    85.608    design_1_i/FSM_0/inst/readBit
    SLICE_X15Y37         LUT3 (Prop_lut3_I1_O)        0.124    85.732 r  design_1_i/FSM_0/inst/H2_carry_i_6/O
                         net (fo=1, routed)           0.000    85.732    design_1_i/FSM_0/inst/H2_carry_i_6_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.282 r  design_1_i/FSM_0/inst/H2_carry/CO[3]
                         net (fo=1, routed)           0.000    86.282    design_1_i/FSM_0/inst/H2_carry_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.396 r  design_1_i/FSM_0/inst/H2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    86.396    design_1_i/FSM_0/inst/H2_carry__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.510 r  design_1_i/FSM_0/inst/H2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    86.510    design_1_i/FSM_0/inst/H2_carry__1_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.624 r  design_1_i/FSM_0/inst/H2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    86.624    design_1_i/FSM_0/inst/H2_carry__2_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.738 r  design_1_i/FSM_0/inst/H2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    86.738    design_1_i/FSM_0/inst/H2_carry__3_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.852 r  design_1_i/FSM_0/inst/H2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    86.852    design_1_i/FSM_0/inst/H2_carry__4_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.186 f  design_1_i/FSM_0/inst/H2_carry__5/O[1]
                         net (fo=3, routed)           0.943    88.129    design_1_i/FSM_0/inst/H2[26]
    SLICE_X13Y42         LUT2 (Prop_lut2_I0_O)        0.303    88.432 r  design_1_i/FSM_0/inst/H1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    88.432    design_1_i/FSM_0/inst/H1_carry__2_i_7_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.982 r  design_1_i/FSM_0/inst/H1_carry__2/CO[3]
                         net (fo=39, routed)          1.275    90.256    design_1_i/FSM_0/inst/H1
    SLICE_X19Y38         LUT5 (Prop_lut5_I1_O)        0.120    90.376 r  design_1_i/FSM_0/inst/Hue[6]_i_2/O
                         net (fo=1, routed)           0.801    91.177    design_1_i/FSM_0/inst/Hue[6]_i_2_n_0
    SLICE_X19Y37         LUT5 (Prop_lut5_I4_O)        0.355    91.532 r  design_1_i/FSM_0/inst/Hue[6]_i_1/O
                         net (fo=1, routed)           0.677    92.209    design_1_i/FSM_0/inst/p_0_in[6]
    SLICE_X19Y34         FDRE                                         r  design_1_i/FSM_0/inst/Hue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.497    98.666    design_1_i/FSM_0/inst/clk
    SLICE_X19Y34         FDRE                                         r  design_1_i/FSM_0/inst/Hue_reg[6]/C
                         clock pessimism              0.000    98.666    
                         clock uncertainty           -0.415    98.251    
    SLICE_X19Y34         FDRE (Setup_fdre_C_D)       -0.275    97.976    design_1_i/FSM_0/inst/Hue_reg[6]
  -------------------------------------------------------------------
                         required time                         97.976    
                         arrival time                         -92.209    
  -------------------------------------------------------------------
                         slack                                  5.767    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/Hue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        9.183ns  (logic 3.455ns (37.625%)  route 5.728ns (62.375%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -4.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 82.989 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        1.681    82.989    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y46         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518    83.507 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=285, routed)         2.101    85.608    design_1_i/FSM_0/inst/readBit
    SLICE_X15Y37         LUT3 (Prop_lut3_I1_O)        0.124    85.732 r  design_1_i/FSM_0/inst/H2_carry_i_6/O
                         net (fo=1, routed)           0.000    85.732    design_1_i/FSM_0/inst/H2_carry_i_6_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.282 r  design_1_i/FSM_0/inst/H2_carry/CO[3]
                         net (fo=1, routed)           0.000    86.282    design_1_i/FSM_0/inst/H2_carry_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.396 r  design_1_i/FSM_0/inst/H2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    86.396    design_1_i/FSM_0/inst/H2_carry__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.510 r  design_1_i/FSM_0/inst/H2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    86.510    design_1_i/FSM_0/inst/H2_carry__1_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.624 r  design_1_i/FSM_0/inst/H2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    86.624    design_1_i/FSM_0/inst/H2_carry__2_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.738 r  design_1_i/FSM_0/inst/H2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    86.738    design_1_i/FSM_0/inst/H2_carry__3_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.852 r  design_1_i/FSM_0/inst/H2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    86.852    design_1_i/FSM_0/inst/H2_carry__4_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.186 f  design_1_i/FSM_0/inst/H2_carry__5/O[1]
                         net (fo=3, routed)           0.943    88.129    design_1_i/FSM_0/inst/H2[26]
    SLICE_X13Y42         LUT2 (Prop_lut2_I0_O)        0.303    88.432 r  design_1_i/FSM_0/inst/H1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    88.432    design_1_i/FSM_0/inst/H1_carry__2_i_7_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.982 r  design_1_i/FSM_0/inst/H1_carry__2/CO[3]
                         net (fo=39, routed)          1.445    90.426    design_1_i/FSM_0/inst/H1
    SLICE_X15Y36         LUT5 (Prop_lut5_I1_O)        0.153    90.579 r  design_1_i/FSM_0/inst/Hue[3]_i_2/O
                         net (fo=1, routed)           0.715    91.295    design_1_i/FSM_0/inst/Hue[3]_i_2_n_0
    SLICE_X19Y36         LUT5 (Prop_lut5_I4_O)        0.353    91.648 r  design_1_i/FSM_0/inst/Hue[3]_i_1/O
                         net (fo=1, routed)           0.524    92.172    design_1_i/FSM_0/inst/p_0_in[3]
    SLICE_X19Y35         FDRE                                         r  design_1_i/FSM_0/inst/Hue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.498    98.667    design_1_i/FSM_0/inst/clk
    SLICE_X19Y35         FDRE                                         r  design_1_i/FSM_0/inst/Hue_reg[3]/C
                         clock pessimism              0.000    98.667    
                         clock uncertainty           -0.415    98.252    
    SLICE_X19Y35         FDRE (Setup_fdre_C_D)       -0.269    97.983    design_1_i/FSM_0/inst/Hue_reg[3]
  -------------------------------------------------------------------
                         required time                         97.983    
                         arrival time                         -92.172    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/Hue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        9.069ns  (logic 3.443ns (37.965%)  route 5.626ns (62.035%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -4.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 98.666 - 100.000 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 82.989 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        1.681    82.989    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y46         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518    83.507 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=285, routed)         2.101    85.608    design_1_i/FSM_0/inst/readBit
    SLICE_X15Y37         LUT3 (Prop_lut3_I1_O)        0.124    85.732 r  design_1_i/FSM_0/inst/H2_carry_i_6/O
                         net (fo=1, routed)           0.000    85.732    design_1_i/FSM_0/inst/H2_carry_i_6_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.282 r  design_1_i/FSM_0/inst/H2_carry/CO[3]
                         net (fo=1, routed)           0.000    86.282    design_1_i/FSM_0/inst/H2_carry_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.396 r  design_1_i/FSM_0/inst/H2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    86.396    design_1_i/FSM_0/inst/H2_carry__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.510 r  design_1_i/FSM_0/inst/H2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    86.510    design_1_i/FSM_0/inst/H2_carry__1_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.624 r  design_1_i/FSM_0/inst/H2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    86.624    design_1_i/FSM_0/inst/H2_carry__2_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.738 r  design_1_i/FSM_0/inst/H2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    86.738    design_1_i/FSM_0/inst/H2_carry__3_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.852 r  design_1_i/FSM_0/inst/H2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    86.852    design_1_i/FSM_0/inst/H2_carry__4_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.186 f  design_1_i/FSM_0/inst/H2_carry__5/O[1]
                         net (fo=3, routed)           0.943    88.129    design_1_i/FSM_0/inst/H2[26]
    SLICE_X13Y42         LUT2 (Prop_lut2_I0_O)        0.303    88.432 r  design_1_i/FSM_0/inst/H1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    88.432    design_1_i/FSM_0/inst/H1_carry__2_i_7_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.982 r  design_1_i/FSM_0/inst/H1_carry__2/CO[3]
                         net (fo=39, routed)          1.321    90.303    design_1_i/FSM_0/inst/H1
    SLICE_X16Y36         LUT5 (Prop_lut5_I1_O)        0.117    90.420 r  design_1_i/FSM_0/inst/Hue[4]_i_3/O
                         net (fo=1, routed)           0.848    91.268    design_1_i/FSM_0/inst/Hue[4]_i_3_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.377    91.645 r  design_1_i/FSM_0/inst/Hue[4]_i_1/O
                         net (fo=1, routed)           0.413    92.058    design_1_i/FSM_0/inst/p_0_in[4]
    SLICE_X17Y34         FDRE                                         r  design_1_i/FSM_0/inst/Hue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.497    98.666    design_1_i/FSM_0/inst/clk
    SLICE_X17Y34         FDRE                                         r  design_1_i/FSM_0/inst/Hue_reg[4]/C
                         clock pessimism              0.000    98.666    
                         clock uncertainty           -0.415    98.251    
    SLICE_X17Y34         FDRE (Setup_fdre_C_D)       -0.279    97.972    design_1_i/FSM_0/inst/Hue_reg[4]
  -------------------------------------------------------------------
                         required time                         97.972    
                         arrival time                         -92.058    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/Hue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        9.046ns  (logic 3.225ns (35.652%)  route 5.821ns (64.348%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -4.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 82.989 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        1.681    82.989    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y46         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518    83.507 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=285, routed)         2.101    85.608    design_1_i/FSM_0/inst/readBit
    SLICE_X15Y37         LUT3 (Prop_lut3_I1_O)        0.124    85.732 r  design_1_i/FSM_0/inst/H2_carry_i_6/O
                         net (fo=1, routed)           0.000    85.732    design_1_i/FSM_0/inst/H2_carry_i_6_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.282 r  design_1_i/FSM_0/inst/H2_carry/CO[3]
                         net (fo=1, routed)           0.000    86.282    design_1_i/FSM_0/inst/H2_carry_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.396 r  design_1_i/FSM_0/inst/H2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    86.396    design_1_i/FSM_0/inst/H2_carry__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.510 r  design_1_i/FSM_0/inst/H2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    86.510    design_1_i/FSM_0/inst/H2_carry__1_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.624 r  design_1_i/FSM_0/inst/H2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    86.624    design_1_i/FSM_0/inst/H2_carry__2_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.738 r  design_1_i/FSM_0/inst/H2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    86.738    design_1_i/FSM_0/inst/H2_carry__3_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.852 r  design_1_i/FSM_0/inst/H2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    86.852    design_1_i/FSM_0/inst/H2_carry__4_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.186 f  design_1_i/FSM_0/inst/H2_carry__5/O[1]
                         net (fo=3, routed)           0.943    88.129    design_1_i/FSM_0/inst/H2[26]
    SLICE_X13Y42         LUT2 (Prop_lut2_I0_O)        0.303    88.432 r  design_1_i/FSM_0/inst/H1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    88.432    design_1_i/FSM_0/inst/H1_carry__2_i_7_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.982 r  design_1_i/FSM_0/inst/H1_carry__2/CO[3]
                         net (fo=39, routed)          1.456    90.437    design_1_i/FSM_0/inst/H1
    SLICE_X17Y36         LUT5 (Prop_lut5_I1_O)        0.124    90.561 r  design_1_i/FSM_0/inst/Hue[2]_i_2/O
                         net (fo=1, routed)           0.845    91.406    design_1_i/FSM_0/inst/Hue[2]_i_2_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.152    91.558 r  design_1_i/FSM_0/inst/Hue[2]_i_1/O
                         net (fo=1, routed)           0.477    92.035    design_1_i/FSM_0/inst/p_0_in[2]
    SLICE_X17Y35         FDRE                                         r  design_1_i/FSM_0/inst/Hue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.498    98.667    design_1_i/FSM_0/inst/clk
    SLICE_X17Y35         FDRE                                         r  design_1_i/FSM_0/inst/Hue_reg[2]/C
                         clock pessimism              0.000    98.667    
                         clock uncertainty           -0.415    98.252    
    SLICE_X17Y35         FDRE (Setup_fdre_C_D)       -0.275    97.977    design_1_i/FSM_0/inst/Hue_reg[2]
  -------------------------------------------------------------------
                         required time                         97.977    
                         arrival time                         -92.035    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             5.944ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/H_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        9.360ns  (logic 3.719ns (39.734%)  route 5.641ns (60.266%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 98.677 - 100.000 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 82.989 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        1.681    82.989    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y46         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518    83.507 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=285, routed)         2.806    86.313    design_1_i/FSM_0/inst/readBit
    SLICE_X16Y37         LUT3 (Prop_lut3_I1_O)        0.124    86.437 r  design_1_i/FSM_0/inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000    86.437    design_1_i/FSM_0/inst/i__carry_i_20_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.970 r  design_1_i/FSM_0/inst/i__carry_i_4/CO[3]
                         net (fo=1, routed)           0.000    86.970    design_1_i/FSM_0/inst/i__carry_i_4_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.087 r  design_1_i/FSM_0/inst/i__carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    87.087    design_1_i/FSM_0/inst/i__carry_i_2_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.204 r  design_1_i/FSM_0/inst/i__carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    87.204    design_1_i/FSM_0/inst/i__carry_i_1_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.321 r  design_1_i/FSM_0/inst/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    87.321    design_1_i/FSM_0/inst/i__carry__0_i_10_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    87.636 f  design_1_i/FSM_0/inst/i__carry__0_i_9/O[3]
                         net (fo=3, routed)           0.823    88.459    design_1_i/FSM_0/inst/i__carry__0_i_9_n_4
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.307    88.766 r  design_1_i/FSM_0/inst/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000    88.766    design_1_i/FSM_0/inst/i__carry__1_i_7_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.316 r  design_1_i/FSM_0/inst/H1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    89.316    design_1_i/FSM_0/inst/H1_inferred__0/i__carry__1_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    89.544 r  design_1_i/FSM_0/inst/H1_inferred__0/i__carry__2/CO[2]
                         net (fo=38, routed)          1.029    90.573    design_1_i/FSM_0/inst/H1_inferred__0/i__carry__2_n_1
    SLICE_X18Y39         LUT3 (Prop_lut3_I1_O)        0.342    90.915 r  design_1_i/FSM_0/inst/H[15]_i_4/O
                         net (fo=1, routed)           0.576    91.491    design_1_i/FSM_0/inst/H[15]_i_4_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I3_O)        0.327    91.818 r  design_1_i/FSM_0/inst/H[15]_i_3/O
                         net (fo=1, routed)           0.407    92.225    design_1_i/FSM_0/inst/H[15]_i_3_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I5_O)        0.124    92.349 r  design_1_i/FSM_0/inst/H[15]_i_1/O
                         net (fo=1, routed)           0.000    92.349    design_1_i/FSM_0/inst/H[15]_i_1_n_0
    SLICE_X11Y39         FDRE                                         r  design_1_i/FSM_0/inst/H_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.508    98.677    design_1_i/FSM_0/inst/clk
    SLICE_X11Y39         FDRE                                         r  design_1_i/FSM_0/inst/H_reg[15]/C
                         clock pessimism              0.000    98.677    
                         clock uncertainty           -0.415    98.262    
    SLICE_X11Y39         FDRE (Setup_fdre_C_D)        0.031    98.293    design_1_i/FSM_0/inst/H_reg[15]
  -------------------------------------------------------------------
                         required time                         98.293    
                         arrival time                         -92.349    
  -------------------------------------------------------------------
                         slack                                  5.944    

Slack (MET) :             6.040ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/H_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        9.261ns  (logic 3.715ns (40.115%)  route 5.546ns (59.885%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -4.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 98.676 - 100.000 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 82.989 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        1.681    82.989    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y46         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518    83.507 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=285, routed)         2.806    86.313    design_1_i/FSM_0/inst/readBit
    SLICE_X16Y37         LUT3 (Prop_lut3_I1_O)        0.124    86.437 r  design_1_i/FSM_0/inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000    86.437    design_1_i/FSM_0/inst/i__carry_i_20_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.970 r  design_1_i/FSM_0/inst/i__carry_i_4/CO[3]
                         net (fo=1, routed)           0.000    86.970    design_1_i/FSM_0/inst/i__carry_i_4_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.087 r  design_1_i/FSM_0/inst/i__carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    87.087    design_1_i/FSM_0/inst/i__carry_i_2_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.204 r  design_1_i/FSM_0/inst/i__carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    87.204    design_1_i/FSM_0/inst/i__carry_i_1_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.321 r  design_1_i/FSM_0/inst/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    87.321    design_1_i/FSM_0/inst/i__carry__0_i_10_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    87.636 f  design_1_i/FSM_0/inst/i__carry__0_i_9/O[3]
                         net (fo=3, routed)           0.823    88.459    design_1_i/FSM_0/inst/i__carry__0_i_9_n_4
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.307    88.766 r  design_1_i/FSM_0/inst/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000    88.766    design_1_i/FSM_0/inst/i__carry__1_i_7_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.316 r  design_1_i/FSM_0/inst/H1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    89.316    design_1_i/FSM_0/inst/H1_inferred__0/i__carry__1_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    89.544 r  design_1_i/FSM_0/inst/H1_inferred__0/i__carry__2/CO[2]
                         net (fo=38, routed)          1.036    90.580    design_1_i/FSM_0/inst/H1_inferred__0/i__carry__2_n_1
    SLICE_X18Y39         LUT3 (Prop_lut3_I1_O)        0.339    90.919 r  design_1_i/FSM_0/inst/H[11]_i_4/O
                         net (fo=1, routed)           0.727    91.646    design_1_i/FSM_0/inst/H[11]_i_4_n_0
    SLICE_X13Y38         LUT6 (Prop_lut6_I3_O)        0.326    91.972 r  design_1_i/FSM_0/inst/H[11]_i_3/O
                         net (fo=1, routed)           0.154    92.126    design_1_i/FSM_0/inst/H[11]_i_3_n_0
    SLICE_X13Y38         LUT6 (Prop_lut6_I5_O)        0.124    92.250 r  design_1_i/FSM_0/inst/H[11]_i_1/O
                         net (fo=1, routed)           0.000    92.250    design_1_i/FSM_0/inst/H[11]_i_1_n_0
    SLICE_X13Y38         FDRE                                         r  design_1_i/FSM_0/inst/H_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.507    98.676    design_1_i/FSM_0/inst/clk
    SLICE_X13Y38         FDRE                                         r  design_1_i/FSM_0/inst/H_reg[11]/C
                         clock pessimism              0.000    98.676    
                         clock uncertainty           -0.415    98.261    
    SLICE_X13Y38         FDRE (Setup_fdre_C_D)        0.029    98.290    design_1_i/FSM_0/inst/H_reg[11]
  -------------------------------------------------------------------
                         required time                         98.290    
                         arrival time                         -92.250    
  -------------------------------------------------------------------
                         slack                                  6.040    

Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/H_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        9.241ns  (logic 3.487ns (37.736%)  route 5.754ns (62.264%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=2 LUT5=2)
  Clock Path Skew:        -4.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 98.669 - 100.000 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 82.989 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        1.681    82.989    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y46         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518    83.507 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=285, routed)         2.806    86.313    design_1_i/FSM_0/inst/readBit
    SLICE_X16Y37         LUT3 (Prop_lut3_I1_O)        0.124    86.437 r  design_1_i/FSM_0/inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000    86.437    design_1_i/FSM_0/inst/i__carry_i_20_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.970 r  design_1_i/FSM_0/inst/i__carry_i_4/CO[3]
                         net (fo=1, routed)           0.000    86.970    design_1_i/FSM_0/inst/i__carry_i_4_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.087 r  design_1_i/FSM_0/inst/i__carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    87.087    design_1_i/FSM_0/inst/i__carry_i_2_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.204 r  design_1_i/FSM_0/inst/i__carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    87.204    design_1_i/FSM_0/inst/i__carry_i_1_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.321 r  design_1_i/FSM_0/inst/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    87.321    design_1_i/FSM_0/inst/i__carry__0_i_10_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    87.636 f  design_1_i/FSM_0/inst/i__carry__0_i_9/O[3]
                         net (fo=3, routed)           0.823    88.459    design_1_i/FSM_0/inst/i__carry__0_i_9_n_4
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.307    88.766 r  design_1_i/FSM_0/inst/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000    88.766    design_1_i/FSM_0/inst/i__carry__1_i_7_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.316 r  design_1_i/FSM_0/inst/H1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    89.316    design_1_i/FSM_0/inst/H1_inferred__0/i__carry__1_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    89.544 r  design_1_i/FSM_0/inst/H1_inferred__0/i__carry__2/CO[2]
                         net (fo=38, routed)          1.017    90.561    design_1_i/FSM_0/inst/H1_inferred__0/i__carry__2_n_1
    SLICE_X18Y38         LUT3 (Prop_lut3_I1_O)        0.313    90.874 r  design_1_i/FSM_0/inst/H[5]_i_5/O
                         net (fo=1, routed)           0.433    91.307    design_1_i/FSM_0/inst/H[5]_i_5_n_0
    SLICE_X18Y38         LUT5 (Prop_lut5_I2_O)        0.124    91.431 r  design_1_i/FSM_0/inst/H[5]_i_4/O
                         net (fo=1, routed)           0.674    92.106    design_1_i/FSM_0/inst/H[5]_i_4_n_0
    SLICE_X18Y38         LUT5 (Prop_lut5_I4_O)        0.124    92.230 r  design_1_i/FSM_0/inst/H[5]_i_1/O
                         net (fo=1, routed)           0.000    92.230    design_1_i/FSM_0/inst/H[5]_i_1_n_0
    SLICE_X18Y38         FDRE                                         r  design_1_i/FSM_0/inst/H_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         1.500    98.669    design_1_i/FSM_0/inst/clk
    SLICE_X18Y38         FDRE                                         r  design_1_i/FSM_0/inst/H_reg[5]/C
                         clock pessimism              0.000    98.669    
                         clock uncertainty           -0.415    98.254    
    SLICE_X18Y38         FDRE (Setup_fdre_C_D)        0.029    98.283    design_1_i/FSM_0/inst/H_reg[5]
  -------------------------------------------------------------------
                         required time                         98.283    
                         arrival time                         -92.230    
  -------------------------------------------------------------------
                         slack                                  6.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.552ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/Value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.541%)  route 0.213ns (50.459%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        0.565     0.906    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y42         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           0.213     1.282    design_1_i/FSM_0/inst/data[25]
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.045     1.327 r  design_1_i/FSM_0/inst/Value[1]_i_1/O
                         net (fo=1, routed)           0.000     1.327    design_1_i/FSM_0/inst/Value[1]_i_1_n_0
    SLICE_X11Y36         FDRE                                         r  design_1_i/FSM_0/inst/Value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.831    -0.732    design_1_i/FSM_0/inst/clk
    SLICE_X11Y36         FDRE                                         r  design_1_i/FSM_0/inst/Value_reg[1]/C
                         clock pessimism              0.000    -0.732    
                         clock uncertainty            0.415    -0.317    
    SLICE_X11Y36         FDRE (Hold_fdre_C_D)         0.092    -0.225    design_1_i/FSM_0/inst/Value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  1.552    

Slack (MET) :             1.583ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/V_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.680%)  route 0.295ns (61.320%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        0.566     0.907    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y44         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.295     1.342    design_1_i/FSM_0/inst/data[26]
    SLICE_X10Y36         LUT3 (Prop_lut3_I0_O)        0.045     1.387 r  design_1_i/FSM_0/inst/V[0]_i_1/O
                         net (fo=1, routed)           0.000     1.387    design_1_i/FSM_0/inst/V[0]_i_1_n_0
    SLICE_X10Y36         FDRE                                         r  design_1_i/FSM_0/inst/V_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.831    -0.732    design_1_i/FSM_0/inst/clk
    SLICE_X10Y36         FDRE                                         r  design_1_i/FSM_0/inst/V_reg[0]/C
                         clock pessimism              0.000    -0.732    
                         clock uncertainty            0.415    -0.317    
    SLICE_X10Y36         FDRE (Hold_fdre_C_D)         0.121    -0.196    design_1_i/FSM_0/inst/V_reg[0]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.605ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/Value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.236%)  route 0.288ns (60.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        0.566     0.907    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y44         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.288     1.336    design_1_i/FSM_0/inst/data[26]
    SLICE_X11Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.381 r  design_1_i/FSM_0/inst/Value[0]_i_1/O
                         net (fo=1, routed)           0.000     1.381    design_1_i/FSM_0/inst/Value[0]_i_1_n_0
    SLICE_X11Y36         FDRE                                         r  design_1_i/FSM_0/inst/Value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.831    -0.732    design_1_i/FSM_0/inst/clk
    SLICE_X11Y36         FDRE                                         r  design_1_i/FSM_0/inst/Value_reg[0]/C
                         clock pessimism              0.000    -0.732    
                         clock uncertainty            0.415    -0.317    
    SLICE_X11Y36         FDRE (Hold_fdre_C_D)         0.092    -0.225    design_1_i/FSM_0/inst/Value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.625ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/Value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.246ns (49.780%)  route 0.248ns (50.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        0.566     0.907    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y43         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.148     1.055 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=3, routed)           0.248     1.303    design_1_i/FSM_0/inst/data[20]
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.098     1.401 r  design_1_i/FSM_0/inst/Value[6]_i_1/O
                         net (fo=1, routed)           0.000     1.401    design_1_i/FSM_0/inst/Value[6]_i_1_n_0
    SLICE_X11Y36         FDRE                                         r  design_1_i/FSM_0/inst/Value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.831    -0.732    design_1_i/FSM_0/inst/clk
    SLICE_X11Y36         FDRE                                         r  design_1_i/FSM_0/inst/Value_reg[6]/C
                         clock pessimism              0.000    -0.732    
                         clock uncertainty            0.415    -0.317    
    SLICE_X11Y36         FDRE (Hold_fdre_C_D)         0.092    -0.225    design_1_i/FSM_0/inst/Value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.635ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/Value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.246ns (48.810%)  route 0.258ns (51.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        0.566     0.907    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y43         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.148     1.055 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.258     1.312    design_1_i/FSM_0/inst/data[23]
    SLICE_X11Y35         LUT6 (Prop_lut6_I5_O)        0.098     1.410 r  design_1_i/FSM_0/inst/Value[3]_i_1/O
                         net (fo=1, routed)           0.000     1.410    design_1_i/FSM_0/inst/Value[3]_i_1_n_0
    SLICE_X11Y35         FDRE                                         r  design_1_i/FSM_0/inst/Value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.831    -0.732    design_1_i/FSM_0/inst/clk
    SLICE_X11Y35         FDRE                                         r  design_1_i/FSM_0/inst/Value_reg[3]/C
                         clock pessimism              0.000    -0.732    
                         clock uncertainty            0.415    -0.317    
    SLICE_X11Y35         FDRE (Hold_fdre_C_D)         0.092    -0.225    design_1_i/FSM_0/inst/Value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.644ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/S_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.209ns (38.640%)  route 0.332ns (61.360%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        0.566     0.907    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y44         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.164     1.071 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=3, routed)           0.332     1.402    design_1_i/FSM_0/inst/data[16]
    SLICE_X10Y36         LUT3 (Prop_lut3_I0_O)        0.045     1.447 r  design_1_i/FSM_0/inst/S[2]_i_1/O
                         net (fo=1, routed)           0.000     1.447    design_1_i/FSM_0/inst/S[2]_i_1_n_0
    SLICE_X10Y36         FDRE                                         r  design_1_i/FSM_0/inst/S_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.831    -0.732    design_1_i/FSM_0/inst/clk
    SLICE_X10Y36         FDRE                                         r  design_1_i/FSM_0/inst/S_reg[2]/C
                         clock pessimism              0.000    -0.732    
                         clock uncertainty            0.415    -0.317    
    SLICE_X10Y36         FDRE (Hold_fdre_C_D)         0.120    -0.197    design_1_i/FSM_0/inst/S_reg[2]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.667ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/V_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.213ns (37.021%)  route 0.362ns (62.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        0.565     0.906    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y42         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           0.362     1.432    design_1_i/FSM_0/inst/data[25]
    SLICE_X10Y36         LUT3 (Prop_lut3_I0_O)        0.049     1.481 r  design_1_i/FSM_0/inst/V[1]_i_1/O
                         net (fo=1, routed)           0.000     1.481    design_1_i/FSM_0/inst/V[1]_i_1_n_0
    SLICE_X10Y36         FDRE                                         r  design_1_i/FSM_0/inst/V_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.831    -0.732    design_1_i/FSM_0/inst/clk
    SLICE_X10Y36         FDRE                                         r  design_1_i/FSM_0/inst/V_reg[1]/C
                         clock pessimism              0.000    -0.732    
                         clock uncertainty            0.415    -0.317    
    SLICE_X10Y36         FDRE (Hold_fdre_C_D)         0.131    -0.186    design_1_i/FSM_0/inst/V_reg[1]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.675ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/V_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.248ns (42.526%)  route 0.335ns (57.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        0.566     0.907    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y43         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.148     1.055 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=3, routed)           0.335     1.390    design_1_i/FSM_0/inst/data[20]
    SLICE_X10Y36         LUT3 (Prop_lut3_I2_O)        0.100     1.490 r  design_1_i/FSM_0/inst/V[6]_i_1/O
                         net (fo=1, routed)           0.000     1.490    design_1_i/FSM_0/inst/V[6]_i_1_n_0
    SLICE_X10Y36         FDSE                                         r  design_1_i/FSM_0/inst/V_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.831    -0.732    design_1_i/FSM_0/inst/clk
    SLICE_X10Y36         FDSE                                         r  design_1_i/FSM_0/inst/V_reg[6]/C
                         clock pessimism              0.000    -0.732    
                         clock uncertainty            0.415    -0.317    
    SLICE_X10Y36         FDSE (Hold_fdse_C_D)         0.131    -0.186    design_1_i/FSM_0/inst/V_reg[6]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.683ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/Saturation_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.209ns (37.816%)  route 0.344ns (62.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        0.565     0.906    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y42         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.344     1.413    design_1_i/FSM_0/inst/data[12]
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.045     1.458 r  design_1_i/FSM_0/inst/Saturation[6]_i_1/O
                         net (fo=1, routed)           0.000     1.458    design_1_i/FSM_0/inst/Saturation[6]_i_1_n_0
    SLICE_X13Y37         FDRE                                         r  design_1_i/FSM_0/inst/Saturation_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.832    -0.731    design_1_i/FSM_0/inst/clk
    SLICE_X13Y37         FDRE                                         r  design_1_i/FSM_0/inst/Saturation_reg[6]/C
                         clock pessimism              0.000    -0.731    
                         clock uncertainty            0.415    -0.316    
    SLICE_X13Y37         FDRE (Hold_fdre_C_D)         0.091    -0.225    design_1_i/FSM_0/inst/Saturation_reg[6]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.697ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/H_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.209ns (35.097%)  route 0.386ns (64.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1123, routed)        0.566     0.907    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y46         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.164     1.071 f  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=285, routed)         0.386     1.457    design_1_i/FSM_0/inst/readBit
    SLICE_X16Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.502 r  design_1_i/FSM_0/inst/H[24]_i_1/O
                         net (fo=1, routed)           0.000     1.502    design_1_i/FSM_0/inst/H[24]_i_1_n_0
    SLICE_X16Y46         FDRE                                         r  design_1_i/FSM_0/inst/H_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=187, routed)         0.833    -0.730    design_1_i/FSM_0/inst/clk
    SLICE_X16Y46         FDRE                                         r  design_1_i/FSM_0/inst/H_reg[24]/C
                         clock pessimism              0.000    -0.730    
                         clock uncertainty            0.415    -0.315    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.120    -0.195    design_1_i/FSM_0/inst/H_reg[24]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  1.697    





