-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_10_ROM_AUlbW is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_10_ROM_AUlbW is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "00111101000101000100110000111011", 1 => "00111100111001111101010000000011", 2 => "00111101101010000001001001000011", 3 => "10111101100001001001110110011111", 
    4 => "10111100000110010000100001101100", 5 => "00111100110011111010010010100001", 6 => "00111101011101100000010110000110", 7 => "00111100111001110011010110101010", 
    8 => "10111100001111111011011111100011", 9 => "00111101000101001010111101101110", 10 => "10111101100011111000101011100010", 11 => "00111101000110101100000010011011", 
    12 => "10111101000111100110010100010000", 13 => "10111011110111010111110011111111", 14 => "00111100101111000111001000101100", 15 => "10111011001101001111000101101000", 
    16 => "00111100011100111010001100101011", 17 => "10111100010101001100110011111110", 18 => "10111101000000100011000000100001", 19 => "00111100111101110001001100010111", 
    20 => "10111101000110010111011100111100", 21 => "10111100000011111001000001011111", 22 => "10111100101001101001111000001100", 23 => "10111100101111101101100010001010", 
    24 => "10111101111001000100010101111100", 25 => "10111101011111001100110011111100", 26 => "00111100100100010000010010001011", 27 => "00111101010101101000001101110110", 
    28 => "00111011000110101001011100011111", 29 => "10111101000111101111110000011110", 30 => "10111100100010101000010010011110", 31 => "10111100011100100100101111001100", 
    32 => "00111101000011001110110111111001", 33 => "10111100101011010011011010010101", 34 => "00111101010000001101100100101101", 35 => "10111100011101000110101010100110", 
    36 => "10111100001001010110011111010010", 37 => "00111101011100001000000101101111", 38 => "00111011100011110011110100011110", 39 => "10111100110000001100000111011011", 
    40 => "00111011110011001011111100001011", 41 => "10111101010001010000101111001001", 42 => "10111001000010101011000000010001", 43 => "10111101001011011000111001010000", 
    44 => "10111100000111011011111010101101", 45 => "00111100100101110011000010110011", 46 => "10111100100001101000101110001010", 47 => "10111101000110011110000000000100", 
    48 => "00111101000001111001101010011010", 49 => "10111011111000010010011100000110", 50 => "10111011001110000101010100011010", 51 => "00111100000110000001001000101011", 
    52 => "10111101110000100000101010111010", 53 => "00111101100110000110001101111001", 54 => "00111101000010110111001000100100", 55 => "00111100010011111000110111010011", 
    56 => "00111101001011000101110010001000", 57 => "00111101000010010110111101110100", 58 => "00111011100010100001101000101100", 59 => "00111101011111001100110100101010", 
    60 => "10111011111001001111111100101101", 61 => "00111100001110111101011000000101", 62 => "00111101100000100000110110100011", 63 => "00111101010000100110000110010100", 
    64 => "00111101010100011100001010110100", 65 => "10111101010110111101000101110001", 66 => "00111101100110011000000001010011", 67 => "00111101010001111110000101111000", 
    68 => "10111011011101000011100011000101", 69 => "10111001110000111011111111110010", 70 => "00111101010110001110100101000010", 71 => "00111011100111101011011100010000", 
    72 => "00111100011111111110011010110111", 73 => "10111100101110100110001000110010", 74 => "10111101010010111010001000111001", 75 => "00111100100100010001011100000001", 
    76 => "00111101000011011100000011001100", 77 => "00111011011101011100011010011011", 78 => "00111100100101110101101100101011", 79 => "00111100000101110001010000000111", 
    80 => "10111011111011111001111010101001", 81 => "10111011001100100011100111100111", 82 => "00111011110001110110010110011110", 83 => "10111100111011110000010001000001", 
    84 => "00111100100100001001011000011010", 85 => "00111101011000100110010001001111", 86 => "00111100000001000110011001100110", 87 => "00111101000110011001110101111010", 
    88 => "00111101000101001010111111011001", 89 => "10111011101111101010001010000111", 90 => "10111101000100110101000111001111", 91 => "00111101100011000011011101011101", 
    92 => "10111100100111110010111100000110", 93 => "00111011000001001001010000111100", 94 => "00111101001101101110011001000000", 95 => "00111101000101101001000101111101", 
    96 => "10111011101011011100000011110011", 97 => "10111101000111000000111110100010", 98 => "10111100111001011001000111001110", 99 => "10111101101101010101110010101010");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

