--- verilog_synth
+++ uhdm_synth
@@ -1,6 +1,6 @@
 /* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:2.1-17.10" *)
+(* top =  1  *)
 module flipflop(clk, rst_n, d, q);
 (* src = "dut.sv:3.18-3.21" *)
 input clk;
@@ -14,6 +14,7 @@
 (* src = "dut.sv:6.18-6.19" *)
 output q;
 wire q;
+(* \"has_async_reset"  = 32'd1 *)
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:9.5-15.8" *)
 \$_DFF_PN0_  q_reg /* _0_ */ (
