var pairs =
{
"oddrxc":{"primitive":1}
,"ddr":{"generic":1,"output":1,"function":1,"data":1,"write":1,"writes":1}
,"generic":{"output":1}
,"architectures":{"supported":1}
,"inputs":{"clk":1,"two":1}
,"clk":{"rst":1,"module":1}
,"output":{"module":1,"tristate":1,"mode":1}
,"module":{"inputs":1,"connected":1}
,"two":{"data":1}
,"data":{"streams":1,"going":1,"negative":1,"positive":1,"memory":1}
,"streams":{"multiplexes":1}
,"multiplexes":{"together":1}
,"together":{"generate":1}
,"generate":{"single":1}
,"single":{"stream":1}
,"stream":{"data":1}
,"going":{"sysio":1}
,"sysio":{"buffer":1}
,"buffer":{"clk":1}
,"connected":{"edge":1}
,"edge":{"clock":1}
,"clock":{"fpga":1,"primitive":1,"cib":1}
,"fpga":{"clock":1}
,"primitive":{"used":1}
,"used":{"ddr":1,"tristate":1}
,"function":{"required":1}
,"required":{"tristate":1}
,"tristate":{"signal":1,"registers":1,"ddrx":1,"mode":1}
,"signal":{"following":1}
,"following":{"table":1}
,"table":{"port":1}
,"port":{"description":1,"name":1}
,"negative":{"edge":1}
,"positive":{"edge":1}
,"reset":{"signal":1,"during":1,"flip-flops":1}
,"lsr":{"held":1,"low":1,"available":1,"default":1,"support":1}
,"held":{"low":1}
,"low":{"during":1}
,"during":{"ddr":1}
,"write":{"operation":1}
,"operation":{"default":1}
,"default":{"software":1,"used":1}
,"software":{"implemented":1}
,"implemented":{"high":1}
,"high":{"lsr":1}
,"registers":{"support":1}
,"support":{"lsr":1,"available":1}
,"available":{"tristate":1,"regular":1}
,"ddrx":{"mode":1}
,"mode":{"reading":1}
,"reading":{"lsr":1}
,"regular":{"non-ddr":1}
,"non-ddr":{"output":1}
,"asserting":{"reset":1}
,"writes":{"important":1}
,"important":{"keep":1}
,"keep":{"mind":1}
,"mind":{"reset":1}
,"flip-flops":{"latches":1}
,"usage":{"related":1}
,"related":{"technical":1}
,"technical":{"notes":1,"support":1}
,"notes":{"contact":1}
,"contact":{"technical":1}
}
;Search.control.loadWordPairs(pairs);
