{
  "module_name": "mmcc-msm8996.c",
  "hash_id": "74eee051361f2fcba53469e4aa824f8ce2f81fae73d310b2df66f3f871c86981",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/mmcc-msm8996.c",
  "human_readable_source": "\n \n\n#include <linux/kernel.h>\n#include <linux/bitops.h>\n#include <linux/err.h>\n#include <linux/platform_device.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/clk-provider.h>\n#include <linux/regmap.h>\n#include <linux/reset-controller.h>\n#include <linux/clk.h>\n\n#include <dt-bindings/clock/qcom,mmcc-msm8996.h>\n\n#include \"common.h\"\n#include \"clk-regmap.h\"\n#include \"clk-regmap-divider.h\"\n#include \"clk-alpha-pll.h\"\n#include \"clk-rcg.h\"\n#include \"clk-branch.h\"\n#include \"reset.h\"\n#include \"gdsc.h\"\n\nenum {\n\tP_XO,\n\tP_MMPLL0,\n\tP_GPLL0,\n\tP_GPLL0_DIV,\n\tP_MMPLL1,\n\tP_MMPLL9,\n\tP_MMPLL2,\n\tP_MMPLL8,\n\tP_MMPLL3,\n\tP_DSI0PLL,\n\tP_DSI1PLL,\n\tP_MMPLL5,\n\tP_HDMIPLL,\n\tP_DSI0PLL_BYTE,\n\tP_DSI1PLL_BYTE,\n\tP_MMPLL4,\n};\n\nstatic struct clk_fixed_factor gpll0_div = {\n\t.mult = 1,\n\t.div = 2,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll0_div\",\n\t\t.parent_data = (const struct clk_parent_data[]){\n\t\t\t{ .fw_name = \"gpll0\", .name = \"gpll0\" },\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_fixed_factor_ops,\n\t},\n};\n\nstatic struct pll_vco mmpll_p_vco[] = {\n\t{ 250000000, 500000000, 3 },\n\t{ 500000000, 1000000000, 2 },\n\t{ 1000000000, 1500000000, 1 },\n\t{ 1500000000, 2000000000, 0 },\n};\n\nstatic struct pll_vco mmpll_gfx_vco[] = {\n\t{ 400000000, 1000000000, 2 },\n\t{ 1000000000, 1500000000, 1 },\n\t{ 1500000000, 2000000000, 0 },\n};\n\nstatic struct pll_vco mmpll_t_vco[] = {\n\t{ 500000000, 1500000000, 0 },\n};\n\nstatic struct clk_alpha_pll mmpll0_early = {\n\t.offset = 0x0,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.vco_table = mmpll_p_vco,\n\t.num_vco = ARRAY_SIZE(mmpll_p_vco),\n\t.clkr = {\n\t\t.enable_reg = 0x100,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mmpll0_early\",\n\t\t\t.parent_data = (const struct clk_parent_data[]){\n\t\t\t\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv mmpll0 = {\n\t.offset = 0x0,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.width = 4,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmpll0\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&mmpll0_early.clkr.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_alpha_pll mmpll1_early = {\n\t.offset = 0x30,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.vco_table = mmpll_p_vco,\n\t.num_vco = ARRAY_SIZE(mmpll_p_vco),\n\t.clkr = {\n\t\t.enable_reg = 0x100,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mmpll1_early\",\n\t\t\t.parent_data = (const struct clk_parent_data[]){\n\t\t\t\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t}\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv mmpll1 = {\n\t.offset = 0x30,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.width = 4,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmpll1\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&mmpll1_early.clkr.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_alpha_pll mmpll2_early = {\n\t.offset = 0x4100,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.vco_table = mmpll_gfx_vco,\n\t.num_vco = ARRAY_SIZE(mmpll_gfx_vco),\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmpll2_early\",\n\t\t.parent_data = (const struct clk_parent_data[]){\n\t\t\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv mmpll2 = {\n\t.offset = 0x4100,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.width = 4,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmpll2\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&mmpll2_early.clkr.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_alpha_pll mmpll3_early = {\n\t.offset = 0x60,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.vco_table = mmpll_p_vco,\n\t.num_vco = ARRAY_SIZE(mmpll_p_vco),\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmpll3_early\",\n\t\t.parent_data = (const struct clk_parent_data[]){\n\t\t\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv mmpll3 = {\n\t.offset = 0x60,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.width = 4,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmpll3\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&mmpll3_early.clkr.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_alpha_pll mmpll4_early = {\n\t.offset = 0x90,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.vco_table = mmpll_t_vco,\n\t.num_vco = ARRAY_SIZE(mmpll_t_vco),\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmpll4_early\",\n\t\t.parent_data = (const struct clk_parent_data[]){\n\t\t\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv mmpll4 = {\n\t.offset = 0x90,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.width = 2,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmpll4\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&mmpll4_early.clkr.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_alpha_pll mmpll5_early = {\n\t.offset = 0xc0,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.vco_table = mmpll_p_vco,\n\t.num_vco = ARRAY_SIZE(mmpll_p_vco),\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmpll5_early\",\n\t\t.parent_data = (const struct clk_parent_data[]){\n\t\t\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv mmpll5 = {\n\t.offset = 0xc0,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.width = 4,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmpll5\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&mmpll5_early.clkr.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_alpha_pll mmpll8_early = {\n\t.offset = 0x4130,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.vco_table = mmpll_gfx_vco,\n\t.num_vco = ARRAY_SIZE(mmpll_gfx_vco),\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmpll8_early\",\n\t\t.parent_data = (const struct clk_parent_data[]){\n\t\t\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv mmpll8 = {\n\t.offset = 0x4130,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.width = 4,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmpll8\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&mmpll8_early.clkr.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_alpha_pll mmpll9_early = {\n\t.offset = 0x4200,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.vco_table = mmpll_t_vco,\n\t.num_vco = ARRAY_SIZE(mmpll_t_vco),\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmpll9_early\",\n\t\t.parent_data = (const struct clk_parent_data[]){\n\t\t\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv mmpll9 = {\n\t.offset = 0x4200,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.width = 2,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmpll9\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&mmpll9_early.clkr.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic const struct parent_map mmss_xo_hdmi_map[] = {\n\t{ P_XO, 0 },\n\t{ P_HDMIPLL, 1 }\n};\n\nstatic const struct clk_parent_data mmss_xo_hdmi[] = {\n\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t{ .fw_name = \"hdmipll\", .name = \"hdmipll\" }\n};\n\nstatic const struct parent_map mmss_xo_dsi0pll_dsi1pll_map[] = {\n\t{ P_XO, 0 },\n\t{ P_DSI0PLL, 1 },\n\t{ P_DSI1PLL, 2 }\n};\n\nstatic const struct clk_parent_data mmss_xo_dsi0pll_dsi1pll[] = {\n\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t{ .fw_name = \"dsi0pll\", .name = \"dsi0pll\" },\n\t{ .fw_name = \"dsi1pll\", .name = \"dsi1pll\" }\n};\n\nstatic const struct parent_map mmss_xo_gpll0_gpll0_div_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 5 },\n\t{ P_GPLL0_DIV, 6 }\n};\n\nstatic const struct clk_parent_data mmss_xo_gpll0_gpll0_div[] = {\n\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t{ .fw_name = \"gpll0\", .name = \"gpll0\" },\n\t{ .hw = &gpll0_div.hw }\n};\n\nstatic const struct parent_map mmss_xo_dsibyte_map[] = {\n\t{ P_XO, 0 },\n\t{ P_DSI0PLL_BYTE, 1 },\n\t{ P_DSI1PLL_BYTE, 2 }\n};\n\nstatic const struct clk_parent_data mmss_xo_dsibyte[] = {\n\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t{ .fw_name = \"dsi0pllbyte\", .name = \"dsi0pllbyte\" },\n\t{ .fw_name = \"dsi1pllbyte\", .name = \"dsi1pllbyte\" }\n};\n\nstatic const struct parent_map mmss_xo_mmpll0_gpll0_gpll0_div_map[] = {\n\t{ P_XO, 0 },\n\t{ P_MMPLL0, 1 },\n\t{ P_GPLL0, 5 },\n\t{ P_GPLL0_DIV, 6 }\n};\n\nstatic const struct clk_parent_data mmss_xo_mmpll0_gpll0_gpll0_div[] = {\n\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t{ .hw = &mmpll0.clkr.hw },\n\t{ .fw_name = \"gpll0\", .name = \"gpll0\" },\n\t{ .hw = &gpll0_div.hw }\n};\n\nstatic const struct parent_map mmss_xo_mmpll0_mmpll1_gpll0_gpll0_div_map[] = {\n\t{ P_XO, 0 },\n\t{ P_MMPLL0, 1 },\n\t{ P_MMPLL1, 2 },\n\t{ P_GPLL0, 5 },\n\t{ P_GPLL0_DIV, 6 }\n};\n\nstatic const struct clk_parent_data mmss_xo_mmpll0_mmpll1_gpll0_gpll0_div[] = {\n\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t{ .hw = &mmpll0.clkr.hw },\n\t{ .hw = &mmpll1.clkr.hw },\n\t{ .fw_name = \"gpll0\", .name = \"gpll0\" },\n\t{ .hw = &gpll0_div.hw }\n};\n\nstatic const struct parent_map mmss_xo_mmpll0_mmpll3_gpll0_gpll0_div_map[] = {\n\t{ P_XO, 0 },\n\t{ P_MMPLL0, 1 },\n\t{ P_MMPLL3, 3 },\n\t{ P_GPLL0, 5 },\n\t{ P_GPLL0_DIV, 6 }\n};\n\nstatic const struct clk_parent_data mmss_xo_mmpll0_mmpll3_gpll0_gpll0_div[] = {\n\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t{ .hw = &mmpll0.clkr.hw },\n\t{ .hw = &mmpll3.clkr.hw },\n\t{ .fw_name = \"gpll0\", .name = \"gpll0\" },\n\t{ .hw = &gpll0_div.hw }\n};\n\nstatic const struct parent_map mmss_xo_mmpll0_mmpll5_gpll0_gpll0_div_map[] = {\n\t{ P_XO, 0 },\n\t{ P_MMPLL0, 1 },\n\t{ P_MMPLL5, 2 },\n\t{ P_GPLL0, 5 },\n\t{ P_GPLL0_DIV, 6 }\n};\n\nstatic const struct clk_parent_data mmss_xo_mmpll0_mmpll5_gpll0_gpll0_div[] = {\n\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t{ .hw = &mmpll0.clkr.hw },\n\t{ .hw = &mmpll5.clkr.hw },\n\t{ .fw_name = \"gpll0\", .name = \"gpll0\" },\n\t{ .hw = &gpll0_div.hw }\n};\n\nstatic const struct parent_map mmss_xo_mmpll0_mmpll4_gpll0_gpll0_div_map[] = {\n\t{ P_XO, 0 },\n\t{ P_MMPLL0, 1 },\n\t{ P_MMPLL4, 3 },\n\t{ P_GPLL0, 5 },\n\t{ P_GPLL0_DIV, 6 }\n};\n\nstatic const struct clk_parent_data mmss_xo_mmpll0_mmpll4_gpll0_gpll0_div[] = {\n\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t{ .hw = &mmpll0.clkr.hw },\n\t{ .hw = &mmpll4.clkr.hw },\n\t{ .fw_name = \"gpll0\", .name = \"gpll0\" },\n\t{ .hw = &gpll0_div.hw }\n};\n\nstatic const struct parent_map mmss_xo_mmpll0_mmpll9_mmpll2_mmpll8_gpll0_map[] = {\n\t{ P_XO, 0 },\n\t{ P_MMPLL0, 1 },\n\t{ P_MMPLL9, 2 },\n\t{ P_MMPLL2, 3 },\n\t{ P_MMPLL8, 4 },\n\t{ P_GPLL0, 5 }\n};\n\nstatic const struct clk_parent_data mmss_xo_mmpll0_mmpll9_mmpll2_mmpll8_gpll0[] = {\n\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t{ .hw = &mmpll0.clkr.hw },\n\t{ .hw = &mmpll9.clkr.hw },\n\t{ .hw = &mmpll2.clkr.hw },\n\t{ .hw = &mmpll8.clkr.hw },\n\t{ .fw_name = \"gpll0\", .name = \"gpll0\" },\n};\n\nstatic const struct parent_map mmss_xo_mmpll0_mmpll9_mmpll2_mmpll8_gpll0_gpll0_div_map[] = {\n\t{ P_XO, 0 },\n\t{ P_MMPLL0, 1 },\n\t{ P_MMPLL9, 2 },\n\t{ P_MMPLL2, 3 },\n\t{ P_MMPLL8, 4 },\n\t{ P_GPLL0, 5 },\n\t{ P_GPLL0_DIV, 6 }\n};\n\nstatic const struct clk_parent_data mmss_xo_mmpll0_mmpll9_mmpll2_mmpll8_gpll0_gpll0_div[] = {\n\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t{ .hw = &mmpll0.clkr.hw },\n\t{ .hw = &mmpll9.clkr.hw },\n\t{ .hw = &mmpll2.clkr.hw },\n\t{ .hw = &mmpll8.clkr.hw },\n\t{ .fw_name = \"gpll0\", .name = \"gpll0\" },\n\t{ .hw = &gpll0_div.hw }\n};\n\nstatic const struct parent_map mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div_map[] = {\n\t{ P_XO, 0 },\n\t{ P_MMPLL0, 1 },\n\t{ P_MMPLL1, 2 },\n\t{ P_MMPLL4, 3 },\n\t{ P_MMPLL3, 4 },\n\t{ P_GPLL0, 5 },\n\t{ P_GPLL0_DIV, 6 }\n};\n\nstatic const struct clk_parent_data mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div[] = {\n\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t{ .hw = &mmpll0.clkr.hw },\n\t{ .hw = &mmpll1.clkr.hw },\n\t{ .hw = &mmpll4.clkr.hw },\n\t{ .hw = &mmpll3.clkr.hw },\n\t{ .fw_name = \"gpll0\", .name = \"gpll0\" },\n\t{ .hw = &gpll0_div.hw }\n};\n\nstatic const struct freq_tbl ftbl_ahb_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(40000000, P_GPLL0_DIV, 7.5, 0, 0),\n\tF(80000000, P_MMPLL0, 10, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 ahb_clk_src = {\n\t.cmd_rcgr = 0x5000,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_ahb_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"ahb_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_axi_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(75000000, P_GPLL0_DIV, 4, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(171430000, P_GPLL0, 3.5, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\tF(320000000, P_MMPLL0, 2.5, 0, 0),\n\tF(400000000, P_MMPLL0, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 axi_clk_src = {\n\t.cmd_rcgr = 0x5040,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll1_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_axi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"axi_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll1_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll1_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 maxi_clk_src = {\n\t.cmd_rcgr = 0x5090,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll1_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_axi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"maxi_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll1_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll1_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2_gfx3d gfx3d_clk_src = {\n\t.rcg = {\n\t\t.cmd_rcgr = 0x4000,\n\t\t.hid_width = 5,\n\t\t.parent_map = mmss_xo_mmpll0_mmpll9_mmpll2_mmpll8_gpll0_map,\n\t\t.clkr.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gfx3d_clk_src\",\n\t\t\t.parent_data = mmss_xo_mmpll0_mmpll9_mmpll2_mmpll8_gpll0,\n\t\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll9_mmpll2_mmpll8_gpll0),\n\t\t\t.ops = &clk_gfx3d_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n\t.hws = (struct clk_hw*[]) {\n\t\t&mmpll9.clkr.hw,\n\t\t&mmpll2.clkr.hw,\n\t\t&mmpll8.clkr.hw\n\t},\n};\n\nstatic const struct freq_tbl ftbl_rbbmtimer_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 rbbmtimer_clk_src = {\n\t.cmd_rcgr = 0x4090,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_rbbmtimer_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"rbbmtimer_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 isense_clk_src = {\n\t.cmd_rcgr = 0x4010,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll9_mmpll2_mmpll8_gpll0_gpll0_div_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"isense_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll9_mmpll2_mmpll8_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll9_mmpll2_mmpll8_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_rbcpr_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(50000000, P_GPLL0, 12, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 rbcpr_clk_src = {\n\t.cmd_rcgr = 0x4060,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_rbcpr_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"rbcpr_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_video_core_clk_src[] = {\n\tF(75000000, P_GPLL0_DIV, 4, 0, 0),\n\tF(150000000, P_GPLL0, 4, 0, 0),\n\tF(346666667, P_MMPLL3, 3, 0, 0),\n\tF(520000000, P_MMPLL3, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 video_core_clk_src = {\n\t.cmd_rcgr = 0x1000,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll3_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_video_core_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"video_core_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll3_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll3_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 video_subcore0_clk_src = {\n\t.cmd_rcgr = 0x1060,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll3_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_video_core_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"video_subcore0_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll3_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll3_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 video_subcore1_clk_src = {\n\t.cmd_rcgr = 0x1080,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll3_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_video_core_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"video_subcore1_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll3_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll3_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 pclk0_clk_src = {\n\t.cmd_rcgr = 0x2000,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_dsi0pll_dsi1pll_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pclk0_clk_src\",\n\t\t.parent_data = mmss_xo_dsi0pll_dsi1pll,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_dsi0pll_dsi1pll),\n\t\t.ops = &clk_pixel_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_rcg2 pclk1_clk_src = {\n\t.cmd_rcgr = 0x2020,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_dsi0pll_dsi1pll_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pclk1_clk_src\",\n\t\t.parent_data = mmss_xo_dsi0pll_dsi1pll,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_dsi0pll_dsi1pll),\n\t\t.ops = &clk_pixel_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_mdp_clk_src[] = {\n\tF(85714286, P_GPLL0, 7, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(150000000, P_GPLL0, 4, 0, 0),\n\tF(171428571, P_GPLL0, 3.5, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\tF(275000000, P_MMPLL5, 3, 0, 0),\n\tF(300000000, P_GPLL0, 2, 0, 0),\n\tF(330000000, P_MMPLL5, 2.5, 0, 0),\n\tF(412500000, P_MMPLL5, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 mdp_clk_src = {\n\t.cmd_rcgr = 0x2040,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll5_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_mdp_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mdp_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll5_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll5_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl extpclk_freq_tbl[] = {\n\t{ .src = P_HDMIPLL },\n\t{ }\n};\n\nstatic struct clk_rcg2 extpclk_clk_src = {\n\t.cmd_rcgr = 0x2060,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_hdmi_map,\n\t.freq_tbl = extpclk_freq_tbl,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"extpclk_clk_src\",\n\t\t.parent_data = mmss_xo_hdmi,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_hdmi),\n\t\t.ops = &clk_byte_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct freq_tbl ftbl_mdss_vsync_clk[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 vsync_clk_src = {\n\t.cmd_rcgr = 0x2080,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_mdss_vsync_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"vsync_clk_src\",\n\t\t.parent_data = mmss_xo_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_mdss_hdmi_clk[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 hdmi_clk_src = {\n\t.cmd_rcgr = 0x2100,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_mdss_hdmi_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"hdmi_clk_src\",\n\t\t.parent_data = mmss_xo_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 byte0_clk_src = {\n\t.cmd_rcgr = 0x2120,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_dsibyte_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"byte0_clk_src\",\n\t\t.parent_data = mmss_xo_dsibyte,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_dsibyte),\n\t\t.ops = &clk_byte2_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_rcg2 byte1_clk_src = {\n\t.cmd_rcgr = 0x2140,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_dsibyte_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"byte1_clk_src\",\n\t\t.parent_data = mmss_xo_dsibyte,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_dsibyte),\n\t\t.ops = &clk_byte2_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct freq_tbl ftbl_mdss_esc0_1_clk[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 esc0_clk_src = {\n\t.cmd_rcgr = 0x2160,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_dsibyte_map,\n\t.freq_tbl = ftbl_mdss_esc0_1_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"esc0_clk_src\",\n\t\t.parent_data = mmss_xo_dsibyte,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_dsibyte),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 esc1_clk_src = {\n\t.cmd_rcgr = 0x2180,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_dsibyte_map,\n\t.freq_tbl = ftbl_mdss_esc0_1_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"esc1_clk_src\",\n\t\t.parent_data = mmss_xo_dsibyte,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_dsibyte),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_camss_gp0_clk_src[] = {\n\tF(10000, P_XO, 16, 1, 120),\n\tF(24000, P_XO, 16, 1, 50),\n\tF(6000000, P_GPLL0_DIV, 10, 1, 5),\n\tF(12000000, P_GPLL0_DIV, 1, 1, 25),\n\tF(13000000, P_GPLL0_DIV, 2, 13, 150),\n\tF(24000000, P_GPLL0_DIV, 1, 2, 25),\n\t{ }\n};\n\nstatic struct clk_rcg2 camss_gp0_clk_src = {\n\t.cmd_rcgr = 0x3420,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll4_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_camss_gp0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camss_gp0_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll4_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll4_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 camss_gp1_clk_src = {\n\t.cmd_rcgr = 0x3450,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll4_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_camss_gp0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camss_gp1_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll4_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll4_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_mclk0_clk_src[] = {\n\tF(4800000, P_XO, 4, 0, 0),\n\tF(6000000, P_GPLL0_DIV, 10, 1, 5),\n\tF(8000000, P_GPLL0_DIV, 1, 2, 75),\n\tF(9600000, P_XO, 2, 0, 0),\n\tF(16666667, P_GPLL0_DIV, 2, 1, 9),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(24000000, P_GPLL0_DIV, 1, 2, 25),\n\tF(33333333, P_GPLL0_DIV, 1, 1, 9),\n\tF(48000000, P_GPLL0, 1, 2, 25),\n\tF(66666667, P_GPLL0, 1, 1, 9),\n\t{ }\n};\n\nstatic struct clk_rcg2 mclk0_clk_src = {\n\t.cmd_rcgr = 0x3360,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll4_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_mclk0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mclk0_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll4_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll4_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 mclk1_clk_src = {\n\t.cmd_rcgr = 0x3390,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll4_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_mclk0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mclk1_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll4_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll4_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 mclk2_clk_src = {\n\t.cmd_rcgr = 0x33c0,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll4_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_mclk0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mclk2_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll4_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll4_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 mclk3_clk_src = {\n\t.cmd_rcgr = 0x33f0,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll4_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_mclk0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mclk3_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll4_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll4_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cci_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(37500000, P_GPLL0, 16, 0, 0),\n\tF(50000000, P_GPLL0, 12, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cci_clk_src = {\n\t.cmd_rcgr = 0x3300,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll4_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_cci_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cci_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll4_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll4_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_csi0phytimer_clk_src[] = {\n\tF(100000000, P_GPLL0_DIV, 3, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\tF(266666667, P_MMPLL0, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 csi0phytimer_clk_src = {\n\t.cmd_rcgr = 0x3000,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_csi0phytimer_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi0phytimer_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 csi1phytimer_clk_src = {\n\t.cmd_rcgr = 0x3030,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_csi0phytimer_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi1phytimer_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 csi2phytimer_clk_src = {\n\t.cmd_rcgr = 0x3060,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_csi0phytimer_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi2phytimer_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_csiphy0_3p_clk_src[] = {\n\tF(100000000, P_GPLL0_DIV, 3, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\tF(320000000, P_MMPLL4, 3, 0, 0),\n\tF(384000000, P_MMPLL4, 2.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 csiphy0_3p_clk_src = {\n\t.cmd_rcgr = 0x3240,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_csiphy0_3p_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csiphy0_3p_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 csiphy1_3p_clk_src = {\n\t.cmd_rcgr = 0x3260,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_csiphy0_3p_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csiphy1_3p_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 csiphy2_3p_clk_src = {\n\t.cmd_rcgr = 0x3280,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_csiphy0_3p_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csiphy2_3p_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_jpeg0_clk_src[] = {\n\tF(75000000, P_GPLL0_DIV, 4, 0, 0),\n\tF(150000000, P_GPLL0, 4, 0, 0),\n\tF(228571429, P_MMPLL0, 3.5, 0, 0),\n\tF(266666667, P_MMPLL0, 3, 0, 0),\n\tF(320000000, P_MMPLL0, 2.5, 0, 0),\n\tF(480000000, P_MMPLL4, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 jpeg0_clk_src = {\n\t.cmd_rcgr = 0x3500,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_jpeg0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"jpeg0_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_jpeg2_clk_src[] = {\n\tF(75000000, P_GPLL0_DIV, 4, 0, 0),\n\tF(150000000, P_GPLL0, 4, 0, 0),\n\tF(228571429, P_MMPLL0, 3.5, 0, 0),\n\tF(266666667, P_MMPLL0, 3, 0, 0),\n\tF(320000000, P_MMPLL0, 2.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 jpeg2_clk_src = {\n\t.cmd_rcgr = 0x3540,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_jpeg2_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"jpeg2_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 jpeg_dma_clk_src = {\n\t.cmd_rcgr = 0x3560,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_jpeg0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"jpeg_dma_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_vfe0_clk_src[] = {\n\tF(75000000, P_GPLL0_DIV, 4, 0, 0),\n\tF(100000000, P_GPLL0_DIV, 3, 0, 0),\n\tF(300000000, P_GPLL0, 2, 0, 0),\n\tF(320000000, P_MMPLL0, 2.5, 0, 0),\n\tF(480000000, P_MMPLL4, 2, 0, 0),\n\tF(600000000, P_GPLL0, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 vfe0_clk_src = {\n\t.cmd_rcgr = 0x3600,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_vfe0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"vfe0_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 vfe1_clk_src = {\n\t.cmd_rcgr = 0x3620,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_vfe0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"vfe1_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cpp_clk_src[] = {\n\tF(100000000, P_GPLL0_DIV, 3, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\tF(320000000, P_MMPLL0, 2.5, 0, 0),\n\tF(480000000, P_MMPLL4, 2, 0, 0),\n\tF(640000000, P_MMPLL4, 1.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cpp_clk_src = {\n\t.cmd_rcgr = 0x3640,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_cpp_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpp_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_csi0_clk_src[] = {\n\tF(100000000, P_GPLL0_DIV, 3, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\tF(266666667, P_MMPLL0, 3, 0, 0),\n\tF(480000000, P_MMPLL4, 2, 0, 0),\n\tF(600000000, P_GPLL0, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 csi0_clk_src = {\n\t.cmd_rcgr = 0x3090,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_csi0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi0_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 csi1_clk_src = {\n\t.cmd_rcgr = 0x3100,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_csi0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi1_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 csi2_clk_src = {\n\t.cmd_rcgr = 0x3160,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_csi0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi2_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 csi3_clk_src = {\n\t.cmd_rcgr = 0x31c0,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_csi0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi3_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll1_mmpll4_mmpll3_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_fd_core_clk_src[] = {\n\tF(100000000, P_GPLL0_DIV, 3, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\tF(400000000, P_MMPLL0, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 fd_core_clk_src = {\n\t.cmd_rcgr = 0x3b00,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_mmpll0_mmpll4_gpll0_gpll0_div_map,\n\t.freq_tbl = ftbl_fd_core_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"fd_core_clk_src\",\n\t\t.parent_data = mmss_xo_mmpll0_mmpll4_gpll0_gpll0_div,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_mmpll0_mmpll4_gpll0_gpll0_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch mmss_mmagic_ahb_clk = {\n\t.halt_reg = 0x5024,\n\t.clkr = {\n\t\t.enable_reg = 0x5024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mmss_mmagic_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT | CLK_IS_CRITICAL,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mmss_mmagic_cfg_ahb_clk = {\n\t.halt_reg = 0x5054,\n\t.clkr = {\n\t\t.enable_reg = 0x5054,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mmss_mmagic_cfg_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT | CLK_IS_CRITICAL,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mmss_misc_ahb_clk = {\n\t.halt_reg = 0x5018,\n\t.clkr = {\n\t\t.enable_reg = 0x5018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mmss_misc_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mmss_misc_cxo_clk = {\n\t.halt_reg = 0x5014,\n\t.clkr = {\n\t\t.enable_reg = 0x5014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mmss_misc_cxo_clk\",\n\t\t\t.parent_data = (const struct clk_parent_data[]){\n\t\t\t\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mmss_mmagic_maxi_clk = {\n\t.halt_reg = 0x5074,\n\t.clkr = {\n\t\t.enable_reg = 0x5074,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mmss_mmagic_maxi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&maxi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mmagic_camss_axi_clk = {\n\t.halt_reg = 0x3c44,\n\t.clkr = {\n\t\t.enable_reg = 0x3c44,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mmagic_camss_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&axi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT | CLK_IS_CRITICAL,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mmagic_camss_noc_cfg_ahb_clk = {\n\t.halt_reg = 0x3c48,\n\t.clkr = {\n\t\t.enable_reg = 0x3c48,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mmagic_camss_noc_cfg_ahb_clk\",\n\t\t\t.parent_data = (const struct clk_parent_data[]){\n\t\t\t\t{ .fw_name = \"gcc_mmss_noc_cfg_ahb_clk\", .name = \"gcc_mmss_noc_cfg_ahb_clk\" },\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT | CLK_IS_CRITICAL,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch smmu_vfe_ahb_clk = {\n\t.halt_reg = 0x3c04,\n\t.clkr = {\n\t\t.enable_reg = 0x3c04,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"smmu_vfe_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch smmu_vfe_axi_clk = {\n\t.halt_reg = 0x3c08,\n\t.clkr = {\n\t\t.enable_reg = 0x3c08,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"smmu_vfe_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&axi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch smmu_cpp_ahb_clk = {\n\t.halt_reg = 0x3c14,\n\t.clkr = {\n\t\t.enable_reg = 0x3c14,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"smmu_cpp_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch smmu_cpp_axi_clk = {\n\t.halt_reg = 0x3c18,\n\t.clkr = {\n\t\t.enable_reg = 0x3c18,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"smmu_cpp_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&axi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch smmu_jpeg_ahb_clk = {\n\t.halt_reg = 0x3c24,\n\t.clkr = {\n\t\t.enable_reg = 0x3c24,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"smmu_jpeg_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch smmu_jpeg_axi_clk = {\n\t.halt_reg = 0x3c28,\n\t.clkr = {\n\t\t.enable_reg = 0x3c28,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"smmu_jpeg_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&axi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mmagic_mdss_axi_clk = {\n\t.halt_reg = 0x2474,\n\t.clkr = {\n\t\t.enable_reg = 0x2474,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mmagic_mdss_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&axi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT | CLK_IS_CRITICAL,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mmagic_mdss_noc_cfg_ahb_clk = {\n\t.halt_reg = 0x2478,\n\t.clkr = {\n\t\t.enable_reg = 0x2478,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mmagic_mdss_noc_cfg_ahb_clk\",\n\t\t\t.parent_data = (const struct clk_parent_data[]){\n\t\t\t\t{ .fw_name = \"gcc_mmss_noc_cfg_ahb_clk\", .name = \"gcc_mmss_noc_cfg_ahb_clk\" },\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT | CLK_IS_CRITICAL,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch smmu_rot_ahb_clk = {\n\t.halt_reg = 0x2444,\n\t.clkr = {\n\t\t.enable_reg = 0x2444,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"smmu_rot_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch smmu_rot_axi_clk = {\n\t.halt_reg = 0x2448,\n\t.clkr = {\n\t\t.enable_reg = 0x2448,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"smmu_rot_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&axi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch smmu_mdp_ahb_clk = {\n\t.halt_reg = 0x2454,\n\t.clkr = {\n\t\t.enable_reg = 0x2454,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"smmu_mdp_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch smmu_mdp_axi_clk = {\n\t.halt_reg = 0x2458,\n\t.clkr = {\n\t\t.enable_reg = 0x2458,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"smmu_mdp_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&axi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mmagic_video_axi_clk = {\n\t.halt_reg = 0x1194,\n\t.clkr = {\n\t\t.enable_reg = 0x1194,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mmagic_video_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&axi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT | CLK_IS_CRITICAL,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mmagic_video_noc_cfg_ahb_clk = {\n\t.halt_reg = 0x1198,\n\t.clkr = {\n\t\t.enable_reg = 0x1198,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mmagic_video_noc_cfg_ahb_clk\",\n\t\t\t.parent_data = (const struct clk_parent_data[]){\n\t\t\t\t{ .fw_name = \"gcc_mmss_noc_cfg_ahb_clk\", .name = \"gcc_mmss_noc_cfg_ahb_clk\" },\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT | CLK_IS_CRITICAL,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch smmu_video_ahb_clk = {\n\t.halt_reg = 0x1174,\n\t.clkr = {\n\t\t.enable_reg = 0x1174,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"smmu_video_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch smmu_video_axi_clk = {\n\t.halt_reg = 0x1178,\n\t.clkr = {\n\t\t.enable_reg = 0x1178,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"smmu_video_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&axi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mmagic_bimc_noc_cfg_ahb_clk = {\n\t.halt_reg = 0x5298,\n\t.clkr = {\n\t\t.enable_reg = 0x5298,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mmagic_bimc_noc_cfg_ahb_clk\",\n\t\t\t.parent_data = (const struct clk_parent_data[]){\n\t\t\t\t{ .fw_name = \"gcc_mmss_noc_cfg_ahb_clk\", .name = \"gcc_mmss_noc_cfg_ahb_clk\" },\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_gx_gfx3d_clk = {\n\t.halt_reg = 0x4028,\n\t.clkr = {\n\t\t.enable_reg = 0x4028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_gx_gfx3d_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gfx3d_clk_src.rcg.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_gx_rbbmtimer_clk = {\n\t.halt_reg = 0x40b0,\n\t.clkr = {\n\t\t.enable_reg = 0x40b0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_gx_rbbmtimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&rbbmtimer_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_ahb_clk = {\n\t.halt_reg = 0x403c,\n\t.clkr = {\n\t\t.enable_reg = 0x403c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_aon_isense_clk = {\n\t.halt_reg = 0x4044,\n\t.clkr = {\n\t\t.enable_reg = 0x4044,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_aon_isense_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&isense_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch vmem_maxi_clk = {\n\t.halt_reg = 0x1204,\n\t.clkr = {\n\t\t.enable_reg = 0x1204,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"vmem_maxi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&maxi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch vmem_ahb_clk = {\n\t.halt_reg = 0x1208,\n\t.clkr = {\n\t\t.enable_reg = 0x1208,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"vmem_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mmss_rbcpr_clk = {\n\t.halt_reg = 0x4084,\n\t.clkr = {\n\t\t.enable_reg = 0x4084,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mmss_rbcpr_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&rbcpr_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mmss_rbcpr_ahb_clk = {\n\t.halt_reg = 0x4088,\n\t.clkr = {\n\t\t.enable_reg = 0x4088,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mmss_rbcpr_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_core_clk = {\n\t.halt_reg = 0x1028,\n\t.clkr = {\n\t\t.enable_reg = 0x1028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&video_core_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_axi_clk = {\n\t.halt_reg = 0x1034,\n\t.clkr = {\n\t\t.enable_reg = 0x1034,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&axi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_maxi_clk = {\n\t.halt_reg = 0x1038,\n\t.clkr = {\n\t\t.enable_reg = 0x1038,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_maxi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&maxi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_ahb_clk = {\n\t.halt_reg = 0x1030,\n\t.clkr = {\n\t\t.enable_reg = 0x1030,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_subcore0_clk = {\n\t.halt_reg = 0x1048,\n\t.clkr = {\n\t\t.enable_reg = 0x1048,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_subcore0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&video_subcore0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_subcore1_clk = {\n\t.halt_reg = 0x104c,\n\t.clkr = {\n\t\t.enable_reg = 0x104c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_subcore1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&video_subcore1_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_ahb_clk = {\n\t.halt_reg = 0x2308,\n\t.clkr = {\n\t\t.enable_reg = 0x2308,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_hdmi_ahb_clk = {\n\t.halt_reg = 0x230c,\n\t.clkr = {\n\t\t.enable_reg = 0x230c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_hdmi_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_axi_clk = {\n\t.halt_reg = 0x2310,\n\t.clkr = {\n\t\t.enable_reg = 0x2310,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&axi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_pclk0_clk = {\n\t.halt_reg = 0x2314,\n\t.clkr = {\n\t\t.enable_reg = 0x2314,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_pclk0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pclk0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_pclk1_clk = {\n\t.halt_reg = 0x2318,\n\t.clkr = {\n\t\t.enable_reg = 0x2318,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_pclk1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pclk1_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_mdp_clk = {\n\t.halt_reg = 0x231c,\n\t.clkr = {\n\t\t.enable_reg = 0x231c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_mdp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mdp_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_extpclk_clk = {\n\t.halt_reg = 0x2324,\n\t.clkr = {\n\t\t.enable_reg = 0x2324,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_extpclk_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&extpclk_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_vsync_clk = {\n\t.halt_reg = 0x2328,\n\t.clkr = {\n\t\t.enable_reg = 0x2328,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_vsync_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&vsync_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_hdmi_clk = {\n\t.halt_reg = 0x2338,\n\t.clkr = {\n\t\t.enable_reg = 0x2338,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_hdmi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&hdmi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_byte0_clk = {\n\t.halt_reg = 0x233c,\n\t.clkr = {\n\t\t.enable_reg = 0x233c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_byte0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&byte0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_byte1_clk = {\n\t.halt_reg = 0x2340,\n\t.clkr = {\n\t\t.enable_reg = 0x2340,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_byte1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&byte1_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_esc0_clk = {\n\t.halt_reg = 0x2344,\n\t.clkr = {\n\t\t.enable_reg = 0x2344,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_esc0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&esc0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_esc1_clk = {\n\t.halt_reg = 0x2348,\n\t.clkr = {\n\t\t.enable_reg = 0x2348,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_esc1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&esc1_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_top_ahb_clk = {\n\t.halt_reg = 0x3484,\n\t.clkr = {\n\t\t.enable_reg = 0x3484,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_top_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_ahb_clk = {\n\t.halt_reg = 0x348c,\n\t.clkr = {\n\t\t.enable_reg = 0x348c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_micro_ahb_clk = {\n\t.halt_reg = 0x3494,\n\t.clkr = {\n\t\t.enable_reg = 0x3494,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_micro_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_gp0_clk = {\n\t.halt_reg = 0x3444,\n\t.clkr = {\n\t\t.enable_reg = 0x3444,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_gp0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camss_gp0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_gp1_clk = {\n\t.halt_reg = 0x3474,\n\t.clkr = {\n\t\t.enable_reg = 0x3474,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_gp1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camss_gp1_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_mclk0_clk = {\n\t.halt_reg = 0x3384,\n\t.clkr = {\n\t\t.enable_reg = 0x3384,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_mclk0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mclk0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_mclk1_clk = {\n\t.halt_reg = 0x33b4,\n\t.clkr = {\n\t\t.enable_reg = 0x33b4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_mclk1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mclk1_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_mclk2_clk = {\n\t.halt_reg = 0x33e4,\n\t.clkr = {\n\t\t.enable_reg = 0x33e4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_mclk2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mclk2_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_mclk3_clk = {\n\t.halt_reg = 0x3414,\n\t.clkr = {\n\t\t.enable_reg = 0x3414,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_mclk3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&mclk3_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_cci_clk = {\n\t.halt_reg = 0x3344,\n\t.clkr = {\n\t\t.enable_reg = 0x3344,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_cci_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cci_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_cci_ahb_clk = {\n\t.halt_reg = 0x3348,\n\t.clkr = {\n\t\t.enable_reg = 0x3348,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_cci_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi0phytimer_clk = {\n\t.halt_reg = 0x3024,\n\t.clkr = {\n\t\t.enable_reg = 0x3024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi0phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi0phytimer_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi1phytimer_clk = {\n\t.halt_reg = 0x3054,\n\t.clkr = {\n\t\t.enable_reg = 0x3054,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi1phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi1phytimer_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi2phytimer_clk = {\n\t.halt_reg = 0x3084,\n\t.clkr = {\n\t\t.enable_reg = 0x3084,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi2phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi2phytimer_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csiphy0_3p_clk = {\n\t.halt_reg = 0x3234,\n\t.clkr = {\n\t\t.enable_reg = 0x3234,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csiphy0_3p_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csiphy0_3p_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csiphy1_3p_clk = {\n\t.halt_reg = 0x3254,\n\t.clkr = {\n\t\t.enable_reg = 0x3254,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csiphy1_3p_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csiphy1_3p_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csiphy2_3p_clk = {\n\t.halt_reg = 0x3274,\n\t.clkr = {\n\t\t.enable_reg = 0x3274,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csiphy2_3p_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csiphy2_3p_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_jpeg0_clk = {\n\t.halt_reg = 0x35a8,\n\t.clkr = {\n\t\t.enable_reg = 0x35a8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_jpeg0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&jpeg0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_jpeg2_clk = {\n\t.halt_reg = 0x35b0,\n\t.clkr = {\n\t\t.enable_reg = 0x35b0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_jpeg2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&jpeg2_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_jpeg_dma_clk = {\n\t.halt_reg = 0x35c0,\n\t.clkr = {\n\t\t.enable_reg = 0x35c0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_jpeg_dma_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&jpeg_dma_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_jpeg_ahb_clk = {\n\t.halt_reg = 0x35b4,\n\t.clkr = {\n\t\t.enable_reg = 0x35b4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_jpeg_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_jpeg_axi_clk = {\n\t.halt_reg = 0x35b8,\n\t.clkr = {\n\t\t.enable_reg = 0x35b8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_jpeg_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&axi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_vfe_ahb_clk = {\n\t.halt_reg = 0x36b8,\n\t.clkr = {\n\t\t.enable_reg = 0x36b8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_vfe_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_vfe_axi_clk = {\n\t.halt_reg = 0x36bc,\n\t.clkr = {\n\t\t.enable_reg = 0x36bc,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_vfe_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&axi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_vfe0_clk = {\n\t.halt_reg = 0x36a8,\n\t.clkr = {\n\t\t.enable_reg = 0x36a8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_vfe0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&vfe0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_vfe0_stream_clk = {\n\t.halt_reg = 0x3720,\n\t.clkr = {\n\t\t.enable_reg = 0x3720,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_vfe0_stream_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&vfe0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_vfe0_ahb_clk = {\n\t.halt_reg = 0x3668,\n\t.clkr = {\n\t\t.enable_reg = 0x3668,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_vfe0_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_vfe1_clk = {\n\t.halt_reg = 0x36ac,\n\t.clkr = {\n\t\t.enable_reg = 0x36ac,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_vfe1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&vfe1_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_vfe1_stream_clk = {\n\t.halt_reg = 0x3724,\n\t.clkr = {\n\t\t.enable_reg = 0x3724,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_vfe1_stream_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&vfe1_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_vfe1_ahb_clk = {\n\t.halt_reg = 0x3678,\n\t.clkr = {\n\t\t.enable_reg = 0x3678,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_vfe1_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi_vfe0_clk = {\n\t.halt_reg = 0x3704,\n\t.clkr = {\n\t\t.enable_reg = 0x3704,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi_vfe0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&vfe0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi_vfe1_clk = {\n\t.halt_reg = 0x3714,\n\t.clkr = {\n\t\t.enable_reg = 0x3714,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi_vfe1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&vfe1_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_cpp_vbif_ahb_clk = {\n\t.halt_reg = 0x36c8,\n\t.clkr = {\n\t\t.enable_reg = 0x36c8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_cpp_vbif_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_cpp_axi_clk = {\n\t.halt_reg = 0x36c4,\n\t.clkr = {\n\t\t.enable_reg = 0x36c4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_cpp_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&axi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_cpp_clk = {\n\t.halt_reg = 0x36b0,\n\t.clkr = {\n\t\t.enable_reg = 0x36b0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_cpp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cpp_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_cpp_ahb_clk = {\n\t.halt_reg = 0x36b4,\n\t.clkr = {\n\t\t.enable_reg = 0x36b4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_cpp_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi0_clk = {\n\t.halt_reg = 0x30b4,\n\t.clkr = {\n\t\t.enable_reg = 0x30b4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi0_ahb_clk = {\n\t.halt_reg = 0x30bc,\n\t.clkr = {\n\t\t.enable_reg = 0x30bc,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi0_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi0phy_clk = {\n\t.halt_reg = 0x30c4,\n\t.clkr = {\n\t\t.enable_reg = 0x30c4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi0phy_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi0rdi_clk = {\n\t.halt_reg = 0x30d4,\n\t.clkr = {\n\t\t.enable_reg = 0x30d4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi0rdi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi0pix_clk = {\n\t.halt_reg = 0x30e4,\n\t.clkr = {\n\t\t.enable_reg = 0x30e4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi0pix_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi1_clk = {\n\t.halt_reg = 0x3124,\n\t.clkr = {\n\t\t.enable_reg = 0x3124,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi1_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi1_ahb_clk = {\n\t.halt_reg = 0x3128,\n\t.clkr = {\n\t\t.enable_reg = 0x3128,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi1_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi1phy_clk = {\n\t.halt_reg = 0x3134,\n\t.clkr = {\n\t\t.enable_reg = 0x3134,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi1phy_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi1_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi1rdi_clk = {\n\t.halt_reg = 0x3144,\n\t.clkr = {\n\t\t.enable_reg = 0x3144,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi1rdi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi1_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi1pix_clk = {\n\t.halt_reg = 0x3154,\n\t.clkr = {\n\t\t.enable_reg = 0x3154,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi1pix_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi1_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi2_clk = {\n\t.halt_reg = 0x3184,\n\t.clkr = {\n\t\t.enable_reg = 0x3184,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi2_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi2_ahb_clk = {\n\t.halt_reg = 0x3188,\n\t.clkr = {\n\t\t.enable_reg = 0x3188,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi2_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi2phy_clk = {\n\t.halt_reg = 0x3194,\n\t.clkr = {\n\t\t.enable_reg = 0x3194,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi2phy_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi2_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi2rdi_clk = {\n\t.halt_reg = 0x31a4,\n\t.clkr = {\n\t\t.enable_reg = 0x31a4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi2rdi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi2_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi2pix_clk = {\n\t.halt_reg = 0x31b4,\n\t.clkr = {\n\t\t.enable_reg = 0x31b4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi2pix_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi2_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi3_clk = {\n\t.halt_reg = 0x31e4,\n\t.clkr = {\n\t\t.enable_reg = 0x31e4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi3_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi3_ahb_clk = {\n\t.halt_reg = 0x31e8,\n\t.clkr = {\n\t\t.enable_reg = 0x31e8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi3_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi3phy_clk = {\n\t.halt_reg = 0x31f4,\n\t.clkr = {\n\t\t.enable_reg = 0x31f4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi3phy_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi3_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi3rdi_clk = {\n\t.halt_reg = 0x3204,\n\t.clkr = {\n\t\t.enable_reg = 0x3204,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi3rdi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi3_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi3pix_clk = {\n\t.halt_reg = 0x3214,\n\t.clkr = {\n\t\t.enable_reg = 0x3214,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi3pix_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&csi3_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_ispif_ahb_clk = {\n\t.halt_reg = 0x3224,\n\t.clkr = {\n\t\t.enable_reg = 0x3224,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_ispif_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch fd_core_clk = {\n\t.halt_reg = 0x3b68,\n\t.clkr = {\n\t\t.enable_reg = 0x3b68,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"fd_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&fd_core_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch fd_core_uar_clk = {\n\t.halt_reg = 0x3b6c,\n\t.clkr = {\n\t\t.enable_reg = 0x3b6c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"fd_core_uar_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&fd_core_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch fd_ahb_clk = {\n\t.halt_reg = 0x3ba74,\n\t.clkr = {\n\t\t.enable_reg = 0x3ba74,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"fd_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_hw *mmcc_msm8996_hws[] = {\n\t&gpll0_div.hw,\n};\n\nstatic struct gdsc mmagic_bimc_gdsc = {\n\t.gdscr = 0x529c,\n\t.pd = {\n\t\t.name = \"mmagic_bimc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = ALWAYS_ON,\n};\n\nstatic struct gdsc mmagic_video_gdsc = {\n\t.gdscr = 0x119c,\n\t.gds_hw_ctrl = 0x120c,\n\t.pd = {\n\t\t.name = \"mmagic_video\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE | ALWAYS_ON,\n};\n\nstatic struct gdsc mmagic_mdss_gdsc = {\n\t.gdscr = 0x247c,\n\t.gds_hw_ctrl = 0x2480,\n\t.pd = {\n\t\t.name = \"mmagic_mdss\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE | ALWAYS_ON,\n};\n\nstatic struct gdsc mmagic_camss_gdsc = {\n\t.gdscr = 0x3c4c,\n\t.gds_hw_ctrl = 0x3c50,\n\t.pd = {\n\t\t.name = \"mmagic_camss\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE | ALWAYS_ON,\n};\n\nstatic struct gdsc venus_gdsc = {\n\t.gdscr = 0x1024,\n\t.cxcs = (unsigned int []){ 0x1028, 0x1034, 0x1038 },\n\t.cxc_count = 3,\n\t.pd = {\n\t\t.name = \"venus\",\n\t},\n\t.parent = &mmagic_video_gdsc.pd,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc venus_core0_gdsc = {\n\t.gdscr = 0x1040,\n\t.cxcs = (unsigned int []){ 0x1048 },\n\t.cxc_count = 1,\n\t.pd = {\n\t\t.name = \"venus_core0\",\n\t},\n\t.parent = &venus_gdsc.pd,\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = HW_CTRL,\n};\n\nstatic struct gdsc venus_core1_gdsc = {\n\t.gdscr = 0x1044,\n\t.cxcs = (unsigned int []){ 0x104c },\n\t.cxc_count = 1,\n\t.pd = {\n\t\t.name = \"venus_core1\",\n\t},\n\t.parent = &venus_gdsc.pd,\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = HW_CTRL,\n};\n\nstatic struct gdsc camss_gdsc = {\n\t.gdscr = 0x34a0,\n\t.cxcs = (unsigned int []){ 0x36bc, 0x36c4 },\n\t.cxc_count = 2,\n\t.pd = {\n\t\t.name = \"camss\",\n\t},\n\t.parent = &mmagic_camss_gdsc.pd,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc vfe0_gdsc = {\n\t.gdscr = 0x3664,\n\t.cxcs = (unsigned int []){ 0x36a8 },\n\t.cxc_count = 1,\n\t.pd = {\n\t\t.name = \"vfe0\",\n\t},\n\t.parent = &camss_gdsc.pd,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc vfe1_gdsc = {\n\t.gdscr = 0x3674,\n\t.cxcs = (unsigned int []){ 0x36ac },\n\t.cxc_count = 1,\n\t.pd = {\n\t\t.name = \"vfe1\",\n\t},\n\t.parent = &camss_gdsc.pd,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc jpeg_gdsc = {\n\t.gdscr = 0x35a4,\n\t.cxcs = (unsigned int []){ 0x35a8, 0x35b0, 0x35c0, 0x35b8 },\n\t.cxc_count = 4,\n\t.pd = {\n\t\t.name = \"jpeg\",\n\t},\n\t.parent = &camss_gdsc.pd,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc cpp_gdsc = {\n\t.gdscr = 0x36d4,\n\t.cxcs = (unsigned int []){ 0x36b0 },\n\t.cxc_count = 1,\n\t.pd = {\n\t\t.name = \"cpp\",\n\t},\n\t.parent = &camss_gdsc.pd,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc fd_gdsc = {\n\t.gdscr = 0x3b64,\n\t.cxcs = (unsigned int []){ 0x3b68, 0x3b6c },\n\t.cxc_count = 2,\n\t.pd = {\n\t\t.name = \"fd\",\n\t},\n\t.parent = &camss_gdsc.pd,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc mdss_gdsc = {\n\t.gdscr = 0x2304,\n\t.cxcs = (unsigned int []){ 0x2310, 0x231c },\n\t.cxc_count = 2,\n\t.pd = {\n\t\t.name = \"mdss\",\n\t},\n\t.parent = &mmagic_mdss_gdsc.pd,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc gpu_gdsc = {\n\t.gdscr = 0x4034,\n\t.gds_hw_ctrl = 0x4038,\n\t.pd = {\n\t\t.name = \"gpu\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct gdsc gpu_gx_gdsc = {\n\t.gdscr = 0x4024,\n\t.clamp_io_ctrl = 0x4300,\n\t.cxcs = (unsigned int []){ 0x4028 },\n\t.cxc_count = 1,\n\t.pd = {\n\t\t.name = \"gpu_gx\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.parent = &gpu_gdsc.pd,\n\t.flags = CLAMP_IO,\n\t.supply = \"vdd-gfx\",\n};\n\nstatic struct clk_regmap *mmcc_msm8996_clocks[] = {\n\t[MMPLL0_EARLY] = &mmpll0_early.clkr,\n\t[MMPLL0_PLL] = &mmpll0.clkr,\n\t[MMPLL1_EARLY] = &mmpll1_early.clkr,\n\t[MMPLL1_PLL] = &mmpll1.clkr,\n\t[MMPLL2_EARLY] = &mmpll2_early.clkr,\n\t[MMPLL2_PLL] = &mmpll2.clkr,\n\t[MMPLL3_EARLY] = &mmpll3_early.clkr,\n\t[MMPLL3_PLL] = &mmpll3.clkr,\n\t[MMPLL4_EARLY] = &mmpll4_early.clkr,\n\t[MMPLL4_PLL] = &mmpll4.clkr,\n\t[MMPLL5_EARLY] = &mmpll5_early.clkr,\n\t[MMPLL5_PLL] = &mmpll5.clkr,\n\t[MMPLL8_EARLY] = &mmpll8_early.clkr,\n\t[MMPLL8_PLL] = &mmpll8.clkr,\n\t[MMPLL9_EARLY] = &mmpll9_early.clkr,\n\t[MMPLL9_PLL] = &mmpll9.clkr,\n\t[AHB_CLK_SRC] = &ahb_clk_src.clkr,\n\t[AXI_CLK_SRC] = &axi_clk_src.clkr,\n\t[MAXI_CLK_SRC] = &maxi_clk_src.clkr,\n\t[GFX3D_CLK_SRC] = &gfx3d_clk_src.rcg.clkr,\n\t[RBBMTIMER_CLK_SRC] = &rbbmtimer_clk_src.clkr,\n\t[ISENSE_CLK_SRC] = &isense_clk_src.clkr,\n\t[RBCPR_CLK_SRC] = &rbcpr_clk_src.clkr,\n\t[VIDEO_CORE_CLK_SRC] = &video_core_clk_src.clkr,\n\t[VIDEO_SUBCORE0_CLK_SRC] = &video_subcore0_clk_src.clkr,\n\t[VIDEO_SUBCORE1_CLK_SRC] = &video_subcore1_clk_src.clkr,\n\t[PCLK0_CLK_SRC] = &pclk0_clk_src.clkr,\n\t[PCLK1_CLK_SRC] = &pclk1_clk_src.clkr,\n\t[MDP_CLK_SRC] = &mdp_clk_src.clkr,\n\t[EXTPCLK_CLK_SRC] = &extpclk_clk_src.clkr,\n\t[VSYNC_CLK_SRC] = &vsync_clk_src.clkr,\n\t[HDMI_CLK_SRC] = &hdmi_clk_src.clkr,\n\t[BYTE0_CLK_SRC] = &byte0_clk_src.clkr,\n\t[BYTE1_CLK_SRC] = &byte1_clk_src.clkr,\n\t[ESC0_CLK_SRC] = &esc0_clk_src.clkr,\n\t[ESC1_CLK_SRC] = &esc1_clk_src.clkr,\n\t[CAMSS_GP0_CLK_SRC] = &camss_gp0_clk_src.clkr,\n\t[CAMSS_GP1_CLK_SRC] = &camss_gp1_clk_src.clkr,\n\t[MCLK0_CLK_SRC] = &mclk0_clk_src.clkr,\n\t[MCLK1_CLK_SRC] = &mclk1_clk_src.clkr,\n\t[MCLK2_CLK_SRC] = &mclk2_clk_src.clkr,\n\t[MCLK3_CLK_SRC] = &mclk3_clk_src.clkr,\n\t[CCI_CLK_SRC] = &cci_clk_src.clkr,\n\t[CSI0PHYTIMER_CLK_SRC] = &csi0phytimer_clk_src.clkr,\n\t[CSI1PHYTIMER_CLK_SRC] = &csi1phytimer_clk_src.clkr,\n\t[CSI2PHYTIMER_CLK_SRC] = &csi2phytimer_clk_src.clkr,\n\t[CSIPHY0_3P_CLK_SRC] = &csiphy0_3p_clk_src.clkr,\n\t[CSIPHY1_3P_CLK_SRC] = &csiphy1_3p_clk_src.clkr,\n\t[CSIPHY2_3P_CLK_SRC] = &csiphy2_3p_clk_src.clkr,\n\t[JPEG0_CLK_SRC] = &jpeg0_clk_src.clkr,\n\t[JPEG2_CLK_SRC] = &jpeg2_clk_src.clkr,\n\t[JPEG_DMA_CLK_SRC] = &jpeg_dma_clk_src.clkr,\n\t[VFE0_CLK_SRC] = &vfe0_clk_src.clkr,\n\t[VFE1_CLK_SRC] = &vfe1_clk_src.clkr,\n\t[CPP_CLK_SRC] = &cpp_clk_src.clkr,\n\t[CSI0_CLK_SRC] = &csi0_clk_src.clkr,\n\t[CSI1_CLK_SRC] = &csi1_clk_src.clkr,\n\t[CSI2_CLK_SRC] = &csi2_clk_src.clkr,\n\t[CSI3_CLK_SRC] = &csi3_clk_src.clkr,\n\t[FD_CORE_CLK_SRC] = &fd_core_clk_src.clkr,\n\t[MMSS_MMAGIC_AHB_CLK] = &mmss_mmagic_ahb_clk.clkr,\n\t[MMSS_MMAGIC_CFG_AHB_CLK] = &mmss_mmagic_cfg_ahb_clk.clkr,\n\t[MMSS_MISC_AHB_CLK] = &mmss_misc_ahb_clk.clkr,\n\t[MMSS_MISC_CXO_CLK] = &mmss_misc_cxo_clk.clkr,\n\t[MMSS_MMAGIC_MAXI_CLK] = &mmss_mmagic_maxi_clk.clkr,\n\t[MMAGIC_CAMSS_AXI_CLK] = &mmagic_camss_axi_clk.clkr,\n\t[MMAGIC_CAMSS_NOC_CFG_AHB_CLK] = &mmagic_camss_noc_cfg_ahb_clk.clkr,\n\t[SMMU_VFE_AHB_CLK] = &smmu_vfe_ahb_clk.clkr,\n\t[SMMU_VFE_AXI_CLK] = &smmu_vfe_axi_clk.clkr,\n\t[SMMU_CPP_AHB_CLK] = &smmu_cpp_ahb_clk.clkr,\n\t[SMMU_CPP_AXI_CLK] = &smmu_cpp_axi_clk.clkr,\n\t[SMMU_JPEG_AHB_CLK] = &smmu_jpeg_ahb_clk.clkr,\n\t[SMMU_JPEG_AXI_CLK] = &smmu_jpeg_axi_clk.clkr,\n\t[MMAGIC_MDSS_AXI_CLK] = &mmagic_mdss_axi_clk.clkr,\n\t[MMAGIC_MDSS_NOC_CFG_AHB_CLK] = &mmagic_mdss_noc_cfg_ahb_clk.clkr,\n\t[SMMU_ROT_AHB_CLK] = &smmu_rot_ahb_clk.clkr,\n\t[SMMU_ROT_AXI_CLK] = &smmu_rot_axi_clk.clkr,\n\t[SMMU_MDP_AHB_CLK] = &smmu_mdp_ahb_clk.clkr,\n\t[SMMU_MDP_AXI_CLK] = &smmu_mdp_axi_clk.clkr,\n\t[MMAGIC_VIDEO_AXI_CLK] = &mmagic_video_axi_clk.clkr,\n\t[MMAGIC_VIDEO_NOC_CFG_AHB_CLK] = &mmagic_video_noc_cfg_ahb_clk.clkr,\n\t[SMMU_VIDEO_AHB_CLK] = &smmu_video_ahb_clk.clkr,\n\t[SMMU_VIDEO_AXI_CLK] = &smmu_video_axi_clk.clkr,\n\t[MMAGIC_BIMC_NOC_CFG_AHB_CLK] = &mmagic_bimc_noc_cfg_ahb_clk.clkr,\n\t[GPU_GX_GFX3D_CLK] = &gpu_gx_gfx3d_clk.clkr,\n\t[GPU_GX_RBBMTIMER_CLK] = &gpu_gx_rbbmtimer_clk.clkr,\n\t[GPU_AHB_CLK] = &gpu_ahb_clk.clkr,\n\t[GPU_AON_ISENSE_CLK] = &gpu_aon_isense_clk.clkr,\n\t[VMEM_MAXI_CLK] = &vmem_maxi_clk.clkr,\n\t[VMEM_AHB_CLK] = &vmem_ahb_clk.clkr,\n\t[MMSS_RBCPR_CLK] = &mmss_rbcpr_clk.clkr,\n\t[MMSS_RBCPR_AHB_CLK] = &mmss_rbcpr_ahb_clk.clkr,\n\t[VIDEO_CORE_CLK] = &video_core_clk.clkr,\n\t[VIDEO_AXI_CLK] = &video_axi_clk.clkr,\n\t[VIDEO_MAXI_CLK] = &video_maxi_clk.clkr,\n\t[VIDEO_AHB_CLK] = &video_ahb_clk.clkr,\n\t[VIDEO_SUBCORE0_CLK] = &video_subcore0_clk.clkr,\n\t[VIDEO_SUBCORE1_CLK] = &video_subcore1_clk.clkr,\n\t[MDSS_AHB_CLK] = &mdss_ahb_clk.clkr,\n\t[MDSS_HDMI_AHB_CLK] = &mdss_hdmi_ahb_clk.clkr,\n\t[MDSS_AXI_CLK] = &mdss_axi_clk.clkr,\n\t[MDSS_PCLK0_CLK] = &mdss_pclk0_clk.clkr,\n\t[MDSS_PCLK1_CLK] = &mdss_pclk1_clk.clkr,\n\t[MDSS_MDP_CLK] = &mdss_mdp_clk.clkr,\n\t[MDSS_EXTPCLK_CLK] = &mdss_extpclk_clk.clkr,\n\t[MDSS_VSYNC_CLK] = &mdss_vsync_clk.clkr,\n\t[MDSS_HDMI_CLK] = &mdss_hdmi_clk.clkr,\n\t[MDSS_BYTE0_CLK] = &mdss_byte0_clk.clkr,\n\t[MDSS_BYTE1_CLK] = &mdss_byte1_clk.clkr,\n\t[MDSS_ESC0_CLK] = &mdss_esc0_clk.clkr,\n\t[MDSS_ESC1_CLK] = &mdss_esc1_clk.clkr,\n\t[CAMSS_TOP_AHB_CLK] = &camss_top_ahb_clk.clkr,\n\t[CAMSS_AHB_CLK] = &camss_ahb_clk.clkr,\n\t[CAMSS_MICRO_AHB_CLK] = &camss_micro_ahb_clk.clkr,\n\t[CAMSS_GP0_CLK] = &camss_gp0_clk.clkr,\n\t[CAMSS_GP1_CLK] = &camss_gp1_clk.clkr,\n\t[CAMSS_MCLK0_CLK] = &camss_mclk0_clk.clkr,\n\t[CAMSS_MCLK1_CLK] = &camss_mclk1_clk.clkr,\n\t[CAMSS_MCLK2_CLK] = &camss_mclk2_clk.clkr,\n\t[CAMSS_MCLK3_CLK] = &camss_mclk3_clk.clkr,\n\t[CAMSS_CCI_CLK] = &camss_cci_clk.clkr,\n\t[CAMSS_CCI_AHB_CLK] = &camss_cci_ahb_clk.clkr,\n\t[CAMSS_CSI0PHYTIMER_CLK] = &camss_csi0phytimer_clk.clkr,\n\t[CAMSS_CSI1PHYTIMER_CLK] = &camss_csi1phytimer_clk.clkr,\n\t[CAMSS_CSI2PHYTIMER_CLK] = &camss_csi2phytimer_clk.clkr,\n\t[CAMSS_CSIPHY0_3P_CLK] = &camss_csiphy0_3p_clk.clkr,\n\t[CAMSS_CSIPHY1_3P_CLK] = &camss_csiphy1_3p_clk.clkr,\n\t[CAMSS_CSIPHY2_3P_CLK] = &camss_csiphy2_3p_clk.clkr,\n\t[CAMSS_JPEG0_CLK] = &camss_jpeg0_clk.clkr,\n\t[CAMSS_JPEG2_CLK] = &camss_jpeg2_clk.clkr,\n\t[CAMSS_JPEG_DMA_CLK] = &camss_jpeg_dma_clk.clkr,\n\t[CAMSS_JPEG_AHB_CLK] = &camss_jpeg_ahb_clk.clkr,\n\t[CAMSS_JPEG_AXI_CLK] = &camss_jpeg_axi_clk.clkr,\n\t[CAMSS_VFE_AHB_CLK] = &camss_vfe_ahb_clk.clkr,\n\t[CAMSS_VFE_AXI_CLK] = &camss_vfe_axi_clk.clkr,\n\t[CAMSS_VFE0_CLK] = &camss_vfe0_clk.clkr,\n\t[CAMSS_VFE0_STREAM_CLK] = &camss_vfe0_stream_clk.clkr,\n\t[CAMSS_VFE0_AHB_CLK] = &camss_vfe0_ahb_clk.clkr,\n\t[CAMSS_VFE1_CLK] = &camss_vfe1_clk.clkr,\n\t[CAMSS_VFE1_STREAM_CLK] = &camss_vfe1_stream_clk.clkr,\n\t[CAMSS_VFE1_AHB_CLK] = &camss_vfe1_ahb_clk.clkr,\n\t[CAMSS_CSI_VFE0_CLK] = &camss_csi_vfe0_clk.clkr,\n\t[CAMSS_CSI_VFE1_CLK] = &camss_csi_vfe1_clk.clkr,\n\t[CAMSS_CPP_VBIF_AHB_CLK] = &camss_cpp_vbif_ahb_clk.clkr,\n\t[CAMSS_CPP_AXI_CLK] = &camss_cpp_axi_clk.clkr,\n\t[CAMSS_CPP_CLK] = &camss_cpp_clk.clkr,\n\t[CAMSS_CPP_AHB_CLK] = &camss_cpp_ahb_clk.clkr,\n\t[CAMSS_CSI0_CLK] = &camss_csi0_clk.clkr,\n\t[CAMSS_CSI0_AHB_CLK] = &camss_csi0_ahb_clk.clkr,\n\t[CAMSS_CSI0PHY_CLK] = &camss_csi0phy_clk.clkr,\n\t[CAMSS_CSI0RDI_CLK] = &camss_csi0rdi_clk.clkr,\n\t[CAMSS_CSI0PIX_CLK] = &camss_csi0pix_clk.clkr,\n\t[CAMSS_CSI1_CLK] = &camss_csi1_clk.clkr,\n\t[CAMSS_CSI1_AHB_CLK] = &camss_csi1_ahb_clk.clkr,\n\t[CAMSS_CSI1PHY_CLK] = &camss_csi1phy_clk.clkr,\n\t[CAMSS_CSI1RDI_CLK] = &camss_csi1rdi_clk.clkr,\n\t[CAMSS_CSI1PIX_CLK] = &camss_csi1pix_clk.clkr,\n\t[CAMSS_CSI2_CLK] = &camss_csi2_clk.clkr,\n\t[CAMSS_CSI2_AHB_CLK] = &camss_csi2_ahb_clk.clkr,\n\t[CAMSS_CSI2PHY_CLK] = &camss_csi2phy_clk.clkr,\n\t[CAMSS_CSI2RDI_CLK] = &camss_csi2rdi_clk.clkr,\n\t[CAMSS_CSI2PIX_CLK] = &camss_csi2pix_clk.clkr,\n\t[CAMSS_CSI3_CLK] = &camss_csi3_clk.clkr,\n\t[CAMSS_CSI3_AHB_CLK] = &camss_csi3_ahb_clk.clkr,\n\t[CAMSS_CSI3PHY_CLK] = &camss_csi3phy_clk.clkr,\n\t[CAMSS_CSI3RDI_CLK] = &camss_csi3rdi_clk.clkr,\n\t[CAMSS_CSI3PIX_CLK] = &camss_csi3pix_clk.clkr,\n\t[CAMSS_ISPIF_AHB_CLK] = &camss_ispif_ahb_clk.clkr,\n\t[FD_CORE_CLK] = &fd_core_clk.clkr,\n\t[FD_CORE_UAR_CLK] = &fd_core_uar_clk.clkr,\n\t[FD_AHB_CLK] = &fd_ahb_clk.clkr,\n};\n\nstatic struct gdsc *mmcc_msm8996_gdscs[] = {\n\t[MMAGIC_BIMC_GDSC] = &mmagic_bimc_gdsc,\n\t[MMAGIC_VIDEO_GDSC] = &mmagic_video_gdsc,\n\t[MMAGIC_MDSS_GDSC] = &mmagic_mdss_gdsc,\n\t[MMAGIC_CAMSS_GDSC] = &mmagic_camss_gdsc,\n\t[VENUS_GDSC] = &venus_gdsc,\n\t[VENUS_CORE0_GDSC] = &venus_core0_gdsc,\n\t[VENUS_CORE1_GDSC] = &venus_core1_gdsc,\n\t[CAMSS_GDSC] = &camss_gdsc,\n\t[VFE0_GDSC] = &vfe0_gdsc,\n\t[VFE1_GDSC] = &vfe1_gdsc,\n\t[JPEG_GDSC] = &jpeg_gdsc,\n\t[CPP_GDSC] = &cpp_gdsc,\n\t[FD_GDSC] = &fd_gdsc,\n\t[MDSS_GDSC] = &mdss_gdsc,\n\t[GPU_GDSC] = &gpu_gdsc,\n\t[GPU_GX_GDSC] = &gpu_gx_gdsc,\n};\n\nstatic const struct qcom_reset_map mmcc_msm8996_resets[] = {\n\t[MMAGICAHB_BCR] = { 0x5020 },\n\t[MMAGIC_CFG_BCR] = { 0x5050 },\n\t[MISC_BCR] = { 0x5010 },\n\t[BTO_BCR] = { 0x5030 },\n\t[MMAGICAXI_BCR] = { 0x5060 },\n\t[MMAGICMAXI_BCR] = { 0x5070 },\n\t[DSA_BCR] = { 0x50a0 },\n\t[MMAGIC_CAMSS_BCR] = { 0x3c40 },\n\t[THROTTLE_CAMSS_BCR] = { 0x3c30 },\n\t[SMMU_VFE_BCR] = { 0x3c00 },\n\t[SMMU_CPP_BCR] = { 0x3c10 },\n\t[SMMU_JPEG_BCR] = { 0x3c20 },\n\t[MMAGIC_MDSS_BCR] = { 0x2470 },\n\t[THROTTLE_MDSS_BCR] = { 0x2460 },\n\t[SMMU_ROT_BCR] = { 0x2440 },\n\t[SMMU_MDP_BCR] = { 0x2450 },\n\t[MMAGIC_VIDEO_BCR] = { 0x1190 },\n\t[THROTTLE_VIDEO_BCR] = { 0x1180 },\n\t[SMMU_VIDEO_BCR] = { 0x1170 },\n\t[MMAGIC_BIMC_BCR] = { 0x5290 },\n\t[GPU_GX_BCR] = { 0x4020 },\n\t[GPU_BCR] = { 0x4030 },\n\t[GPU_AON_BCR] = { 0x4040 },\n\t[VMEM_BCR] = { 0x1200 },\n\t[MMSS_RBCPR_BCR] = { 0x4080 },\n\t[VIDEO_BCR] = { 0x1020 },\n\t[MDSS_BCR] = { 0x2300 },\n\t[CAMSS_TOP_BCR] = { 0x3480 },\n\t[CAMSS_AHB_BCR] = { 0x3488 },\n\t[CAMSS_MICRO_BCR] = { 0x3490 },\n\t[CAMSS_CCI_BCR] = { 0x3340 },\n\t[CAMSS_PHY0_BCR] = { 0x3020 },\n\t[CAMSS_PHY1_BCR] = { 0x3050 },\n\t[CAMSS_PHY2_BCR] = { 0x3080 },\n\t[CAMSS_CSIPHY0_3P_BCR] = { 0x3230 },\n\t[CAMSS_CSIPHY1_3P_BCR] = { 0x3250 },\n\t[CAMSS_CSIPHY2_3P_BCR] = { 0x3270 },\n\t[CAMSS_JPEG_BCR] = { 0x35a0 },\n\t[CAMSS_VFE_BCR] = { 0x36a0 },\n\t[CAMSS_VFE0_BCR] = { 0x3660 },\n\t[CAMSS_VFE1_BCR] = { 0x3670 },\n\t[CAMSS_CSI_VFE0_BCR] = { 0x3700 },\n\t[CAMSS_CSI_VFE1_BCR] = { 0x3710 },\n\t[CAMSS_CPP_TOP_BCR] = { 0x36c0 },\n\t[CAMSS_CPP_BCR] = { 0x36d0 },\n\t[CAMSS_CSI0_BCR] = { 0x30b0 },\n\t[CAMSS_CSI0RDI_BCR] = { 0x30d0 },\n\t[CAMSS_CSI0PIX_BCR] = { 0x30e0 },\n\t[CAMSS_CSI1_BCR] = { 0x3120 },\n\t[CAMSS_CSI1RDI_BCR] = { 0x3140 },\n\t[CAMSS_CSI1PIX_BCR] = { 0x3150 },\n\t[CAMSS_CSI2_BCR] = { 0x3180 },\n\t[CAMSS_CSI2RDI_BCR] = { 0x31a0 },\n\t[CAMSS_CSI2PIX_BCR] = { 0x31b0 },\n\t[CAMSS_CSI3_BCR] = { 0x31e0 },\n\t[CAMSS_CSI3RDI_BCR] = { 0x3200 },\n\t[CAMSS_CSI3PIX_BCR] = { 0x3210 },\n\t[CAMSS_ISPIF_BCR] = { 0x3220 },\n\t[FD_BCR] = { 0x3b60 },\n\t[MMSS_SPDM_RM_BCR] = { 0x300 },\n};\n\nstatic const struct regmap_config mmcc_msm8996_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0xb008,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_cc_desc mmcc_msm8996_desc = {\n\t.config = &mmcc_msm8996_regmap_config,\n\t.clks = mmcc_msm8996_clocks,\n\t.num_clks = ARRAY_SIZE(mmcc_msm8996_clocks),\n\t.resets = mmcc_msm8996_resets,\n\t.num_resets = ARRAY_SIZE(mmcc_msm8996_resets),\n\t.gdscs = mmcc_msm8996_gdscs,\n\t.num_gdscs = ARRAY_SIZE(mmcc_msm8996_gdscs),\n\t.clk_hws = mmcc_msm8996_hws,\n\t.num_clk_hws = ARRAY_SIZE(mmcc_msm8996_hws),\n};\n\nstatic const struct of_device_id mmcc_msm8996_match_table[] = {\n\t{ .compatible = \"qcom,mmcc-msm8996\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, mmcc_msm8996_match_table);\n\nstatic int mmcc_msm8996_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\n\tregmap = qcom_cc_map(pdev, &mmcc_msm8996_desc);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\t \n\tregmap_update_bits(regmap, 0x50d8, BIT(31), 0);\n\t \n\tregmap_update_bits(regmap, 0x5054, BIT(15), 0);\n\n\treturn qcom_cc_really_probe(pdev, &mmcc_msm8996_desc, regmap);\n}\n\nstatic struct platform_driver mmcc_msm8996_driver = {\n\t.probe\t\t= mmcc_msm8996_probe,\n\t.driver\t\t= {\n\t\t.name\t= \"mmcc-msm8996\",\n\t\t.of_match_table = mmcc_msm8996_match_table,\n\t},\n};\nmodule_platform_driver(mmcc_msm8996_driver);\n\nMODULE_DESCRIPTION(\"QCOM MMCC MSM8996 Driver\");\nMODULE_LICENSE(\"GPL v2\");\nMODULE_ALIAS(\"platform:mmcc-msm8996\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}