Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Oct  8 20:47:42 2024
| Host         : CSE-P07-2168-47 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Dec2to4_timing_summary_routed.rpt -pb Dec2to4_timing_summary_routed.pb -rpx Dec2to4_timing_summary_routed.rpx -warn_on_violation
| Design       : Dec2to4
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.678ns  (logic 5.334ns (55.121%)  route 4.343ns (44.879%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  en_IBUF_inst/O
                         net (fo=4, routed)           1.962     3.415    en_IBUF
    SLICE_X65Y61         LUT3 (Prop_lut3_I1_O)        0.152     3.567 r  Y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.381     5.948    Y_OBUF[0]
    L1                   OBUF (Prop_obuf_I_O)         3.729     9.678 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.678    Y[0]
    L1                                                                r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[0]
                            (input port)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.247ns  (logic 5.328ns (57.623%)  route 3.919ns (42.377%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  in[0] (IN)
                         net (fo=0)                   0.000     0.000    in[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  in_IBUF[0]_inst/O
                         net (fo=4, routed)           1.776     3.232    in_IBUF[0]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.152     3.384 r  Y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.143     5.527    Y_OBUF[3]
    P3                   OBUF (Prop_obuf_I_O)         3.720     9.247 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.247    Y[3]
    P3                                                                r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.187ns  (logic 5.084ns (55.340%)  route 4.103ns (44.660%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  en_IBUF_inst/O
                         net (fo=4, routed)           1.962     3.415    en_IBUF
    SLICE_X65Y61         LUT3 (Prop_lut3_I1_O)        0.124     3.539 r  Y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.141     5.680    Y_OBUF[2]
    N3                   OBUF (Prop_obuf_I_O)         3.507     9.187 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.187    Y[2]
    N3                                                                r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[0]
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.536ns  (logic 5.096ns (59.695%)  route 3.440ns (40.305%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  in[0] (IN)
                         net (fo=0)                   0.000     0.000    in[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  in_IBUF[0]_inst/O
                         net (fo=4, routed)           1.776     3.232    in_IBUF[0]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124     3.356 r  Y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.664     5.021    Y_OBUF[1]
    P1                   OBUF (Prop_obuf_I_O)         3.515     8.536 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.536    Y[1]
    P1                                                                r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.482ns (61.958%)  route 0.910ns (38.042%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  en_IBUF_inst/O
                         net (fo=4, routed)           0.579     0.800    en_IBUF
    SLICE_X65Y61         LUT3 (Prop_lut3_I1_O)        0.045     0.845 r  Y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.176    Y_OBUF[1]
    P1                   OBUF (Prop_obuf_I_O)         1.216     2.393 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.393    Y[1]
    P1                                                                r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.677ns  (logic 1.477ns (55.163%)  route 1.200ns (44.837%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  in_IBUF[1]_inst/O
                         net (fo=4, routed)           0.657     0.880    in_IBUF[1]
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.045     0.925 r  Y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.543     1.469    Y_OBUF[2]
    N3                   OBUF (Prop_obuf_I_O)         1.208     2.677 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.677    Y[2]
    N3                                                                r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.684ns  (logic 1.550ns (57.744%)  route 1.134ns (42.256%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  en_IBUF_inst/O
                         net (fo=4, routed)           0.579     0.800    en_IBUF
    SLICE_X65Y61         LUT3 (Prop_lut3_I1_O)        0.048     0.848 r  Y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.556     1.403    Y_OBUF[3]
    P3                   OBUF (Prop_obuf_I_O)         1.281     2.684 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.684    Y[3]
    P3                                                                r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.824ns  (logic 1.556ns (55.087%)  route 1.268ns (44.913%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  in_IBUF[1]_inst/O
                         net (fo=4, routed)           0.657     0.880    in_IBUF[1]
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.043     0.923 r  Y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.611     1.535    Y_OBUF[0]
    L1                   OBUF (Prop_obuf_I_O)         1.289     2.824 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.824    Y[0]
    L1                                                                r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------





