// Seed: 1381606884
module module_0 (
    input tri1 id_0,
    input wire id_1
);
endmodule
module module_1 (
    output logic id_0,
    input  tri1  id_1,
    input  wand  id_2,
    input  tri0  id_3,
    input  wire  id_4,
    input  wand  id_5,
    input  wire  id_6
);
  always id_0 <= 1;
  module_0(
      id_3, id_5
  ); id_8 :
  assert property (@(negedge 1'b0) 1) begin
    id_0 = id_8;
    if (id_1) @(negedge 1) @(1) id_8 <= 1;
  end
endmodule
