<stg><name>qrf_basic</name>


<trans_list>

<trans id="603" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln459" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln459" val="1"/>
<literal name="icmp_ln459_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln459" val="1"/>
<literal name="icmp_ln459_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="1"/>
<literal name="icmp_ln460_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="1"/>
<literal name="icmp_ln460_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="6" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="7" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="8" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="10" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
<literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="11" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
<literal name="icmp_ln499" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="11" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="15" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="15" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="30" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln499" val="1"/>
<literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="31" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln499" val="1"/>
<literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="31" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="1"/>
</and_exp><and_exp><literal name="icmp_ln499" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="46" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="48" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="49" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="50" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="51" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
:0  %Qi_M_real = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="Qi_M_real"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
:1  %Qi_M_imag = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="Qi_M_imag"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
:2  %Ri_M_real = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="Ri_M_real"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
:3  %Ri_M_imag = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="Ri_M_imag"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %arrayctor.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop:0  %phi_ln459 = phi i2 [ 0, %0 ], [ %add_ln459, %arrayctor.loop1 ]

]]></Node>
<StgValue><ssdm name="phi_ln459"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop:1  %add_ln459 = add i2 %phi_ln459, 1

]]></Node>
<StgValue><ssdm name="add_ln459"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop:3  br label %arrayctor.loop3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop3:0  %phi_ln459_1 = phi i2 [ 0, %arrayctor.loop ], [ %add_ln459_1, %arrayctor.loop3 ]

]]></Node>
<StgValue><ssdm name="phi_ln459_1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop3:1  %add_ln459_1 = add i2 %phi_ln459_1, 1

]]></Node>
<StgValue><ssdm name="add_ln459_1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
arrayctor.loop3:2  %tmp_5 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %phi_ln459, i2 %phi_ln459_1)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop3:3  %zext_ln1027 = zext i4 %tmp_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1027"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop3:4  %Qi_M_real_addr = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln1027

]]></Node>
<StgValue><ssdm name="Qi_M_real_addr"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop3:5  %Qi_M_imag_addr = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln1027

]]></Node>
<StgValue><ssdm name="Qi_M_imag_addr"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop3:6  store float 0.000000e+00, float* %Qi_M_real_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln459"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop3:7  store float 0.000000e+00, float* %Qi_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln459"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop3:8  %icmp_ln459 = icmp eq i2 %phi_ln459_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln459"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop3:9  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop3:10  br i1 %icmp_ln459, label %arrayctor.loop1, label %arrayctor.loop3

]]></Node>
<StgValue><ssdm name="br_ln459"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln459" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop1:0  %icmp_ln459_1 = icmp eq i2 %phi_ln459, -1

]]></Node>
<StgValue><ssdm name="icmp_ln459_1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln459" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop1:1  br i1 %icmp_ln459_1, label %arrayctor.loop4.preheader, label %arrayctor.loop

]]></Node>
<StgValue><ssdm name="br_ln459"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln459" val="1"/>
<literal name="icmp_ln459_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop4.preheader:0  br label %arrayctor.loop4

]]></Node>
<StgValue><ssdm name="br_ln460"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop4:0  %phi_ln460 = phi i2 [ %add_ln460, %arrayctor.loop45 ], [ 0, %arrayctor.loop4.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln460"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop4:1  %add_ln460 = add i2 %phi_ln460, 1

]]></Node>
<StgValue><ssdm name="add_ln460"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop4:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop4:3  br label %arrayctor.loop7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop7:0  %phi_ln460_1 = phi i2 [ 0, %arrayctor.loop4 ], [ %add_ln460_1, %arrayctor.loop7 ]

]]></Node>
<StgValue><ssdm name="phi_ln460_1"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop7:1  %add_ln460_1 = add i2 %phi_ln460_1, 1

]]></Node>
<StgValue><ssdm name="add_ln460_1"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
arrayctor.loop7:2  %tmp_12 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %phi_ln460, i2 %phi_ln460_1)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop7:3  %zext_ln1027_1 = zext i4 %tmp_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1027_1"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop7:4  %Ri_M_real_addr = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln1027_1

]]></Node>
<StgValue><ssdm name="Ri_M_real_addr"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop7:5  %Ri_M_imag_addr = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln1027_1

]]></Node>
<StgValue><ssdm name="Ri_M_imag_addr"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop7:6  store float 0.000000e+00, float* %Ri_M_real_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln460"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop7:7  store float 0.000000e+00, float* %Ri_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln460"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop7:8  %icmp_ln460 = icmp eq i2 %phi_ln460_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln460"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop7:9  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop7:10  br i1 %icmp_ln460, label %arrayctor.loop45, label %arrayctor.loop7

]]></Node>
<StgValue><ssdm name="br_ln460"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop45:0  %icmp_ln460_1 = icmp eq i2 %phi_ln460, -1

]]></Node>
<StgValue><ssdm name="icmp_ln460_1"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop45:1  br i1 %icmp_ln460_1, label %.preheader62.preheader, label %arrayctor.loop4

]]></Node>
<StgValue><ssdm name="br_ln460"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln460" val="1"/>
<literal name="icmp_ln460_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
.preheader62.preheader:0  br label %.preheader62

]]></Node>
<StgValue><ssdm name="br_ln471"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader62:0  %r_0 = phi i3 [ %r, %qrf_in_row_assign_end ], [ 0, %.preheader62.preheader ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62:1  %icmp_ln471 = icmp eq i3 %r_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln471"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader62:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62:3  %r = add i3 %r_0, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader62:4  br i1 %icmp_ln471, label %.preheader3.preheader, label %qrf_in_row_assign_begin

]]></Node>
<StgValue><ssdm name="br_ln471"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
qrf_in_row_assign_begin:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln471"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
qrf_in_row_assign_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str15)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="3">
<![CDATA[
qrf_in_row_assign_begin:2  %zext_ln482 = zext i3 %r_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln482"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
qrf_in_row_assign_begin:3  %tmp_7 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="5">
<![CDATA[
qrf_in_row_assign_begin:4  %zext_ln1067 = zext i5 %tmp_7 to i6

]]></Node>
<StgValue><ssdm name="zext_ln1067"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
qrf_in_row_assign_begin:5  %add_ln1067 = add i6 %zext_ln482, %zext_ln1067

]]></Node>
<StgValue><ssdm name="add_ln1067"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="6">
<![CDATA[
qrf_in_row_assign_begin:6  %zext_ln1067_1 = zext i6 %add_ln1067 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1067_1"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
qrf_in_row_assign_begin:7  %Qi_M_real_addr_1 = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln1067_1

]]></Node>
<StgValue><ssdm name="Qi_M_real_addr_1"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
qrf_in_row_assign_begin:8  %Qi_M_imag_addr_1 = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln1067_1

]]></Node>
<StgValue><ssdm name="Qi_M_imag_addr_1"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
qrf_in_row_assign_begin:9  br label %1

]]></Node>
<StgValue><ssdm name="br_ln472"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln486"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %c_0 = phi i3 [ 0, %qrf_in_row_assign_begin ], [ %c_1, %5 ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln472 = icmp eq i3 %c_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln472"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %c_1 = add i3 %c_0, 1

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln472, label %.preheader4.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln472"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln472"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln474 = icmp eq i3 %r_0, %c_0

]]></Node>
<StgValue><ssdm name="icmp_ln474"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln474, label %3, label %4

]]></Node>
<StgValue><ssdm name="br_ln474"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
<literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="3">
<![CDATA[
:0  %zext_ln1067_2 = zext i3 %c_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln1067_2"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
<literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %add_ln1067_1 = add i6 %zext_ln1067, %zext_ln1067_2

]]></Node>
<StgValue><ssdm name="add_ln1067_1"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
<literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="6">
<![CDATA[
:2  %zext_ln1067_3 = zext i6 %add_ln1067_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1067_3"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
<literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %Qi_M_real_addr_2 = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln1067_3

]]></Node>
<StgValue><ssdm name="Qi_M_real_addr_2"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
<literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Qi_M_imag_addr_2 = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln1067_3

]]></Node>
<StgValue><ssdm name="Qi_M_imag_addr_2"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
<literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store float 0.000000e+00, float* %Qi_M_real_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln477"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
<literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:6  store float 0.000000e+00, float* %Qi_M_imag_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln477"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
<literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
<literal name="icmp_ln474" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store float 1.000000e+00, float* %Qi_M_real_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
<literal name="icmp_ln474" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:1  store float 0.000000e+00, float* %Qi_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
<literal name="icmp_ln474" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln476"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln472"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln480"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader4:0  %c12_0 = phi i3 [ %c, %6 ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="c12_0"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4:1  %icmp_ln480 = icmp eq i3 %c12_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln480"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4:3  %c = add i3 %c12_0, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %icmp_ln480, label %qrf_in_row_assign_end, label %6

]]></Node>
<StgValue><ssdm name="br_ln480"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="3">
<![CDATA[
:1  %zext_ln482_1 = zext i3 %c12_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln482_1"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %add_ln482 = add i6 %zext_ln1067, %zext_ln482_1

]]></Node>
<StgValue><ssdm name="add_ln482"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="6">
<![CDATA[
:3  %zext_ln482_2 = zext i6 %add_ln482 to i64

]]></Node>
<StgValue><ssdm name="zext_ln482_2"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_M_real_addr = getelementptr [16 x float]* %A_M_real, i64 0, i64 %zext_ln482_2

]]></Node>
<StgValue><ssdm name="A_M_real_addr"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %A_M_imag_addr = getelementptr [16 x float]* %A_M_imag, i64 0, i64 %zext_ln482_2

]]></Node>
<StgValue><ssdm name="A_M_imag_addr"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="4">
<![CDATA[
:8  %A_M_real_load = load float* %A_M_real_addr, align 4

]]></Node>
<StgValue><ssdm name="A_M_real_load"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="4">
<![CDATA[
:10  %A_M_imag_load = load float* %A_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="A_M_imag_load"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
qrf_in_row_assign_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str15, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
qrf_in_row_assign_end:1  br label %.preheader62

]]></Node>
<StgValue><ssdm name="br_ln471"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln480"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %Ri_M_real_addr_1 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln482_2

]]></Node>
<StgValue><ssdm name="Ri_M_real_addr_1"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %Ri_M_imag_addr_1 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln482_2

]]></Node>
<StgValue><ssdm name="Ri_M_imag_addr_1"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="4">
<![CDATA[
:8  %A_M_real_load = load float* %A_M_real_addr, align 4

]]></Node>
<StgValue><ssdm name="A_M_real_load"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:9  store float %A_M_real_load, float* %Ri_M_real_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln482"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="4">
<![CDATA[
:10  %A_M_imag_load = load float* %A_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="A_M_imag_load"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:11  store float %A_M_imag_load, float* %Ri_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln482"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln480"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader3:0  %j_0 = phi i3 [ %j, %qrf_col_loop_end ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="3">
<![CDATA[
.preheader3:1  %zext_ln486 = zext i3 %j_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln486"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader3:2  %icmp_ln486 = icmp eq i3 %j_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln486"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader3:4  %j = add i3 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:5  br i1 %icmp_ln486, label %.preheader1.preheader, label %qrf_col_loop_begin

]]></Node>
<StgValue><ssdm name="br_ln486"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
qrf_col_loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln486"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
qrf_col_loop_begin:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str18)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
qrf_col_loop_begin:2  %icmp_ln490 = icmp eq i3 %j_0, 3

]]></Node>
<StgValue><ssdm name="icmp_ln490"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="1">
<![CDATA[
qrf_col_loop_begin:3  %zext_ln490 = zext i1 %icmp_ln490 to i32

]]></Node>
<StgValue><ssdm name="zext_ln490"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="3" op_0_bw="1">
<![CDATA[
qrf_col_loop_begin:4  %zext_ln499 = zext i1 %icmp_ln490 to i3

]]></Node>
<StgValue><ssdm name="zext_ln499"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
qrf_col_loop_begin:5  %sub_ln499 = sub i3 %j_0, %zext_ln499

]]></Node>
<StgValue><ssdm name="sub_ln499"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="3">
<![CDATA[
qrf_col_loop_begin:6  %zext_ln521 = zext i3 %j_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln521"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_col_loop_begin:7  %xor_ln521 = xor i32 %zext_ln486, -1

]]></Node>
<StgValue><ssdm name="xor_ln521"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
qrf_col_loop_begin:8  %add_ln521 = add i32 %zext_ln490, %xor_ln521

]]></Node>
<StgValue><ssdm name="add_ln521"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
qrf_col_loop_begin:9  br label %7

]]></Node>
<StgValue><ssdm name="br_ln498"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln486" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln532"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i2 [ -1, %qrf_col_loop_begin ], [ %i, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="2">
<![CDATA[
:1  %zext_ln498 = zext i2 %i_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln498"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="3" op_0_bw="2">
<![CDATA[
:2  %zext_ln498_2 = zext i2 %i_0 to i3

]]></Node>
<StgValue><ssdm name="zext_ln498_2"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln498 = icmp eq i2 %i_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln498"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln498, label %qrf_col_loop_end, label %qrf_row_loop_begin

]]></Node>
<StgValue><ssdm name="br_ln498"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
qrf_row_loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln498"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
qrf_row_loop_begin:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str19)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
qrf_row_loop_begin:2  %icmp_ln499 = icmp sgt i3 %zext_ln498_2, %sub_ln499

]]></Node>
<StgValue><ssdm name="icmp_ln499"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
qrf_row_loop_begin:3  br i1 %icmp_ln499, label %8, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln499"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
<literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %add_ln503 = add i2 %i_0, -1

]]></Node>
<StgValue><ssdm name="add_ln503"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
<literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1  %tmp_9 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %add_ln503, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
<literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="4">
<![CDATA[
:2  %zext_ln503 = zext i4 %tmp_9 to i5

]]></Node>
<StgValue><ssdm name="zext_ln503"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
<literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %add_ln503_1 = add i5 %zext_ln521, %zext_ln503

]]></Node>
<StgValue><ssdm name="add_ln503_1"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
<literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="5">
<![CDATA[
:4  %zext_ln503_1 = zext i5 %add_ln503_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln503_1"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
<literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %Ri_M_real_addr_2 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln503_1

]]></Node>
<StgValue><ssdm name="Ri_M_real_addr_2"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
<literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %Ri_M_imag_addr_2 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln503_1

]]></Node>
<StgValue><ssdm name="Ri_M_imag_addr_2"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
<literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="4">
<![CDATA[
:7  %Ri_M_real_load = load float* %Ri_M_real_addr_2, align 8

]]></Node>
<StgValue><ssdm name="Ri_M_real_load"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
<literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="4">
<![CDATA[
:8  %Ri_M_imag_load = load float* %Ri_M_imag_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Ri_M_imag_load"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
<literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:9  %tmp_10 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
<literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="5" op_0_bw="4">
<![CDATA[
:10  %zext_ln503_2 = zext i4 %tmp_10 to i5

]]></Node>
<StgValue><ssdm name="zext_ln503_2"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
<literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:11  %add_ln503_2 = add i5 %zext_ln521, %zext_ln503_2

]]></Node>
<StgValue><ssdm name="add_ln503_2"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
<literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="5">
<![CDATA[
:12  %zext_ln503_3 = zext i5 %add_ln503_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln503_3"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
<literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %Ri_M_real_addr_3 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln503_3

]]></Node>
<StgValue><ssdm name="Ri_M_real_addr_3"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
<literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %Ri_M_imag_addr_3 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln503_3

]]></Node>
<StgValue><ssdm name="Ri_M_imag_addr_3"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
<literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="4">
<![CDATA[
:15  %Ri_M_real_load_1 = load float* %Ri_M_real_addr_3, align 8

]]></Node>
<StgValue><ssdm name="Ri_M_real_load_1"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
<literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="4">
<![CDATA[
:16  %Ri_M_imag_load_1 = load float* %Ri_M_imag_addr_3, align 4

]]></Node>
<StgValue><ssdm name="Ri_M_imag_load_1"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
qrf_col_loop_end:0  %empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str18, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
qrf_col_loop_end:1  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln486"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="198" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="4">
<![CDATA[
:7  %Ri_M_real_load = load float* %Ri_M_real_addr_2, align 8

]]></Node>
<StgValue><ssdm name="Ri_M_real_load"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="4">
<![CDATA[
:8  %Ri_M_imag_load = load float* %Ri_M_imag_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Ri_M_imag_load"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="4">
<![CDATA[
:15  %Ri_M_real_load_1 = load float* %Ri_M_real_addr_3, align 8

]]></Node>
<StgValue><ssdm name="Ri_M_real_load_1"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="4">
<![CDATA[
:16  %Ri_M_imag_load_1 = load float* %Ri_M_imag_addr_3, align 4

]]></Node>
<StgValue><ssdm name="Ri_M_imag_load_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="202" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="288" op_0_bw="288" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:17  %call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln490, float %Ri_M_real_load, float %Ri_M_imag_load, float %Ri_M_real_load_1, float %Ri_M_imag_load_1)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="203" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="288" op_0_bw="288" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:17  %call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln490, float %Ri_M_real_load, float %Ri_M_imag_load, float %Ri_M_real_load_1, float %Ri_M_imag_load_1)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="288">
<![CDATA[
:18  %p_r_M_imag_4 = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 7

]]></Node>
<StgValue><ssdm name="p_r_M_imag_4"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="288">
<![CDATA[
:19  %p_r_M_real_4 = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 6

]]></Node>
<StgValue><ssdm name="p_r_M_real_4"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="288">
<![CDATA[
:20  %p_r_M_imag_3 = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 5

]]></Node>
<StgValue><ssdm name="p_r_M_imag_3"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="288">
<![CDATA[
:21  %p_r_M_real_3 = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_3"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="288">
<![CDATA[
:22  %p_r_M_imag_1 = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 3

]]></Node>
<StgValue><ssdm name="p_r_M_imag_1"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="288">
<![CDATA[
:23  %p_r_M_real_1 = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 2

]]></Node>
<StgValue><ssdm name="p_r_M_real_1"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="288">
<![CDATA[
:24  %p_r_M_imag = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 1

]]></Node>
<StgValue><ssdm name="p_r_M_imag"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="288">
<![CDATA[
:25  %p_r_M_real = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 0

]]></Node>
<StgValue><ssdm name="p_r_M_real"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="288">
<![CDATA[
:26  %mag_M_real = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 8

]]></Node>
<StgValue><ssdm name="mag_M_real"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:27  br i1 %icmp_ln490, label %10, label %9

]]></Node>
<StgValue><ssdm name="br_ln505"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:0  store float %mag_M_real, float* %Ri_M_real_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln506"/></StgValue>
</operation>

<operation id="215" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:1  store float 0.000000e+00, float* %Ri_M_imag_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln506"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %11

]]></Node>
<StgValue><ssdm name="br_ln507"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:0  store float %mag_M_real, float* %Ri_M_real_addr_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln508"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:1  store float 0.000000e+00, float* %Ri_M_imag_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln508"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %12

]]></Node>
<StgValue><ssdm name="br_ln511"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="221" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %k_0 = phi i3 [ 0, %11 ], [ %k, %._crit_edge5 ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="222" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln511 = icmp eq i3 %k_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln511"/></StgValue>
</operation>

<operation id="223" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %k = add i3 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="225" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln511, label %.preheader2.preheader, label %13

]]></Node>
<StgValue><ssdm name="br_ln511"/></StgValue>
</operation>

<operation id="226" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str20) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln511"/></StgValue>
</operation>

<operation id="227" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln513 = icmp ult i3 %k_0, %j

]]></Node>
<StgValue><ssdm name="icmp_ln513"/></StgValue>
</operation>

<operation id="228" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln513, label %._crit_edge5, label %14

]]></Node>
<StgValue><ssdm name="br_ln513"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="5" op_0_bw="3">
<![CDATA[
:0  %zext_ln516 = zext i3 %k_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln516"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln516 = add i5 %zext_ln503, %zext_ln516

]]></Node>
<StgValue><ssdm name="add_ln516"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln516_1 = zext i5 %add_ln516 to i64

]]></Node>
<StgValue><ssdm name="zext_ln516_1"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %Ri_M_real_addr_5 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln516_1

]]></Node>
<StgValue><ssdm name="Ri_M_real_addr_5"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %add_ln516_1 = add i5 %zext_ln503_2, %zext_ln516

]]></Node>
<StgValue><ssdm name="add_ln516_1"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="5">
<![CDATA[
:5  %zext_ln516_2 = zext i5 %add_ln516_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln516_2"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %Ri_M_real_addr_6 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln516_2

]]></Node>
<StgValue><ssdm name="Ri_M_real_addr_6"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %Ri_M_imag_addr_5 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln516_1

]]></Node>
<StgValue><ssdm name="Ri_M_imag_addr_5"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %Ri_M_imag_addr_6 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln516_2

]]></Node>
<StgValue><ssdm name="Ri_M_imag_addr_6"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="4">
<![CDATA[
:9  %p_t_real = load float* %Ri_M_real_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_t_real"/></StgValue>
</operation>

<operation id="239" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="4">
<![CDATA[
:10  %p_t_imag = load float* %Ri_M_imag_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag"/></StgValue>
</operation>

<operation id="240" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="4">
<![CDATA[
:11  %p_t_real_1 = load float* %Ri_M_real_addr_6, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_1"/></StgValue>
</operation>

<operation id="241" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="4">
<![CDATA[
:12  %p_t_imag_1 = load float* %Ri_M_imag_addr_6, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_1"/></StgValue>
</operation>

<operation id="242" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:0  %add_ln521_1 = add i32 %add_ln521, %zext_ln498

]]></Node>
<StgValue><ssdm name="add_ln521_1"/></StgValue>
</operation>

<operation id="243" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:1  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln519"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="244" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="4">
<![CDATA[
:9  %p_t_real = load float* %Ri_M_real_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_t_real"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="4">
<![CDATA[
:10  %p_t_imag = load float* %Ri_M_imag_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="4">
<![CDATA[
:11  %p_t_real_1 = load float* %Ri_M_real_addr_6, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_1"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="4">
<![CDATA[
:12  %p_t_imag_1 = load float* %Ri_M_imag_addr_6, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_1"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_i_i_i_i = fmul float %p_r_M_real, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_i_i_i_i_60 = fmul float %p_r_M_imag, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i_60"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_1_i_i_i_i = fmul float %p_r_M_imag, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_1_i_i_i_i"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_2_i_i_i_i = fmul float %p_r_M_real, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_2_i_i_i_i"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_i_i1_i_i = fmul float %p_r_M_real_1, %p_t_real_1

]]></Node>
<StgValue><ssdm name="tmp_i_i1_i_i"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_i_i2_i_i = fmul float %p_r_M_imag_1, %p_t_imag_1

]]></Node>
<StgValue><ssdm name="tmp_i_i2_i_i"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_1_i_i4_i_i = fmul float %p_r_M_imag_1, %p_t_real_1

]]></Node>
<StgValue><ssdm name="tmp_1_i_i4_i_i"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_2_i_i5_i_i = fmul float %p_r_M_real_1, %p_t_imag_1

]]></Node>
<StgValue><ssdm name="tmp_2_i_i5_i_i"/></StgValue>
</operation>

<operation id="256" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_i_i_i8_i = fmul float %p_r_M_real_3, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_i_i_i8_i"/></StgValue>
</operation>

<operation id="257" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_i_i_i9_i = fmul float %p_r_M_imag_3, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_i_i_i9_i"/></StgValue>
</operation>

<operation id="258" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_1_i_i_i1_i = fmul float %p_r_M_imag_3, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_1_i_i_i1_i"/></StgValue>
</operation>

<operation id="259" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_2_i_i_i1_i = fmul float %p_r_M_real_3, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_2_i_i_i1_i"/></StgValue>
</operation>

<operation id="260" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_i_i1_i1_i = fmul float %p_r_M_real_4, %p_t_real_1

]]></Node>
<StgValue><ssdm name="tmp_i_i1_i1_i"/></StgValue>
</operation>

<operation id="261" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_i_i2_i1_i = fmul float %p_r_M_imag_4, %p_t_imag_1

]]></Node>
<StgValue><ssdm name="tmp_i_i2_i1_i"/></StgValue>
</operation>

<operation id="262" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_1_i_i4_i1_i = fmul float %p_r_M_imag_4, %p_t_real_1

]]></Node>
<StgValue><ssdm name="tmp_1_i_i4_i1_i"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_2_i_i5_i1_i = fmul float %p_r_M_real_4, %p_t_imag_1

]]></Node>
<StgValue><ssdm name="tmp_2_i_i5_i1_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="264" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_i_i_i_i = fmul float %p_r_M_real, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_i_i_i_i_60 = fmul float %p_r_M_imag, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i_60"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_1_i_i_i_i = fmul float %p_r_M_imag, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_1_i_i_i_i"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_2_i_i_i_i = fmul float %p_r_M_real, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_2_i_i_i_i"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_i_i1_i_i = fmul float %p_r_M_real_1, %p_t_real_1

]]></Node>
<StgValue><ssdm name="tmp_i_i1_i_i"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_i_i2_i_i = fmul float %p_r_M_imag_1, %p_t_imag_1

]]></Node>
<StgValue><ssdm name="tmp_i_i2_i_i"/></StgValue>
</operation>

<operation id="270" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_1_i_i4_i_i = fmul float %p_r_M_imag_1, %p_t_real_1

]]></Node>
<StgValue><ssdm name="tmp_1_i_i4_i_i"/></StgValue>
</operation>

<operation id="271" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_2_i_i5_i_i = fmul float %p_r_M_real_1, %p_t_imag_1

]]></Node>
<StgValue><ssdm name="tmp_2_i_i5_i_i"/></StgValue>
</operation>

<operation id="272" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_i_i_i8_i = fmul float %p_r_M_real_3, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_i_i_i8_i"/></StgValue>
</operation>

<operation id="273" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_i_i_i9_i = fmul float %p_r_M_imag_3, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_i_i_i9_i"/></StgValue>
</operation>

<operation id="274" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_1_i_i_i1_i = fmul float %p_r_M_imag_3, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_1_i_i_i1_i"/></StgValue>
</operation>

<operation id="275" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_2_i_i_i1_i = fmul float %p_r_M_real_3, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_2_i_i_i1_i"/></StgValue>
</operation>

<operation id="276" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_i_i1_i1_i = fmul float %p_r_M_real_4, %p_t_real_1

]]></Node>
<StgValue><ssdm name="tmp_i_i1_i1_i"/></StgValue>
</operation>

<operation id="277" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_i_i2_i1_i = fmul float %p_r_M_imag_4, %p_t_imag_1

]]></Node>
<StgValue><ssdm name="tmp_i_i2_i1_i"/></StgValue>
</operation>

<operation id="278" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_1_i_i4_i1_i = fmul float %p_r_M_imag_4, %p_t_real_1

]]></Node>
<StgValue><ssdm name="tmp_1_i_i4_i1_i"/></StgValue>
</operation>

<operation id="279" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_2_i_i5_i1_i = fmul float %p_r_M_real_4, %p_t_imag_1

]]></Node>
<StgValue><ssdm name="tmp_2_i_i5_i1_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="280" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_i_i_i_i = fmul float %p_r_M_real, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i"/></StgValue>
</operation>

<operation id="281" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_i_i_i_i_60 = fmul float %p_r_M_imag, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i_60"/></StgValue>
</operation>

<operation id="282" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_1_i_i_i_i = fmul float %p_r_M_imag, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_1_i_i_i_i"/></StgValue>
</operation>

<operation id="283" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_2_i_i_i_i = fmul float %p_r_M_real, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_2_i_i_i_i"/></StgValue>
</operation>

<operation id="284" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_i_i1_i_i = fmul float %p_r_M_real_1, %p_t_real_1

]]></Node>
<StgValue><ssdm name="tmp_i_i1_i_i"/></StgValue>
</operation>

<operation id="285" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_i_i2_i_i = fmul float %p_r_M_imag_1, %p_t_imag_1

]]></Node>
<StgValue><ssdm name="tmp_i_i2_i_i"/></StgValue>
</operation>

<operation id="286" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_1_i_i4_i_i = fmul float %p_r_M_imag_1, %p_t_real_1

]]></Node>
<StgValue><ssdm name="tmp_1_i_i4_i_i"/></StgValue>
</operation>

<operation id="287" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_2_i_i5_i_i = fmul float %p_r_M_real_1, %p_t_imag_1

]]></Node>
<StgValue><ssdm name="tmp_2_i_i5_i_i"/></StgValue>
</operation>

<operation id="288" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_i_i_i8_i = fmul float %p_r_M_real_3, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_i_i_i8_i"/></StgValue>
</operation>

<operation id="289" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_i_i_i9_i = fmul float %p_r_M_imag_3, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_i_i_i9_i"/></StgValue>
</operation>

<operation id="290" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_1_i_i_i1_i = fmul float %p_r_M_imag_3, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_1_i_i_i1_i"/></StgValue>
</operation>

<operation id="291" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_2_i_i_i1_i = fmul float %p_r_M_real_3, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_2_i_i_i1_i"/></StgValue>
</operation>

<operation id="292" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_i_i1_i1_i = fmul float %p_r_M_real_4, %p_t_real_1

]]></Node>
<StgValue><ssdm name="tmp_i_i1_i1_i"/></StgValue>
</operation>

<operation id="293" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_i_i2_i1_i = fmul float %p_r_M_imag_4, %p_t_imag_1

]]></Node>
<StgValue><ssdm name="tmp_i_i2_i1_i"/></StgValue>
</operation>

<operation id="294" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_1_i_i4_i1_i = fmul float %p_r_M_imag_4, %p_t_real_1

]]></Node>
<StgValue><ssdm name="tmp_1_i_i4_i1_i"/></StgValue>
</operation>

<operation id="295" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_2_i_i5_i1_i = fmul float %p_r_M_real_4, %p_t_imag_1

]]></Node>
<StgValue><ssdm name="tmp_2_i_i5_i1_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="296" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_i_i_i_i = fmul float %p_r_M_real, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i"/></StgValue>
</operation>

<operation id="297" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_i_i_i_i_60 = fmul float %p_r_M_imag, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i_60"/></StgValue>
</operation>

<operation id="298" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_1_i_i_i_i = fmul float %p_r_M_imag, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_1_i_i_i_i"/></StgValue>
</operation>

<operation id="299" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_2_i_i_i_i = fmul float %p_r_M_real, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_2_i_i_i_i"/></StgValue>
</operation>

<operation id="300" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_i_i1_i_i = fmul float %p_r_M_real_1, %p_t_real_1

]]></Node>
<StgValue><ssdm name="tmp_i_i1_i_i"/></StgValue>
</operation>

<operation id="301" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_i_i2_i_i = fmul float %p_r_M_imag_1, %p_t_imag_1

]]></Node>
<StgValue><ssdm name="tmp_i_i2_i_i"/></StgValue>
</operation>

<operation id="302" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_1_i_i4_i_i = fmul float %p_r_M_imag_1, %p_t_real_1

]]></Node>
<StgValue><ssdm name="tmp_1_i_i4_i_i"/></StgValue>
</operation>

<operation id="303" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_2_i_i5_i_i = fmul float %p_r_M_real_1, %p_t_imag_1

]]></Node>
<StgValue><ssdm name="tmp_2_i_i5_i_i"/></StgValue>
</operation>

<operation id="304" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_i_i_i8_i = fmul float %p_r_M_real_3, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_i_i_i8_i"/></StgValue>
</operation>

<operation id="305" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_i_i_i9_i = fmul float %p_r_M_imag_3, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_i_i_i9_i"/></StgValue>
</operation>

<operation id="306" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_1_i_i_i1_i = fmul float %p_r_M_imag_3, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_1_i_i_i1_i"/></StgValue>
</operation>

<operation id="307" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_2_i_i_i1_i = fmul float %p_r_M_real_3, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_2_i_i_i1_i"/></StgValue>
</operation>

<operation id="308" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_i_i1_i1_i = fmul float %p_r_M_real_4, %p_t_real_1

]]></Node>
<StgValue><ssdm name="tmp_i_i1_i1_i"/></StgValue>
</operation>

<operation id="309" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_i_i2_i1_i = fmul float %p_r_M_imag_4, %p_t_imag_1

]]></Node>
<StgValue><ssdm name="tmp_i_i2_i1_i"/></StgValue>
</operation>

<operation id="310" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_1_i_i4_i1_i = fmul float %p_r_M_imag_4, %p_t_real_1

]]></Node>
<StgValue><ssdm name="tmp_1_i_i4_i1_i"/></StgValue>
</operation>

<operation id="311" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_2_i_i5_i1_i = fmul float %p_r_M_real_4, %p_t_imag_1

]]></Node>
<StgValue><ssdm name="tmp_2_i_i5_i1_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="312" st_id="20" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %p_r_M_real_2 = fsub float %tmp_i_i_i_i, %tmp_i_i_i_i_60

]]></Node>
<StgValue><ssdm name="p_r_M_real_2"/></StgValue>
</operation>

<operation id="313" st_id="20" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %p_r_M_imag_2 = fadd float %tmp_1_i_i_i_i, %tmp_2_i_i_i_i

]]></Node>
<StgValue><ssdm name="p_r_M_imag_2"/></StgValue>
</operation>

<operation id="314" st_id="20" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %complex_M_real_writ = fsub float %tmp_i_i1_i_i, %tmp_i_i2_i_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="315" st_id="20" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %complex_M_imag_writ = fadd float %tmp_1_i_i4_i_i, %tmp_2_i_i5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>

<operation id="316" st_id="20" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %p_r_M_real_5 = fsub float %tmp_i_i_i8_i, %tmp_i_i_i9_i

]]></Node>
<StgValue><ssdm name="p_r_M_real_5"/></StgValue>
</operation>

<operation id="317" st_id="20" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %p_r_M_imag_5 = fadd float %tmp_1_i_i_i1_i, %tmp_2_i_i_i1_i

]]></Node>
<StgValue><ssdm name="p_r_M_imag_5"/></StgValue>
</operation>

<operation id="318" st_id="20" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %complex_M_real_writ_2 = fsub float %tmp_i_i1_i1_i, %tmp_i_i2_i1_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_2"/></StgValue>
</operation>

<operation id="319" st_id="20" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %complex_M_imag_writ_3 = fadd float %tmp_1_i_i4_i1_i, %tmp_2_i_i5_i1_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="320" st_id="21" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %p_r_M_real_2 = fsub float %tmp_i_i_i_i, %tmp_i_i_i_i_60

]]></Node>
<StgValue><ssdm name="p_r_M_real_2"/></StgValue>
</operation>

<operation id="321" st_id="21" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %p_r_M_imag_2 = fadd float %tmp_1_i_i_i_i, %tmp_2_i_i_i_i

]]></Node>
<StgValue><ssdm name="p_r_M_imag_2"/></StgValue>
</operation>

<operation id="322" st_id="21" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %complex_M_real_writ = fsub float %tmp_i_i1_i_i, %tmp_i_i2_i_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="323" st_id="21" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %complex_M_imag_writ = fadd float %tmp_1_i_i4_i_i, %tmp_2_i_i5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>

<operation id="324" st_id="21" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %p_r_M_real_5 = fsub float %tmp_i_i_i8_i, %tmp_i_i_i9_i

]]></Node>
<StgValue><ssdm name="p_r_M_real_5"/></StgValue>
</operation>

<operation id="325" st_id="21" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %p_r_M_imag_5 = fadd float %tmp_1_i_i_i1_i, %tmp_2_i_i_i1_i

]]></Node>
<StgValue><ssdm name="p_r_M_imag_5"/></StgValue>
</operation>

<operation id="326" st_id="21" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %complex_M_real_writ_2 = fsub float %tmp_i_i1_i1_i, %tmp_i_i2_i1_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_2"/></StgValue>
</operation>

<operation id="327" st_id="21" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %complex_M_imag_writ_3 = fadd float %tmp_1_i_i4_i1_i, %tmp_2_i_i5_i1_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="328" st_id="22" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %p_r_M_real_2 = fsub float %tmp_i_i_i_i, %tmp_i_i_i_i_60

]]></Node>
<StgValue><ssdm name="p_r_M_real_2"/></StgValue>
</operation>

<operation id="329" st_id="22" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %p_r_M_imag_2 = fadd float %tmp_1_i_i_i_i, %tmp_2_i_i_i_i

]]></Node>
<StgValue><ssdm name="p_r_M_imag_2"/></StgValue>
</operation>

<operation id="330" st_id="22" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %complex_M_real_writ = fsub float %tmp_i_i1_i_i, %tmp_i_i2_i_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="331" st_id="22" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %complex_M_imag_writ = fadd float %tmp_1_i_i4_i_i, %tmp_2_i_i5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>

<operation id="332" st_id="22" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %p_r_M_real_5 = fsub float %tmp_i_i_i8_i, %tmp_i_i_i9_i

]]></Node>
<StgValue><ssdm name="p_r_M_real_5"/></StgValue>
</operation>

<operation id="333" st_id="22" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %p_r_M_imag_5 = fadd float %tmp_1_i_i_i1_i, %tmp_2_i_i_i1_i

]]></Node>
<StgValue><ssdm name="p_r_M_imag_5"/></StgValue>
</operation>

<operation id="334" st_id="22" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %complex_M_real_writ_2 = fsub float %tmp_i_i1_i1_i, %tmp_i_i2_i1_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_2"/></StgValue>
</operation>

<operation id="335" st_id="22" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %complex_M_imag_writ_3 = fadd float %tmp_1_i_i4_i1_i, %tmp_2_i_i5_i1_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="336" st_id="23" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %p_r_M_real_2 = fsub float %tmp_i_i_i_i, %tmp_i_i_i_i_60

]]></Node>
<StgValue><ssdm name="p_r_M_real_2"/></StgValue>
</operation>

<operation id="337" st_id="23" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %p_r_M_imag_2 = fadd float %tmp_1_i_i_i_i, %tmp_2_i_i_i_i

]]></Node>
<StgValue><ssdm name="p_r_M_imag_2"/></StgValue>
</operation>

<operation id="338" st_id="23" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %complex_M_real_writ = fsub float %tmp_i_i1_i_i, %tmp_i_i2_i_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="339" st_id="23" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %complex_M_imag_writ = fadd float %tmp_1_i_i4_i_i, %tmp_2_i_i5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>

<operation id="340" st_id="23" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %p_r_M_real_5 = fsub float %tmp_i_i_i8_i, %tmp_i_i_i9_i

]]></Node>
<StgValue><ssdm name="p_r_M_real_5"/></StgValue>
</operation>

<operation id="341" st_id="23" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %p_r_M_imag_5 = fadd float %tmp_1_i_i_i1_i, %tmp_2_i_i_i1_i

]]></Node>
<StgValue><ssdm name="p_r_M_imag_5"/></StgValue>
</operation>

<operation id="342" st_id="23" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %complex_M_real_writ_2 = fsub float %tmp_i_i1_i1_i, %tmp_i_i2_i1_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_2"/></StgValue>
</operation>

<operation id="343" st_id="23" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %complex_M_imag_writ_3 = fadd float %tmp_1_i_i4_i1_i, %tmp_2_i_i5_i1_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="344" st_id="24" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %p_r_M_real_2 = fsub float %tmp_i_i_i_i, %tmp_i_i_i_i_60

]]></Node>
<StgValue><ssdm name="p_r_M_real_2"/></StgValue>
</operation>

<operation id="345" st_id="24" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %p_r_M_imag_2 = fadd float %tmp_1_i_i_i_i, %tmp_2_i_i_i_i

]]></Node>
<StgValue><ssdm name="p_r_M_imag_2"/></StgValue>
</operation>

<operation id="346" st_id="24" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %complex_M_real_writ = fsub float %tmp_i_i1_i_i, %tmp_i_i2_i_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="347" st_id="24" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %complex_M_imag_writ = fadd float %tmp_1_i_i4_i_i, %tmp_2_i_i5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>

<operation id="348" st_id="24" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %p_r_M_real_5 = fsub float %tmp_i_i_i8_i, %tmp_i_i_i9_i

]]></Node>
<StgValue><ssdm name="p_r_M_real_5"/></StgValue>
</operation>

<operation id="349" st_id="24" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %p_r_M_imag_5 = fadd float %tmp_1_i_i_i1_i, %tmp_2_i_i_i1_i

]]></Node>
<StgValue><ssdm name="p_r_M_imag_5"/></StgValue>
</operation>

<operation id="350" st_id="24" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %complex_M_real_writ_2 = fsub float %tmp_i_i1_i1_i, %tmp_i_i2_i1_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_2"/></StgValue>
</operation>

<operation id="351" st_id="24" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %complex_M_imag_writ_3 = fadd float %tmp_1_i_i4_i1_i, %tmp_2_i_i5_i1_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="352" st_id="25" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %complex_M_real_writ_1 = fadd float %p_r_M_real_2, %complex_M_real_writ

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_1"/></StgValue>
</operation>

<operation id="353" st_id="25" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %complex_M_imag_writ_2 = fadd float %p_r_M_imag_2, %complex_M_imag_writ

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_2"/></StgValue>
</operation>

<operation id="354" st_id="25" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %complex_M_real_writ_3 = fadd float %p_r_M_real_5, %complex_M_real_writ_2

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_3"/></StgValue>
</operation>

<operation id="355" st_id="25" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %complex_M_imag_writ_4 = fadd float %p_r_M_imag_5, %complex_M_imag_writ_3

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_4"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="356" st_id="26" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %complex_M_real_writ_1 = fadd float %p_r_M_real_2, %complex_M_real_writ

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_1"/></StgValue>
</operation>

<operation id="357" st_id="26" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %complex_M_imag_writ_2 = fadd float %p_r_M_imag_2, %complex_M_imag_writ

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_2"/></StgValue>
</operation>

<operation id="358" st_id="26" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %complex_M_real_writ_3 = fadd float %p_r_M_real_5, %complex_M_real_writ_2

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_3"/></StgValue>
</operation>

<operation id="359" st_id="26" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %complex_M_imag_writ_4 = fadd float %p_r_M_imag_5, %complex_M_imag_writ_3

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_4"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="360" st_id="27" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %complex_M_real_writ_1 = fadd float %p_r_M_real_2, %complex_M_real_writ

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_1"/></StgValue>
</operation>

<operation id="361" st_id="27" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %complex_M_imag_writ_2 = fadd float %p_r_M_imag_2, %complex_M_imag_writ

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_2"/></StgValue>
</operation>

<operation id="362" st_id="27" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %complex_M_real_writ_3 = fadd float %p_r_M_real_5, %complex_M_real_writ_2

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_3"/></StgValue>
</operation>

<operation id="363" st_id="27" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %complex_M_imag_writ_4 = fadd float %p_r_M_imag_5, %complex_M_imag_writ_3

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_4"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="364" st_id="28" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %complex_M_real_writ_1 = fadd float %p_r_M_real_2, %complex_M_real_writ

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_1"/></StgValue>
</operation>

<operation id="365" st_id="28" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %complex_M_imag_writ_2 = fadd float %p_r_M_imag_2, %complex_M_imag_writ

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_2"/></StgValue>
</operation>

<operation id="366" st_id="28" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %complex_M_real_writ_3 = fadd float %p_r_M_real_5, %complex_M_real_writ_2

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_3"/></StgValue>
</operation>

<operation id="367" st_id="28" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %complex_M_imag_writ_4 = fadd float %p_r_M_imag_5, %complex_M_imag_writ_3

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="368" st_id="29" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %complex_M_real_writ_1 = fadd float %p_r_M_real_2, %complex_M_real_writ

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_1"/></StgValue>
</operation>

<operation id="369" st_id="29" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %complex_M_imag_writ_2 = fadd float %p_r_M_imag_2, %complex_M_imag_writ

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_2"/></StgValue>
</operation>

<operation id="370" st_id="29" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %complex_M_real_writ_3 = fadd float %p_r_M_real_5, %complex_M_real_writ_2

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_3"/></StgValue>
</operation>

<operation id="371" st_id="29" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %complex_M_imag_writ_4 = fadd float %p_r_M_imag_5, %complex_M_imag_writ_3

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="372" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:41  store float %complex_M_real_writ_1, float* %Ri_M_real_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln516"/></StgValue>
</operation>

<operation id="373" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:42  store float %complex_M_imag_writ_2, float* %Ri_M_imag_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln516"/></StgValue>
</operation>

<operation id="374" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:43  store float %complex_M_real_writ_3, float* %Ri_M_real_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln516"/></StgValue>
</operation>

<operation id="375" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:44  store float %complex_M_imag_writ_4, float* %Ri_M_imag_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln516"/></StgValue>
</operation>

<operation id="376" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
:45  br label %._crit_edge5

]]></Node>
<StgValue><ssdm name="br_ln518"/></StgValue>
</operation>

<operation id="377" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge5:0  br label %12

]]></Node>
<StgValue><ssdm name="br_ln511"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="378" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader2:0  %k13_0 = phi i3 [ %k_1, %._crit_edge6 ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="k13_0"/></StgValue>
</operation>

<operation id="379" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="3">
<![CDATA[
.preheader2:1  %zext_ln519 = zext i3 %k13_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln519"/></StgValue>
</operation>

<operation id="380" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:2  %icmp_ln519 = icmp eq i3 %k13_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln519"/></StgValue>
</operation>

<operation id="381" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="382" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:4  %k_1 = add i3 %k13_0, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="383" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln499" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:5  br i1 %icmp_ln519, label %qrf_row_loop_end, label %15

]]></Node>
<StgValue><ssdm name="br_ln519"/></StgValue>
</operation>

<operation id="384" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln499" val="1"/>
<literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str21) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln519"/></StgValue>
</operation>

<operation id="385" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln499" val="1"/>
<literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln521 = icmp slt i32 %zext_ln519, %add_ln521_1

]]></Node>
<StgValue><ssdm name="icmp_ln521"/></StgValue>
</operation>

<operation id="386" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln499" val="1"/>
<literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln521, label %._crit_edge6, label %16

]]></Node>
<StgValue><ssdm name="br_ln521"/></StgValue>
</operation>

<operation id="387" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln499" val="1"/>
<literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="5" op_0_bw="3">
<![CDATA[
:0  %zext_ln524 = zext i3 %k13_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln524"/></StgValue>
</operation>

<operation id="388" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln499" val="1"/>
<literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln524 = add i5 %zext_ln503, %zext_ln524

]]></Node>
<StgValue><ssdm name="add_ln524"/></StgValue>
</operation>

<operation id="389" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln499" val="1"/>
<literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln524_1 = zext i5 %add_ln524 to i64

]]></Node>
<StgValue><ssdm name="zext_ln524_1"/></StgValue>
</operation>

<operation id="390" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln499" val="1"/>
<literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %Qi_M_real_addr_4 = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln524_1

]]></Node>
<StgValue><ssdm name="Qi_M_real_addr_4"/></StgValue>
</operation>

<operation id="391" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln499" val="1"/>
<literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %add_ln524_1 = add i5 %zext_ln503_2, %zext_ln524

]]></Node>
<StgValue><ssdm name="add_ln524_1"/></StgValue>
</operation>

<operation id="392" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln499" val="1"/>
<literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="5">
<![CDATA[
:5  %zext_ln524_2 = zext i5 %add_ln524_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln524_2"/></StgValue>
</operation>

<operation id="393" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln499" val="1"/>
<literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %Qi_M_real_addr_5 = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln524_2

]]></Node>
<StgValue><ssdm name="Qi_M_real_addr_5"/></StgValue>
</operation>

<operation id="394" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln499" val="1"/>
<literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %Qi_M_imag_addr_4 = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln524_1

]]></Node>
<StgValue><ssdm name="Qi_M_imag_addr_4"/></StgValue>
</operation>

<operation id="395" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln499" val="1"/>
<literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %Qi_M_imag_addr_5 = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln524_2

]]></Node>
<StgValue><ssdm name="Qi_M_imag_addr_5"/></StgValue>
</operation>

<operation id="396" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln499" val="1"/>
<literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="4">
<![CDATA[
:9  %p_t_real_2 = load float* %Qi_M_real_addr_4, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_2"/></StgValue>
</operation>

<operation id="397" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln499" val="1"/>
<literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="4">
<![CDATA[
:10  %p_t_imag_2 = load float* %Qi_M_imag_addr_4, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_2"/></StgValue>
</operation>

<operation id="398" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln499" val="1"/>
<literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="4">
<![CDATA[
:11  %p_t_real_3 = load float* %Qi_M_real_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_3"/></StgValue>
</operation>

<operation id="399" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln499" val="1"/>
<literal name="icmp_ln519" val="0"/>
<literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="4">
<![CDATA[
:12  %p_t_imag_3 = load float* %Qi_M_imag_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_3"/></StgValue>
</operation>

<operation id="400" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln499" val="1"/>
<literal name="icmp_ln519" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
qrf_row_loop_end:0  %empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str19, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="401" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln499" val="1"/>
<literal name="icmp_ln519" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
qrf_row_loop_end:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln528"/></StgValue>
</operation>

<operation id="402" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="1"/>
</and_exp><and_exp><literal name="icmp_ln499" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge:0  %i = add i2 %i_0, -1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="403" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="1"/>
</and_exp><and_exp><literal name="icmp_ln499" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln498"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="404" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="4">
<![CDATA[
:9  %p_t_real_2 = load float* %Qi_M_real_addr_4, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_2"/></StgValue>
</operation>

<operation id="405" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="4">
<![CDATA[
:10  %p_t_imag_2 = load float* %Qi_M_imag_addr_4, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_2"/></StgValue>
</operation>

<operation id="406" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="4">
<![CDATA[
:11  %p_t_real_3 = load float* %Qi_M_real_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_3"/></StgValue>
</operation>

<operation id="407" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="4">
<![CDATA[
:12  %p_t_imag_3 = load float* %Qi_M_imag_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_3"/></StgValue>
</operation>

<operation id="408" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_i_i_i_i1 = fmul float %p_r_M_real, %p_t_real_2

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i1"/></StgValue>
</operation>

<operation id="409" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_i_i_i_i2 = fmul float %p_r_M_imag, %p_t_imag_2

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i2"/></StgValue>
</operation>

<operation id="410" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_1_i_i_i_i4 = fmul float %p_r_M_imag, %p_t_real_2

]]></Node>
<StgValue><ssdm name="tmp_1_i_i_i_i4"/></StgValue>
</operation>

<operation id="411" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_2_i_i_i_i5 = fmul float %p_r_M_real, %p_t_imag_2

]]></Node>
<StgValue><ssdm name="tmp_2_i_i_i_i5"/></StgValue>
</operation>

<operation id="412" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_i_i1_i_i7 = fmul float %p_r_M_real_1, %p_t_real_3

]]></Node>
<StgValue><ssdm name="tmp_i_i1_i_i7"/></StgValue>
</operation>

<operation id="413" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_i_i2_i_i8 = fmul float %p_r_M_imag_1, %p_t_imag_3

]]></Node>
<StgValue><ssdm name="tmp_i_i2_i_i8"/></StgValue>
</operation>

<operation id="414" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_1_i_i4_i_i1 = fmul float %p_r_M_imag_1, %p_t_real_3

]]></Node>
<StgValue><ssdm name="tmp_1_i_i4_i_i1"/></StgValue>
</operation>

<operation id="415" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_2_i_i5_i_i1 = fmul float %p_r_M_real_1, %p_t_imag_3

]]></Node>
<StgValue><ssdm name="tmp_2_i_i5_i_i1"/></StgValue>
</operation>

<operation id="416" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_i_i_i8_i1 = fmul float %p_r_M_real_3, %p_t_real_2

]]></Node>
<StgValue><ssdm name="tmp_i_i_i8_i1"/></StgValue>
</operation>

<operation id="417" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_i_i_i9_i1 = fmul float %p_r_M_imag_3, %p_t_imag_2

]]></Node>
<StgValue><ssdm name="tmp_i_i_i9_i1"/></StgValue>
</operation>

<operation id="418" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_1_i_i_i1_i1 = fmul float %p_r_M_imag_3, %p_t_real_2

]]></Node>
<StgValue><ssdm name="tmp_1_i_i_i1_i1"/></StgValue>
</operation>

<operation id="419" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_2_i_i_i1_i1 = fmul float %p_r_M_real_3, %p_t_imag_2

]]></Node>
<StgValue><ssdm name="tmp_2_i_i_i1_i1"/></StgValue>
</operation>

<operation id="420" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_i_i1_i1_i1 = fmul float %p_r_M_real_4, %p_t_real_3

]]></Node>
<StgValue><ssdm name="tmp_i_i1_i1_i1"/></StgValue>
</operation>

<operation id="421" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_i_i2_i1_i1 = fmul float %p_r_M_imag_4, %p_t_imag_3

]]></Node>
<StgValue><ssdm name="tmp_i_i2_i1_i1"/></StgValue>
</operation>

<operation id="422" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_1_i_i4_i1_i1 = fmul float %p_r_M_imag_4, %p_t_real_3

]]></Node>
<StgValue><ssdm name="tmp_1_i_i4_i1_i1"/></StgValue>
</operation>

<operation id="423" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_2_i_i5_i1_i1 = fmul float %p_r_M_real_4, %p_t_imag_3

]]></Node>
<StgValue><ssdm name="tmp_2_i_i5_i1_i1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="424" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_i_i_i_i1 = fmul float %p_r_M_real, %p_t_real_2

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i1"/></StgValue>
</operation>

<operation id="425" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_i_i_i_i2 = fmul float %p_r_M_imag, %p_t_imag_2

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i2"/></StgValue>
</operation>

<operation id="426" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_1_i_i_i_i4 = fmul float %p_r_M_imag, %p_t_real_2

]]></Node>
<StgValue><ssdm name="tmp_1_i_i_i_i4"/></StgValue>
</operation>

<operation id="427" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_2_i_i_i_i5 = fmul float %p_r_M_real, %p_t_imag_2

]]></Node>
<StgValue><ssdm name="tmp_2_i_i_i_i5"/></StgValue>
</operation>

<operation id="428" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_i_i1_i_i7 = fmul float %p_r_M_real_1, %p_t_real_3

]]></Node>
<StgValue><ssdm name="tmp_i_i1_i_i7"/></StgValue>
</operation>

<operation id="429" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_i_i2_i_i8 = fmul float %p_r_M_imag_1, %p_t_imag_3

]]></Node>
<StgValue><ssdm name="tmp_i_i2_i_i8"/></StgValue>
</operation>

<operation id="430" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_1_i_i4_i_i1 = fmul float %p_r_M_imag_1, %p_t_real_3

]]></Node>
<StgValue><ssdm name="tmp_1_i_i4_i_i1"/></StgValue>
</operation>

<operation id="431" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_2_i_i5_i_i1 = fmul float %p_r_M_real_1, %p_t_imag_3

]]></Node>
<StgValue><ssdm name="tmp_2_i_i5_i_i1"/></StgValue>
</operation>

<operation id="432" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_i_i_i8_i1 = fmul float %p_r_M_real_3, %p_t_real_2

]]></Node>
<StgValue><ssdm name="tmp_i_i_i8_i1"/></StgValue>
</operation>

<operation id="433" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_i_i_i9_i1 = fmul float %p_r_M_imag_3, %p_t_imag_2

]]></Node>
<StgValue><ssdm name="tmp_i_i_i9_i1"/></StgValue>
</operation>

<operation id="434" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_1_i_i_i1_i1 = fmul float %p_r_M_imag_3, %p_t_real_2

]]></Node>
<StgValue><ssdm name="tmp_1_i_i_i1_i1"/></StgValue>
</operation>

<operation id="435" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_2_i_i_i1_i1 = fmul float %p_r_M_real_3, %p_t_imag_2

]]></Node>
<StgValue><ssdm name="tmp_2_i_i_i1_i1"/></StgValue>
</operation>

<operation id="436" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_i_i1_i1_i1 = fmul float %p_r_M_real_4, %p_t_real_3

]]></Node>
<StgValue><ssdm name="tmp_i_i1_i1_i1"/></StgValue>
</operation>

<operation id="437" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_i_i2_i1_i1 = fmul float %p_r_M_imag_4, %p_t_imag_3

]]></Node>
<StgValue><ssdm name="tmp_i_i2_i1_i1"/></StgValue>
</operation>

<operation id="438" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_1_i_i4_i1_i1 = fmul float %p_r_M_imag_4, %p_t_real_3

]]></Node>
<StgValue><ssdm name="tmp_1_i_i4_i1_i1"/></StgValue>
</operation>

<operation id="439" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_2_i_i5_i1_i1 = fmul float %p_r_M_real_4, %p_t_imag_3

]]></Node>
<StgValue><ssdm name="tmp_2_i_i5_i1_i1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="440" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_i_i_i_i1 = fmul float %p_r_M_real, %p_t_real_2

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i1"/></StgValue>
</operation>

<operation id="441" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_i_i_i_i2 = fmul float %p_r_M_imag, %p_t_imag_2

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i2"/></StgValue>
</operation>

<operation id="442" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_1_i_i_i_i4 = fmul float %p_r_M_imag, %p_t_real_2

]]></Node>
<StgValue><ssdm name="tmp_1_i_i_i_i4"/></StgValue>
</operation>

<operation id="443" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_2_i_i_i_i5 = fmul float %p_r_M_real, %p_t_imag_2

]]></Node>
<StgValue><ssdm name="tmp_2_i_i_i_i5"/></StgValue>
</operation>

<operation id="444" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_i_i1_i_i7 = fmul float %p_r_M_real_1, %p_t_real_3

]]></Node>
<StgValue><ssdm name="tmp_i_i1_i_i7"/></StgValue>
</operation>

<operation id="445" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_i_i2_i_i8 = fmul float %p_r_M_imag_1, %p_t_imag_3

]]></Node>
<StgValue><ssdm name="tmp_i_i2_i_i8"/></StgValue>
</operation>

<operation id="446" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_1_i_i4_i_i1 = fmul float %p_r_M_imag_1, %p_t_real_3

]]></Node>
<StgValue><ssdm name="tmp_1_i_i4_i_i1"/></StgValue>
</operation>

<operation id="447" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_2_i_i5_i_i1 = fmul float %p_r_M_real_1, %p_t_imag_3

]]></Node>
<StgValue><ssdm name="tmp_2_i_i5_i_i1"/></StgValue>
</operation>

<operation id="448" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_i_i_i8_i1 = fmul float %p_r_M_real_3, %p_t_real_2

]]></Node>
<StgValue><ssdm name="tmp_i_i_i8_i1"/></StgValue>
</operation>

<operation id="449" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_i_i_i9_i1 = fmul float %p_r_M_imag_3, %p_t_imag_2

]]></Node>
<StgValue><ssdm name="tmp_i_i_i9_i1"/></StgValue>
</operation>

<operation id="450" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_1_i_i_i1_i1 = fmul float %p_r_M_imag_3, %p_t_real_2

]]></Node>
<StgValue><ssdm name="tmp_1_i_i_i1_i1"/></StgValue>
</operation>

<operation id="451" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_2_i_i_i1_i1 = fmul float %p_r_M_real_3, %p_t_imag_2

]]></Node>
<StgValue><ssdm name="tmp_2_i_i_i1_i1"/></StgValue>
</operation>

<operation id="452" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_i_i1_i1_i1 = fmul float %p_r_M_real_4, %p_t_real_3

]]></Node>
<StgValue><ssdm name="tmp_i_i1_i1_i1"/></StgValue>
</operation>

<operation id="453" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_i_i2_i1_i1 = fmul float %p_r_M_imag_4, %p_t_imag_3

]]></Node>
<StgValue><ssdm name="tmp_i_i2_i1_i1"/></StgValue>
</operation>

<operation id="454" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_1_i_i4_i1_i1 = fmul float %p_r_M_imag_4, %p_t_real_3

]]></Node>
<StgValue><ssdm name="tmp_1_i_i4_i1_i1"/></StgValue>
</operation>

<operation id="455" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_2_i_i5_i1_i1 = fmul float %p_r_M_real_4, %p_t_imag_3

]]></Node>
<StgValue><ssdm name="tmp_2_i_i5_i1_i1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="456" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_i_i_i_i1 = fmul float %p_r_M_real, %p_t_real_2

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i1"/></StgValue>
</operation>

<operation id="457" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_i_i_i_i2 = fmul float %p_r_M_imag, %p_t_imag_2

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i2"/></StgValue>
</operation>

<operation id="458" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_1_i_i_i_i4 = fmul float %p_r_M_imag, %p_t_real_2

]]></Node>
<StgValue><ssdm name="tmp_1_i_i_i_i4"/></StgValue>
</operation>

<operation id="459" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_2_i_i_i_i5 = fmul float %p_r_M_real, %p_t_imag_2

]]></Node>
<StgValue><ssdm name="tmp_2_i_i_i_i5"/></StgValue>
</operation>

<operation id="460" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_i_i1_i_i7 = fmul float %p_r_M_real_1, %p_t_real_3

]]></Node>
<StgValue><ssdm name="tmp_i_i1_i_i7"/></StgValue>
</operation>

<operation id="461" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_i_i2_i_i8 = fmul float %p_r_M_imag_1, %p_t_imag_3

]]></Node>
<StgValue><ssdm name="tmp_i_i2_i_i8"/></StgValue>
</operation>

<operation id="462" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_1_i_i4_i_i1 = fmul float %p_r_M_imag_1, %p_t_real_3

]]></Node>
<StgValue><ssdm name="tmp_1_i_i4_i_i1"/></StgValue>
</operation>

<operation id="463" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_2_i_i5_i_i1 = fmul float %p_r_M_real_1, %p_t_imag_3

]]></Node>
<StgValue><ssdm name="tmp_2_i_i5_i_i1"/></StgValue>
</operation>

<operation id="464" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_i_i_i8_i1 = fmul float %p_r_M_real_3, %p_t_real_2

]]></Node>
<StgValue><ssdm name="tmp_i_i_i8_i1"/></StgValue>
</operation>

<operation id="465" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_i_i_i9_i1 = fmul float %p_r_M_imag_3, %p_t_imag_2

]]></Node>
<StgValue><ssdm name="tmp_i_i_i9_i1"/></StgValue>
</operation>

<operation id="466" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_1_i_i_i1_i1 = fmul float %p_r_M_imag_3, %p_t_real_2

]]></Node>
<StgValue><ssdm name="tmp_1_i_i_i1_i1"/></StgValue>
</operation>

<operation id="467" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_2_i_i_i1_i1 = fmul float %p_r_M_real_3, %p_t_imag_2

]]></Node>
<StgValue><ssdm name="tmp_2_i_i_i1_i1"/></StgValue>
</operation>

<operation id="468" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_i_i1_i1_i1 = fmul float %p_r_M_real_4, %p_t_real_3

]]></Node>
<StgValue><ssdm name="tmp_i_i1_i1_i1"/></StgValue>
</operation>

<operation id="469" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_i_i2_i1_i1 = fmul float %p_r_M_imag_4, %p_t_imag_3

]]></Node>
<StgValue><ssdm name="tmp_i_i2_i1_i1"/></StgValue>
</operation>

<operation id="470" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_1_i_i4_i1_i1 = fmul float %p_r_M_imag_4, %p_t_real_3

]]></Node>
<StgValue><ssdm name="tmp_1_i_i4_i1_i1"/></StgValue>
</operation>

<operation id="471" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_2_i_i5_i1_i1 = fmul float %p_r_M_real_4, %p_t_imag_3

]]></Node>
<StgValue><ssdm name="tmp_2_i_i5_i1_i1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="472" st_id="36" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %p_r_M_real_6 = fsub float %tmp_i_i_i_i1, %tmp_i_i_i_i2

]]></Node>
<StgValue><ssdm name="p_r_M_real_6"/></StgValue>
</operation>

<operation id="473" st_id="36" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %p_r_M_imag_6 = fadd float %tmp_1_i_i_i_i4, %tmp_2_i_i_i_i5

]]></Node>
<StgValue><ssdm name="p_r_M_imag_6"/></StgValue>
</operation>

<operation id="474" st_id="36" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %complex_M_real_writ_4 = fsub float %tmp_i_i1_i_i7, %tmp_i_i2_i_i8

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_4"/></StgValue>
</operation>

<operation id="475" st_id="36" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %complex_M_imag_writ_5 = fadd float %tmp_1_i_i4_i_i1, %tmp_2_i_i5_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_5"/></StgValue>
</operation>

<operation id="476" st_id="36" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %p_r_M_real_7 = fsub float %tmp_i_i_i8_i1, %tmp_i_i_i9_i1

]]></Node>
<StgValue><ssdm name="p_r_M_real_7"/></StgValue>
</operation>

<operation id="477" st_id="36" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %p_r_M_imag_7 = fadd float %tmp_1_i_i_i1_i1, %tmp_2_i_i_i1_i1

]]></Node>
<StgValue><ssdm name="p_r_M_imag_7"/></StgValue>
</operation>

<operation id="478" st_id="36" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %complex_M_real_writ_6 = fsub float %tmp_i_i1_i1_i1, %tmp_i_i2_i1_i1

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_6"/></StgValue>
</operation>

<operation id="479" st_id="36" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %complex_M_imag_writ_7 = fadd float %tmp_1_i_i4_i1_i1, %tmp_2_i_i5_i1_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_7"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="480" st_id="37" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %p_r_M_real_6 = fsub float %tmp_i_i_i_i1, %tmp_i_i_i_i2

]]></Node>
<StgValue><ssdm name="p_r_M_real_6"/></StgValue>
</operation>

<operation id="481" st_id="37" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %p_r_M_imag_6 = fadd float %tmp_1_i_i_i_i4, %tmp_2_i_i_i_i5

]]></Node>
<StgValue><ssdm name="p_r_M_imag_6"/></StgValue>
</operation>

<operation id="482" st_id="37" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %complex_M_real_writ_4 = fsub float %tmp_i_i1_i_i7, %tmp_i_i2_i_i8

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_4"/></StgValue>
</operation>

<operation id="483" st_id="37" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %complex_M_imag_writ_5 = fadd float %tmp_1_i_i4_i_i1, %tmp_2_i_i5_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_5"/></StgValue>
</operation>

<operation id="484" st_id="37" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %p_r_M_real_7 = fsub float %tmp_i_i_i8_i1, %tmp_i_i_i9_i1

]]></Node>
<StgValue><ssdm name="p_r_M_real_7"/></StgValue>
</operation>

<operation id="485" st_id="37" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %p_r_M_imag_7 = fadd float %tmp_1_i_i_i1_i1, %tmp_2_i_i_i1_i1

]]></Node>
<StgValue><ssdm name="p_r_M_imag_7"/></StgValue>
</operation>

<operation id="486" st_id="37" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %complex_M_real_writ_6 = fsub float %tmp_i_i1_i1_i1, %tmp_i_i2_i1_i1

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_6"/></StgValue>
</operation>

<operation id="487" st_id="37" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %complex_M_imag_writ_7 = fadd float %tmp_1_i_i4_i1_i1, %tmp_2_i_i5_i1_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_7"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="488" st_id="38" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %p_r_M_real_6 = fsub float %tmp_i_i_i_i1, %tmp_i_i_i_i2

]]></Node>
<StgValue><ssdm name="p_r_M_real_6"/></StgValue>
</operation>

<operation id="489" st_id="38" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %p_r_M_imag_6 = fadd float %tmp_1_i_i_i_i4, %tmp_2_i_i_i_i5

]]></Node>
<StgValue><ssdm name="p_r_M_imag_6"/></StgValue>
</operation>

<operation id="490" st_id="38" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %complex_M_real_writ_4 = fsub float %tmp_i_i1_i_i7, %tmp_i_i2_i_i8

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_4"/></StgValue>
</operation>

<operation id="491" st_id="38" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %complex_M_imag_writ_5 = fadd float %tmp_1_i_i4_i_i1, %tmp_2_i_i5_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_5"/></StgValue>
</operation>

<operation id="492" st_id="38" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %p_r_M_real_7 = fsub float %tmp_i_i_i8_i1, %tmp_i_i_i9_i1

]]></Node>
<StgValue><ssdm name="p_r_M_real_7"/></StgValue>
</operation>

<operation id="493" st_id="38" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %p_r_M_imag_7 = fadd float %tmp_1_i_i_i1_i1, %tmp_2_i_i_i1_i1

]]></Node>
<StgValue><ssdm name="p_r_M_imag_7"/></StgValue>
</operation>

<operation id="494" st_id="38" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %complex_M_real_writ_6 = fsub float %tmp_i_i1_i1_i1, %tmp_i_i2_i1_i1

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_6"/></StgValue>
</operation>

<operation id="495" st_id="38" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %complex_M_imag_writ_7 = fadd float %tmp_1_i_i4_i1_i1, %tmp_2_i_i5_i1_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_7"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="496" st_id="39" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %p_r_M_real_6 = fsub float %tmp_i_i_i_i1, %tmp_i_i_i_i2

]]></Node>
<StgValue><ssdm name="p_r_M_real_6"/></StgValue>
</operation>

<operation id="497" st_id="39" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %p_r_M_imag_6 = fadd float %tmp_1_i_i_i_i4, %tmp_2_i_i_i_i5

]]></Node>
<StgValue><ssdm name="p_r_M_imag_6"/></StgValue>
</operation>

<operation id="498" st_id="39" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %complex_M_real_writ_4 = fsub float %tmp_i_i1_i_i7, %tmp_i_i2_i_i8

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_4"/></StgValue>
</operation>

<operation id="499" st_id="39" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %complex_M_imag_writ_5 = fadd float %tmp_1_i_i4_i_i1, %tmp_2_i_i5_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_5"/></StgValue>
</operation>

<operation id="500" st_id="39" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %p_r_M_real_7 = fsub float %tmp_i_i_i8_i1, %tmp_i_i_i9_i1

]]></Node>
<StgValue><ssdm name="p_r_M_real_7"/></StgValue>
</operation>

<operation id="501" st_id="39" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %p_r_M_imag_7 = fadd float %tmp_1_i_i_i1_i1, %tmp_2_i_i_i1_i1

]]></Node>
<StgValue><ssdm name="p_r_M_imag_7"/></StgValue>
</operation>

<operation id="502" st_id="39" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %complex_M_real_writ_6 = fsub float %tmp_i_i1_i1_i1, %tmp_i_i2_i1_i1

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_6"/></StgValue>
</operation>

<operation id="503" st_id="39" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %complex_M_imag_writ_7 = fadd float %tmp_1_i_i4_i1_i1, %tmp_2_i_i5_i1_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_7"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="504" st_id="40" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %p_r_M_real_6 = fsub float %tmp_i_i_i_i1, %tmp_i_i_i_i2

]]></Node>
<StgValue><ssdm name="p_r_M_real_6"/></StgValue>
</operation>

<operation id="505" st_id="40" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %p_r_M_imag_6 = fadd float %tmp_1_i_i_i_i4, %tmp_2_i_i_i_i5

]]></Node>
<StgValue><ssdm name="p_r_M_imag_6"/></StgValue>
</operation>

<operation id="506" st_id="40" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %complex_M_real_writ_4 = fsub float %tmp_i_i1_i_i7, %tmp_i_i2_i_i8

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_4"/></StgValue>
</operation>

<operation id="507" st_id="40" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %complex_M_imag_writ_5 = fadd float %tmp_1_i_i4_i_i1, %tmp_2_i_i5_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_5"/></StgValue>
</operation>

<operation id="508" st_id="40" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %p_r_M_real_7 = fsub float %tmp_i_i_i8_i1, %tmp_i_i_i9_i1

]]></Node>
<StgValue><ssdm name="p_r_M_real_7"/></StgValue>
</operation>

<operation id="509" st_id="40" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %p_r_M_imag_7 = fadd float %tmp_1_i_i_i1_i1, %tmp_2_i_i_i1_i1

]]></Node>
<StgValue><ssdm name="p_r_M_imag_7"/></StgValue>
</operation>

<operation id="510" st_id="40" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %complex_M_real_writ_6 = fsub float %tmp_i_i1_i1_i1, %tmp_i_i2_i1_i1

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_6"/></StgValue>
</operation>

<operation id="511" st_id="40" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %complex_M_imag_writ_7 = fadd float %tmp_1_i_i4_i1_i1, %tmp_2_i_i5_i1_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_7"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="512" st_id="41" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %complex_M_real_writ_5 = fadd float %p_r_M_real_6, %complex_M_real_writ_4

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_5"/></StgValue>
</operation>

<operation id="513" st_id="41" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %complex_M_imag_writ_6 = fadd float %p_r_M_imag_6, %complex_M_imag_writ_5

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_6"/></StgValue>
</operation>

<operation id="514" st_id="41" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %complex_M_real_writ_7 = fadd float %p_r_M_real_7, %complex_M_real_writ_6

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_7"/></StgValue>
</operation>

<operation id="515" st_id="41" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %complex_M_imag_writ_8 = fadd float %p_r_M_imag_7, %complex_M_imag_writ_7

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_8"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="516" st_id="42" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %complex_M_real_writ_5 = fadd float %p_r_M_real_6, %complex_M_real_writ_4

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_5"/></StgValue>
</operation>

<operation id="517" st_id="42" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %complex_M_imag_writ_6 = fadd float %p_r_M_imag_6, %complex_M_imag_writ_5

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_6"/></StgValue>
</operation>

<operation id="518" st_id="42" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %complex_M_real_writ_7 = fadd float %p_r_M_real_7, %complex_M_real_writ_6

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_7"/></StgValue>
</operation>

<operation id="519" st_id="42" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %complex_M_imag_writ_8 = fadd float %p_r_M_imag_7, %complex_M_imag_writ_7

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_8"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="520" st_id="43" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %complex_M_real_writ_5 = fadd float %p_r_M_real_6, %complex_M_real_writ_4

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_5"/></StgValue>
</operation>

<operation id="521" st_id="43" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %complex_M_imag_writ_6 = fadd float %p_r_M_imag_6, %complex_M_imag_writ_5

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_6"/></StgValue>
</operation>

<operation id="522" st_id="43" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %complex_M_real_writ_7 = fadd float %p_r_M_real_7, %complex_M_real_writ_6

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_7"/></StgValue>
</operation>

<operation id="523" st_id="43" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %complex_M_imag_writ_8 = fadd float %p_r_M_imag_7, %complex_M_imag_writ_7

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_8"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="524" st_id="44" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %complex_M_real_writ_5 = fadd float %p_r_M_real_6, %complex_M_real_writ_4

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_5"/></StgValue>
</operation>

<operation id="525" st_id="44" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %complex_M_imag_writ_6 = fadd float %p_r_M_imag_6, %complex_M_imag_writ_5

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_6"/></StgValue>
</operation>

<operation id="526" st_id="44" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %complex_M_real_writ_7 = fadd float %p_r_M_real_7, %complex_M_real_writ_6

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_7"/></StgValue>
</operation>

<operation id="527" st_id="44" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %complex_M_imag_writ_8 = fadd float %p_r_M_imag_7, %complex_M_imag_writ_7

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_8"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="528" st_id="45" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %complex_M_real_writ_5 = fadd float %p_r_M_real_6, %complex_M_real_writ_4

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_5"/></StgValue>
</operation>

<operation id="529" st_id="45" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %complex_M_imag_writ_6 = fadd float %p_r_M_imag_6, %complex_M_imag_writ_5

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_6"/></StgValue>
</operation>

<operation id="530" st_id="45" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %complex_M_real_writ_7 = fadd float %p_r_M_real_7, %complex_M_real_writ_6

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_7"/></StgValue>
</operation>

<operation id="531" st_id="45" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %complex_M_imag_writ_8 = fadd float %p_r_M_imag_7, %complex_M_imag_writ_7

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_8"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="532" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:41  store float %complex_M_real_writ_5, float* %Qi_M_real_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln524"/></StgValue>
</operation>

<operation id="533" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:42  store float %complex_M_imag_writ_6, float* %Qi_M_imag_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln524"/></StgValue>
</operation>

<operation id="534" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:43  store float %complex_M_real_writ_7, float* %Qi_M_real_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln524"/></StgValue>
</operation>

<operation id="535" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:44  store float %complex_M_imag_writ_8, float* %Qi_M_imag_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln524"/></StgValue>
</operation>

<operation id="536" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
:45  br label %._crit_edge6

]]></Node>
<StgValue><ssdm name="br_ln526"/></StgValue>
</operation>

<operation id="537" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln519"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="538" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1:0  %r14_0 = phi i3 [ %r_1, %qrf_out_row_assign_end ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="r14_0"/></StgValue>
</operation>

<operation id="539" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:1  %icmp_ln532 = icmp eq i3 %r14_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln532"/></StgValue>
</operation>

<operation id="540" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="541" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:3  %r_1 = add i3 %r14_0, 1

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="542" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln532, label %21, label %qrf_out_row_assign_begin

]]></Node>
<StgValue><ssdm name="br_ln532"/></StgValue>
</operation>

<operation id="543" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
qrf_out_row_assign_begin:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str22) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln532"/></StgValue>
</operation>

<operation id="544" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
qrf_out_row_assign_begin:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="545" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="6" op_0_bw="3">
<![CDATA[
qrf_out_row_assign_begin:2  %zext_ln545 = zext i3 %r14_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln545"/></StgValue>
</operation>

<operation id="546" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
qrf_out_row_assign_begin:3  %tmp_8 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r14_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="547" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="6" op_0_bw="5">
<![CDATA[
qrf_out_row_assign_begin:4  %zext_ln533 = zext i5 %tmp_8 to i6

]]></Node>
<StgValue><ssdm name="zext_ln533"/></StgValue>
</operation>

<operation id="548" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
qrf_out_row_assign_begin:5  br label %17

]]></Node>
<StgValue><ssdm name="br_ln533"/></StgValue>
</operation>

<operation id="549" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln550"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="550" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %c15_0 = phi i3 [ 0, %qrf_out_row_assign_begin ], [ %c_2, %18 ]

]]></Node>
<StgValue><ssdm name="c15_0"/></StgValue>
</operation>

<operation id="551" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln533 = icmp eq i3 %c15_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln533"/></StgValue>
</operation>

<operation id="552" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="553" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %c_2 = add i3 %c15_0, 1

]]></Node>
<StgValue><ssdm name="c_2"/></StgValue>
</operation>

<operation id="554" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln533, label %.preheader.preheader, label %18

]]></Node>
<StgValue><ssdm name="br_ln533"/></StgValue>
</operation>

<operation id="555" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="6" op_0_bw="3">
<![CDATA[
:1  %zext_ln538 = zext i3 %c15_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln538"/></StgValue>
</operation>

<operation id="556" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:2  %tmp_11 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %c15_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="557" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="6" op_0_bw="5">
<![CDATA[
:3  %zext_ln538_1 = zext i5 %tmp_11 to i6

]]></Node>
<StgValue><ssdm name="zext_ln538_1"/></StgValue>
</operation>

<operation id="558" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %add_ln538 = add i6 %zext_ln545, %zext_ln538_1

]]></Node>
<StgValue><ssdm name="add_ln538"/></StgValue>
</operation>

<operation id="559" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8  %add_ln538_1 = add i6 %zext_ln538, %zext_ln533

]]></Node>
<StgValue><ssdm name="add_ln538_1"/></StgValue>
</operation>

<operation id="560" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="6">
<![CDATA[
:9  %zext_ln538_3 = zext i6 %add_ln538_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln538_3"/></StgValue>
</operation>

<operation id="561" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %Qi_M_real_addr_3 = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln538_3

]]></Node>
<StgValue><ssdm name="Qi_M_real_addr_3"/></StgValue>
</operation>

<operation id="562" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %Qi_M_imag_addr_3 = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln538_3

]]></Node>
<StgValue><ssdm name="Qi_M_imag_addr_3"/></StgValue>
</operation>

<operation id="563" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="4">
<![CDATA[
:12  %tmp_M_real = load float* %Qi_M_real_addr_3, align 4

]]></Node>
<StgValue><ssdm name="tmp_M_real"/></StgValue>
</operation>

<operation id="564" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="4">
<![CDATA[
:13  %tmp_M_imag = load float* %Qi_M_imag_addr_3, align 4

]]></Node>
<StgValue><ssdm name="tmp_M_imag"/></StgValue>
</operation>

<operation id="565" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln541"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="566" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str23) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln533"/></StgValue>
</operation>

<operation id="567" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="6">
<![CDATA[
:5  %zext_ln538_2 = zext i6 %add_ln538 to i64

]]></Node>
<StgValue><ssdm name="zext_ln538_2"/></StgValue>
</operation>

<operation id="568" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %Q_M_real_addr = getelementptr [16 x float]* %Q_M_real, i64 0, i64 %zext_ln538_2

]]></Node>
<StgValue><ssdm name="Q_M_real_addr"/></StgValue>
</operation>

<operation id="569" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %Q_M_imag_addr = getelementptr [16 x float]* %Q_M_imag, i64 0, i64 %zext_ln538_2

]]></Node>
<StgValue><ssdm name="Q_M_imag_addr"/></StgValue>
</operation>

<operation id="570" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="4">
<![CDATA[
:12  %tmp_M_real = load float* %Qi_M_real_addr_3, align 4

]]></Node>
<StgValue><ssdm name="tmp_M_real"/></StgValue>
</operation>

<operation id="571" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="4">
<![CDATA[
:13  %tmp_M_imag = load float* %Qi_M_imag_addr_3, align 4

]]></Node>
<StgValue><ssdm name="tmp_M_imag"/></StgValue>
</operation>

<operation id="572" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32">
<![CDATA[
:14  %bitcast_ln155 = bitcast float %tmp_M_imag to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln155"/></StgValue>
</operation>

<operation id="573" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %xor_ln155 = xor i32 %bitcast_ln155, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln155"/></StgValue>
</operation>

<operation id="574" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32">
<![CDATA[
:16  %tmp_M_imag_6 = bitcast i32 %xor_ln155 to float

]]></Node>
<StgValue><ssdm name="tmp_M_imag_6"/></StgValue>
</operation>

<operation id="575" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:17  store float %tmp_M_real, float* %Q_M_real_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln538"/></StgValue>
</operation>

<operation id="576" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:18  store float %tmp_M_imag_6, float* %Q_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln538"/></StgValue>
</operation>

<operation id="577" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
:19  br label %17

]]></Node>
<StgValue><ssdm name="br_ln533"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="578" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0  %c16_0 = phi i3 [ %c_3, %._crit_edge7 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="c16_0"/></StgValue>
</operation>

<operation id="579" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %icmp_ln541 = icmp eq i3 %c16_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln541"/></StgValue>
</operation>

<operation id="580" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="581" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %c_3 = add i3 %c16_0, 1

]]></Node>
<StgValue><ssdm name="c_3"/></StgValue>
</operation>

<operation id="582" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln541, label %qrf_out_row_assign_end, label %19

]]></Node>
<StgValue><ssdm name="br_ln541"/></StgValue>
</operation>

<operation id="583" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str24) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln541"/></StgValue>
</operation>

<operation id="584" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln543 = icmp ugt i3 %r14_0, %c16_0

]]></Node>
<StgValue><ssdm name="icmp_ln543"/></StgValue>
</operation>

<operation id="585" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln543, label %._crit_edge7, label %20

]]></Node>
<StgValue><ssdm name="br_ln543"/></StgValue>
</operation>

<operation id="586" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="0"/>
<literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="6" op_0_bw="3">
<![CDATA[
:0  %zext_ln545_1 = zext i3 %c16_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln545_1"/></StgValue>
</operation>

<operation id="587" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="0"/>
<literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %add_ln545 = add i6 %zext_ln533, %zext_ln545_1

]]></Node>
<StgValue><ssdm name="add_ln545"/></StgValue>
</operation>

<operation id="588" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="0"/>
<literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="6">
<![CDATA[
:2  %zext_ln545_2 = zext i6 %add_ln545 to i64

]]></Node>
<StgValue><ssdm name="zext_ln545_2"/></StgValue>
</operation>

<operation id="589" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="0"/>
<literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %Ri_M_real_addr_4 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln545_2

]]></Node>
<StgValue><ssdm name="Ri_M_real_addr_4"/></StgValue>
</operation>

<operation id="590" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="0"/>
<literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %Ri_M_imag_addr_4 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln545_2

]]></Node>
<StgValue><ssdm name="Ri_M_imag_addr_4"/></StgValue>
</operation>

<operation id="591" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="0"/>
<literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="4">
<![CDATA[
:7  %Ri_M_real_load_2 = load float* %Ri_M_real_addr_4, align 8

]]></Node>
<StgValue><ssdm name="Ri_M_real_load_2"/></StgValue>
</operation>

<operation id="592" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="0"/>
<literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="4">
<![CDATA[
:9  %Ri_M_imag_load_2 = load float* %Ri_M_imag_addr_4, align 4

]]></Node>
<StgValue><ssdm name="Ri_M_imag_load_2"/></StgValue>
</operation>

<operation id="593" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
qrf_out_row_assign_end:0  %empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str22, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="594" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
qrf_out_row_assign_end:1  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln532"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="595" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %R_M_real_addr = getelementptr [16 x float]* %R_M_real, i64 0, i64 %zext_ln545_2

]]></Node>
<StgValue><ssdm name="R_M_real_addr"/></StgValue>
</operation>

<operation id="596" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %R_M_imag_addr = getelementptr [16 x float]* %R_M_imag, i64 0, i64 %zext_ln545_2

]]></Node>
<StgValue><ssdm name="R_M_imag_addr"/></StgValue>
</operation>

<operation id="597" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="4">
<![CDATA[
:7  %Ri_M_real_load_2 = load float* %Ri_M_real_addr_4, align 8

]]></Node>
<StgValue><ssdm name="Ri_M_real_load_2"/></StgValue>
</operation>

<operation id="598" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:8  store float %Ri_M_real_load_2, float* %R_M_real_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln545"/></StgValue>
</operation>

<operation id="599" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="4">
<![CDATA[
:9  %Ri_M_imag_load_2 = load float* %Ri_M_imag_addr_4, align 4

]]></Node>
<StgValue><ssdm name="Ri_M_imag_load_2"/></StgValue>
</operation>

<operation id="600" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:10  store float %Ri_M_imag_load_2, float* %R_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln545"/></StgValue>
</operation>

<operation id="601" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %._crit_edge7

]]></Node>
<StgValue><ssdm name="br_ln546"/></StgValue>
</operation>

<operation id="602" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge7:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln541"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
