@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vivado_HLS/2016.4/msys/bin/g++.exe"
   Compiling apatb_xor_bit.cpp
   Compiling (apcc) xorBit.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'c:/Xilinx/Vivado_HLS/2016.4/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'Linda' on host 'desktop-ra719fn' (Windows NT_amd64 version 6.2) on Thu Feb 20 10:36:19 +0700 2020
INFO: [HLS 200-10] In directory 'C:/Users/Linda/Documents/AK_1_CS_FerlindaFeliana_HLS/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) xorBit_test.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'c:/Xilinx/Vivado_HLS/2016.4/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'Linda' on host 'desktop-ra719fn' (Windows NT_amd64 version 6.2) on Thu Feb 20 10:36:28 +0700 2020
INFO: [HLS 200-10] In directory 'C:/Users/Linda/Documents/AK_1_CS_FerlindaFeliana_HLS/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
C:/Users/Linda/Documents/AK_1_CS_FerlindaFeliana_HLS/xorBit_test.c:7:8: warning: incompatible pointer types passing 'uint4 **' to parameter of type 'uint4 *'; remove & [-Wincompatible-pointer-types]
(a, b, &c);
       ^~
./apatb_xor_bit.h:10:8: note: passing argument to parameter 'out' here
uint4* out);
       ^
C:/Users/Linda/Documents/AK_1_CS_FerlindaFeliana_HLS/xorBit_test.c:8:11: warning: format specifies type 'int' but the argument has type 'uint4 *' [-Wformat]
 printf("%d", c);
         ~^   ~
2 warnings generated.
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
@I [SIM-302] Starting C TB testing ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-322] Starting VHDL simulation. 
@I [SIM-15] Starting XSIM ...
@I [SIM-316] Starting C post checking ...
4638721

C:\Users\Linda\Documents\AK_1_CS_FerlindaFeliana_HLS\solution1\sim\vhdl>call C:/Xilinx/Vivado/2016.4/bin/xelab xil_defaultlib.apatb_xor_bit_top -prj xor_bit.prj --initfile "C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s xor_bit  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_xor_bit_top -prj xor_bit.prj --initfile C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s xor_bit 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Linda/Documents/AK_1_CS_FerlindaFeliana_HLS/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Linda/Documents/AK_1_CS_FerlindaFeliana_HLS/solution1/sim/vhdl/xor_bit.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_xor_bit_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Linda/Documents/AK_1_CS_FerlindaFeliana_HLS/solution1/sim/vhdl/xor_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xor_bit
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture behav of entity xil_defaultlib.xor_bit [xor_bit_default]
Compiling architecture behav of entity xil_defaultlib.apatb_xor_bit_top
Built simulation snapshot xor_bit

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Linda/Documents/AK_1_CS_FerlindaFeliana_HLS/solution1/sim/vhdl/xsim.dir/xor_bit/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 20 10:37:07 2020...

****** xsim v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source xsim.dir/xor_bit/xsim_script.tcl
# xsim {xor_bit} -autoloadwcfg -tclbatch {xor_bit.tcl}
Vivado Simulator 2016.4
Time resolution is 1 ps
source xor_bit.tcl
## run all
Note: simulation done!
Time: 185 ns  Iteration: 1  Process: /apatb_xor_bit_top/generate_sim_done_proc  File: C:/Users/Linda/Documents/AK_1_CS_FerlindaFeliana_HLS/solution1/sim/vhdl/xor_bit.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 185 ns  Iteration: 1  Process: /apatb_xor_bit_top/generate_sim_done_proc  File: C:/Users/Linda/Documents/AK_1_CS_FerlindaFeliana_HLS/solution1/sim/vhdl/xor_bit.autotb.vhd
$finish called at time : 185 ns
## quit
INFO: [Common 17-206] Exiting xsim at Thu Feb 20 10:37:24 2020...
4638721
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
