// Seed: 4093272772
module module_0 (
    input tri  id_0,
    input wand id_1,
    input wire id_2
);
  always begin : LABEL_0
    id_4(id_1);
  end
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    input tri1 id_2,
    output supply1 id_3,
    input tri id_4,
    output wor id_5,
    input logic id_6,
    input tri1 id_7,
    output uwire id_8,
    input wand id_9,
    input tri1 id_10,
    input wand id_11,
    input wor id_12,
    output tri1 id_13,
    id_19,
    input supply1 id_14,
    input supply0 id_15,
    output tri0 id_16,
    output wand id_17
);
  module_0 modCall_1 (
      id_4,
      id_10,
      id_12
  );
  reg id_20, id_21;
  always id_20 <= id_6;
endmodule
