{
  "design": {
    "design_info": {
      "boundary_crc": "0xC48D224CF4BAFE5F",
      "device": "xcu25-ffvc1760-2LV-e",
      "name": "dynamic_design_top",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "axi_interconnect": {
        "xbar": "",
        "s00_couplers": {
          "s00_regslice": ""
        },
        "m00_couplers": {
          "m00_regslice": ""
        },
        "m01_couplers": {
          "m01_regslice": ""
        },
        "m02_couplers": {
          "m02_regslice": "",
          "auto_cc": ""
        }
      },
      "reset_latch_dyn_0": "",
      "INTERC_from_MAC": {
        "xbar": "",
        "s00_couplers": {
          "s00_data_fifo": ""
        },
        "m00_couplers": {
          "m00_data_fifo": "",
          "auto_ss_slidr": ""
        },
        "m01_couplers": {
          "m01_data_fifo": "",
          "auto_ss_slidr": ""
        }
      },
      "axis_data_fifo_from_Internal": "",
      "axis_data_fifo_from_MAC0": "",
      "axis_data_fifo_from_MAC1": "",
      "slice_to_MAC0": "",
      "slice_to_MAC1": "",
      "slice_to_MAC2": "",
      "slice_to_MAC3": "",
      "Register_interface": "",
      "version_register_0": "",
      "lineArb_0": ""
    },
    "interface_ports": {
      "S_AXIS_MAC0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "64"
          },
          "TDEST_WIDTH": {
            "value": "2"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "dynamic_design_top_clk_200M_in",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "S_AXIS_MAC1": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "64"
          },
          "TDEST_WIDTH": {
            "value": "2"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "dynamic_design_top_clk_200M_in",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "S_AXIS_MAC2_MAC3": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "64"
          },
          "TDEST_WIDTH": {
            "value": "2"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "dynamic_design_top_clk_200M_in",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "M_AXIS_MAC0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "64",
            "value_src": "user_prop"
          },
          "TDEST_WIDTH": {
            "value": "2",
            "value_src": "user_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "user_prop"
          },
          "HAS_TSTRB": {
            "value": "1",
            "value_src": "default_prop"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "user_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "user_prop"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "dynamic_design_top_clk_200M_in",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "M_AXIS_MAC1": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "64",
            "value_src": "user_prop"
          },
          "TDEST_WIDTH": {
            "value": "2",
            "value_src": "user_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "user_prop"
          },
          "HAS_TSTRB": {
            "value": "1",
            "value_src": "default_prop"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "user_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "user_prop"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "dynamic_design_top_clk_200M_in",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "M_AXIS_MAC2": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "64",
            "value_src": "user_prop"
          },
          "TDEST_WIDTH": {
            "value": "2",
            "value_src": "user_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "user_prop"
          },
          "HAS_TSTRB": {
            "value": "1",
            "value_src": "default_prop"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "user_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "user_prop"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "dynamic_design_top_clk_200M_in",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "M_AXIS_MAC3": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "64",
            "value_src": "user_prop"
          },
          "TDEST_WIDTH": {
            "value": "2",
            "value_src": "user_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "user_prop"
          },
          "HAS_TSTRB": {
            "value": "1",
            "value_src": "default_prop"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "user_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "user_prop"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "dynamic_design_top_clk_200M_in",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "S_AXI_Lite": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "S_AXI_Lite",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x00FFFFFFFFFF"
        },
        "parameters": {
          "DATA_WIDTH": {
            "value": "32"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "ADDR_WIDTH": {
            "value": "40"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "dynamic_design_top_clk_100M_in",
            "value_src": "default"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "clk_100M_in": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S_AXI_Lite",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "dynamic_design_top_clk_100M_in",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "clk_200M_in": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S_AXIS_MAC0:S_AXIS_MAC1:S_AXIS_MAC2_MAC3:M_AXIS_MAC0:M_AXIS_MAC1:M_AXIS_MAC2:M_AXIS_MAC3"
          },
          "CLK_DOMAIN": {
            "value": "dynamic_design_top_clk_200M_in",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "clk_250M_in": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "dynamic_design_top_clk_250M_in",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "clk_400M_in": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "dynamic_design_top_clk_400M_in",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "400000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "resetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "DDR_clk_p": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "dynamic_design_top_DDR_clk_p",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "DDR_clk_n": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "dynamic_design_top_DDR_clk_n",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "axi_interconnect": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "dynamic_design_top_axi_interconnect_0_2",
        "parameters": {
          "M00_HAS_REGSLICE": {
            "value": "4"
          },
          "M01_HAS_REGSLICE": {
            "value": "4"
          },
          "M02_HAS_REGSLICE": {
            "value": "4"
          },
          "M03_HAS_REGSLICE": {
            "value": "4"
          },
          "M04_HAS_REGSLICE": {
            "value": "4"
          },
          "M05_HAS_REGSLICE": {
            "value": "4"
          },
          "M06_HAS_REGSLICE": {
            "value": "4"
          },
          "M07_HAS_REGSLICE": {
            "value": "4"
          },
          "M08_HAS_REGSLICE": {
            "value": "4"
          },
          "M09_HAS_REGSLICE": {
            "value": "4"
          },
          "M10_HAS_REGSLICE": {
            "value": "4"
          },
          "M11_HAS_REGSLICE": {
            "value": "4"
          },
          "M12_HAS_REGSLICE": {
            "value": "4"
          },
          "M13_HAS_REGSLICE": {
            "value": "4"
          },
          "M14_HAS_REGSLICE": {
            "value": "4"
          },
          "M15_HAS_REGSLICE": {
            "value": "4"
          },
          "M16_HAS_REGSLICE": {
            "value": "4"
          },
          "NUM_MI": {
            "value": "3"
          },
          "S00_HAS_REGSLICE": {
            "value": "4"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "dynamic_design_top_xbar_15",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "addressing": {
              "interface_ports": {
                "S00_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI",
                    "M01_AXI",
                    "M02_AXI"
                  ]
                }
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "dynamic_design_top_s00_regslice_0",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_regslice_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "dynamic_design_top_m00_regslice_0",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m00_regslice/S_AXI"
                ]
              },
              "m00_regslice_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m00_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m00_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m00_regslice/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "dynamic_design_top_m01_regslice_0",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m01_regslice/S_AXI"
                ]
              },
              "m01_regslice_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m01_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m01_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m01_regslice/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m02_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "dynamic_design_top_m02_regslice_0",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "dynamic_design_top_auto_cc_0",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "m02_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_m02_regslice": {
                "interface_ports": [
                  "m02_regslice/S_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m02_regslice_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m02_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m02_regslice/aclk",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m02_regslice/aresetn",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_axi_interconnect": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "axi_interconnect_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          }
        }
      },
      "reset_latch_dyn_0": {
        "vlnv": "xilinx.com:module_ref:reset_latch_dyn:1.0",
        "xci_name": "dynamic_design_top_reset_latch_dyn_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "reset_latch_dyn",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_100M_in": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "dynamic_design_top_clk_100M_in",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          },
          "clk_200M_in": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "dynamic_design_top_clk_200M_in",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "200000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          },
          "clk_400M_in": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "dynamic_design_top_clk_400M_in",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "400000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          },
          "clk_250M_in": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "dynamic_design_top_clk_250M_in",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          },
          "resetn_in": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "default_prop"
              }
            }
          },
          "rstn_100M": {
            "direction": "O",
            "parameters": {
              "POLARITY": {
                "value": "",
                "value_src": "weak"
              }
            }
          },
          "rstn_200M": {
            "direction": "O",
            "parameters": {
              "POLARITY": {
                "value": "",
                "value_src": "weak"
              }
            }
          },
          "rstn_250M": {
            "direction": "O"
          },
          "rstn_400M": {
            "direction": "O"
          }
        }
      },
      "INTERC_from_MAC": {
        "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
        "xci_name": "dynamic_design_top_INTERC_from_MAC_0",
        "parameters": {
          "ARB_ON_TLAST": {
            "value": "1"
          },
          "M00_AXIS_BASETDEST": {
            "value": "0x00000002"
          },
          "M00_AXIS_HIGHTDEST": {
            "value": "0x00000002"
          },
          "M00_FIFO_DEPTH": {
            "value": "64"
          },
          "M00_FIFO_MODE": {
            "value": "1"
          },
          "M00_HAS_REGSLICE": {
            "value": "0"
          },
          "M01_AXIS_BASETDEST": {
            "value": "0x00000003"
          },
          "M01_AXIS_HIGHTDEST": {
            "value": "0x00000003"
          },
          "M01_FIFO_DEPTH": {
            "value": "64"
          },
          "M01_FIFO_MODE": {
            "value": "1"
          },
          "M01_HAS_REGSLICE": {
            "value": "0"
          },
          "M02_FIFO_DEPTH": {
            "value": "32"
          },
          "M02_FIFO_MODE": {
            "value": "1"
          },
          "M02_HAS_REGSLICE": {
            "value": "1"
          },
          "M03_FIFO_DEPTH": {
            "value": "32"
          },
          "M03_FIFO_MODE": {
            "value": "1"
          },
          "M03_HAS_REGSLICE": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "2"
          },
          "S00_FIFO_DEPTH": {
            "value": "128"
          },
          "S00_FIFO_MODE": {
            "value": "1"
          },
          "S00_HAS_REGSLICE": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S00_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M00_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M01_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_AXIS_ARESETN"
              }
            }
          },
          "S00_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_AXIS_ARESETN"
              }
            }
          },
          "M00_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_AXIS_ARESETN"
              }
            }
          },
          "M01_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axis_switch:1.1",
            "xci_name": "dynamic_design_top_xbar_19",
            "parameters": {
              "HAS_TLAST": {
                "value": "1"
              },
              "M00_AXIS_BASETDEST": {
                "value": "0x00000002"
              },
              "M00_AXIS_HIGHTDEST": {
                "value": "0x00000002"
              },
              "M01_AXIS_BASETDEST": {
                "value": "0x00000003"
              },
              "M01_AXIS_HIGHTDEST": {
                "value": "0x00000003"
              },
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              },
              "ROUTING_MODE": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_data_fifo": {
                "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                "xci_name": "dynamic_design_top_s00_data_fifo_0",
                "parameters": {
                  "FIFO_DEPTH": {
                    "value": "128"
                  },
                  "FIFO_MODE": {
                    "value": "2"
                  },
                  "HAS_RD_DATA_COUNT": {
                    "value": "1"
                  },
                  "HAS_WR_DATA_COUNT": {
                    "value": "1"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_data_fifo": {
                "interface_ports": [
                  "S_AXIS",
                  "s00_data_fifo/S_AXIS"
                ]
              },
              "s00_data_fifo_to_s00_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "s00_data_fifo/M_AXIS"
                ]
              }
            },
            "nets": {
              "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                "ports": [
                  "s00_data_fifo/axis_wr_data_count"
                ]
              },
              "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                "ports": [
                  "s00_data_fifo/axis_rd_data_count"
                ]
              },
              "M_AXIS_ACLK": {
                "ports": [
                  "M_AXIS_ACLK",
                  "s00_data_fifo/s_axis_aclk"
                ]
              },
              "M_AXIS_ARESETN": {
                "ports": [
                  "M_AXIS_ARESETN",
                  "s00_data_fifo/s_axis_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m00_data_fifo": {
                "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                "xci_name": "dynamic_design_top_m00_data_fifo_0",
                "parameters": {
                  "FIFO_DEPTH": {
                    "value": "64"
                  },
                  "FIFO_MODE": {
                    "value": "2"
                  },
                  "HAS_RD_DATA_COUNT": {
                    "value": "1"
                  },
                  "HAS_WR_DATA_COUNT": {
                    "value": "1"
                  }
                }
              },
              "auto_ss_slidr": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "dynamic_design_top_auto_ss_slidr_0",
                "parameters": {
                  "M_HAS_TSTRB": {
                    "value": "1"
                  },
                  "M_TDEST_WIDTH": {
                    "value": "0"
                  },
                  "S_HAS_TSTRB": {
                    "value": "0"
                  },
                  "S_TDEST_WIDTH": {
                    "value": "2"
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_data_fifo": {
                "interface_ports": [
                  "S_AXIS",
                  "m00_data_fifo/S_AXIS"
                ]
              },
              "m00_data_fifo_to_auto_ss_slidr": {
                "interface_ports": [
                  "m00_data_fifo/M_AXIS",
                  "auto_ss_slidr/S_AXIS"
                ]
              },
              "auto_ss_slidr_to_m00_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "auto_ss_slidr/M_AXIS"
                ]
              }
            },
            "nets": {
              "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                "ports": [
                  "m00_data_fifo/axis_wr_data_count"
                ]
              },
              "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                "ports": [
                  "m00_data_fifo/axis_rd_data_count"
                ]
              },
              "S_AXIS_ACLK": {
                "ports": [
                  "S_AXIS_ACLK",
                  "m00_data_fifo/s_axis_aclk",
                  "auto_ss_slidr/aclk"
                ]
              },
              "S_AXIS_ARESETN": {
                "ports": [
                  "S_AXIS_ARESETN",
                  "m00_data_fifo/s_axis_aresetn",
                  "auto_ss_slidr/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m01_data_fifo": {
                "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                "xci_name": "dynamic_design_top_m01_data_fifo_0",
                "parameters": {
                  "FIFO_DEPTH": {
                    "value": "64"
                  },
                  "FIFO_MODE": {
                    "value": "2"
                  },
                  "HAS_RD_DATA_COUNT": {
                    "value": "1"
                  },
                  "HAS_WR_DATA_COUNT": {
                    "value": "1"
                  }
                }
              },
              "auto_ss_slidr": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "dynamic_design_top_auto_ss_slidr_1",
                "parameters": {
                  "M_HAS_TSTRB": {
                    "value": "1"
                  },
                  "M_TDEST_WIDTH": {
                    "value": "0"
                  },
                  "S_HAS_TSTRB": {
                    "value": "0"
                  },
                  "S_TDEST_WIDTH": {
                    "value": "2"
                  }
                }
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_data_fifo": {
                "interface_ports": [
                  "S_AXIS",
                  "m01_data_fifo/S_AXIS"
                ]
              },
              "m01_data_fifo_to_auto_ss_slidr": {
                "interface_ports": [
                  "m01_data_fifo/M_AXIS",
                  "auto_ss_slidr/S_AXIS"
                ]
              },
              "auto_ss_slidr_to_m01_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "auto_ss_slidr/M_AXIS"
                ]
              }
            },
            "nets": {
              "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                "ports": [
                  "m01_data_fifo/axis_wr_data_count"
                ]
              },
              "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                "ports": [
                  "m01_data_fifo/axis_rd_data_count"
                ]
              },
              "S_AXIS_ACLK": {
                "ports": [
                  "S_AXIS_ACLK",
                  "m01_data_fifo/s_axis_aclk",
                  "auto_ss_slidr/aclk"
                ]
              },
              "S_AXIS_ARESETN": {
                "ports": [
                  "S_AXIS_ARESETN",
                  "m01_data_fifo/s_axis_aresetn",
                  "auto_ss_slidr/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_INTERC_from_MAC": {
            "interface_ports": [
              "M00_AXIS",
              "m00_couplers/M_AXIS"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXIS",
              "m01_couplers/S_AXIS"
            ]
          },
          "m01_couplers_to_INTERC_from_MAC": {
            "interface_ports": [
              "M01_AXIS",
              "m01_couplers/M_AXIS"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXIS",
              "m00_couplers/S_AXIS"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXIS",
              "xbar/S00_AXIS"
            ]
          },
          "INTERC_from_MAC_to_s00_couplers": {
            "interface_ports": [
              "S00_AXIS",
              "s00_couplers/S_AXIS"
            ]
          }
        },
        "nets": {
          "INTERC_from_MAC_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_AXIS_ACLK",
              "s00_couplers/M_AXIS_ACLK",
              "m00_couplers/M_AXIS_ACLK",
              "m01_couplers/M_AXIS_ACLK",
              "m00_couplers/S_AXIS_ACLK",
              "m01_couplers/S_AXIS_ACLK"
            ]
          },
          "INTERC_from_MAC_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_AXIS_ARESETN",
              "s00_couplers/M_AXIS_ARESETN",
              "m00_couplers/M_AXIS_ARESETN",
              "m01_couplers/M_AXIS_ARESETN",
              "m00_couplers/S_AXIS_ARESETN",
              "m01_couplers/S_AXIS_ARESETN"
            ]
          }
        }
      },
      "axis_data_fifo_from_Internal": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "xci_name": "dynamic_design_top_axis_data_fifo_from_Internal_0",
        "parameters": {
          "FIFO_DEPTH": {
            "value": "64"
          },
          "FIFO_MEMORY_TYPE": {
            "value": "auto"
          },
          "FIFO_MODE": {
            "value": "2"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "TDATA_NUM_BYTES": {
            "value": "64"
          },
          "TDEST_WIDTH": {
            "value": "2"
          }
        }
      },
      "axis_data_fifo_from_MAC0": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "xci_name": "dynamic_design_top_axis_data_fifo_from_MAC0_0",
        "parameters": {
          "FIFO_DEPTH": {
            "value": "64"
          },
          "FIFO_MEMORY_TYPE": {
            "value": "auto"
          },
          "FIFO_MODE": {
            "value": "2"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "TDATA_NUM_BYTES": {
            "value": "64"
          },
          "TDEST_WIDTH": {
            "value": "2"
          }
        }
      },
      "axis_data_fifo_from_MAC1": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "xci_name": "dynamic_design_top_axis_data_fifo_from_MAC1_0",
        "parameters": {
          "FIFO_DEPTH": {
            "value": "64"
          },
          "FIFO_MEMORY_TYPE": {
            "value": "auto"
          },
          "FIFO_MODE": {
            "value": "2"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "TDATA_NUM_BYTES": {
            "value": "64"
          },
          "TDEST_WIDTH": {
            "value": "2"
          }
        }
      },
      "slice_to_MAC0": {
        "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
        "xci_name": "dynamic_design_top_slice_to_MAC0_0",
        "parameters": {
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "TDATA_NUM_BYTES": {
            "value": "64"
          },
          "TDEST_WIDTH": {
            "value": "2"
          }
        }
      },
      "slice_to_MAC1": {
        "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
        "xci_name": "dynamic_design_top_slice_to_MAC1_0",
        "parameters": {
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "TDATA_NUM_BYTES": {
            "value": "64"
          },
          "TDEST_WIDTH": {
            "value": "2"
          }
        }
      },
      "slice_to_MAC2": {
        "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
        "xci_name": "dynamic_design_top_slice_to_MAC2_0",
        "parameters": {
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "TDATA_NUM_BYTES": {
            "value": "64"
          },
          "TDEST_WIDTH": {
            "value": "2"
          }
        }
      },
      "slice_to_MAC3": {
        "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
        "xci_name": "dynamic_design_top_slice_to_MAC3_0",
        "parameters": {
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "TDATA_NUM_BYTES": {
            "value": "64"
          },
          "TDEST_WIDTH": {
            "value": "2"
          }
        }
      },
      "Register_interface": {
        "vlnv": "xilinx.com:module_ref:Register_interface:1.0",
        "xci_name": "dynamic_design_top_Register_interface_0_3",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Register_interface",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "s00_axi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "s00_axi",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "dynamic_design_top_clk_100M_in",
                "value_src": "default_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "ip_prop"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "ip_prop"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "ip_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "ip_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "s00_axi_awaddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "s00_axi_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "s00_axi_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "s00_axi_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "s00_axi_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "s00_axi_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "s00_axi_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "s00_axi_wready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "s00_axi_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "s00_axi_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "s00_axi_bready",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "s00_axi_araddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "s00_axi_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "s00_axi_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "s00_axi_arready",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "s00_axi_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "s00_axi_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "s00_axi_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "s00_axi_rready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "s00_axi_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "s00_axi",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "s00_axi_aresetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "dynamic_design_top_clk_100M_in",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              }
            }
          },
          "s00_axi_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      },
      "version_register_0": {
        "vlnv": "xilinx.com:module_ref:version_register:1.0",
        "xci_name": "dynamic_design_top_version_register_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "version_register",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "s00_axi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "s00_axi",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "dynamic_design_top_clk_100M_in",
                "value_src": "default_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "ip_prop"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "ip_prop"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "ip_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "ip_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "s00_axi_awaddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "s00_axi_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "s00_axi_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "s00_axi_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "s00_axi_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "s00_axi_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "s00_axi_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "s00_axi_wready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "s00_axi_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "s00_axi_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "s00_axi_bready",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "s00_axi_araddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "s00_axi_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "s00_axi_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "s00_axi_arready",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "s00_axi_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "s00_axi_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "s00_axi_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "s00_axi_rready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "s00_axi_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "s00_axi",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "s00_axi_aresetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "dynamic_design_top_clk_100M_in",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              }
            }
          },
          "s00_axi_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      },
      "lineArb_0": {
        "vlnv": "Xilinx:Fintech:lineArb:1.2",
        "xci_name": "dynamic_design_top_lineArb_0_6"
      }
    },
    "interface_nets": {
      "lineArb_0_out_2": {
        "interface_ports": [
          "lineArb_0/out_2",
          "slice_to_MAC0/S_AXIS"
        ]
      },
      "axi_interconnect_M02_AXI": {
        "interface_ports": [
          "axi_interconnect/M02_AXI",
          "lineArb_0/s_axi_CTRL"
        ]
      },
      "axis_data_fifo_from_MAC0_M_AXIS": {
        "interface_ports": [
          "axis_data_fifo_from_MAC0/M_AXIS",
          "lineArb_0/in_0"
        ]
      },
      "axis_data_fifo_from_MAC1_M_AXIS": {
        "interface_ports": [
          "axis_data_fifo_from_MAC1/M_AXIS",
          "lineArb_0/in_1"
        ]
      },
      "INTERC_from_MAC_M00_AXIS": {
        "interface_ports": [
          "INTERC_from_MAC/M00_AXIS",
          "lineArb_0/in_2"
        ]
      },
      "S_AXIS_MAC0_1": {
        "interface_ports": [
          "S_AXIS_MAC0",
          "axis_data_fifo_from_MAC0/S_AXIS"
        ]
      },
      "axi_interconnect_M01_AXI": {
        "interface_ports": [
          "axi_interconnect/M01_AXI",
          "Register_interface/s00_axi"
        ]
      },
      "dynamic_M_AXIS_MAC1": {
        "interface_ports": [
          "M_AXIS_MAC1",
          "slice_to_MAC1/M_AXIS"
        ]
      },
      "dynamic_M_AXIS_MAC2": {
        "interface_ports": [
          "M_AXIS_MAC2",
          "slice_to_MAC2/M_AXIS"
        ]
      },
      "axi_interconnect_M00_AXI": {
        "interface_ports": [
          "axi_interconnect/M00_AXI",
          "version_register_0/s00_axi"
        ]
      },
      "dynamic_M_AXIS_MAC3": {
        "interface_ports": [
          "M_AXIS_MAC3",
          "slice_to_MAC3/M_AXIS"
        ]
      },
      "axis_data_fifo_from_Internal_M_AXIS": {
        "interface_ports": [
          "INTERC_from_MAC/S00_AXIS",
          "axis_data_fifo_from_Internal/M_AXIS"
        ]
      },
      "S_AXIS_MAC2_MAC3_1": {
        "interface_ports": [
          "S_AXIS_MAC2_MAC3",
          "axis_data_fifo_from_Internal/S_AXIS"
        ]
      },
      "S_AXIS_MAC1_1": {
        "interface_ports": [
          "S_AXIS_MAC1",
          "axis_data_fifo_from_MAC1/S_AXIS"
        ]
      },
      "dynamic_M_AXIS_MAC0": {
        "interface_ports": [
          "M_AXIS_MAC0",
          "slice_to_MAC0/M_AXIS"
        ]
      },
      "S00_AXI_0_1": {
        "interface_ports": [
          "S_AXI_Lite",
          "axi_interconnect/S00_AXI"
        ]
      },
      "INTERC_from_MAC_M01_AXIS": {
        "interface_ports": [
          "INTERC_from_MAC/M01_AXIS",
          "lineArb_0/in_3"
        ]
      },
      "lineArb_0_out_3": {
        "interface_ports": [
          "lineArb_0/out_3",
          "slice_to_MAC1/S_AXIS"
        ]
      },
      "lineArb_0_out_0": {
        "interface_ports": [
          "lineArb_0/out_0",
          "slice_to_MAC2/S_AXIS"
        ]
      },
      "lineArb_0_out_1": {
        "interface_ports": [
          "lineArb_0/out_1",
          "slice_to_MAC3/S_AXIS"
        ]
      }
    },
    "nets": {
      "clk_100M_in_1": {
        "ports": [
          "clk_100M_in",
          "axi_interconnect/M00_ACLK",
          "axi_interconnect/M01_ACLK",
          "reset_latch_dyn_0/clk_100M_in",
          "axi_interconnect/ACLK",
          "axi_interconnect/S00_ACLK",
          "Register_interface/s00_axi_aclk",
          "version_register_0/s00_axi_aclk"
        ]
      },
      "clk_200M_in_1": {
        "ports": [
          "clk_200M_in",
          "reset_latch_dyn_0/clk_200M_in",
          "INTERC_from_MAC/ACLK",
          "INTERC_from_MAC/M00_AXIS_ACLK",
          "INTERC_from_MAC/M01_AXIS_ACLK",
          "INTERC_from_MAC/S00_AXIS_ACLK",
          "axis_data_fifo_from_Internal/s_axis_aclk",
          "axis_data_fifo_from_MAC0/s_axis_aclk",
          "axis_data_fifo_from_MAC1/s_axis_aclk",
          "slice_to_MAC0/aclk",
          "slice_to_MAC1/aclk",
          "slice_to_MAC2/aclk",
          "slice_to_MAC3/aclk",
          "axi_interconnect/M02_ACLK",
          "lineArb_0/ap_clk"
        ]
      },
      "clk_250M_in_1": {
        "ports": [
          "clk_250M_in",
          "reset_latch_dyn_0/clk_250M_in"
        ]
      },
      "clk_400M_in_1": {
        "ports": [
          "clk_400M_in",
          "reset_latch_dyn_0/clk_400M_in"
        ]
      },
      "resetn_1": {
        "ports": [
          "resetn",
          "reset_latch_dyn_0/resetn_in"
        ]
      },
      "reset_latch_dyn_0_rstn_100M1": {
        "ports": [
          "reset_latch_dyn_0/rstn_100M",
          "axi_interconnect/M00_ARESETN",
          "axi_interconnect/M01_ARESETN",
          "axi_interconnect/ARESETN",
          "axi_interconnect/S00_ARESETN",
          "version_register_0/s00_axi_aresetn"
        ]
      },
      "ARESETN_1": {
        "ports": [
          "reset_latch_dyn_0/rstn_200M",
          "INTERC_from_MAC/ARESETN",
          "INTERC_from_MAC/M00_AXIS_ARESETN",
          "INTERC_from_MAC/M01_AXIS_ARESETN",
          "INTERC_from_MAC/S00_AXIS_ARESETN",
          "axis_data_fifo_from_Internal/s_axis_aresetn",
          "axis_data_fifo_from_MAC0/s_axis_aresetn",
          "axis_data_fifo_from_MAC1/s_axis_aresetn",
          "slice_to_MAC0/aresetn",
          "slice_to_MAC1/aresetn",
          "slice_to_MAC2/aresetn",
          "slice_to_MAC3/aresetn",
          "Register_interface/s00_axi_aresetn",
          "axi_interconnect/M02_ARESETN",
          "lineArb_0/ap_rst_n"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S_AXI_Lite": {
            "range": "1T",
            "width": "40",
            "segments": {
              "SEG_Register_interface_1_reg0": {
                "address_block": "/Register_interface/s00_axi/reg0",
                "offset": "0x00800D0000",
                "range": "64K"
              },
              "SEG_lineArb_0_Reg": {
                "address_block": "/lineArb_0/s_axi_CTRL/Reg",
                "offset": "0x00800E0000",
                "range": "64K"
              },
              "SEG_version_register_0_reg0": {
                "address_block": "/version_register_0/s00_axi/reg0",
                "offset": "0x00800C0000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}