package mcd;

import mcd.bus.McdSubInterruptHandler;
import omegadrive.util.Size;
import org.junit.jupiter.api.Assertions;
import org.junit.jupiter.api.Test;

import static mcd.McdGateArrayRegTest.MAIN_RESET_REG;

/**
 * Federico Berti
 * <p>
 * Copyright 2024
 */
public class McdResetTest extends McdRegTestBase {

    public static final int BUS_REQ_MASK = 2;

    public static final int MAIN_RESET_REG_ODD = MAIN_RESET_REG + 1;

    /**
     * - system starts with SRES = 0, SBRK = 1
     * subCpu reset and bus assigned to main
     * <p>
     * MAIN:
     * mcdBusReq();
     * clears PRG RAM
     * mcdBusRelease();
     */
    @Test
    public void testBusReq() {
        int mreg = mainCpuBus.read(MAIN_RESET_REG_ODD, Size.BYTE);
        assert mreg == BUS_REQ_MASK;
        //subCpu is halted, toggling SBRK doesn't change that
        testBusReqInternal(mreg, new boolean[]{true, true});

        //SRES = 1, SBRK = 0
        //subCpu is running, but MAIN has the bus
        mreg = 1;
        mainCpuBus.write(MAIN_RESET_REG_ODD, mreg, Size.BYTE);
        testBusReqInternal(mreg, new boolean[]{false, true});

        //SRES = 1, SBRK = 1
        //subCpu is running, SUB has the bus
        mreg = 3;
        mainCpuBus.write(MAIN_RESET_REG_ODD, mreg, Size.BYTE);
        testBusReqInternal(mreg, new boolean[]{false, true});
    }

    /**
     * Triggers SUB-CPU INTERRUPT
     * - Write mode, 0 is not used, 1 INT level2 is generated (when IEN2 = 1)
     * - Read mode, 0 In the process of doing a lev2 interrupt, 1 Level 2 not treated yet
     * <p>
     * Bill walsh football
     */
    @Test
    public void testIFL2_sticky() {
        //subCpu ignores interrupts
        subCpu.getM68k().setSR(0x2700);

        int mreg = mainCpuBus.read(MAIN_RESET_REG, Size.BYTE);
        Assertions.assertEquals(0, mreg);

        //set IFL2
        mainCpuBus.write(MAIN_RESET_REG, 1, Size.BYTE);
        mreg = mainCpuBus.read(MAIN_RESET_REG, Size.BYTE);
        Assertions.assertEquals(1, mreg);

        McdSubInterruptHandler interruptHandler = subCpuBus.getInterruptHandler();
        subCpuBus.write(McdGateArrayRegTest.SUB_INT_MASK_ODD, 0xFF, Size.BYTE);

        int ien2set = 0x80;
        mreg = mainCpuBus.read(MAIN_RESET_REG, Size.BYTE);
        Assertions.assertEquals(ien2set | 1, mreg);

        interruptHandler.handleInterrupts();

        //ifl2 goes to 0
        mreg = mainCpuBus.read(MAIN_RESET_REG, Size.BYTE);
        Assertions.assertEquals(ien2set | 0, mreg);

        //ifl2 is still 0 but interrupts keep getting triggered
        subCpu.getM68k().setSR(0x2000);
        interruptHandler.raiseInterrupt(McdSubInterruptHandler.SubCpuInterrupt.INT_LEVEL2);
        McdInterruptTest.assertOneInterruptTrigger(interruptHandler);

        //ifl2 is now set to 0 externally, interrupts are not triggered
        mainCpuBus.write(MAIN_RESET_REG, 0, Size.BYTE);
        interruptHandler.raiseInterrupt(McdSubInterruptHandler.SubCpuInterrupt.INT_LEVEL2);
        McdInterruptTest.assertNoInterruptTrigger(interruptHandler);
    }

    private void testBusReqInternal(int mreg, boolean[] exp) {
        //set busReq to 0
        mainCpuBus.write(MAIN_RESET_REG_ODD, mreg & (~BUS_REQ_MASK), Size.BYTE);
        waitForBusReq(0);
        //subCpu state
        Assertions.assertEquals(exp[0], subCpu.isStopped());
        //main bus request
        mainCpuBus.write(MAIN_RESET_REG_ODD, mreg | BUS_REQ_MASK, Size.BYTE);
        waitForBusReq(BUS_REQ_MASK);
        //subCpu state
        Assertions.assertEquals(exp[1], subCpu.isStopped());
    }

    private void waitForBusReq(int expVal) {
        int mreg;
        int cnt = 1000;
        do {
            mreg = mainCpuBus.read(MAIN_RESET_REG + 1, Size.BYTE);
            cnt--;
        } while (cnt > 0 && (mreg & BUS_REQ_MASK) != expVal);
        Assertions.assertNotEquals(0, cnt);
    }
}
