
---------- Begin Simulation Statistics ----------
final_tick                                31267424375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    766                       # Simulator instruction rate (inst/s)
host_mem_usage                               11293756                       # Number of bytes of host memory used
host_op_rate                                      784                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28921.36                       # Real time elapsed on the host
host_tick_rate                                 734511                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    22142324                       # Number of instructions simulated
sim_ops                                      22681001                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021243                       # Number of seconds simulated
sim_ticks                                 21243049375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.370385                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  797073                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               818599                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1105                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7768                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            825023                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8445                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            9618                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1173                       # Number of indirect misses.
system.cpu.branchPred.lookups                  903637                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   28185                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1128                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5531238                       # Number of instructions committed
system.cpu.committedOps                       5624559                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.155636                       # CPI: cycles per instruction
system.cpu.discardedOps                         17179                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3056586                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            183674                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1508880                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5520182                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.316893                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1050                       # number of quiesce instructions executed
system.cpu.numCycles                         17454575                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1050                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3862355     68.67%     68.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2662      0.05%     68.72% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::MemRead                 205416      3.65%     72.37% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1554126     27.63%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5624559                       # Class of committed instruction
system.cpu.quiesceCycles                     16534304                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11934393                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1313                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8300                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1429900                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              475162                       # Transaction distribution
system.membus.trans_dist::ReadResp             483169                       # Transaction distribution
system.membus.trans_dist::WriteReq             241928                       # Transaction distribution
system.membus.trans_dist::WriteResp            241928                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          901                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7383                       # Transaction distribution
system.membus.trans_dist::ReadExReq               479                       # Transaction distribution
system.membus.trans_dist::ReadExResp              480                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           6971                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1036                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       706560                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        706560                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        20710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        20710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1417507                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1438727                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1413120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1413120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2872557                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       446144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       446144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       150976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        23100                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       186188                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     45219840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     45219840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                45852172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2139040                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000621                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024918                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2137711     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    1329      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2139040                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3580498279                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              16.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            21566625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            20231671                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4172375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           20262370                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2865494155                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy           35808250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       464896                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       464896                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       956654                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       956654                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         7200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9660                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16860                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2826240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2826240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2843100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         7920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15180                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        23100                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     45219840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     45219840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     45242940                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4863024125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             22.9                       # Network utilization (%)
system.acctest.local_bus.averageQueuingDelay          710                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.reqLayer0.occupancy   3914584478                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         18.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2351342000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       474112                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       474112                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       232448                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       232448                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1413120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1413120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     45219840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     45219840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       853388                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       853388    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       853388                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1934405625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2603008000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     42467328                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     14876672                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     57344000                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     23592960                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30343168                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     53936128                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     10616832                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       464896                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     11081728                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      5898240                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       948224                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      6846464                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1999116382                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    700307745                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2699424126                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1110620212                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1428380995                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2539001207                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3109736594                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2128688740                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5238425333                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       446144                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3712                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       449856                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       446144                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       446144                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         6971                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           58                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         7029                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     21001881                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       174740                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       21176621                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     21001881                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     21001881                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     21001881                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       174740                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      21176621                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     30343168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          93312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30436480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        57664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     14876672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14934336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       474112                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              475570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          901                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       232448                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             233349                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1428380995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4392590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1432773585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2714488                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    700307745                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            703022233                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2714488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2128688740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4392590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2135795817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    706176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1440.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000443895000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          235                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          235                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              855510                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             248183                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      475569                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     233349                       # Number of write requests accepted
system.mem_ctrls.readBursts                    475569                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   233349                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    401                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             14591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             14585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             14584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             14600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             14583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             14586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             14578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            14582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            14576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            14580                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15278674465                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2375840000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27751834465                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32154.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58404.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       334                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   443129                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  217044                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                475569                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               233349                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  420025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  41004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  38993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    668                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48354                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    937.769285                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   856.508126                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.393159                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1285      2.66%      2.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1225      2.53%      5.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          820      1.70%      6.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          619      1.28%      8.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          827      1.71%      9.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          655      1.35%     11.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          658      1.36%     12.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          897      1.86%     14.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41368     85.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48354                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          235                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2022.089362                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1099.226797                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             8      3.40%      3.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           76     32.34%     35.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.43%     36.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           96     40.85%     77.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           24     10.21%     87.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            6      2.55%     89.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           17      7.23%     97.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      2.98%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           235                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     993.017021                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    897.908834                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    182.797234                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              7      2.98%      2.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             1      0.43%      3.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.43%      3.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           11      4.68%      8.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          215     91.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           235                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30410752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   25664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                14934976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30436416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14934336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1431.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       703.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1432.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    703.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21242829375                       # Total gap between requests
system.mem_ctrls.avgGap                      29965.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     30318592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        92160                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        59264                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     14875712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1427224098.800081014633                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4338360.203053475358                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2789806.630574665498                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 700262553.525228023529                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       474112                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1457                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          901                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       232448                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27695201960                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     56632505                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  43080763505                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 368583862000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58414.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38869.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  47814387.91                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1585661.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11396780350                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1149120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8697972025                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2100                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1050                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9842247.976190                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2281593.403364                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1050    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5580500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11962125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1050                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     20933064000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  10334360375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2715623                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2715623                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2715623                       # number of overall hits
system.cpu.icache.overall_hits::total         2715623                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6971                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6971                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6971                       # number of overall misses
system.cpu.icache.overall_misses::total          6971                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    304195625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    304195625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    304195625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    304195625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2722594                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2722594                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2722594                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2722594                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002560                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002560                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002560                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002560                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43637.300961                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43637.300961                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43637.300961                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43637.300961                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         6971                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6971                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6971                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6971                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    293382750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    293382750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    293382750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    293382750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002560                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002560                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002560                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002560                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42086.178454                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42086.178454                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42086.178454                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42086.178454                       # average overall mshr miss latency
system.cpu.icache.replacements                   6768                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2715623                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2715623                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6971                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6971                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    304195625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    304195625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2722594                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2722594                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002560                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002560                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43637.300961                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43637.300961                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6971                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6971                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    293382750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    293382750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002560                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002560                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42086.178454                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42086.178454                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           360.010686                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2798382                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6768                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            413.472518                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   360.010686                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.703146                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.703146                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          364                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          348                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5452159                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5452159                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       334209                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           334209                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       334209                       # number of overall hits
system.cpu.dcache.overall_hits::total          334209                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1965                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1965                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1965                       # number of overall misses
system.cpu.dcache.overall_misses::total          1965                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    138997250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    138997250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    138997250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    138997250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       336174                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       336174                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       336174                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       336174                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005845                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005845                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005845                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005845                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70736.513995                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70736.513995                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70736.513995                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70736.513995                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          901                       # number of writebacks
system.cpu.dcache.writebacks::total               901                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          450                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          450                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          450                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          450                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1515                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1515                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1515                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1515                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10530                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10530                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    106770500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    106770500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    106770500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    106770500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22823750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22823750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004507                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004507                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004507                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004507                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70475.577558                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70475.577558                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70475.577558                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70475.577558                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2167.497626                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2167.497626                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1516                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       204000                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          204000                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1084                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1084                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     80353875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     80353875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       205084                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       205084                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005286                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005286                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74127.190959                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74127.190959                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           48                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           48                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1036                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1036                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1050                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1050                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     76157500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     76157500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22823750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22823750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005052                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005052                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73511.100386                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73511.100386                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21736.904762                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21736.904762                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       130209                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         130209                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          881                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          881                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     58643375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     58643375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       131090                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       131090                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006721                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006721                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66564.557321                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66564.557321                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          402                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          402                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          479                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          479                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9480                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9480                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     30613000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     30613000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003654                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003654                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63910.229645                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63910.229645                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       706560                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       706560                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7304693250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7304693250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10338.390583                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10338.390583                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       257750                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       257750                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       448810                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       448810                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7159460779                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7159460779                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 15952.097277                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 15952.097277                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              135726                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1516                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             89.529024                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          414                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6998692                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6998692                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  31267424375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                31267569375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    766                       # Simulator instruction rate (inst/s)
host_mem_usage                               11293756                       # Number of bytes of host memory used
host_op_rate                                      784                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28921.45                       # Real time elapsed on the host
host_tick_rate                                 734513                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    22142333                       # Number of instructions simulated
sim_ops                                      22681016                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021243                       # Number of seconds simulated
sim_ticks                                 21243194375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.369675                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  797074                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               818606                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1106                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7770                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            825023                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8445                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            9618                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1173                       # Number of indirect misses.
system.cpu.branchPred.lookups                  903646                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   28187                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1128                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5531247                       # Number of instructions committed
system.cpu.committedOps                       5624574                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.155673                       # CPI: cycles per instruction
system.cpu.discardedOps                         17186                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3056607                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            183674                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1508881                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5520366                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.316890                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1050                       # number of quiesce instructions executed
system.cpu.numCycles                         17454807                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1050                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3862363     68.67%     68.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2662      0.05%     68.72% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::MemRead                 205422      3.65%     72.37% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1554126     27.63%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5624574                       # Class of committed instruction
system.cpu.quiesceCycles                     16534304                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11934441                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1313                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8302                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1429904                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              475162                       # Transaction distribution
system.membus.trans_dist::ReadResp             483171                       # Transaction distribution
system.membus.trans_dist::WriteReq             241928                       # Transaction distribution
system.membus.trans_dist::WriteResp            241928                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          902                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7384                       # Transaction distribution
system.membus.trans_dist::ReadExReq               479                       # Transaction distribution
system.membus.trans_dist::ReadExResp              480                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           6971                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1038                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       706560                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        706560                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        20710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        20710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1417513                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1438733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1413120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1413120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2872563                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       446144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       446144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       151168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        23100                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       186380                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     45219840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     45219840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                45852364                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2139042                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000621                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024918                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2137713     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    1329      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2139042                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3580508279                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              16.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            21566625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            20231671                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4172375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           20273870                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2865494155                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy           35808250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       464896                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       464896                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       956654                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       956654                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         7200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9660                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16860                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2826240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2826240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2843100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         7920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15180                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        23100                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     45219840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     45219840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     45242940                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4863024125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             22.9                       # Network utilization (%)
system.acctest.local_bus.averageQueuingDelay          710                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.reqLayer0.occupancy   3914584478                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         18.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2351342000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       474112                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       474112                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       232448                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       232448                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1413120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1413120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     45219840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     45219840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       853388                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       853388    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       853388                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1934405625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2603008000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     42467328                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     14876672                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     57344000                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     23592960                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30343168                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     53936128                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     10616832                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       464896                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     11081728                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      5898240                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       948224                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      6846464                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1999102736                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    700302965                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2699405701                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1110612631                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1428371245                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2538983876                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3109715367                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2128674210                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5238389577                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       446144                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3712                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       449856                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       446144                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       446144                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         6971                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           58                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         7029                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     21001738                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       174738                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       21176476                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     21001738                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     21001738                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     21001738                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       174738                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      21176476                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     30343168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          93440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30436608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        57728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     14876672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14934400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       474112                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1460                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              475572                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          902                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       232448                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             233350                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1428371245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4398585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1432769830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2717482                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    700302965                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            703020447                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2717482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2128674210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4398585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2135790277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       899.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    706176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000443895000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          235                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          235                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              855515                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             248183                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      475571                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     233350                       # Number of write requests accepted
system.mem_ctrls.readBursts                    475571                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   233350                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    401                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             14591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             14585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             14584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             14600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             14583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             14586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             14578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            14582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            14576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            14580                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15278674465                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2375850000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27751886965                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32154.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58404.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       334                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   443131                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  217044                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                475571                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               233350                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  420025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  41004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  38993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    668                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48354                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    937.769285                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   856.508126                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.393159                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1285      2.66%      2.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1225      2.53%      5.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          820      1.70%      6.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          619      1.28%      8.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          827      1.71%      9.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          655      1.35%     11.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          658      1.36%     12.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          897      1.86%     14.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41368     85.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48354                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          235                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2022.089362                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1099.226797                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             8      3.40%      3.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           76     32.34%     35.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.43%     36.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           96     40.85%     77.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           24     10.21%     87.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            6      2.55%     89.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           17      7.23%     97.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      2.98%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           235                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     993.017021                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    897.908834                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    182.797234                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              7      2.98%      2.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             1      0.43%      3.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.43%      3.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           11      4.68%      8.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          215     91.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           235                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30410880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   25664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                14934976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30436544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14934400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1431.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       703.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1432.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    703.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21243223125                       # Total gap between requests
system.mem_ctrls.avgGap                      29965.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     30318592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        92288                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        59264                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     14875712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1427214356.974502801895                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4344356.049794889055                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2789787.588148451410                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 700257773.732299208641                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       474112                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1459                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          902                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       232448                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27695201960                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     56685005                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  43080763505                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 368583862000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58414.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38851.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  47761378.61                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1585661.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11396780350                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1149120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8698117025                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2100                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1050                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9842247.976190                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2281593.403364                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1050    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5580500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11962125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1050                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     20933209000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  10334360375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2715634                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2715634                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2715634                       # number of overall hits
system.cpu.icache.overall_hits::total         2715634                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6971                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6971                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6971                       # number of overall misses
system.cpu.icache.overall_misses::total          6971                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    304195625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    304195625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    304195625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    304195625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2722605                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2722605                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2722605                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2722605                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002560                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002560                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002560                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002560                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43637.300961                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43637.300961                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43637.300961                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43637.300961                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         6971                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6971                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6971                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6971                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    293382750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    293382750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    293382750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    293382750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002560                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002560                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002560                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002560                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42086.178454                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42086.178454                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42086.178454                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42086.178454                       # average overall mshr miss latency
system.cpu.icache.replacements                   6768                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2715634                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2715634                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6971                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6971                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    304195625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    304195625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2722605                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2722605                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002560                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002560                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43637.300961                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43637.300961                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6971                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6971                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    293382750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    293382750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002560                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002560                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42086.178454                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42086.178454                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           360.010713                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6421357                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7132                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            900.358525                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   360.010713                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.703146                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.703146                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          364                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          348                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5452181                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5452181                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       334213                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           334213                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       334213                       # number of overall hits
system.cpu.dcache.overall_hits::total          334213                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1967                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1967                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1967                       # number of overall misses
system.cpu.dcache.overall_misses::total          1967                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    139117250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    139117250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    139117250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    139117250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       336180                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       336180                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       336180                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       336180                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005851                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005851                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005851                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005851                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70725.597356                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70725.597356                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70725.597356                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70725.597356                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          902                       # number of writebacks
system.cpu.dcache.writebacks::total               902                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          450                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          450                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          450                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          450                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1517                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1517                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1517                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1517                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10530                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10530                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    106887750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    106887750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    106887750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    106887750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22823750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22823750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004512                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004512                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004512                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004512                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70459.953856                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70459.953856                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70459.953856                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70459.953856                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2167.497626                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2167.497626                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1518                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       204004                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          204004                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1086                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1086                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     80473875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     80473875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       205090                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       205090                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005295                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005295                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74101.174033                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74101.174033                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           48                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           48                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1038                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1038                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1050                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1050                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     76274750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     76274750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22823750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22823750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005061                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005061                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73482.418112                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73482.418112                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21736.904762                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21736.904762                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       130209                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         130209                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          881                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          881                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     58643375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     58643375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       131090                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       131090                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006721                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006721                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66564.557321                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66564.557321                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          402                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          402                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          479                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          479                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9480                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9480                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     30613000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     30613000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003654                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003654                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63910.229645                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63910.229645                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       706560                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       706560                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7304693250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7304693250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10338.390583                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10338.390583                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       257750                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       257750                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       448810                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       448810                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7159460779                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7159460779                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 15952.097277                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 15952.097277                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              339048                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2030                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            167.018719                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          412                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6998718                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6998718                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  31267569375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
