CAPI=1
[main]
name = opensocdebug:blocks:timestamp

depend =
   opensocdebug:interfaces:dii_channel

[fileset src_files]
file_type = systemVerilogSource
usage = sim synth
files =
  common/osd_timestamp.sv
