#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Nov 28 00:13:23 2023
# Process ID: 6140
# Current directory: C:/Users/alceu/Documents/Doutorado/2dof_esc_pole_ila/Fishhook_test/Fishhook_test.runs/synth_1
# Command line: vivado.exe -log Fishhook_test_top_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Fishhook_test_top_module.tcl
# Log file: C:/Users/alceu/Documents/Doutorado/2dof_esc_pole_ila/Fishhook_test/Fishhook_test.runs/synth_1/Fishhook_test_top_module.vds
# Journal file: C:/Users/alceu/Documents/Doutorado/2dof_esc_pole_ila/Fishhook_test/Fishhook_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Fishhook_test_top_module.tcl -notrace
Command: synth_design -top Fishhook_test_top_module -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8148 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 515.035 ; gain = 94.758
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Fishhook_test_top_module' [C:/Users/alceu/Documents/Doutorado/2dof_esc_pole_ila/Fishhook_test/Fishhook_test.srcs/sources_1/new/Fishhook_test_top_module.vhd:39]
INFO: [Synth 8-3491] module 'Fishhook_test_FSM' declared at 'C:/Users/alceu/Documents/Doutorado/2dof_esc_pole_ila/Fishhook_test/Fishhook_test.srcs/sources_1/new/Fishhook_test_FSM.vhd:27' bound to instance 'FISHHOOK_FSM' of component 'Fishhook_test_FSM' [C:/Users/alceu/Documents/Doutorado/2dof_esc_pole_ila/Fishhook_test/Fishhook_test.srcs/sources_1/new/Fishhook_test_top_module.vhd:87]
INFO: [Synth 8-638] synthesizing module 'Fishhook_test_FSM' [C:/Users/alceu/Documents/Doutorado/2dof_esc_pole_ila/Fishhook_test/Fishhook_test.srcs/sources_1/new/Fishhook_test_FSM.vhd:46]
INFO: [Synth 8-226] default block is never used [C:/Users/alceu/Documents/Doutorado/2dof_esc_pole_ila/Fishhook_test/Fishhook_test.srcs/sources_1/new/Fishhook_test_FSM.vhd:88]
INFO: [Synth 8-226] default block is never used [C:/Users/alceu/Documents/Doutorado/2dof_esc_pole_ila/Fishhook_test/Fishhook_test.srcs/sources_1/new/Fishhook_test_FSM.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'Fishhook_test_FSM' (1#1) [C:/Users/alceu/Documents/Doutorado/2dof_esc_pole_ila/Fishhook_test/Fishhook_test.srcs/sources_1/new/Fishhook_test_FSM.vhd:46]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'C:/Users/alceu/Documents/Doutorado/2dof_esc_pole_ila/Fishhook_test/Fishhook_test.runs/synth_1/.Xil/Vivado-6140-LAPTOP-J6GDLIMQ/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'FISHHOOK_ROM' of component 'blk_mem_gen_0' [C:/Users/alceu/Documents/Doutorado/2dof_esc_pole_ila/Fishhook_test/Fishhook_test.srcs/sources_1/new/Fishhook_test_top_module.vhd:99]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Users/alceu/Documents/Doutorado/2dof_esc_pole_ila/Fishhook_test/Fishhook_test.runs/synth_1/.Xil/Vivado-6140-LAPTOP-J6GDLIMQ/realtime/blk_mem_gen_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'ila_0' declared at 'C:/Users/alceu/Documents/Doutorado/2dof_esc_pole_ila/Fishhook_test/Fishhook_test.runs/synth_1/.Xil/Vivado-6140-LAPTOP-J6GDLIMQ/realtime/ila_0_stub.vhdl:5' bound to instance 'ILA' of component 'ila_0' [C:/Users/alceu/Documents/Doutorado/2dof_esc_pole_ila/Fishhook_test/Fishhook_test.srcs/sources_1/new/Fishhook_test_top_module.vhd:107]
INFO: [Synth 8-638] synthesizing module 'ila_0' [C:/Users/alceu/Documents/Doutorado/2dof_esc_pole_ila/Fishhook_test/Fishhook_test.runs/synth_1/.Xil/Vivado-6140-LAPTOP-J6GDLIMQ/realtime/ila_0_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'Fishhook_test_top_module' (2#1) [C:/Users/alceu/Documents/Doutorado/2dof_esc_pole_ila/Fishhook_test/Fishhook_test.srcs/sources_1/new/Fishhook_test_top_module.vhd:39]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 570.656 ; gain = 150.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 570.656 ; gain = 150.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 570.656 ; gain = 150.379
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/alceu/Documents/Doutorado/2dof_esc_pole_ila/Fishhook_test/Fishhook_test.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'FISHHOOK_ROM'
Finished Parsing XDC File [c:/Users/alceu/Documents/Doutorado/2dof_esc_pole_ila/Fishhook_test/Fishhook_test.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'FISHHOOK_ROM'
Parsing XDC File [c:/Users/alceu/Documents/Doutorado/2dof_esc_pole_ila/Fishhook_test/Fishhook_test.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ILA'
Finished Parsing XDC File [c:/Users/alceu/Documents/Doutorado/2dof_esc_pole_ila/Fishhook_test/Fishhook_test.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ILA'
Parsing XDC File [C:/Users/alceu/Documents/Doutorado/2dof_esc_pole_ila/Fishhook_test/Fishhook_test.srcs/constrs_1/new/zybo_z20.xdc]
Finished Parsing XDC File [C:/Users/alceu/Documents/Doutorado/2dof_esc_pole_ila/Fishhook_test/Fishhook_test.srcs/constrs_1/new/zybo_z20.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/alceu/Documents/Doutorado/2dof_esc_pole_ila/Fishhook_test/Fishhook_test.srcs/constrs_1/new/zybo_z20.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Fishhook_test_top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Fishhook_test_top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 906.910 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 906.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 906.910 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 906.910 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 906.910 ; gain = 486.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 906.910 ; gain = 486.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for FISHHOOK_ROM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ILA. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 906.910 ; gain = 486.633
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Fishhook_test_FSM'
INFO: [Synth 8-5546] ROM "ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data_ready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_addr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_rom_addr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
           load_rom_data |                               01 |                               01
             update_addr |                               10 |                               10
     check_test_progress |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Fishhook_test_FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 906.910 ; gain = 486.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Fishhook_test_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "FISHHOOK_FSM/ready" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 906.910 ; gain = 486.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 921.328 ; gain = 501.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 921.328 ; gain = 501.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 931.668 ; gain = 511.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:48 . Memory (MB): peak = 931.668 ; gain = 511.391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:48 . Memory (MB): peak = 931.668 ; gain = 511.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:48 . Memory (MB): peak = 931.668 ; gain = 511.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:48 . Memory (MB): peak = 931.668 ; gain = 511.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:48 . Memory (MB): peak = 931.668 ; gain = 511.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:48 . Memory (MB): peak = 931.668 ; gain = 511.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
|2     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |blk_mem_gen_0_bbox_0 |     1|
|2     |ila_0_bbox_1         |     1|
|3     |BUFG                 |     1|
|4     |LUT1                 |     2|
|5     |LUT2                 |    14|
|6     |LUT3                 |     5|
|7     |LUT4                 |     5|
|8     |LUT5                 |     5|
|9     |LUT6                 |     5|
|10    |FDCE                 |    27|
|11    |IBUF                 |     3|
|12    |OBUF                 |     2|
+------+---------------------+------+

Report Instance Areas: 
+------+---------------+------------------+------+
|      |Instance       |Module            |Cells |
+------+---------------+------------------+------+
|1     |top            |                  |    96|
|2     |  FISHHOOK_FSM |Fishhook_test_FSM |    63|
+------+---------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:48 . Memory (MB): peak = 931.668 ; gain = 511.391
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:34 . Memory (MB): peak = 931.668 ; gain = 175.137
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:48 . Memory (MB): peak = 931.668 ; gain = 511.391
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 947.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:52 . Memory (MB): peak = 947.000 ; gain = 528.441
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 947.000 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/alceu/Documents/Doutorado/2dof_esc_pole_ila/Fishhook_test/Fishhook_test.runs/synth_1/Fishhook_test_top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Fishhook_test_top_module_utilization_synth.rpt -pb Fishhook_test_top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 28 00:14:32 2023...
