// Seed: 1014946259
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0] id_7;
  wire id_8;
endmodule
module module_1 (
    input  wor   id_0,
    output wire  id_1,
    input  tri0  id_2,
    input  wand  id_3,
    output tri   id_4,
    input  uwire id_5,
    input  wor   id_6,
    input  wand  id_7,
    output wand  id_8
);
  assign id_1 = id_5 == id_6;
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
  wire id_11;
  and primCall (id_8, id_6, id_10, id_3);
  assign id_4 = id_6;
endmodule
