,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/project/openlane/stc0_core,stc0_core,stc0_core,Flow_completed,0h59m6s,0h20m43s,58535.66673326215,1.511614,17560.700019978645,33,1087.68,26545,0,0,0,0,0,0,0,100,0,-1,-1,1764853,208103,-48.03,-48.03,-2.71,-4.35,-2.81,-186462.56,-186462.56,-111.8,-111.8,-124.7,1337130299,0.0,33.49,32.58,4.75,2.38,-1,26542,26556,5548,5562,0,0,0,26545,171,488,324,498,1611,4520,689,4711,5416,5616,40,726,16603,1,17330,78.06401249024199,12.81,10,DELAY 0,5,30,1,153.6,153.18,0.4,0.2,sky130_fd_sc_ls,2,3
