=====
SETUP
-8.748
10.285
1.537
inst_w12/phase_counter_2_s0
1.445
1.903
inst_w12/n20_s0
2.735
3.834
n166_s5
3.845
4.667
n166_s4
5.471
6.570
ch1_phase_b_s2
10.285
=====
SETUP
-7.516
9.053
1.537
inst_w12/phase_counter_2_s0
1.445
1.903
n165_s6
2.735
3.834
n165_s5
3.839
4.871
n165_s7
5.675
6.301
ch1_phase_a_s2
9.053
=====
SETUP
-6.776
8.313
1.537
inst_w12/phase_counter_1_s0
1.445
1.903
n170_s8
2.754
3.786
n168_s5
4.127
5.226
ch1_INB2_s2
8.313
=====
SETUP
-6.725
8.261
1.537
inst_12/phase_counter_1_s2
1.445
1.903
n168_s6
2.719
3.818
n167_s5
3.829
4.861
ch1_INB1_s2
8.261
=====
SETUP
-6.143
7.679
1.537
inst_12/phase_counter_1_s2
1.445
1.903
n170_s7
2.719
3.818
n170_s5
3.829
4.928
ch1_INA2_s2
7.679
=====
SETUP
-5.494
7.030
1.537
inst_12/phase_counter_1_s2
1.445
1.903
n170_s7
2.719
3.818
n169_s5
3.829
4.928
ch1_INA1_s2
7.030
=====
SETUP
-4.219
19.191
14.972
tpg_inst/hcounter_5_s0
1.904
2.363
tpg_inst/n888_s111
3.199
4.231
tpg_inst/n888_s95
4.727
5.759
tpg_inst/n888_s70
6.563
7.385
tpg_inst/n888_s43
8.386
9.485
tpg_inst/n915_s6
10.322
11.421
tpg_inst/n888_s32
12.264
12.890
tpg_inst/n888_s26
13.716
14.742
tpg_inst/n888_s8
15.163
16.224
tpg_inst/n888_s2
16.643
17.669
tpg_inst/n1180_s0
18.092
19.191
tpg_inst/video_data_22_s0
19.191
=====
SETUP
-4.219
19.191
14.972
tpg_inst/hcounter_5_s0
1.904
2.363
tpg_inst/n888_s111
3.199
4.231
tpg_inst/n888_s95
4.727
5.759
tpg_inst/n888_s70
6.563
7.385
tpg_inst/n888_s43
8.386
9.485
tpg_inst/n915_s6
10.322
11.421
tpg_inst/n888_s32
12.264
12.890
tpg_inst/n888_s26
13.716
14.742
tpg_inst/n888_s8
15.163
16.224
tpg_inst/n888_s2
16.643
17.669
tpg_inst/n1179_s0
18.092
19.191
tpg_inst/video_data_23_s0
19.191
=====
SETUP
-3.444
18.416
14.972
dvi_out_inst/video_regs[0].data_16_s0
1.904
2.363
dvi_out_inst/n646_s18
3.659
4.758
dvi_out_inst/n646_s4
5.562
6.607
dvi_out_inst/n645_s4
6.607
7.135
dvi_out_inst/n645_s8
7.554
8.512
dvi_out_inst/n644_s2
8.512
9.075
dvi_out_inst/n678_s
10.700
11.401
dvi_out_inst/n806_s4
11.824
12.856
dvi_out_inst/n805_s4
13.677
14.709
dvi_out_inst/n803_s4
15.519
16.341
dvi_out_inst/n803_s1
16.347
17.379
dvi_out_inst/n803_s0
17.384
18.416
dvi_out_inst/counter1_7_s0
18.416
=====
SETUP
-2.102
17.074
14.972
dvi_out_inst/video_regs[0].data_16_s0
1.904
2.363
dvi_out_inst/n646_s18
3.659
4.758
dvi_out_inst/n646_s4
5.562
6.607
dvi_out_inst/n645_s4
6.607
7.135
dvi_out_inst/n645_s8
7.554
8.512
dvi_out_inst/n644_s2
8.512
9.075
dvi_out_inst/n686_s
9.890
10.591
dvi_out_inst/n804_s5
11.384
12.416
dvi_out_inst/n805_s3
13.405
14.227
dvi_out_inst/n805_s1
15.031
15.833
dvi_out_inst/n805_s0
16.252
17.074
dvi_out_inst/counter1_5_s0
17.074
=====
SETUP
-1.927
16.900
14.972
dvi_out_inst/video_regs[0].data_22_s0
1.904
2.363
dvi_out_inst/n837_s19
3.863
4.489
dvi_out_inst/n837_s4
5.778
6.328
dvi_out_inst/n836_s4
6.328
6.856
dvi_out_inst/n836_s8
7.275
8.233
dvi_out_inst/n835_s2
8.233
8.796
dvi_out_inst/n869_s
9.628
10.329
dvi_out_inst/n997_s4
11.042
11.668
dvi_out_inst/n996_s4
12.484
13.516
dvi_out_inst/n994_s4
13.527
14.153
dvi_out_inst/n994_s1
14.973
16.072
dvi_out_inst/n994_s0
16.078
16.900
dvi_out_inst/counter2_7_s0
16.900
=====
SETUP
-1.463
16.436
14.972
dvi_out_inst/video_regs[0].data_16_s0
1.904
2.363
dvi_out_inst/n646_s18
3.659
4.758
dvi_out_inst/n646_s4
5.562
6.607
dvi_out_inst/n645_s4
6.607
7.135
dvi_out_inst/n645_s8
7.554
8.512
dvi_out_inst/n644_s2
8.512
9.075
dvi_out_inst/n686_s
9.890
10.591
dvi_out_inst/n804_s5
11.384
12.416
dvi_out_inst/n804_s4
13.225
14.286
dvi_out_inst/n804_s1
14.705
15.804
dvi_out_inst/n804_s0
15.810
16.436
dvi_out_inst/counter1_6_s0
16.436
=====
SETUP
-1.416
16.389
14.972
dvi_out_inst/video_regs[0].data_20_s0
1.904
2.363
dvi_out_inst/n455_s19
4.324
5.350
dvi_out_inst/n455_s4
5.769
6.319
dvi_out_inst/n454_s4
6.319
6.847
dvi_out_inst/n454_s8
7.266
8.224
dvi_out_inst/n453_s2
8.224
8.787
dvi_out_inst/n487_s
9.619
10.320
dvi_out_inst/n614_s5
11.108
11.930
dvi_out_inst/n612_s6
13.082
14.108
dvi_out_inst/n613_s1
14.529
15.351
dvi_out_inst/n613_s0
15.357
16.389
dvi_out_inst/counter0_6_s0
16.389
=====
SETUP
-1.206
16.179
14.972
dvi_out_inst/video_regs[0].data_20_s0
1.904
2.363
dvi_out_inst/n455_s19
4.324
5.350
dvi_out_inst/n455_s4
5.769
6.319
dvi_out_inst/n454_s4
6.319
6.847
dvi_out_inst/n454_s8
7.266
8.224
dvi_out_inst/n453_s2
8.224
8.787
dvi_out_inst/n487_s
9.619
10.320
dvi_out_inst/n614_s5
11.108
11.930
dvi_out_inst/n612_s6
13.082
14.108
dvi_out_inst/n612_s2
14.529
15.351
dvi_out_inst/n612_s0
15.357
16.179
dvi_out_inst/counter0_7_s0
16.179
=====
SETUP
-0.919
15.891
14.972
dvi_out_inst/video_regs[0].data_16_s0
1.904
2.363
dvi_out_inst/n646_s18
3.659
4.758
dvi_out_inst/n646_s4
5.562
6.607
dvi_out_inst/n645_s4
6.607
7.135
dvi_out_inst/n645_s8
7.554
8.512
dvi_out_inst/n644_s2
8.512
9.075
dvi_out_inst/n686_s
9.890
10.591
dvi_out_inst/n804_s5
11.384
12.416
dvi_out_inst/n806_s3
13.400
14.026
dvi_out_inst/n806_s1
14.032
15.064
dvi_out_inst/n806_s0
15.069
15.891
dvi_out_inst/counter1_4_s0
15.891
=====
SETUP
-0.885
15.857
14.972
dvi_out_inst/video_regs[0].data_22_s0
1.904
2.363
dvi_out_inst/n837_s19
3.863
4.489
dvi_out_inst/n837_s4
5.778
6.479
dvi_out_inst/n837_s8
7.183
8.141
dvi_out_inst/n836_s8
8.141
8.704
dvi_out_inst/n878_s
9.525
10.075
dvi_out_inst/n877_s
10.075
10.638
dvi_out_inst/n995_s5
10.980
12.006
dvi_out_inst/n995_s4
12.433
13.235
dvi_out_inst/n995_s1
13.654
14.753
dvi_out_inst/n995_s0
14.758
15.857
dvi_out_inst/counter2_6_s0
15.857
=====
SETUP
-0.884
15.857
14.972
dvi_out_inst/video_regs[0].data_22_s0
1.904
2.363
dvi_out_inst/n837_s19
3.863
4.489
dvi_out_inst/n837_s4
5.778
6.328
dvi_out_inst/n836_s4
6.328
6.856
dvi_out_inst/n836_s8
7.275
8.233
dvi_out_inst/n835_s2
8.233
8.796
dvi_out_inst/n869_s
9.628
10.329
dvi_out_inst/n997_s4
11.042
11.668
dvi_out_inst/n996_s4
12.484
13.510
dvi_out_inst/n996_s1
13.930
15.029
dvi_out_inst/n996_s0
15.035
15.857
dvi_out_inst/counter2_5_s0
15.857
=====
SETUP
-0.816
15.788
14.972
tpg_inst/hcounter_5_s0
1.904
2.363
tpg_inst/n888_s111
3.199
4.231
tpg_inst/n888_s95
4.727
5.759
tpg_inst/n888_s70
6.563
7.385
tpg_inst/n888_s43
8.386
9.485
tpg_inst/n915_s6
10.322
11.383
tpg_inst/n915_s3
11.810
12.842
tpg_inst/n935_s0
12.847
13.946
tpg_inst/n1182_s0
14.756
15.788
tpg_inst/video_data_20_s0
15.788
=====
SETUP
-0.711
15.683
14.972
dvi_out_inst/video_regs[0].data_20_s0
1.904
2.363
dvi_out_inst/n455_s19
4.324
5.350
dvi_out_inst/n455_s4
5.769
6.470
dvi_out_inst/n455_s8
7.174
8.157
dvi_out_inst/n497_s
9.303
9.853
dvi_out_inst/n496_s
9.853
10.381
dvi_out_inst/n614_s4
10.806
11.905
dvi_out_inst/n615_s3
12.720
13.819
dvi_out_inst/n615_s1
13.824
14.646
dvi_out_inst/n615_s0
14.651
15.683
dvi_out_inst/counter0_4_s0
15.683
=====
SETUP
-0.519
15.492
14.972
dvi_out_inst/video_regs[0].data_16_s0
1.904
2.363
dvi_out_inst/n646_s18
3.659
4.758
dvi_out_inst/n646_s4
5.562
6.607
dvi_out_inst/n645_s4
6.607
7.135
dvi_out_inst/n645_s8
7.554
8.512
dvi_out_inst/n644_s2
8.512
8.569
dvi_out_inst/n643_s2
8.569
9.132
dvi_out_inst/n803_s6
9.959
11.058
dvi_out_inst/n803_s3
11.063
11.885
dvi_out_inst/n779_s2
12.728
13.550
dvi_out_inst/n783_s0
14.393
15.492
dvi_out_inst/dvi_data1_3_s0
15.492
=====
SETUP
-0.357
15.330
14.972
dvi_out_inst/video_regs[0].data_22_s0
1.904
2.363
dvi_out_inst/n837_s19
3.863
4.489
dvi_out_inst/n837_s4
5.778
6.479
dvi_out_inst/n837_s8
7.183
8.141
dvi_out_inst/n836_s8
8.141
8.704
dvi_out_inst/n878_s
9.525
10.075
dvi_out_inst/n877_s
10.075
10.638
dvi_out_inst/n995_s5
10.980
12.012
dvi_out_inst/n997_s3
12.839
13.465
dvi_out_inst/n997_s1
13.470
14.502
dvi_out_inst/n997_s0
14.508
15.330
dvi_out_inst/counter2_4_s0
15.330
=====
SETUP
-0.242
15.215
14.972
dvi_out_inst/video_regs[0].data_16_s0
1.904
2.363
dvi_out_inst/n646_s18
3.659
4.758
dvi_out_inst/n646_s4
5.562
6.607
dvi_out_inst/n645_s4
6.607
7.135
dvi_out_inst/n645_s8
7.554
8.512
dvi_out_inst/n644_s2
8.512
8.569
dvi_out_inst/n643_s2
8.569
9.132
dvi_out_inst/n803_s6
9.959
11.058
dvi_out_inst/n803_s3
11.063
11.885
dvi_out_inst/n779_s2
12.728
13.550
dvi_out_inst/n785_s0
14.393
15.215
dvi_out_inst/dvi_data1_1_s0
15.215
=====
SETUP
-0.242
15.215
14.972
dvi_out_inst/video_regs[0].data_16_s0
1.904
2.363
dvi_out_inst/n646_s18
3.659
4.758
dvi_out_inst/n646_s4
5.562
6.607
dvi_out_inst/n645_s4
6.607
7.135
dvi_out_inst/n645_s8
7.554
8.512
dvi_out_inst/n644_s2
8.512
8.569
dvi_out_inst/n643_s2
8.569
9.132
dvi_out_inst/n803_s6
9.959
11.058
dvi_out_inst/n803_s3
11.063
11.885
dvi_out_inst/n779_s2
12.728
13.550
dvi_out_inst/n1014_s1
14.393
15.215
dvi_out_inst/dvi_data1_6_s0
15.215
=====
SETUP
-0.238
15.210
14.972
dvi_out_inst/video_regs[0].data_16_s0
1.904
2.363
dvi_out_inst/n646_s18
3.659
4.758
dvi_out_inst/n646_s4
5.562
6.607
dvi_out_inst/n645_s4
6.607
7.135
dvi_out_inst/n645_s8
7.554
8.512
dvi_out_inst/n644_s2
8.512
8.569
dvi_out_inst/n643_s2
8.569
9.132
dvi_out_inst/n803_s6
9.959
11.058
dvi_out_inst/n803_s3
11.063
11.885
dvi_out_inst/n779_s2
12.728
13.550
dvi_out_inst/n1011_s1
14.388
15.210
dvi_out_inst/dvi_data1_9_s0
15.210
=====
SETUP
-0.165
15.138
14.972
dvi_out_inst/video_regs[0].data_20_s0
1.904
2.363
dvi_out_inst/n455_s19
4.324
5.350
dvi_out_inst/n455_s4
5.769
6.319
dvi_out_inst/n454_s4
6.319
6.847
dvi_out_inst/n454_s8
7.266
8.224
dvi_out_inst/n453_s2
8.224
8.281
dvi_out_inst/n452_s2
8.281
8.338
dvi_out_inst/n450_s13
8.338
8.901
dvi_out_inst/n612_s7
8.929
9.961
dvi_out_inst/n612_s4
9.966
10.998
dvi_out_inst/n1001_s2
11.839
12.871
dvi_out_inst/n1001_s0
14.039
15.138
dvi_out_inst/dvi_data0_9_s0
15.138
=====
HOLD
-0.685
0.374
1.059
n130_s2
0.002
0.374
motor_pulse_s1
0.374
=====
HOLD
0.433
2.308
1.875
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n219_s0
1.936
2.308
reset_seq_ext/reset_seq_16_s0
2.308
=====
HOLD
0.707
2.597
1.890
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n221_s3
1.936
2.321
reset_seq_ext/reset_seq_1_s0
2.597
=====
HOLD
0.707
2.597
1.890
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n221_s3
1.936
2.321
reset_seq_ext/reset_seq_2_s0
2.597
=====
HOLD
0.707
2.597
1.890
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n221_s3
1.936
2.321
reset_seq_ext/reset_seq_3_s0
2.597
=====
HOLD
0.707
2.597
1.890
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n221_s3
1.936
2.321
reset_seq_ext/reset_seq_4_s0
2.597
=====
HOLD
0.707
2.597
1.890
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n221_s3
1.936
2.321
reset_seq_ext/reset_seq_5_s0
2.597
=====
HOLD
0.707
2.597
1.890
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n221_s3
1.936
2.321
reset_seq_ext/reset_seq_12_s0
2.597
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
antiChatter_sw2_2_s1
1.029
1.362
n154_s1
1.365
1.737
antiChatter_sw2_2_s1
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
antiChatter_sw2_3_s1
1.029
1.362
n153_s2
1.365
1.737
antiChatter_sw2_3_s1
1.737
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
inst_w12/vref_count_1_s0
1.029
1.362
inst_2/n13_s0
1.366
1.738
inst_w12/vref_count_1_s0
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
antiChatter_rotary1_0_s1
1.029
1.362
n109_s2
1.366
1.738
antiChatter_rotary1_0_s1
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
antiChatter_rotary1_1_s1
1.029
1.362
n108_s1
1.366
1.738
antiChatter_rotary1_1_s1
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
antiChatter_rotary1_3_s1
1.029
1.362
n106_s2
1.366
1.738
antiChatter_rotary1_3_s1
1.738
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
inst_w12/vref_count_3_s0
1.029
1.362
inst_2/n11_s0
1.367
1.739
inst_w12/vref_count_3_s0
1.739
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
inst_w12/vref_count_0_s0
1.029
1.362
inst_w12/n10_s2
1.367
1.739
inst_w12/vref_count_0_s0
1.739
=====
HOLD
0.710
2.555
1.845
tpg_inst/hcounter_0_s0
1.845
2.178
tpg_inst/n52_s2
2.183
2.555
tpg_inst/hcounter_0_s0
2.555
=====
HOLD
0.710
1.747
1.037
inst_12/phase_counter_1_s2
1.037
1.371
inst_12/n27_s2
1.375
1.747
inst_12/phase_counter_1_s2
1.747
=====
HOLD
0.710
1.747
1.037
inst_w12/phase_counter_2_s0
1.037
1.371
inst_w12/n21_s0
1.375
1.747
inst_w12/phase_counter_2_s0
1.747
=====
HOLD
0.711
2.556
1.845
tpg_inst/vcounter_1_s0
1.845
2.178
tpg_inst/n39_s1
2.184
2.556
tpg_inst/vcounter_1_s0
2.556
=====
HOLD
0.711
1.749
1.037
inst_w12/phase_counter_1_s0
1.037
1.371
inst_2/n24_s3
1.377
1.749
inst_w12/phase_counter_1_s0
1.749
=====
HOLD
0.712
1.741
1.029
clk_ibuf
0.000
0.844
antiChatter_sw2_0_s3
1.029
1.362
n156_s3
1.369
1.741
antiChatter_sw2_0_s3
1.741
=====
HOLD
0.712
1.741
1.029
clk_ibuf
0.000
0.844
vref_level_3_s0
1.029
1.362
n85_s0
1.369
1.741
vref_level_3_s0
1.741
=====
HOLD
0.712
2.558
1.845
tpg_inst/vcounter_6_s0
1.845
2.178
tpg_inst/n34_s1
2.186
2.558
tpg_inst/vcounter_6_s0
2.558
=====
HOLD
0.712
1.750
1.037
inst_w12/phase_counter_0_s0
1.037
1.371
inst_12/add_16_s8
1.378
1.750
inst_w12/phase_counter_0_s0
1.750
