\hypertarget{struct_rtc_mode1}{}\doxysection{Rtc\+Mode1 Struct Reference}
\label{struct_rtc_mode1}\index{RtcMode1@{RtcMode1}}


RTC\+\_\+\+MODE1 hardware registers.  




{\ttfamily \#include $<$rtc.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_rtc_mode1_a84af2e0f3ce2b41e08b6c184cac9b7a8}\label{struct_rtc_mode1_a84af2e0f3ce2b41e08b6c184cac9b7a8}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___m_o_d_e1___c_t_r_l___type}{RTC\+\_\+\+MODE1\+\_\+\+CTRL\+\_\+\+Type}} {\bfseries CTRL}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x00 (R/W 16) MODE1 Control. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_rtc_mode1_a8544d41b526ab207f07a948d2b8572bd}\label{struct_rtc_mode1_a8544d41b526ab207f07a948d2b8572bd}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___r_e_a_d_r_e_q___type}{RTC\+\_\+\+READREQ\+\_\+\+Type}} {\bfseries READREQ}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x02 (R/W 16) Read Request. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_rtc_mode1_a81d42a339807c71b3837b62f22f64e55}\label{struct_rtc_mode1_a81d42a339807c71b3837b62f22f64e55}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___m_o_d_e1___e_v_c_t_r_l___type}{RTC\+\_\+\+MODE1\+\_\+\+EVCTRL\+\_\+\+Type}} {\bfseries EVCTRL}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x04 (R/W 16) MODE1 Event Control. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_rtc_mode1_a8fcd58e7d27242c27b86306fc76bf6bc}\label{struct_rtc_mode1_a8fcd58e7d27242c27b86306fc76bf6bc}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___m_o_d_e1___i_n_t_e_n_c_l_r___type}{RTC\+\_\+\+MODE1\+\_\+\+INTENCLR\+\_\+\+Type}} {\bfseries INTENCLR}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x06 (R/W 8) MODE1 Interrupt Enable Clear. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_rtc_mode1_abd305c6ce9f7a55d81f03ed781de0daa}\label{struct_rtc_mode1_abd305c6ce9f7a55d81f03ed781de0daa}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___m_o_d_e1___i_n_t_e_n_s_e_t___type}{RTC\+\_\+\+MODE1\+\_\+\+INTENSET\+\_\+\+Type}} {\bfseries INTENSET}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x07 (R/W 8) MODE1 Interrupt Enable Set. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_rtc_mode1_a5ca2042a13bab45b75c3ba9349f8f2d7}\label{struct_rtc_mode1_a5ca2042a13bab45b75c3ba9349f8f2d7}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___m_o_d_e1___i_n_t_f_l_a_g___type}{RTC\+\_\+\+MODE1\+\_\+\+INTFLAG\+\_\+\+Type}} {\bfseries INTFLAG}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x08 (R/W 8) MODE1 Interrupt Flag Status and Clear. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_rtc_mode1_ab74a54212781406bdcf14806f51841fe}\label{struct_rtc_mode1_ab74a54212781406bdcf14806f51841fe}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved1} \mbox{[}0x1\mbox{]}
\item 
\mbox{\Hypertarget{struct_rtc_mode1_aa68e09b0e4707ed8a3b1c3d7bab3d791}\label{struct_rtc_mode1_aa68e09b0e4707ed8a3b1c3d7bab3d791}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___s_t_a_t_u_s___type}{RTC\+\_\+\+STATUS\+\_\+\+Type}} {\bfseries STATUS}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0A (R/W 8) Status. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_rtc_mode1_a497d37fd221647df07a48d7b47abc195}\label{struct_rtc_mode1_a497d37fd221647df07a48d7b47abc195}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___d_b_g_c_t_r_l___type}{RTC\+\_\+\+DBGCTRL\+\_\+\+Type}} {\bfseries DBGCTRL}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0B (R/W 8) Debug Control. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_rtc_mode1_a8e51e15f0ef511e6ab5410e1a58cf3ce}\label{struct_rtc_mode1_a8e51e15f0ef511e6ab5410e1a58cf3ce}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___f_r_e_q_c_o_r_r___type}{RTC\+\_\+\+FREQCORR\+\_\+\+Type}} {\bfseries FREQCORR}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0C (R/W 8) Frequency Correction. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_rtc_mode1_a4b29a1842b200aff52d896420ecf742e}\label{struct_rtc_mode1_a4b29a1842b200aff52d896420ecf742e}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved2} \mbox{[}0x3\mbox{]}
\item 
\mbox{\Hypertarget{struct_rtc_mode1_a53d7f6e32fe5ec2a00d23a27d553d8c4}\label{struct_rtc_mode1_a53d7f6e32fe5ec2a00d23a27d553d8c4}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___m_o_d_e1___c_o_u_n_t___type}{RTC\+\_\+\+MODE1\+\_\+\+COUNT\+\_\+\+Type}} {\bfseries COUNT}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x10 (R/W 16) MODE1 Counter Value. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_rtc_mode1_a03f06cf9314007811bf4891800caaf45}\label{struct_rtc_mode1_a03f06cf9314007811bf4891800caaf45}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved3} \mbox{[}0x2\mbox{]}
\item 
\mbox{\Hypertarget{struct_rtc_mode1_a138be5abe7433f0e5e4478015b20ccb5}\label{struct_rtc_mode1_a138be5abe7433f0e5e4478015b20ccb5}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___m_o_d_e1___p_e_r___type}{RTC\+\_\+\+MODE1\+\_\+\+PER\+\_\+\+Type}} {\bfseries PER}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x14 (R/W 16) MODE1 Counter Period. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_rtc_mode1_a113ea09f12e12cd09b6842b2353d45d0}\label{struct_rtc_mode1_a113ea09f12e12cd09b6842b2353d45d0}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved4} \mbox{[}0x2\mbox{]}
\item 
\mbox{\Hypertarget{struct_rtc_mode1_a3da141d6bb81be4eab5d1683fc70ec06}\label{struct_rtc_mode1_a3da141d6bb81be4eab5d1683fc70ec06}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___m_o_d_e1___c_o_m_p___type}{RTC\+\_\+\+MODE1\+\_\+\+COMP\+\_\+\+Type}} {\bfseries COMP} \mbox{[}2\mbox{]}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x18 (R/W 16) MODE1 Compare n Value. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
RTC\+\_\+\+MODE1 hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/sam0/utils/cmsis/samd20/include/component/\mbox{\hyperlink{component_2rtc_8h}{rtc.\+h}}\end{DoxyCompactItemize}
