Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu May 25 19:17:08 2023
| Host         : jordi-5600G running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_design_analysis -congestion -timing -logic_level_distribution -max_paths 100 -file route_report_design_analysis_0.rpt
| Design       : tld_test_placa_a100t_cape
| Device       : xc7a100t
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-100
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-100
-----------------------------------

+-----------+-------------+------------+-------------+------------+------------+--------+-------------------+--------------------+-------------------+--------------+--------+-------------------------------------------------------+--------------------+--------------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+------------------------+----------------------------+
|   Paths   | Requirement | Path Delay | Logic Delay |  Net Delay | Clock Skew |  Slack | Clock Uncertainty | Clock Relationship | Clock Delay Group | Logic Levels | Routes |                      Logical Path                     |  Start Point Clock |   End Point Clock  | DSP Block | RAM Registers | IO Crossings | Config Crossings | SLR Crossings | PBlocks | High Fanout | Dont Touch | Mark Debug | Start Point Pin Primitive | End Point Pin Primitive |     Start Point Pin    |        End Point Pin       |
+-----------+-------------+------------+-------------+------------+------------+--------+-------------------+--------------------+-------------------+--------------+--------+-------------------------------------------------------+--------------------+--------------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+------------------------+----------------------------+
| Path #1   | 1.429       | 2.939      | 0.828(29%)  | 2.111(71%) | -0.232     | -2.452 | 0.281             | Safely Timed       | Same Group        | 3            | 4      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-LUT5-(23)-FDRE/R        | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/R                  | sdramtests_reg/C       | addr_to_test_reg[17]/R     |
| Path #2   | 1.429       | 2.939      | 0.828(29%)  | 2.111(71%) | -0.232     | -2.452 | 0.281             | Safely Timed       | Same Group        | 3            | 4      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-LUT5-(23)-FDRE/R        | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/R                  | sdramtests_reg/C       | addr_to_test_reg[18]/R     |
| Path #3   | 1.429       | 2.939      | 0.828(29%)  | 2.111(71%) | -0.232     | -2.452 | 0.281             | Safely Timed       | Same Group        | 3            | 4      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-LUT5-(23)-FDRE/R        | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/R                  | sdramtests_reg/C       | addr_to_test_reg[19]/R     |
| Path #4   | 1.429       | 2.939      | 0.828(29%)  | 2.111(71%) | -0.232     | -2.452 | 0.281             | Safely Timed       | Same Group        | 3            | 4      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-LUT5-(23)-FDRE/R        | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/R                  | sdramtests_reg/C       | addr_to_test_reg[20]/R     |
| Path #5   | 1.429       | 2.845      | 0.828(30%)  | 2.017(70%) | -0.233     | -2.359 | 0.281             | Safely Timed       | Same Group        | 3            | 4      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-LUT5-(23)-FDRE/R        | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/R                  | sdramtests_reg/C       | addr_to_test_reg[1]/R      |
| Path #6   | 1.429       | 2.845      | 0.828(30%)  | 2.017(70%) | -0.233     | -2.359 | 0.281             | Safely Timed       | Same Group        | 3            | 4      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-LUT5-(23)-FDRE/R        | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/R                  | sdramtests_reg/C       | addr_to_test_reg[2]/R      |
| Path #7   | 1.429       | 2.845      | 0.828(30%)  | 2.017(70%) | -0.233     | -2.359 | 0.281             | Safely Timed       | Same Group        | 3            | 4      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-LUT5-(23)-FDRE/R        | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/R                  | sdramtests_reg/C       | addr_to_test_reg[3]/R      |
| Path #8   | 1.429       | 2.845      | 0.828(30%)  | 2.017(70%) | -0.233     | -2.359 | 0.281             | Safely Timed       | Same Group        | 3            | 4      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-LUT5-(23)-FDRE/R        | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/R                  | sdramtests_reg/C       | addr_to_test_reg[4]/R      |
| Path #9   | 1.429       | 2.798      | 0.828(30%)  | 1.970(70%) | -0.232     | -2.312 | 0.281             | Safely Timed       | Same Group        | 3            | 4      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-LUT5-(23)-FDRE/R        | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/R                  | sdramtests_reg/C       | addr_to_test_reg[5]/R      |
| Path #10  | 1.429       | 2.798      | 0.828(30%)  | 1.970(70%) | -0.232     | -2.312 | 0.281             | Safely Timed       | Same Group        | 3            | 4      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-LUT5-(23)-FDRE/R        | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/R                  | sdramtests_reg/C       | addr_to_test_reg[6]/R      |
| Path #11  | 1.429       | 2.798      | 0.828(30%)  | 1.970(70%) | -0.232     | -2.312 | 0.281             | Safely Timed       | Same Group        | 3            | 4      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-LUT5-(23)-FDRE/R        | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/R                  | sdramtests_reg/C       | addr_to_test_reg[7]/R      |
| Path #12  | 1.429       | 2.798      | 0.828(30%)  | 1.970(70%) | -0.232     | -2.312 | 0.281             | Safely Timed       | Same Group        | 3            | 4      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-LUT5-(23)-FDRE/R        | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/R                  | sdramtests_reg/C       | addr_to_test_reg[8]/R      |
| Path #13  | 1.429       | 2.795      | 0.828(30%)  | 1.967(70%) | -0.232     | -2.308 | 0.281             | Safely Timed       | Same Group        | 3            | 4      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-LUT5-(23)-FDRE/R        | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/R                  | sdramtests_reg/C       | addr_to_test_reg[10]/R     |
| Path #14  | 1.429       | 2.795      | 0.828(30%)  | 1.967(70%) | -0.232     | -2.308 | 0.281             | Safely Timed       | Same Group        | 3            | 4      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-LUT5-(23)-FDRE/R        | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/R                  | sdramtests_reg/C       | addr_to_test_reg[11]/R     |
| Path #15  | 1.429       | 2.795      | 0.828(30%)  | 1.967(70%) | -0.232     | -2.308 | 0.281             | Safely Timed       | Same Group        | 3            | 4      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-LUT5-(23)-FDRE/R        | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/R                  | sdramtests_reg/C       | addr_to_test_reg[12]/R     |
| Path #16  | 1.429       | 2.795      | 0.828(30%)  | 1.967(70%) | -0.232     | -2.308 | 0.281             | Safely Timed       | Same Group        | 3            | 4      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-LUT5-(23)-FDRE/R        | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/R                  | sdramtests_reg/C       | addr_to_test_reg[9]/R      |
| Path #17  | 1.429       | 2.791      | 0.828(30%)  | 1.963(70%) | -0.231     | -2.304 | 0.281             | Safely Timed       | Same Group        | 3            | 4      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-LUT5-(23)-FDRE/R        | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/R                  | sdramtests_reg/C       | addr_to_test_reg[21]/R     |
| Path #18  | 1.429       | 2.791      | 0.828(30%)  | 1.963(70%) | -0.231     | -2.304 | 0.281             | Safely Timed       | Same Group        | 3            | 4      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-LUT5-(23)-FDRE/R        | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/R                  | sdramtests_reg/C       | addr_to_test_reg[22]/R     |
| Path #19  | 1.429       | 2.791      | 0.828(30%)  | 1.963(70%) | -0.231     | -2.304 | 0.281             | Safely Timed       | Same Group        | 3            | 4      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-LUT5-(23)-FDRE/R        | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/R                  | sdramtests_reg/C       | addr_to_test_reg[23]/R     |
| Path #20  | 1.429       | 2.654      | 0.828(32%)  | 1.826(68%) | -0.232     | -2.168 | 0.281             | Safely Timed       | Same Group        | 3            | 4      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-LUT5-(23)-FDRE/R        | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/R                  | sdramtests_reg/C       | addr_to_test_reg[13]/R     |
| Path #21  | 1.429       | 2.654      | 0.828(32%)  | 1.826(68%) | -0.232     | -2.168 | 0.281             | Safely Timed       | Same Group        | 3            | 4      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-LUT5-(23)-FDRE/R        | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/R                  | sdramtests_reg/C       | addr_to_test_reg[14]/R     |
| Path #22  | 1.429       | 2.654      | 0.828(32%)  | 1.826(68%) | -0.232     | -2.168 | 0.281             | Safely Timed       | Same Group        | 3            | 4      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-LUT5-(23)-FDRE/R        | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/R                  | sdramtests_reg/C       | addr_to_test_reg[15]/R     |
| Path #23  | 1.429       | 2.654      | 0.828(32%)  | 1.826(68%) | -0.232     | -2.168 | 0.281             | Safely Timed       | Same Group        | 3            | 4      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-LUT5-(23)-FDRE/R        | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/R                  | sdramtests_reg/C       | addr_to_test_reg[16]/R     |
| Path #24  | 1.429       | 2.637      | 0.704(27%)  | 1.933(73%) | -0.232     | -1.927 | 0.281             | Safely Timed       | Same Group        | 2            | 3      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-FDRE/CE                 | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | addr_to_test_reg[17]/CE    |
| Path #25  | 1.429       | 2.637      | 0.704(27%)  | 1.933(73%) | -0.232     | -1.927 | 0.281             | Safely Timed       | Same Group        | 2            | 3      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-FDRE/CE                 | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | addr_to_test_reg[18]/CE    |
| Path #26  | 1.429       | 2.637      | 0.704(27%)  | 1.933(73%) | -0.232     | -1.927 | 0.281             | Safely Timed       | Same Group        | 2            | 3      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-FDRE/CE                 | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | addr_to_test_reg[19]/CE    |
| Path #27  | 1.429       | 2.637      | 0.704(27%)  | 1.933(73%) | -0.232     | -1.927 | 0.281             | Safely Timed       | Same Group        | 2            | 3      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-FDRE/CE                 | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | addr_to_test_reg[20]/CE    |
| Path #28  | 1.429       | 2.631      | 0.704(27%)  | 1.927(73%) | -0.231     | -1.919 | 0.281             | Safely Timed       | Same Group        | 2            | 3      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-FDRE/CE                 | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | addr_to_test_reg[21]/CE    |
| Path #29  | 1.429       | 2.631      | 0.704(27%)  | 1.927(73%) | -0.231     | -1.919 | 0.281             | Safely Timed       | Same Group        | 2            | 3      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-FDRE/CE                 | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | addr_to_test_reg[22]/CE    |
| Path #30  | 1.429       | 2.631      | 0.704(27%)  | 1.927(73%) | -0.231     | -1.919 | 0.281             | Safely Timed       | Same Group        | 2            | 3      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-FDRE/CE                 | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | addr_to_test_reg[23]/CE    |
| Path #31  | 1.429       | 2.618      | 0.704(27%)  | 1.914(73%) | -0.233     | -1.909 | 0.281             | Safely Timed       | Same Group        | 2            | 3      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-FDRE/CE                 | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | addr_to_test_reg[1]/CE     |
| Path #32  | 1.429       | 2.618      | 0.704(27%)  | 1.914(73%) | -0.233     | -1.909 | 0.281             | Safely Timed       | Same Group        | 2            | 3      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-FDRE/CE                 | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | addr_to_test_reg[2]/CE     |
| Path #33  | 1.429       | 2.618      | 0.704(27%)  | 1.914(73%) | -0.233     | -1.909 | 0.281             | Safely Timed       | Same Group        | 2            | 3      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-FDRE/CE                 | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | addr_to_test_reg[3]/CE     |
| Path #34  | 1.429       | 2.618      | 0.704(27%)  | 1.914(73%) | -0.233     | -1.909 | 0.281             | Safely Timed       | Same Group        | 2            | 3      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-FDRE/CE                 | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | addr_to_test_reg[4]/CE     |
| Path #35  | 1.429       | 2.518      | 0.704(28%)  | 1.814(72%) | -0.232     | -1.807 | 0.281             | Safely Timed       | Same Group        | 2            | 3      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-FDRE/CE                 | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | addr_to_test_reg[10]/CE    |
| Path #36  | 1.429       | 2.518      | 0.704(28%)  | 1.814(72%) | -0.232     | -1.807 | 0.281             | Safely Timed       | Same Group        | 2            | 3      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-FDRE/CE                 | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | addr_to_test_reg[11]/CE    |
| Path #37  | 1.429       | 2.518      | 0.704(28%)  | 1.814(72%) | -0.232     | -1.807 | 0.281             | Safely Timed       | Same Group        | 2            | 3      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-FDRE/CE                 | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | addr_to_test_reg[12]/CE    |
| Path #38  | 1.429       | 2.518      | 0.704(28%)  | 1.814(72%) | -0.232     | -1.807 | 0.281             | Safely Timed       | Same Group        | 2            | 3      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-FDRE/CE                 | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | addr_to_test_reg[9]/CE     |
| Path #39  | 1.429       | 2.725      | 0.828(31%)  | 1.897(69%) | -0.232     | -1.781 | 0.281             | Safely Timed       | Same Group        | 3            | 3      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-LUT5-(1)-FDRE/D         | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/D                  | sdramtests_reg/C       | addr_to_test_reg[0]/D      |
| Path #40  | 1.429       | 2.489      | 0.704(29%)  | 1.785(71%) | -0.232     | -1.778 | 0.281             | Safely Timed       | Same Group        | 2            | 3      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-FDRE/CE                 | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | addr_to_test_reg[13]/CE    |
| Path #41  | 1.429       | 2.489      | 0.704(29%)  | 1.785(71%) | -0.232     | -1.778 | 0.281             | Safely Timed       | Same Group        | 2            | 3      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-FDRE/CE                 | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | addr_to_test_reg[14]/CE    |
| Path #42  | 1.429       | 2.489      | 0.704(29%)  | 1.785(71%) | -0.232     | -1.778 | 0.281             | Safely Timed       | Same Group        | 2            | 3      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-FDRE/CE                 | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | addr_to_test_reg[15]/CE    |
| Path #43  | 1.429       | 2.489      | 0.704(29%)  | 1.785(71%) | -0.232     | -1.778 | 0.281             | Safely Timed       | Same Group        | 2            | 3      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-FDRE/CE                 | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | addr_to_test_reg[16]/CE    |
| Path #44  | 1.429       | 2.479      | 0.704(29%)  | 1.775(71%) | -0.232     | -1.768 | 0.281             | Safely Timed       | Same Group        | 2            | 3      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-FDRE/CE                 | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | addr_to_test_reg[5]/CE     |
| Path #45  | 1.429       | 2.479      | 0.704(29%)  | 1.775(71%) | -0.232     | -1.768 | 0.281             | Safely Timed       | Same Group        | 2            | 3      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-FDRE/CE                 | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | addr_to_test_reg[6]/CE     |
| Path #46  | 1.429       | 2.479      | 0.704(29%)  | 1.775(71%) | -0.232     | -1.768 | 0.281             | Safely Timed       | Same Group        | 2            | 3      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-FDRE/CE                 | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | addr_to_test_reg[7]/CE     |
| Path #47  | 1.429       | 2.479      | 0.704(29%)  | 1.775(71%) | -0.232     | -1.768 | 0.281             | Safely Timed       | Same Group        | 2            | 3      | FDRE/C-(5)-LUT5-(3)-LUT6-(25)-FDRE/CE                 | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | addr_to_test_reg[8]/CE     |
| Path #48  | 1.429       | 2.704      | 0.828(31%)  | 1.876(69%) | -0.232     | -1.757 | 0.281             | Safely Timed       | Same Group        | 3            | 3      | FDRE/C-(5)-LUT5-(3)-LUT6-(2)-LUT5-(1)-FDRE/D          | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 5           | 0          | 0          | FDRE/C                    | FDRE/D                  | sdramtests_reg/C       | test_in_progress_reg/D     |
| Path #49  | 1.429       | 2.231      | 0.580(27%)  | 1.651(73%) | -0.232     | -1.744 | 0.281             | Safely Timed       | Same Group        | 1            | 2      | FDRE/C-(5)-LUT6-(8)-FDRE/R                            | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 8           | 0          | 0          | FDRE/C                    | FDRE/R                  | sdramtests_reg/C       | data_to_sdram_reg[1]/R     |
| Path #50  | 1.429       | 2.231      | 0.580(27%)  | 1.651(73%) | -0.232     | -1.744 | 0.281             | Safely Timed       | Same Group        | 1            | 2      | FDRE/C-(5)-LUT6-(8)-FDRE/R                            | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 8           | 0          | 0          | FDRE/C                    | FDRE/R                  | sdramtests_reg/C       | data_to_sdram_reg[3]/R     |
| Path #51  | 1.429       | 2.452      | 0.704(29%)  | 1.748(71%) | -0.232     | -1.741 | 0.281             | Safely Timed       | Same Group        | 2            | 3      | FDRE/C-(5)-LUT5-(3)-LUT5-(8)-FDRE/CE                  | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 8           | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | FSM_onehot_state_reg[0]/CE |
| Path #52  | 1.429       | 2.452      | 0.704(29%)  | 1.748(71%) | -0.232     | -1.741 | 0.281             | Safely Timed       | Same Group        | 2            | 3      | FDRE/C-(5)-LUT5-(3)-LUT5-(8)-FDRE/CE                  | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 8           | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | FSM_onehot_state_reg[1]/CE |
| Path #53  | 1.429       | 2.452      | 0.704(29%)  | 1.748(71%) | -0.232     | -1.741 | 0.281             | Safely Timed       | Same Group        | 2            | 3      | FDRE/C-(5)-LUT5-(3)-LUT5-(8)-FDRE/CE                  | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 8           | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | FSM_onehot_state_reg[2]/CE |
| Path #54  | 1.429       | 2.452      | 0.704(29%)  | 1.748(71%) | -0.232     | -1.741 | 0.281             | Safely Timed       | Same Group        | 2            | 3      | FDRE/C-(5)-LUT5-(3)-LUT5-(8)-FDRE/CE                  | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 8           | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | FSM_onehot_state_reg[3]/CE |
| Path #55  | 1.429       | 2.452      | 0.704(29%)  | 1.748(71%) | -0.232     | -1.741 | 0.281             | Safely Timed       | Same Group        | 2            | 3      | FDRE/C-(5)-LUT5-(3)-LUT5-(8)-FDRE/CE                  | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 8           | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | FSM_onehot_state_reg[4]/CE |
| Path #56  | 1.429       | 2.452      | 0.704(29%)  | 1.748(71%) | -0.232     | -1.741 | 0.281             | Safely Timed       | Same Group        | 2            | 3      | FDRE/C-(5)-LUT5-(3)-LUT5-(8)-FDRE/CE                  | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 8           | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | FSM_onehot_state_reg[5]/CE |
| Path #57  | 1.429       | 2.452      | 0.704(29%)  | 1.748(71%) | -0.232     | -1.741 | 0.281             | Safely Timed       | Same Group        | 2            | 3      | FDRE/C-(5)-LUT5-(3)-LUT5-(8)-FDRE/CE                  | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 8           | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | FSM_onehot_state_reg[6]/CE |
| Path #58  | 1.429       | 2.452      | 0.704(29%)  | 1.748(71%) | -0.232     | -1.741 | 0.281             | Safely Timed       | Same Group        | 2            | 3      | FDRE/C-(5)-LUT5-(3)-LUT5-(8)-FDRE/CE                  | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 8           | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | FSM_onehot_state_reg[7]/CE |
| Path #59  | 1.429       | 2.202      | 0.580(27%)  | 1.622(73%) | -0.232     | -1.716 | 0.281             | Safely Timed       | Same Group        | 1            | 2      | FDRE/C-(5)-LUT6-(8)-FDRE/R                            | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 8           | 0          | 0          | FDRE/C                    | FDRE/R                  | sdramtests_reg/C       | data_to_sdram_reg[5]/R     |
| Path #60  | 1.429       | 2.202      | 0.580(27%)  | 1.622(73%) | -0.232     | -1.716 | 0.281             | Safely Timed       | Same Group        | 1            | 2      | FDRE/C-(5)-LUT6-(8)-FDRE/R                            | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 8           | 0          | 0          | FDRE/C                    | FDRE/R                  | sdramtests_reg/C       | data_to_sdram_reg[7]/R     |
| Path #61  | 1.429       | 2.649      | 0.828(32%)  | 1.821(68%) | -0.232     | -1.703 | 0.281             | Safely Timed       | Same Group        | 3            | 3      | FDRE/C-(5)-LUT5-(3)-LUT6-(2)-LUT4-(1)-FDRE/D          | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 5           | 0          | 0          | FDRE/C                    | FDRE/D                  | sdramtests_reg/C       | test_result_reg/D          |
| Path #62  | 1.429       | 2.616      | 0.828(32%)  | 1.788(68%) | -0.232     | -1.670 | 0.281             | Safely Timed       | Same Group        | 3            | 3      | FDRE/C-(5)-LUT5-(2)-LUT5-(1)-LUT6-(1)-FDRE/D          | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 5           | 0          | 0          | FDRE/C                    | FDRE/D                  | sdramtests_reg/C       | write_rq_reg/D             |
| Path #63  | 1.429       | 2.153      | 0.580(27%)  | 1.573(73%) | -0.231     | -1.665 | 0.281             | Safely Timed       | Same Group        | 1            | 2      | FDRE/C-(5)-LUT6-(8)-FDRE/R                            | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 8           | 0          | 0          | FDRE/C                    | FDRE/R                  | sdramtests_reg/C       | data_to_sdram_reg[11]/R    |
| Path #64  | 1.429       | 2.153      | 0.580(27%)  | 1.573(73%) | -0.231     | -1.665 | 0.281             | Safely Timed       | Same Group        | 1            | 2      | FDRE/C-(5)-LUT6-(8)-FDRE/R                            | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 8           | 0          | 0          | FDRE/C                    | FDRE/R                  | sdramtests_reg/C       | data_to_sdram_reg[9]/R     |
| Path #65  | 1.429       | 2.143      | 0.580(28%)  | 1.563(72%) | -0.231     | -1.655 | 0.281             | Safely Timed       | Same Group        | 1            | 2      | FDRE/C-(5)-LUT6-(8)-FDRE/R                            | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 8           | 0          | 0          | FDRE/C                    | FDRE/R                  | sdramtests_reg/C       | data_to_sdram_reg[13]/R    |
| Path #66  | 1.429       | 2.143      | 0.580(28%)  | 1.563(72%) | -0.231     | -1.655 | 0.281             | Safely Timed       | Same Group        | 1            | 2      | FDRE/C-(5)-LUT6-(8)-FDRE/R                            | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 8           | 0          | 0          | FDRE/C                    | FDRE/R                  | sdramtests_reg/C       | data_to_sdram_reg[15]/R    |
| Path #67  | 1.429       | 2.359      | 0.580(25%)  | 1.779(75%) | -0.232     | -1.648 | 0.281             | Safely Timed       | Same Group        | 1            | 2      | FDRE/C-(5)-LUT6-(16)-FDSE/CE                          | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 16          | 0          | 0          | FDRE/C                    | FDSE/CE                 | sdramtests_reg/C       | data_to_sdram_reg[4]/CE    |
| Path #68  | 1.429       | 2.359      | 0.580(25%)  | 1.779(75%) | -0.232     | -1.648 | 0.281             | Safely Timed       | Same Group        | 1            | 2      | FDRE/C-(5)-LUT6-(16)-FDSE/CE                          | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 16          | 0          | 0          | FDRE/C                    | FDSE/CE                 | sdramtests_reg/C       | data_to_sdram_reg[8]/CE    |
| Path #69  | 1.429       | 2.577      | 0.704(28%)  | 1.873(72%) | -0.232     | -1.631 | 0.281             | Safely Timed       | Same Group        | 2            | 2      | FDRE/C-(4)-LUT6-(1)-LUT6-(1)-FDRE/D                   | clk_out1_clk_wiz_0 | clk_out3_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 4           | 0          | 0          | FDRE/C                    | FDRE/D                  | test_in_progress_reg/C | addrstr_reg[2]/D           |
| Path #70  | 1.429       | 2.071      | 0.580(29%)  | 1.491(71%) | -0.232     | -1.585 | 0.281             | Safely Timed       | Same Group        | 1            | 2      | FDRE/C-(5)-LUT6-(8)-FDSE/S                            | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 8           | 0          | 0          | FDRE/C                    | FDSE/S                  | sdramtests_reg/C       | data_to_sdram_reg[4]/S     |
| Path #71  | 1.429       | 2.071      | 0.580(29%)  | 1.491(71%) | -0.232     | -1.585 | 0.281             | Safely Timed       | Same Group        | 1            | 2      | FDRE/C-(5)-LUT6-(8)-FDSE/S                            | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 8           | 0          | 0          | FDRE/C                    | FDSE/S                  | sdramtests_reg/C       | data_to_sdram_reg[8]/S     |
| Path #72  | 1.429       | 2.067      | 0.580(29%)  | 1.487(71%) | -0.232     | -1.580 | 0.281             | Safely Timed       | Same Group        | 1            | 2      | FDRE/C-(5)-LUT6-(8)-FDSE/S                            | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 8           | 0          | 0          | FDRE/C                    | FDSE/S                  | sdramtests_reg/C       | data_to_sdram_reg[0]/S     |
| Path #73  | 1.429       | 2.067      | 0.580(29%)  | 1.487(71%) | -0.232     | -1.580 | 0.281             | Safely Timed       | Same Group        | 1            | 2      | FDRE/C-(5)-LUT6-(8)-FDSE/S                            | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 8           | 0          | 0          | FDRE/C                    | FDSE/S                  | sdramtests_reg/C       | data_to_sdram_reg[10]/S    |
| Path #74  | 1.429       | 2.067      | 0.580(29%)  | 1.487(71%) | -0.232     | -1.580 | 0.281             | Safely Timed       | Same Group        | 1            | 2      | FDRE/C-(5)-LUT6-(8)-FDSE/S                            | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 8           | 0          | 0          | FDRE/C                    | FDSE/S                  | sdramtests_reg/C       | data_to_sdram_reg[12]/S    |
| Path #75  | 1.429       | 2.067      | 0.580(29%)  | 1.487(71%) | -0.232     | -1.580 | 0.281             | Safely Timed       | Same Group        | 1            | 2      | FDRE/C-(5)-LUT6-(8)-FDSE/S                            | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 8           | 0          | 0          | FDRE/C                    | FDSE/S                  | sdramtests_reg/C       | data_to_sdram_reg[14]/S    |
| Path #76  | 1.429       | 2.067      | 0.580(29%)  | 1.487(71%) | -0.232     | -1.580 | 0.281             | Safely Timed       | Same Group        | 1            | 2      | FDRE/C-(5)-LUT6-(8)-FDSE/S                            | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 8           | 0          | 0          | FDRE/C                    | FDSE/S                  | sdramtests_reg/C       | data_to_sdram_reg[2]/S     |
| Path #77  | 1.429       | 2.067      | 0.580(29%)  | 1.487(71%) | -0.232     | -1.580 | 0.281             | Safely Timed       | Same Group        | 1            | 2      | FDRE/C-(5)-LUT6-(8)-FDSE/S                            | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 8           | 0          | 0          | FDRE/C                    | FDSE/S                  | sdramtests_reg/C       | data_to_sdram_reg[6]/S     |
| Path #78  | 1.429       | 2.522      | 0.704(28%)  | 1.818(72%) | -0.232     | -1.574 | 0.281             | Safely Timed       | Same Group        | 2            | 2      | FDRE/C-(4)-LUT5-(1)-LUT6-(1)-FDRE/D                   | clk_out1_clk_wiz_0 | clk_out3_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 4           | 0          | 0          | FDRE/C                    | FDRE/D                  | test_in_progress_reg/C | addrstr_reg[1]/D           |
| Path #79  | 1.429       | 2.187      | 0.580(27%)  | 1.607(73%) | -0.232     | -1.477 | 0.281             | Safely Timed       | Same Group        | 1            | 2      | FDRE/C-(5)-LUT6-(16)-FDRE/CE                          | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 16          | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | data_to_sdram_reg[1]/CE    |
| Path #80  | 1.429       | 2.187      | 0.580(27%)  | 1.607(73%) | -0.232     | -1.477 | 0.281             | Safely Timed       | Same Group        | 1            | 2      | FDRE/C-(5)-LUT6-(16)-FDRE/CE                          | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 16          | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | data_to_sdram_reg[3]/CE    |
| Path #81  | 1.429       | 2.183      | 0.580(27%)  | 1.603(73%) | -0.232     | -1.472 | 0.281             | Safely Timed       | Same Group        | 1            | 2      | FDRE/C-(5)-LUT6-(16)-FDSE/CE                          | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 16          | 0          | 0          | FDRE/C                    | FDSE/CE                 | sdramtests_reg/C       | data_to_sdram_reg[0]/CE    |
| Path #82  | 1.429       | 2.183      | 0.580(27%)  | 1.603(73%) | -0.232     | -1.472 | 0.281             | Safely Timed       | Same Group        | 1            | 2      | FDRE/C-(5)-LUT6-(16)-FDSE/CE                          | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 16          | 0          | 0          | FDRE/C                    | FDSE/CE                 | sdramtests_reg/C       | data_to_sdram_reg[10]/CE   |
| Path #83  | 1.429       | 2.183      | 0.580(27%)  | 1.603(73%) | -0.232     | -1.472 | 0.281             | Safely Timed       | Same Group        | 1            | 2      | FDRE/C-(5)-LUT6-(16)-FDSE/CE                          | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 16          | 0          | 0          | FDRE/C                    | FDSE/CE                 | sdramtests_reg/C       | data_to_sdram_reg[12]/CE   |
| Path #84  | 1.429       | 2.183      | 0.580(27%)  | 1.603(73%) | -0.232     | -1.472 | 0.281             | Safely Timed       | Same Group        | 1            | 2      | FDRE/C-(5)-LUT6-(16)-FDSE/CE                          | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 16          | 0          | 0          | FDRE/C                    | FDSE/CE                 | sdramtests_reg/C       | data_to_sdram_reg[14]/CE   |
| Path #85  | 1.429       | 2.183      | 0.580(27%)  | 1.603(73%) | -0.232     | -1.472 | 0.281             | Safely Timed       | Same Group        | 1            | 2      | FDRE/C-(5)-LUT6-(16)-FDSE/CE                          | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 16          | 0          | 0          | FDRE/C                    | FDSE/CE                 | sdramtests_reg/C       | data_to_sdram_reg[2]/CE    |
| Path #86  | 1.429       | 2.183      | 0.580(27%)  | 1.603(73%) | -0.232     | -1.472 | 0.281             | Safely Timed       | Same Group        | 1            | 2      | FDRE/C-(5)-LUT6-(16)-FDSE/CE                          | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 16          | 0          | 0          | FDRE/C                    | FDSE/CE                 | sdramtests_reg/C       | data_to_sdram_reg[6]/CE    |
| Path #87  | 1.429       | 2.169      | 0.580(27%)  | 1.589(73%) | -0.232     | -1.458 | 0.281             | Safely Timed       | Same Group        | 1            | 2      | FDRE/C-(5)-LUT6-(16)-FDRE/CE                          | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 16          | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | data_to_sdram_reg[5]/CE    |
| Path #88  | 1.429       | 2.169      | 0.580(27%)  | 1.589(73%) | -0.232     | -1.458 | 0.281             | Safely Timed       | Same Group        | 1            | 2      | FDRE/C-(5)-LUT6-(16)-FDRE/CE                          | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 16          | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | data_to_sdram_reg[7]/CE    |
| Path #89  | 1.429       | 2.169      | 0.580(27%)  | 1.589(73%) | -0.231     | -1.457 | 0.281             | Safely Timed       | Same Group        | 1            | 2      | FDRE/C-(5)-LUT6-(16)-FDRE/CE                          | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 16          | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | data_to_sdram_reg[13]/CE   |
| Path #90  | 1.429       | 2.169      | 0.580(27%)  | 1.589(73%) | -0.231     | -1.457 | 0.281             | Safely Timed       | Same Group        | 1            | 2      | FDRE/C-(5)-LUT6-(16)-FDRE/CE                          | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 16          | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | data_to_sdram_reg[15]/CE   |
| Path #91  | 1.429       | 2.136      | 0.580(28%)  | 1.556(72%) | -0.231     | -1.424 | 0.281             | Safely Timed       | Same Group        | 1            | 2      | FDRE/C-(5)-LUT6-(16)-FDRE/CE                          | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 16          | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | data_to_sdram_reg[11]/CE   |
| Path #92  | 1.429       | 2.136      | 0.580(28%)  | 1.556(72%) | -0.231     | -1.424 | 0.281             | Safely Timed       | Same Group        | 1            | 2      | FDRE/C-(5)-LUT6-(16)-FDRE/CE                          | clk_out3_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 16          | 0          | 0          | FDRE/C                    | FDRE/CE                 | sdramtests_reg/C       | data_to_sdram_reg[9]/CE    |
| Path #93  | 1.429       | 2.234      | 0.704(32%)  | 1.530(68%) | -0.231     | -1.286 | 0.281             | Safely Timed       | Same Group        | 2            | 2      | FDRE/C-(4)-LUT6-(1)-LUT3-(1)-FDRE/D                   | clk_out1_clk_wiz_0 | clk_out3_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 4           | 0          | 0          | FDRE/C                    | FDRE/D                  | test_in_progress_reg/C | addrstr_reg[3]/D           |
| Path #94  | 10.000      | 3.741      | 0.854(23%)  | 2.887(77%) | -0.024     | 5.869  | 0.102             | Safely Timed       | Same Clock        | 3            | 4      | FDRE/C-(9)-LUT6-(2)-LUT6-(9)-LUT3-(1)-FDRE/D          | clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 9           | 0          | 0          | FDRE/C                    | FDRE/D                  | addr_to_test_reg[2]/C  | FSM_onehot_state_reg[4]/D  |
| Path #95  | 10.000      | 3.961      | 0.952(25%)  | 3.009(75%) | -0.045     | 5.922  | 0.102             | Safely Timed       | Same Clock        | 4            | 4      | FDRE/C-(3)-LUT4-(1)-LUT4-(3)-LUT6-(1)-LUT6-(1)-FDRE/D | clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 3           | 0          | 0          | FDRE/C                    | FDRE/D                  | dout_reg[0]/C          | read_rq_reg/D              |
| Path #96  | 10.000      | 3.371      | 0.842(25%)  | 2.529(75%) | -0.025     | 6.073  | 0.102             | Safely Timed       | Same Clock        | 2            | 3      | FDRE/C-(39)-LUT5-(14)-LUT4-(14)-FDRE/R                | clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 39          | 0          | 0          | FDRE/C                    | FDRE/R                  | state_reg[4]/C         | cont_wstates_reg[12]/R     |
| Path #97  | 10.000      | 3.371      | 0.842(25%)  | 2.529(75%) | -0.025     | 6.073  | 0.102             | Safely Timed       | Same Clock        | 2            | 3      | FDRE/C-(39)-LUT5-(14)-LUT4-(14)-FDRE/R                | clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 39          | 0          | 0          | FDRE/C                    | FDRE/R                  | state_reg[4]/C         | cont_wstates_reg[13]/R     |
| Path #98  | 10.000      | 3.775      | 0.952(26%)  | 2.823(74%) | -0.024     | 6.128  | 0.102             | Safely Timed       | Same Clock        | 4            | 4      | FDRE/C-(9)-LUT6-(2)-LUT5-(2)-LUT6-(2)-LUT5-(1)-FDRE/D | clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 9           | 0          | 0          | FDRE/C                    | FDRE/D                  | addr_to_test_reg[2]/C  | FSM_onehot_state_reg[2]/D  |
| Path #99  | 10.000      | 3.229      | 0.842(27%)  | 2.387(73%) | -0.025     | 6.215  | 0.102             | Safely Timed       | Same Clock        | 2            | 3      | FDRE/C-(39)-LUT5-(14)-LUT4-(14)-FDRE/R                | clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 39          | 0          | 0          | FDRE/C                    | FDRE/R                  | state_reg[4]/C         | cont_wstates_reg[4]/R      |
| Path #100 | 10.000      | 3.229      | 0.842(27%)  | 2.387(73%) | -0.025     | 6.215  | 0.102             | Safely Timed       | Same Clock        | 2            | 3      | FDRE/C-(39)-LUT5-(14)-LUT4-(14)-FDRE/R                | clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | None      | None-None     | 0            | 0                | 0             | 0       | 39          | 0          | 0          | FDRE/C                    | FDRE/R                  | state_reg[4]/C         | cont_wstates_reg[5]/R      |
+-----------+-------------+------------+-------------+------------+------------+--------+-------------------+--------------------+-------------------+--------------+--------+-------------------------------------------------------+--------------------+--------------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+------------------------+----------------------------+
* Bounding box calculated as % of dimensions for the target device (244, 400)


2. Logic Level Distribution
---------------------------

+--------------------+-------------+----+-----+----+-----+----+---+---+
|   End Point Clock  | Requirement |  0 |  1  |  2 |  3  |  4 | 5 | 6 |
+--------------------+-------------+----+-----+----+-----+----+---+---+
| clk_out1_clk_wiz_0 | 1.429ns     | 22 |  68 | 58 |  43 | 18 | 7 | 3 |
| clk_out2_clk_wiz_0 | 71.429ns    | 35 |  10 | 53 |  78 | 21 | 0 | 0 |
| clk_out3_clk_wiz_0 | 1.429ns     | 38 | 203 | 94 | 153 | 95 | 1 | 0 |
+--------------------+-------------+----+-----+----+-----+----+---+---+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


