{:input (genetic.crossover/dumb-crossover 241471701 (genetic.mutation/change-names-remove-clause 62385258 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_5 , \\wire1_:missing , wire2_22, \\wire21_31_32_:missing , \\wire23_:missing_33 );\n  wire \\:missing_edge ;\n  input \\wire0_:missing_5 ;\n  wire \\wire0_:missing_5 ;\n  wire \\wire10_:missing ;\n  wire wire18;\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  input \\wire21_31_32_:missing ;\n  wire \\wire21_31_32_:missing ;\n  wire wire22_31_32_33;\n  input \\wire23_:missing_33 ;\n  wire \\wire23_:missing_33 ;\n  wire wire24_38_40_42;\n  wire \\wire25_:missing_41_43 ;\n  wire wire27_37;\n  wire wire28_22;\n  wire \\wire28_:missing ;\n  wire \\wire29_:missing ;\n  inout wire2_22;\n  wire wire2_22;\n  wire wire3;\n  wire wire30_22_45;\n  wire wire30_44;\n  wire \\wire31_:missing ;\n  wire wire34_39;\n  wire \\wire34_:missing_35_27 ;\n  wire \\wire34_:missing_35_36 ;\n  wire \\wire35_:missing ;\n  wire wire37;\n  wire wire38;\n  wire wire40;\n  wire wire41;\n  wire wire4_8;\n  wire wire4_9;\n  wire wire6_7;\n  wire wire7;\n  wire wire7_11;\n  wire \\wire7_12_:missing ;\n  wire \\wire7_13_16_18_:missing ;\n  wire wire7_15;\n  wire wire7_6;\n  wire \\wire7_:missing_5 ;\n  wire \\wire9_:missing_13 ;\n  wire \\wire:missing_15 ;\n  wire \\wire:missing_17 ;\n  wire \\wire:missing_39 ;\n  wire \\wire:missing_45 ;\n  wire \\wire:missing_7_20 ;\n  wire \\wire:missing_8_10_11 ;\n  wire \\wire:missing_edge ;\n  assign wire4_9 = 2'h1 >> wire4_8;\n  assign wire18 = 2'hx >> \\wire7_13_16_18_:missing ;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign wire27_37 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire0_:missing_5 , \\wire7_:missing_5  };\n  assign \\wire28_:missing  = 2'h1 >> wire28_22;\n  assign \\wire29_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign wire30_44 = 2'h1 >> wire30_22_45;\n  assign \\wire31_:missing  = 4'h4 >> { wire22_31_32_33, \\wire21_31_32_:missing  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire22_31_32_33, \\wire21_31_32_:missing  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire23_:missing_33 , wire22_31_32_33 };\n  assign wire34_39 = 4'h4 >> { \\wire34_:missing_35_27 , \\wire34_:missing_35_36  };\n  assign \\wire35_:missing  = 4'h8 >> { \\wire34_:missing_35_27 , \\wire34_:missing_35_36  };\n  assign wire6_7 = 4'h8 >> { wire7_6, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 2'hx >> \\wire25_:missing_41_43 ;\n  assign \\wire7_12_:missing  = 4'h8 >> { wire7, wire6_7 };\n  assign wire4_8 = 4'h8 >> { \\wire:missing_edge , \\wire:missing_8_10_11  };\n  assign \\wire:missing_edge  = 4'h6 >> { wire4_9, \\wire9_:missing_13  };\n  assign \\wire10_:missing  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_8_10_11  };\n  assign wire3 = 1'h0;\n  assign wire24_38_40_42 = 1'h0;\n  assign \\wire25_:missing_41_43  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_45  = wire30_22_45;\n  assign \\wire:missing_edge  = wire30_44;\n  assign \\wire:missing_edge  = wire24_38_40_42;\n  assign wire41 = \\wire25_:missing_41_43 ;\n  assign wire40 = wire24_38_40_42;\n  assign \\wire:missing_39  = wire34_39;\n  assign wire38 = wire24_38_40_42;\n  assign wire37 = wire27_37;\n  assign \\wire34_:missing_35_36  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_7_20 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_17  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire7_13_16_18_:missing ;\n  assign \\wire:missing_15  = wire7_15;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire9_:missing_13  = \\wire7_13_16_18_:missing ;\n  assign \\wire:missing_edge  = \\wire7_12_:missing ;\n  assign \\wire:missing_8_10_11  = wire7_11;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/79B22B43.v:3.1-95.10\" *)\nmodule postsynth(\\wire0_:missing_5 , \\wire1_:missing , wire2_22, \\wire21_31_32_:missing , \\wire23_:missing_33 );\n  (* src = \"/tmp/fuzzmount2DDF5D8C/79B22B43.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/79B22B43.v:5.9-5.26\" *)\n  input \\wire0_:missing_5 ;\n  wire \\wire0_:missing_5 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/79B22B43.v:8.8-8.14\" *)\n  wire wire18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/79B22B43.v:9.9-9.24\" *)\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/79B22B43.v:11.9-11.31\" *)\n  input \\wire21_31_32_:missing ;\n  wire \\wire21_31_32_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/79B22B43.v:14.9-14.28\" *)\n  input \\wire23_:missing_33 ;\n  wire \\wire23_:missing_33 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/79B22B43.v:16.8-16.23\" *)\n  wire wire24_38_40_42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/79B22B43.v:17.8-17.30\" *)\n  wire \\wire25_:missing_41_43 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/79B22B43.v:18.8-18.17\" *)\n  wire wire27_37;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/79B22B43.v:21.8-21.24\" *)\n  wire \\wire29_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/79B22B43.v:22.9-22.17\" *)\n  inout wire2_22;\n  wire wire2_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/79B22B43.v:24.8-24.13\" *)\n  wire wire3;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/79B22B43.v:26.8-26.17\" *)\n  wire wire30_44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/79B22B43.v:30.8-30.30\" *)\n  wire \\wire34_:missing_35_36 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/79B22B43.v:32.8-32.14\" *)\n  wire wire37;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/79B22B43.v:33.8-33.14\" *)\n  wire wire38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/79B22B43.v:34.8-34.14\" *)\n  wire wire40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/79B22B43.v:35.8-35.14\" *)\n  wire wire41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/79B22B43.v:41.8-41.26\" *)\n  wire \\wire7_12_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/79B22B43.v:42.8-42.32\" *)\n  wire \\wire7_13_16_18_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/79B22B43.v:46.8-46.26\" *)\n  wire \\wire9_:missing_13 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/79B22B43.v:48.8-48.24\" *)\n  wire \\wire:missing_17 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/79B22B43.v:51.8-51.26\" *)\n  wire \\wire:missing_7_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/79B22B43.v:53.8-53.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire18 = 1'hx;\n  assign wire24_38_40_42 = 1'h0;\n  assign \\wire25_:missing_41_43  = 1'h1;\n  assign wire27_37 = 1'h1;\n  assign \\wire29_:missing  = 1'h1;\n  assign wire3 = 1'h0;\n  assign wire30_44 = 1'h0;\n  assign \\wire34_:missing_35_36  = 1'h0;\n  assign wire37 = 1'h1;\n  assign wire38 = 1'h0;\n  assign wire40 = 1'h0;\n  assign wire41 = 1'h1;\n  assign \\wire7_12_:missing  = 1'h0;\n  assign \\wire7_13_16_18_:missing  = 1'h0;\n  assign \\wire9_:missing_13  = 1'h0;\n  assign \\wire:missing_17  = 1'h0;\n  assign \\wire:missing_7_20  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  3:12:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg9wxo0g3] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg9wxo0g3/src/top.v'.\nSBY  3:12:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg9wxo0g3] Copy '/tmp/fuzzmount2DDF5D8C/79B22B43.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg9wxo0g3/src/79B22B43.v'.\nSBY  3:12:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg9wxo0g3] Copy '/tmp/fuzzmount2DDF5D8C/79B22B43.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg9wxo0g3/src/79B22B43.post.v'.\nSBY  3:12:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg9wxo0g3] engine_0: abc pdr\nSBY  3:12:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg9wxo0g3] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg9wxo0g3/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:12:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg9wxo0g3] base: finished (returncode=0)\nSBY  3:12:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg9wxo0g3] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg9wxo0g3/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:12:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg9wxo0g3] aig: finished (returncode=0)\nSBY  3:12:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg9wxo0g3] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg9wxo0g3; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:12:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg9wxo0g3] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:12:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg9wxo0g3] engine_0: Warning: The network has no constraints.\nSBY  3:12:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg9wxo0g3] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:12:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg9wxo0g3] engine_0: finished (returncode=0)\nSBY  3:12:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg9wxo0g3] engine_0: Status returned by engine: FAIL\nSBY  3:12:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg9wxo0g3] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  3:12:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg9wxo0g3] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:12:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg9wxo0g3] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:12:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg9wxo0g3] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg9wxo0g3'.\nSBY  3:12:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg9wxo0g3] DONE (FAIL, rc=2)\n", :err ""}}}