
;; Function HAL_EXTI_SetConfigLine (HAL_EXTI_SetConfigLine, funcdef_no=329, decl_uid=8759, cgraph_uid=333, symbol_order=332)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 24 n_edges 31 count 24 (    1)


HAL_EXTI_SetConfigLine

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,23u} r13={1d,23u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={8d,8u} r102={1d,23u} r103={1d,22u} r113={1d,5u} r116={2d,7u,4e} r127={1d,2u,1e} r138={2d,4u} r139={2d,4u} r140={2d,4u} r141={2d,4u} r142={1d,3u} r143={1d,3u,1e} r144={1d,9u} r145={1d,2u} r146={1d,3u} r147={1d,2u} r148={1d,3u} r149={1d,2u} r150={1d,2u} r151={1d,2u} r152={1d,3u} r153={1d,3u} r154={1d,2u} r155={1d,3u} r156={1d,2u} r158={3d,1u} r159={1d,2u} r160={1d,8u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,2u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,2u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,2u} r188={1d,1u} r189={1d,1u} r190={1d,1u} 
;;    total ref usage 323{96d,221u,6e} in 158{158 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,31] 102[32,32] 103[33,33] 113[34,34] 116[35,36] 127[37,37] 138[38,39] 139[40,41] 140[42,43] 141[44,45] 142[46,46] 143[47,47] 144[48,48] 145[49,49] 146[50,50] 147[51,51] 148[52,52] 149[53,53] 150[54,54] 151[55,55] 152[56,56] 153[57,57] 154[58,58] 155[59,59] 156[60,60] 158[61,63] 159[64,64] 160[65,65] 161[66,66] 162[67,67] 163[68,68] 164[69,69] 165[70,70] 166[71,71] 167[72,72] 168[73,73] 169[74,74] 170[75,75] 171[76,76] 172[77,77] 173[78,78] 174[79,79] 175[80,80] 176[81,81] 177[82,82] 178[83,83] 179[84,84] 180[85,85] 181[86,86] 182[87,87] 183[88,88] 184[89,89] 185[90,90] 186[91,91] 187[92,92] 188[93,93] 189[94,94] 190[95,95] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d32(102){ }d33(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[32],103[33]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[32],103[33]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[1],1[2],7[5],13[6],102[32],103[33]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 21 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d32(bb 0 insn -1) }u3(103){ d33(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 159 160
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 159 160
;; live  kill	
;; rd  in  	(6) 0[1],1[2],7[5],13[6],102[32],103[33]
;; rd  gen 	(3) 100[31],159[64],160[65]
;; rd  kill	(10) 100[24,25,26,27,28,29,30,31],159[64],160[65]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160
;; rd  out 	(6) 7[5],13[6],102[32],103[33],159[64],160[65]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 2 )->[3]->( 22 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ d5(bb 0 insn -1) }u9(13){ d6(bb 0 insn -1) }u10(102){ d32(bb 0 insn -1) }u11(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[32],103[33],159[64],160[65]
;; rd  gen 	(1) 100[30]
;; rd  kill	(8) 100[24,25,26,27,28,29,30,31]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160
;; rd  out 	(6) 7[5],13[6],102[32],103[33],159[64],160[65]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 3 )->[4]->( 6 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(7){ d5(bb 0 insn -1) }u15(13){ d6(bb 0 insn -1) }u16(102){ d32(bb 0 insn -1) }u17(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160
;; lr  def 	 100 [cc] 113 142 143 144 161 162 163
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160
;; live  gen 	 100 [cc] 113 142 143 144 161 162 163
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[32],103[33],159[64],160[65]
;; rd  gen 	(8) 100[29],113[34],142[46],143[47],144[48],161[66],162[67],163[68]
;; rd  kill	(15) 100[24,25,26,27,28,29,30,31],113[34],142[46],143[47],144[48],161[66],162[67],163[68]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142 143 144 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142 143 144 160
;; rd  out 	(9) 7[5],13[6],102[32],103[33],113[34],142[46],143[47],144[48],160[65]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 4 )->[5]->( 14 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u33(7){ d5(bb 0 insn -1) }u34(13){ d6(bb 0 insn -1) }u35(102){ d32(bb 0 insn -1) }u36(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 144 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 116
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 144 160
;; live  gen 	 116
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[32],103[33],113[34],142[46],143[47],144[48],160[65]
;; rd  gen 	(1) 116[36]
;; rd  kill	(2) 116[35,36]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 144 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 144 160
;; rd  out 	(7) 7[5],13[6],102[32],103[33],116[36],144[48],160[65]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u38(7){ d5(bb 0 insn -1) }u39(13){ d6(bb 0 insn -1) }u40(102){ d32(bb 0 insn -1) }u41(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142 143 144 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 160
;; lr  def 	 100 [cc] 116 145 146 164 165 166
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142 143 144 160
;; live  gen 	 100 [cc] 116 145 146 164 165 166
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[32],103[33],113[34],142[46],143[47],144[48],160[65]
;; rd  gen 	(7) 100[28],116[35],145[49],146[50],164[69],165[70],166[71]
;; rd  kill	(15) 100[24,25,26,27,28,29,30,31],116[35,36],145[49],146[50],164[69],165[70],166[71]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 143 144 145 146 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 143 144 145 146 160
;; rd  out 	(11) 7[5],13[6],102[32],103[33],113[34],116[35],143[47],144[48],145[49],146[50],160[65]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 6 )->[7]->( 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u54(7){ d5(bb 0 insn -1) }u55(13){ d6(bb 0 insn -1) }u56(102){ d32(bb 0 insn -1) }u57(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 143 144 145 146 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 146
;; lr  def 	 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 143 144 145 146 160
;; live  gen 	 138
;; live  kill	
;; rd  in  	(11) 7[5],13[6],102[32],103[33],113[34],116[35],143[47],144[48],145[49],146[50],160[65]
;; rd  gen 	(1) 138[39]
;; rd  kill	(2) 138[38,39]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 138 143 144 145 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 138 143 144 145 160
;; rd  out 	(11) 7[5],13[6],102[32],103[33],113[34],116[35],138[39],143[47],144[48],145[49],160[65]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 6 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u61(7){ d5(bb 0 insn -1) }u62(13){ d6(bb 0 insn -1) }u63(102){ d32(bb 0 insn -1) }u64(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 143 144 145 146 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 146
;; lr  def 	 138 167
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 143 144 145 146 160
;; live  gen 	 138 167
;; live  kill	
;; rd  in  	(11) 7[5],13[6],102[32],103[33],113[34],116[35],143[47],144[48],145[49],146[50],160[65]
;; rd  gen 	(2) 138[38],167[72]
;; rd  kill	(3) 138[38,39],167[72]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 138 143 144 145 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 138 143 144 145 160
;; rd  out 	(11) 7[5],13[6],102[32],103[33],113[34],116[35],138[38],143[47],144[48],145[49],160[65]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 7 8 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u69(7){ d5(bb 0 insn -1) }u70(13){ d6(bb 0 insn -1) }u71(102){ d32(bb 0 insn -1) }u72(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 138 143 144 145 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 138 145 160
;; lr  def 	 100 [cc] 147 148 168 169 170
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 138 143 144 145 160
;; live  gen 	 100 [cc] 147 148 168 169 170
;; live  kill	
;; rd  in  	(12) 7[5],13[6],102[32],103[33],113[34],116[35],138[38,39],143[47],144[48],145[49],160[65]
;; rd  gen 	(6) 100[27],147[51],148[52],168[73],169[74],170[75]
;; rd  kill	(13) 100[24,25,26,27,28,29,30,31],147[51],148[52],168[73],169[74],170[75]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 143 144 147 148 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 143 144 147 148 160
;; rd  out 	(11) 7[5],13[6],102[32],103[33],113[34],116[35],143[47],144[48],147[51],148[52],160[65]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 9 )->[10]->( 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u87(7){ d5(bb 0 insn -1) }u88(13){ d6(bb 0 insn -1) }u89(102){ d32(bb 0 insn -1) }u90(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 143 144 147 148 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 148
;; lr  def 	 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 143 144 147 148 160
;; live  gen 	 139
;; live  kill	
;; rd  in  	(11) 7[5],13[6],102[32],103[33],113[34],116[35],143[47],144[48],147[51],148[52],160[65]
;; rd  gen 	(1) 139[41]
;; rd  kill	(2) 139[40,41]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 139 143 144 147 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 139 143 144 147 160
;; rd  out 	(11) 7[5],13[6],102[32],103[33],113[34],116[35],139[41],143[47],144[48],147[51],160[65]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 9 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u94(7){ d5(bb 0 insn -1) }u95(13){ d6(bb 0 insn -1) }u96(102){ d32(bb 0 insn -1) }u97(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 143 144 147 148 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 148
;; lr  def 	 139 171
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 143 144 147 148 160
;; live  gen 	 139 171
;; live  kill	
;; rd  in  	(11) 7[5],13[6],102[32],103[33],113[34],116[35],143[47],144[48],147[51],148[52],160[65]
;; rd  gen 	(2) 139[40],171[76]
;; rd  kill	(3) 139[40,41],171[76]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 139 143 144 147 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 139 143 144 147 160
;; rd  out 	(11) 7[5],13[6],102[32],103[33],113[34],116[35],139[40],143[47],144[48],147[51],160[65]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 10 11 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u102(7){ d5(bb 0 insn -1) }u103(13){ d6(bb 0 insn -1) }u104(102){ d32(bb 0 insn -1) }u105(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 139 143 144 147 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 147 160
;; lr  def 	 100 [cc] 172 173
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 139 143 144 147 160
;; live  gen 	 100 [cc] 172 173
;; live  kill	
;; rd  in  	(12) 7[5],13[6],102[32],103[33],113[34],116[35],139[40,41],143[47],144[48],147[51],160[65]
;; rd  gen 	(3) 100[26],172[77],173[78]
;; rd  kill	(10) 100[24,25,26,27,28,29,30,31],172[77],173[78]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 143 144 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 143 144 160
;; rd  out 	(9) 7[5],13[6],102[32],103[33],113[34],116[35],143[47],144[48],160[65]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 12 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u113(7){ d5(bb 0 insn -1) }u114(13){ d6(bb 0 insn -1) }u115(102){ d32(bb 0 insn -1) }u116(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 143 144 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143 160
;; lr  def 	 127 149 150 151 156 174 175 176 177 178 179 180 181 182
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 143 144 160
;; live  gen 	 127 149 150 151 156 174 175 176 177 178 179 180 181 182
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[32],103[33],113[34],116[35],143[47],144[48],160[65]
;; rd  gen 	(14) 127[37],149[53],150[54],151[55],156[60],174[79],175[80],176[81],177[82],178[83],179[84],180[85],181[86],182[87]
;; rd  kill	(14) 127[37],149[53],150[54],151[55],156[60],174[79],175[80],176[81],177[82],178[83],179[84],180[85],181[86],182[87]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 144 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 144 160
;; rd  out 	(7) 7[5],13[6],102[32],103[33],116[35],144[48],160[65]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 13 5 12 )->[14]->( 15 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u140(7){ d5(bb 0 insn -1) }u141(13){ d6(bb 0 insn -1) }u142(102){ d32(bb 0 insn -1) }u143(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 144 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 160
;; lr  def 	 100 [cc] 152 153 183 184 185
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 144 160
;; live  gen 	 100 [cc] 152 153 183 184 185
;; live  kill	
;; rd  in  	(10) 7[5],13[6],102[32],103[33],113[34],116[35,36],143[47],144[48],160[65]
;; rd  gen 	(6) 100[25],152[56],153[57],183[88],184[89],185[90]
;; rd  kill	(13) 100[24,25,26,27,28,29,30,31],152[56],153[57],183[88],184[89],185[90]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 144 152 153 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 144 152 153 160
;; rd  out 	(10) 7[5],13[6],102[32],103[33],116[35,36],144[48],152[56],153[57],160[65]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 14 )->[15]->( 17 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u154(7){ d5(bb 0 insn -1) }u155(13){ d6(bb 0 insn -1) }u156(102){ d32(bb 0 insn -1) }u157(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 144 152 153 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 153
;; lr  def 	 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 144 152 153 160
;; live  gen 	 140
;; live  kill	
;; rd  in  	(10) 7[5],13[6],102[32],103[33],116[35,36],144[48],152[56],153[57],160[65]
;; rd  gen 	(1) 140[43]
;; rd  kill	(2) 140[42,43]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 140 144 152 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 140 144 152 160
;; rd  out 	(10) 7[5],13[6],102[32],103[33],116[35,36],140[43],144[48],152[56],160[65]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 14 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u161(7){ d5(bb 0 insn -1) }u162(13){ d6(bb 0 insn -1) }u163(102){ d32(bb 0 insn -1) }u164(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 144 152 153 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 153
;; lr  def 	 140 186
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 144 152 153 160
;; live  gen 	 140 186
;; live  kill	
;; rd  in  	(10) 7[5],13[6],102[32],103[33],116[35,36],144[48],152[56],153[57],160[65]
;; rd  gen 	(2) 140[42],186[91]
;; rd  kill	(3) 140[42,43],186[91]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 140 144 152 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 140 144 152 160
;; rd  out 	(10) 7[5],13[6],102[32],103[33],116[35,36],140[42],144[48],152[56],160[65]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 15 16 )->[17]->( 18 19 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u169(7){ d5(bb 0 insn -1) }u170(13){ d6(bb 0 insn -1) }u171(102){ d32(bb 0 insn -1) }u172(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 140 144 152 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 140 152 160
;; lr  def 	 100 [cc] 154 155 187 188 189
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 140 144 152 160
;; live  gen 	 100 [cc] 154 155 187 188 189
;; live  kill	
;; rd  in  	(11) 7[5],13[6],102[32],103[33],116[35,36],140[42,43],144[48],152[56],160[65]
;; rd  gen 	(6) 100[24],154[58],155[59],187[92],188[93],189[94]
;; rd  kill	(13) 100[24,25,26,27,28,29,30,31],154[58],155[59],187[92],188[93],189[94]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 154 155
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 154 155
;; rd  out 	(7) 7[5],13[6],102[32],103[33],144[48],154[58],155[59]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 17 )->[18]->( 20 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u187(7){ d5(bb 0 insn -1) }u188(13){ d6(bb 0 insn -1) }u189(102){ d32(bb 0 insn -1) }u190(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 154 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 155
;; lr  def 	 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 154 155
;; live  gen 	 141
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[32],103[33],144[48],154[58],155[59]
;; rd  gen 	(1) 141[45]
;; rd  kill	(2) 141[44,45]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 154
;; rd  out 	(6) 7[5],13[6],102[32],103[33],141[45],154[58]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 17 )->[19]->( 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u194(7){ d5(bb 0 insn -1) }u195(13){ d6(bb 0 insn -1) }u196(102){ d32(bb 0 insn -1) }u197(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 154 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 155
;; lr  def 	 141 190
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 154 155
;; live  gen 	 141 190
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[32],103[33],144[48],154[58],155[59]
;; rd  gen 	(2) 141[44],190[95]
;; rd  kill	(3) 141[44,45],190[95]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 154
;; rd  out 	(6) 7[5],13[6],102[32],103[33],141[44],154[58]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 18 19 )->[20]->( 23 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u202(7){ d5(bb 0 insn -1) }u203(13){ d6(bb 0 insn -1) }u204(102){ d32(bb 0 insn -1) }u205(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 154
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 154
;; lr  def 	 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 154
;; live  gen 	 158
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[32],103[33],141[44,45],154[58]
;; rd  gen 	(1) 158[63]
;; rd  kill	(3) 158[61,62,63]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; rd  out 	(5) 7[5],13[6],102[32],103[33],158[63]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 2 )->[21]->( 23 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u209(7){ d5(bb 0 insn -1) }u210(13){ d6(bb 0 insn -1) }u211(102){ d32(bb 0 insn -1) }u212(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 158
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[32],103[33],159[64],160[65]
;; rd  gen 	(1) 158[62]
;; rd  kill	(3) 158[61,62,63]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; rd  out 	(5) 7[5],13[6],102[32],103[33],158[62]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 3 )->[22]->( 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u213(7){ d5(bb 0 insn -1) }u214(13){ d6(bb 0 insn -1) }u215(102){ d32(bb 0 insn -1) }u216(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 158
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[32],103[33],159[64],160[65]
;; rd  gen 	(1) 158[61]
;; rd  kill	(3) 158[61,62,63]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; rd  out 	(5) 7[5],13[6],102[32],103[33],158[61]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 20 22 21 )->[23]->( 1 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u217(7){ d5(bb 0 insn -1) }u218(13){ d6(bb 0 insn -1) }u219(102){ d32(bb 0 insn -1) }u220(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[32],103[33],158[61,62,63]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[32],103[33]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 23 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u223(0){ d0(bb 23 insn 205) }u224(7){ d5(bb 0 insn -1) }u225(13){ d6(bb 0 insn -1) }u226(102){ d32(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[32],103[33]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 23 insn 205) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 20 to worklist
  Adding insn 41 to worklist
  Adding insn 26 to worklist
  Adding insn 61 to worklist
  Adding insn 55 to worklist
  Adding insn 90 to worklist
  Adding insn 84 to worklist
  Adding insn 78 to worklist
  Adding insn 112 to worklist
  Adding insn 107 to worklist
  Adding insn 137 to worklist
  Adding insn 121 to worklist
  Adding insn 151 to worklist
  Adding insn 145 to worklist
  Adding insn 180 to worklist
  Adding insn 174 to worklist
  Adding insn 168 to worklist
  Adding insn 197 to worklist
  Adding insn 206 to worklist
Finished finding needed instructions:
  Adding insn 205 to worklist
Processing use of (reg 158 [ <retval> ]) in insn 205:
  Adding insn 6 to worklist
  Adding insn 5 to worklist
  Adding insn 7 to worklist
Processing use of (reg 0 r0) in insn 206:
Processing use of (reg 141 [ regval ]) in insn 197:
  Adding insn 183 to worklist
  Adding insn 191 to worklist
Processing use of (reg 154 [ regaddr ]) in insn 197:
  Adding insn 171 to worklist
Processing use of (reg 116 [ _4 ]) in insn 171:
  Adding insn 43 to worklist
  Adding insn 50 to worklist
Processing use of (reg 187) in insn 171:
  Adding insn 170 to worklist
Processing use of (reg 142 [ offset ]) in insn 50:
  Adding insn 29 to worklist
Processing use of (reg 161) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 113 [ _1 ]) in insn 28:
  Adding insn 25 to worklist
Processing use of (reg 160 [ pExtiConfig ]) in insn 25:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 142 [ offset ]) in insn 43:
Processing use of (reg 155 [ regval ]) in insn 191:
Processing use of (reg 190) in insn 191:
  Adding insn 190 to worklist
Processing use of (reg 144 [ maskline ]) in insn 190:
  Adding insn 36 to worklist
Processing use of (reg 143 [ linepos ]) in insn 36:
  Adding insn 32 to worklist
Processing use of (reg 162) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 113 [ _1 ]) in insn 32:
Processing use of (reg 144 [ maskline ]) in insn 183:
Processing use of (reg 155 [ regval ]) in insn 183:
Processing use of (reg 140 [ regval ]) in insn 168:
  Adding insn 154 to worklist
  Adding insn 162 to worklist
Processing use of (reg 152 [ regaddr ]) in insn 168:
  Adding insn 142 to worklist
Processing use of (reg 183) in insn 142:
  Adding insn 141 to worklist
Processing use of (reg 116 [ _4 ]) in insn 141:
Processing use of (reg 153 [ regval ]) in insn 162:
Processing use of (reg 186) in insn 162:
  Adding insn 161 to worklist
Processing use of (reg 144 [ maskline ]) in insn 161:
Processing use of (reg 144 [ maskline ]) in insn 154:
Processing use of (reg 153 [ regval ]) in insn 154:
Processing use of (reg 116 [ _4 ]) in insn 174:
Processing use of (reg 187) in insn 174:
Processing use of (reg 100 cc) in insn 180:
  Adding insn 179 to worklist
Processing use of (reg 188) in insn 179:
  Adding insn 178 to worklist
Processing use of (reg 189 [ pExtiConfig_35(D)->Mode ]) in insn 178:
  Adding insn 177 to worklist
Processing use of (reg 160 [ pExtiConfig ]) in insn 177:
Processing use of (reg 152 [ regaddr ]) in insn 145:
Processing use of (reg 100 cc) in insn 151:
  Adding insn 150 to worklist
Processing use of (reg 184) in insn 150:
  Adding insn 149 to worklist
Processing use of (reg 185 [ pExtiConfig_35(D)->Mode ]) in insn 149:
  Adding insn 148 to worklist
Processing use of (reg 160 [ pExtiConfig ]) in insn 148:
Processing use of (reg 156 [ _72 ]) in insn 121:
  Adding insn 120 to worklist
Processing use of (reg 176) in insn 120:
  Adding insn 119 to worklist
Processing use of (reg 175) in insn 119:
  Adding insn 118 to worklist
Processing use of (reg 174) in insn 118:
  Adding insn 117 to worklist
Processing use of (reg 143 [ linepos ]) in insn 117:
Processing use of (reg 151 [ regval ]) in insn 137:
  Adding insn 134 to worklist
Processing use of (reg 156 [ _72 ]) in insn 137:
Processing use of (reg 150 [ regval ]) in insn 134:
  Adding insn 129 to worklist
Processing use of (reg 181) in insn 134:
  Adding insn 133 to worklist
Processing use of (reg 127 [ _15 ]) in insn 133:
  Adding insn 125 to worklist
Processing use of (reg 182 [ pExtiConfig_35(D)->GPIOSel ]) in insn 133:
  Adding insn 132 to worklist
Processing use of (reg 160 [ pExtiConfig ]) in insn 132:
Processing use of (reg 177) in insn 125:
  Adding insn 124 to worklist
Processing use of (reg 113 [ _1 ]) in insn 124:
Processing use of (reg 149 [ regval ]) in insn 129:
Processing use of (reg 180) in insn 129:
  Adding insn 128 to worklist
Processing use of (reg 178) in insn 128:
  Adding insn 127 to worklist
Processing use of (reg 127 [ _15 ]) in insn 127:
Processing use of (reg 179) in insn 127:
  Adding insn 126 to worklist
Processing use of (reg 139 [ regval ]) in insn 107:
  Adding insn 93 to worklist
  Adding insn 101 to worklist
Processing use of (reg 147 [ regaddr ]) in insn 107:
  Adding insn 81 to worklist
Processing use of (reg 116 [ _4 ]) in insn 81:
Processing use of (reg 168) in insn 81:
  Adding insn 80 to worklist
Processing use of (reg 148 [ regval ]) in insn 101:
Processing use of (reg 171) in insn 101:
  Adding insn 100 to worklist
Processing use of (reg 144 [ maskline ]) in insn 100:
Processing use of (reg 144 [ maskline ]) in insn 93:
Processing use of (reg 148 [ regval ]) in insn 93:
Processing use of (reg 100 cc) in insn 112:
  Adding insn 111 to worklist
Processing use of (reg 172) in insn 111:
  Adding insn 110 to worklist
Processing use of (reg 173 [ pExtiConfig_35(D)->Line ]) in insn 110:
  Adding insn 109 to worklist
Processing use of (reg 160 [ pExtiConfig ]) in insn 109:
Processing use of (reg 138 [ regval ]) in insn 78:
  Adding insn 64 to worklist
  Adding insn 72 to worklist
Processing use of (reg 145 [ regaddr ]) in insn 78:
  Adding insn 52 to worklist
Processing use of (reg 116 [ _4 ]) in insn 52:
Processing use of (reg 164) in insn 52:
  Adding insn 51 to worklist
Processing use of (reg 146 [ regval ]) in insn 72:
Processing use of (reg 167) in insn 72:
  Adding insn 71 to worklist
Processing use of (reg 144 [ maskline ]) in insn 71:
Processing use of (reg 144 [ maskline ]) in insn 64:
Processing use of (reg 146 [ regval ]) in insn 64:
Processing use of (reg 116 [ _4 ]) in insn 84:
Processing use of (reg 168) in insn 84:
Processing use of (reg 100 cc) in insn 90:
  Adding insn 89 to worklist
Processing use of (reg 169) in insn 89:
  Adding insn 88 to worklist
Processing use of (reg 170 [ pExtiConfig_35(D)->Trigger ]) in insn 88:
  Adding insn 87 to worklist
Processing use of (reg 160 [ pExtiConfig ]) in insn 87:
Processing use of (reg 116 [ _4 ]) in insn 55:
Processing use of (reg 164) in insn 55:
Processing use of (reg 100 cc) in insn 61:
  Adding insn 60 to worklist
Processing use of (reg 165) in insn 60:
  Adding insn 59 to worklist
Processing use of (reg 166 [ pExtiConfig_35(D)->Trigger ]) in insn 59:
  Adding insn 58 to worklist
Processing use of (reg 160 [ pExtiConfig ]) in insn 58:
Processing use of (reg 113 [ _1 ]) in insn 26:
Processing use of (reg 159 [ hexti ]) in insn 26:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 100 cc) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 163) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 113 [ _1 ]) in insn 39:
Processing use of (reg 100 cc) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 160 [ pExtiConfig ]) in insn 19:
Processing use of (reg 100 cc) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 159 [ hexti ]) in insn 16:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_EXTI_SetConfigLine

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,23u} r13={1d,23u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={8d,8u} r102={1d,23u} r103={1d,22u} r113={1d,5u} r116={2d,7u,4e} r127={1d,2u,1e} r138={2d,4u} r139={2d,4u} r140={2d,4u} r141={2d,4u} r142={1d,3u} r143={1d,3u,1e} r144={1d,9u} r145={1d,2u} r146={1d,3u} r147={1d,2u} r148={1d,3u} r149={1d,2u} r150={1d,2u} r151={1d,2u} r152={1d,3u} r153={1d,3u} r154={1d,2u} r155={1d,3u} r156={1d,2u} r158={3d,1u} r159={1d,2u} r160={1d,8u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,2u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,2u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,2u} r188={1d,1u} r189={1d,1u} r190={1d,1u} 
;;    total ref usage 323{96d,221u,6e} in 158{158 regular + 0 call} insns.
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:SI 159 [ hexti ])
        (reg:SI 0 r0 [ hexti ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":145:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hexti ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 160 [ pExtiConfig ])
        (reg:SI 1 r1 [ pExtiConfig ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":145:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pExtiConfig ])
        (nil)))
(note 4 3 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 4 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":146:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":147:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":148:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":149:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":150:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":153:3 -1
     (nil))
(insn 16 15 17 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 159 [ hexti ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":153:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 17 16 18 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 211)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":153:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 194239900 (nil)))
 -> 211)
(note 18 17 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 160 [ pExtiConfig ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":153:23 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 20 19 21 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 215)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":153:23 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 194239900 (nil)))
 -> 215)
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 23 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":159:3 -1
     (nil))
(debug_insn 23 22 24 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":160:3 -1
     (nil))
(debug_insn 24 23 25 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":163:3 -1
     (nil))
(insn 25 24 26 4 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg/v/f:SI 160 [ pExtiConfig ]) [1 pExtiConfig_35(D)->Line+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":163:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 25 27 4 (set (mem:SI (reg/v/f:SI 159 [ hexti ]) [1 hexti_34(D)->Line+0 S4 A32])
        (reg:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":163:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 159 [ hexti ])
        (nil)))
(debug_insn 27 26 28 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":166:3 -1
     (nil))
(insn 28 27 29 4 (set (reg:SI 161)
        (lshiftrt:SI (reg:SI 113 [ _1 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":166:49 147 {*arm_shiftsi3}
     (nil))
(insn 29 28 30 4 (set (reg/v:SI 142 [ offset ])
        (and:SI (reg:SI 161)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":166:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 161)
        (nil)))
(debug_insn 30 29 31 4 (var_location:SI offset (reg/v:SI 142 [ offset ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":166:10 -1
     (nil))
(debug_insn 31 30 32 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":168:3 -1
     (nil))
(insn 32 31 33 4 (set (reg/v:SI 143 [ linepos ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":168:11 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 33 32 34 4 (var_location:SI linepos (reg/v:SI 143 [ linepos ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":168:11 -1
     (nil))
(debug_insn 34 33 35 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":170:3 -1
     (nil))
(insn 35 34 36 4 (set (reg:SI 162)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":170:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 35 37 4 (set (reg/v:SI 144 [ maskline ])
        (ashift:SI (reg:SI 162)
            (reg/v:SI 143 [ linepos ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":170:12 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 162)
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg/v:SI 143 [ linepos ]))
            (nil))))
(debug_insn 37 36 38 4 (var_location:SI maskline (reg/v:SI 144 [ maskline ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":170:12 -1
     (nil))
(debug_insn 38 37 39 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":173:3 -1
     (nil))
(insn 39 38 40 4 (set (reg:SI 163)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 33554432 [0x2000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":173:26 90 {*arm_andsi3_insn}
     (nil))
(insn 40 39 41 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 163)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":173:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 163)
        (nil)))
(jump_insn 41 40 42 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 46)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":173:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 46)
(note 42 41 43 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 5 (set (reg:SI 116 [ _4 ])
        (ashift:SI (reg/v:SI 142 [ offset ])
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":178:29 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 142 [ offset ])
        (nil)))
      ; pc falls through to BB 14
(code_label 46 43 47 6 3 (nil) [1 uses])
(note 47 46 48 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 48 47 49 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":175:5 -1
     (nil))
(debug_insn 49 48 50 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":178:5 -1
     (nil))
(insn 50 49 51 6 (set (reg:SI 116 [ _4 ])
        (ashift:SI (reg/v:SI 142 [ offset ])
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":178:29 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 142 [ offset ])
        (nil)))
(insn 51 50 52 6 (set (reg:SI 164)
        (const_int 1073808392 [0x40010408])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":178:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 51 53 6 (set (reg/v/f:SI 145 [ regaddr ])
        (plus:SI (reg:SI 116 [ _4 ])
            (reg:SI 164))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":178:13 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (plus:SI (reg:SI 116 [ _4 ])
            (const_int 1073808392 [0x40010408]))
        (nil)))
(debug_insn 53 52 54 6 (var_location:SI regaddr (reg/v/f:SI 145 [ regaddr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":178:13 -1
     (nil))
(debug_insn 54 53 55 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":179:5 -1
     (nil))
(insn 55 54 56 6 (set (reg/v:SI 146 [ regval ])
        (mem/v:SI (plus:SI (reg:SI 116 [ _4 ])
                (reg:SI 164)) [1 *regaddr_41+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":179:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 164)
        (nil)))
(debug_insn 56 55 57 6 (var_location:SI regval (reg/v:SI 146 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":179:12 -1
     (nil))
(debug_insn 57 56 58 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":182:5 -1
     (nil))
(insn 58 57 59 6 (set (reg:SI 166 [ pExtiConfig_35(D)->Trigger ])
        (mem:SI (plus:SI (reg/v/f:SI 160 [ pExtiConfig ])
                (const_int 8 [0x8])) [1 pExtiConfig_35(D)->Trigger+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":182:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 58 60 6 (set (reg:SI 165)
        (and:SI (reg:SI 166 [ pExtiConfig_35(D)->Trigger ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":182:31 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 166 [ pExtiConfig_35(D)->Trigger ])
        (nil)))
(insn 60 59 61 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 165)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":182:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 165)
        (nil)))
(jump_insn 61 60 62 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 68)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":182:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 68)
(note 62 61 63 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 63 62 64 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":184:7 -1
     (nil))
(insn 64 63 65 7 (set (reg/v:SI 138 [ regval ])
        (ior:SI (reg/v:SI 144 [ maskline ])
            (reg/v:SI 146 [ regval ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":184:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 146 [ regval ])
        (nil)))
(debug_insn 65 64 68 7 (var_location:SI regval (reg/v:SI 138 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":184:14 -1
     (nil))
      ; pc falls through to BB 9
(code_label 68 65 69 8 5 (nil) [1 uses])
(note 69 68 70 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 70 69 71 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":188:7 -1
     (nil))
(insn 71 70 72 8 (set (reg:SI 167)
        (not:SI (reg/v:SI 144 [ maskline ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":188:17 169 {*arm_one_cmplsi2}
     (nil))
(insn 72 71 73 8 (set (reg/v:SI 138 [ regval ])
        (and:SI (reg:SI 167)
            (reg/v:SI 146 [ regval ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":188:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 167)
        (expr_list:REG_DEAD (reg/v:SI 146 [ regval ])
            (nil))))
(debug_insn 73 72 74 8 (var_location:SI regval (reg/v:SI 138 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":188:14 -1
     (nil))
(code_label 74 73 75 9 6 (nil) [0 uses])
(note 75 74 76 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 76 75 77 9 (var_location:SI regval (reg/v:SI 138 [ regval ])) -1
     (nil))
(debug_insn 77 76 78 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":192:5 -1
     (nil))
(insn 78 77 79 9 (set (mem/v:SI (reg/v/f:SI 145 [ regaddr ]) [1 *regaddr_41+0 S4 A64])
        (reg/v:SI 138 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":192:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 145 [ regaddr ])
        (expr_list:REG_DEAD (reg/v:SI 138 [ regval ])
            (nil))))
(debug_insn 79 78 80 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":195:5 -1
     (nil))
(insn 80 79 81 9 (set (reg:SI 168)
        (const_int 1073808396 [0x4001040c])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":195:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 80 82 9 (set (reg/v/f:SI 147 [ regaddr ])
        (plus:SI (reg:SI 116 [ _4 ])
            (reg:SI 168))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":195:13 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (plus:SI (reg:SI 116 [ _4 ])
            (const_int 1073808396 [0x4001040c]))
        (nil)))
(debug_insn 82 81 83 9 (var_location:SI regaddr (reg/v/f:SI 147 [ regaddr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":195:13 -1
     (nil))
(debug_insn 83 82 84 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":196:5 -1
     (nil))
(insn 84 83 85 9 (set (reg/v:SI 148 [ regval ])
        (mem/v:SI (plus:SI (reg:SI 116 [ _4 ])
                (reg:SI 168)) [1 *regaddr_46+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":196:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(debug_insn 85 84 86 9 (var_location:SI regval (reg/v:SI 148 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":196:12 -1
     (nil))
(debug_insn 86 85 87 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":199:5 -1
     (nil))
(insn 87 86 88 9 (set (reg:SI 170 [ pExtiConfig_35(D)->Trigger ])
        (mem:SI (plus:SI (reg/v/f:SI 160 [ pExtiConfig ])
                (const_int 8 [0x8])) [1 pExtiConfig_35(D)->Trigger+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":199:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 88 87 89 9 (set (reg:SI 169)
        (and:SI (reg:SI 170 [ pExtiConfig_35(D)->Trigger ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":199:31 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 170 [ pExtiConfig_35(D)->Trigger ])
        (nil)))
(insn 89 88 90 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 169)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":199:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 169)
        (nil)))
(jump_insn 90 89 91 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 97)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":199:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 97)
(note 91 90 92 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 92 91 93 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":201:7 -1
     (nil))
(insn 93 92 94 10 (set (reg/v:SI 139 [ regval ])
        (ior:SI (reg/v:SI 144 [ maskline ])
            (reg/v:SI 148 [ regval ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":201:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 148 [ regval ])
        (nil)))
(debug_insn 94 93 97 10 (var_location:SI regval (reg/v:SI 139 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":201:14 -1
     (nil))
      ; pc falls through to BB 12
(code_label 97 94 98 11 7 (nil) [1 uses])
(note 98 97 99 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 99 98 100 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":205:7 -1
     (nil))
(insn 100 99 101 11 (set (reg:SI 171)
        (not:SI (reg/v:SI 144 [ maskline ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":205:17 169 {*arm_one_cmplsi2}
     (nil))
(insn 101 100 102 11 (set (reg/v:SI 139 [ regval ])
        (and:SI (reg:SI 171)
            (reg/v:SI 148 [ regval ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":205:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 171)
        (expr_list:REG_DEAD (reg/v:SI 148 [ regval ])
            (nil))))
(debug_insn 102 101 103 11 (var_location:SI regval (reg/v:SI 139 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":205:14 -1
     (nil))
(code_label 103 102 104 12 8 (nil) [0 uses])
(note 104 103 105 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 105 104 106 12 (var_location:SI regval (reg/v:SI 139 [ regval ])) -1
     (nil))
(debug_insn 106 105 107 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":209:5 -1
     (nil))
(insn 107 106 108 12 (set (mem/v:SI (reg/v/f:SI 147 [ regaddr ]) [1 *regaddr_46+0 S4 A32])
        (reg/v:SI 139 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":209:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 147 [ regaddr ])
        (expr_list:REG_DEAD (reg/v:SI 139 [ regval ])
            (nil))))
(debug_insn 108 107 109 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":212:5 -1
     (nil))
(insn 109 108 110 12 (set (reg:SI 173 [ pExtiConfig_35(D)->Line ])
        (mem:SI (reg/v/f:SI 160 [ pExtiConfig ]) [1 pExtiConfig_35(D)->Line+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":212:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 110 109 111 12 (set (reg:SI 172)
        (and:SI (reg:SI 173 [ pExtiConfig_35(D)->Line ])
            (const_int 100663296 [0x6000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":212:28 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 173 [ pExtiConfig_35(D)->Line ])
        (nil)))
(insn 111 110 112 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 172)
            (const_int 100663296 [0x6000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":212:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 172)
        (nil)))
(jump_insn 112 111 113 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 138)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":212:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 138)
(note 113 112 114 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 114 113 115 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":214:7 -1
     (nil))
(debug_insn 115 114 116 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":215:7 -1
     (nil))
(debug_insn 116 115 117 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":217:7 -1
     (nil))
(insn 117 116 118 13 (set (reg:SI 174)
        (lshiftrt:SI (reg/v:SI 143 [ linepos ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":217:39 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 143 [ linepos ])
        (nil)))
(insn 118 117 119 13 (set (reg:SI 175)
        (ashift:SI (reg:SI 174)
            (const_int 2 [0x2]))) 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 174)
        (nil)))
(insn 119 118 120 13 (set (reg:SI 176)
        (plus:SI (reg:SI 175)
            (const_int 1073741824 [0x40000000]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 175)
        (nil)))
(insn 120 119 121 13 (set (reg/f:SI 156 [ _72 ])
        (plus:SI (reg:SI 176)
            (const_int 65536 [0x10000]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 176)
        (nil)))
(insn 121 120 122 13 (set (reg/v:SI 149 [ regval ])
        (mem/v:SI (plus:SI (reg/f:SI 156 [ _72 ])
                (const_int 8 [0x8])) [5 MEM <volatile uint32_t> [(struct SYSCFG_TypeDef *)_72 + 8B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":217:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 122 121 123 13 (var_location:SI regval (reg/v:SI 149 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":217:14 -1
     (nil))
(debug_insn 123 122 124 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":218:7 -1
     (nil))
(insn 124 123 125 13 (set (reg:SI 177)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":218:80 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 125 124 126 13 (set (reg:SI 127 [ _15 ])
        (ashift:SI (reg:SI 177)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":218:69 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 177)
        (nil)))
(insn 126 125 127 13 (set (reg:SI 179)
        (const_int 7 [0x7])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":218:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 127 126 128 13 (set (reg:SI 178)
        (ashift:SI (reg:SI 179)
            (reg:SI 127 [ _15 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":218:40 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 179)
        (expr_list:REG_EQUAL (ashift:SI (const_int 7 [0x7])
                (reg:SI 127 [ _15 ]))
            (nil))))
(insn 128 127 129 13 (set (reg:SI 180)
        (not:SI (reg:SI 178))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":218:17 169 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 178)
        (nil)))
(insn 129 128 130 13 (set (reg/v:SI 150 [ regval ])
        (and:SI (reg:SI 180)
            (reg/v:SI 149 [ regval ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":218:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 180)
        (expr_list:REG_DEAD (reg/v:SI 149 [ regval ])
            (nil))))
(debug_insn 130 129 131 13 (var_location:SI regval (reg/v:SI 150 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":218:14 -1
     (nil))
(debug_insn 131 130 132 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":219:7 -1
     (nil))
(insn 132 131 133 13 (set (reg:SI 182 [ pExtiConfig_35(D)->GPIOSel ])
        (mem:SI (plus:SI (reg/v/f:SI 160 [ pExtiConfig ])
                (const_int 12 [0xc])) [1 pExtiConfig_35(D)->GPIOSel+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":219:39 728 {*thumb2_movsi_vfp}
     (nil))
(insn 133 132 134 13 (set (reg:SI 181)
        (ashift:SI (reg:SI 182 [ pExtiConfig_35(D)->GPIOSel ])
            (reg:SI 127 [ _15 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":219:39 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 182 [ pExtiConfig_35(D)->GPIOSel ])
        (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
            (nil))))
(insn 134 133 135 13 (set (reg/v:SI 151 [ regval ])
        (ior:SI (reg:SI 181)
            (reg/v:SI 150 [ regval ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":219:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 181)
        (expr_list:REG_DEAD (reg/v:SI 150 [ regval ])
            (nil))))
(debug_insn 135 134 136 13 (var_location:SI regval (reg/v:SI 151 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":219:14 -1
     (nil))
(debug_insn 136 135 137 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":220:7 -1
     (nil))
(insn 137 136 138 13 (set (mem/v:SI (plus:SI (reg/f:SI 156 [ _72 ])
                (const_int 8 [0x8])) [5 MEM <volatile uint32_t> [(struct SYSCFG_TypeDef *)_72 + 8B]+0 S4 A32])
        (reg/v:SI 151 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":220:37 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 156 [ _72 ])
        (expr_list:REG_DEAD (reg/v:SI 151 [ regval ])
            (nil))))
(code_label 138 137 139 14 4 (nil) [1 uses])
(note 139 138 140 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 140 139 141 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":225:3 -1
     (nil))
(insn 141 140 142 14 (set (reg:SI 183)
        (plus:SI (reg:SI 116 [ _4 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":225:11 7 {*arm_addsi3}
     (nil))
(insn 142 141 143 14 (set (reg/v/f:SI 152 [ regaddr ])
        (plus:SI (reg:SI 183)
            (const_int 66560 [0x10400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":225:11 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 183)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 116 [ _4 ])
                (const_int 1073808384 [0x40010400]))
            (nil))))
(debug_insn 143 142 144 14 (var_location:SI regaddr (reg/v/f:SI 152 [ regaddr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":225:11 -1
     (nil))
(debug_insn 144 143 145 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":226:3 -1
     (nil))
(insn 145 144 146 14 (set (reg/v:SI 153 [ regval ])
        (mem/v:SI (reg/v/f:SI 152 [ regaddr ]) [1 *regaddr_55+0 S4 A256])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":226:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 146 145 147 14 (var_location:SI regval (reg/v:SI 153 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":226:10 -1
     (nil))
(debug_insn 147 146 148 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":229:3 -1
     (nil))
(insn 148 147 149 14 (set (reg:SI 185 [ pExtiConfig_35(D)->Mode ])
        (mem:SI (plus:SI (reg/v/f:SI 160 [ pExtiConfig ])
                (const_int 4 [0x4])) [1 pExtiConfig_35(D)->Mode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":229:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 149 148 150 14 (set (reg:SI 184)
        (and:SI (reg:SI 185 [ pExtiConfig_35(D)->Mode ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":229:26 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 185 [ pExtiConfig_35(D)->Mode ])
        (nil)))
(insn 150 149 151 14 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 184)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":229:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 184)
        (nil)))
(jump_insn 151 150 152 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 158)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":229:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 158)
(note 152 151 153 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 153 152 154 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":231:5 -1
     (nil))
(insn 154 153 155 15 (set (reg/v:SI 140 [ regval ])
        (ior:SI (reg/v:SI 144 [ maskline ])
            (reg/v:SI 153 [ regval ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":231:12 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 153 [ regval ])
        (nil)))
(debug_insn 155 154 158 15 (var_location:SI regval (reg/v:SI 140 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":231:12 -1
     (nil))
      ; pc falls through to BB 17
(code_label 158 155 159 16 9 (nil) [1 uses])
(note 159 158 160 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 160 159 161 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":235:5 -1
     (nil))
(insn 161 160 162 16 (set (reg:SI 186)
        (not:SI (reg/v:SI 144 [ maskline ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":235:15 169 {*arm_one_cmplsi2}
     (nil))
(insn 162 161 163 16 (set (reg/v:SI 140 [ regval ])
        (and:SI (reg:SI 186)
            (reg/v:SI 153 [ regval ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":235:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 186)
        (expr_list:REG_DEAD (reg/v:SI 153 [ regval ])
            (nil))))
(debug_insn 163 162 164 16 (var_location:SI regval (reg/v:SI 140 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":235:12 -1
     (nil))
(code_label 164 163 165 17 10 (nil) [0 uses])
(note 165 164 166 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 166 165 167 17 (var_location:SI regval (reg/v:SI 140 [ regval ])) -1
     (nil))
(debug_insn 167 166 168 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":239:3 -1
     (nil))
(insn 168 167 169 17 (set (mem/v:SI (reg/v/f:SI 152 [ regaddr ]) [1 *regaddr_55+0 S4 A256])
        (reg/v:SI 140 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":239:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 152 [ regaddr ])
        (expr_list:REG_DEAD (reg/v:SI 140 [ regval ])
            (nil))))
(debug_insn 169 168 170 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":242:3 -1
     (nil))
(insn 170 169 171 17 (set (reg:SI 187)
        (const_int 1073808388 [0x40010404])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":242:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 171 170 172 17 (set (reg/v/f:SI 154 [ regaddr ])
        (plus:SI (reg:SI 116 [ _4 ])
            (reg:SI 187))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":242:11 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (plus:SI (reg:SI 116 [ _4 ])
            (const_int 1073808388 [0x40010404]))
        (nil)))
(debug_insn 172 171 173 17 (var_location:SI regaddr (reg/v/f:SI 154 [ regaddr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":242:11 -1
     (nil))
(debug_insn 173 172 174 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":243:3 -1
     (nil))
(insn 174 173 175 17 (set (reg/v:SI 155 [ regval ])
        (mem/v:SI (plus:SI (reg:SI 116 [ _4 ])
                (reg:SI 187)) [1 *regaddr_60+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":243:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 187)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (nil))))
(debug_insn 175 174 176 17 (var_location:SI regval (reg/v:SI 155 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":243:10 -1
     (nil))
(debug_insn 176 175 177 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":246:3 -1
     (nil))
(insn 177 176 178 17 (set (reg:SI 189 [ pExtiConfig_35(D)->Mode ])
        (mem:SI (plus:SI (reg/v/f:SI 160 [ pExtiConfig ])
                (const_int 4 [0x4])) [1 pExtiConfig_35(D)->Mode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":246:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 160 [ pExtiConfig ])
        (nil)))
(insn 178 177 179 17 (set (reg:SI 188)
        (and:SI (reg:SI 189 [ pExtiConfig_35(D)->Mode ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":246:26 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 189 [ pExtiConfig_35(D)->Mode ])
        (nil)))
(insn 179 178 180 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 188)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":246:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 188)
        (nil)))
(jump_insn 180 179 181 17 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 187)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":246:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 187)
(note 181 180 182 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 182 181 183 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":248:5 -1
     (nil))
(insn 183 182 184 18 (set (reg/v:SI 141 [ regval ])
        (ior:SI (reg/v:SI 144 [ maskline ])
            (reg/v:SI 155 [ regval ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":248:12 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 155 [ regval ])
        (expr_list:REG_DEAD (reg/v:SI 144 [ maskline ])
            (nil))))
(debug_insn 184 183 187 18 (var_location:SI regval (reg/v:SI 141 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":248:12 -1
     (nil))
      ; pc falls through to BB 20
(code_label 187 184 188 19 11 (nil) [1 uses])
(note 188 187 189 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 189 188 190 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":252:5 -1
     (nil))
(insn 190 189 191 19 (set (reg:SI 190)
        (not:SI (reg/v:SI 144 [ maskline ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":252:15 169 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg/v:SI 144 [ maskline ])
        (nil)))
(insn 191 190 192 19 (set (reg/v:SI 141 [ regval ])
        (and:SI (reg:SI 190)
            (reg/v:SI 155 [ regval ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":252:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 190)
        (expr_list:REG_DEAD (reg/v:SI 155 [ regval ])
            (nil))))
(debug_insn 192 191 193 19 (var_location:SI regval (reg/v:SI 141 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":252:12 -1
     (nil))
(code_label 193 192 194 20 12 (nil) [0 uses])
(note 194 193 195 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 195 194 196 20 (var_location:SI regval (reg/v:SI 141 [ regval ])) -1
     (nil))
(debug_insn 196 195 197 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":256:3 -1
     (nil))
(insn 197 196 198 20 (set (mem/v:SI (reg/v/f:SI 154 [ regaddr ]) [1 *regaddr_60+0 S4 A32])
        (reg/v:SI 141 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":256:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 154 [ regaddr ])
        (expr_list:REG_DEAD (reg/v:SI 141 [ regval ])
            (nil))))
(debug_insn 198 197 6 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":258:3 -1
     (nil))
(insn 6 198 211 20 (set (reg:SI 158 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":258:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 23
(code_label 211 6 210 21 13 (nil) [1 uses])
(note 210 211 5 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 5 210 215 21 (set (reg:SI 158 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":155:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 23
(code_label 215 5 214 22 14 (nil) [1 uses])
(note 214 215 7 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 7 214 199 22 (set (reg:SI 158 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":155:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 199 7 200 23 2 (nil) [0 uses])
(note 200 199 205 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 205 200 206 23 (set (reg/i:SI 0 r0)
        (reg:SI 158 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":259:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 158 [ <retval> ])
        (nil)))
(insn 206 205 0 23 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":259:1 -1
     (nil))

;; Function HAL_EXTI_GetConfigLine (HAL_EXTI_GetConfigLine, funcdef_no=330, decl_uid=8762, cgraph_uid=334, symbol_order=333)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 18 n_edges 24 count 18 (    1)


HAL_EXTI_GetConfigLine

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,17u} r13={1d,17u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={8d,8u} r102={1d,17u} r103={1d,16u} r113={1d,7u} r115={1d,7u,1e} r123={1d,1u} r128={1d,3u,1e} r129={1d,5u} r130={1d,2u} r131={1d,2u} r135={1d,2u} r137={1d,2u} r139={1d,2u} r140={1d,2u} r141={2d,1u} r142={4d,1u} r143={1d,2u} r144={1d,9u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r151={1d,2u} r152={1d,2u} r153={1d,1u} r154={1d,1u} r155={1d,2u} r157={1d,1u} r158={1d,2u} r159={1d,1u} r160={1d,1u} r161={1d,2u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} 
;;    total ref usage 231{75d,154u,2e} in 114{114 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,31] 102[32,32] 103[33,33] 113[34,34] 115[35,35] 123[36,36] 128[37,37] 129[38,38] 130[39,39] 131[40,40] 135[41,41] 137[42,42] 139[43,43] 140[44,44] 141[45,46] 142[47,50] 143[51,51] 144[52,52] 145[53,53] 146[54,54] 147[55,55] 148[56,56] 149[57,57] 151[58,58] 152[59,59] 153[60,60] 154[61,61] 155[62,62] 157[63,63] 158[64,64] 159[65,65] 160[66,66] 161[67,67] 162[68,68] 163[69,69] 164[70,70] 165[71,71] 166[72,72] 167[73,73] 168[74,74] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d32(102){ }d33(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[32],103[33]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[32],103[33]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[1],1[2],7[5],13[6],102[32],103[33]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 15 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d32(bb 0 insn -1) }u3(103){ d33(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 143 144
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 143 144
;; live  kill	
;; rd  in  	(6) 0[1],1[2],7[5],13[6],102[32],103[33]
;; rd  gen 	(3) 100[31],143[51],144[52]
;; rd  kill	(10) 100[24,25,26,27,28,29,30,31],143[51],144[52]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 144
;; rd  out 	(6) 7[5],13[6],102[32],103[33],143[51],144[52]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 2 )->[3]->( 16 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ d5(bb 0 insn -1) }u9(13){ d6(bb 0 insn -1) }u10(102){ d32(bb 0 insn -1) }u11(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 144
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 144
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[32],103[33],143[51],144[52]
;; rd  gen 	(1) 100[30]
;; rd  kill	(8) 100[24,25,26,27,28,29,30,31]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 144
;; rd  out 	(6) 7[5],13[6],102[32],103[33],143[51],144[52]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(7){ d5(bb 0 insn -1) }u15(13){ d6(bb 0 insn -1) }u16(102){ d32(bb 0 insn -1) }u17(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 144
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 144
;; lr  def 	 100 [cc] 113 115 128 129 130 131 135 145 146 147 148 149 151 152 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 144
;; live  gen 	 100 [cc] 113 115 128 129 130 131 135 145 146 147 148 149 151 152 153
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[32],103[33],143[51],144[52]
;; rd  gen 	(16) 100[28],113[34],115[35],128[37],129[38],130[39],131[40],135[41],145[53],146[54],147[55],148[56],149[57],151[58],152[59],153[60]
;; rd  kill	(23) 100[24,25,26,27,28,29,30,31],113[34],115[35],128[37],129[38],130[39],131[40],135[41],145[53],146[54],147[55],148[56],149[57],151[58],152[59],153[60]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144 151
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144 151
;; rd  out 	(10) 7[5],13[6],102[32],103[33],113[34],115[35],128[37],129[38],144[52],151[58]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u52(7){ d5(bb 0 insn -1) }u53(13){ d6(bb 0 insn -1) }u54(102){ d32(bb 0 insn -1) }u55(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144 151
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 151
;; lr  def 	 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144 151
;; live  gen 	 154
;; live  kill	
;; rd  in  	(10) 7[5],13[6],102[32],103[33],113[34],115[35],128[37],129[38],144[52],151[58]
;; rd  gen 	(1) 154[61]
;; rd  kill	(1) 154[61]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144
;; rd  out 	(9) 7[5],13[6],102[32],103[33],113[34],115[35],128[37],129[38],144[52]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 5 4 )->[6]->( 8 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u59(7){ d5(bb 0 insn -1) }u60(13){ d6(bb 0 insn -1) }u61(102){ d32(bb 0 insn -1) }u62(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 144
;; lr  def 	 100 [cc] 155 157
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144
;; live  gen 	 100 [cc] 155 157
;; live  kill	
;; rd  in  	(10) 7[5],13[6],102[32],103[33],113[34],115[35],128[37],129[38],144[52],151[58]
;; rd  gen 	(3) 100[27],155[62],157[63]
;; rd  kill	(10) 100[24,25,26,27,28,29,30,31],155[62],157[63]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144
;; rd  out 	(9) 7[5],13[6],102[32],103[33],113[34],115[35],128[37],129[38],144[52]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 6 13 )->[7]->( 17 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u70(7){ d5(bb 0 insn -1) }u71(13){ d6(bb 0 insn -1) }u72(102){ d32(bb 0 insn -1) }u73(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 142
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[32],103[33],113[34],115[35],128[37],129[38],144[52]
;; rd  gen 	(1) 142[50]
;; rd  kill	(4) 142[47,48,49,50]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; rd  out 	(5) 7[5],13[6],102[32],103[33],142[50]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 6 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u74(7){ d5(bb 0 insn -1) }u75(13){ d6(bb 0 insn -1) }u76(102){ d32(bb 0 insn -1) }u77(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 129
;; lr  def 	 100 [cc] 137 158 159
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144
;; live  gen 	 100 [cc] 137 158 159
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[32],103[33],113[34],115[35],128[37],129[38],144[52]
;; rd  gen 	(4) 100[26],137[42],158[64],159[65]
;; rd  kill	(11) 100[24,25,26,27,28,29,30,31],137[42],158[64],159[65]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144
;; rd  out 	(9) 7[5],13[6],102[32],103[33],113[34],115[35],128[37],129[38],144[52]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 8 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u87(7){ d5(bb 0 insn -1) }u88(13){ d6(bb 0 insn -1) }u89(102){ d32(bb 0 insn -1) }u90(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 141 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144
;; live  gen 	 141 160
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[32],103[33],113[34],115[35],128[37],129[38],144[52]
;; rd  gen 	(2) 141[46],160[66]
;; rd  kill	(3) 141[45,46],160[66]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 141 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 141 144
;; rd  out 	(10) 7[5],13[6],102[32],103[33],113[34],115[35],128[37],129[38],141[46],144[52]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 8 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u93(7){ d5(bb 0 insn -1) }u94(13){ d6(bb 0 insn -1) }u95(102){ d32(bb 0 insn -1) }u96(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144
;; live  gen 	 141
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[32],103[33],113[34],115[35],128[37],129[38],144[52]
;; rd  gen 	(1) 141[45]
;; rd  kill	(2) 141[45,46]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 141 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 141 144
;; rd  out 	(10) 7[5],13[6],102[32],103[33],113[34],115[35],128[37],129[38],141[45],144[52]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 10 9 )->[11]->( 12 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u97(7){ d5(bb 0 insn -1) }u98(13){ d6(bb 0 insn -1) }u99(102){ d32(bb 0 insn -1) }u100(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 141 144
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 129
;; lr  def 	 100 [cc] 139 161 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 141 144
;; live  gen 	 100 [cc] 139 161 162
;; live  kill	
;; rd  in  	(11) 7[5],13[6],102[32],103[33],113[34],115[35],128[37],129[38],141[45,46],144[52]
;; rd  gen 	(4) 100[25],139[43],161[67],162[68]
;; rd  kill	(11) 100[24,25,26,27,28,29,30,31],139[43],161[67],162[68]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 128 141 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 128 141 144
;; rd  out 	(9) 7[5],13[6],102[32],103[33],113[34],128[37],141[45,46],144[52]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 11 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u110(7){ d5(bb 0 insn -1) }u111(13){ d6(bb 0 insn -1) }u112(102){ d32(bb 0 insn -1) }u113(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 128 141 144
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 144
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 128 141 144
;; live  gen 	
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[32],103[33],113[34],128[37],141[45,46],144[52]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 128 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 128 144
;; rd  out 	(7) 7[5],13[6],102[32],103[33],113[34],128[37],144[52]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 12 11 )->[13]->( 14 7 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u116(7){ d5(bb 0 insn -1) }u117(13){ d6(bb 0 insn -1) }u118(102){ d32(bb 0 insn -1) }u119(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 128 144
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 163
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 128 144
;; live  gen 	 100 [cc] 163
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[32],103[33],113[34],128[37],141[45,46],144[52]
;; rd  gen 	(2) 100[24],163[69]
;; rd  kill	(9) 100[24,25,26,27,28,29,30,31],163[69]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 128 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 128 144
;; rd  out 	(7) 7[5],13[6],102[32],103[33],113[34],128[37],144[52]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 13 )->[14]->( 17 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u123(7){ d5(bb 0 insn -1) }u124(13){ d6(bb 0 insn -1) }u125(102){ d32(bb 0 insn -1) }u126(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 128 144
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 128 144
;; lr  def 	 123 140 142 164 165 166 167 168
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 128 144
;; live  gen 	 123 140 142 164 165 166 167 168
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[32],103[33],113[34],128[37],144[52]
;; rd  gen 	(8) 123[36],140[44],142[49],164[70],165[71],166[72],167[73],168[74]
;; rd  kill	(11) 123[36],140[44],142[47,48,49,50],164[70],165[71],166[72],167[73],168[74]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; rd  out 	(5) 7[5],13[6],102[32],103[33],142[49]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 2 )->[15]->( 17 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u138(7){ d5(bb 0 insn -1) }u139(13){ d6(bb 0 insn -1) }u140(102){ d32(bb 0 insn -1) }u141(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 142
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[32],103[33],143[51],144[52]
;; rd  gen 	(1) 142[48]
;; rd  kill	(4) 142[47,48,49,50]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; rd  out 	(5) 7[5],13[6],102[32],103[33],142[48]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 3 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u142(7){ d5(bb 0 insn -1) }u143(13){ d6(bb 0 insn -1) }u144(102){ d32(bb 0 insn -1) }u145(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 142
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[32],103[33],143[51],144[52]
;; rd  gen 	(1) 142[47]
;; rd  kill	(4) 142[47,48,49,50]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; rd  out 	(5) 7[5],13[6],102[32],103[33],142[47]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 7 16 14 15 )->[17]->( 1 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u146(7){ d5(bb 0 insn -1) }u147(13){ d6(bb 0 insn -1) }u148(102){ d32(bb 0 insn -1) }u149(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[32],103[33],142[47,48,49,50]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[32],103[33]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 17 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u152(0){ d0(bb 17 insn 143) }u153(7){ d5(bb 0 insn -1) }u154(13){ d6(bb 0 insn -1) }u155(102){ d32(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[32],103[33]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 17 insn 143) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 20 to worklist
  Adding insn 23 to worklist
  Adding insn 64 to worklist
  Adding insn 59 to worklist
  Adding insn 53 to worklist
  Adding insn 46 to worklist
  Adding insn 28 to worklist
  Adding insn 68 to worklist
  Adding insn 80 to worklist
  Adding insn 76 to worklist
  Adding insn 73 to worklist
  Adding insn 96 to worklist
  Adding insn 91 to worklist
  Adding insn 100 to worklist
  Adding insn 113 to worklist
  Adding insn 108 to worklist
  Adding insn 116 to worklist
  Adding insn 123 to worklist
  Adding insn 136 to worklist
  Adding insn 130 to worklist
  Adding insn 144 to worklist
Finished finding needed instructions:
  Adding insn 143 to worklist
Processing use of (reg 142 [ <retval> ]) in insn 143:
  Adding insn 7 to worklist
  Adding insn 8 to worklist
  Adding insn 9 to worklist
  Adding insn 10 to worklist
Processing use of (reg 0 r0) in insn 144:
Processing use of (reg 164) in insn 130:
  Adding insn 128 to worklist
Processing use of (reg 165) in insn 130:
  Adding insn 129 to worklist
Processing use of (reg 123 [ _14 ]) in insn 129:
  Adding insn 127 to worklist
Processing use of (reg 128 [ linepos ]) in insn 127:
  Adding insn 32 to worklist
Processing use of (reg 113 [ _1 ]) in insn 32:
  Adding insn 27 to worklist
Processing use of (reg 143 [ hexti ]) in insn 27:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 144 [ pExtiConfig ]) in insn 136:
  Adding insn 3 to worklist
Processing use of (reg 168) in insn 136:
  Adding insn 135 to worklist
Processing use of (reg 140 [ regval ]) in insn 135:
Processing use of (reg 167) in insn 135:
  Adding insn 134 to worklist
Processing use of (reg 166) in insn 134:
  Adding insn 133 to worklist
Processing use of (reg 113 [ _1 ]) in insn 133:
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 100 cc) in insn 123:
  Adding insn 122 to worklist
Processing use of (reg 163) in insn 122:
  Adding insn 121 to worklist
Processing use of (reg 113 [ _1 ]) in insn 121:
Processing use of (reg 141 [ prephitmp_50 ]) in insn 116:
  Adding insn 5 to worklist
  Adding insn 6 to worklist
Processing use of (reg 144 [ pExtiConfig ]) in insn 116:
Processing use of (reg 115 [ _3 ]) in insn 108:
  Adding insn 41 to worklist
Processing use of (reg 161) in insn 108:
  Adding insn 104 to worklist
Processing use of (reg 147 [ offset ]) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 146) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 113 [ _1 ]) in insn 39:
Processing use of (reg 100 cc) in insn 113:
  Adding insn 112 to worklist
Processing use of (reg 162) in insn 112:
  Adding insn 111 to worklist
Processing use of (reg 129 [ maskline ]) in insn 111:
  Adding insn 36 to worklist
Processing use of (reg 139 [ regval ]) in insn 111:
Processing use of (reg 128 [ linepos ]) in insn 36:
Processing use of (reg 145) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 144 [ pExtiConfig ]) in insn 100:
Processing use of (reg 160) in insn 100:
  Adding insn 99 to worklist
Processing use of (reg 115 [ _3 ]) in insn 91:
Processing use of (reg 158) in insn 91:
  Adding insn 87 to worklist
Processing use of (reg 100 cc) in insn 96:
  Adding insn 95 to worklist
Processing use of (reg 159) in insn 95:
  Adding insn 94 to worklist
Processing use of (reg 129 [ maskline ]) in insn 94:
Processing use of (reg 137 [ regval ]) in insn 94:
Processing use of (reg 144 [ pExtiConfig ]) in insn 73:
Processing use of (reg 155) in insn 73:
  Adding insn 72 to worklist
Processing use of (reg 144 [ pExtiConfig ]) in insn 76:
Processing use of (reg 155) in insn 76:
Processing use of (reg 100 cc) in insn 80:
  Adding insn 79 to worklist
Processing use of (reg 157) in insn 79:
  Adding insn 78 to worklist
Processing use of (reg 113 [ _1 ]) in insn 78:
Processing use of (reg 144 [ pExtiConfig ]) in insn 68:
Processing use of (reg 154) in insn 68:
  Adding insn 67 to worklist
Processing use of (reg 151) in insn 67:
  Adding insn 51 to worklist
Processing use of (reg 100 cc) in insn 51:
  Adding insn 50 to worklist
Processing use of (reg 149) in insn 50:
  Adding insn 49 to worklist
Processing use of (reg 129 [ maskline ]) in insn 49:
Processing use of (reg 131 [ regval ]) in insn 49:
Processing use of (reg 113 [ _1 ]) in insn 28:
Processing use of (reg 144 [ pExtiConfig ]) in insn 28:
Processing use of (reg 130 [ regaddr ]) in insn 46:
  Adding insn 43 to worklist
Processing use of (reg 148) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 115 [ _3 ]) in insn 42:
Processing use of (reg 144 [ pExtiConfig ]) in insn 53:
Processing use of (reg 151) in insn 53:
Processing use of (reg 115 [ _3 ]) in insn 59:
Processing use of (reg 152) in insn 59:
  Adding insn 55 to worklist
Processing use of (reg 100 cc) in insn 64:
  Adding insn 63 to worklist
Processing use of (reg 153) in insn 63:
  Adding insn 62 to worklist
Processing use of (reg 129 [ maskline ]) in insn 62:
Processing use of (reg 135 [ regval ]) in insn 62:
Processing use of (reg 100 cc) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 144 [ pExtiConfig ]) in insn 22:
Processing use of (reg 100 cc) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 143 [ hexti ]) in insn 19:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_EXTI_GetConfigLine

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,17u} r13={1d,17u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={8d,8u} r102={1d,17u} r103={1d,16u} r113={1d,7u} r115={1d,7u,1e} r123={1d,1u} r128={1d,3u,1e} r129={1d,5u} r130={1d,2u} r131={1d,2u} r135={1d,2u} r137={1d,2u} r139={1d,2u} r140={1d,2u} r141={2d,1u} r142={4d,1u} r143={1d,2u} r144={1d,9u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r151={1d,2u} r152={1d,2u} r153={1d,1u} r154={1d,1u} r155={1d,2u} r157={1d,1u} r158={1d,2u} r159={1d,1u} r160={1d,1u} r161={1d,2u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} 
;;    total ref usage 231{75d,154u,2e} in 114{114 regular + 0 call} insns.
(note 11 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 11 3 2 (set (reg/v/f:SI 143 [ hexti ])
        (reg:SI 0 r0 [ hexti ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":269:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hexti ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 144 [ pExtiConfig ])
        (reg:SI 1 r1 [ pExtiConfig ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":269:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pExtiConfig ])
        (nil)))
(note 4 3 13 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 13 4 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":270:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":271:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":272:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":273:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":274:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":277:3 -1
     (nil))
(insn 19 18 20 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 143 [ hexti ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":277:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 20 19 21 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 149)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":277:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 194239900 (nil)))
 -> 149)
(note 21 20 22 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 22 21 23 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 144 [ pExtiConfig ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":277:23 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 23 22 24 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 153)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":277:23 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 194239900 (nil)))
 -> 153)
(note 24 23 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 25 24 26 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":283:3 -1
     (nil))
(debug_insn 26 25 27 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":286:3 -1
     (nil))
(insn 27 26 28 4 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg/v/f:SI 143 [ hexti ]) [1 hexti_24(D)->Line+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":286:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 143 [ hexti ])
        (nil)))
(insn 28 27 29 4 (set (mem:SI (reg/v/f:SI 144 [ pExtiConfig ]) [1 pExtiConfig_25(D)->Line+0 S4 A32])
        (reg:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":286:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 29 28 30 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":289:3 -1
     (nil))
(debug_insn 30 29 31 4 (var_location:SI offset (and:SI (lshiftrt:SI (reg:SI 113 [ _1 ])
            (const_int 16 [0x10]))
        (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":289:10 -1
     (nil))
(debug_insn 31 30 32 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":291:3 -1
     (nil))
(insn 32 31 33 4 (set (reg/v:SI 128 [ linepos ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":291:11 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 33 32 34 4 (var_location:SI linepos (reg/v:SI 128 [ linepos ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":291:11 -1
     (nil))
(debug_insn 34 33 35 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":293:3 -1
     (nil))
(insn 35 34 36 4 (set (reg:SI 145)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":293:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 35 37 4 (set (reg/v:SI 129 [ maskline ])
        (ashift:SI (reg:SI 145)
            (reg/v:SI 128 [ linepos ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":293:12 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg/v:SI 128 [ linepos ]))
            (nil))))
(debug_insn 37 36 38 4 (var_location:SI maskline (reg/v:SI 129 [ maskline ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":293:12 -1
     (nil))
(debug_insn 38 37 39 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":296:3 -1
     (nil))
(insn 39 38 40 4 (set (reg:SI 146)
        (lshiftrt:SI (reg:SI 113 [ _1 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":289:49 147 {*arm_shiftsi3}
     (nil))
(insn 40 39 41 4 (set (reg:SI 147 [ offset ])
        (and:SI (reg:SI 146)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":289:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 146)
        (nil)))
(insn 41 40 42 4 (set (reg:SI 115 [ _3 ])
        (ashift:SI (reg:SI 147 [ offset ])
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":296:26 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 147 [ offset ])
        (nil)))
(insn 42 41 43 4 (set (reg:SI 148)
        (plus:SI (reg:SI 115 [ _3 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":296:11 7 {*arm_addsi3}
     (nil))
(insn 43 42 44 4 (set (reg/v/f:SI 130 [ regaddr ])
        (plus:SI (reg:SI 148)
            (const_int 66560 [0x10400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":296:11 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 115 [ _3 ])
                (const_int 1073808384 [0x40010400]))
            (nil))))
(debug_insn 44 43 45 4 (var_location:SI regaddr (reg/v/f:SI 130 [ regaddr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":296:11 -1
     (nil))
(debug_insn 45 44 46 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":297:3 -1
     (nil))
(insn 46 45 47 4 (set (reg/v:SI 131 [ regval ])
        (mem/v:SI (reg/v/f:SI 130 [ regaddr ]) [1 *regaddr_31+0 S4 A256])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":297:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 130 [ regaddr ])
        (nil)))
(debug_insn 47 46 48 4 (var_location:SI regval (reg/v:SI 131 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":297:10 -1
     (nil))
(debug_insn 48 47 49 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":300:3 -1
     (nil))
(insn 49 48 50 4 (set (reg:SI 149)
        (and:SI (reg/v:SI 129 [ maskline ])
            (reg/v:SI 131 [ regval ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":300:15 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 131 [ regval ])
        (nil)))
(insn 50 49 51 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 149)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":300:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(insn 51 50 53 4 (set (reg:SI 151)
        (ne:SI (reg:CC 100 cc)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":300:6 981 {*thumb2_mov_scc}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(insn 53 51 54 4 (set (mem:SI (plus:SI (reg/v/f:SI 144 [ pExtiConfig ])
                (const_int 4 [0x4])) [1 pExtiConfig_25(D)->Mode+0 S4 A32])
        (reg:SI 151)) 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 54 53 55 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":310:3 -1
     (nil))
(insn 55 54 160 4 (set (reg:SI 152)
        (const_int 1073808388 [0x40010404])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":310:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 160 55 57 4 (var_location:SI D#3 (plus:SI (reg:SI 115 [ _3 ])
        (reg:SI 152))) -1
     (nil))
(debug_insn 57 160 58 4 (var_location:SI regaddr (debug_expr:SI D#3)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":310:11 -1
     (nil))
(debug_insn 58 57 59 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":311:3 -1
     (nil))
(insn 59 58 60 4 (set (reg/v:SI 135 [ regval ])
        (mem/v:SI (plus:SI (reg:SI 115 [ _3 ])
                (reg:SI 152)) [1 *regaddr_35+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":311:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))
(debug_insn 60 59 61 4 (var_location:SI regval (reg/v:SI 135 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":311:10 -1
     (nil))
(debug_insn 61 60 62 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":314:3 -1
     (nil))
(insn 62 61 63 4 (set (reg:SI 153)
        (and:SI (reg/v:SI 129 [ maskline ])
            (reg/v:SI 135 [ regval ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":314:15 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 135 [ regval ])
        (nil)))
(insn 63 62 64 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 153)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":314:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (nil)))
(jump_insn 64 63 65 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 69)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":314:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 69)
(note 65 64 66 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 66 65 67 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":316:5 -1
     (nil))
(insn 67 66 68 5 (set (reg:SI 154)
        (ior:SI (reg:SI 151)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":316:23 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
(insn 68 67 69 5 (set (mem:SI (plus:SI (reg/v/f:SI 144 [ pExtiConfig ])
                (const_int 4 [0x4])) [1 pExtiConfig_25(D)->Mode+0 S4 A32])
        (reg:SI 154)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":316:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(code_label 69 68 70 6 24 (nil) [1 uses])
(note 70 69 71 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 71 70 72 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":320:3 -1
     (nil))
(insn 72 71 73 6 (set (reg:SI 155)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":320:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 73 72 74 6 (set (mem:SI (plus:SI (reg/v/f:SI 144 [ pExtiConfig ])
                (const_int 8 [0x8])) [1 pExtiConfig_25(D)->Trigger+0 S4 A32])
        (reg:SI 155)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":320:24 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 74 73 76 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":321:3 -1
     (nil))
(insn 76 74 77 6 (set (mem:SI (plus:SI (reg/v/f:SI 144 [ pExtiConfig ])
                (const_int 12 [0xc])) [1 pExtiConfig_25(D)->GPIOSel+0 S4 A32])
        (reg:SI 155)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":321:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 155)
        (nil)))
(debug_insn 77 76 78 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":324:3 -1
     (nil))
(insn 78 77 79 6 (set (reg:SI 157)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 33554432 [0x2000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":324:26 90 {*arm_andsi3_insn}
     (nil))
(insn 79 78 80 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 157)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":324:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(jump_insn 80 79 120 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 84)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":324:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 84)
(code_label 120 80 81 7 28 (nil) [1 uses])
(note 81 120 7 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 7 81 84 7 (set (reg:SI 142 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":355:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 17
(code_label 84 7 85 8 25 (nil) [1 uses])
(note 85 84 86 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 86 85 87 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":326:5 -1
     (nil))
(insn 87 86 159 8 (set (reg:SI 158)
        (const_int 1073808392 [0x40010408])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":326:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 159 87 89 8 (var_location:SI D#2 (plus:SI (reg:SI 115 [ _3 ])
        (reg:SI 158))) -1
     (nil))
(debug_insn 89 159 90 8 (var_location:SI regaddr (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":326:13 -1
     (nil))
(debug_insn 90 89 91 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":327:5 -1
     (nil))
(insn 91 90 92 8 (set (reg/v:SI 137 [ regval ])
        (mem/v:SI (plus:SI (reg:SI 115 [ _3 ])
                (reg:SI 158)) [1 *regaddr_40+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":327:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
(debug_insn 92 91 93 8 (var_location:SI regval (reg/v:SI 137 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":327:12 -1
     (nil))
(debug_insn 93 92 94 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":330:5 -1
     (nil))
(insn 94 93 95 8 (set (reg:SI 159)
        (and:SI (reg/v:SI 129 [ maskline ])
            (reg/v:SI 137 [ regval ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":330:17 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 137 [ regval ])
        (nil)))
(insn 95 94 96 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 159)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":330:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 159)
        (nil)))
(jump_insn 96 95 97 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 157)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":330:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 157)
(note 97 96 98 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 98 97 99 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":332:7 -1
     (nil))
(insn 99 98 100 9 (set (reg:SI 160)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":332:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 100 99 5 9 (set (mem:SI (plus:SI (reg/v/f:SI 144 [ pExtiConfig ])
                (const_int 8 [0x8])) [1 pExtiConfig_25(D)->Trigger+0 S4 A32])
        (reg:SI 160)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":332:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(insn 5 100 157 9 (set (reg:SI 141 [ prephitmp_50 ])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":332:28 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 157 5 156 10 31 (nil) [1 uses])
(note 156 157 6 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 6 156 101 10 (set (reg:SI 141 [ prephitmp_50 ])
        (const_int 2 [0x2])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 101 6 102 11 26 (nil) [0 uses])
(note 102 101 103 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 103 102 104 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":336:5 -1
     (nil))
(insn 104 103 158 11 (set (reg:SI 161)
        (const_int 1073808396 [0x4001040c])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":336:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 158 104 106 11 (var_location:SI D#1 (plus:SI (reg:SI 115 [ _3 ])
        (reg:SI 161))) -1
     (nil))
(debug_insn 106 158 107 11 (var_location:SI regaddr (debug_expr:SI D#1)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":336:13 -1
     (nil))
(debug_insn 107 106 108 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":337:5 -1
     (nil))
(insn 108 107 109 11 (set (reg/v:SI 139 [ regval ])
        (mem/v:SI (plus:SI (reg:SI 115 [ _3 ])
                (reg:SI 161)) [1 *regaddr_43+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":337:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 161)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (nil))))
(debug_insn 109 108 110 11 (var_location:SI regval (reg/v:SI 139 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":337:12 -1
     (nil))
(debug_insn 110 109 111 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":340:5 -1
     (nil))
(insn 111 110 112 11 (set (reg:SI 162)
        (and:SI (reg/v:SI 129 [ maskline ])
            (reg/v:SI 139 [ regval ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":340:17 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 139 [ regval ])
        (expr_list:REG_DEAD (reg/v:SI 129 [ maskline ])
            (nil))))
(insn 112 111 113 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 162)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":340:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 162)
        (nil)))
(jump_insn 113 112 114 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 117)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":340:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 117)
(note 114 113 115 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 115 114 116 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":342:7 -1
     (nil))
(insn 116 115 117 12 (set (mem:SI (plus:SI (reg/v/f:SI 144 [ pExtiConfig ])
                (const_int 8 [0x8])) [1 pExtiConfig_25(D)->Trigger+0 S4 A32])
        (reg:SI 141 [ prephitmp_50 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":342:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 141 [ prephitmp_50 ])
        (nil)))
(code_label 117 116 118 13 27 (nil) [1 uses])
(note 118 117 119 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 119 118 121 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":346:5 -1
     (nil))
(insn 121 119 122 13 (set (reg:SI 163)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 100663296 [0x6000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":346:28 90 {*arm_andsi3_insn}
     (nil))
(insn 122 121 123 13 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 163)
            (const_int 100663296 [0x6000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":346:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 163)
        (nil)))
(jump_insn 123 122 124 13 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 120)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":346:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 120)
(note 124 123 125 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 125 124 126 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":348:7 -1
     (nil))
(debug_insn 126 125 127 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":350:7 -1
     (nil))
(insn 127 126 128 14 (set (reg:SI 123 [ _14 ])
        (lshiftrt:SI (reg/v:SI 128 [ linepos ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":350:39 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 128 [ linepos ])
        (nil)))
(insn 128 127 129 14 (set (reg/f:SI 164)
        (const_int 1073807360 [0x40010000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":350:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 129 128 130 14 (set (reg:SI 165)
        (plus:SI (reg:SI 123 [ _14 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":350:14 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 123 [ _14 ])
        (nil)))
(insn 130 129 131 14 (set (reg/v:SI 140 [ regval ])
        (mem/v:SI (plus:SI (mult:SI (reg:SI 165)
                    (const_int 4 [0x4]))
                (reg/f:SI 164)) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].EXTICR[_14]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":350:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_DEAD (reg/f:SI 164)
            (nil))))
(debug_insn 131 130 132 14 (var_location:SI regval (reg/v:SI 140 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":350:14 -1
     (nil))
(debug_insn 132 131 133 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":351:7 -1
     (nil))
(insn 133 132 134 14 (set (reg:SI 166)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":351:80 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 134 133 135 14 (set (reg:SI 167)
        (ashift:SI (reg:SI 166)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":351:68 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(insn 135 134 136 14 (set (reg:SI 168)
        (lshiftrt:SI (reg/v:SI 140 [ regval ])
            (reg:SI 167))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":351:39 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 167)
        (expr_list:REG_DEAD (reg/v:SI 140 [ regval ])
            (nil))))
(insn 136 135 8 14 (set (mem:SI (plus:SI (reg/v/f:SI 144 [ pExtiConfig ])
                (const_int 12 [0xc])) [1 pExtiConfig_25(D)->GPIOSel+0 S4 A32])
        (reg:SI 168)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":351:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 168)
        (expr_list:REG_DEAD (reg/v/f:SI 144 [ pExtiConfig ])
            (nil))))
(insn 8 136 149 14 (set (reg:SI 142 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":355:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 17
(code_label 149 8 148 15 29 (nil) [1 uses])
(note 148 149 9 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 9 148 153 15 (set (reg:SI 142 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":279:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 17
(code_label 153 9 152 16 30 (nil) [1 uses])
(note 152 153 10 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 10 152 137 16 (set (reg:SI 142 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":279:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 137 10 138 17 23 (nil) [0 uses])
(note 138 137 143 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 143 138 144 17 (set (reg/i:SI 0 r0)
        (reg:SI 142 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":356:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142 [ <retval> ])
        (nil)))
(insn 144 143 0 17 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":356:1 -1
     (nil))

;; Function HAL_EXTI_ClearConfigLine (HAL_EXTI_ClearConfigLine, funcdef_no=331, decl_uid=8764, cgraph_uid=335, symbol_order=334)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 9 (    1)


HAL_EXTI_ClearConfigLine

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,8u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,3u} r102={1d,8u} r103={1d,7u} r113={1d,4u} r115={1d,10u,1e} r116={1d,1u} r117={1d,4u} r118={1d,1u} r121={1d,1u} r122={1d,1u} r131={1d,4u,1e} r133={1d,3u} r134={1d,2u} r136={1d,2u} r138={1d,2u} r140={1d,2u} r141={1d,2u} r142={1d,2u} r143={1d,2u} r145={3d,1u} r146={1d,4u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,3u} r153={1d,1u} r154={1d,1u} r155={1d,3u} r156={1d,3u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u,1e} r164={1d,1u} r165={1d,1u} r166={1d,1u} 
;;    total ref usage 183{69d,111u,3e} in 97{97 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,26] 102[27,27] 103[28,28] 113[29,29] 115[30,30] 116[31,31] 117[32,32] 118[33,33] 121[34,34] 122[35,35] 131[36,36] 133[37,37] 134[38,38] 136[39,39] 138[40,40] 140[41,41] 141[42,42] 142[43,43] 143[44,44] 145[45,47] 146[48,48] 147[49,49] 148[50,50] 149[51,51] 150[52,52] 151[53,53] 152[54,54] 153[55,55] 154[56,56] 155[57,57] 156[58,58] 157[59,59] 158[60,60] 159[61,61] 160[62,62] 161[63,63] 162[64,64] 163[65,65] 164[66,66] 165[67,67] 166[68,68] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d27(102){ }d28(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[27],103[28]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[27],103[28]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[5],13[6],102[27],103[28]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 7 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d27(bb 0 insn -1) }u3(103){ d28(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 146
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 146
;; live  kill	
;; rd  in  	(5) 0[1],7[5],13[6],102[27],103[28]
;; rd  gen 	(2) 100[26],146[48]
;; rd  kill	(4) 100[24,25,26],146[48]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
;; rd  out 	(5) 7[5],13[6],102[27],103[28],146[48]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 2 )->[3]->( 5 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(7){ d5(bb 0 insn -1) }u8(13){ d6(bb 0 insn -1) }u9(102){ d27(bb 0 insn -1) }u10(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
;; lr  def 	 100 [cc] 113 115 116 117 118 131 133 134 136 147 148 149 150 151 152 153 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
;; live  gen 	 100 [cc] 113 115 116 117 118 131 133 134 136 147 148 149 150 151 152 153 154
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[27],103[28],146[48]
;; rd  gen 	(18) 100[25],113[29],115[30],116[31],117[32],118[33],131[36],133[37],134[38],136[39],147[49],148[50],149[51],150[52],151[53],152[54],153[55],154[56]
;; rd  kill	(20) 100[24,25,26],113[29],115[30],116[31],117[32],118[33],131[36],133[37],134[38],136[39],147[49],148[50],149[51],150[52],151[53],152[54],153[55],154[56]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 117 131 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 117 131 146
;; rd  out 	(9) 7[5],13[6],102[27],103[28],113[29],115[30],117[32],131[36],146[48]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 3 5 )->[4]->( 8 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u47(7){ d5(bb 0 insn -1) }u48(13){ d6(bb 0 insn -1) }u49(102){ d27(bb 0 insn -1) }u50(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 145
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[27],103[28],113[29],115[30],117[32],131[36],146[48]
;; rd  gen 	(1) 145[47]
;; rd  kill	(3) 145[45,46,47]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; rd  out 	(5) 7[5],13[6],102[27],103[28],145[47]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 3 )->[5]->( 6 4 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u51(7){ d5(bb 0 insn -1) }u52(13){ d6(bb 0 insn -1) }u53(102){ d27(bb 0 insn -1) }u54(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 117 131 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 146
;; lr  def 	 100 [cc] 121 122 138 140 155 156 157 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 117 131 146
;; live  gen 	 100 [cc] 121 122 138 140 155 156 157 158
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[27],103[28],113[29],115[30],117[32],131[36],146[48]
;; rd  gen 	(9) 100[24],121[34],122[35],138[40],140[41],155[57],156[58],157[59],158[60]
;; rd  kill	(11) 100[24,25,26],121[34],122[35],138[40],140[41],155[57],156[58],157[59],158[60]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 131
;; rd  out 	(6) 7[5],13[6],102[27],103[28],113[29],131[36]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u79(7){ d5(bb 0 insn -1) }u80(13){ d6(bb 0 insn -1) }u81(102){ d27(bb 0 insn -1) }u82(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 131
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 131
;; lr  def 	 141 142 143 145 159 160 161 162 163 164 165 166
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 131
;; live  gen 	 141 142 143 145 159 160 161 162 163 164 165 166
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[27],103[28],113[29],131[36]
;; rd  gen 	(12) 141[42],142[43],143[44],145[46],159[61],160[62],161[63],162[64],163[65],164[66],165[67],166[68]
;; rd  kill	(14) 141[42],142[43],143[44],145[45,46,47],159[61],160[62],161[63],162[64],163[65],164[66],165[67],166[68]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; rd  out 	(5) 7[5],13[6],102[27],103[28],145[46]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 2 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u100(7){ d5(bb 0 insn -1) }u101(13){ d6(bb 0 insn -1) }u102(102){ d27(bb 0 insn -1) }u103(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 145
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[27],103[28],146[48]
;; rd  gen 	(1) 145[45]
;; rd  kill	(3) 145[45,46,47]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; rd  out 	(5) 7[5],13[6],102[27],103[28],145[45]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 7 4 6 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u104(7){ d5(bb 0 insn -1) }u105(13){ d6(bb 0 insn -1) }u106(102){ d27(bb 0 insn -1) }u107(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[27],103[28],145[45,46,47]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[27],103[28]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u110(0){ d0(bb 8 insn 114) }u111(7){ d5(bb 0 insn -1) }u112(13){ d6(bb 0 insn -1) }u113(102){ d27(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[27],103[28]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 8 insn 114) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 57 to worklist
  Adding insn 52 to worklist
  Adding insn 48 to worklist
  Adding insn 42 to worklist
  Adding insn 35 to worklist
  Adding insn 88 to worklist
  Adding insn 82 to worklist
  Adding insn 78 to worklist
  Adding insn 72 to worklist
  Adding insn 68 to worklist
  Adding insn 107 to worklist
  Adding insn 96 to worklist
  Adding insn 115 to worklist
Finished finding needed instructions:
  Adding insn 114 to worklist
Processing use of (reg 145 [ <retval> ]) in insn 114:
  Adding insn 5 to worklist
  Adding insn 4 to worklist
  Adding insn 6 to worklist
Processing use of (reg 0 r0) in insn 115:
Processing use of (reg 143 [ _42 ]) in insn 96:
  Adding insn 95 to worklist
Processing use of (reg 161) in insn 95:
  Adding insn 94 to worklist
Processing use of (reg 160) in insn 94:
  Adding insn 93 to worklist
Processing use of (reg 159) in insn 93:
  Adding insn 92 to worklist
Processing use of (reg 131 [ linepos ]) in insn 92:
  Adding insn 23 to worklist
Processing use of (reg 113 [ _1 ]) in insn 23:
  Adding insn 20 to worklist
Processing use of (reg 146 [ hexti ]) in insn 20:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 142 [ regval ]) in insn 107:
  Adding insn 104 to worklist
Processing use of (reg 143 [ _42 ]) in insn 107:
Processing use of (reg 141 [ regval ]) in insn 104:
Processing use of (reg 166) in insn 104:
  Adding insn 103 to worklist
Processing use of (reg 164) in insn 103:
  Adding insn 102 to worklist
Processing use of (reg 163) in insn 102:
  Adding insn 100 to worklist
Processing use of (reg 165) in insn 102:
  Adding insn 101 to worklist
Processing use of (reg 162) in insn 100:
  Adding insn 99 to worklist
Processing use of (reg 113 [ _1 ]) in insn 99:
Processing use of (reg 115 [ _3 ]) in insn 68:
  Adding insn 30 to worklist
Processing use of (reg 155) in insn 68:
  Adding insn 64 to worklist
Processing use of (reg 148 [ offset ]) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 147) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 113 [ _1 ]) in insn 28:
Processing use of (reg 115 [ _3 ]) in insn 72:
Processing use of (reg 138 [ regval ]) in insn 72:
  Adding insn 69 to worklist
Processing use of (reg 155) in insn 72:
Processing use of (reg 117 [ _5 ]) in insn 69:
  Adding insn 38 to worklist
Processing use of (reg 121 [ _9 ]) in insn 69:
Processing use of (reg 150 [ maskline ]) in insn 38:
  Adding insn 37 to worklist
Processing use of (reg 131 [ linepos ]) in insn 37:
Processing use of (reg 151) in insn 37:
  Adding insn 36 to worklist
Processing use of (reg 115 [ _3 ]) in insn 78:
Processing use of (reg 156) in insn 78:
  Adding insn 74 to worklist
Processing use of (reg 115 [ _3 ]) in insn 82:
Processing use of (reg 140 [ regval ]) in insn 82:
  Adding insn 79 to worklist
Processing use of (reg 156) in insn 82:
Processing use of (reg 117 [ _5 ]) in insn 79:
Processing use of (reg 122 [ _10 ]) in insn 79:
Processing use of (reg 100 cc) in insn 88:
  Adding insn 87 to worklist
Processing use of (reg 157) in insn 87:
  Adding insn 86 to worklist
Processing use of (reg 158 [ hexti_20(D)->Line ]) in insn 86:
  Adding insn 85 to worklist
Processing use of (reg 146 [ hexti ]) in insn 85:
Processing use of (reg 133 [ regaddr ]) in insn 35:
  Adding insn 32 to worklist
Processing use of (reg 149) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 115 [ _3 ]) in insn 31:
Processing use of (reg 133 [ regaddr ]) in insn 42:
Processing use of (reg 134 [ regval ]) in insn 42:
  Adding insn 39 to worklist
Processing use of (reg 116 [ _4 ]) in insn 39:
Processing use of (reg 117 [ _5 ]) in insn 39:
Processing use of (reg 115 [ _3 ]) in insn 48:
Processing use of (reg 152) in insn 48:
  Adding insn 44 to worklist
Processing use of (reg 115 [ _3 ]) in insn 52:
Processing use of (reg 136 [ regval ]) in insn 52:
  Adding insn 49 to worklist
Processing use of (reg 152) in insn 52:
Processing use of (reg 117 [ _5 ]) in insn 49:
Processing use of (reg 118 [ _6 ]) in insn 49:
Processing use of (reg 100 cc) in insn 57:
  Adding insn 56 to worklist
Processing use of (reg 153) in insn 56:
  Adding insn 55 to worklist
Processing use of (reg 154 [ hexti_20(D)->Line ]) in insn 55:
  Adding insn 54 to worklist
Processing use of (reg 146 [ hexti ]) in insn 54:
Processing use of (reg 100 cc) in insn 16:
  Adding insn 15 to worklist
Processing use of (reg 146 [ hexti ]) in insn 15:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_EXTI_ClearConfigLine

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,8u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,3u} r102={1d,8u} r103={1d,7u} r113={1d,4u} r115={1d,10u,1e} r116={1d,1u} r117={1d,4u} r118={1d,1u} r121={1d,1u} r122={1d,1u} r131={1d,4u,1e} r133={1d,3u} r134={1d,2u} r136={1d,2u} r138={1d,2u} r140={1d,2u} r141={1d,2u} r142={1d,2u} r143={1d,2u} r145={3d,1u} r146={1d,4u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,3u} r153={1d,1u} r154={1d,1u} r155={1d,3u} r156={1d,3u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u,1e} r164={1d,1u} r165={1d,1u} r166={1d,1u} 
;;    total ref usage 183{69d,111u,3e} in 97{97 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 146 [ hexti ])
        (reg:SI 0 r0 [ hexti ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":365:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hexti ])
        (nil)))
(note 3 2 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 3 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":366:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":367:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":368:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":369:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":370:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":373:3 -1
     (nil))
(insn 15 14 16 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 146 [ hexti ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":373:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 120)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":373:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 194239900 (nil)))
 -> 120)
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":379:3 -1
     (nil))
(debug_insn 19 18 20 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":382:3 -1
     (nil))
(insn 20 19 21 3 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg/v/f:SI 146 [ hexti ]) [1 hexti_20(D)->Line+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":382:19 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 21 20 22 3 (var_location:SI offset (and:SI (lshiftrt:SI (reg:SI 113 [ _1 ])
            (const_int 16 [0x10]))
        (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":382:10 -1
     (nil))
(debug_insn 22 21 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":384:3 -1
     (nil))
(insn 23 22 24 3 (set (reg/v:SI 131 [ linepos ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":384:11 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 24 23 25 3 (var_location:SI linepos (reg/v:SI 131 [ linepos ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":384:11 -1
     (nil))
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":386:3 -1
     (nil))
(debug_insn 26 25 27 3 (var_location:SI maskline (ashift:SI (const_int 1 [0x1])
        (reg/v:SI 131 [ linepos ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":386:12 -1
     (nil))
(debug_insn 27 26 28 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":389:3 -1
     (nil))
(insn 28 27 29 3 (set (reg:SI 147)
        (lshiftrt:SI (reg:SI 113 [ _1 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":382:43 147 {*arm_shiftsi3}
     (nil))
(insn 29 28 30 3 (set (reg:SI 148 [ offset ])
        (and:SI (reg:SI 147)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":382:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (nil)))
(insn 30 29 31 3 (set (reg:SI 115 [ _3 ])
        (ashift:SI (reg:SI 148 [ offset ])
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":389:26 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 148 [ offset ])
        (nil)))
(insn 31 30 32 3 (set (reg:SI 149)
        (plus:SI (reg:SI 115 [ _3 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":389:11 7 {*arm_addsi3}
     (nil))
(insn 32 31 33 3 (set (reg/v/f:SI 133 [ regaddr ])
        (plus:SI (reg:SI 149)
            (const_int 66560 [0x10400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":389:11 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 115 [ _3 ])
                (const_int 1073808384 [0x40010400]))
            (nil))))
(debug_insn 33 32 34 3 (var_location:SI regaddr (reg/v/f:SI 133 [ regaddr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":389:11 -1
     (nil))
(debug_insn 34 33 35 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":390:3 -1
     (nil))
(insn 35 34 36 3 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (reg/v/f:SI 133 [ regaddr ]) [1 *regaddr_25+0 S4 A256])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":390:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 35 37 3 (set (reg:SI 151)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":386:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 36 38 3 (set (reg:SI 150 [ maskline ])
        (ashift:SI (reg:SI 151)
            (reg/v:SI 131 [ linepos ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":386:12 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg/v:SI 131 [ linepos ]))
            (nil))))
(insn 38 37 39 3 (set (reg:SI 117 [ _5 ])
        (not:SI (reg:SI 150 [ maskline ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":390:24 169 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 150 [ maskline ])
        (nil)))
(insn 39 38 40 3 (set (reg/v:SI 134 [ regval ])
        (and:SI (reg:SI 116 [ _4 ])
            (reg:SI 117 [ _5 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":390:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 40 39 41 3 (var_location:SI regval (reg/v:SI 134 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":390:10 -1
     (nil))
(debug_insn 41 40 42 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":391:3 -1
     (nil))
(insn 42 41 43 3 (set (mem/v:SI (reg/v/f:SI 133 [ regaddr ]) [1 *regaddr_25+0 S4 A256])
        (reg/v:SI 134 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":391:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 134 [ regval ])
        (expr_list:REG_DEAD (reg/v/f:SI 133 [ regaddr ])
            (nil))))
(debug_insn 43 42 44 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":394:3 -1
     (nil))
(insn 44 43 123 3 (set (reg:SI 152)
        (const_int 1073808388 [0x40010404])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":394:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 123 44 46 3 (var_location:SI D#7 (plus:SI (reg:SI 115 [ _3 ])
        (reg:SI 152))) -1
     (nil))
(debug_insn 46 123 47 3 (var_location:SI regaddr (debug_expr:SI D#7)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":394:11 -1
     (nil))
(debug_insn 47 46 48 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":395:3 -1
     (nil))
(insn 48 47 49 3 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg:SI 115 [ _3 ])
                (reg:SI 152)) [1 *regaddr_28+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":395:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 3 (set (reg/v:SI 136 [ regval ])
        (and:SI (reg:SI 117 [ _5 ])
            (reg:SI 118 [ _6 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":395:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(debug_insn 50 49 51 3 (var_location:SI regval (reg/v:SI 136 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":395:10 -1
     (nil))
(debug_insn 51 50 52 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":396:3 -1
     (nil))
(insn 52 51 53 3 (set (mem/v:SI (plus:SI (reg:SI 115 [ _3 ])
                (reg:SI 152)) [1 *regaddr_28+0 S4 A32])
        (reg/v:SI 136 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":396:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 152)
        (expr_list:REG_DEAD (reg/v:SI 136 [ regval ])
            (nil))))
(debug_insn 53 52 54 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":399:3 -1
     (nil))
(insn 54 53 55 3 (set (reg:SI 154 [ hexti_20(D)->Line ])
        (mem:SI (reg/v/f:SI 146 [ hexti ]) [1 hexti_20(D)->Line+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":399:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 54 56 3 (set (reg:SI 153)
        (and:SI (reg:SI 154 [ hexti_20(D)->Line ])
            (const_int 33554432 [0x2000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":399:20 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 154 [ hexti_20(D)->Line ])
        (nil)))
(insn 56 55 57 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 153)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":399:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (nil)))
(jump_insn 57 56 84 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 61)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":399:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 61)
(code_label 84 57 58 4 49 (nil) [1 uses])
(note 58 84 5 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 5 58 61 4 (set (reg:SI 145 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":420:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 8
(code_label 61 5 62 5 48 (nil) [1 uses])
(note 62 61 63 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 63 62 64 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":401:5 -1
     (nil))
(insn 64 63 122 5 (set (reg:SI 155)
        (const_int 1073808392 [0x40010408])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":401:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 122 64 66 5 (var_location:SI D#6 (plus:SI (reg:SI 115 [ _3 ])
        (reg:SI 155))) -1
     (nil))
(debug_insn 66 122 67 5 (var_location:SI regaddr (debug_expr:SI D#6)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":401:13 -1
     (nil))
(debug_insn 67 66 68 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":402:5 -1
     (nil))
(insn 68 67 69 5 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (plus:SI (reg:SI 115 [ _3 ])
                (reg:SI 155)) [1 *regaddr_31+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":402:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 69 68 70 5 (set (reg/v:SI 138 [ regval ])
        (and:SI (reg:SI 117 [ _5 ])
            (reg:SI 121 [ _9 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":402:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(debug_insn 70 69 71 5 (var_location:SI regval (reg/v:SI 138 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":402:12 -1
     (nil))
(debug_insn 71 70 72 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":403:5 -1
     (nil))
(insn 72 71 73 5 (set (mem/v:SI (plus:SI (reg:SI 115 [ _3 ])
                (reg:SI 155)) [1 *regaddr_31+0 S4 A64])
        (reg/v:SI 138 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":403:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 155)
        (expr_list:REG_DEAD (reg/v:SI 138 [ regval ])
            (nil))))
(debug_insn 73 72 74 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":405:5 -1
     (nil))
(insn 74 73 121 5 (set (reg:SI 156)
        (const_int 1073808396 [0x4001040c])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":405:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 121 74 76 5 (var_location:SI D#5 (plus:SI (reg:SI 115 [ _3 ])
        (reg:SI 156))) -1
     (nil))
(debug_insn 76 121 77 5 (var_location:SI regaddr (debug_expr:SI D#5)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":405:13 -1
     (nil))
(debug_insn 77 76 78 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":406:5 -1
     (nil))
(insn 78 77 79 5 (set (reg:SI 122 [ _10 ])
        (mem/v:SI (plus:SI (reg:SI 115 [ _3 ])
                (reg:SI 156)) [1 *regaddr_34+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":406:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 79 78 80 5 (set (reg/v:SI 140 [ regval ])
        (and:SI (reg:SI 117 [ _5 ])
            (reg:SI 122 [ _10 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":406:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(debug_insn 80 79 81 5 (var_location:SI regval (reg/v:SI 140 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":406:12 -1
     (nil))
(debug_insn 81 80 82 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":407:5 -1
     (nil))
(insn 82 81 83 5 (set (mem/v:SI (plus:SI (reg:SI 115 [ _3 ])
                (reg:SI 156)) [1 *regaddr_34+0 S4 A32])
        (reg/v:SI 140 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":407:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_DEAD (reg/v:SI 140 [ regval ])
            (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
                (nil)))))
(debug_insn 83 82 85 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":410:5 -1
     (nil))
(insn 85 83 86 5 (set (reg:SI 158 [ hexti_20(D)->Line ])
        (mem:SI (reg/v/f:SI 146 [ hexti ]) [1 hexti_20(D)->Line+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":410:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 146 [ hexti ])
        (nil)))
(insn 86 85 87 5 (set (reg:SI 157)
        (and:SI (reg:SI 158 [ hexti_20(D)->Line ])
            (const_int 100663296 [0x6000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":410:22 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 158 [ hexti_20(D)->Line ])
        (nil)))
(insn 87 86 88 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 157)
            (const_int 100663296 [0x6000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":410:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(jump_insn 88 87 89 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 84)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":410:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 84)
(note 89 88 90 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 90 89 91 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":412:7 -1
     (nil))
(debug_insn 91 90 92 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":414:7 -1
     (nil))
(insn 92 91 93 6 (set (reg:SI 159)
        (lshiftrt:SI (reg/v:SI 131 [ linepos ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":414:39 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 131 [ linepos ])
        (nil)))
(insn 93 92 94 6 (set (reg:SI 160)
        (ashift:SI (reg:SI 159)
            (const_int 2 [0x2]))) 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 159)
        (nil)))
(insn 94 93 95 6 (set (reg:SI 161)
        (plus:SI (reg:SI 160)
            (const_int 1073741824 [0x40000000]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(insn 95 94 96 6 (set (reg/f:SI 143 [ _42 ])
        (plus:SI (reg:SI 161)
            (const_int 65536 [0x10000]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 161)
        (nil)))
(insn 96 95 97 6 (set (reg/v:SI 141 [ regval ])
        (mem/v:SI (plus:SI (reg/f:SI 143 [ _42 ])
                (const_int 8 [0x8])) [5 MEM <volatile uint32_t> [(struct SYSCFG_TypeDef *)_42 + 8B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":414:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 97 96 98 6 (var_location:SI regval (reg/v:SI 141 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":414:14 -1
     (nil))
(debug_insn 98 97 99 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":415:7 -1
     (nil))
(insn 99 98 100 6 (set (reg:SI 162)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":415:80 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 100 99 101 6 (set (reg:SI 163)
        (ashift:SI (reg:SI 162)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":415:69 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 162)
        (nil)))
(insn 101 100 102 6 (set (reg:SI 165)
        (const_int 7 [0x7])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":415:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 102 101 103 6 (set (reg:SI 164)
        (ashift:SI (reg:SI 165)
            (reg:SI 163))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":415:40 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_DEAD (reg:SI 163)
            (expr_list:REG_EQUAL (ashift:SI (const_int 7 [0x7])
                    (reg:SI 163))
                (nil)))))
(insn 103 102 104 6 (set (reg:SI 166)
        (not:SI (reg:SI 164))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":415:17 169 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 164)
        (nil)))
(insn 104 103 105 6 (set (reg/v:SI 142 [ regval ])
        (and:SI (reg:SI 166)
            (reg/v:SI 141 [ regval ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":415:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 166)
        (expr_list:REG_DEAD (reg/v:SI 141 [ regval ])
            (nil))))
(debug_insn 105 104 106 6 (var_location:SI regval (reg/v:SI 142 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":415:14 -1
     (nil))
(debug_insn 106 105 107 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":416:7 -1
     (nil))
(insn 107 106 4 6 (set (mem/v:SI (plus:SI (reg/f:SI 143 [ _42 ])
                (const_int 8 [0x8])) [5 MEM <volatile uint32_t> [(struct SYSCFG_TypeDef *)_42 + 8B]+0 S4 A32])
        (reg/v:SI 142 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":416:37 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 143 [ _42 ])
        (expr_list:REG_DEAD (reg/v:SI 142 [ regval ])
            (nil))))
(insn 4 107 120 6 (set (reg:SI 145 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":420:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 8
(code_label 120 4 119 7 50 (nil) [1 uses])
(note 119 120 6 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 6 119 108 7 (set (reg:SI 145 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":375:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 108 6 109 8 47 (nil) [0 uses])
(note 109 108 114 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 114 109 115 8 (set (reg/i:SI 0 r0)
        (reg:SI 145 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":421:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 145 [ <retval> ])
        (nil)))
(insn 115 114 0 8 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":421:1 -1
     (nil))

;; Function HAL_EXTI_RegisterCallback (HAL_EXTI_RegisterCallback, funcdef_no=332, decl_uid=8769, cgraph_uid=336, symbol_order=335)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


HAL_EXTI_RegisterCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r114={1d,1u} r115={2d,3u} r116={2d,1u} 
;;    total ref usage 58{32d,26u,0e} in 17{17 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,24] 102[25,25] 103[26,26] 114[27,27] 115[28,29] 116[30,31] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[25],103[26]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[25],103[26]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(7) 0[1],1[2],2[3],7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d25(bb 0 insn -1) }u3(103){ d26(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 114 115 116
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 114 115 116
;; live  kill	
;; rd  in  	(7) 0[1],1[2],2[3],7[5],13[6],102[25],103[26]
;; rd  gen 	(4) 100[24],114[27],115[29],116[31]
;; rd  kill	(6) 100[24],114[27],115[28,29],116[30,31]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116
;; rd  out 	(7) 7[5],13[6],102[25],103[26],114[27],115[29],116[31]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ d5(bb 0 insn -1) }u10(13){ d6(bb 0 insn -1) }u11(102){ d25(bb 0 insn -1) }u12(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 115 116
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 115 116
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[25],103[26],114[27],115[29],116[31]
;; rd  gen 	(2) 115[28],116[30]
;; rd  kill	(4) 115[28,29],116[30,31]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116
;; rd  out 	(7) 7[5],13[6],102[25],103[26],114[27],115[28],116[30]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u13(7){ d5(bb 0 insn -1) }u14(13){ d6(bb 0 insn -1) }u15(102){ d25(bb 0 insn -1) }u16(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[25],103[26],114[27],115[28,29],116[30,31]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u22(0){ d0(bb 4 insn 27) }u23(7){ d5(bb 0 insn -1) }u24(13){ d6(bb 0 insn -1) }u25(102){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[25],103[26]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 4 insn 27) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 28 to worklist
  Adding insn 20 to worklist
Finished finding needed instructions:
  Adding insn 27 to worklist
Processing use of (reg 115 [ CallbackID ]) in insn 27:
  Adding insn 3 to worklist
  Adding insn 7 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 114 [ hexti ]) in insn 20:
  Adding insn 2 to worklist
Processing use of (reg 116 [ pPendingCbfn ]) in insn 20:
  Adding insn 4 to worklist
  Adding insn 6 to worklist
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 0 r0) in insn 28:
Processing use of (reg 100 cc) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 115 [ CallbackID ]) in insn 14:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_EXTI_RegisterCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r114={1d,1u} r115={2d,3u} r116={2d,1u} 
;;    total ref usage 58{32d,26u,0e} in 17{17 regular + 0 call} insns.
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:SI 114 [ hexti ])
        (reg:SI 0 r0 [ hexti ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":433:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hexti ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 115 [ CallbackID ])
        (reg:SI 1 r1 [ CallbackID ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":433:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ CallbackID ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:SI 116 [ pPendingCbfn ])
        (reg:SI 2 r2 [ pPendingCbfn ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":433:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pPendingCbfn ])
        (nil)))
(note 5 4 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 5 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":434:3 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":434:21 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":437:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":439:3 -1
     (nil))
(insn 14 13 15 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 115 [ CallbackID ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":439:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 17)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":439:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 17)
(note 16 15 6 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 6 16 7 3 (set (reg/v/f:SI 116 [ pPendingCbfn ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":447:30 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 17 3 (set (reg/v:SI 115 [ CallbackID ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":448:14 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 17 7 18 4 60 (nil) [1 uses])
(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 19 18 20 4 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":448:14 -1
     (nil))
(insn 20 19 21 4 (set (mem/f:SI (plus:SI (reg/v/f:SI 114 [ hexti ])
                (const_int 4 [0x4])) [3 hexti_5(D)->PendingCallback+0 S4 A32])
        (reg/v/f:SI 116 [ pPendingCbfn ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 116 [ pPendingCbfn ])
        (expr_list:REG_DEAD (reg/v/f:SI 114 [ hexti ])
            (nil))))
(debug_insn 21 20 22 4 (var_location:QI status (subreg:QI (reg/v:SI 115 [ CallbackID ]) 0)) -1
     (nil))
(debug_insn 22 21 27 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":452:3 -1
     (nil))
(insn 27 22 28 4 (set (reg/i:SI 0 r0)
        (reg/v:SI 115 [ CallbackID ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":453:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 115 [ CallbackID ])
        (nil)))
(insn 28 27 0 4 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":453:1 -1
     (nil))

;; Function HAL_EXTI_GetHandle (HAL_EXTI_GetHandle, funcdef_no=333, decl_uid=8772, cgraph_uid=337, symbol_order=336)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


HAL_EXTI_GetHandle

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={2d,1u} r114={1d,2u} r115={1d,1u} 
;;    total ref usage 59{31d,28u,0e} in 13{13 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,24] 102[25,25] 103[26,26] 113[27,28] 114[29,29] 115[30,30] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[25],103[26]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[25],103[26]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[1],1[2],7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d25(bb 0 insn -1) }u3(103){ d26(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 114 115
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 114 115
;; live  kill	
;; rd  in  	(6) 0[1],1[2],7[5],13[6],102[25],103[26]
;; rd  gen 	(3) 100[24],114[29],115[30]
;; rd  kill	(3) 100[24],114[29],115[30]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; rd  out 	(6) 7[5],13[6],102[25],103[26],114[29],115[30]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ d5(bb 0 insn -1) }u9(13){ d6(bb 0 insn -1) }u10(102){ d25(bb 0 insn -1) }u11(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; lr  def 	 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  gen 	 113
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[25],103[26],114[29],115[30]
;; rd  gen 	(1) 113[28]
;; rd  kill	(2) 113[27,28]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; rd  out 	(5) 7[5],13[6],102[25],103[26],113[28]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(7){ d5(bb 0 insn -1) }u15(13){ d6(bb 0 insn -1) }u16(102){ d25(bb 0 insn -1) }u17(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[25],103[26],114[29],115[30]
;; rd  gen 	(1) 113[27]
;; rd  kill	(2) 113[27,28]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; rd  out 	(5) 7[5],13[6],102[25],103[26],113[27]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u18(7){ d5(bb 0 insn -1) }u19(13){ d6(bb 0 insn -1) }u20(102){ d25(bb 0 insn -1) }u21(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[25],103[26],113[27,28]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u24(0){ d0(bb 5 insn 23) }u25(7){ d5(bb 0 insn -1) }u26(13){ d6(bb 0 insn -1) }u27(102){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[25],103[26]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 5 insn 23) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 15 to worklist
  Adding insn 24 to worklist
Finished finding needed instructions:
  Adding insn 23 to worklist
Processing use of (reg 113 [ <retval> ]) in insn 23:
  Adding insn 5 to worklist
  Adding insn 6 to worklist
Processing use of (reg 0 r0) in insn 24:
Processing use of (reg 114 [ hexti ]) in insn 15:
  Adding insn 2 to worklist
Processing use of (reg 115 [ ExtiLine ]) in insn 15:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 100 cc) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 114 [ hexti ]) in insn 11:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_EXTI_GetHandle

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={2d,1u} r114={1d,2u} r115={1d,1u} 
;;    total ref usage 59{31d,28u,0e} in 13{13 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 114 [ hexti ])
        (reg:SI 0 r0 [ hexti ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":464:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hexti ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 115 [ ExtiLine ])
        (reg:SI 1 r1 [ ExtiLine ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":464:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ ExtiLine ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":466:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":469:3 -1
     (nil))
(insn 11 10 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 114 [ hexti ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":469:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 29)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":469:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 29)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 14 13 15 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":476:5 -1
     (nil))
(insn 15 14 16 3 (set (mem:SI (reg/v/f:SI 114 [ hexti ]) [1 hexti_3(D)->Line+0 S4 A32])
        (reg/v:SI 115 [ ExtiLine ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":476:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 115 [ ExtiLine ])
        (expr_list:REG_DEAD (reg/v/f:SI 114 [ hexti ])
            (nil))))
(debug_insn 16 15 5 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":478:5 -1
     (nil))
(insn 5 16 29 3 (set (reg:SI 113 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":478:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 5
(code_label 29 5 28 4 66 (nil) [1 uses])
(note 28 29 6 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 6 28 17 4 (set (reg:SI 113 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":471:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 17 6 18 5 65 (nil) [0 uses])
(note 18 17 23 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 23 18 24 5 (set (reg/i:SI 0 r0)
        (reg:SI 113 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":480:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 113 [ <retval> ])
        (nil)))
(insn 24 23 0 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":480:1 -1
     (nil))

;; Function HAL_EXTI_IRQHandler (HAL_EXTI_IRQHandler, funcdef_no=334, decl_uid=8774, cgraph_uid=338, symbol_order=337)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 6 (    1)


HAL_EXTI_IRQHandler

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={2d,1u} r1={2d} r2={2d} r3={2d} r7={1d,5u} r12={2d} r13={1d,6u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,5u} r103={1d,4u} r104={1d} r105={1d} r106={1d} r113={1d,3u} r117={1d,2u} r118={1d,2u} r120={1d,4u} r123={1d,2u} r124={1d,1u,1e} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,3u} r129={1d,3u} r130={1d,1u} 
;;    total ref usage 168{120d,47u,1e} in 35{34 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 105, 106, 107
;;  reg->defs[] map:	0[0,1] 1[2,3] 2[4,5] 3[6,7] 7[8,8] 12[9,10] 13[11,11] 14[12,13] 15[14,14] 16[15,16] 17[17,18] 18[19,20] 19[21,22] 20[23,24] 21[25,26] 22[27,28] 23[29,30] 24[31,32] 25[33,34] 26[35,36] 27[37,38] 28[39,40] 29[41,42] 30[43,44] 31[45,46] 48[47,47] 49[48,48] 50[49,49] 51[50,50] 52[51,51] 53[52,52] 54[53,53] 55[54,54] 56[55,55] 57[56,56] 58[57,57] 59[58,58] 60[59,59] 61[60,60] 62[61,61] 63[62,62] 64[63,63] 65[64,64] 66[65,65] 67[66,66] 68[67,67] 69[68,68] 70[69,69] 71[70,70] 72[71,71] 73[72,72] 74[73,73] 75[74,74] 76[75,75] 77[76,76] 78[77,77] 79[78,78] 80[79,79] 81[80,80] 82[81,81] 83[82,82] 84[83,83] 85[84,84] 86[85,85] 87[86,86] 88[87,87] 89[88,88] 90[89,89] 91[90,90] 92[91,91] 93[92,92] 94[93,93] 95[94,94] 96[95,95] 97[96,96] 98[97,97] 99[98,98] 100[99,101] 101[102,102] 102[103,103] 103[104,104] 104[105,105] 105[106,106] 106[107,107] 113[108,108] 117[109,109] 118[110,110] 120[111,111] 123[112,112] 124[113,113] 125[114,114] 126[115,115] 127[116,116] 128[117,117] 129[118,118] 130[119,119] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d3(1){ }d5(2){ }d7(3){ }d8(7){ }d11(13){ }d13(14){ }d16(16){ }d18(17){ }d20(18){ }d22(19){ }d24(20){ }d26(21){ }d28(22){ }d30(23){ }d32(24){ }d34(25){ }d36(26){ }d38(27){ }d40(28){ }d42(29){ }d44(30){ }d46(31){ }d103(102){ }d104(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[3],2[5],3[7],7[8],13[11],14[13],16[16],17[18],18[20],19[22],20[24],21[26],22[28],23[30],24[32],25[34],26[36],27[38],28[40],29[42],30[44],31[46],102[103],103[104]
;; rd  kill	(46) 0[0,1],1[2,3],2[4,5],3[6,7],7[8],13[11],14[12,13],16[15,16],17[17,18],18[19,20],19[21,22],20[23,24],21[25,26],22[27,28],23[29,30],24[31,32],25[33,34],26[35,36],27[37,38],28[39,40],29[41,42],30[43,44],31[45,46],102[103],103[104]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[8],13[11],102[103],103[104]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d8(bb 0 insn -1) }u1(13){ d11(bb 0 insn -1) }u2(102){ d103(bb 0 insn -1) }u3(103){ d104(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 117 120 123 124 125 126 127 128 129 130
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 117 120 123 124 125 126 127 128 129 130
;; live  kill	
;; rd  in  	(5) 0[1],7[8],13[11],102[103],103[104]
;; rd  gen 	(12) 100[101],113[108],117[109],120[111],123[112],124[113],125[114],126[115],127[116],128[117],129[118],130[119]
;; rd  kill	(14) 100[99,100,101],113[108],117[109],120[111],123[112],124[113],125[114],126[115],127[116],128[117],129[118],130[119]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 123 128 129
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 123 128 129
;; rd  out 	(8) 7[8],13[11],102[103],103[104],120[111],123[112],128[117],129[118]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d8(bb 0 insn -1) }
;;   reg 13 { d11(bb 0 insn -1) }
;;   reg 102 { d103(bb 0 insn -1) }
;;   reg 103 { d104(bb 0 insn -1) }

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u25(7){ d8(bb 0 insn -1) }u26(13){ d11(bb 0 insn -1) }u27(102){ d103(bb 0 insn -1) }u28(103){ d104(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 123 128 129
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 123 128 129
;; lr  def 	 100 [cc] 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 123 128 129
;; live  gen 	 100 [cc] 118
;; live  kill	
;; rd  in  	(8) 7[8],13[11],102[103],103[104],120[111],123[112],128[117],129[118]
;; rd  gen 	(2) 100[100],118[110]
;; rd  kill	(4) 100[99,100,101],118[110]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; rd  out 	(5) 7[8],13[11],102[103],103[104],118[110]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d8(bb 0 insn -1) }
;;   reg 13 { d11(bb 0 insn -1) }
;;   reg 102 { d103(bb 0 insn -1) }
;;   reg 103 { d104(bb 0 insn -1) }

( 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u35(7){ d8(bb 0 insn -1) }u36(13){ d11(bb 0 insn -1) }u37(102){ d103(bb 0 insn -1) }u38(103){ d104(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  gen 	
;; live  kill	 12 [ip]
;; rd  in  	(5) 7[8],13[11],102[103],103[104],118[110]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[8],13[11],102[103],103[104]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d8(bb 0 insn -1) }
;;   reg 13 { d11(bb 0 insn -1) }
;;   reg 102 { d103(bb 0 insn -1) }
;;   reg 103 { d104(bb 0 insn -1) }

( 3 2 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u41(7){ d8(bb 0 insn -1) }u42(13){ d11(bb 0 insn -1) }u43(102){ d103(bb 0 insn -1) }u44(103){ d104(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(9) 7[8],13[11],102[103],103[104],118[110],120[111],123[112],128[117],129[118]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[8],13[11],102[103],103[104]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d8(bb 0 insn -1) }
;;   reg 13 { d11(bb 0 insn -1) }
;;   reg 102 { d103(bb 0 insn -1) }
;;   reg 103 { d104(bb 0 insn -1) }

( 4 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u45(7){ d8(bb 0 insn -1) }u46(13){ d11(bb 0 insn -1) }u47(102){ d103(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[8],13[11],102[103],103[104]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d8(bb 0 insn -1) }
;;   reg 13 { d11(bb 0 insn -1) }
;;   reg 102 { d103(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 31 to worklist
  Adding insn 26 to worklist
  Adding insn 43 to worklist
  Adding insn 38 to worklist
  Adding insn 46 to worklist
Finished finding needed instructions:
Processing use of (reg 13 sp) in insn 46:
Processing use of (reg 118 [ _6 ]) in insn 46:
  Adding insn 40 to worklist
Processing use of (reg 123 [ hexti ]) in insn 40:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 120 [ maskline ]) in insn 38:
  Adding insn 16 to worklist
Processing use of (reg 128) in insn 38:
  Adding insn 21 to worklist
Processing use of (reg 129) in insn 38:
  Adding insn 22 to worklist
Processing use of (reg 127 [ offset ]) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 126) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 113 [ _1 ]) in insn 19:
  Adding insn 11 to worklist
Processing use of (reg 123 [ hexti ]) in insn 11:
Processing use of (reg 124) in insn 16:
  Adding insn 14 to worklist
Processing use of (reg 125) in insn 16:
  Adding insn 15 to worklist
Processing use of (reg 113 [ _1 ]) in insn 14:
Processing use of (reg 100 cc) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 118 [ _6 ]) in insn 42:
Processing use of (reg 128) in insn 26:
Processing use of (reg 129) in insn 26:
Processing use of (reg 100 cc) in insn 31:
  Adding insn 30 to worklist
Processing use of (reg 130 [ regval ]) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 117 [ _5 ]) in insn 29:
Processing use of (reg 120 [ maskline ]) in insn 29:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_EXTI_IRQHandler

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={2d,1u} r1={2d} r2={2d} r3={2d} r7={1d,5u} r12={2d} r13={1d,6u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,5u} r103={1d,4u} r104={1d} r105={1d} r106={1d} r113={1d,3u} r117={1d,2u} r118={1d,2u} r120={1d,4u} r123={1d,2u} r124={1d,1u,1e} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,3u} r129={1d,3u} r130={1d,1u} 
;;    total ref usage 168{120d,47u,1e} in 35{34 regular + 1 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 123 [ hexti ])
        (reg:SI 0 r0 [ hexti ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":505:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hexti ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":506:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":507:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":508:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":509:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":512:3 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg/v/f:SI 123 [ hexti ]) [1 hexti_9(D)->Line+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":512:19 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 12 11 13 2 (var_location:SI offset (and:SI (lshiftrt:SI (reg:SI 113 [ _1 ])
            (const_int 16 [0x10]))
        (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":512:10 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":514:3 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 124)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":514:35 90 {*arm_andsi3_insn}
     (nil))
(insn 15 14 16 2 (set (reg:SI 125)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":514:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 17 2 (set (reg/v:SI 120 [ maskline ])
        (ashift:SI (reg:SI 125)
            (reg:SI 124))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":514:12 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 125)
        (expr_list:REG_DEAD (reg:SI 124)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 124))
                (nil)))))
(debug_insn 17 16 18 2 (var_location:SI maskline (reg/v:SI 120 [ maskline ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":514:12 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":517:3 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 126)
        (lshiftrt:SI (reg:SI 113 [ _1 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":512:43 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 20 19 21 2 (set (reg:SI 127 [ offset ])
        (and:SI (reg:SI 126)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":512:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(insn 21 20 22 2 (set (reg:SI 128)
        (ashift:SI (reg:SI 127 [ offset ])
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":517:25 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 127 [ offset ])
        (nil)))
(insn 22 21 52 2 (set (reg:SI 129)
        (const_int 1073808404 [0x40010414])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":517:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 52 22 24 2 (var_location:SI D#8 (plus:SI (reg:SI 128)
        (reg:SI 129))) -1
     (nil))
(debug_insn 24 52 25 2 (var_location:SI regaddr (debug_expr:SI D#8)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":517:11 -1
     (nil))
(debug_insn 25 24 26 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":518:3 -1
     (nil))
(insn 26 25 27 2 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg:SI 128)
                (reg:SI 129)) [1 *regaddr_12+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":518:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 27 26 28 2 (var_location:SI regval (and:SI (reg:SI 117 [ _5 ])
        (reg/v:SI 120 [ maskline ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":518:10 -1
     (nil))
(debug_insn 28 27 29 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":520:3 -1
     (nil))
(insn 29 28 30 2 (set (reg:SI 130 [ regval ])
        (and:SI (reg:SI 117 [ _5 ])
            (reg/v:SI 120 [ maskline ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":518:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 30 29 31 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 130 [ regval ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":520:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ regval ])
        (nil)))
(jump_insn 31 30 35 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 35)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":520:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 35)
      ; pc falls through to BB 5
(code_label 35 31 36 3 68 (nil) [1 uses])
(note 36 35 37 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 37 36 38 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":523:5 -1
     (nil))
(insn 38 37 39 3 (set (mem/v:SI (plus:SI (reg:SI 128)
                (reg:SI 129)) [1 *regaddr_12+0 S4 A32])
        (reg/v:SI 120 [ maskline ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":523:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129)
        (expr_list:REG_DEAD (reg:SI 128)
            (expr_list:REG_DEAD (reg/v:SI 120 [ maskline ])
                (nil)))))
(debug_insn 39 38 40 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":526:5 -1
     (nil))
(insn 40 39 42 3 (set (reg/f:SI 118 [ _6 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 123 [ hexti ])
                (const_int 4 [0x4])) [3 hexti_9(D)->PendingCallback+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":526:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 123 [ hexti ])
        (nil)))
(insn 42 40 43 3 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 118 [ _6 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":526:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 43 42 44 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 50)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":526:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 50)
(note 44 43 45 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 45 44 46 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":528:7 -1
     (nil))
(call_insn/j 46 45 50 4 (parallel [
            (call (mem:SI (reg/f:SI 118 [ _6 ]) [0 *_6 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":528:7 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg/f:SI 118 [ _6 ])
        (expr_list:REG_CALL_DECL (nil)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(code_label 50 46 51 5 67 (nil) [1 uses])
(note 51 50 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

;; Function HAL_EXTI_GetPending (HAL_EXTI_GetPending, funcdef_no=335, decl_uid=8777, cgraph_uid=339, symbol_order=338)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_EXTI_GetPending

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,3u} r116={1d,2u} r119={1d,6u,1e} r123={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,2u} r128={1d,2u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} 
;;    total ref usage 71{38d,32u,1e} in 34{34 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 113[26,26] 116[27,27] 119[28,28] 123[29,29] 125[30,30] 126[31,31] 127[32,32] 128[33,33] 129[34,34] 130[35,35] 131[36,36] 132[37,37] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 116 119 123 125 126 127 128 129 130 131 132
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 116 119 123 125 126 127 128 129 130 131 132
;; live  kill	
;; rd  in  	(5) 0[1],7[5],13[6],102[24],103[25]
;; rd  gen 	(13) 0[0],113[26],116[27],119[28],123[29],125[30],126[31],127[32],128[33],129[34],130[35],131[36],132[37]
;; rd  kill	(14) 0[0,1],113[26],116[27],119[28],123[29],125[30],126[31],127[32],128[33],129[34],130[35],131[36],132[37]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u29(0){ d0(bb 2 insn 42) }u30(7){ d5(bb 0 insn -1) }u31(13){ d6(bb 0 insn -1) }u32(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 42) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 43 to worklist
  Adding insn 31 to worklist
Finished finding needed instructions:
  Adding insn 42 to worklist
Processing use of (reg 129 [ regval ]) in insn 42:
  Adding insn 37 to worklist
Processing use of (reg 119 [ linepos ]) in insn 37:
  Adding insn 19 to worklist
Processing use of (reg 132) in insn 37:
  Adding insn 36 to worklist
Processing use of (reg 116 [ _4 ]) in insn 36:
Processing use of (reg 130 [ maskline ]) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 119 [ linepos ]) in insn 35:
Processing use of (reg 131) in insn 35:
  Adding insn 34 to worklist
Processing use of (reg 113 [ _1 ]) in insn 19:
  Adding insn 16 to worklist
Processing use of (reg 123 [ hexti ]) in insn 16:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 127) in insn 31:
  Adding insn 26 to worklist
Processing use of (reg 128) in insn 31:
  Adding insn 27 to worklist
Processing use of (reg 126 [ offset ]) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 125) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 113 [ _1 ]) in insn 24:
Processing use of (reg 0 r0) in insn 43:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_EXTI_GetPending

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,3u} r116={1d,2u} r119={1d,6u,1e} r123={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,2u} r128={1d,2u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} 
;;    total ref usage 71{38d,32u,1e} in 34{34 regular + 0 call} insns.
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 4 2 (set (reg/v/f:SI 123 [ hexti ])
        (reg:SI 0 r0 [ hexti ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":540:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hexti ])
        (nil)))
(note 4 2 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":541:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":542:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":543:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":544:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":545:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":548:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":549:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":550:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":553:3 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg/v/f:SI 123 [ hexti ]) [1 hexti_7(D)->Line+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":553:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 123 [ hexti ])
        (nil)))
(debug_insn 17 16 18 2 (var_location:SI offset (and:SI (lshiftrt:SI (reg:SI 113 [ _1 ])
            (const_int 16 [0x10]))
        (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":553:10 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":555:3 -1
     (nil))
(insn 19 18 20 2 (set (reg/v:SI 119 [ linepos ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":555:11 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 20 19 21 2 (var_location:SI linepos (reg/v:SI 119 [ linepos ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":555:11 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":557:3 -1
     (nil))
(debug_insn 22 21 23 2 (var_location:SI maskline (ashift:SI (const_int 1 [0x1])
        (reg/v:SI 119 [ linepos ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":557:12 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":560:3 -1
     (nil))
(insn 24 23 25 2 (set (reg:SI 125)
        (lshiftrt:SI (reg:SI 113 [ _1 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":553:43 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 25 24 26 2 (set (reg:SI 126 [ offset ])
        (and:SI (reg:SI 125)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":553:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(insn 26 25 27 2 (set (reg:SI 127)
        (ashift:SI (reg:SI 126 [ offset ])
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":560:25 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 126 [ offset ])
        (nil)))
(insn 27 26 45 2 (set (reg:SI 128)
        (const_int 1073808404 [0x40010414])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":560:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 45 27 29 2 (var_location:SI D#9 (plus:SI (reg:SI 127)
        (reg:SI 128))) -1
     (nil))
(debug_insn 29 45 30 2 (var_location:SI regaddr (debug_expr:SI D#9)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":560:11 -1
     (nil))
(debug_insn 30 29 31 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":563:3 -1
     (nil))
(insn 31 30 32 2 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg:SI 127)
                (reg:SI 128)) [1 *regaddr_11+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":563:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128)
        (expr_list:REG_DEAD (reg:SI 127)
            (nil))))
(debug_insn 32 31 33 2 (var_location:SI regval (lshiftrt:SI (and:SI (ashift:SI (const_int 1 [0x1])
                (reg/v:SI 119 [ linepos ]))
            (reg:SI 116 [ _4 ]))
        (reg/v:SI 119 [ linepos ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":563:10 -1
     (nil))
(debug_insn 33 32 34 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":564:3 -1
     (nil))
(insn 34 33 35 2 (set (reg:SI 131)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":557:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 36 2 (set (reg:SI 130 [ maskline ])
        (ashift:SI (reg:SI 131)
            (reg/v:SI 119 [ linepos ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":557:12 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 131)
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg/v:SI 119 [ linepos ]))
            (nil))))
(insn 36 35 37 2 (set (reg:SI 132)
        (and:SI (reg:SI 130 [ maskline ])
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":563:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ maskline ])
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (nil))))
(insn 37 36 42 2 (set (reg:SI 129 [ regval ])
        (lshiftrt:SI (reg:SI 132)
            (reg/v:SI 119 [ linepos ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":563:10 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 132)
        (expr_list:REG_DEAD (reg/v:SI 119 [ linepos ])
            (nil))))
(insn 42 37 43 2 (set (reg/i:SI 0 r0)
        (reg:SI 129 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":565:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129 [ regval ])
        (nil)))
(insn 43 42 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":565:1 -1
     (nil))

;; Function HAL_EXTI_ClearPending (HAL_EXTI_ClearPending, funcdef_no=336, decl_uid=8780, cgraph_uid=340, symbol_order=339)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_EXTI_ClearPending

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,3u} r118={1d,2u} r120={1d,1u} r122={1d,1u,1e} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,2u} r127={1d,2u} 
;;    total ref usage 57{34d,22u,1e} in 24{24 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 113[25,25] 118[26,26] 120[27,27] 122[28,28] 123[29,29] 124[30,30] 125[31,31] 126[32,32] 127[33,33] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 118 120 122 123 124 125 126 127
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 118 120 122 123 124 125 126 127
;; live  kill	
;; rd  in  	(5) 0[0],7[4],13[5],102[23],103[24]
;; rd  gen 	(9) 113[25],118[26],120[27],122[28],123[29],124[30],125[31],126[32],127[33]
;; rd  kill	(9) 113[25],118[26],120[27],122[28],123[29],124[30],125[31],126[32],127[33]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u20(7){ d4(bb 0 insn -1) }u21(13){ d5(bb 0 insn -1) }u22(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 29 to worklist
Finished finding needed instructions:
Processing use of (reg 118 [ maskline ]) in insn 29:
  Adding insn 19 to worklist
Processing use of (reg 126) in insn 29:
  Adding insn 24 to worklist
Processing use of (reg 127) in insn 29:
  Adding insn 25 to worklist
Processing use of (reg 125 [ offset ]) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 124) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 113 [ _1 ]) in insn 22:
  Adding insn 14 to worklist
Processing use of (reg 120 [ hexti ]) in insn 14:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 122) in insn 19:
  Adding insn 17 to worklist
Processing use of (reg 123) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 113 [ _1 ]) in insn 17:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_EXTI_ClearPending

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,3u} r118={1d,2u} r120={1d,1u} r122={1d,1u,1e} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,2u} r127={1d,2u} 
;;    total ref usage 57{34d,22u,1e} in 24{24 regular + 0 call} insns.
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 4 2 (set (reg/v/f:SI 120 [ hexti ])
        (reg:SI 0 r0 [ hexti ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":575:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hexti ])
        (nil)))
(note 4 2 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":576:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":577:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":578:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":581:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":582:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":583:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":586:3 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg/v/f:SI 120 [ hexti ]) [1 hexti_6(D)->Line+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":586:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 120 [ hexti ])
        (nil)))
(debug_insn 15 14 16 2 (var_location:SI offset (and:SI (lshiftrt:SI (reg:SI 113 [ _1 ])
            (const_int 16 [0x10]))
        (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":586:10 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":588:3 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 122)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":588:35 90 {*arm_andsi3_insn}
     (nil))
(insn 18 17 19 2 (set (reg:SI 123)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":588:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 19 18 20 2 (set (reg/v:SI 118 [ maskline ])
        (ashift:SI (reg:SI 123)
            (reg:SI 122))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":588:12 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 123)
        (expr_list:REG_DEAD (reg:SI 122)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 122))
                (nil)))))
(debug_insn 20 19 21 2 (var_location:SI maskline (reg/v:SI 118 [ maskline ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":588:12 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":591:3 -1
     (nil))
(insn 22 21 23 2 (set (reg:SI 124)
        (lshiftrt:SI (reg:SI 113 [ _1 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":586:43 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 23 22 24 2 (set (reg:SI 125 [ offset ])
        (and:SI (reg:SI 124)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":586:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124)
        (nil)))
(insn 24 23 25 2 (set (reg:SI 126)
        (ashift:SI (reg:SI 125 [ offset ])
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":591:25 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 125 [ offset ])
        (nil)))
(insn 25 24 32 2 (set (reg:SI 127)
        (const_int 1073808404 [0x40010414])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":591:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 32 25 27 2 (var_location:SI D#10 (plus:SI (reg:SI 126)
        (reg:SI 127))) -1
     (nil))
(debug_insn 27 32 28 2 (var_location:SI regaddr (debug_expr:SI D#10)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":591:11 -1
     (nil))
(debug_insn 28 27 29 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":594:3 -1
     (nil))
(insn 29 28 0 2 (set (mem/v:SI (plus:SI (reg:SI 126)
                (reg:SI 127)) [1 *regaddr_9+0 S4 A32])
        (reg/v:SI 118 [ maskline ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":594:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127)
        (expr_list:REG_DEAD (reg:SI 126)
            (expr_list:REG_DEAD (reg/v:SI 118 [ maskline ])
                (nil)))))

;; Function HAL_EXTI_GenerateSWI (HAL_EXTI_GenerateSWI, funcdef_no=337, decl_uid=8782, cgraph_uid=341, symbol_order=340)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_EXTI_GenerateSWI

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,3u} r118={1d,2u} r120={1d,1u} r121={1d,1u,1e} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,2u} r126={1d,2u} 
;;    total ref usage 57{34d,22u,1e} in 23{23 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 113[25,25] 118[26,26] 120[27,27] 121[28,28] 122[29,29] 123[30,30] 124[31,31] 125[32,32] 126[33,33] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 118 120 121 122 123 124 125 126
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 118 120 121 122 123 124 125 126
;; live  kill	
;; rd  in  	(5) 0[0],7[4],13[5],102[23],103[24]
;; rd  gen 	(9) 113[25],118[26],120[27],121[28],122[29],123[30],124[31],125[32],126[33]
;; rd  kill	(9) 113[25],118[26],120[27],121[28],122[29],123[30],124[31],125[32],126[33]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u20(7){ d4(bb 0 insn -1) }u21(13){ d5(bb 0 insn -1) }u22(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 27 to worklist
Finished finding needed instructions:
Processing use of (reg 118 [ maskline ]) in insn 27:
  Adding insn 17 to worklist
Processing use of (reg 125) in insn 27:
  Adding insn 22 to worklist
Processing use of (reg 126) in insn 27:
  Adding insn 23 to worklist
Processing use of (reg 124 [ offset ]) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 123) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 113 [ _1 ]) in insn 20:
  Adding insn 12 to worklist
Processing use of (reg 120 [ hexti ]) in insn 12:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 121) in insn 17:
  Adding insn 15 to worklist
Processing use of (reg 122) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 113 [ _1 ]) in insn 15:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_EXTI_GenerateSWI

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,3u} r118={1d,2u} r120={1d,1u} r121={1d,1u,1e} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,2u} r126={1d,2u} 
;;    total ref usage 57{34d,22u,1e} in 23{23 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 120 [ hexti ])
        (reg:SI 0 r0 [ hexti ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":604:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hexti ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":605:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":606:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":607:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":610:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":611:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":614:3 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg/v/f:SI 120 [ hexti ]) [1 hexti_6(D)->Line+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":614:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 120 [ hexti ])
        (nil)))
(debug_insn 13 12 14 2 (var_location:SI offset (and:SI (lshiftrt:SI (reg:SI 113 [ _1 ])
            (const_int 16 [0x10]))
        (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":614:10 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":616:3 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 121)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":616:35 90 {*arm_andsi3_insn}
     (nil))
(insn 16 15 17 2 (set (reg:SI 122)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":616:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 18 2 (set (reg/v:SI 118 [ maskline ])
        (ashift:SI (reg:SI 122)
            (reg:SI 121))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":616:12 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 122)
        (expr_list:REG_DEAD (reg:SI 121)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 121))
                (nil)))))
(debug_insn 18 17 19 2 (var_location:SI maskline (reg/v:SI 118 [ maskline ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":616:12 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":618:3 -1
     (nil))
(insn 20 19 21 2 (set (reg:SI 123)
        (lshiftrt:SI (reg:SI 113 [ _1 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":614:43 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 21 20 22 2 (set (reg:SI 124 [ offset ])
        (and:SI (reg:SI 123)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":614:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(insn 22 21 23 2 (set (reg:SI 125)
        (ashift:SI (reg:SI 124 [ offset ])
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":618:28 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 124 [ offset ])
        (nil)))
(insn 23 22 30 2 (set (reg:SI 126)
        (const_int 1073808400 [0x40010410])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":618:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 30 23 25 2 (var_location:SI D#11 (plus:SI (reg:SI 125)
        (reg:SI 126))) -1
     (nil))
(debug_insn 25 30 26 2 (var_location:SI regaddr (debug_expr:SI D#11)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":618:11 -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":619:3 -1
     (nil))
(insn 27 26 0 2 (set (mem/v:SI (plus:SI (reg:SI 125)
                (reg:SI 126)) [1 *regaddr_9+0 S4 A128])
        (reg/v:SI 118 [ maskline ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":619:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126)
        (expr_list:REG_DEAD (reg:SI 125)
            (expr_list:REG_DEAD (reg/v:SI 118 [ maskline ])
                (nil)))))
