
timmer_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000057c8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000238  08005998  08005998  00015998  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005bd0  08005bd0  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  08005bd0  08005bd0  00015bd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005bd8  08005bd8  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005bd8  08005bd8  00015bd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005bdc  08005bdc  00015bdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08005be0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000264  2000005c  08005c3c  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002c0  08005c3c  000202c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c14a  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001809  00000000  00000000  0002c219  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000aa8  00000000  00000000  0002da28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000855  00000000  00000000  0002e4d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002658d  00000000  00000000  0002ed25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000db29  00000000  00000000  000552b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f1c81  00000000  00000000  00062ddb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003594  00000000  00000000  00154a5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  00157ff0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000005c 	.word	0x2000005c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005980 	.word	0x08005980

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000060 	.word	0x20000060
 800020c:	08005980 	.word	0x08005980

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_dmul>:
 80002b0:	b570      	push	{r4, r5, r6, lr}
 80002b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80002b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80002ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80002be:	bf1d      	ittte	ne
 80002c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002c4:	ea94 0f0c 	teqne	r4, ip
 80002c8:	ea95 0f0c 	teqne	r5, ip
 80002cc:	f000 f8de 	bleq	800048c <__aeabi_dmul+0x1dc>
 80002d0:	442c      	add	r4, r5
 80002d2:	ea81 0603 	eor.w	r6, r1, r3
 80002d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002e2:	bf18      	it	ne
 80002e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002f0:	d038      	beq.n	8000364 <__aeabi_dmul+0xb4>
 80002f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002f6:	f04f 0500 	mov.w	r5, #0
 80002fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000302:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000306:	f04f 0600 	mov.w	r6, #0
 800030a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800030e:	f09c 0f00 	teq	ip, #0
 8000312:	bf18      	it	ne
 8000314:	f04e 0e01 	orrne.w	lr, lr, #1
 8000318:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800031c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000320:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000324:	d204      	bcs.n	8000330 <__aeabi_dmul+0x80>
 8000326:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800032a:	416d      	adcs	r5, r5
 800032c:	eb46 0606 	adc.w	r6, r6, r6
 8000330:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000334:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000338:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800033c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000340:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000344:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000348:	bf88      	it	hi
 800034a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800034e:	d81e      	bhi.n	800038e <__aeabi_dmul+0xde>
 8000350:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	bd70      	pop	{r4, r5, r6, pc}
 8000364:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000368:	ea46 0101 	orr.w	r1, r6, r1
 800036c:	ea40 0002 	orr.w	r0, r0, r2
 8000370:	ea81 0103 	eor.w	r1, r1, r3
 8000374:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000378:	bfc2      	ittt	gt
 800037a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800037e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000382:	bd70      	popgt	{r4, r5, r6, pc}
 8000384:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000388:	f04f 0e00 	mov.w	lr, #0
 800038c:	3c01      	subs	r4, #1
 800038e:	f300 80ab 	bgt.w	80004e8 <__aeabi_dmul+0x238>
 8000392:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000396:	bfde      	ittt	le
 8000398:	2000      	movle	r0, #0
 800039a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800039e:	bd70      	pople	{r4, r5, r6, pc}
 80003a0:	f1c4 0400 	rsb	r4, r4, #0
 80003a4:	3c20      	subs	r4, #32
 80003a6:	da35      	bge.n	8000414 <__aeabi_dmul+0x164>
 80003a8:	340c      	adds	r4, #12
 80003aa:	dc1b      	bgt.n	80003e4 <__aeabi_dmul+0x134>
 80003ac:	f104 0414 	add.w	r4, r4, #20
 80003b0:	f1c4 0520 	rsb	r5, r4, #32
 80003b4:	fa00 f305 	lsl.w	r3, r0, r5
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f205 	lsl.w	r2, r1, r5
 80003c0:	ea40 0002 	orr.w	r0, r0, r2
 80003c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80003c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80003cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003d0:	fa21 f604 	lsr.w	r6, r1, r4
 80003d4:	eb42 0106 	adc.w	r1, r2, r6
 80003d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003dc:	bf08      	it	eq
 80003de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f1c4 040c 	rsb	r4, r4, #12
 80003e8:	f1c4 0520 	rsb	r5, r4, #32
 80003ec:	fa00 f304 	lsl.w	r3, r0, r4
 80003f0:	fa20 f005 	lsr.w	r0, r0, r5
 80003f4:	fa01 f204 	lsl.w	r2, r1, r4
 80003f8:	ea40 0002 	orr.w	r0, r0, r2
 80003fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000400:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000404:	f141 0100 	adc.w	r1, r1, #0
 8000408:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800040c:	bf08      	it	eq
 800040e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000412:	bd70      	pop	{r4, r5, r6, pc}
 8000414:	f1c4 0520 	rsb	r5, r4, #32
 8000418:	fa00 f205 	lsl.w	r2, r0, r5
 800041c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000420:	fa20 f304 	lsr.w	r3, r0, r4
 8000424:	fa01 f205 	lsl.w	r2, r1, r5
 8000428:	ea43 0302 	orr.w	r3, r3, r2
 800042c:	fa21 f004 	lsr.w	r0, r1, r4
 8000430:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000434:	fa21 f204 	lsr.w	r2, r1, r4
 8000438:	ea20 0002 	bic.w	r0, r0, r2
 800043c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000440:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000444:	bf08      	it	eq
 8000446:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800044a:	bd70      	pop	{r4, r5, r6, pc}
 800044c:	f094 0f00 	teq	r4, #0
 8000450:	d10f      	bne.n	8000472 <__aeabi_dmul+0x1c2>
 8000452:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000456:	0040      	lsls	r0, r0, #1
 8000458:	eb41 0101 	adc.w	r1, r1, r1
 800045c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000460:	bf08      	it	eq
 8000462:	3c01      	subeq	r4, #1
 8000464:	d0f7      	beq.n	8000456 <__aeabi_dmul+0x1a6>
 8000466:	ea41 0106 	orr.w	r1, r1, r6
 800046a:	f095 0f00 	teq	r5, #0
 800046e:	bf18      	it	ne
 8000470:	4770      	bxne	lr
 8000472:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000476:	0052      	lsls	r2, r2, #1
 8000478:	eb43 0303 	adc.w	r3, r3, r3
 800047c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000480:	bf08      	it	eq
 8000482:	3d01      	subeq	r5, #1
 8000484:	d0f7      	beq.n	8000476 <__aeabi_dmul+0x1c6>
 8000486:	ea43 0306 	orr.w	r3, r3, r6
 800048a:	4770      	bx	lr
 800048c:	ea94 0f0c 	teq	r4, ip
 8000490:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000494:	bf18      	it	ne
 8000496:	ea95 0f0c 	teqne	r5, ip
 800049a:	d00c      	beq.n	80004b6 <__aeabi_dmul+0x206>
 800049c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004a0:	bf18      	it	ne
 80004a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004a6:	d1d1      	bne.n	800044c <__aeabi_dmul+0x19c>
 80004a8:	ea81 0103 	eor.w	r1, r1, r3
 80004ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004b0:	f04f 0000 	mov.w	r0, #0
 80004b4:	bd70      	pop	{r4, r5, r6, pc}
 80004b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004ba:	bf06      	itte	eq
 80004bc:	4610      	moveq	r0, r2
 80004be:	4619      	moveq	r1, r3
 80004c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004c4:	d019      	beq.n	80004fa <__aeabi_dmul+0x24a>
 80004c6:	ea94 0f0c 	teq	r4, ip
 80004ca:	d102      	bne.n	80004d2 <__aeabi_dmul+0x222>
 80004cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004d0:	d113      	bne.n	80004fa <__aeabi_dmul+0x24a>
 80004d2:	ea95 0f0c 	teq	r5, ip
 80004d6:	d105      	bne.n	80004e4 <__aeabi_dmul+0x234>
 80004d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004dc:	bf1c      	itt	ne
 80004de:	4610      	movne	r0, r2
 80004e0:	4619      	movne	r1, r3
 80004e2:	d10a      	bne.n	80004fa <__aeabi_dmul+0x24a>
 80004e4:	ea81 0103 	eor.w	r1, r1, r3
 80004e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd70      	pop	{r4, r5, r6, pc}
 80004fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000502:	bd70      	pop	{r4, r5, r6, pc}

08000504 <__aeabi_drsub>:
 8000504:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000508:	e002      	b.n	8000510 <__adddf3>
 800050a:	bf00      	nop

0800050c <__aeabi_dsub>:
 800050c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000510 <__adddf3>:
 8000510:	b530      	push	{r4, r5, lr}
 8000512:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000516:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800051a:	ea94 0f05 	teq	r4, r5
 800051e:	bf08      	it	eq
 8000520:	ea90 0f02 	teqeq	r0, r2
 8000524:	bf1f      	itttt	ne
 8000526:	ea54 0c00 	orrsne.w	ip, r4, r0
 800052a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800052e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000532:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000536:	f000 80e2 	beq.w	80006fe <__adddf3+0x1ee>
 800053a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800053e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000542:	bfb8      	it	lt
 8000544:	426d      	neglt	r5, r5
 8000546:	dd0c      	ble.n	8000562 <__adddf3+0x52>
 8000548:	442c      	add	r4, r5
 800054a:	ea80 0202 	eor.w	r2, r0, r2
 800054e:	ea81 0303 	eor.w	r3, r1, r3
 8000552:	ea82 0000 	eor.w	r0, r2, r0
 8000556:	ea83 0101 	eor.w	r1, r3, r1
 800055a:	ea80 0202 	eor.w	r2, r0, r2
 800055e:	ea81 0303 	eor.w	r3, r1, r3
 8000562:	2d36      	cmp	r5, #54	; 0x36
 8000564:	bf88      	it	hi
 8000566:	bd30      	pophi	{r4, r5, pc}
 8000568:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800056c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000570:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000574:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000578:	d002      	beq.n	8000580 <__adddf3+0x70>
 800057a:	4240      	negs	r0, r0
 800057c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000580:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000584:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000588:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800058c:	d002      	beq.n	8000594 <__adddf3+0x84>
 800058e:	4252      	negs	r2, r2
 8000590:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000594:	ea94 0f05 	teq	r4, r5
 8000598:	f000 80a7 	beq.w	80006ea <__adddf3+0x1da>
 800059c:	f1a4 0401 	sub.w	r4, r4, #1
 80005a0:	f1d5 0e20 	rsbs	lr, r5, #32
 80005a4:	db0d      	blt.n	80005c2 <__adddf3+0xb2>
 80005a6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005aa:	fa22 f205 	lsr.w	r2, r2, r5
 80005ae:	1880      	adds	r0, r0, r2
 80005b0:	f141 0100 	adc.w	r1, r1, #0
 80005b4:	fa03 f20e 	lsl.w	r2, r3, lr
 80005b8:	1880      	adds	r0, r0, r2
 80005ba:	fa43 f305 	asr.w	r3, r3, r5
 80005be:	4159      	adcs	r1, r3
 80005c0:	e00e      	b.n	80005e0 <__adddf3+0xd0>
 80005c2:	f1a5 0520 	sub.w	r5, r5, #32
 80005c6:	f10e 0e20 	add.w	lr, lr, #32
 80005ca:	2a01      	cmp	r2, #1
 80005cc:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005d0:	bf28      	it	cs
 80005d2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005d6:	fa43 f305 	asr.w	r3, r3, r5
 80005da:	18c0      	adds	r0, r0, r3
 80005dc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005e4:	d507      	bpl.n	80005f6 <__adddf3+0xe6>
 80005e6:	f04f 0e00 	mov.w	lr, #0
 80005ea:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ee:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005f2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005f6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005fa:	d31b      	bcc.n	8000634 <__adddf3+0x124>
 80005fc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000600:	d30c      	bcc.n	800061c <__adddf3+0x10c>
 8000602:	0849      	lsrs	r1, r1, #1
 8000604:	ea5f 0030 	movs.w	r0, r0, rrx
 8000608:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800060c:	f104 0401 	add.w	r4, r4, #1
 8000610:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000614:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000618:	f080 809a 	bcs.w	8000750 <__adddf3+0x240>
 800061c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000620:	bf08      	it	eq
 8000622:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000626:	f150 0000 	adcs.w	r0, r0, #0
 800062a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800062e:	ea41 0105 	orr.w	r1, r1, r5
 8000632:	bd30      	pop	{r4, r5, pc}
 8000634:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000638:	4140      	adcs	r0, r0
 800063a:	eb41 0101 	adc.w	r1, r1, r1
 800063e:	3c01      	subs	r4, #1
 8000640:	bf28      	it	cs
 8000642:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000646:	d2e9      	bcs.n	800061c <__adddf3+0x10c>
 8000648:	f091 0f00 	teq	r1, #0
 800064c:	bf04      	itt	eq
 800064e:	4601      	moveq	r1, r0
 8000650:	2000      	moveq	r0, #0
 8000652:	fab1 f381 	clz	r3, r1
 8000656:	bf08      	it	eq
 8000658:	3320      	addeq	r3, #32
 800065a:	f1a3 030b 	sub.w	r3, r3, #11
 800065e:	f1b3 0220 	subs.w	r2, r3, #32
 8000662:	da0c      	bge.n	800067e <__adddf3+0x16e>
 8000664:	320c      	adds	r2, #12
 8000666:	dd08      	ble.n	800067a <__adddf3+0x16a>
 8000668:	f102 0c14 	add.w	ip, r2, #20
 800066c:	f1c2 020c 	rsb	r2, r2, #12
 8000670:	fa01 f00c 	lsl.w	r0, r1, ip
 8000674:	fa21 f102 	lsr.w	r1, r1, r2
 8000678:	e00c      	b.n	8000694 <__adddf3+0x184>
 800067a:	f102 0214 	add.w	r2, r2, #20
 800067e:	bfd8      	it	le
 8000680:	f1c2 0c20 	rsble	ip, r2, #32
 8000684:	fa01 f102 	lsl.w	r1, r1, r2
 8000688:	fa20 fc0c 	lsr.w	ip, r0, ip
 800068c:	bfdc      	itt	le
 800068e:	ea41 010c 	orrle.w	r1, r1, ip
 8000692:	4090      	lslle	r0, r2
 8000694:	1ae4      	subs	r4, r4, r3
 8000696:	bfa2      	ittt	ge
 8000698:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800069c:	4329      	orrge	r1, r5
 800069e:	bd30      	popge	{r4, r5, pc}
 80006a0:	ea6f 0404 	mvn.w	r4, r4
 80006a4:	3c1f      	subs	r4, #31
 80006a6:	da1c      	bge.n	80006e2 <__adddf3+0x1d2>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc0e      	bgt.n	80006ca <__adddf3+0x1ba>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0220 	rsb	r2, r4, #32
 80006b4:	fa20 f004 	lsr.w	r0, r0, r4
 80006b8:	fa01 f302 	lsl.w	r3, r1, r2
 80006bc:	ea40 0003 	orr.w	r0, r0, r3
 80006c0:	fa21 f304 	lsr.w	r3, r1, r4
 80006c4:	ea45 0103 	orr.w	r1, r5, r3
 80006c8:	bd30      	pop	{r4, r5, pc}
 80006ca:	f1c4 040c 	rsb	r4, r4, #12
 80006ce:	f1c4 0220 	rsb	r2, r4, #32
 80006d2:	fa20 f002 	lsr.w	r0, r0, r2
 80006d6:	fa01 f304 	lsl.w	r3, r1, r4
 80006da:	ea40 0003 	orr.w	r0, r0, r3
 80006de:	4629      	mov	r1, r5
 80006e0:	bd30      	pop	{r4, r5, pc}
 80006e2:	fa21 f004 	lsr.w	r0, r1, r4
 80006e6:	4629      	mov	r1, r5
 80006e8:	bd30      	pop	{r4, r5, pc}
 80006ea:	f094 0f00 	teq	r4, #0
 80006ee:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006f2:	bf06      	itte	eq
 80006f4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006f8:	3401      	addeq	r4, #1
 80006fa:	3d01      	subne	r5, #1
 80006fc:	e74e      	b.n	800059c <__adddf3+0x8c>
 80006fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000702:	bf18      	it	ne
 8000704:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000708:	d029      	beq.n	800075e <__adddf3+0x24e>
 800070a:	ea94 0f05 	teq	r4, r5
 800070e:	bf08      	it	eq
 8000710:	ea90 0f02 	teqeq	r0, r2
 8000714:	d005      	beq.n	8000722 <__adddf3+0x212>
 8000716:	ea54 0c00 	orrs.w	ip, r4, r0
 800071a:	bf04      	itt	eq
 800071c:	4619      	moveq	r1, r3
 800071e:	4610      	moveq	r0, r2
 8000720:	bd30      	pop	{r4, r5, pc}
 8000722:	ea91 0f03 	teq	r1, r3
 8000726:	bf1e      	ittt	ne
 8000728:	2100      	movne	r1, #0
 800072a:	2000      	movne	r0, #0
 800072c:	bd30      	popne	{r4, r5, pc}
 800072e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000732:	d105      	bne.n	8000740 <__adddf3+0x230>
 8000734:	0040      	lsls	r0, r0, #1
 8000736:	4149      	adcs	r1, r1
 8000738:	bf28      	it	cs
 800073a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800073e:	bd30      	pop	{r4, r5, pc}
 8000740:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000744:	bf3c      	itt	cc
 8000746:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800074a:	bd30      	popcc	{r4, r5, pc}
 800074c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000750:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000754:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000758:	f04f 0000 	mov.w	r0, #0
 800075c:	bd30      	pop	{r4, r5, pc}
 800075e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000762:	bf1a      	itte	ne
 8000764:	4619      	movne	r1, r3
 8000766:	4610      	movne	r0, r2
 8000768:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800076c:	bf1c      	itt	ne
 800076e:	460b      	movne	r3, r1
 8000770:	4602      	movne	r2, r0
 8000772:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000776:	bf06      	itte	eq
 8000778:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800077c:	ea91 0f03 	teqeq	r1, r3
 8000780:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000784:	bd30      	pop	{r4, r5, pc}
 8000786:	bf00      	nop

08000788 <__aeabi_ui2d>:
 8000788:	f090 0f00 	teq	r0, #0
 800078c:	bf04      	itt	eq
 800078e:	2100      	moveq	r1, #0
 8000790:	4770      	bxeq	lr
 8000792:	b530      	push	{r4, r5, lr}
 8000794:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000798:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800079c:	f04f 0500 	mov.w	r5, #0
 80007a0:	f04f 0100 	mov.w	r1, #0
 80007a4:	e750      	b.n	8000648 <__adddf3+0x138>
 80007a6:	bf00      	nop

080007a8 <__aeabi_i2d>:
 80007a8:	f090 0f00 	teq	r0, #0
 80007ac:	bf04      	itt	eq
 80007ae:	2100      	moveq	r1, #0
 80007b0:	4770      	bxeq	lr
 80007b2:	b530      	push	{r4, r5, lr}
 80007b4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007b8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007bc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80007c0:	bf48      	it	mi
 80007c2:	4240      	negmi	r0, r0
 80007c4:	f04f 0100 	mov.w	r1, #0
 80007c8:	e73e      	b.n	8000648 <__adddf3+0x138>
 80007ca:	bf00      	nop

080007cc <__aeabi_f2d>:
 80007cc:	0042      	lsls	r2, r0, #1
 80007ce:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007d2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007d6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007da:	bf1f      	itttt	ne
 80007dc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007e0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007e4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007e8:	4770      	bxne	lr
 80007ea:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007ee:	bf08      	it	eq
 80007f0:	4770      	bxeq	lr
 80007f2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007f6:	bf04      	itt	eq
 80007f8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007fc:	4770      	bxeq	lr
 80007fe:	b530      	push	{r4, r5, lr}
 8000800:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000804:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000808:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800080c:	e71c      	b.n	8000648 <__adddf3+0x138>
 800080e:	bf00      	nop

08000810 <__aeabi_ul2d>:
 8000810:	ea50 0201 	orrs.w	r2, r0, r1
 8000814:	bf08      	it	eq
 8000816:	4770      	bxeq	lr
 8000818:	b530      	push	{r4, r5, lr}
 800081a:	f04f 0500 	mov.w	r5, #0
 800081e:	e00a      	b.n	8000836 <__aeabi_l2d+0x16>

08000820 <__aeabi_l2d>:
 8000820:	ea50 0201 	orrs.w	r2, r0, r1
 8000824:	bf08      	it	eq
 8000826:	4770      	bxeq	lr
 8000828:	b530      	push	{r4, r5, lr}
 800082a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800082e:	d502      	bpl.n	8000836 <__aeabi_l2d+0x16>
 8000830:	4240      	negs	r0, r0
 8000832:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000836:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800083a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800083e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000842:	f43f aed8 	beq.w	80005f6 <__adddf3+0xe6>
 8000846:	f04f 0203 	mov.w	r2, #3
 800084a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800084e:	bf18      	it	ne
 8000850:	3203      	addne	r2, #3
 8000852:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000856:	bf18      	it	ne
 8000858:	3203      	addne	r2, #3
 800085a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800085e:	f1c2 0320 	rsb	r3, r2, #32
 8000862:	fa00 fc03 	lsl.w	ip, r0, r3
 8000866:	fa20 f002 	lsr.w	r0, r0, r2
 800086a:	fa01 fe03 	lsl.w	lr, r1, r3
 800086e:	ea40 000e 	orr.w	r0, r0, lr
 8000872:	fa21 f102 	lsr.w	r1, r1, r2
 8000876:	4414      	add	r4, r2
 8000878:	e6bd      	b.n	80005f6 <__adddf3+0xe6>
 800087a:	bf00      	nop

0800087c <__gedf2>:
 800087c:	f04f 3cff 	mov.w	ip, #4294967295
 8000880:	e006      	b.n	8000890 <__cmpdf2+0x4>
 8000882:	bf00      	nop

08000884 <__ledf2>:
 8000884:	f04f 0c01 	mov.w	ip, #1
 8000888:	e002      	b.n	8000890 <__cmpdf2+0x4>
 800088a:	bf00      	nop

0800088c <__cmpdf2>:
 800088c:	f04f 0c01 	mov.w	ip, #1
 8000890:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000894:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000898:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800089c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80008a0:	bf18      	it	ne
 80008a2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80008a6:	d01b      	beq.n	80008e0 <__cmpdf2+0x54>
 80008a8:	b001      	add	sp, #4
 80008aa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80008ae:	bf0c      	ite	eq
 80008b0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80008b4:	ea91 0f03 	teqne	r1, r3
 80008b8:	bf02      	ittt	eq
 80008ba:	ea90 0f02 	teqeq	r0, r2
 80008be:	2000      	moveq	r0, #0
 80008c0:	4770      	bxeq	lr
 80008c2:	f110 0f00 	cmn.w	r0, #0
 80008c6:	ea91 0f03 	teq	r1, r3
 80008ca:	bf58      	it	pl
 80008cc:	4299      	cmppl	r1, r3
 80008ce:	bf08      	it	eq
 80008d0:	4290      	cmpeq	r0, r2
 80008d2:	bf2c      	ite	cs
 80008d4:	17d8      	asrcs	r0, r3, #31
 80008d6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80008da:	f040 0001 	orr.w	r0, r0, #1
 80008de:	4770      	bx	lr
 80008e0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80008e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008e8:	d102      	bne.n	80008f0 <__cmpdf2+0x64>
 80008ea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80008ee:	d107      	bne.n	8000900 <__cmpdf2+0x74>
 80008f0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80008f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008f8:	d1d6      	bne.n	80008a8 <__cmpdf2+0x1c>
 80008fa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80008fe:	d0d3      	beq.n	80008a8 <__cmpdf2+0x1c>
 8000900:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000904:	4770      	bx	lr
 8000906:	bf00      	nop

08000908 <__aeabi_cdrcmple>:
 8000908:	4684      	mov	ip, r0
 800090a:	4610      	mov	r0, r2
 800090c:	4662      	mov	r2, ip
 800090e:	468c      	mov	ip, r1
 8000910:	4619      	mov	r1, r3
 8000912:	4663      	mov	r3, ip
 8000914:	e000      	b.n	8000918 <__aeabi_cdcmpeq>
 8000916:	bf00      	nop

08000918 <__aeabi_cdcmpeq>:
 8000918:	b501      	push	{r0, lr}
 800091a:	f7ff ffb7 	bl	800088c <__cmpdf2>
 800091e:	2800      	cmp	r0, #0
 8000920:	bf48      	it	mi
 8000922:	f110 0f00 	cmnmi.w	r0, #0
 8000926:	bd01      	pop	{r0, pc}

08000928 <__aeabi_dcmpeq>:
 8000928:	f84d ed08 	str.w	lr, [sp, #-8]!
 800092c:	f7ff fff4 	bl	8000918 <__aeabi_cdcmpeq>
 8000930:	bf0c      	ite	eq
 8000932:	2001      	moveq	r0, #1
 8000934:	2000      	movne	r0, #0
 8000936:	f85d fb08 	ldr.w	pc, [sp], #8
 800093a:	bf00      	nop

0800093c <__aeabi_dcmplt>:
 800093c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000940:	f7ff ffea 	bl	8000918 <__aeabi_cdcmpeq>
 8000944:	bf34      	ite	cc
 8000946:	2001      	movcc	r0, #1
 8000948:	2000      	movcs	r0, #0
 800094a:	f85d fb08 	ldr.w	pc, [sp], #8
 800094e:	bf00      	nop

08000950 <__aeabi_dcmple>:
 8000950:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000954:	f7ff ffe0 	bl	8000918 <__aeabi_cdcmpeq>
 8000958:	bf94      	ite	ls
 800095a:	2001      	movls	r0, #1
 800095c:	2000      	movhi	r0, #0
 800095e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000962:	bf00      	nop

08000964 <__aeabi_dcmpge>:
 8000964:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000968:	f7ff ffce 	bl	8000908 <__aeabi_cdrcmple>
 800096c:	bf94      	ite	ls
 800096e:	2001      	movls	r0, #1
 8000970:	2000      	movhi	r0, #0
 8000972:	f85d fb08 	ldr.w	pc, [sp], #8
 8000976:	bf00      	nop

08000978 <__aeabi_dcmpgt>:
 8000978:	f84d ed08 	str.w	lr, [sp, #-8]!
 800097c:	f7ff ffc4 	bl	8000908 <__aeabi_cdrcmple>
 8000980:	bf34      	ite	cc
 8000982:	2001      	movcc	r0, #1
 8000984:	2000      	movcs	r0, #0
 8000986:	f85d fb08 	ldr.w	pc, [sp], #8
 800098a:	bf00      	nop

0800098c <__aeabi_d2iz>:
 800098c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000990:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000994:	d215      	bcs.n	80009c2 <__aeabi_d2iz+0x36>
 8000996:	d511      	bpl.n	80009bc <__aeabi_d2iz+0x30>
 8000998:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800099c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009a0:	d912      	bls.n	80009c8 <__aeabi_d2iz+0x3c>
 80009a2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009a6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80009aa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009ae:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009b2:	fa23 f002 	lsr.w	r0, r3, r2
 80009b6:	bf18      	it	ne
 80009b8:	4240      	negne	r0, r0
 80009ba:	4770      	bx	lr
 80009bc:	f04f 0000 	mov.w	r0, #0
 80009c0:	4770      	bx	lr
 80009c2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009c6:	d105      	bne.n	80009d4 <__aeabi_d2iz+0x48>
 80009c8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80009cc:	bf08      	it	eq
 80009ce:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80009d2:	4770      	bx	lr
 80009d4:	f04f 0000 	mov.w	r0, #0
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop

080009dc <__aeabi_d2f>:
 80009dc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009e0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80009e4:	bf24      	itt	cs
 80009e6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80009ea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80009ee:	d90d      	bls.n	8000a0c <__aeabi_d2f+0x30>
 80009f0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80009f4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009f8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009fc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a00:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a04:	bf08      	it	eq
 8000a06:	f020 0001 	biceq.w	r0, r0, #1
 8000a0a:	4770      	bx	lr
 8000a0c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a10:	d121      	bne.n	8000a56 <__aeabi_d2f+0x7a>
 8000a12:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a16:	bfbc      	itt	lt
 8000a18:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a1c:	4770      	bxlt	lr
 8000a1e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a22:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a26:	f1c2 0218 	rsb	r2, r2, #24
 8000a2a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a2e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a32:	fa20 f002 	lsr.w	r0, r0, r2
 8000a36:	bf18      	it	ne
 8000a38:	f040 0001 	orrne.w	r0, r0, #1
 8000a3c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a40:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a44:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a48:	ea40 000c 	orr.w	r0, r0, ip
 8000a4c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a50:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a54:	e7cc      	b.n	80009f0 <__aeabi_d2f+0x14>
 8000a56:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a5a:	d107      	bne.n	8000a6c <__aeabi_d2f+0x90>
 8000a5c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a60:	bf1e      	ittt	ne
 8000a62:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a66:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a6a:	4770      	bxne	lr
 8000a6c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a70:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a74:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop

08000a7c <__aeabi_uldivmod>:
 8000a7c:	b953      	cbnz	r3, 8000a94 <__aeabi_uldivmod+0x18>
 8000a7e:	b94a      	cbnz	r2, 8000a94 <__aeabi_uldivmod+0x18>
 8000a80:	2900      	cmp	r1, #0
 8000a82:	bf08      	it	eq
 8000a84:	2800      	cmpeq	r0, #0
 8000a86:	bf1c      	itt	ne
 8000a88:	f04f 31ff 	movne.w	r1, #4294967295
 8000a8c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a90:	f000 b970 	b.w	8000d74 <__aeabi_idiv0>
 8000a94:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a98:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a9c:	f000 f806 	bl	8000aac <__udivmoddi4>
 8000aa0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aa4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aa8:	b004      	add	sp, #16
 8000aaa:	4770      	bx	lr

08000aac <__udivmoddi4>:
 8000aac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ab0:	9e08      	ldr	r6, [sp, #32]
 8000ab2:	460d      	mov	r5, r1
 8000ab4:	4604      	mov	r4, r0
 8000ab6:	460f      	mov	r7, r1
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d14a      	bne.n	8000b52 <__udivmoddi4+0xa6>
 8000abc:	428a      	cmp	r2, r1
 8000abe:	4694      	mov	ip, r2
 8000ac0:	d965      	bls.n	8000b8e <__udivmoddi4+0xe2>
 8000ac2:	fab2 f382 	clz	r3, r2
 8000ac6:	b143      	cbz	r3, 8000ada <__udivmoddi4+0x2e>
 8000ac8:	fa02 fc03 	lsl.w	ip, r2, r3
 8000acc:	f1c3 0220 	rsb	r2, r3, #32
 8000ad0:	409f      	lsls	r7, r3
 8000ad2:	fa20 f202 	lsr.w	r2, r0, r2
 8000ad6:	4317      	orrs	r7, r2
 8000ad8:	409c      	lsls	r4, r3
 8000ada:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000ade:	fa1f f58c 	uxth.w	r5, ip
 8000ae2:	fbb7 f1fe 	udiv	r1, r7, lr
 8000ae6:	0c22      	lsrs	r2, r4, #16
 8000ae8:	fb0e 7711 	mls	r7, lr, r1, r7
 8000aec:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000af0:	fb01 f005 	mul.w	r0, r1, r5
 8000af4:	4290      	cmp	r0, r2
 8000af6:	d90a      	bls.n	8000b0e <__udivmoddi4+0x62>
 8000af8:	eb1c 0202 	adds.w	r2, ip, r2
 8000afc:	f101 37ff 	add.w	r7, r1, #4294967295
 8000b00:	f080 811c 	bcs.w	8000d3c <__udivmoddi4+0x290>
 8000b04:	4290      	cmp	r0, r2
 8000b06:	f240 8119 	bls.w	8000d3c <__udivmoddi4+0x290>
 8000b0a:	3902      	subs	r1, #2
 8000b0c:	4462      	add	r2, ip
 8000b0e:	1a12      	subs	r2, r2, r0
 8000b10:	b2a4      	uxth	r4, r4
 8000b12:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b16:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b1a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000b1e:	fb00 f505 	mul.w	r5, r0, r5
 8000b22:	42a5      	cmp	r5, r4
 8000b24:	d90a      	bls.n	8000b3c <__udivmoddi4+0x90>
 8000b26:	eb1c 0404 	adds.w	r4, ip, r4
 8000b2a:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b2e:	f080 8107 	bcs.w	8000d40 <__udivmoddi4+0x294>
 8000b32:	42a5      	cmp	r5, r4
 8000b34:	f240 8104 	bls.w	8000d40 <__udivmoddi4+0x294>
 8000b38:	4464      	add	r4, ip
 8000b3a:	3802      	subs	r0, #2
 8000b3c:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b40:	1b64      	subs	r4, r4, r5
 8000b42:	2100      	movs	r1, #0
 8000b44:	b11e      	cbz	r6, 8000b4e <__udivmoddi4+0xa2>
 8000b46:	40dc      	lsrs	r4, r3
 8000b48:	2300      	movs	r3, #0
 8000b4a:	e9c6 4300 	strd	r4, r3, [r6]
 8000b4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b52:	428b      	cmp	r3, r1
 8000b54:	d908      	bls.n	8000b68 <__udivmoddi4+0xbc>
 8000b56:	2e00      	cmp	r6, #0
 8000b58:	f000 80ed 	beq.w	8000d36 <__udivmoddi4+0x28a>
 8000b5c:	2100      	movs	r1, #0
 8000b5e:	e9c6 0500 	strd	r0, r5, [r6]
 8000b62:	4608      	mov	r0, r1
 8000b64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b68:	fab3 f183 	clz	r1, r3
 8000b6c:	2900      	cmp	r1, #0
 8000b6e:	d149      	bne.n	8000c04 <__udivmoddi4+0x158>
 8000b70:	42ab      	cmp	r3, r5
 8000b72:	d302      	bcc.n	8000b7a <__udivmoddi4+0xce>
 8000b74:	4282      	cmp	r2, r0
 8000b76:	f200 80f8 	bhi.w	8000d6a <__udivmoddi4+0x2be>
 8000b7a:	1a84      	subs	r4, r0, r2
 8000b7c:	eb65 0203 	sbc.w	r2, r5, r3
 8000b80:	2001      	movs	r0, #1
 8000b82:	4617      	mov	r7, r2
 8000b84:	2e00      	cmp	r6, #0
 8000b86:	d0e2      	beq.n	8000b4e <__udivmoddi4+0xa2>
 8000b88:	e9c6 4700 	strd	r4, r7, [r6]
 8000b8c:	e7df      	b.n	8000b4e <__udivmoddi4+0xa2>
 8000b8e:	b902      	cbnz	r2, 8000b92 <__udivmoddi4+0xe6>
 8000b90:	deff      	udf	#255	; 0xff
 8000b92:	fab2 f382 	clz	r3, r2
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	f040 8090 	bne.w	8000cbc <__udivmoddi4+0x210>
 8000b9c:	1a8a      	subs	r2, r1, r2
 8000b9e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ba2:	fa1f fe8c 	uxth.w	lr, ip
 8000ba6:	2101      	movs	r1, #1
 8000ba8:	fbb2 f5f7 	udiv	r5, r2, r7
 8000bac:	fb07 2015 	mls	r0, r7, r5, r2
 8000bb0:	0c22      	lsrs	r2, r4, #16
 8000bb2:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000bb6:	fb0e f005 	mul.w	r0, lr, r5
 8000bba:	4290      	cmp	r0, r2
 8000bbc:	d908      	bls.n	8000bd0 <__udivmoddi4+0x124>
 8000bbe:	eb1c 0202 	adds.w	r2, ip, r2
 8000bc2:	f105 38ff 	add.w	r8, r5, #4294967295
 8000bc6:	d202      	bcs.n	8000bce <__udivmoddi4+0x122>
 8000bc8:	4290      	cmp	r0, r2
 8000bca:	f200 80cb 	bhi.w	8000d64 <__udivmoddi4+0x2b8>
 8000bce:	4645      	mov	r5, r8
 8000bd0:	1a12      	subs	r2, r2, r0
 8000bd2:	b2a4      	uxth	r4, r4
 8000bd4:	fbb2 f0f7 	udiv	r0, r2, r7
 8000bd8:	fb07 2210 	mls	r2, r7, r0, r2
 8000bdc:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000be0:	fb0e fe00 	mul.w	lr, lr, r0
 8000be4:	45a6      	cmp	lr, r4
 8000be6:	d908      	bls.n	8000bfa <__udivmoddi4+0x14e>
 8000be8:	eb1c 0404 	adds.w	r4, ip, r4
 8000bec:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bf0:	d202      	bcs.n	8000bf8 <__udivmoddi4+0x14c>
 8000bf2:	45a6      	cmp	lr, r4
 8000bf4:	f200 80bb 	bhi.w	8000d6e <__udivmoddi4+0x2c2>
 8000bf8:	4610      	mov	r0, r2
 8000bfa:	eba4 040e 	sub.w	r4, r4, lr
 8000bfe:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000c02:	e79f      	b.n	8000b44 <__udivmoddi4+0x98>
 8000c04:	f1c1 0720 	rsb	r7, r1, #32
 8000c08:	408b      	lsls	r3, r1
 8000c0a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c0e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c12:	fa05 f401 	lsl.w	r4, r5, r1
 8000c16:	fa20 f307 	lsr.w	r3, r0, r7
 8000c1a:	40fd      	lsrs	r5, r7
 8000c1c:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c20:	4323      	orrs	r3, r4
 8000c22:	fbb5 f8f9 	udiv	r8, r5, r9
 8000c26:	fa1f fe8c 	uxth.w	lr, ip
 8000c2a:	fb09 5518 	mls	r5, r9, r8, r5
 8000c2e:	0c1c      	lsrs	r4, r3, #16
 8000c30:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c34:	fb08 f50e 	mul.w	r5, r8, lr
 8000c38:	42a5      	cmp	r5, r4
 8000c3a:	fa02 f201 	lsl.w	r2, r2, r1
 8000c3e:	fa00 f001 	lsl.w	r0, r0, r1
 8000c42:	d90b      	bls.n	8000c5c <__udivmoddi4+0x1b0>
 8000c44:	eb1c 0404 	adds.w	r4, ip, r4
 8000c48:	f108 3aff 	add.w	sl, r8, #4294967295
 8000c4c:	f080 8088 	bcs.w	8000d60 <__udivmoddi4+0x2b4>
 8000c50:	42a5      	cmp	r5, r4
 8000c52:	f240 8085 	bls.w	8000d60 <__udivmoddi4+0x2b4>
 8000c56:	f1a8 0802 	sub.w	r8, r8, #2
 8000c5a:	4464      	add	r4, ip
 8000c5c:	1b64      	subs	r4, r4, r5
 8000c5e:	b29d      	uxth	r5, r3
 8000c60:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c64:	fb09 4413 	mls	r4, r9, r3, r4
 8000c68:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000c6c:	fb03 fe0e 	mul.w	lr, r3, lr
 8000c70:	45a6      	cmp	lr, r4
 8000c72:	d908      	bls.n	8000c86 <__udivmoddi4+0x1da>
 8000c74:	eb1c 0404 	adds.w	r4, ip, r4
 8000c78:	f103 35ff 	add.w	r5, r3, #4294967295
 8000c7c:	d26c      	bcs.n	8000d58 <__udivmoddi4+0x2ac>
 8000c7e:	45a6      	cmp	lr, r4
 8000c80:	d96a      	bls.n	8000d58 <__udivmoddi4+0x2ac>
 8000c82:	3b02      	subs	r3, #2
 8000c84:	4464      	add	r4, ip
 8000c86:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c8a:	fba3 9502 	umull	r9, r5, r3, r2
 8000c8e:	eba4 040e 	sub.w	r4, r4, lr
 8000c92:	42ac      	cmp	r4, r5
 8000c94:	46c8      	mov	r8, r9
 8000c96:	46ae      	mov	lr, r5
 8000c98:	d356      	bcc.n	8000d48 <__udivmoddi4+0x29c>
 8000c9a:	d053      	beq.n	8000d44 <__udivmoddi4+0x298>
 8000c9c:	b156      	cbz	r6, 8000cb4 <__udivmoddi4+0x208>
 8000c9e:	ebb0 0208 	subs.w	r2, r0, r8
 8000ca2:	eb64 040e 	sbc.w	r4, r4, lr
 8000ca6:	fa04 f707 	lsl.w	r7, r4, r7
 8000caa:	40ca      	lsrs	r2, r1
 8000cac:	40cc      	lsrs	r4, r1
 8000cae:	4317      	orrs	r7, r2
 8000cb0:	e9c6 7400 	strd	r7, r4, [r6]
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	2100      	movs	r1, #0
 8000cb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbc:	f1c3 0120 	rsb	r1, r3, #32
 8000cc0:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cc4:	fa20 f201 	lsr.w	r2, r0, r1
 8000cc8:	fa25 f101 	lsr.w	r1, r5, r1
 8000ccc:	409d      	lsls	r5, r3
 8000cce:	432a      	orrs	r2, r5
 8000cd0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd4:	fa1f fe8c 	uxth.w	lr, ip
 8000cd8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cdc:	fb07 1510 	mls	r5, r7, r0, r1
 8000ce0:	0c11      	lsrs	r1, r2, #16
 8000ce2:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ce6:	fb00 f50e 	mul.w	r5, r0, lr
 8000cea:	428d      	cmp	r5, r1
 8000cec:	fa04 f403 	lsl.w	r4, r4, r3
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x258>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000cfa:	d22f      	bcs.n	8000d5c <__udivmoddi4+0x2b0>
 8000cfc:	428d      	cmp	r5, r1
 8000cfe:	d92d      	bls.n	8000d5c <__udivmoddi4+0x2b0>
 8000d00:	3802      	subs	r0, #2
 8000d02:	4461      	add	r1, ip
 8000d04:	1b49      	subs	r1, r1, r5
 8000d06:	b292      	uxth	r2, r2
 8000d08:	fbb1 f5f7 	udiv	r5, r1, r7
 8000d0c:	fb07 1115 	mls	r1, r7, r5, r1
 8000d10:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d14:	fb05 f10e 	mul.w	r1, r5, lr
 8000d18:	4291      	cmp	r1, r2
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x282>
 8000d1c:	eb1c 0202 	adds.w	r2, ip, r2
 8000d20:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d24:	d216      	bcs.n	8000d54 <__udivmoddi4+0x2a8>
 8000d26:	4291      	cmp	r1, r2
 8000d28:	d914      	bls.n	8000d54 <__udivmoddi4+0x2a8>
 8000d2a:	3d02      	subs	r5, #2
 8000d2c:	4462      	add	r2, ip
 8000d2e:	1a52      	subs	r2, r2, r1
 8000d30:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000d34:	e738      	b.n	8000ba8 <__udivmoddi4+0xfc>
 8000d36:	4631      	mov	r1, r6
 8000d38:	4630      	mov	r0, r6
 8000d3a:	e708      	b.n	8000b4e <__udivmoddi4+0xa2>
 8000d3c:	4639      	mov	r1, r7
 8000d3e:	e6e6      	b.n	8000b0e <__udivmoddi4+0x62>
 8000d40:	4610      	mov	r0, r2
 8000d42:	e6fb      	b.n	8000b3c <__udivmoddi4+0x90>
 8000d44:	4548      	cmp	r0, r9
 8000d46:	d2a9      	bcs.n	8000c9c <__udivmoddi4+0x1f0>
 8000d48:	ebb9 0802 	subs.w	r8, r9, r2
 8000d4c:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000d50:	3b01      	subs	r3, #1
 8000d52:	e7a3      	b.n	8000c9c <__udivmoddi4+0x1f0>
 8000d54:	4645      	mov	r5, r8
 8000d56:	e7ea      	b.n	8000d2e <__udivmoddi4+0x282>
 8000d58:	462b      	mov	r3, r5
 8000d5a:	e794      	b.n	8000c86 <__udivmoddi4+0x1da>
 8000d5c:	4640      	mov	r0, r8
 8000d5e:	e7d1      	b.n	8000d04 <__udivmoddi4+0x258>
 8000d60:	46d0      	mov	r8, sl
 8000d62:	e77b      	b.n	8000c5c <__udivmoddi4+0x1b0>
 8000d64:	3d02      	subs	r5, #2
 8000d66:	4462      	add	r2, ip
 8000d68:	e732      	b.n	8000bd0 <__udivmoddi4+0x124>
 8000d6a:	4608      	mov	r0, r1
 8000d6c:	e70a      	b.n	8000b84 <__udivmoddi4+0xd8>
 8000d6e:	4464      	add	r4, ip
 8000d70:	3802      	subs	r0, #2
 8000d72:	e742      	b.n	8000bfa <__udivmoddi4+0x14e>

08000d74 <__aeabi_idiv0>:
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop

08000d78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b084      	sub	sp, #16
 8000d7c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d7e:	f000 ff0e 	bl	8001b9e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d82:	f000 f883 	bl	8000e8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d86:	f000 f93d 	bl	8001004 <MX_GPIO_Init>
  MX_TIM14_Init();
 8000d8a:	f000 f8e7 	bl	8000f5c <MX_TIM14_Init>
  MX_USART1_UART_Init();
 8000d8e:	f000 f909 	bl	8000fa4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  float pi = 3.1416;
 8000d92:	4b37      	ldr	r3, [pc, #220]	; (8000e70 <main+0xf8>)
 8000d94:	60bb      	str	r3, [r7, #8]
  float resultado_seno = 0.0;
 8000d96:	f04f 0300 	mov.w	r3, #0
 8000d9a:	607b      	str	r3, [r7, #4]
  float t = 0.0;
 8000d9c:	f04f 0300 	mov.w	r3, #0
 8000da0:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	//INICIALIZAMOS RELOJ
	HAL_TIM_Base_Start(&htim14);
 8000da2:	4834      	ldr	r0, [pc, #208]	; (8000e74 <main+0xfc>)
 8000da4:	f002 fafa 	bl	800339c <HAL_TIM_Base_Start>
	past_timetamp = __HAL_TIM_GetCounter(&htim14);
 8000da8:	4b32      	ldr	r3, [pc, #200]	; (8000e74 <main+0xfc>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dae:	b29a      	uxth	r2, r3
 8000db0:	4b31      	ldr	r3, [pc, #196]	; (8000e78 <main+0x100>)
 8000db2:	801a      	strh	r2, [r3, #0]

	if (t >= 1.0){ //seteo despues de 1 seg
 8000db4:	edd7 7a03 	vldr	s15, [r7, #12]
 8000db8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000dbc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000dc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dc4:	db03      	blt.n	8000dce <main+0x56>
		t = 0.0;
 8000dc6:	f04f 0300 	mov.w	r3, #0
 8000dca:	60fb      	str	r3, [r7, #12]
 8000dcc:	e029      	b.n	8000e22 <main+0xaa>
	}else{
		resultado_seno = sin(2*pi*1*t);
 8000dce:	edd7 7a02 	vldr	s15, [r7, #8]
 8000dd2:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000dd6:	edd7 7a03 	vldr	s15, [r7, #12]
 8000dda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000dde:	ee17 0a90 	vmov	r0, s15
 8000de2:	f7ff fcf3 	bl	80007cc <__aeabi_f2d>
 8000de6:	4602      	mov	r2, r0
 8000de8:	460b      	mov	r3, r1
 8000dea:	ec43 2b10 	vmov	d0, r2, r3
 8000dee:	f003 fd87 	bl	8004900 <sin>
 8000df2:	ec53 2b10 	vmov	r2, r3, d0
 8000df6:	4610      	mov	r0, r2
 8000df8:	4619      	mov	r1, r3
 8000dfa:	f7ff fdef 	bl	80009dc <__aeabi_d2f>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	607b      	str	r3, [r7, #4]
		t += 0.00277;  //siguiente muestreo
 8000e02:	68f8      	ldr	r0, [r7, #12]
 8000e04:	f7ff fce2 	bl	80007cc <__aeabi_f2d>
 8000e08:	a317      	add	r3, pc, #92	; (adr r3, 8000e68 <main+0xf0>)
 8000e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e0e:	f7ff fb7f 	bl	8000510 <__adddf3>
 8000e12:	4602      	mov	r2, r0
 8000e14:	460b      	mov	r3, r1
 8000e16:	4610      	mov	r0, r2
 8000e18:	4619      	mov	r1, r3
 8000e1a:	f7ff fddf 	bl	80009dc <__aeabi_d2f>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	60fb      	str	r3, [r7, #12]
	}

	timetamo = __HAL_TIM_GetCounter(&htim14);
 8000e22:	4b14      	ldr	r3, [pc, #80]	; (8000e74 <main+0xfc>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e28:	b29a      	uxth	r2, r3
 8000e2a:	4b14      	ldr	r3, [pc, #80]	; (8000e7c <main+0x104>)
 8000e2c:	801a      	strh	r2, [r3, #0]
	HAL_TIM_Base_Stop(&htim14);
 8000e2e:	4811      	ldr	r0, [pc, #68]	; (8000e74 <main+0xfc>)
 8000e30:	f002 fb24 	bl	800347c <HAL_TIM_Base_Stop>

	sprintf(msg,"tiempo: %d\r\n",(int)(timetamo-past_timetamp));
 8000e34:	4b11      	ldr	r3, [pc, #68]	; (8000e7c <main+0x104>)
 8000e36:	881b      	ldrh	r3, [r3, #0]
 8000e38:	461a      	mov	r2, r3
 8000e3a:	4b0f      	ldr	r3, [pc, #60]	; (8000e78 <main+0x100>)
 8000e3c:	881b      	ldrh	r3, [r3, #0]
 8000e3e:	1ad3      	subs	r3, r2, r3
 8000e40:	461a      	mov	r2, r3
 8000e42:	490f      	ldr	r1, [pc, #60]	; (8000e80 <main+0x108>)
 8000e44:	480f      	ldr	r0, [pc, #60]	; (8000e84 <main+0x10c>)
 8000e46:	f003 f8b7 	bl	8003fb8 <siprintf>
	HAL_UART_Transmit(&huart1, msg, sizeof(msg), 100);
 8000e4a:	2364      	movs	r3, #100	; 0x64
 8000e4c:	2220      	movs	r2, #32
 8000e4e:	490d      	ldr	r1, [pc, #52]	; (8000e84 <main+0x10c>)
 8000e50:	480d      	ldr	r0, [pc, #52]	; (8000e88 <main+0x110>)
 8000e52:	f002 fc29 	bl	80036a8 <HAL_UART_Transmit>

	__HAL_TIM_SetCounter(&htim14,0);
 8000e56:	4b07      	ldr	r3, [pc, #28]	; (8000e74 <main+0xfc>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	625a      	str	r2, [r3, #36]	; 0x24

	HAL_Delay(250);
 8000e5e:	20fa      	movs	r0, #250	; 0xfa
 8000e60:	f000 fefa 	bl	8001c58 <HAL_Delay>
	HAL_TIM_Base_Start(&htim14);
 8000e64:	e79d      	b.n	8000da2 <main+0x2a>
 8000e66:	bf00      	nop
 8000e68:	6d1e108c 	.word	0x6d1e108c
 8000e6c:	3f66b11c 	.word	0x3f66b11c
 8000e70:	40490ff9 	.word	0x40490ff9
 8000e74:	20000078 	.word	0x20000078
 8000e78:	2000014e 	.word	0x2000014e
 8000e7c:	2000014c 	.word	0x2000014c
 8000e80:	08005998 	.word	0x08005998
 8000e84:	20000150 	.word	0x20000150
 8000e88:	200000c4 	.word	0x200000c4

08000e8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b094      	sub	sp, #80	; 0x50
 8000e90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e92:	f107 0320 	add.w	r3, r7, #32
 8000e96:	2230      	movs	r2, #48	; 0x30
 8000e98:	2100      	movs	r1, #0
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	f003 f8ac 	bl	8003ff8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ea0:	f107 030c 	add.w	r3, r7, #12
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	601a      	str	r2, [r3, #0]
 8000ea8:	605a      	str	r2, [r3, #4]
 8000eaa:	609a      	str	r2, [r3, #8]
 8000eac:	60da      	str	r2, [r3, #12]
 8000eae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eb0:	4b28      	ldr	r3, [pc, #160]	; (8000f54 <SystemClock_Config+0xc8>)
 8000eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eb4:	4a27      	ldr	r2, [pc, #156]	; (8000f54 <SystemClock_Config+0xc8>)
 8000eb6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000eba:	6413      	str	r3, [r2, #64]	; 0x40
 8000ebc:	4b25      	ldr	r3, [pc, #148]	; (8000f54 <SystemClock_Config+0xc8>)
 8000ebe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ec0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ec4:	60bb      	str	r3, [r7, #8]
 8000ec6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000ec8:	4b23      	ldr	r3, [pc, #140]	; (8000f58 <SystemClock_Config+0xcc>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000ed0:	4a21      	ldr	r2, [pc, #132]	; (8000f58 <SystemClock_Config+0xcc>)
 8000ed2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000ed6:	6013      	str	r3, [r2, #0]
 8000ed8:	4b1f      	ldr	r3, [pc, #124]	; (8000f58 <SystemClock_Config+0xcc>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000ee0:	607b      	str	r3, [r7, #4]
 8000ee2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ee4:	2302      	movs	r3, #2
 8000ee6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ee8:	2301      	movs	r3, #1
 8000eea:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000eec:	2310      	movs	r3, #16
 8000eee:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ef0:	2302      	movs	r3, #2
 8000ef2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 10;
 8000ef8:	230a      	movs	r3, #10
 8000efa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 210;
 8000efc:	23d2      	movs	r3, #210	; 0xd2
 8000efe:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f00:	2302      	movs	r3, #2
 8000f02:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000f04:	2302      	movs	r3, #2
 8000f06:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f08:	f107 0320 	add.w	r3, r7, #32
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f001 f973 	bl	80021f8 <HAL_RCC_OscConfig>
 8000f12:	4603      	mov	r3, r0
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d001      	beq.n	8000f1c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000f18:	f000 fcda 	bl	80018d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f1c:	230f      	movs	r3, #15
 8000f1e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f20:	2302      	movs	r3, #2
 8000f22:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f24:	2300      	movs	r3, #0
 8000f26:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000f28:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000f2c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000f2e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f32:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000f34:	f107 030c 	add.w	r3, r7, #12
 8000f38:	2105      	movs	r1, #5
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f001 fc00 	bl	8002740 <HAL_RCC_ClockConfig>
 8000f40:	4603      	mov	r3, r0
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d001      	beq.n	8000f4a <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8000f46:	f000 fcc3 	bl	80018d0 <Error_Handler>
  }
}
 8000f4a:	bf00      	nop
 8000f4c:	3750      	adds	r7, #80	; 0x50
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	40023800 	.word	0x40023800
 8000f58:	40007000 	.word	0x40007000

08000f5c <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000f60:	4b0e      	ldr	r3, [pc, #56]	; (8000f9c <MX_TIM14_Init+0x40>)
 8000f62:	4a0f      	ldr	r2, [pc, #60]	; (8000fa0 <MX_TIM14_Init+0x44>)
 8000f64:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 84-1;
 8000f66:	4b0d      	ldr	r3, [pc, #52]	; (8000f9c <MX_TIM14_Init+0x40>)
 8000f68:	2253      	movs	r2, #83	; 0x53
 8000f6a:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f6c:	4b0b      	ldr	r3, [pc, #44]	; (8000f9c <MX_TIM14_Init+0x40>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 8000f72:	4b0a      	ldr	r3, [pc, #40]	; (8000f9c <MX_TIM14_Init+0x40>)
 8000f74:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000f78:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f7a:	4b08      	ldr	r3, [pc, #32]	; (8000f9c <MX_TIM14_Init+0x40>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f80:	4b06      	ldr	r3, [pc, #24]	; (8000f9c <MX_TIM14_Init+0x40>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000f86:	4805      	ldr	r0, [pc, #20]	; (8000f9c <MX_TIM14_Init+0x40>)
 8000f88:	f002 f9b0 	bl	80032ec <HAL_TIM_Base_Init>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d001      	beq.n	8000f96 <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 8000f92:	f000 fc9d 	bl	80018d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8000f96:	bf00      	nop
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	20000078 	.word	0x20000078
 8000fa0:	40002000 	.word	0x40002000

08000fa4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000fa8:	4b14      	ldr	r3, [pc, #80]	; (8000ffc <MX_USART1_UART_Init+0x58>)
 8000faa:	4a15      	ldr	r2, [pc, #84]	; (8001000 <MX_USART1_UART_Init+0x5c>)
 8000fac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000fae:	4b13      	ldr	r3, [pc, #76]	; (8000ffc <MX_USART1_UART_Init+0x58>)
 8000fb0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000fb4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000fb6:	4b11      	ldr	r3, [pc, #68]	; (8000ffc <MX_USART1_UART_Init+0x58>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000fbc:	4b0f      	ldr	r3, [pc, #60]	; (8000ffc <MX_USART1_UART_Init+0x58>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000fc2:	4b0e      	ldr	r3, [pc, #56]	; (8000ffc <MX_USART1_UART_Init+0x58>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000fc8:	4b0c      	ldr	r3, [pc, #48]	; (8000ffc <MX_USART1_UART_Init+0x58>)
 8000fca:	220c      	movs	r2, #12
 8000fcc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fce:	4b0b      	ldr	r3, [pc, #44]	; (8000ffc <MX_USART1_UART_Init+0x58>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fd4:	4b09      	ldr	r3, [pc, #36]	; (8000ffc <MX_USART1_UART_Init+0x58>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000fda:	4b08      	ldr	r3, [pc, #32]	; (8000ffc <MX_USART1_UART_Init+0x58>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000fe0:	4b06      	ldr	r3, [pc, #24]	; (8000ffc <MX_USART1_UART_Init+0x58>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000fe6:	4805      	ldr	r0, [pc, #20]	; (8000ffc <MX_USART1_UART_Init+0x58>)
 8000fe8:	f002 fb10 	bl	800360c <HAL_UART_Init>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d001      	beq.n	8000ff6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000ff2:	f000 fc6d 	bl	80018d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000ff6:	bf00      	nop
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	200000c4 	.word	0x200000c4
 8001000:	40011000 	.word	0x40011000

08001004 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b090      	sub	sp, #64	; 0x40
 8001008:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800100a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800100e:	2200      	movs	r2, #0
 8001010:	601a      	str	r2, [r3, #0]
 8001012:	605a      	str	r2, [r3, #4]
 8001014:	609a      	str	r2, [r3, #8]
 8001016:	60da      	str	r2, [r3, #12]
 8001018:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800101a:	4bad      	ldr	r3, [pc, #692]	; (80012d0 <MX_GPIO_Init+0x2cc>)
 800101c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800101e:	4aac      	ldr	r2, [pc, #688]	; (80012d0 <MX_GPIO_Init+0x2cc>)
 8001020:	f043 0310 	orr.w	r3, r3, #16
 8001024:	6313      	str	r3, [r2, #48]	; 0x30
 8001026:	4baa      	ldr	r3, [pc, #680]	; (80012d0 <MX_GPIO_Init+0x2cc>)
 8001028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800102a:	f003 0310 	and.w	r3, r3, #16
 800102e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001030:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001032:	4ba7      	ldr	r3, [pc, #668]	; (80012d0 <MX_GPIO_Init+0x2cc>)
 8001034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001036:	4aa6      	ldr	r2, [pc, #664]	; (80012d0 <MX_GPIO_Init+0x2cc>)
 8001038:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800103c:	6313      	str	r3, [r2, #48]	; 0x30
 800103e:	4ba4      	ldr	r3, [pc, #656]	; (80012d0 <MX_GPIO_Init+0x2cc>)
 8001040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001042:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001046:	627b      	str	r3, [r7, #36]	; 0x24
 8001048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800104a:	4ba1      	ldr	r3, [pc, #644]	; (80012d0 <MX_GPIO_Init+0x2cc>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104e:	4aa0      	ldr	r2, [pc, #640]	; (80012d0 <MX_GPIO_Init+0x2cc>)
 8001050:	f043 0302 	orr.w	r3, r3, #2
 8001054:	6313      	str	r3, [r2, #48]	; 0x30
 8001056:	4b9e      	ldr	r3, [pc, #632]	; (80012d0 <MX_GPIO_Init+0x2cc>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800105a:	f003 0302 	and.w	r3, r3, #2
 800105e:	623b      	str	r3, [r7, #32]
 8001060:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001062:	4b9b      	ldr	r3, [pc, #620]	; (80012d0 <MX_GPIO_Init+0x2cc>)
 8001064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001066:	4a9a      	ldr	r2, [pc, #616]	; (80012d0 <MX_GPIO_Init+0x2cc>)
 8001068:	f043 0308 	orr.w	r3, r3, #8
 800106c:	6313      	str	r3, [r2, #48]	; 0x30
 800106e:	4b98      	ldr	r3, [pc, #608]	; (80012d0 <MX_GPIO_Init+0x2cc>)
 8001070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001072:	f003 0308 	and.w	r3, r3, #8
 8001076:	61fb      	str	r3, [r7, #28]
 8001078:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800107a:	4b95      	ldr	r3, [pc, #596]	; (80012d0 <MX_GPIO_Init+0x2cc>)
 800107c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800107e:	4a94      	ldr	r2, [pc, #592]	; (80012d0 <MX_GPIO_Init+0x2cc>)
 8001080:	f043 0304 	orr.w	r3, r3, #4
 8001084:	6313      	str	r3, [r2, #48]	; 0x30
 8001086:	4b92      	ldr	r3, [pc, #584]	; (80012d0 <MX_GPIO_Init+0x2cc>)
 8001088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800108a:	f003 0304 	and.w	r3, r3, #4
 800108e:	61bb      	str	r3, [r7, #24]
 8001090:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001092:	4b8f      	ldr	r3, [pc, #572]	; (80012d0 <MX_GPIO_Init+0x2cc>)
 8001094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001096:	4a8e      	ldr	r2, [pc, #568]	; (80012d0 <MX_GPIO_Init+0x2cc>)
 8001098:	f043 0301 	orr.w	r3, r3, #1
 800109c:	6313      	str	r3, [r2, #48]	; 0x30
 800109e:	4b8c      	ldr	r3, [pc, #560]	; (80012d0 <MX_GPIO_Init+0x2cc>)
 80010a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a2:	f003 0301 	and.w	r3, r3, #1
 80010a6:	617b      	str	r3, [r7, #20]
 80010a8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 80010aa:	4b89      	ldr	r3, [pc, #548]	; (80012d0 <MX_GPIO_Init+0x2cc>)
 80010ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ae:	4a88      	ldr	r2, [pc, #544]	; (80012d0 <MX_GPIO_Init+0x2cc>)
 80010b0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80010b4:	6313      	str	r3, [r2, #48]	; 0x30
 80010b6:	4b86      	ldr	r3, [pc, #536]	; (80012d0 <MX_GPIO_Init+0x2cc>)
 80010b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80010be:	613b      	str	r3, [r7, #16]
 80010c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80010c2:	4b83      	ldr	r3, [pc, #524]	; (80012d0 <MX_GPIO_Init+0x2cc>)
 80010c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c6:	4a82      	ldr	r2, [pc, #520]	; (80012d0 <MX_GPIO_Init+0x2cc>)
 80010c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010cc:	6313      	str	r3, [r2, #48]	; 0x30
 80010ce:	4b80      	ldr	r3, [pc, #512]	; (80012d0 <MX_GPIO_Init+0x2cc>)
 80010d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010d6:	60fb      	str	r3, [r7, #12]
 80010d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 80010da:	4b7d      	ldr	r3, [pc, #500]	; (80012d0 <MX_GPIO_Init+0x2cc>)
 80010dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010de:	4a7c      	ldr	r2, [pc, #496]	; (80012d0 <MX_GPIO_Init+0x2cc>)
 80010e0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80010e4:	6313      	str	r3, [r2, #48]	; 0x30
 80010e6:	4b7a      	ldr	r3, [pc, #488]	; (80012d0 <MX_GPIO_Init+0x2cc>)
 80010e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010ee:	60bb      	str	r3, [r7, #8]
 80010f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80010f2:	4b77      	ldr	r3, [pc, #476]	; (80012d0 <MX_GPIO_Init+0x2cc>)
 80010f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f6:	4a76      	ldr	r2, [pc, #472]	; (80012d0 <MX_GPIO_Init+0x2cc>)
 80010f8:	f043 0320 	orr.w	r3, r3, #32
 80010fc:	6313      	str	r3, [r2, #48]	; 0x30
 80010fe:	4b74      	ldr	r3, [pc, #464]	; (80012d0 <MX_GPIO_Init+0x2cc>)
 8001100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001102:	f003 0320 	and.w	r3, r3, #32
 8001106:	607b      	str	r3, [r7, #4]
 8001108:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800110a:	4b71      	ldr	r3, [pc, #452]	; (80012d0 <MX_GPIO_Init+0x2cc>)
 800110c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110e:	4a70      	ldr	r2, [pc, #448]	; (80012d0 <MX_GPIO_Init+0x2cc>)
 8001110:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001114:	6313      	str	r3, [r2, #48]	; 0x30
 8001116:	4b6e      	ldr	r3, [pc, #440]	; (80012d0 <MX_GPIO_Init+0x2cc>)
 8001118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800111e:	603b      	str	r3, [r7, #0]
 8001120:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001122:	2201      	movs	r2, #1
 8001124:	2120      	movs	r1, #32
 8001126:	486b      	ldr	r0, [pc, #428]	; (80012d4 <MX_GPIO_Init+0x2d0>)
 8001128:	f001 f84c 	bl	80021c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin|led_Pin|LCD_DISP_Pin, GPIO_PIN_RESET);
 800112c:	2200      	movs	r2, #0
 800112e:	f241 010e 	movw	r1, #4110	; 0x100e
 8001132:	4869      	ldr	r0, [pc, #420]	; (80012d8 <MX_GPIO_Init+0x2d4>)
 8001134:	f001 f846 	bl	80021c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_RESET);
 8001138:	2200      	movs	r2, #0
 800113a:	2108      	movs	r1, #8
 800113c:	4867      	ldr	r0, [pc, #412]	; (80012dc <MX_GPIO_Init+0x2d8>)
 800113e:	f001 f841 	bl	80021c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 8001142:	2200      	movs	r2, #0
 8001144:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001148:	4865      	ldr	r0, [pc, #404]	; (80012e0 <MX_GPIO_Init+0x2dc>)
 800114a:	f001 f83b 	bl	80021c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 800114e:	2200      	movs	r2, #0
 8001150:	21c8      	movs	r1, #200	; 0xc8
 8001152:	4864      	ldr	r0, [pc, #400]	; (80012e4 <MX_GPIO_Init+0x2e0>)
 8001154:	f001 f836 	bl	80021c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LCD_B0_Pin */
  GPIO_InitStruct.Pin = LCD_B0_Pin;
 8001158:	2310      	movs	r3, #16
 800115a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800115c:	2302      	movs	r3, #2
 800115e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001160:	2300      	movs	r3, #0
 8001162:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001164:	2300      	movs	r3, #0
 8001166:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001168:	230e      	movs	r3, #14
 800116a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 800116c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001170:	4619      	mov	r1, r3
 8001172:	485d      	ldr	r0, [pc, #372]	; (80012e8 <MX_GPIO_Init+0x2e4>)
 8001174:	f000 fe7a 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 8001178:	2308      	movs	r3, #8
 800117a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800117c:	2300      	movs	r3, #0
 800117e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001180:	2300      	movs	r3, #0
 8001182:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001184:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001188:	4619      	mov	r1, r3
 800118a:	4857      	ldr	r0, [pc, #348]	; (80012e8 <MX_GPIO_Init+0x2e4>)
 800118c:	f000 fe6e 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_D2_Pin */
  GPIO_InitStruct.Pin = QSPI_D2_Pin;
 8001190:	2304      	movs	r3, #4
 8001192:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001194:	2302      	movs	r3, #2
 8001196:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001198:	2300      	movs	r3, #0
 800119a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800119c:	2303      	movs	r3, #3
 800119e:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80011a0:	2309      	movs	r3, #9
 80011a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 80011a4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80011a8:	4619      	mov	r1, r3
 80011aa:	484f      	ldr	r0, [pc, #316]	; (80012e8 <MX_GPIO_Init+0x2e4>)
 80011ac:	f000 fe5e 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TXD1_Pin RMII_TXD0_Pin RMII_TX_EN_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 80011b0:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 80011b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011b6:	2302      	movs	r3, #2
 80011b8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ba:	2300      	movs	r3, #0
 80011bc:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011be:	2303      	movs	r3, #3
 80011c0:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80011c2:	230b      	movs	r3, #11
 80011c4:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80011c6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80011ca:	4619      	mov	r1, r3
 80011cc:	4845      	ldr	r0, [pc, #276]	; (80012e4 <MX_GPIO_Init+0x2e0>)
 80011ce:	f000 fe4d 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_NBL1_Pin FMC_NBL0_Pin FMC_D5_Pin FMC_D6_Pin
                           FMC_D8_Pin FMC_D11_Pin FMC_D4_Pin FMC_D7_Pin
                           FMC_D9_Pin FMC_D12_Pin FMC_D10_Pin */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 80011d2:	f64f 7383 	movw	r3, #65411	; 0xff83
 80011d6:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011d8:	2302      	movs	r3, #2
 80011da:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011dc:	2300      	movs	r3, #0
 80011de:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011e0:	2303      	movs	r3, #3
 80011e2:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80011e4:	230c      	movs	r3, #12
 80011e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80011e8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80011ec:	4619      	mov	r1, r3
 80011ee:	483e      	ldr	r0, [pc, #248]	; (80012e8 <MX_GPIO_Init+0x2e4>)
 80011f0:	f000 fe3c 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_SCL_D15_Pin ARDUINO_SDA_D14_Pin */
  GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 80011f4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80011f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011fa:	2312      	movs	r3, #18
 80011fc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fe:	2300      	movs	r3, #0
 8001200:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001202:	2300      	movs	r3, #0
 8001204:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001206:	2304      	movs	r3, #4
 8001208:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800120a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800120e:	4619      	mov	r1, r3
 8001210:	4836      	ldr	r0, [pc, #216]	; (80012ec <MX_GPIO_Init+0x2e8>)
 8001212:	f000 fe2b 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
                           ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 8001216:	f643 4323 	movw	r3, #15395	; 0x3c23
 800121a:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800121c:	2302      	movs	r3, #2
 800121e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001220:	2300      	movs	r3, #0
 8001222:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001224:	2303      	movs	r3, #3
 8001226:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001228:	230a      	movs	r3, #10
 800122a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800122c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001230:	4619      	mov	r1, r3
 8001232:	482e      	ldr	r0, [pc, #184]	; (80012ec <MX_GPIO_Init+0x2e8>)
 8001234:	f000 fe1a 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_D3_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 8001238:	2310      	movs	r3, #16
 800123a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800123c:	2302      	movs	r3, #2
 800123e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001240:	2300      	movs	r3, #0
 8001242:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001244:	2300      	movs	r3, #0
 8001246:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001248:	2302      	movs	r3, #2
 800124a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 800124c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001250:	4619      	mov	r1, r3
 8001252:	4826      	ldr	r0, [pc, #152]	; (80012ec <MX_GPIO_Init+0x2e8>)
 8001254:	f000 fe0a 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPDIF_RX0_Pin */
  GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 8001258:	2380      	movs	r3, #128	; 0x80
 800125a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800125c:	2302      	movs	r3, #2
 800125e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001260:	2300      	movs	r3, #0
 8001262:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001264:	2300      	movs	r3, #0
 8001266:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 8001268:	2308      	movs	r3, #8
 800126a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 800126c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001270:	4619      	mov	r1, r3
 8001272:	4818      	ldr	r0, [pc, #96]	; (80012d4 <MX_GPIO_Init+0x2d0>)
 8001274:	f000 fdfa 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : SDMMC_CK_Pin SDMMC_D3_Pin SDMMC_D2_Pin PC9
                           PC8 */
  GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 8001278:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800127c:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800127e:	2302      	movs	r3, #2
 8001280:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001282:	2300      	movs	r3, #0
 8001284:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001286:	2303      	movs	r3, #3
 8001288:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800128a:	230c      	movs	r3, #12
 800128c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800128e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001292:	4619      	mov	r1, r3
 8001294:	4816      	ldr	r0, [pc, #88]	; (80012f0 <MX_GPIO_Init+0x2ec>)
 8001296:	f000 fde9 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_D9_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 800129a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800129e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012a0:	2302      	movs	r3, #2
 80012a2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a4:	2300      	movs	r3, #0
 80012a6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012a8:	2300      	movs	r3, #0
 80012aa:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80012ac:	2301      	movs	r3, #1
 80012ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 80012b0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80012b4:	4619      	mov	r1, r3
 80012b6:	480f      	ldr	r0, [pc, #60]	; (80012f4 <MX_GPIO_Init+0x2f0>)
 80012b8:	f000 fdd8 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_D6_Pin DCMI_D7_Pin */
  GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 80012bc:	2360      	movs	r3, #96	; 0x60
 80012be:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c0:	2302      	movs	r3, #2
 80012c2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c4:	2300      	movs	r3, #0
 80012c6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012c8:	2300      	movs	r3, #0
 80012ca:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80012cc:	230d      	movs	r3, #13
 80012ce:	e013      	b.n	80012f8 <MX_GPIO_Init+0x2f4>
 80012d0:	40023800 	.word	0x40023800
 80012d4:	40020c00 	.word	0x40020c00
 80012d8:	40022000 	.word	0x40022000
 80012dc:	40022800 	.word	0x40022800
 80012e0:	40021c00 	.word	0x40021c00
 80012e4:	40021800 	.word	0x40021800
 80012e8:	40021000 	.word	0x40021000
 80012ec:	40020400 	.word	0x40020400
 80012f0:	40020800 	.word	0x40020800
 80012f4:	40020000 	.word	0x40020000
 80012f8:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80012fa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80012fe:	4619      	mov	r1, r3
 8001300:	48bc      	ldr	r0, [pc, #752]	; (80015f4 <MX_GPIO_Init+0x5f0>)
 8001302:	f000 fdb3 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_NCS_Pin */
  GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 8001306:	2340      	movs	r3, #64	; 0x40
 8001308:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800130a:	2302      	movs	r3, #2
 800130c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130e:	2300      	movs	r3, #0
 8001310:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001312:	2303      	movs	r3, #3
 8001314:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001316:	230a      	movs	r3, #10
 8001318:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 800131a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800131e:	4619      	mov	r1, r3
 8001320:	48b5      	ldr	r0, [pc, #724]	; (80015f8 <MX_GPIO_Init+0x5f4>)
 8001322:	f000 fda3 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_SDNCAS_Pin FMC_SDCLK_Pin FMC_A11_Pin FMC_A10_Pin
                           FMC_BA1_Pin FMC_BA0_Pin */
  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 8001326:	f248 1333 	movw	r3, #33075	; 0x8133
 800132a:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800132c:	2302      	movs	r3, #2
 800132e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001330:	2300      	movs	r3, #0
 8001332:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001334:	2303      	movs	r3, #3
 8001336:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001338:	230c      	movs	r3, #12
 800133a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800133c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001340:	4619      	mov	r1, r3
 8001342:	48ae      	ldr	r0, [pc, #696]	; (80015fc <MX_GPIO_Init+0x5f8>)
 8001344:	f000 fd92 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_B1_Pin LCD_B2_Pin LCD_B3_Pin LCD_G4_Pin
                           LCD_G1_Pin LCD_G3_Pin LCD_G0_Pin LCD_G2_Pin
                           LCD_R7_Pin LCD_R5_Pin LCD_R6_Pin LCD_R4_Pin
                           LCD_R3_Pin LCD_R1_Pin LCD_R2_Pin */
  GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 8001348:	f64e 73ff 	movw	r3, #61439	; 0xefff
 800134c:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800134e:	2302      	movs	r3, #2
 8001350:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001352:	2300      	movs	r3, #0
 8001354:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001356:	2300      	movs	r3, #0
 8001358:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800135a:	230e      	movs	r3, #14
 800135c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 800135e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001362:	4619      	mov	r1, r3
 8001364:	48a6      	ldr	r0, [pc, #664]	; (8001600 <MX_GPIO_Init+0x5fc>)
 8001366:	f000 fd81 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 800136a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800136e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001370:	2300      	movs	r3, #0
 8001372:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001374:	2300      	movs	r3, #0
 8001376:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001378:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800137c:	4619      	mov	r1, r3
 800137e:	48a0      	ldr	r0, [pc, #640]	; (8001600 <MX_GPIO_Init+0x5fc>)
 8001380:	f000 fd74 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 8001384:	2340      	movs	r3, #64	; 0x40
 8001386:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001388:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800138c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138e:	2300      	movs	r3, #0
 8001390:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8001392:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001396:	4619      	mov	r1, r3
 8001398:	489a      	ldr	r0, [pc, #616]	; (8001604 <MX_GPIO_Init+0x600>)
 800139a:	f000 fd67 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_D2_Pin FMC_D3_Pin FMC_D1_Pin FMC_D15_Pin
                           FMC_D0_Pin FMC_D14_Pin FMC_D13_Pin */
  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 800139e:	f24c 7303 	movw	r3, #50947	; 0xc703
 80013a2:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013a4:	2302      	movs	r3, #2
 80013a6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a8:	2300      	movs	r3, #0
 80013aa:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013ac:	2303      	movs	r3, #3
 80013ae:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80013b0:	230c      	movs	r3, #12
 80013b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013b4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80013b8:	4619      	mov	r1, r3
 80013ba:	4892      	ldr	r0, [pc, #584]	; (8001604 <MX_GPIO_Init+0x600>)
 80013bc:	f000 fd56 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_P_Pin OTG_FS_N_Pin OTG_FS_ID_Pin */
  GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 80013c0:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80013c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013c6:	2302      	movs	r3, #2
 80013c8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ca:	2300      	movs	r3, #0
 80013cc:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013ce:	2303      	movs	r3, #3
 80013d0:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80013d2:	230a      	movs	r3, #10
 80013d4:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013d6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80013da:	4619      	mov	r1, r3
 80013dc:	488a      	ldr	r0, [pc, #552]	; (8001608 <MX_GPIO_Init+0x604>)
 80013de:	f000 fd45 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : SAI2_MCLKA_Pin SAI2_SCKA_Pin SAI2_FSA_Pin SAI2_SDA_Pin */
  GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 80013e2:	23f0      	movs	r3, #240	; 0xf0
 80013e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e6:	2302      	movs	r3, #2
 80013e8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ea:	2300      	movs	r3, #0
 80013ec:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ee:	2300      	movs	r3, #0
 80013f0:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 80013f2:	230a      	movs	r3, #10
 80013f4:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80013f6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80013fa:	4619      	mov	r1, r3
 80013fc:	4883      	ldr	r0, [pc, #524]	; (800160c <MX_GPIO_Init+0x608>)
 80013fe:	f000 fd35 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_DE_Pin LCD_B7_Pin LCD_B6_Pin LCD_B5_Pin
                           LCD_G6_Pin LCD_G7_Pin LCD_G5_Pin */
  GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 8001402:	23f7      	movs	r3, #247	; 0xf7
 8001404:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001406:	2302      	movs	r3, #2
 8001408:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140a:	2300      	movs	r3, #0
 800140c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800140e:	2300      	movs	r3, #0
 8001410:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001412:	230e      	movs	r3, #14
 8001414:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8001416:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800141a:	4619      	mov	r1, r3
 800141c:	487c      	ldr	r0, [pc, #496]	; (8001610 <MX_GPIO_Init+0x60c>)
 800141e:	f000 fd25 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_B4_Pin */
  GPIO_InitStruct.Pin = LCD_B4_Pin;
 8001422:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001426:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001428:	2302      	movs	r3, #2
 800142a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142c:	2300      	movs	r3, #0
 800142e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001430:	2300      	movs	r3, #0
 8001432:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001434:	2309      	movs	r3, #9
 8001436:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 8001438:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800143c:	4619      	mov	r1, r3
 800143e:	486f      	ldr	r0, [pc, #444]	; (80015fc <MX_GPIO_Init+0x5f8>)
 8001440:	f000 fd14 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : SAI2_SDB_Pin */
  GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 8001444:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001448:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800144a:	2302      	movs	r3, #2
 800144c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144e:	2300      	movs	r3, #0
 8001450:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001452:	2300      	movs	r3, #0
 8001454:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8001456:	230a      	movs	r3, #10
 8001458:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 800145a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800145e:	4619      	mov	r1, r3
 8001460:	4866      	ldr	r0, [pc, #408]	; (80015fc <MX_GPIO_Init+0x5f8>)
 8001462:	f000 fd03 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001466:	2320      	movs	r3, #32
 8001468:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800146a:	2301      	movs	r3, #1
 800146c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146e:	2300      	movs	r3, #0
 8001470:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001472:	2300      	movs	r3, #0
 8001474:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001476:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800147a:	4619      	mov	r1, r3
 800147c:	4861      	ldr	r0, [pc, #388]	; (8001604 <MX_GPIO_Init+0x600>)
 800147e:	f000 fcf5 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_D5_Pin */
  GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8001482:	2308      	movs	r3, #8
 8001484:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001486:	2302      	movs	r3, #2
 8001488:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148a:	2300      	movs	r3, #0
 800148c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800148e:	2300      	movs	r3, #0
 8001490:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001492:	230d      	movs	r3, #13
 8001494:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8001496:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800149a:	4619      	mov	r1, r3
 800149c:	4859      	ldr	r0, [pc, #356]	; (8001604 <MX_GPIO_Init+0x600>)
 800149e:	f000 fce5 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin led_Pin LCD_DISP_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|led_Pin|LCD_DISP_Pin;
 80014a2:	f241 030e 	movw	r3, #4110	; 0x100e
 80014a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014a8:	2301      	movs	r3, #1
 80014aa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ac:	2300      	movs	r3, #0
 80014ae:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b0:	2300      	movs	r3, #0
 80014b2:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80014b4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80014b8:	4619      	mov	r1, r3
 80014ba:	4854      	ldr	r0, [pc, #336]	; (800160c <MX_GPIO_Init+0x608>)
 80014bc:	f000 fcd6 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 80014c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80014c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014c6:	2300      	movs	r3, #0
 80014c8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ca:	2300      	movs	r3, #0
 80014cc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 80014ce:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80014d2:	4619      	mov	r1, r3
 80014d4:	484f      	ldr	r0, [pc, #316]	; (8001614 <MX_GPIO_Init+0x610>)
 80014d6:	f000 fcc9 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_A0_Pin FMC_A1_Pin FMC_A2_Pin FMC_A3_Pin
                           FMC_A4_Pin FMC_A5_Pin FMC_A6_Pin FMC_A9_Pin
                           FMC_A7_Pin FMC_A8_Pin FMC_SDNRAS_Pin */
  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 80014da:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80014de:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014e0:	2302      	movs	r3, #2
 80014e2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e4:	2300      	movs	r3, #0
 80014e6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014e8:	2303      	movs	r3, #3
 80014ea:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80014ec:	230c      	movs	r3, #12
 80014ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80014f0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80014f4:	4619      	mov	r1, r3
 80014f6:	4848      	ldr	r0, [pc, #288]	; (8001618 <MX_GPIO_Init+0x614>)
 80014f8:	f000 fcb8 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_HSYNC_Pin LCD_VSYNC_Pin LCD_R0_Pin LCD_CLK_Pin */
  GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 80014fc:	f44f 4346 	mov.w	r3, #50688	; 0xc600
 8001500:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001502:	2302      	movs	r3, #2
 8001504:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001506:	2300      	movs	r3, #0
 8001508:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800150a:	2300      	movs	r3, #0
 800150c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800150e:	230e      	movs	r3, #14
 8001510:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001512:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001516:	4619      	mov	r1, r3
 8001518:	483c      	ldr	r0, [pc, #240]	; (800160c <MX_GPIO_Init+0x608>)
 800151a:	f000 fca7 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 800151e:	2308      	movs	r3, #8
 8001520:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001522:	2301      	movs	r3, #1
 8001524:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001526:	2300      	movs	r3, #0
 8001528:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800152a:	2300      	movs	r3, #0
 800152c:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 800152e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001532:	4619      	mov	r1, r3
 8001534:	4836      	ldr	r0, [pc, #216]	; (8001610 <MX_GPIO_Init+0x60c>)
 8001536:	f000 fc99 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_VSYNC_Pin */
  GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 800153a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800153e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001540:	2302      	movs	r3, #2
 8001542:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001544:	2300      	movs	r3, #0
 8001546:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001548:	2300      	movs	r3, #0
 800154a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800154c:	230d      	movs	r3, #13
 800154e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8001550:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001554:	4619      	mov	r1, r3
 8001556:	4829      	ldr	r0, [pc, #164]	; (80015fc <MX_GPIO_Init+0x5f8>)
 8001558:	f000 fc88 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800155c:	2310      	movs	r3, #16
 800155e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001560:	2300      	movs	r3, #0
 8001562:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001564:	2300      	movs	r3, #0
 8001566:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001568:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800156c:	4619      	mov	r1, r3
 800156e:	4825      	ldr	r0, [pc, #148]	; (8001604 <MX_GPIO_Init+0x600>)
 8001570:	f000 fc7c 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : SDMMC_D0_Pin */
  GPIO_InitStruct.Pin = SDMMC_D0_Pin;
 8001574:	2304      	movs	r3, #4
 8001576:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001578:	2302      	movs	r3, #2
 800157a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800157c:	2300      	movs	r3, #0
 800157e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001580:	2303      	movs	r3, #3
 8001582:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001584:	230c      	movs	r3, #12
 8001586:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SDMMC_D0_GPIO_Port, &GPIO_InitStruct);
 8001588:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800158c:	4619      	mov	r1, r3
 800158e:	481d      	ldr	r0, [pc, #116]	; (8001604 <MX_GPIO_Init+0x600>)
 8001590:	f000 fc6c 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 8001594:	f248 0304 	movw	r3, #32772	; 0x8004
 8001598:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800159a:	2300      	movs	r3, #0
 800159c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159e:	2300      	movs	r3, #0
 80015a0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80015a2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80015a6:	4619      	mov	r1, r3
 80015a8:	481c      	ldr	r0, [pc, #112]	; (800161c <MX_GPIO_Init+0x618>)
 80015aa:	f000 fc5f 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_PWR_EN_Pin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 80015ae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015b4:	2301      	movs	r3, #1
 80015b6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b8:	2300      	movs	r3, #0
 80015ba:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015bc:	2300      	movs	r3, #0
 80015be:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 80015c0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80015c4:	4619      	mov	r1, r3
 80015c6:	4815      	ldr	r0, [pc, #84]	; (800161c <MX_GPIO_Init+0x618>)
 80015c8:	f000 fc50 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_D4_Pin DCMI_D3_Pin DCMI_D0_Pin DCMI_D2_Pin
                           DCMI_D1_Pin */
  GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 80015cc:	f44f 43bc 	mov.w	r3, #24064	; 0x5e00
 80015d0:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |DCMI_D1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015d2:	2302      	movs	r3, #2
 80015d4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d6:	2300      	movs	r3, #0
 80015d8:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015da:	2300      	movs	r3, #0
 80015dc:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80015de:	230d      	movs	r3, #13
 80015e0:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80015e2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80015e6:	4619      	mov	r1, r3
 80015e8:	480c      	ldr	r0, [pc, #48]	; (800161c <MX_GPIO_Init+0x618>)
 80015ea:	f000 fc3f 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_CS_D5_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 80015ee:	2301      	movs	r3, #1
 80015f0:	e016      	b.n	8001620 <MX_GPIO_Init+0x61c>
 80015f2:	bf00      	nop
 80015f4:	40021000 	.word	0x40021000
 80015f8:	40020400 	.word	0x40020400
 80015fc:	40021800 	.word	0x40021800
 8001600:	40022400 	.word	0x40022400
 8001604:	40020c00 	.word	0x40020c00
 8001608:	40020000 	.word	0x40020000
 800160c:	40022000 	.word	0x40022000
 8001610:	40022800 	.word	0x40022800
 8001614:	40020800 	.word	0x40020800
 8001618:	40021400 	.word	0x40021400
 800161c:	40021c00 	.word	0x40021c00
 8001620:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001622:	2302      	movs	r3, #2
 8001624:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001626:	2300      	movs	r3, #0
 8001628:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800162a:	2300      	movs	r3, #0
 800162c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800162e:	2302      	movs	r3, #2
 8001630:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 8001632:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001636:	4619      	mov	r1, r3
 8001638:	489d      	ldr	r0, [pc, #628]	; (80018b0 <MX_GPIO_Init+0x8ac>)
 800163a:	f000 fc17 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_D10_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 800163e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001642:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001644:	2302      	movs	r3, #2
 8001646:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001648:	2300      	movs	r3, #0
 800164a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800164c:	2300      	movs	r3, #0
 800164e:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001650:	2301      	movs	r3, #1
 8001652:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 8001654:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001658:	4619      	mov	r1, r3
 800165a:	4896      	ldr	r0, [pc, #600]	; (80018b4 <MX_GPIO_Init+0x8b0>)
 800165c:	f000 fc06 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8001660:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001664:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001666:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800166a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166c:	2300      	movs	r3, #0
 800166e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8001670:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001674:	4619      	mov	r1, r3
 8001676:	488e      	ldr	r0, [pc, #568]	; (80018b0 <MX_GPIO_Init+0x8ac>)
 8001678:	f000 fbf8 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_RX_D0_Pin ARDUINO_TX_D1_Pin */
  GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 800167c:	23c0      	movs	r3, #192	; 0xc0
 800167e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001680:	2302      	movs	r3, #2
 8001682:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001684:	2300      	movs	r3, #0
 8001686:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001688:	2303      	movs	r3, #3
 800168a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800168c:	2308      	movs	r3, #8
 800168e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001690:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001694:	4619      	mov	r1, r3
 8001696:	4888      	ldr	r0, [pc, #544]	; (80018b8 <MX_GPIO_Init+0x8b4>)
 8001698:	f000 fbe8 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 800169c:	2310      	movs	r3, #16
 800169e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016a0:	2302      	movs	r3, #2
 80016a2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a4:	2300      	movs	r3, #0
 80016a6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016a8:	2303      	movs	r3, #3
 80016aa:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80016ac:	230a      	movs	r3, #10
 80016ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 80016b0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80016b4:	4619      	mov	r1, r3
 80016b6:	4881      	ldr	r0, [pc, #516]	; (80018bc <MX_GPIO_Init+0x8b8>)
 80016b8:	f000 fbd8 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_SDNME_Pin FMC_SDNE0_Pin */
  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 80016bc:	2328      	movs	r3, #40	; 0x28
 80016be:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016c0:	2302      	movs	r3, #2
 80016c2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c4:	2300      	movs	r3, #0
 80016c6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016c8:	2303      	movs	r3, #3
 80016ca:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80016cc:	230c      	movs	r3, #12
 80016ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80016d0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80016d4:	4619      	mov	r1, r3
 80016d6:	4879      	ldr	r0, [pc, #484]	; (80018bc <MX_GPIO_Init+0x8b8>)
 80016d8:	f000 fbc8 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 80016dc:	23c8      	movs	r3, #200	; 0xc8
 80016de:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016e0:	2301      	movs	r3, #1
 80016e2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e4:	2300      	movs	r3, #0
 80016e6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016e8:	2300      	movs	r3, #0
 80016ea:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80016ec:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80016f0:	4619      	mov	r1, r3
 80016f2:	4873      	ldr	r0, [pc, #460]	; (80018c0 <MX_GPIO_Init+0x8bc>)
 80016f4:	f000 fbba 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_A4_Pin ARDUINO_A5_Pin ARDUINO_A1_Pin ARDUINO_A2_Pin
                           ARDUINO_A3_Pin */
  GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 80016f8:	f44f 63f8 	mov.w	r3, #1984	; 0x7c0
 80016fc:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |ARDUINO_A3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016fe:	2303      	movs	r3, #3
 8001700:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001702:	2300      	movs	r3, #0
 8001704:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001706:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800170a:	4619      	mov	r1, r3
 800170c:	486d      	ldr	r0, [pc, #436]	; (80018c4 <MX_GPIO_Init+0x8c0>)
 800170e:	f000 fbad 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : FMC_SDCKE0_Pin */
  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8001712:	2308      	movs	r3, #8
 8001714:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001716:	2302      	movs	r3, #2
 8001718:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171a:	2300      	movs	r3, #0
 800171c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800171e:	2303      	movs	r3, #3
 8001720:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001722:	230c      	movs	r3, #12
 8001724:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8001726:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800172a:	4619      	mov	r1, r3
 800172c:	4862      	ldr	r0, [pc, #392]	; (80018b8 <MX_GPIO_Init+0x8b4>)
 800172e:	f000 fb9d 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8001732:	2305      	movs	r3, #5
 8001734:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001736:	2302      	movs	r3, #2
 8001738:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800173a:	2300      	movs	r3, #0
 800173c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800173e:	2303      	movs	r3, #3
 8001740:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001742:	230a      	movs	r3, #10
 8001744:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001746:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800174a:	4619      	mov	r1, r3
 800174c:	485a      	ldr	r0, [pc, #360]	; (80018b8 <MX_GPIO_Init+0x8b4>)
 800174e:	f000 fb8d 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001752:	2332      	movs	r3, #50	; 0x32
 8001754:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001756:	2302      	movs	r3, #2
 8001758:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175a:	2300      	movs	r3, #0
 800175c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800175e:	2303      	movs	r3, #3
 8001760:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001762:	230b      	movs	r3, #11
 8001764:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001766:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800176a:	4619      	mov	r1, r3
 800176c:	4852      	ldr	r0, [pc, #328]	; (80018b8 <MX_GPIO_Init+0x8b4>)
 800176e:	f000 fb7d 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001772:	2304      	movs	r3, #4
 8001774:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001776:	2302      	movs	r3, #2
 8001778:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177a:	2300      	movs	r3, #0
 800177c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800177e:	2303      	movs	r3, #3
 8001780:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001782:	2309      	movs	r3, #9
 8001784:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001786:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800178a:	4619      	mov	r1, r3
 800178c:	484e      	ldr	r0, [pc, #312]	; (80018c8 <MX_GPIO_Init+0x8c4>)
 800178e:	f000 fb6d 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : QSPI_D1_Pin QSPI_D3_Pin QSPI_D0_Pin */
  GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 8001792:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001796:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001798:	2302      	movs	r3, #2
 800179a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179c:	2300      	movs	r3, #0
 800179e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017a0:	2303      	movs	r3, #3
 80017a2:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80017a4:	2309      	movs	r3, #9
 80017a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017a8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80017ac:	4619      	mov	r1, r3
 80017ae:	4847      	ldr	r0, [pc, #284]	; (80018cc <MX_GPIO_Init+0x8c8>)
 80017b0:	f000 fb5c 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_RXER_Pin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 80017b4:	2304      	movs	r3, #4
 80017b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017b8:	2300      	movs	r3, #0
 80017ba:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017bc:	2300      	movs	r3, #0
 80017be:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 80017c0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80017c4:	4619      	mov	r1, r3
 80017c6:	483e      	ldr	r0, [pc, #248]	; (80018c0 <MX_GPIO_Init+0x8bc>)
 80017c8:	f000 fb50 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80017cc:	2386      	movs	r3, #134	; 0x86
 80017ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017d0:	2302      	movs	r3, #2
 80017d2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d4:	2300      	movs	r3, #0
 80017d6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017d8:	2303      	movs	r3, #3
 80017da:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80017dc:	230b      	movs	r3, #11
 80017de:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017e0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80017e4:	4619      	mov	r1, r3
 80017e6:	4833      	ldr	r0, [pc, #204]	; (80018b4 <MX_GPIO_Init+0x8b0>)
 80017e8:	f000 fb40 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_A0_Pin */
  GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 80017ec:	2301      	movs	r3, #1
 80017ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017f0:	2303      	movs	r3, #3
 80017f2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f4:	2300      	movs	r3, #0
 80017f6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 80017f8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80017fc:	4619      	mov	r1, r3
 80017fe:	482d      	ldr	r0, [pc, #180]	; (80018b4 <MX_GPIO_Init+0x8b0>)
 8001800:	f000 fb34 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_HSYNC_Pin PA6 */
  GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 8001804:	2350      	movs	r3, #80	; 0x50
 8001806:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001808:	2302      	movs	r3, #2
 800180a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180c:	2300      	movs	r3, #0
 800180e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001810:	2300      	movs	r3, #0
 8001812:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001814:	230d      	movs	r3, #13
 8001816:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001818:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800181c:	4619      	mov	r1, r3
 800181e:	4825      	ldr	r0, [pc, #148]	; (80018b4 <MX_GPIO_Init+0x8b0>)
 8001820:	f000 fb24 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_SCL_Pin LCD_SDA_Pin */
  GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8001824:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001828:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800182a:	2312      	movs	r3, #18
 800182c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182e:	2300      	movs	r3, #0
 8001830:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001832:	2303      	movs	r3, #3
 8001834:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001836:	2304      	movs	r3, #4
 8001838:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800183a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800183e:	4619      	mov	r1, r3
 8001840:	481e      	ldr	r0, [pc, #120]	; (80018bc <MX_GPIO_Init+0x8b8>)
 8001842:	f000 fb13 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8001846:	2328      	movs	r3, #40	; 0x28
 8001848:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800184a:	2302      	movs	r3, #2
 800184c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800184e:	2300      	movs	r3, #0
 8001850:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001852:	2303      	movs	r3, #3
 8001854:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001856:	230a      	movs	r3, #10
 8001858:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800185a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800185e:	4619      	mov	r1, r3
 8001860:	4814      	ldr	r0, [pc, #80]	; (80018b4 <MX_GPIO_Init+0x8b0>)
 8001862:	f000 fb03 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_D6_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 8001866:	2340      	movs	r3, #64	; 0x40
 8001868:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800186a:	2302      	movs	r3, #2
 800186c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186e:	2300      	movs	r3, #0
 8001870:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001872:	2300      	movs	r3, #0
 8001874:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8001876:	2309      	movs	r3, #9
 8001878:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 800187a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800187e:	4619      	mov	r1, r3
 8001880:	480e      	ldr	r0, [pc, #56]	; (80018bc <MX_GPIO_Init+0x8b8>)
 8001882:	f000 faf3 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_MISO_D12_Pin ARDUINO_MOSI_PWM_D11_Pin */
  GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8001886:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800188a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800188c:	2302      	movs	r3, #2
 800188e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001890:	2300      	movs	r3, #0
 8001892:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001894:	2300      	movs	r3, #0
 8001896:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001898:	2305      	movs	r3, #5
 800189a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800189c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80018a0:	4619      	mov	r1, r3
 80018a2:	4809      	ldr	r0, [pc, #36]	; (80018c8 <MX_GPIO_Init+0x8c4>)
 80018a4:	f000 fae2 	bl	8001e6c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80018a8:	bf00      	nop
 80018aa:	3740      	adds	r7, #64	; 0x40
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	40022000 	.word	0x40022000
 80018b4:	40020000 	.word	0x40020000
 80018b8:	40020800 	.word	0x40020800
 80018bc:	40021c00 	.word	0x40021c00
 80018c0:	40021800 	.word	0x40021800
 80018c4:	40021400 	.word	0x40021400
 80018c8:	40020400 	.word	0x40020400
 80018cc:	40020c00 	.word	0x40020c00

080018d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018d4:	b672      	cpsid	i
}
 80018d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018d8:	e7fe      	b.n	80018d8 <Error_Handler+0x8>
	...

080018dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018dc:	b480      	push	{r7}
 80018de:	b083      	sub	sp, #12
 80018e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80018e2:	4b0f      	ldr	r3, [pc, #60]	; (8001920 <HAL_MspInit+0x44>)
 80018e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018e6:	4a0e      	ldr	r2, [pc, #56]	; (8001920 <HAL_MspInit+0x44>)
 80018e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018ec:	6413      	str	r3, [r2, #64]	; 0x40
 80018ee:	4b0c      	ldr	r3, [pc, #48]	; (8001920 <HAL_MspInit+0x44>)
 80018f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018f6:	607b      	str	r3, [r7, #4]
 80018f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018fa:	4b09      	ldr	r3, [pc, #36]	; (8001920 <HAL_MspInit+0x44>)
 80018fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018fe:	4a08      	ldr	r2, [pc, #32]	; (8001920 <HAL_MspInit+0x44>)
 8001900:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001904:	6453      	str	r3, [r2, #68]	; 0x44
 8001906:	4b06      	ldr	r3, [pc, #24]	; (8001920 <HAL_MspInit+0x44>)
 8001908:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800190a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800190e:	603b      	str	r3, [r7, #0]
 8001910:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001912:	bf00      	nop
 8001914:	370c      	adds	r7, #12
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr
 800191e:	bf00      	nop
 8001920:	40023800 	.word	0x40023800

08001924 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001924:	b480      	push	{r7}
 8001926:	b085      	sub	sp, #20
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a0a      	ldr	r2, [pc, #40]	; (800195c <HAL_TIM_Base_MspInit+0x38>)
 8001932:	4293      	cmp	r3, r2
 8001934:	d10b      	bne.n	800194e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001936:	4b0a      	ldr	r3, [pc, #40]	; (8001960 <HAL_TIM_Base_MspInit+0x3c>)
 8001938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800193a:	4a09      	ldr	r2, [pc, #36]	; (8001960 <HAL_TIM_Base_MspInit+0x3c>)
 800193c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001940:	6413      	str	r3, [r2, #64]	; 0x40
 8001942:	4b07      	ldr	r3, [pc, #28]	; (8001960 <HAL_TIM_Base_MspInit+0x3c>)
 8001944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001946:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800194a:	60fb      	str	r3, [r7, #12]
 800194c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 800194e:	bf00      	nop
 8001950:	3714      	adds	r7, #20
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop
 800195c:	40002000 	.word	0x40002000
 8001960:	40023800 	.word	0x40023800

08001964 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b0ac      	sub	sp, #176	; 0xb0
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800196c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001970:	2200      	movs	r2, #0
 8001972:	601a      	str	r2, [r3, #0]
 8001974:	605a      	str	r2, [r3, #4]
 8001976:	609a      	str	r2, [r3, #8]
 8001978:	60da      	str	r2, [r3, #12]
 800197a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800197c:	f107 0318 	add.w	r3, r7, #24
 8001980:	2284      	movs	r2, #132	; 0x84
 8001982:	2100      	movs	r1, #0
 8001984:	4618      	mov	r0, r3
 8001986:	f002 fb37 	bl	8003ff8 <memset>
  if(huart->Instance==USART1)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4a32      	ldr	r2, [pc, #200]	; (8001a58 <HAL_UART_MspInit+0xf4>)
 8001990:	4293      	cmp	r3, r2
 8001992:	d15c      	bne.n	8001a4e <HAL_UART_MspInit+0xea>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001994:	2340      	movs	r3, #64	; 0x40
 8001996:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001998:	2300      	movs	r3, #0
 800199a:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800199c:	f107 0318 	add.w	r3, r7, #24
 80019a0:	4618      	mov	r0, r3
 80019a2:	f001 f8b3 	bl	8002b0c <HAL_RCCEx_PeriphCLKConfig>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d001      	beq.n	80019b0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80019ac:	f7ff ff90 	bl	80018d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80019b0:	4b2a      	ldr	r3, [pc, #168]	; (8001a5c <HAL_UART_MspInit+0xf8>)
 80019b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019b4:	4a29      	ldr	r2, [pc, #164]	; (8001a5c <HAL_UART_MspInit+0xf8>)
 80019b6:	f043 0310 	orr.w	r3, r3, #16
 80019ba:	6453      	str	r3, [r2, #68]	; 0x44
 80019bc:	4b27      	ldr	r3, [pc, #156]	; (8001a5c <HAL_UART_MspInit+0xf8>)
 80019be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019c0:	f003 0310 	and.w	r3, r3, #16
 80019c4:	617b      	str	r3, [r7, #20]
 80019c6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019c8:	4b24      	ldr	r3, [pc, #144]	; (8001a5c <HAL_UART_MspInit+0xf8>)
 80019ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019cc:	4a23      	ldr	r2, [pc, #140]	; (8001a5c <HAL_UART_MspInit+0xf8>)
 80019ce:	f043 0302 	orr.w	r3, r3, #2
 80019d2:	6313      	str	r3, [r2, #48]	; 0x30
 80019d4:	4b21      	ldr	r3, [pc, #132]	; (8001a5c <HAL_UART_MspInit+0xf8>)
 80019d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d8:	f003 0302 	and.w	r3, r3, #2
 80019dc:	613b      	str	r3, [r7, #16]
 80019de:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019e0:	4b1e      	ldr	r3, [pc, #120]	; (8001a5c <HAL_UART_MspInit+0xf8>)
 80019e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e4:	4a1d      	ldr	r2, [pc, #116]	; (8001a5c <HAL_UART_MspInit+0xf8>)
 80019e6:	f043 0301 	orr.w	r3, r3, #1
 80019ea:	6313      	str	r3, [r2, #48]	; 0x30
 80019ec:	4b1b      	ldr	r3, [pc, #108]	; (8001a5c <HAL_UART_MspInit+0xf8>)
 80019ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f0:	f003 0301 	and.w	r3, r3, #1
 80019f4:	60fb      	str	r3, [r7, #12]
 80019f6:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 80019f8:	2380      	movs	r3, #128	; 0x80
 80019fa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019fe:	2302      	movs	r3, #2
 8001a00:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a04:	2300      	movs	r3, #0
 8001a06:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001a10:	2307      	movs	r3, #7
 8001a12:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8001a16:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	4810      	ldr	r0, [pc, #64]	; (8001a60 <HAL_UART_MspInit+0xfc>)
 8001a1e:	f000 fa25 	bl	8001e6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8001a22:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a26:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a2a:	2302      	movs	r3, #2
 8001a2c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a30:	2300      	movs	r3, #0
 8001a32:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a36:	2300      	movs	r3, #0
 8001a38:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001a3c:	2307      	movs	r3, #7
 8001a3e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8001a42:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001a46:	4619      	mov	r1, r3
 8001a48:	4806      	ldr	r0, [pc, #24]	; (8001a64 <HAL_UART_MspInit+0x100>)
 8001a4a:	f000 fa0f 	bl	8001e6c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001a4e:	bf00      	nop
 8001a50:	37b0      	adds	r7, #176	; 0xb0
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	40011000 	.word	0x40011000
 8001a5c:	40023800 	.word	0x40023800
 8001a60:	40020400 	.word	0x40020400
 8001a64:	40020000 	.word	0x40020000

08001a68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a6c:	e7fe      	b.n	8001a6c <NMI_Handler+0x4>

08001a6e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a6e:	b480      	push	{r7}
 8001a70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a72:	e7fe      	b.n	8001a72 <HardFault_Handler+0x4>

08001a74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a78:	e7fe      	b.n	8001a78 <MemManage_Handler+0x4>

08001a7a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a7a:	b480      	push	{r7}
 8001a7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a7e:	e7fe      	b.n	8001a7e <BusFault_Handler+0x4>

08001a80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a84:	e7fe      	b.n	8001a84 <UsageFault_Handler+0x4>

08001a86 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a86:	b480      	push	{r7}
 8001a88:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a8a:	bf00      	nop
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr

08001a94 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a98:	bf00      	nop
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa0:	4770      	bx	lr

08001aa2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001aa2:	b480      	push	{r7}
 8001aa4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001aa6:	bf00      	nop
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aae:	4770      	bx	lr

08001ab0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ab4:	f000 f8b0 	bl	8001c18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ab8:	bf00      	nop
 8001aba:	bd80      	pop	{r7, pc}

08001abc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b086      	sub	sp, #24
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ac4:	4a14      	ldr	r2, [pc, #80]	; (8001b18 <_sbrk+0x5c>)
 8001ac6:	4b15      	ldr	r3, [pc, #84]	; (8001b1c <_sbrk+0x60>)
 8001ac8:	1ad3      	subs	r3, r2, r3
 8001aca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ad0:	4b13      	ldr	r3, [pc, #76]	; (8001b20 <_sbrk+0x64>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d102      	bne.n	8001ade <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ad8:	4b11      	ldr	r3, [pc, #68]	; (8001b20 <_sbrk+0x64>)
 8001ada:	4a12      	ldr	r2, [pc, #72]	; (8001b24 <_sbrk+0x68>)
 8001adc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ade:	4b10      	ldr	r3, [pc, #64]	; (8001b20 <_sbrk+0x64>)
 8001ae0:	681a      	ldr	r2, [r3, #0]
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	4413      	add	r3, r2
 8001ae6:	693a      	ldr	r2, [r7, #16]
 8001ae8:	429a      	cmp	r2, r3
 8001aea:	d207      	bcs.n	8001afc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001aec:	f002 fa8c 	bl	8004008 <__errno>
 8001af0:	4603      	mov	r3, r0
 8001af2:	220c      	movs	r2, #12
 8001af4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001af6:	f04f 33ff 	mov.w	r3, #4294967295
 8001afa:	e009      	b.n	8001b10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001afc:	4b08      	ldr	r3, [pc, #32]	; (8001b20 <_sbrk+0x64>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b02:	4b07      	ldr	r3, [pc, #28]	; (8001b20 <_sbrk+0x64>)
 8001b04:	681a      	ldr	r2, [r3, #0]
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	4413      	add	r3, r2
 8001b0a:	4a05      	ldr	r2, [pc, #20]	; (8001b20 <_sbrk+0x64>)
 8001b0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b0e:	68fb      	ldr	r3, [r7, #12]
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	3718      	adds	r7, #24
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	20050000 	.word	0x20050000
 8001b1c:	00000400 	.word	0x00000400
 8001b20:	20000170 	.word	0x20000170
 8001b24:	200002c0 	.word	0x200002c0

08001b28 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b2c:	4b06      	ldr	r3, [pc, #24]	; (8001b48 <SystemInit+0x20>)
 8001b2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b32:	4a05      	ldr	r2, [pc, #20]	; (8001b48 <SystemInit+0x20>)
 8001b34:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b38:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b3c:	bf00      	nop
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr
 8001b46:	bf00      	nop
 8001b48:	e000ed00 	.word	0xe000ed00

08001b4c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001b4c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b84 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b50:	480d      	ldr	r0, [pc, #52]	; (8001b88 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001b52:	490e      	ldr	r1, [pc, #56]	; (8001b8c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001b54:	4a0e      	ldr	r2, [pc, #56]	; (8001b90 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001b56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b58:	e002      	b.n	8001b60 <LoopCopyDataInit>

08001b5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b5e:	3304      	adds	r3, #4

08001b60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b64:	d3f9      	bcc.n	8001b5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b66:	4a0b      	ldr	r2, [pc, #44]	; (8001b94 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001b68:	4c0b      	ldr	r4, [pc, #44]	; (8001b98 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001b6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b6c:	e001      	b.n	8001b72 <LoopFillZerobss>

08001b6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b70:	3204      	adds	r2, #4

08001b72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b74:	d3fb      	bcc.n	8001b6e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001b76:	f7ff ffd7 	bl	8001b28 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b7a:	f002 fa4b 	bl	8004014 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b7e:	f7ff f8fb 	bl	8000d78 <main>
  bx  lr    
 8001b82:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001b84:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001b88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b8c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001b90:	08005be0 	.word	0x08005be0
  ldr r2, =_sbss
 8001b94:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001b98:	200002c0 	.word	0x200002c0

08001b9c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b9c:	e7fe      	b.n	8001b9c <ADC_IRQHandler>

08001b9e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b9e:	b580      	push	{r7, lr}
 8001ba0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ba2:	2003      	movs	r0, #3
 8001ba4:	f000 f92e 	bl	8001e04 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ba8:	2000      	movs	r0, #0
 8001baa:	f000 f805 	bl	8001bb8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bae:	f7ff fe95 	bl	80018dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bb2:	2300      	movs	r3, #0
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	bd80      	pop	{r7, pc}

08001bb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001bc0:	4b12      	ldr	r3, [pc, #72]	; (8001c0c <HAL_InitTick+0x54>)
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	4b12      	ldr	r3, [pc, #72]	; (8001c10 <HAL_InitTick+0x58>)
 8001bc6:	781b      	ldrb	r3, [r3, #0]
 8001bc8:	4619      	mov	r1, r3
 8001bca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bce:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f000 f93b 	bl	8001e52 <HAL_SYSTICK_Config>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d001      	beq.n	8001be6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001be2:	2301      	movs	r3, #1
 8001be4:	e00e      	b.n	8001c04 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2b0f      	cmp	r3, #15
 8001bea:	d80a      	bhi.n	8001c02 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bec:	2200      	movs	r2, #0
 8001bee:	6879      	ldr	r1, [r7, #4]
 8001bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8001bf4:	f000 f911 	bl	8001e1a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001bf8:	4a06      	ldr	r2, [pc, #24]	; (8001c14 <HAL_InitTick+0x5c>)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	e000      	b.n	8001c04 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c02:	2301      	movs	r3, #1
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	3708      	adds	r7, #8
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	20000000 	.word	0x20000000
 8001c10:	20000008 	.word	0x20000008
 8001c14:	20000004 	.word	0x20000004

08001c18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c1c:	4b06      	ldr	r3, [pc, #24]	; (8001c38 <HAL_IncTick+0x20>)
 8001c1e:	781b      	ldrb	r3, [r3, #0]
 8001c20:	461a      	mov	r2, r3
 8001c22:	4b06      	ldr	r3, [pc, #24]	; (8001c3c <HAL_IncTick+0x24>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4413      	add	r3, r2
 8001c28:	4a04      	ldr	r2, [pc, #16]	; (8001c3c <HAL_IncTick+0x24>)
 8001c2a:	6013      	str	r3, [r2, #0]
}
 8001c2c:	bf00      	nop
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr
 8001c36:	bf00      	nop
 8001c38:	20000008 	.word	0x20000008
 8001c3c:	20000174 	.word	0x20000174

08001c40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  return uwTick;
 8001c44:	4b03      	ldr	r3, [pc, #12]	; (8001c54 <HAL_GetTick+0x14>)
 8001c46:	681b      	ldr	r3, [r3, #0]
}
 8001c48:	4618      	mov	r0, r3
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr
 8001c52:	bf00      	nop
 8001c54:	20000174 	.word	0x20000174

08001c58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b084      	sub	sp, #16
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c60:	f7ff ffee 	bl	8001c40 <HAL_GetTick>
 8001c64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c70:	d005      	beq.n	8001c7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c72:	4b0a      	ldr	r3, [pc, #40]	; (8001c9c <HAL_Delay+0x44>)
 8001c74:	781b      	ldrb	r3, [r3, #0]
 8001c76:	461a      	mov	r2, r3
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	4413      	add	r3, r2
 8001c7c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c7e:	bf00      	nop
 8001c80:	f7ff ffde 	bl	8001c40 <HAL_GetTick>
 8001c84:	4602      	mov	r2, r0
 8001c86:	68bb      	ldr	r3, [r7, #8]
 8001c88:	1ad3      	subs	r3, r2, r3
 8001c8a:	68fa      	ldr	r2, [r7, #12]
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d8f7      	bhi.n	8001c80 <HAL_Delay+0x28>
  {
  }
}
 8001c90:	bf00      	nop
 8001c92:	bf00      	nop
 8001c94:	3710      	adds	r7, #16
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	20000008 	.word	0x20000008

08001ca0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b085      	sub	sp, #20
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	f003 0307 	and.w	r3, r3, #7
 8001cae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cb0:	4b0b      	ldr	r3, [pc, #44]	; (8001ce0 <__NVIC_SetPriorityGrouping+0x40>)
 8001cb2:	68db      	ldr	r3, [r3, #12]
 8001cb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cb6:	68ba      	ldr	r2, [r7, #8]
 8001cb8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cc4:	68bb      	ldr	r3, [r7, #8]
 8001cc6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001cc8:	4b06      	ldr	r3, [pc, #24]	; (8001ce4 <__NVIC_SetPriorityGrouping+0x44>)
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cce:	4a04      	ldr	r2, [pc, #16]	; (8001ce0 <__NVIC_SetPriorityGrouping+0x40>)
 8001cd0:	68bb      	ldr	r3, [r7, #8]
 8001cd2:	60d3      	str	r3, [r2, #12]
}
 8001cd4:	bf00      	nop
 8001cd6:	3714      	adds	r7, #20
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr
 8001ce0:	e000ed00 	.word	0xe000ed00
 8001ce4:	05fa0000 	.word	0x05fa0000

08001ce8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001cec:	4b04      	ldr	r3, [pc, #16]	; (8001d00 <__NVIC_GetPriorityGrouping+0x18>)
 8001cee:	68db      	ldr	r3, [r3, #12]
 8001cf0:	0a1b      	lsrs	r3, r3, #8
 8001cf2:	f003 0307 	and.w	r3, r3, #7
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr
 8001d00:	e000ed00 	.word	0xe000ed00

08001d04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	6039      	str	r1, [r7, #0]
 8001d0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	db0a      	blt.n	8001d2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	b2da      	uxtb	r2, r3
 8001d1c:	490c      	ldr	r1, [pc, #48]	; (8001d50 <__NVIC_SetPriority+0x4c>)
 8001d1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d22:	0112      	lsls	r2, r2, #4
 8001d24:	b2d2      	uxtb	r2, r2
 8001d26:	440b      	add	r3, r1
 8001d28:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d2c:	e00a      	b.n	8001d44 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	b2da      	uxtb	r2, r3
 8001d32:	4908      	ldr	r1, [pc, #32]	; (8001d54 <__NVIC_SetPriority+0x50>)
 8001d34:	79fb      	ldrb	r3, [r7, #7]
 8001d36:	f003 030f 	and.w	r3, r3, #15
 8001d3a:	3b04      	subs	r3, #4
 8001d3c:	0112      	lsls	r2, r2, #4
 8001d3e:	b2d2      	uxtb	r2, r2
 8001d40:	440b      	add	r3, r1
 8001d42:	761a      	strb	r2, [r3, #24]
}
 8001d44:	bf00      	nop
 8001d46:	370c      	adds	r7, #12
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4e:	4770      	bx	lr
 8001d50:	e000e100 	.word	0xe000e100
 8001d54:	e000ed00 	.word	0xe000ed00

08001d58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b089      	sub	sp, #36	; 0x24
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	60f8      	str	r0, [r7, #12]
 8001d60:	60b9      	str	r1, [r7, #8]
 8001d62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	f003 0307 	and.w	r3, r3, #7
 8001d6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d6c:	69fb      	ldr	r3, [r7, #28]
 8001d6e:	f1c3 0307 	rsb	r3, r3, #7
 8001d72:	2b04      	cmp	r3, #4
 8001d74:	bf28      	it	cs
 8001d76:	2304      	movcs	r3, #4
 8001d78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d7a:	69fb      	ldr	r3, [r7, #28]
 8001d7c:	3304      	adds	r3, #4
 8001d7e:	2b06      	cmp	r3, #6
 8001d80:	d902      	bls.n	8001d88 <NVIC_EncodePriority+0x30>
 8001d82:	69fb      	ldr	r3, [r7, #28]
 8001d84:	3b03      	subs	r3, #3
 8001d86:	e000      	b.n	8001d8a <NVIC_EncodePriority+0x32>
 8001d88:	2300      	movs	r3, #0
 8001d8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d8c:	f04f 32ff 	mov.w	r2, #4294967295
 8001d90:	69bb      	ldr	r3, [r7, #24]
 8001d92:	fa02 f303 	lsl.w	r3, r2, r3
 8001d96:	43da      	mvns	r2, r3
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	401a      	ands	r2, r3
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001da0:	f04f 31ff 	mov.w	r1, #4294967295
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	fa01 f303 	lsl.w	r3, r1, r3
 8001daa:	43d9      	mvns	r1, r3
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001db0:	4313      	orrs	r3, r2
         );
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	3724      	adds	r7, #36	; 0x24
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr
	...

08001dc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	3b01      	subs	r3, #1
 8001dcc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001dd0:	d301      	bcc.n	8001dd6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	e00f      	b.n	8001df6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001dd6:	4a0a      	ldr	r2, [pc, #40]	; (8001e00 <SysTick_Config+0x40>)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	3b01      	subs	r3, #1
 8001ddc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001dde:	210f      	movs	r1, #15
 8001de0:	f04f 30ff 	mov.w	r0, #4294967295
 8001de4:	f7ff ff8e 	bl	8001d04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001de8:	4b05      	ldr	r3, [pc, #20]	; (8001e00 <SysTick_Config+0x40>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001dee:	4b04      	ldr	r3, [pc, #16]	; (8001e00 <SysTick_Config+0x40>)
 8001df0:	2207      	movs	r2, #7
 8001df2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001df4:	2300      	movs	r3, #0
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	3708      	adds	r7, #8
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	e000e010 	.word	0xe000e010

08001e04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b082      	sub	sp, #8
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e0c:	6878      	ldr	r0, [r7, #4]
 8001e0e:	f7ff ff47 	bl	8001ca0 <__NVIC_SetPriorityGrouping>
}
 8001e12:	bf00      	nop
 8001e14:	3708      	adds	r7, #8
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}

08001e1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e1a:	b580      	push	{r7, lr}
 8001e1c:	b086      	sub	sp, #24
 8001e1e:	af00      	add	r7, sp, #0
 8001e20:	4603      	mov	r3, r0
 8001e22:	60b9      	str	r1, [r7, #8]
 8001e24:	607a      	str	r2, [r7, #4]
 8001e26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e2c:	f7ff ff5c 	bl	8001ce8 <__NVIC_GetPriorityGrouping>
 8001e30:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e32:	687a      	ldr	r2, [r7, #4]
 8001e34:	68b9      	ldr	r1, [r7, #8]
 8001e36:	6978      	ldr	r0, [r7, #20]
 8001e38:	f7ff ff8e 	bl	8001d58 <NVIC_EncodePriority>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e42:	4611      	mov	r1, r2
 8001e44:	4618      	mov	r0, r3
 8001e46:	f7ff ff5d 	bl	8001d04 <__NVIC_SetPriority>
}
 8001e4a:	bf00      	nop
 8001e4c:	3718      	adds	r7, #24
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}

08001e52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e52:	b580      	push	{r7, lr}
 8001e54:	b082      	sub	sp, #8
 8001e56:	af00      	add	r7, sp, #0
 8001e58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f7ff ffb0 	bl	8001dc0 <SysTick_Config>
 8001e60:	4603      	mov	r3, r0
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3708      	adds	r7, #8
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
	...

08001e6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b089      	sub	sp, #36	; 0x24
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
 8001e74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001e76:	2300      	movs	r3, #0
 8001e78:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001e82:	2300      	movs	r3, #0
 8001e84:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001e86:	2300      	movs	r3, #0
 8001e88:	61fb      	str	r3, [r7, #28]
 8001e8a:	e175      	b.n	8002178 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	69fb      	ldr	r3, [r7, #28]
 8001e90:	fa02 f303 	lsl.w	r3, r2, r3
 8001e94:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	697a      	ldr	r2, [r7, #20]
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001ea0:	693a      	ldr	r2, [r7, #16]
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	429a      	cmp	r2, r3
 8001ea6:	f040 8164 	bne.w	8002172 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	f003 0303 	and.w	r3, r3, #3
 8001eb2:	2b01      	cmp	r3, #1
 8001eb4:	d005      	beq.n	8001ec2 <HAL_GPIO_Init+0x56>
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	f003 0303 	and.w	r3, r3, #3
 8001ebe:	2b02      	cmp	r3, #2
 8001ec0:	d130      	bne.n	8001f24 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	689b      	ldr	r3, [r3, #8]
 8001ec6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001ec8:	69fb      	ldr	r3, [r7, #28]
 8001eca:	005b      	lsls	r3, r3, #1
 8001ecc:	2203      	movs	r2, #3
 8001ece:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed2:	43db      	mvns	r3, r3
 8001ed4:	69ba      	ldr	r2, [r7, #24]
 8001ed6:	4013      	ands	r3, r2
 8001ed8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	68da      	ldr	r2, [r3, #12]
 8001ede:	69fb      	ldr	r3, [r7, #28]
 8001ee0:	005b      	lsls	r3, r3, #1
 8001ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee6:	69ba      	ldr	r2, [r7, #24]
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	69ba      	ldr	r2, [r7, #24]
 8001ef0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ef8:	2201      	movs	r2, #1
 8001efa:	69fb      	ldr	r3, [r7, #28]
 8001efc:	fa02 f303 	lsl.w	r3, r2, r3
 8001f00:	43db      	mvns	r3, r3
 8001f02:	69ba      	ldr	r2, [r7, #24]
 8001f04:	4013      	ands	r3, r2
 8001f06:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	091b      	lsrs	r3, r3, #4
 8001f0e:	f003 0201 	and.w	r2, r3, #1
 8001f12:	69fb      	ldr	r3, [r7, #28]
 8001f14:	fa02 f303 	lsl.w	r3, r2, r3
 8001f18:	69ba      	ldr	r2, [r7, #24]
 8001f1a:	4313      	orrs	r3, r2
 8001f1c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	69ba      	ldr	r2, [r7, #24]
 8001f22:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	f003 0303 	and.w	r3, r3, #3
 8001f2c:	2b03      	cmp	r3, #3
 8001f2e:	d017      	beq.n	8001f60 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	68db      	ldr	r3, [r3, #12]
 8001f34:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001f36:	69fb      	ldr	r3, [r7, #28]
 8001f38:	005b      	lsls	r3, r3, #1
 8001f3a:	2203      	movs	r2, #3
 8001f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f40:	43db      	mvns	r3, r3
 8001f42:	69ba      	ldr	r2, [r7, #24]
 8001f44:	4013      	ands	r3, r2
 8001f46:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	689a      	ldr	r2, [r3, #8]
 8001f4c:	69fb      	ldr	r3, [r7, #28]
 8001f4e:	005b      	lsls	r3, r3, #1
 8001f50:	fa02 f303 	lsl.w	r3, r2, r3
 8001f54:	69ba      	ldr	r2, [r7, #24]
 8001f56:	4313      	orrs	r3, r2
 8001f58:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	69ba      	ldr	r2, [r7, #24]
 8001f5e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	f003 0303 	and.w	r3, r3, #3
 8001f68:	2b02      	cmp	r3, #2
 8001f6a:	d123      	bne.n	8001fb4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001f6c:	69fb      	ldr	r3, [r7, #28]
 8001f6e:	08da      	lsrs	r2, r3, #3
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	3208      	adds	r2, #8
 8001f74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001f7a:	69fb      	ldr	r3, [r7, #28]
 8001f7c:	f003 0307 	and.w	r3, r3, #7
 8001f80:	009b      	lsls	r3, r3, #2
 8001f82:	220f      	movs	r2, #15
 8001f84:	fa02 f303 	lsl.w	r3, r2, r3
 8001f88:	43db      	mvns	r3, r3
 8001f8a:	69ba      	ldr	r2, [r7, #24]
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	691a      	ldr	r2, [r3, #16]
 8001f94:	69fb      	ldr	r3, [r7, #28]
 8001f96:	f003 0307 	and.w	r3, r3, #7
 8001f9a:	009b      	lsls	r3, r3, #2
 8001f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa0:	69ba      	ldr	r2, [r7, #24]
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001fa6:	69fb      	ldr	r3, [r7, #28]
 8001fa8:	08da      	lsrs	r2, r3, #3
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	3208      	adds	r2, #8
 8001fae:	69b9      	ldr	r1, [r7, #24]
 8001fb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001fba:	69fb      	ldr	r3, [r7, #28]
 8001fbc:	005b      	lsls	r3, r3, #1
 8001fbe:	2203      	movs	r2, #3
 8001fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc4:	43db      	mvns	r3, r3
 8001fc6:	69ba      	ldr	r2, [r7, #24]
 8001fc8:	4013      	ands	r3, r2
 8001fca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	f003 0203 	and.w	r2, r3, #3
 8001fd4:	69fb      	ldr	r3, [r7, #28]
 8001fd6:	005b      	lsls	r3, r3, #1
 8001fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fdc:	69ba      	ldr	r2, [r7, #24]
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	69ba      	ldr	r2, [r7, #24]
 8001fe6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	f000 80be 	beq.w	8002172 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ff6:	4b66      	ldr	r3, [pc, #408]	; (8002190 <HAL_GPIO_Init+0x324>)
 8001ff8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ffa:	4a65      	ldr	r2, [pc, #404]	; (8002190 <HAL_GPIO_Init+0x324>)
 8001ffc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002000:	6453      	str	r3, [r2, #68]	; 0x44
 8002002:	4b63      	ldr	r3, [pc, #396]	; (8002190 <HAL_GPIO_Init+0x324>)
 8002004:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002006:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800200a:	60fb      	str	r3, [r7, #12]
 800200c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800200e:	4a61      	ldr	r2, [pc, #388]	; (8002194 <HAL_GPIO_Init+0x328>)
 8002010:	69fb      	ldr	r3, [r7, #28]
 8002012:	089b      	lsrs	r3, r3, #2
 8002014:	3302      	adds	r3, #2
 8002016:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800201a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800201c:	69fb      	ldr	r3, [r7, #28]
 800201e:	f003 0303 	and.w	r3, r3, #3
 8002022:	009b      	lsls	r3, r3, #2
 8002024:	220f      	movs	r2, #15
 8002026:	fa02 f303 	lsl.w	r3, r2, r3
 800202a:	43db      	mvns	r3, r3
 800202c:	69ba      	ldr	r2, [r7, #24]
 800202e:	4013      	ands	r3, r2
 8002030:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	4a58      	ldr	r2, [pc, #352]	; (8002198 <HAL_GPIO_Init+0x32c>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d037      	beq.n	80020aa <HAL_GPIO_Init+0x23e>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	4a57      	ldr	r2, [pc, #348]	; (800219c <HAL_GPIO_Init+0x330>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d031      	beq.n	80020a6 <HAL_GPIO_Init+0x23a>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	4a56      	ldr	r2, [pc, #344]	; (80021a0 <HAL_GPIO_Init+0x334>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d02b      	beq.n	80020a2 <HAL_GPIO_Init+0x236>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	4a55      	ldr	r2, [pc, #340]	; (80021a4 <HAL_GPIO_Init+0x338>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d025      	beq.n	800209e <HAL_GPIO_Init+0x232>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	4a54      	ldr	r2, [pc, #336]	; (80021a8 <HAL_GPIO_Init+0x33c>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d01f      	beq.n	800209a <HAL_GPIO_Init+0x22e>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	4a53      	ldr	r2, [pc, #332]	; (80021ac <HAL_GPIO_Init+0x340>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d019      	beq.n	8002096 <HAL_GPIO_Init+0x22a>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	4a52      	ldr	r2, [pc, #328]	; (80021b0 <HAL_GPIO_Init+0x344>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d013      	beq.n	8002092 <HAL_GPIO_Init+0x226>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	4a51      	ldr	r2, [pc, #324]	; (80021b4 <HAL_GPIO_Init+0x348>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d00d      	beq.n	800208e <HAL_GPIO_Init+0x222>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	4a50      	ldr	r2, [pc, #320]	; (80021b8 <HAL_GPIO_Init+0x34c>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d007      	beq.n	800208a <HAL_GPIO_Init+0x21e>
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	4a4f      	ldr	r2, [pc, #316]	; (80021bc <HAL_GPIO_Init+0x350>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d101      	bne.n	8002086 <HAL_GPIO_Init+0x21a>
 8002082:	2309      	movs	r3, #9
 8002084:	e012      	b.n	80020ac <HAL_GPIO_Init+0x240>
 8002086:	230a      	movs	r3, #10
 8002088:	e010      	b.n	80020ac <HAL_GPIO_Init+0x240>
 800208a:	2308      	movs	r3, #8
 800208c:	e00e      	b.n	80020ac <HAL_GPIO_Init+0x240>
 800208e:	2307      	movs	r3, #7
 8002090:	e00c      	b.n	80020ac <HAL_GPIO_Init+0x240>
 8002092:	2306      	movs	r3, #6
 8002094:	e00a      	b.n	80020ac <HAL_GPIO_Init+0x240>
 8002096:	2305      	movs	r3, #5
 8002098:	e008      	b.n	80020ac <HAL_GPIO_Init+0x240>
 800209a:	2304      	movs	r3, #4
 800209c:	e006      	b.n	80020ac <HAL_GPIO_Init+0x240>
 800209e:	2303      	movs	r3, #3
 80020a0:	e004      	b.n	80020ac <HAL_GPIO_Init+0x240>
 80020a2:	2302      	movs	r3, #2
 80020a4:	e002      	b.n	80020ac <HAL_GPIO_Init+0x240>
 80020a6:	2301      	movs	r3, #1
 80020a8:	e000      	b.n	80020ac <HAL_GPIO_Init+0x240>
 80020aa:	2300      	movs	r3, #0
 80020ac:	69fa      	ldr	r2, [r7, #28]
 80020ae:	f002 0203 	and.w	r2, r2, #3
 80020b2:	0092      	lsls	r2, r2, #2
 80020b4:	4093      	lsls	r3, r2
 80020b6:	69ba      	ldr	r2, [r7, #24]
 80020b8:	4313      	orrs	r3, r2
 80020ba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80020bc:	4935      	ldr	r1, [pc, #212]	; (8002194 <HAL_GPIO_Init+0x328>)
 80020be:	69fb      	ldr	r3, [r7, #28]
 80020c0:	089b      	lsrs	r3, r3, #2
 80020c2:	3302      	adds	r3, #2
 80020c4:	69ba      	ldr	r2, [r7, #24]
 80020c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80020ca:	4b3d      	ldr	r3, [pc, #244]	; (80021c0 <HAL_GPIO_Init+0x354>)
 80020cc:	689b      	ldr	r3, [r3, #8]
 80020ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020d0:	693b      	ldr	r3, [r7, #16]
 80020d2:	43db      	mvns	r3, r3
 80020d4:	69ba      	ldr	r2, [r7, #24]
 80020d6:	4013      	ands	r3, r2
 80020d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d003      	beq.n	80020ee <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80020e6:	69ba      	ldr	r2, [r7, #24]
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	4313      	orrs	r3, r2
 80020ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80020ee:	4a34      	ldr	r2, [pc, #208]	; (80021c0 <HAL_GPIO_Init+0x354>)
 80020f0:	69bb      	ldr	r3, [r7, #24]
 80020f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80020f4:	4b32      	ldr	r3, [pc, #200]	; (80021c0 <HAL_GPIO_Init+0x354>)
 80020f6:	68db      	ldr	r3, [r3, #12]
 80020f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020fa:	693b      	ldr	r3, [r7, #16]
 80020fc:	43db      	mvns	r3, r3
 80020fe:	69ba      	ldr	r2, [r7, #24]
 8002100:	4013      	ands	r3, r2
 8002102:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800210c:	2b00      	cmp	r3, #0
 800210e:	d003      	beq.n	8002118 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002110:	69ba      	ldr	r2, [r7, #24]
 8002112:	693b      	ldr	r3, [r7, #16]
 8002114:	4313      	orrs	r3, r2
 8002116:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002118:	4a29      	ldr	r2, [pc, #164]	; (80021c0 <HAL_GPIO_Init+0x354>)
 800211a:	69bb      	ldr	r3, [r7, #24]
 800211c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800211e:	4b28      	ldr	r3, [pc, #160]	; (80021c0 <HAL_GPIO_Init+0x354>)
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002124:	693b      	ldr	r3, [r7, #16]
 8002126:	43db      	mvns	r3, r3
 8002128:	69ba      	ldr	r2, [r7, #24]
 800212a:	4013      	ands	r3, r2
 800212c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002136:	2b00      	cmp	r3, #0
 8002138:	d003      	beq.n	8002142 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800213a:	69ba      	ldr	r2, [r7, #24]
 800213c:	693b      	ldr	r3, [r7, #16]
 800213e:	4313      	orrs	r3, r2
 8002140:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002142:	4a1f      	ldr	r2, [pc, #124]	; (80021c0 <HAL_GPIO_Init+0x354>)
 8002144:	69bb      	ldr	r3, [r7, #24]
 8002146:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002148:	4b1d      	ldr	r3, [pc, #116]	; (80021c0 <HAL_GPIO_Init+0x354>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800214e:	693b      	ldr	r3, [r7, #16]
 8002150:	43db      	mvns	r3, r3
 8002152:	69ba      	ldr	r2, [r7, #24]
 8002154:	4013      	ands	r3, r2
 8002156:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002160:	2b00      	cmp	r3, #0
 8002162:	d003      	beq.n	800216c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002164:	69ba      	ldr	r2, [r7, #24]
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	4313      	orrs	r3, r2
 800216a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800216c:	4a14      	ldr	r2, [pc, #80]	; (80021c0 <HAL_GPIO_Init+0x354>)
 800216e:	69bb      	ldr	r3, [r7, #24]
 8002170:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002172:	69fb      	ldr	r3, [r7, #28]
 8002174:	3301      	adds	r3, #1
 8002176:	61fb      	str	r3, [r7, #28]
 8002178:	69fb      	ldr	r3, [r7, #28]
 800217a:	2b0f      	cmp	r3, #15
 800217c:	f67f ae86 	bls.w	8001e8c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002180:	bf00      	nop
 8002182:	bf00      	nop
 8002184:	3724      	adds	r7, #36	; 0x24
 8002186:	46bd      	mov	sp, r7
 8002188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218c:	4770      	bx	lr
 800218e:	bf00      	nop
 8002190:	40023800 	.word	0x40023800
 8002194:	40013800 	.word	0x40013800
 8002198:	40020000 	.word	0x40020000
 800219c:	40020400 	.word	0x40020400
 80021a0:	40020800 	.word	0x40020800
 80021a4:	40020c00 	.word	0x40020c00
 80021a8:	40021000 	.word	0x40021000
 80021ac:	40021400 	.word	0x40021400
 80021b0:	40021800 	.word	0x40021800
 80021b4:	40021c00 	.word	0x40021c00
 80021b8:	40022000 	.word	0x40022000
 80021bc:	40022400 	.word	0x40022400
 80021c0:	40013c00 	.word	0x40013c00

080021c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b083      	sub	sp, #12
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
 80021cc:	460b      	mov	r3, r1
 80021ce:	807b      	strh	r3, [r7, #2]
 80021d0:	4613      	mov	r3, r2
 80021d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80021d4:	787b      	ldrb	r3, [r7, #1]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d003      	beq.n	80021e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021da:	887a      	ldrh	r2, [r7, #2]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80021e0:	e003      	b.n	80021ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80021e2:	887b      	ldrh	r3, [r7, #2]
 80021e4:	041a      	lsls	r2, r3, #16
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	619a      	str	r2, [r3, #24]
}
 80021ea:	bf00      	nop
 80021ec:	370c      	adds	r7, #12
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr
	...

080021f8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b086      	sub	sp, #24
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002200:	2300      	movs	r3, #0
 8002202:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d101      	bne.n	800220e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800220a:	2301      	movs	r3, #1
 800220c:	e291      	b.n	8002732 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f003 0301 	and.w	r3, r3, #1
 8002216:	2b00      	cmp	r3, #0
 8002218:	f000 8087 	beq.w	800232a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800221c:	4b96      	ldr	r3, [pc, #600]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	f003 030c 	and.w	r3, r3, #12
 8002224:	2b04      	cmp	r3, #4
 8002226:	d00c      	beq.n	8002242 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002228:	4b93      	ldr	r3, [pc, #588]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 800222a:	689b      	ldr	r3, [r3, #8]
 800222c:	f003 030c 	and.w	r3, r3, #12
 8002230:	2b08      	cmp	r3, #8
 8002232:	d112      	bne.n	800225a <HAL_RCC_OscConfig+0x62>
 8002234:	4b90      	ldr	r3, [pc, #576]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800223c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002240:	d10b      	bne.n	800225a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002242:	4b8d      	ldr	r3, [pc, #564]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800224a:	2b00      	cmp	r3, #0
 800224c:	d06c      	beq.n	8002328 <HAL_RCC_OscConfig+0x130>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	2b00      	cmp	r3, #0
 8002254:	d168      	bne.n	8002328 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002256:	2301      	movs	r3, #1
 8002258:	e26b      	b.n	8002732 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002262:	d106      	bne.n	8002272 <HAL_RCC_OscConfig+0x7a>
 8002264:	4b84      	ldr	r3, [pc, #528]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a83      	ldr	r2, [pc, #524]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 800226a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800226e:	6013      	str	r3, [r2, #0]
 8002270:	e02e      	b.n	80022d0 <HAL_RCC_OscConfig+0xd8>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d10c      	bne.n	8002294 <HAL_RCC_OscConfig+0x9c>
 800227a:	4b7f      	ldr	r3, [pc, #508]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a7e      	ldr	r2, [pc, #504]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 8002280:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002284:	6013      	str	r3, [r2, #0]
 8002286:	4b7c      	ldr	r3, [pc, #496]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a7b      	ldr	r2, [pc, #492]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 800228c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002290:	6013      	str	r3, [r2, #0]
 8002292:	e01d      	b.n	80022d0 <HAL_RCC_OscConfig+0xd8>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800229c:	d10c      	bne.n	80022b8 <HAL_RCC_OscConfig+0xc0>
 800229e:	4b76      	ldr	r3, [pc, #472]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a75      	ldr	r2, [pc, #468]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 80022a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022a8:	6013      	str	r3, [r2, #0]
 80022aa:	4b73      	ldr	r3, [pc, #460]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a72      	ldr	r2, [pc, #456]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 80022b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022b4:	6013      	str	r3, [r2, #0]
 80022b6:	e00b      	b.n	80022d0 <HAL_RCC_OscConfig+0xd8>
 80022b8:	4b6f      	ldr	r3, [pc, #444]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a6e      	ldr	r2, [pc, #440]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 80022be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022c2:	6013      	str	r3, [r2, #0]
 80022c4:	4b6c      	ldr	r3, [pc, #432]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a6b      	ldr	r2, [pc, #428]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 80022ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d013      	beq.n	8002300 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022d8:	f7ff fcb2 	bl	8001c40 <HAL_GetTick>
 80022dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022de:	e008      	b.n	80022f2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022e0:	f7ff fcae 	bl	8001c40 <HAL_GetTick>
 80022e4:	4602      	mov	r2, r0
 80022e6:	693b      	ldr	r3, [r7, #16]
 80022e8:	1ad3      	subs	r3, r2, r3
 80022ea:	2b64      	cmp	r3, #100	; 0x64
 80022ec:	d901      	bls.n	80022f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80022ee:	2303      	movs	r3, #3
 80022f0:	e21f      	b.n	8002732 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022f2:	4b61      	ldr	r3, [pc, #388]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d0f0      	beq.n	80022e0 <HAL_RCC_OscConfig+0xe8>
 80022fe:	e014      	b.n	800232a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002300:	f7ff fc9e 	bl	8001c40 <HAL_GetTick>
 8002304:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002306:	e008      	b.n	800231a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002308:	f7ff fc9a 	bl	8001c40 <HAL_GetTick>
 800230c:	4602      	mov	r2, r0
 800230e:	693b      	ldr	r3, [r7, #16]
 8002310:	1ad3      	subs	r3, r2, r3
 8002312:	2b64      	cmp	r3, #100	; 0x64
 8002314:	d901      	bls.n	800231a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002316:	2303      	movs	r3, #3
 8002318:	e20b      	b.n	8002732 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800231a:	4b57      	ldr	r3, [pc, #348]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002322:	2b00      	cmp	r3, #0
 8002324:	d1f0      	bne.n	8002308 <HAL_RCC_OscConfig+0x110>
 8002326:	e000      	b.n	800232a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002328:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f003 0302 	and.w	r3, r3, #2
 8002332:	2b00      	cmp	r3, #0
 8002334:	d069      	beq.n	800240a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002336:	4b50      	ldr	r3, [pc, #320]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 8002338:	689b      	ldr	r3, [r3, #8]
 800233a:	f003 030c 	and.w	r3, r3, #12
 800233e:	2b00      	cmp	r3, #0
 8002340:	d00b      	beq.n	800235a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002342:	4b4d      	ldr	r3, [pc, #308]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 8002344:	689b      	ldr	r3, [r3, #8]
 8002346:	f003 030c 	and.w	r3, r3, #12
 800234a:	2b08      	cmp	r3, #8
 800234c:	d11c      	bne.n	8002388 <HAL_RCC_OscConfig+0x190>
 800234e:	4b4a      	ldr	r3, [pc, #296]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002356:	2b00      	cmp	r3, #0
 8002358:	d116      	bne.n	8002388 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800235a:	4b47      	ldr	r3, [pc, #284]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f003 0302 	and.w	r3, r3, #2
 8002362:	2b00      	cmp	r3, #0
 8002364:	d005      	beq.n	8002372 <HAL_RCC_OscConfig+0x17a>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	68db      	ldr	r3, [r3, #12]
 800236a:	2b01      	cmp	r3, #1
 800236c:	d001      	beq.n	8002372 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800236e:	2301      	movs	r3, #1
 8002370:	e1df      	b.n	8002732 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002372:	4b41      	ldr	r3, [pc, #260]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	691b      	ldr	r3, [r3, #16]
 800237e:	00db      	lsls	r3, r3, #3
 8002380:	493d      	ldr	r1, [pc, #244]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 8002382:	4313      	orrs	r3, r2
 8002384:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002386:	e040      	b.n	800240a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	68db      	ldr	r3, [r3, #12]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d023      	beq.n	80023d8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002390:	4b39      	ldr	r3, [pc, #228]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a38      	ldr	r2, [pc, #224]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 8002396:	f043 0301 	orr.w	r3, r3, #1
 800239a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800239c:	f7ff fc50 	bl	8001c40 <HAL_GetTick>
 80023a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023a2:	e008      	b.n	80023b6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023a4:	f7ff fc4c 	bl	8001c40 <HAL_GetTick>
 80023a8:	4602      	mov	r2, r0
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	1ad3      	subs	r3, r2, r3
 80023ae:	2b02      	cmp	r3, #2
 80023b0:	d901      	bls.n	80023b6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80023b2:	2303      	movs	r3, #3
 80023b4:	e1bd      	b.n	8002732 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023b6:	4b30      	ldr	r3, [pc, #192]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f003 0302 	and.w	r3, r3, #2
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d0f0      	beq.n	80023a4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023c2:	4b2d      	ldr	r3, [pc, #180]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	691b      	ldr	r3, [r3, #16]
 80023ce:	00db      	lsls	r3, r3, #3
 80023d0:	4929      	ldr	r1, [pc, #164]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 80023d2:	4313      	orrs	r3, r2
 80023d4:	600b      	str	r3, [r1, #0]
 80023d6:	e018      	b.n	800240a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023d8:	4b27      	ldr	r3, [pc, #156]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a26      	ldr	r2, [pc, #152]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 80023de:	f023 0301 	bic.w	r3, r3, #1
 80023e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023e4:	f7ff fc2c 	bl	8001c40 <HAL_GetTick>
 80023e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023ea:	e008      	b.n	80023fe <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023ec:	f7ff fc28 	bl	8001c40 <HAL_GetTick>
 80023f0:	4602      	mov	r2, r0
 80023f2:	693b      	ldr	r3, [r7, #16]
 80023f4:	1ad3      	subs	r3, r2, r3
 80023f6:	2b02      	cmp	r3, #2
 80023f8:	d901      	bls.n	80023fe <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80023fa:	2303      	movs	r3, #3
 80023fc:	e199      	b.n	8002732 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023fe:	4b1e      	ldr	r3, [pc, #120]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f003 0302 	and.w	r3, r3, #2
 8002406:	2b00      	cmp	r3, #0
 8002408:	d1f0      	bne.n	80023ec <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f003 0308 	and.w	r3, r3, #8
 8002412:	2b00      	cmp	r3, #0
 8002414:	d038      	beq.n	8002488 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	695b      	ldr	r3, [r3, #20]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d019      	beq.n	8002452 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800241e:	4b16      	ldr	r3, [pc, #88]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 8002420:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002422:	4a15      	ldr	r2, [pc, #84]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 8002424:	f043 0301 	orr.w	r3, r3, #1
 8002428:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800242a:	f7ff fc09 	bl	8001c40 <HAL_GetTick>
 800242e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002430:	e008      	b.n	8002444 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002432:	f7ff fc05 	bl	8001c40 <HAL_GetTick>
 8002436:	4602      	mov	r2, r0
 8002438:	693b      	ldr	r3, [r7, #16]
 800243a:	1ad3      	subs	r3, r2, r3
 800243c:	2b02      	cmp	r3, #2
 800243e:	d901      	bls.n	8002444 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002440:	2303      	movs	r3, #3
 8002442:	e176      	b.n	8002732 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002444:	4b0c      	ldr	r3, [pc, #48]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 8002446:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002448:	f003 0302 	and.w	r3, r3, #2
 800244c:	2b00      	cmp	r3, #0
 800244e:	d0f0      	beq.n	8002432 <HAL_RCC_OscConfig+0x23a>
 8002450:	e01a      	b.n	8002488 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002452:	4b09      	ldr	r3, [pc, #36]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 8002454:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002456:	4a08      	ldr	r2, [pc, #32]	; (8002478 <HAL_RCC_OscConfig+0x280>)
 8002458:	f023 0301 	bic.w	r3, r3, #1
 800245c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800245e:	f7ff fbef 	bl	8001c40 <HAL_GetTick>
 8002462:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002464:	e00a      	b.n	800247c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002466:	f7ff fbeb 	bl	8001c40 <HAL_GetTick>
 800246a:	4602      	mov	r2, r0
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	1ad3      	subs	r3, r2, r3
 8002470:	2b02      	cmp	r3, #2
 8002472:	d903      	bls.n	800247c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002474:	2303      	movs	r3, #3
 8002476:	e15c      	b.n	8002732 <HAL_RCC_OscConfig+0x53a>
 8002478:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800247c:	4b91      	ldr	r3, [pc, #580]	; (80026c4 <HAL_RCC_OscConfig+0x4cc>)
 800247e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002480:	f003 0302 	and.w	r3, r3, #2
 8002484:	2b00      	cmp	r3, #0
 8002486:	d1ee      	bne.n	8002466 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f003 0304 	and.w	r3, r3, #4
 8002490:	2b00      	cmp	r3, #0
 8002492:	f000 80a4 	beq.w	80025de <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002496:	4b8b      	ldr	r3, [pc, #556]	; (80026c4 <HAL_RCC_OscConfig+0x4cc>)
 8002498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800249a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d10d      	bne.n	80024be <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80024a2:	4b88      	ldr	r3, [pc, #544]	; (80026c4 <HAL_RCC_OscConfig+0x4cc>)
 80024a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a6:	4a87      	ldr	r2, [pc, #540]	; (80026c4 <HAL_RCC_OscConfig+0x4cc>)
 80024a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024ac:	6413      	str	r3, [r2, #64]	; 0x40
 80024ae:	4b85      	ldr	r3, [pc, #532]	; (80026c4 <HAL_RCC_OscConfig+0x4cc>)
 80024b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024b6:	60bb      	str	r3, [r7, #8]
 80024b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024ba:	2301      	movs	r3, #1
 80024bc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024be:	4b82      	ldr	r3, [pc, #520]	; (80026c8 <HAL_RCC_OscConfig+0x4d0>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d118      	bne.n	80024fc <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80024ca:	4b7f      	ldr	r3, [pc, #508]	; (80026c8 <HAL_RCC_OscConfig+0x4d0>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a7e      	ldr	r2, [pc, #504]	; (80026c8 <HAL_RCC_OscConfig+0x4d0>)
 80024d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024d6:	f7ff fbb3 	bl	8001c40 <HAL_GetTick>
 80024da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024dc:	e008      	b.n	80024f0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024de:	f7ff fbaf 	bl	8001c40 <HAL_GetTick>
 80024e2:	4602      	mov	r2, r0
 80024e4:	693b      	ldr	r3, [r7, #16]
 80024e6:	1ad3      	subs	r3, r2, r3
 80024e8:	2b64      	cmp	r3, #100	; 0x64
 80024ea:	d901      	bls.n	80024f0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80024ec:	2303      	movs	r3, #3
 80024ee:	e120      	b.n	8002732 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024f0:	4b75      	ldr	r3, [pc, #468]	; (80026c8 <HAL_RCC_OscConfig+0x4d0>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d0f0      	beq.n	80024de <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	689b      	ldr	r3, [r3, #8]
 8002500:	2b01      	cmp	r3, #1
 8002502:	d106      	bne.n	8002512 <HAL_RCC_OscConfig+0x31a>
 8002504:	4b6f      	ldr	r3, [pc, #444]	; (80026c4 <HAL_RCC_OscConfig+0x4cc>)
 8002506:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002508:	4a6e      	ldr	r2, [pc, #440]	; (80026c4 <HAL_RCC_OscConfig+0x4cc>)
 800250a:	f043 0301 	orr.w	r3, r3, #1
 800250e:	6713      	str	r3, [r2, #112]	; 0x70
 8002510:	e02d      	b.n	800256e <HAL_RCC_OscConfig+0x376>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	689b      	ldr	r3, [r3, #8]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d10c      	bne.n	8002534 <HAL_RCC_OscConfig+0x33c>
 800251a:	4b6a      	ldr	r3, [pc, #424]	; (80026c4 <HAL_RCC_OscConfig+0x4cc>)
 800251c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800251e:	4a69      	ldr	r2, [pc, #420]	; (80026c4 <HAL_RCC_OscConfig+0x4cc>)
 8002520:	f023 0301 	bic.w	r3, r3, #1
 8002524:	6713      	str	r3, [r2, #112]	; 0x70
 8002526:	4b67      	ldr	r3, [pc, #412]	; (80026c4 <HAL_RCC_OscConfig+0x4cc>)
 8002528:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800252a:	4a66      	ldr	r2, [pc, #408]	; (80026c4 <HAL_RCC_OscConfig+0x4cc>)
 800252c:	f023 0304 	bic.w	r3, r3, #4
 8002530:	6713      	str	r3, [r2, #112]	; 0x70
 8002532:	e01c      	b.n	800256e <HAL_RCC_OscConfig+0x376>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	689b      	ldr	r3, [r3, #8]
 8002538:	2b05      	cmp	r3, #5
 800253a:	d10c      	bne.n	8002556 <HAL_RCC_OscConfig+0x35e>
 800253c:	4b61      	ldr	r3, [pc, #388]	; (80026c4 <HAL_RCC_OscConfig+0x4cc>)
 800253e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002540:	4a60      	ldr	r2, [pc, #384]	; (80026c4 <HAL_RCC_OscConfig+0x4cc>)
 8002542:	f043 0304 	orr.w	r3, r3, #4
 8002546:	6713      	str	r3, [r2, #112]	; 0x70
 8002548:	4b5e      	ldr	r3, [pc, #376]	; (80026c4 <HAL_RCC_OscConfig+0x4cc>)
 800254a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800254c:	4a5d      	ldr	r2, [pc, #372]	; (80026c4 <HAL_RCC_OscConfig+0x4cc>)
 800254e:	f043 0301 	orr.w	r3, r3, #1
 8002552:	6713      	str	r3, [r2, #112]	; 0x70
 8002554:	e00b      	b.n	800256e <HAL_RCC_OscConfig+0x376>
 8002556:	4b5b      	ldr	r3, [pc, #364]	; (80026c4 <HAL_RCC_OscConfig+0x4cc>)
 8002558:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800255a:	4a5a      	ldr	r2, [pc, #360]	; (80026c4 <HAL_RCC_OscConfig+0x4cc>)
 800255c:	f023 0301 	bic.w	r3, r3, #1
 8002560:	6713      	str	r3, [r2, #112]	; 0x70
 8002562:	4b58      	ldr	r3, [pc, #352]	; (80026c4 <HAL_RCC_OscConfig+0x4cc>)
 8002564:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002566:	4a57      	ldr	r2, [pc, #348]	; (80026c4 <HAL_RCC_OscConfig+0x4cc>)
 8002568:	f023 0304 	bic.w	r3, r3, #4
 800256c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	689b      	ldr	r3, [r3, #8]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d015      	beq.n	80025a2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002576:	f7ff fb63 	bl	8001c40 <HAL_GetTick>
 800257a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800257c:	e00a      	b.n	8002594 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800257e:	f7ff fb5f 	bl	8001c40 <HAL_GetTick>
 8002582:	4602      	mov	r2, r0
 8002584:	693b      	ldr	r3, [r7, #16]
 8002586:	1ad3      	subs	r3, r2, r3
 8002588:	f241 3288 	movw	r2, #5000	; 0x1388
 800258c:	4293      	cmp	r3, r2
 800258e:	d901      	bls.n	8002594 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002590:	2303      	movs	r3, #3
 8002592:	e0ce      	b.n	8002732 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002594:	4b4b      	ldr	r3, [pc, #300]	; (80026c4 <HAL_RCC_OscConfig+0x4cc>)
 8002596:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002598:	f003 0302 	and.w	r3, r3, #2
 800259c:	2b00      	cmp	r3, #0
 800259e:	d0ee      	beq.n	800257e <HAL_RCC_OscConfig+0x386>
 80025a0:	e014      	b.n	80025cc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025a2:	f7ff fb4d 	bl	8001c40 <HAL_GetTick>
 80025a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025a8:	e00a      	b.n	80025c0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025aa:	f7ff fb49 	bl	8001c40 <HAL_GetTick>
 80025ae:	4602      	mov	r2, r0
 80025b0:	693b      	ldr	r3, [r7, #16]
 80025b2:	1ad3      	subs	r3, r2, r3
 80025b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d901      	bls.n	80025c0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80025bc:	2303      	movs	r3, #3
 80025be:	e0b8      	b.n	8002732 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025c0:	4b40      	ldr	r3, [pc, #256]	; (80026c4 <HAL_RCC_OscConfig+0x4cc>)
 80025c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025c4:	f003 0302 	and.w	r3, r3, #2
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d1ee      	bne.n	80025aa <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80025cc:	7dfb      	ldrb	r3, [r7, #23]
 80025ce:	2b01      	cmp	r3, #1
 80025d0:	d105      	bne.n	80025de <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025d2:	4b3c      	ldr	r3, [pc, #240]	; (80026c4 <HAL_RCC_OscConfig+0x4cc>)
 80025d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d6:	4a3b      	ldr	r2, [pc, #236]	; (80026c4 <HAL_RCC_OscConfig+0x4cc>)
 80025d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80025dc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	699b      	ldr	r3, [r3, #24]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	f000 80a4 	beq.w	8002730 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025e8:	4b36      	ldr	r3, [pc, #216]	; (80026c4 <HAL_RCC_OscConfig+0x4cc>)
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	f003 030c 	and.w	r3, r3, #12
 80025f0:	2b08      	cmp	r3, #8
 80025f2:	d06b      	beq.n	80026cc <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	699b      	ldr	r3, [r3, #24]
 80025f8:	2b02      	cmp	r3, #2
 80025fa:	d149      	bne.n	8002690 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025fc:	4b31      	ldr	r3, [pc, #196]	; (80026c4 <HAL_RCC_OscConfig+0x4cc>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a30      	ldr	r2, [pc, #192]	; (80026c4 <HAL_RCC_OscConfig+0x4cc>)
 8002602:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002606:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002608:	f7ff fb1a 	bl	8001c40 <HAL_GetTick>
 800260c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800260e:	e008      	b.n	8002622 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002610:	f7ff fb16 	bl	8001c40 <HAL_GetTick>
 8002614:	4602      	mov	r2, r0
 8002616:	693b      	ldr	r3, [r7, #16]
 8002618:	1ad3      	subs	r3, r2, r3
 800261a:	2b02      	cmp	r3, #2
 800261c:	d901      	bls.n	8002622 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800261e:	2303      	movs	r3, #3
 8002620:	e087      	b.n	8002732 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002622:	4b28      	ldr	r3, [pc, #160]	; (80026c4 <HAL_RCC_OscConfig+0x4cc>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800262a:	2b00      	cmp	r3, #0
 800262c:	d1f0      	bne.n	8002610 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	69da      	ldr	r2, [r3, #28]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6a1b      	ldr	r3, [r3, #32]
 8002636:	431a      	orrs	r2, r3
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800263c:	019b      	lsls	r3, r3, #6
 800263e:	431a      	orrs	r2, r3
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002644:	085b      	lsrs	r3, r3, #1
 8002646:	3b01      	subs	r3, #1
 8002648:	041b      	lsls	r3, r3, #16
 800264a:	431a      	orrs	r2, r3
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002650:	061b      	lsls	r3, r3, #24
 8002652:	4313      	orrs	r3, r2
 8002654:	4a1b      	ldr	r2, [pc, #108]	; (80026c4 <HAL_RCC_OscConfig+0x4cc>)
 8002656:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800265a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800265c:	4b19      	ldr	r3, [pc, #100]	; (80026c4 <HAL_RCC_OscConfig+0x4cc>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a18      	ldr	r2, [pc, #96]	; (80026c4 <HAL_RCC_OscConfig+0x4cc>)
 8002662:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002666:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002668:	f7ff faea 	bl	8001c40 <HAL_GetTick>
 800266c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800266e:	e008      	b.n	8002682 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002670:	f7ff fae6 	bl	8001c40 <HAL_GetTick>
 8002674:	4602      	mov	r2, r0
 8002676:	693b      	ldr	r3, [r7, #16]
 8002678:	1ad3      	subs	r3, r2, r3
 800267a:	2b02      	cmp	r3, #2
 800267c:	d901      	bls.n	8002682 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800267e:	2303      	movs	r3, #3
 8002680:	e057      	b.n	8002732 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002682:	4b10      	ldr	r3, [pc, #64]	; (80026c4 <HAL_RCC_OscConfig+0x4cc>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800268a:	2b00      	cmp	r3, #0
 800268c:	d0f0      	beq.n	8002670 <HAL_RCC_OscConfig+0x478>
 800268e:	e04f      	b.n	8002730 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002690:	4b0c      	ldr	r3, [pc, #48]	; (80026c4 <HAL_RCC_OscConfig+0x4cc>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a0b      	ldr	r2, [pc, #44]	; (80026c4 <HAL_RCC_OscConfig+0x4cc>)
 8002696:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800269a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800269c:	f7ff fad0 	bl	8001c40 <HAL_GetTick>
 80026a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026a2:	e008      	b.n	80026b6 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026a4:	f7ff facc 	bl	8001c40 <HAL_GetTick>
 80026a8:	4602      	mov	r2, r0
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	2b02      	cmp	r3, #2
 80026b0:	d901      	bls.n	80026b6 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80026b2:	2303      	movs	r3, #3
 80026b4:	e03d      	b.n	8002732 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026b6:	4b03      	ldr	r3, [pc, #12]	; (80026c4 <HAL_RCC_OscConfig+0x4cc>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d1f0      	bne.n	80026a4 <HAL_RCC_OscConfig+0x4ac>
 80026c2:	e035      	b.n	8002730 <HAL_RCC_OscConfig+0x538>
 80026c4:	40023800 	.word	0x40023800
 80026c8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80026cc:	4b1b      	ldr	r3, [pc, #108]	; (800273c <HAL_RCC_OscConfig+0x544>)
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	699b      	ldr	r3, [r3, #24]
 80026d6:	2b01      	cmp	r3, #1
 80026d8:	d028      	beq.n	800272c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026e4:	429a      	cmp	r2, r3
 80026e6:	d121      	bne.n	800272c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026f2:	429a      	cmp	r2, r3
 80026f4:	d11a      	bne.n	800272c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80026f6:	68fa      	ldr	r2, [r7, #12]
 80026f8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80026fc:	4013      	ands	r3, r2
 80026fe:	687a      	ldr	r2, [r7, #4]
 8002700:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002702:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002704:	4293      	cmp	r3, r2
 8002706:	d111      	bne.n	800272c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002712:	085b      	lsrs	r3, r3, #1
 8002714:	3b01      	subs	r3, #1
 8002716:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002718:	429a      	cmp	r2, r3
 800271a:	d107      	bne.n	800272c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002726:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002728:	429a      	cmp	r2, r3
 800272a:	d001      	beq.n	8002730 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800272c:	2301      	movs	r3, #1
 800272e:	e000      	b.n	8002732 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8002730:	2300      	movs	r3, #0
}
 8002732:	4618      	mov	r0, r3
 8002734:	3718      	adds	r7, #24
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	40023800 	.word	0x40023800

08002740 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b084      	sub	sp, #16
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
 8002748:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800274a:	2300      	movs	r3, #0
 800274c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d101      	bne.n	8002758 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002754:	2301      	movs	r3, #1
 8002756:	e0d0      	b.n	80028fa <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002758:	4b6a      	ldr	r3, [pc, #424]	; (8002904 <HAL_RCC_ClockConfig+0x1c4>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f003 030f 	and.w	r3, r3, #15
 8002760:	683a      	ldr	r2, [r7, #0]
 8002762:	429a      	cmp	r2, r3
 8002764:	d910      	bls.n	8002788 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002766:	4b67      	ldr	r3, [pc, #412]	; (8002904 <HAL_RCC_ClockConfig+0x1c4>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f023 020f 	bic.w	r2, r3, #15
 800276e:	4965      	ldr	r1, [pc, #404]	; (8002904 <HAL_RCC_ClockConfig+0x1c4>)
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	4313      	orrs	r3, r2
 8002774:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002776:	4b63      	ldr	r3, [pc, #396]	; (8002904 <HAL_RCC_ClockConfig+0x1c4>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f003 030f 	and.w	r3, r3, #15
 800277e:	683a      	ldr	r2, [r7, #0]
 8002780:	429a      	cmp	r2, r3
 8002782:	d001      	beq.n	8002788 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002784:	2301      	movs	r3, #1
 8002786:	e0b8      	b.n	80028fa <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f003 0302 	and.w	r3, r3, #2
 8002790:	2b00      	cmp	r3, #0
 8002792:	d020      	beq.n	80027d6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f003 0304 	and.w	r3, r3, #4
 800279c:	2b00      	cmp	r3, #0
 800279e:	d005      	beq.n	80027ac <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80027a0:	4b59      	ldr	r3, [pc, #356]	; (8002908 <HAL_RCC_ClockConfig+0x1c8>)
 80027a2:	689b      	ldr	r3, [r3, #8]
 80027a4:	4a58      	ldr	r2, [pc, #352]	; (8002908 <HAL_RCC_ClockConfig+0x1c8>)
 80027a6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80027aa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f003 0308 	and.w	r3, r3, #8
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d005      	beq.n	80027c4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80027b8:	4b53      	ldr	r3, [pc, #332]	; (8002908 <HAL_RCC_ClockConfig+0x1c8>)
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	4a52      	ldr	r2, [pc, #328]	; (8002908 <HAL_RCC_ClockConfig+0x1c8>)
 80027be:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80027c2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027c4:	4b50      	ldr	r3, [pc, #320]	; (8002908 <HAL_RCC_ClockConfig+0x1c8>)
 80027c6:	689b      	ldr	r3, [r3, #8]
 80027c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	689b      	ldr	r3, [r3, #8]
 80027d0:	494d      	ldr	r1, [pc, #308]	; (8002908 <HAL_RCC_ClockConfig+0x1c8>)
 80027d2:	4313      	orrs	r3, r2
 80027d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f003 0301 	and.w	r3, r3, #1
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d040      	beq.n	8002864 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	d107      	bne.n	80027fa <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027ea:	4b47      	ldr	r3, [pc, #284]	; (8002908 <HAL_RCC_ClockConfig+0x1c8>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d115      	bne.n	8002822 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80027f6:	2301      	movs	r3, #1
 80027f8:	e07f      	b.n	80028fa <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	2b02      	cmp	r3, #2
 8002800:	d107      	bne.n	8002812 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002802:	4b41      	ldr	r3, [pc, #260]	; (8002908 <HAL_RCC_ClockConfig+0x1c8>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800280a:	2b00      	cmp	r3, #0
 800280c:	d109      	bne.n	8002822 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800280e:	2301      	movs	r3, #1
 8002810:	e073      	b.n	80028fa <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002812:	4b3d      	ldr	r3, [pc, #244]	; (8002908 <HAL_RCC_ClockConfig+0x1c8>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f003 0302 	and.w	r3, r3, #2
 800281a:	2b00      	cmp	r3, #0
 800281c:	d101      	bne.n	8002822 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800281e:	2301      	movs	r3, #1
 8002820:	e06b      	b.n	80028fa <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002822:	4b39      	ldr	r3, [pc, #228]	; (8002908 <HAL_RCC_ClockConfig+0x1c8>)
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	f023 0203 	bic.w	r2, r3, #3
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	4936      	ldr	r1, [pc, #216]	; (8002908 <HAL_RCC_ClockConfig+0x1c8>)
 8002830:	4313      	orrs	r3, r2
 8002832:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002834:	f7ff fa04 	bl	8001c40 <HAL_GetTick>
 8002838:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800283a:	e00a      	b.n	8002852 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800283c:	f7ff fa00 	bl	8001c40 <HAL_GetTick>
 8002840:	4602      	mov	r2, r0
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	1ad3      	subs	r3, r2, r3
 8002846:	f241 3288 	movw	r2, #5000	; 0x1388
 800284a:	4293      	cmp	r3, r2
 800284c:	d901      	bls.n	8002852 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800284e:	2303      	movs	r3, #3
 8002850:	e053      	b.n	80028fa <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002852:	4b2d      	ldr	r3, [pc, #180]	; (8002908 <HAL_RCC_ClockConfig+0x1c8>)
 8002854:	689b      	ldr	r3, [r3, #8]
 8002856:	f003 020c 	and.w	r2, r3, #12
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	429a      	cmp	r2, r3
 8002862:	d1eb      	bne.n	800283c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002864:	4b27      	ldr	r3, [pc, #156]	; (8002904 <HAL_RCC_ClockConfig+0x1c4>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f003 030f 	and.w	r3, r3, #15
 800286c:	683a      	ldr	r2, [r7, #0]
 800286e:	429a      	cmp	r2, r3
 8002870:	d210      	bcs.n	8002894 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002872:	4b24      	ldr	r3, [pc, #144]	; (8002904 <HAL_RCC_ClockConfig+0x1c4>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f023 020f 	bic.w	r2, r3, #15
 800287a:	4922      	ldr	r1, [pc, #136]	; (8002904 <HAL_RCC_ClockConfig+0x1c4>)
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	4313      	orrs	r3, r2
 8002880:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002882:	4b20      	ldr	r3, [pc, #128]	; (8002904 <HAL_RCC_ClockConfig+0x1c4>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f003 030f 	and.w	r3, r3, #15
 800288a:	683a      	ldr	r2, [r7, #0]
 800288c:	429a      	cmp	r2, r3
 800288e:	d001      	beq.n	8002894 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002890:	2301      	movs	r3, #1
 8002892:	e032      	b.n	80028fa <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f003 0304 	and.w	r3, r3, #4
 800289c:	2b00      	cmp	r3, #0
 800289e:	d008      	beq.n	80028b2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028a0:	4b19      	ldr	r3, [pc, #100]	; (8002908 <HAL_RCC_ClockConfig+0x1c8>)
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	68db      	ldr	r3, [r3, #12]
 80028ac:	4916      	ldr	r1, [pc, #88]	; (8002908 <HAL_RCC_ClockConfig+0x1c8>)
 80028ae:	4313      	orrs	r3, r2
 80028b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f003 0308 	and.w	r3, r3, #8
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d009      	beq.n	80028d2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80028be:	4b12      	ldr	r3, [pc, #72]	; (8002908 <HAL_RCC_ClockConfig+0x1c8>)
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	691b      	ldr	r3, [r3, #16]
 80028ca:	00db      	lsls	r3, r3, #3
 80028cc:	490e      	ldr	r1, [pc, #56]	; (8002908 <HAL_RCC_ClockConfig+0x1c8>)
 80028ce:	4313      	orrs	r3, r2
 80028d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80028d2:	f000 f821 	bl	8002918 <HAL_RCC_GetSysClockFreq>
 80028d6:	4602      	mov	r2, r0
 80028d8:	4b0b      	ldr	r3, [pc, #44]	; (8002908 <HAL_RCC_ClockConfig+0x1c8>)
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	091b      	lsrs	r3, r3, #4
 80028de:	f003 030f 	and.w	r3, r3, #15
 80028e2:	490a      	ldr	r1, [pc, #40]	; (800290c <HAL_RCC_ClockConfig+0x1cc>)
 80028e4:	5ccb      	ldrb	r3, [r1, r3]
 80028e6:	fa22 f303 	lsr.w	r3, r2, r3
 80028ea:	4a09      	ldr	r2, [pc, #36]	; (8002910 <HAL_RCC_ClockConfig+0x1d0>)
 80028ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80028ee:	4b09      	ldr	r3, [pc, #36]	; (8002914 <HAL_RCC_ClockConfig+0x1d4>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4618      	mov	r0, r3
 80028f4:	f7ff f960 	bl	8001bb8 <HAL_InitTick>

  return HAL_OK;
 80028f8:	2300      	movs	r3, #0
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	3710      	adds	r7, #16
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}
 8002902:	bf00      	nop
 8002904:	40023c00 	.word	0x40023c00
 8002908:	40023800 	.word	0x40023800
 800290c:	080059a8 	.word	0x080059a8
 8002910:	20000000 	.word	0x20000000
 8002914:	20000004 	.word	0x20000004

08002918 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002918:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800291c:	b090      	sub	sp, #64	; 0x40
 800291e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002920:	2300      	movs	r3, #0
 8002922:	637b      	str	r3, [r7, #52]	; 0x34
 8002924:	2300      	movs	r3, #0
 8002926:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002928:	2300      	movs	r3, #0
 800292a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 800292c:	2300      	movs	r3, #0
 800292e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002930:	4b59      	ldr	r3, [pc, #356]	; (8002a98 <HAL_RCC_GetSysClockFreq+0x180>)
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	f003 030c 	and.w	r3, r3, #12
 8002938:	2b08      	cmp	r3, #8
 800293a:	d00d      	beq.n	8002958 <HAL_RCC_GetSysClockFreq+0x40>
 800293c:	2b08      	cmp	r3, #8
 800293e:	f200 80a1 	bhi.w	8002a84 <HAL_RCC_GetSysClockFreq+0x16c>
 8002942:	2b00      	cmp	r3, #0
 8002944:	d002      	beq.n	800294c <HAL_RCC_GetSysClockFreq+0x34>
 8002946:	2b04      	cmp	r3, #4
 8002948:	d003      	beq.n	8002952 <HAL_RCC_GetSysClockFreq+0x3a>
 800294a:	e09b      	b.n	8002a84 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800294c:	4b53      	ldr	r3, [pc, #332]	; (8002a9c <HAL_RCC_GetSysClockFreq+0x184>)
 800294e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002950:	e09b      	b.n	8002a8a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002952:	4b53      	ldr	r3, [pc, #332]	; (8002aa0 <HAL_RCC_GetSysClockFreq+0x188>)
 8002954:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002956:	e098      	b.n	8002a8a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002958:	4b4f      	ldr	r3, [pc, #316]	; (8002a98 <HAL_RCC_GetSysClockFreq+0x180>)
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002960:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002962:	4b4d      	ldr	r3, [pc, #308]	; (8002a98 <HAL_RCC_GetSysClockFreq+0x180>)
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800296a:	2b00      	cmp	r3, #0
 800296c:	d028      	beq.n	80029c0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800296e:	4b4a      	ldr	r3, [pc, #296]	; (8002a98 <HAL_RCC_GetSysClockFreq+0x180>)
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	099b      	lsrs	r3, r3, #6
 8002974:	2200      	movs	r2, #0
 8002976:	623b      	str	r3, [r7, #32]
 8002978:	627a      	str	r2, [r7, #36]	; 0x24
 800297a:	6a3b      	ldr	r3, [r7, #32]
 800297c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002980:	2100      	movs	r1, #0
 8002982:	4b47      	ldr	r3, [pc, #284]	; (8002aa0 <HAL_RCC_GetSysClockFreq+0x188>)
 8002984:	fb03 f201 	mul.w	r2, r3, r1
 8002988:	2300      	movs	r3, #0
 800298a:	fb00 f303 	mul.w	r3, r0, r3
 800298e:	4413      	add	r3, r2
 8002990:	4a43      	ldr	r2, [pc, #268]	; (8002aa0 <HAL_RCC_GetSysClockFreq+0x188>)
 8002992:	fba0 1202 	umull	r1, r2, r0, r2
 8002996:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002998:	460a      	mov	r2, r1
 800299a:	62ba      	str	r2, [r7, #40]	; 0x28
 800299c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800299e:	4413      	add	r3, r2
 80029a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80029a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80029a4:	2200      	movs	r2, #0
 80029a6:	61bb      	str	r3, [r7, #24]
 80029a8:	61fa      	str	r2, [r7, #28]
 80029aa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80029ae:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80029b2:	f7fe f863 	bl	8000a7c <__aeabi_uldivmod>
 80029b6:	4602      	mov	r2, r0
 80029b8:	460b      	mov	r3, r1
 80029ba:	4613      	mov	r3, r2
 80029bc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80029be:	e053      	b.n	8002a68 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029c0:	4b35      	ldr	r3, [pc, #212]	; (8002a98 <HAL_RCC_GetSysClockFreq+0x180>)
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	099b      	lsrs	r3, r3, #6
 80029c6:	2200      	movs	r2, #0
 80029c8:	613b      	str	r3, [r7, #16]
 80029ca:	617a      	str	r2, [r7, #20]
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80029d2:	f04f 0b00 	mov.w	fp, #0
 80029d6:	4652      	mov	r2, sl
 80029d8:	465b      	mov	r3, fp
 80029da:	f04f 0000 	mov.w	r0, #0
 80029de:	f04f 0100 	mov.w	r1, #0
 80029e2:	0159      	lsls	r1, r3, #5
 80029e4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80029e8:	0150      	lsls	r0, r2, #5
 80029ea:	4602      	mov	r2, r0
 80029ec:	460b      	mov	r3, r1
 80029ee:	ebb2 080a 	subs.w	r8, r2, sl
 80029f2:	eb63 090b 	sbc.w	r9, r3, fp
 80029f6:	f04f 0200 	mov.w	r2, #0
 80029fa:	f04f 0300 	mov.w	r3, #0
 80029fe:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002a02:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002a06:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002a0a:	ebb2 0408 	subs.w	r4, r2, r8
 8002a0e:	eb63 0509 	sbc.w	r5, r3, r9
 8002a12:	f04f 0200 	mov.w	r2, #0
 8002a16:	f04f 0300 	mov.w	r3, #0
 8002a1a:	00eb      	lsls	r3, r5, #3
 8002a1c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002a20:	00e2      	lsls	r2, r4, #3
 8002a22:	4614      	mov	r4, r2
 8002a24:	461d      	mov	r5, r3
 8002a26:	eb14 030a 	adds.w	r3, r4, sl
 8002a2a:	603b      	str	r3, [r7, #0]
 8002a2c:	eb45 030b 	adc.w	r3, r5, fp
 8002a30:	607b      	str	r3, [r7, #4]
 8002a32:	f04f 0200 	mov.w	r2, #0
 8002a36:	f04f 0300 	mov.w	r3, #0
 8002a3a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002a3e:	4629      	mov	r1, r5
 8002a40:	028b      	lsls	r3, r1, #10
 8002a42:	4621      	mov	r1, r4
 8002a44:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002a48:	4621      	mov	r1, r4
 8002a4a:	028a      	lsls	r2, r1, #10
 8002a4c:	4610      	mov	r0, r2
 8002a4e:	4619      	mov	r1, r3
 8002a50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a52:	2200      	movs	r2, #0
 8002a54:	60bb      	str	r3, [r7, #8]
 8002a56:	60fa      	str	r2, [r7, #12]
 8002a58:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002a5c:	f7fe f80e 	bl	8000a7c <__aeabi_uldivmod>
 8002a60:	4602      	mov	r2, r0
 8002a62:	460b      	mov	r3, r1
 8002a64:	4613      	mov	r3, r2
 8002a66:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002a68:	4b0b      	ldr	r3, [pc, #44]	; (8002a98 <HAL_RCC_GetSysClockFreq+0x180>)
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	0c1b      	lsrs	r3, r3, #16
 8002a6e:	f003 0303 	and.w	r3, r3, #3
 8002a72:	3301      	adds	r3, #1
 8002a74:	005b      	lsls	r3, r3, #1
 8002a76:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8002a78:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002a7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a80:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002a82:	e002      	b.n	8002a8a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002a84:	4b05      	ldr	r3, [pc, #20]	; (8002a9c <HAL_RCC_GetSysClockFreq+0x184>)
 8002a86:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002a88:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	3740      	adds	r7, #64	; 0x40
 8002a90:	46bd      	mov	sp, r7
 8002a92:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a96:	bf00      	nop
 8002a98:	40023800 	.word	0x40023800
 8002a9c:	00f42400 	.word	0x00f42400
 8002aa0:	017d7840 	.word	0x017d7840

08002aa4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002aa8:	4b03      	ldr	r3, [pc, #12]	; (8002ab8 <HAL_RCC_GetHCLKFreq+0x14>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab4:	4770      	bx	lr
 8002ab6:	bf00      	nop
 8002ab8:	20000000 	.word	0x20000000

08002abc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002ac0:	f7ff fff0 	bl	8002aa4 <HAL_RCC_GetHCLKFreq>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	4b05      	ldr	r3, [pc, #20]	; (8002adc <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ac8:	689b      	ldr	r3, [r3, #8]
 8002aca:	0a9b      	lsrs	r3, r3, #10
 8002acc:	f003 0307 	and.w	r3, r3, #7
 8002ad0:	4903      	ldr	r1, [pc, #12]	; (8002ae0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ad2:	5ccb      	ldrb	r3, [r1, r3]
 8002ad4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	bd80      	pop	{r7, pc}
 8002adc:	40023800 	.word	0x40023800
 8002ae0:	080059b8 	.word	0x080059b8

08002ae4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002ae8:	f7ff ffdc 	bl	8002aa4 <HAL_RCC_GetHCLKFreq>
 8002aec:	4602      	mov	r2, r0
 8002aee:	4b05      	ldr	r3, [pc, #20]	; (8002b04 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	0b5b      	lsrs	r3, r3, #13
 8002af4:	f003 0307 	and.w	r3, r3, #7
 8002af8:	4903      	ldr	r1, [pc, #12]	; (8002b08 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002afa:	5ccb      	ldrb	r3, [r1, r3]
 8002afc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	bd80      	pop	{r7, pc}
 8002b04:	40023800 	.word	0x40023800
 8002b08:	080059b8 	.word	0x080059b8

08002b0c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b088      	sub	sp, #32
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002b14:	2300      	movs	r3, #0
 8002b16:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002b20:	2300      	movs	r3, #0
 8002b22:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002b24:	2300      	movs	r3, #0
 8002b26:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f003 0301 	and.w	r3, r3, #1
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d012      	beq.n	8002b5a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002b34:	4b69      	ldr	r3, [pc, #420]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	4a68      	ldr	r2, [pc, #416]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b3a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002b3e:	6093      	str	r3, [r2, #8]
 8002b40:	4b66      	ldr	r3, [pc, #408]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b42:	689a      	ldr	r2, [r3, #8]
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b48:	4964      	ldr	r1, [pc, #400]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d101      	bne.n	8002b5a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002b56:	2301      	movs	r3, #1
 8002b58:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d017      	beq.n	8002b96 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002b66:	4b5d      	ldr	r3, [pc, #372]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b68:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002b6c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b74:	4959      	ldr	r1, [pc, #356]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b76:	4313      	orrs	r3, r2
 8002b78:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b80:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002b84:	d101      	bne.n	8002b8a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002b86:	2301      	movs	r3, #1
 8002b88:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d101      	bne.n	8002b96 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002b92:	2301      	movs	r3, #1
 8002b94:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d017      	beq.n	8002bd2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002ba2:	4b4e      	ldr	r3, [pc, #312]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ba4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002ba8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb0:	494a      	ldr	r1, [pc, #296]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bb2:	4313      	orrs	r3, r2
 8002bb4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bbc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002bc0:	d101      	bne.n	8002bc6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d101      	bne.n	8002bd2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d001      	beq.n	8002be2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002bde:	2301      	movs	r3, #1
 8002be0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f003 0320 	and.w	r3, r3, #32
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	f000 808b 	beq.w	8002d06 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002bf0:	4b3a      	ldr	r3, [pc, #232]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf4:	4a39      	ldr	r2, [pc, #228]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bf6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bfa:	6413      	str	r3, [r2, #64]	; 0x40
 8002bfc:	4b37      	ldr	r3, [pc, #220]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c04:	60bb      	str	r3, [r7, #8]
 8002c06:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002c08:	4b35      	ldr	r3, [pc, #212]	; (8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a34      	ldr	r2, [pc, #208]	; (8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002c0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c12:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c14:	f7ff f814 	bl	8001c40 <HAL_GetTick>
 8002c18:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002c1a:	e008      	b.n	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c1c:	f7ff f810 	bl	8001c40 <HAL_GetTick>
 8002c20:	4602      	mov	r2, r0
 8002c22:	697b      	ldr	r3, [r7, #20]
 8002c24:	1ad3      	subs	r3, r2, r3
 8002c26:	2b64      	cmp	r3, #100	; 0x64
 8002c28:	d901      	bls.n	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002c2a:	2303      	movs	r3, #3
 8002c2c:	e357      	b.n	80032de <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002c2e:	4b2c      	ldr	r3, [pc, #176]	; (8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d0f0      	beq.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002c3a:	4b28      	ldr	r3, [pc, #160]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c42:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002c44:	693b      	ldr	r3, [r7, #16]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d035      	beq.n	8002cb6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c52:	693a      	ldr	r2, [r7, #16]
 8002c54:	429a      	cmp	r2, r3
 8002c56:	d02e      	beq.n	8002cb6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002c58:	4b20      	ldr	r3, [pc, #128]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c60:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002c62:	4b1e      	ldr	r3, [pc, #120]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c66:	4a1d      	ldr	r2, [pc, #116]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c6c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002c6e:	4b1b      	ldr	r3, [pc, #108]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c72:	4a1a      	ldr	r2, [pc, #104]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c74:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c78:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002c7a:	4a18      	ldr	r2, [pc, #96]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c7c:	693b      	ldr	r3, [r7, #16]
 8002c7e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002c80:	4b16      	ldr	r3, [pc, #88]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c84:	f003 0301 	and.w	r3, r3, #1
 8002c88:	2b01      	cmp	r3, #1
 8002c8a:	d114      	bne.n	8002cb6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c8c:	f7fe ffd8 	bl	8001c40 <HAL_GetTick>
 8002c90:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c92:	e00a      	b.n	8002caa <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c94:	f7fe ffd4 	bl	8001c40 <HAL_GetTick>
 8002c98:	4602      	mov	r2, r0
 8002c9a:	697b      	ldr	r3, [r7, #20]
 8002c9c:	1ad3      	subs	r3, r2, r3
 8002c9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d901      	bls.n	8002caa <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002ca6:	2303      	movs	r3, #3
 8002ca8:	e319      	b.n	80032de <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002caa:	4b0c      	ldr	r3, [pc, #48]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cae:	f003 0302 	and.w	r3, r3, #2
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d0ee      	beq.n	8002c94 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002cbe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002cc2:	d111      	bne.n	8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002cc4:	4b05      	ldr	r3, [pc, #20]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cc6:	689b      	ldr	r3, [r3, #8]
 8002cc8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002cd0:	4b04      	ldr	r3, [pc, #16]	; (8002ce4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002cd2:	400b      	ands	r3, r1
 8002cd4:	4901      	ldr	r1, [pc, #4]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	608b      	str	r3, [r1, #8]
 8002cda:	e00b      	b.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002cdc:	40023800 	.word	0x40023800
 8002ce0:	40007000 	.word	0x40007000
 8002ce4:	0ffffcff 	.word	0x0ffffcff
 8002ce8:	4baa      	ldr	r3, [pc, #680]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	4aa9      	ldr	r2, [pc, #676]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002cee:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002cf2:	6093      	str	r3, [r2, #8]
 8002cf4:	4ba7      	ldr	r3, [pc, #668]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002cf6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cfc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d00:	49a4      	ldr	r1, [pc, #656]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d02:	4313      	orrs	r3, r2
 8002d04:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f003 0310 	and.w	r3, r3, #16
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d010      	beq.n	8002d34 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002d12:	4ba0      	ldr	r3, [pc, #640]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d14:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002d18:	4a9e      	ldr	r2, [pc, #632]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d1a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002d1e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002d22:	4b9c      	ldr	r3, [pc, #624]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d24:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d2c:	4999      	ldr	r1, [pc, #612]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d00a      	beq.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002d40:	4b94      	ldr	r3, [pc, #592]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d46:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002d4e:	4991      	ldr	r1, [pc, #580]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d50:	4313      	orrs	r3, r2
 8002d52:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d00a      	beq.n	8002d78 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002d62:	4b8c      	ldr	r3, [pc, #560]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d68:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002d70:	4988      	ldr	r1, [pc, #544]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d72:	4313      	orrs	r3, r2
 8002d74:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d00a      	beq.n	8002d9a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002d84:	4b83      	ldr	r3, [pc, #524]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d8a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002d92:	4980      	ldr	r1, [pc, #512]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d94:	4313      	orrs	r3, r2
 8002d96:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d00a      	beq.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002da6:	4b7b      	ldr	r3, [pc, #492]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002da8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dac:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002db4:	4977      	ldr	r1, [pc, #476]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002db6:	4313      	orrs	r3, r2
 8002db8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d00a      	beq.n	8002dde <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002dc8:	4b72      	ldr	r3, [pc, #456]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002dca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dce:	f023 0203 	bic.w	r2, r3, #3
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dd6:	496f      	ldr	r1, [pc, #444]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d00a      	beq.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002dea:	4b6a      	ldr	r3, [pc, #424]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002dec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002df0:	f023 020c 	bic.w	r2, r3, #12
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002df8:	4966      	ldr	r1, [pc, #408]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d00a      	beq.n	8002e22 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002e0c:	4b61      	ldr	r3, [pc, #388]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e12:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e1a:	495e      	ldr	r1, [pc, #376]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d00a      	beq.n	8002e44 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002e2e:	4b59      	ldr	r3, [pc, #356]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e34:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e3c:	4955      	ldr	r1, [pc, #340]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d00a      	beq.n	8002e66 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002e50:	4b50      	ldr	r3, [pc, #320]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e56:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e5e:	494d      	ldr	r1, [pc, #308]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e60:	4313      	orrs	r3, r2
 8002e62:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d00a      	beq.n	8002e88 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002e72:	4b48      	ldr	r3, [pc, #288]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e78:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e80:	4944      	ldr	r1, [pc, #272]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e82:	4313      	orrs	r3, r2
 8002e84:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d00a      	beq.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002e94:	4b3f      	ldr	r3, [pc, #252]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e9a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ea2:	493c      	ldr	r1, [pc, #240]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d00a      	beq.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002eb6:	4b37      	ldr	r3, [pc, #220]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002eb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ebc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ec4:	4933      	ldr	r1, [pc, #204]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d00a      	beq.n	8002eee <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002ed8:	4b2e      	ldr	r3, [pc, #184]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002eda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ede:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002ee6:	492b      	ldr	r1, [pc, #172]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d011      	beq.n	8002f1e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002efa:	4b26      	ldr	r3, [pc, #152]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002efc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f00:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002f08:	4922      	ldr	r1, [pc, #136]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002f14:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002f18:	d101      	bne.n	8002f1e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f003 0308 	and.w	r3, r3, #8
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d001      	beq.n	8002f2e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d00a      	beq.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002f3a:	4b16      	ldr	r3, [pc, #88]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f40:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f48:	4912      	ldr	r1, [pc, #72]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f4a:	4313      	orrs	r3, r2
 8002f4c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d00b      	beq.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002f5c:	4b0d      	ldr	r3, [pc, #52]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f62:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002f6c:	4909      	ldr	r1, [pc, #36]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002f74:	69fb      	ldr	r3, [r7, #28]
 8002f76:	2b01      	cmp	r3, #1
 8002f78:	d006      	beq.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	f000 80d9 	beq.w	800313a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002f88:	4b02      	ldr	r3, [pc, #8]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a01      	ldr	r2, [pc, #4]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f8e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002f92:	e001      	b.n	8002f98 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8002f94:	40023800 	.word	0x40023800
 8002f98:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f9a:	f7fe fe51 	bl	8001c40 <HAL_GetTick>
 8002f9e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002fa0:	e008      	b.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002fa2:	f7fe fe4d 	bl	8001c40 <HAL_GetTick>
 8002fa6:	4602      	mov	r2, r0
 8002fa8:	697b      	ldr	r3, [r7, #20]
 8002faa:	1ad3      	subs	r3, r2, r3
 8002fac:	2b64      	cmp	r3, #100	; 0x64
 8002fae:	d901      	bls.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002fb0:	2303      	movs	r3, #3
 8002fb2:	e194      	b.n	80032de <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002fb4:	4b6c      	ldr	r3, [pc, #432]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d1f0      	bne.n	8002fa2 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f003 0301 	and.w	r3, r3, #1
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d021      	beq.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d11d      	bne.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002fd4:	4b64      	ldr	r3, [pc, #400]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002fd6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002fda:	0c1b      	lsrs	r3, r3, #16
 8002fdc:	f003 0303 	and.w	r3, r3, #3
 8002fe0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002fe2:	4b61      	ldr	r3, [pc, #388]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002fe4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002fe8:	0e1b      	lsrs	r3, r3, #24
 8002fea:	f003 030f 	and.w	r3, r3, #15
 8002fee:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	019a      	lsls	r2, r3, #6
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	041b      	lsls	r3, r3, #16
 8002ffa:	431a      	orrs	r2, r3
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	061b      	lsls	r3, r3, #24
 8003000:	431a      	orrs	r2, r3
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	689b      	ldr	r3, [r3, #8]
 8003006:	071b      	lsls	r3, r3, #28
 8003008:	4957      	ldr	r1, [pc, #348]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800300a:	4313      	orrs	r3, r2
 800300c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003018:	2b00      	cmp	r3, #0
 800301a:	d004      	beq.n	8003026 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003020:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003024:	d00a      	beq.n	800303c <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800302e:	2b00      	cmp	r3, #0
 8003030:	d02e      	beq.n	8003090 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003036:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800303a:	d129      	bne.n	8003090 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800303c:	4b4a      	ldr	r3, [pc, #296]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800303e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003042:	0c1b      	lsrs	r3, r3, #16
 8003044:	f003 0303 	and.w	r3, r3, #3
 8003048:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800304a:	4b47      	ldr	r3, [pc, #284]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800304c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003050:	0f1b      	lsrs	r3, r3, #28
 8003052:	f003 0307 	and.w	r3, r3, #7
 8003056:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	019a      	lsls	r2, r3, #6
 800305e:	693b      	ldr	r3, [r7, #16]
 8003060:	041b      	lsls	r3, r3, #16
 8003062:	431a      	orrs	r2, r3
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	68db      	ldr	r3, [r3, #12]
 8003068:	061b      	lsls	r3, r3, #24
 800306a:	431a      	orrs	r2, r3
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	071b      	lsls	r3, r3, #28
 8003070:	493d      	ldr	r1, [pc, #244]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003072:	4313      	orrs	r3, r2
 8003074:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003078:	4b3b      	ldr	r3, [pc, #236]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800307a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800307e:	f023 021f 	bic.w	r2, r3, #31
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003086:	3b01      	subs	r3, #1
 8003088:	4937      	ldr	r1, [pc, #220]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800308a:	4313      	orrs	r3, r2
 800308c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003098:	2b00      	cmp	r3, #0
 800309a:	d01d      	beq.n	80030d8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800309c:	4b32      	ldr	r3, [pc, #200]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800309e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80030a2:	0e1b      	lsrs	r3, r3, #24
 80030a4:	f003 030f 	and.w	r3, r3, #15
 80030a8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80030aa:	4b2f      	ldr	r3, [pc, #188]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80030ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80030b0:	0f1b      	lsrs	r3, r3, #28
 80030b2:	f003 0307 	and.w	r3, r3, #7
 80030b6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	019a      	lsls	r2, r3, #6
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	691b      	ldr	r3, [r3, #16]
 80030c2:	041b      	lsls	r3, r3, #16
 80030c4:	431a      	orrs	r2, r3
 80030c6:	693b      	ldr	r3, [r7, #16]
 80030c8:	061b      	lsls	r3, r3, #24
 80030ca:	431a      	orrs	r2, r3
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	071b      	lsls	r3, r3, #28
 80030d0:	4925      	ldr	r1, [pc, #148]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80030d2:	4313      	orrs	r3, r2
 80030d4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d011      	beq.n	8003108 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	019a      	lsls	r2, r3, #6
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	691b      	ldr	r3, [r3, #16]
 80030ee:	041b      	lsls	r3, r3, #16
 80030f0:	431a      	orrs	r2, r3
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	061b      	lsls	r3, r3, #24
 80030f8:	431a      	orrs	r2, r3
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	071b      	lsls	r3, r3, #28
 8003100:	4919      	ldr	r1, [pc, #100]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003102:	4313      	orrs	r3, r2
 8003104:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003108:	4b17      	ldr	r3, [pc, #92]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a16      	ldr	r2, [pc, #88]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800310e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003112:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003114:	f7fe fd94 	bl	8001c40 <HAL_GetTick>
 8003118:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800311a:	e008      	b.n	800312e <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800311c:	f7fe fd90 	bl	8001c40 <HAL_GetTick>
 8003120:	4602      	mov	r2, r0
 8003122:	697b      	ldr	r3, [r7, #20]
 8003124:	1ad3      	subs	r3, r2, r3
 8003126:	2b64      	cmp	r3, #100	; 0x64
 8003128:	d901      	bls.n	800312e <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800312a:	2303      	movs	r3, #3
 800312c:	e0d7      	b.n	80032de <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800312e:	4b0e      	ldr	r3, [pc, #56]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003136:	2b00      	cmp	r3, #0
 8003138:	d0f0      	beq.n	800311c <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800313a:	69bb      	ldr	r3, [r7, #24]
 800313c:	2b01      	cmp	r3, #1
 800313e:	f040 80cd 	bne.w	80032dc <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003142:	4b09      	ldr	r3, [pc, #36]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a08      	ldr	r2, [pc, #32]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003148:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800314c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800314e:	f7fe fd77 	bl	8001c40 <HAL_GetTick>
 8003152:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003154:	e00a      	b.n	800316c <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003156:	f7fe fd73 	bl	8001c40 <HAL_GetTick>
 800315a:	4602      	mov	r2, r0
 800315c:	697b      	ldr	r3, [r7, #20]
 800315e:	1ad3      	subs	r3, r2, r3
 8003160:	2b64      	cmp	r3, #100	; 0x64
 8003162:	d903      	bls.n	800316c <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003164:	2303      	movs	r3, #3
 8003166:	e0ba      	b.n	80032de <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8003168:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800316c:	4b5e      	ldr	r3, [pc, #376]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003174:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003178:	d0ed      	beq.n	8003156 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003182:	2b00      	cmp	r3, #0
 8003184:	d003      	beq.n	800318e <HAL_RCCEx_PeriphCLKConfig+0x682>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800318a:	2b00      	cmp	r3, #0
 800318c:	d009      	beq.n	80031a2 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003196:	2b00      	cmp	r3, #0
 8003198:	d02e      	beq.n	80031f8 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d12a      	bne.n	80031f8 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80031a2:	4b51      	ldr	r3, [pc, #324]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80031a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031a8:	0c1b      	lsrs	r3, r3, #16
 80031aa:	f003 0303 	and.w	r3, r3, #3
 80031ae:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80031b0:	4b4d      	ldr	r3, [pc, #308]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80031b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031b6:	0f1b      	lsrs	r3, r3, #28
 80031b8:	f003 0307 	and.w	r3, r3, #7
 80031bc:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	695b      	ldr	r3, [r3, #20]
 80031c2:	019a      	lsls	r2, r3, #6
 80031c4:	693b      	ldr	r3, [r7, #16]
 80031c6:	041b      	lsls	r3, r3, #16
 80031c8:	431a      	orrs	r2, r3
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	699b      	ldr	r3, [r3, #24]
 80031ce:	061b      	lsls	r3, r3, #24
 80031d0:	431a      	orrs	r2, r3
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	071b      	lsls	r3, r3, #28
 80031d6:	4944      	ldr	r1, [pc, #272]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80031d8:	4313      	orrs	r3, r2
 80031da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80031de:	4b42      	ldr	r3, [pc, #264]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80031e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80031e4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031ec:	3b01      	subs	r3, #1
 80031ee:	021b      	lsls	r3, r3, #8
 80031f0:	493d      	ldr	r1, [pc, #244]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80031f2:	4313      	orrs	r3, r2
 80031f4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003200:	2b00      	cmp	r3, #0
 8003202:	d022      	beq.n	800324a <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003208:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800320c:	d11d      	bne.n	800324a <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800320e:	4b36      	ldr	r3, [pc, #216]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003210:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003214:	0e1b      	lsrs	r3, r3, #24
 8003216:	f003 030f 	and.w	r3, r3, #15
 800321a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800321c:	4b32      	ldr	r3, [pc, #200]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800321e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003222:	0f1b      	lsrs	r3, r3, #28
 8003224:	f003 0307 	and.w	r3, r3, #7
 8003228:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	695b      	ldr	r3, [r3, #20]
 800322e:	019a      	lsls	r2, r3, #6
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6a1b      	ldr	r3, [r3, #32]
 8003234:	041b      	lsls	r3, r3, #16
 8003236:	431a      	orrs	r2, r3
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	061b      	lsls	r3, r3, #24
 800323c:	431a      	orrs	r2, r3
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	071b      	lsls	r3, r3, #28
 8003242:	4929      	ldr	r1, [pc, #164]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003244:	4313      	orrs	r3, r2
 8003246:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f003 0308 	and.w	r3, r3, #8
 8003252:	2b00      	cmp	r3, #0
 8003254:	d028      	beq.n	80032a8 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003256:	4b24      	ldr	r3, [pc, #144]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003258:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800325c:	0e1b      	lsrs	r3, r3, #24
 800325e:	f003 030f 	and.w	r3, r3, #15
 8003262:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003264:	4b20      	ldr	r3, [pc, #128]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003266:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800326a:	0c1b      	lsrs	r3, r3, #16
 800326c:	f003 0303 	and.w	r3, r3, #3
 8003270:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	695b      	ldr	r3, [r3, #20]
 8003276:	019a      	lsls	r2, r3, #6
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	041b      	lsls	r3, r3, #16
 800327c:	431a      	orrs	r2, r3
 800327e:	693b      	ldr	r3, [r7, #16]
 8003280:	061b      	lsls	r3, r3, #24
 8003282:	431a      	orrs	r2, r3
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	69db      	ldr	r3, [r3, #28]
 8003288:	071b      	lsls	r3, r3, #28
 800328a:	4917      	ldr	r1, [pc, #92]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800328c:	4313      	orrs	r3, r2
 800328e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003292:	4b15      	ldr	r3, [pc, #84]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003294:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003298:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032a0:	4911      	ldr	r1, [pc, #68]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80032a2:	4313      	orrs	r3, r2
 80032a4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80032a8:	4b0f      	ldr	r3, [pc, #60]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a0e      	ldr	r2, [pc, #56]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80032ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032b4:	f7fe fcc4 	bl	8001c40 <HAL_GetTick>
 80032b8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80032ba:	e008      	b.n	80032ce <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80032bc:	f7fe fcc0 	bl	8001c40 <HAL_GetTick>
 80032c0:	4602      	mov	r2, r0
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	1ad3      	subs	r3, r2, r3
 80032c6:	2b64      	cmp	r3, #100	; 0x64
 80032c8:	d901      	bls.n	80032ce <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80032ca:	2303      	movs	r3, #3
 80032cc:	e007      	b.n	80032de <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80032ce:	4b06      	ldr	r3, [pc, #24]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80032d6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80032da:	d1ef      	bne.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80032dc:	2300      	movs	r3, #0
}
 80032de:	4618      	mov	r0, r3
 80032e0:	3720      	adds	r7, #32
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}
 80032e6:	bf00      	nop
 80032e8:	40023800 	.word	0x40023800

080032ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b082      	sub	sp, #8
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d101      	bne.n	80032fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80032fa:	2301      	movs	r3, #1
 80032fc:	e049      	b.n	8003392 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003304:	b2db      	uxtb	r3, r3
 8003306:	2b00      	cmp	r3, #0
 8003308:	d106      	bne.n	8003318 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2200      	movs	r2, #0
 800330e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003312:	6878      	ldr	r0, [r7, #4]
 8003314:	f7fe fb06 	bl	8001924 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2202      	movs	r2, #2
 800331c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681a      	ldr	r2, [r3, #0]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	3304      	adds	r3, #4
 8003328:	4619      	mov	r1, r3
 800332a:	4610      	mov	r0, r2
 800332c:	f000 f8ce 	bl	80034cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2201      	movs	r2, #1
 8003334:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2201      	movs	r2, #1
 800333c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2201      	movs	r2, #1
 8003344:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2201      	movs	r2, #1
 800334c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2201      	movs	r2, #1
 8003354:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2201      	movs	r2, #1
 800335c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2201      	movs	r2, #1
 8003364:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2201      	movs	r2, #1
 800336c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2201      	movs	r2, #1
 8003374:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2201      	movs	r2, #1
 800337c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2201      	movs	r2, #1
 8003384:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2201      	movs	r2, #1
 800338c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003390:	2300      	movs	r3, #0
}
 8003392:	4618      	mov	r0, r3
 8003394:	3708      	adds	r7, #8
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}
	...

0800339c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800339c:	b480      	push	{r7}
 800339e:	b085      	sub	sp, #20
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033aa:	b2db      	uxtb	r3, r3
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	d001      	beq.n	80033b4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80033b0:	2301      	movs	r3, #1
 80033b2:	e04c      	b.n	800344e <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2202      	movs	r2, #2
 80033b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a26      	ldr	r2, [pc, #152]	; (800345c <HAL_TIM_Base_Start+0xc0>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d022      	beq.n	800340c <HAL_TIM_Base_Start+0x70>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033ce:	d01d      	beq.n	800340c <HAL_TIM_Base_Start+0x70>
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a22      	ldr	r2, [pc, #136]	; (8003460 <HAL_TIM_Base_Start+0xc4>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d018      	beq.n	800340c <HAL_TIM_Base_Start+0x70>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4a21      	ldr	r2, [pc, #132]	; (8003464 <HAL_TIM_Base_Start+0xc8>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d013      	beq.n	800340c <HAL_TIM_Base_Start+0x70>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a1f      	ldr	r2, [pc, #124]	; (8003468 <HAL_TIM_Base_Start+0xcc>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d00e      	beq.n	800340c <HAL_TIM_Base_Start+0x70>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4a1e      	ldr	r2, [pc, #120]	; (800346c <HAL_TIM_Base_Start+0xd0>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d009      	beq.n	800340c <HAL_TIM_Base_Start+0x70>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a1c      	ldr	r2, [pc, #112]	; (8003470 <HAL_TIM_Base_Start+0xd4>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d004      	beq.n	800340c <HAL_TIM_Base_Start+0x70>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4a1b      	ldr	r2, [pc, #108]	; (8003474 <HAL_TIM_Base_Start+0xd8>)
 8003408:	4293      	cmp	r3, r2
 800340a:	d115      	bne.n	8003438 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	689a      	ldr	r2, [r3, #8]
 8003412:	4b19      	ldr	r3, [pc, #100]	; (8003478 <HAL_TIM_Base_Start+0xdc>)
 8003414:	4013      	ands	r3, r2
 8003416:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2b06      	cmp	r3, #6
 800341c:	d015      	beq.n	800344a <HAL_TIM_Base_Start+0xae>
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003424:	d011      	beq.n	800344a <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f042 0201 	orr.w	r2, r2, #1
 8003434:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003436:	e008      	b.n	800344a <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	681a      	ldr	r2, [r3, #0]
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f042 0201 	orr.w	r2, r2, #1
 8003446:	601a      	str	r2, [r3, #0]
 8003448:	e000      	b.n	800344c <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800344a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800344c:	2300      	movs	r3, #0
}
 800344e:	4618      	mov	r0, r3
 8003450:	3714      	adds	r7, #20
 8003452:	46bd      	mov	sp, r7
 8003454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003458:	4770      	bx	lr
 800345a:	bf00      	nop
 800345c:	40010000 	.word	0x40010000
 8003460:	40000400 	.word	0x40000400
 8003464:	40000800 	.word	0x40000800
 8003468:	40000c00 	.word	0x40000c00
 800346c:	40010400 	.word	0x40010400
 8003470:	40014000 	.word	0x40014000
 8003474:	40001800 	.word	0x40001800
 8003478:	00010007 	.word	0x00010007

0800347c <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800347c:	b480      	push	{r7}
 800347e:	b083      	sub	sp, #12
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	6a1a      	ldr	r2, [r3, #32]
 800348a:	f241 1311 	movw	r3, #4369	; 0x1111
 800348e:	4013      	ands	r3, r2
 8003490:	2b00      	cmp	r3, #0
 8003492:	d10f      	bne.n	80034b4 <HAL_TIM_Base_Stop+0x38>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	6a1a      	ldr	r2, [r3, #32]
 800349a:	f240 4344 	movw	r3, #1092	; 0x444
 800349e:	4013      	ands	r3, r2
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d107      	bne.n	80034b4 <HAL_TIM_Base_Stop+0x38>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f022 0201 	bic.w	r2, r2, #1
 80034b2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2201      	movs	r2, #1
 80034b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80034bc:	2300      	movs	r3, #0
}
 80034be:	4618      	mov	r0, r3
 80034c0:	370c      	adds	r7, #12
 80034c2:	46bd      	mov	sp, r7
 80034c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c8:	4770      	bx	lr
	...

080034cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b085      	sub	sp, #20
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
 80034d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	4a40      	ldr	r2, [pc, #256]	; (80035e0 <TIM_Base_SetConfig+0x114>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d013      	beq.n	800350c <TIM_Base_SetConfig+0x40>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034ea:	d00f      	beq.n	800350c <TIM_Base_SetConfig+0x40>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	4a3d      	ldr	r2, [pc, #244]	; (80035e4 <TIM_Base_SetConfig+0x118>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d00b      	beq.n	800350c <TIM_Base_SetConfig+0x40>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	4a3c      	ldr	r2, [pc, #240]	; (80035e8 <TIM_Base_SetConfig+0x11c>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d007      	beq.n	800350c <TIM_Base_SetConfig+0x40>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	4a3b      	ldr	r2, [pc, #236]	; (80035ec <TIM_Base_SetConfig+0x120>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d003      	beq.n	800350c <TIM_Base_SetConfig+0x40>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	4a3a      	ldr	r2, [pc, #232]	; (80035f0 <TIM_Base_SetConfig+0x124>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d108      	bne.n	800351e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003512:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	68fa      	ldr	r2, [r7, #12]
 800351a:	4313      	orrs	r3, r2
 800351c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	4a2f      	ldr	r2, [pc, #188]	; (80035e0 <TIM_Base_SetConfig+0x114>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d02b      	beq.n	800357e <TIM_Base_SetConfig+0xb2>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800352c:	d027      	beq.n	800357e <TIM_Base_SetConfig+0xb2>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	4a2c      	ldr	r2, [pc, #176]	; (80035e4 <TIM_Base_SetConfig+0x118>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d023      	beq.n	800357e <TIM_Base_SetConfig+0xb2>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	4a2b      	ldr	r2, [pc, #172]	; (80035e8 <TIM_Base_SetConfig+0x11c>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d01f      	beq.n	800357e <TIM_Base_SetConfig+0xb2>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	4a2a      	ldr	r2, [pc, #168]	; (80035ec <TIM_Base_SetConfig+0x120>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d01b      	beq.n	800357e <TIM_Base_SetConfig+0xb2>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	4a29      	ldr	r2, [pc, #164]	; (80035f0 <TIM_Base_SetConfig+0x124>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d017      	beq.n	800357e <TIM_Base_SetConfig+0xb2>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	4a28      	ldr	r2, [pc, #160]	; (80035f4 <TIM_Base_SetConfig+0x128>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d013      	beq.n	800357e <TIM_Base_SetConfig+0xb2>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	4a27      	ldr	r2, [pc, #156]	; (80035f8 <TIM_Base_SetConfig+0x12c>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d00f      	beq.n	800357e <TIM_Base_SetConfig+0xb2>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	4a26      	ldr	r2, [pc, #152]	; (80035fc <TIM_Base_SetConfig+0x130>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d00b      	beq.n	800357e <TIM_Base_SetConfig+0xb2>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	4a25      	ldr	r2, [pc, #148]	; (8003600 <TIM_Base_SetConfig+0x134>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d007      	beq.n	800357e <TIM_Base_SetConfig+0xb2>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	4a24      	ldr	r2, [pc, #144]	; (8003604 <TIM_Base_SetConfig+0x138>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d003      	beq.n	800357e <TIM_Base_SetConfig+0xb2>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	4a23      	ldr	r2, [pc, #140]	; (8003608 <TIM_Base_SetConfig+0x13c>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d108      	bne.n	8003590 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003584:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	68db      	ldr	r3, [r3, #12]
 800358a:	68fa      	ldr	r2, [r7, #12]
 800358c:	4313      	orrs	r3, r2
 800358e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	695b      	ldr	r3, [r3, #20]
 800359a:	4313      	orrs	r3, r2
 800359c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	68fa      	ldr	r2, [r7, #12]
 80035a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	689a      	ldr	r2, [r3, #8]
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	681a      	ldr	r2, [r3, #0]
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	4a0a      	ldr	r2, [pc, #40]	; (80035e0 <TIM_Base_SetConfig+0x114>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d003      	beq.n	80035c4 <TIM_Base_SetConfig+0xf8>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	4a0c      	ldr	r2, [pc, #48]	; (80035f0 <TIM_Base_SetConfig+0x124>)
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d103      	bne.n	80035cc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	691a      	ldr	r2, [r3, #16]
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2201      	movs	r2, #1
 80035d0:	615a      	str	r2, [r3, #20]
}
 80035d2:	bf00      	nop
 80035d4:	3714      	adds	r7, #20
 80035d6:	46bd      	mov	sp, r7
 80035d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035dc:	4770      	bx	lr
 80035de:	bf00      	nop
 80035e0:	40010000 	.word	0x40010000
 80035e4:	40000400 	.word	0x40000400
 80035e8:	40000800 	.word	0x40000800
 80035ec:	40000c00 	.word	0x40000c00
 80035f0:	40010400 	.word	0x40010400
 80035f4:	40014000 	.word	0x40014000
 80035f8:	40014400 	.word	0x40014400
 80035fc:	40014800 	.word	0x40014800
 8003600:	40001800 	.word	0x40001800
 8003604:	40001c00 	.word	0x40001c00
 8003608:	40002000 	.word	0x40002000

0800360c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b082      	sub	sp, #8
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d101      	bne.n	800361e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	e040      	b.n	80036a0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003622:	2b00      	cmp	r3, #0
 8003624:	d106      	bne.n	8003634 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2200      	movs	r2, #0
 800362a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800362e:	6878      	ldr	r0, [r7, #4]
 8003630:	f7fe f998 	bl	8001964 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2224      	movs	r2, #36	; 0x24
 8003638:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f022 0201 	bic.w	r2, r2, #1
 8003648:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	f000 f8b0 	bl	80037b0 <UART_SetConfig>
 8003650:	4603      	mov	r3, r0
 8003652:	2b01      	cmp	r3, #1
 8003654:	d101      	bne.n	800365a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003656:	2301      	movs	r3, #1
 8003658:	e022      	b.n	80036a0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800365e:	2b00      	cmp	r3, #0
 8003660:	d002      	beq.n	8003668 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003662:	6878      	ldr	r0, [r7, #4]
 8003664:	f000 fb08 	bl	8003c78 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	685a      	ldr	r2, [r3, #4]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003676:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	689a      	ldr	r2, [r3, #8]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003686:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	681a      	ldr	r2, [r3, #0]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f042 0201 	orr.w	r2, r2, #1
 8003696:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003698:	6878      	ldr	r0, [r7, #4]
 800369a:	f000 fb8f 	bl	8003dbc <UART_CheckIdleState>
 800369e:	4603      	mov	r3, r0
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	3708      	adds	r7, #8
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd80      	pop	{r7, pc}

080036a8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b08a      	sub	sp, #40	; 0x28
 80036ac:	af02      	add	r7, sp, #8
 80036ae:	60f8      	str	r0, [r7, #12]
 80036b0:	60b9      	str	r1, [r7, #8]
 80036b2:	603b      	str	r3, [r7, #0]
 80036b4:	4613      	mov	r3, r2
 80036b6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80036bc:	2b20      	cmp	r3, #32
 80036be:	d171      	bne.n	80037a4 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d002      	beq.n	80036cc <HAL_UART_Transmit+0x24>
 80036c6:	88fb      	ldrh	r3, [r7, #6]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d101      	bne.n	80036d0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80036cc:	2301      	movs	r3, #1
 80036ce:	e06a      	b.n	80037a6 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	2200      	movs	r2, #0
 80036d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2221      	movs	r2, #33	; 0x21
 80036dc:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80036de:	f7fe faaf 	bl	8001c40 <HAL_GetTick>
 80036e2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	88fa      	ldrh	r2, [r7, #6]
 80036e8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	88fa      	ldrh	r2, [r7, #6]
 80036f0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036fc:	d108      	bne.n	8003710 <HAL_UART_Transmit+0x68>
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	691b      	ldr	r3, [r3, #16]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d104      	bne.n	8003710 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003706:	2300      	movs	r3, #0
 8003708:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	61bb      	str	r3, [r7, #24]
 800370e:	e003      	b.n	8003718 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003714:	2300      	movs	r3, #0
 8003716:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003718:	e02c      	b.n	8003774 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	9300      	str	r3, [sp, #0]
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	2200      	movs	r2, #0
 8003722:	2180      	movs	r1, #128	; 0x80
 8003724:	68f8      	ldr	r0, [r7, #12]
 8003726:	f000 fb80 	bl	8003e2a <UART_WaitOnFlagUntilTimeout>
 800372a:	4603      	mov	r3, r0
 800372c:	2b00      	cmp	r3, #0
 800372e:	d001      	beq.n	8003734 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8003730:	2303      	movs	r3, #3
 8003732:	e038      	b.n	80037a6 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003734:	69fb      	ldr	r3, [r7, #28]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d10b      	bne.n	8003752 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800373a:	69bb      	ldr	r3, [r7, #24]
 800373c:	881b      	ldrh	r3, [r3, #0]
 800373e:	461a      	mov	r2, r3
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003748:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800374a:	69bb      	ldr	r3, [r7, #24]
 800374c:	3302      	adds	r3, #2
 800374e:	61bb      	str	r3, [r7, #24]
 8003750:	e007      	b.n	8003762 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003752:	69fb      	ldr	r3, [r7, #28]
 8003754:	781a      	ldrb	r2, [r3, #0]
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800375c:	69fb      	ldr	r3, [r7, #28]
 800375e:	3301      	adds	r3, #1
 8003760:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003768:	b29b      	uxth	r3, r3
 800376a:	3b01      	subs	r3, #1
 800376c:	b29a      	uxth	r2, r3
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800377a:	b29b      	uxth	r3, r3
 800377c:	2b00      	cmp	r3, #0
 800377e:	d1cc      	bne.n	800371a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	9300      	str	r3, [sp, #0]
 8003784:	697b      	ldr	r3, [r7, #20]
 8003786:	2200      	movs	r2, #0
 8003788:	2140      	movs	r1, #64	; 0x40
 800378a:	68f8      	ldr	r0, [r7, #12]
 800378c:	f000 fb4d 	bl	8003e2a <UART_WaitOnFlagUntilTimeout>
 8003790:	4603      	mov	r3, r0
 8003792:	2b00      	cmp	r3, #0
 8003794:	d001      	beq.n	800379a <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8003796:	2303      	movs	r3, #3
 8003798:	e005      	b.n	80037a6 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	2220      	movs	r2, #32
 800379e:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80037a0:	2300      	movs	r3, #0
 80037a2:	e000      	b.n	80037a6 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80037a4:	2302      	movs	r3, #2
  }
}
 80037a6:	4618      	mov	r0, r3
 80037a8:	3720      	adds	r7, #32
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bd80      	pop	{r7, pc}
	...

080037b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b088      	sub	sp, #32
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80037b8:	2300      	movs	r3, #0
 80037ba:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	689a      	ldr	r2, [r3, #8]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	691b      	ldr	r3, [r3, #16]
 80037c4:	431a      	orrs	r2, r3
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	695b      	ldr	r3, [r3, #20]
 80037ca:	431a      	orrs	r2, r3
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	69db      	ldr	r3, [r3, #28]
 80037d0:	4313      	orrs	r3, r2
 80037d2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	4ba6      	ldr	r3, [pc, #664]	; (8003a74 <UART_SetConfig+0x2c4>)
 80037dc:	4013      	ands	r3, r2
 80037de:	687a      	ldr	r2, [r7, #4]
 80037e0:	6812      	ldr	r2, [r2, #0]
 80037e2:	6979      	ldr	r1, [r7, #20]
 80037e4:	430b      	orrs	r3, r1
 80037e6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	68da      	ldr	r2, [r3, #12]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	430a      	orrs	r2, r1
 80037fc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	699b      	ldr	r3, [r3, #24]
 8003802:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6a1b      	ldr	r3, [r3, #32]
 8003808:	697a      	ldr	r2, [r7, #20]
 800380a:	4313      	orrs	r3, r2
 800380c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	689b      	ldr	r3, [r3, #8]
 8003814:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	697a      	ldr	r2, [r7, #20]
 800381e:	430a      	orrs	r2, r1
 8003820:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4a94      	ldr	r2, [pc, #592]	; (8003a78 <UART_SetConfig+0x2c8>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d120      	bne.n	800386e <UART_SetConfig+0xbe>
 800382c:	4b93      	ldr	r3, [pc, #588]	; (8003a7c <UART_SetConfig+0x2cc>)
 800382e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003832:	f003 0303 	and.w	r3, r3, #3
 8003836:	2b03      	cmp	r3, #3
 8003838:	d816      	bhi.n	8003868 <UART_SetConfig+0xb8>
 800383a:	a201      	add	r2, pc, #4	; (adr r2, 8003840 <UART_SetConfig+0x90>)
 800383c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003840:	08003851 	.word	0x08003851
 8003844:	0800385d 	.word	0x0800385d
 8003848:	08003857 	.word	0x08003857
 800384c:	08003863 	.word	0x08003863
 8003850:	2301      	movs	r3, #1
 8003852:	77fb      	strb	r3, [r7, #31]
 8003854:	e150      	b.n	8003af8 <UART_SetConfig+0x348>
 8003856:	2302      	movs	r3, #2
 8003858:	77fb      	strb	r3, [r7, #31]
 800385a:	e14d      	b.n	8003af8 <UART_SetConfig+0x348>
 800385c:	2304      	movs	r3, #4
 800385e:	77fb      	strb	r3, [r7, #31]
 8003860:	e14a      	b.n	8003af8 <UART_SetConfig+0x348>
 8003862:	2308      	movs	r3, #8
 8003864:	77fb      	strb	r3, [r7, #31]
 8003866:	e147      	b.n	8003af8 <UART_SetConfig+0x348>
 8003868:	2310      	movs	r3, #16
 800386a:	77fb      	strb	r3, [r7, #31]
 800386c:	e144      	b.n	8003af8 <UART_SetConfig+0x348>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4a83      	ldr	r2, [pc, #524]	; (8003a80 <UART_SetConfig+0x2d0>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d132      	bne.n	80038de <UART_SetConfig+0x12e>
 8003878:	4b80      	ldr	r3, [pc, #512]	; (8003a7c <UART_SetConfig+0x2cc>)
 800387a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800387e:	f003 030c 	and.w	r3, r3, #12
 8003882:	2b0c      	cmp	r3, #12
 8003884:	d828      	bhi.n	80038d8 <UART_SetConfig+0x128>
 8003886:	a201      	add	r2, pc, #4	; (adr r2, 800388c <UART_SetConfig+0xdc>)
 8003888:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800388c:	080038c1 	.word	0x080038c1
 8003890:	080038d9 	.word	0x080038d9
 8003894:	080038d9 	.word	0x080038d9
 8003898:	080038d9 	.word	0x080038d9
 800389c:	080038cd 	.word	0x080038cd
 80038a0:	080038d9 	.word	0x080038d9
 80038a4:	080038d9 	.word	0x080038d9
 80038a8:	080038d9 	.word	0x080038d9
 80038ac:	080038c7 	.word	0x080038c7
 80038b0:	080038d9 	.word	0x080038d9
 80038b4:	080038d9 	.word	0x080038d9
 80038b8:	080038d9 	.word	0x080038d9
 80038bc:	080038d3 	.word	0x080038d3
 80038c0:	2300      	movs	r3, #0
 80038c2:	77fb      	strb	r3, [r7, #31]
 80038c4:	e118      	b.n	8003af8 <UART_SetConfig+0x348>
 80038c6:	2302      	movs	r3, #2
 80038c8:	77fb      	strb	r3, [r7, #31]
 80038ca:	e115      	b.n	8003af8 <UART_SetConfig+0x348>
 80038cc:	2304      	movs	r3, #4
 80038ce:	77fb      	strb	r3, [r7, #31]
 80038d0:	e112      	b.n	8003af8 <UART_SetConfig+0x348>
 80038d2:	2308      	movs	r3, #8
 80038d4:	77fb      	strb	r3, [r7, #31]
 80038d6:	e10f      	b.n	8003af8 <UART_SetConfig+0x348>
 80038d8:	2310      	movs	r3, #16
 80038da:	77fb      	strb	r3, [r7, #31]
 80038dc:	e10c      	b.n	8003af8 <UART_SetConfig+0x348>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4a68      	ldr	r2, [pc, #416]	; (8003a84 <UART_SetConfig+0x2d4>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d120      	bne.n	800392a <UART_SetConfig+0x17a>
 80038e8:	4b64      	ldr	r3, [pc, #400]	; (8003a7c <UART_SetConfig+0x2cc>)
 80038ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038ee:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80038f2:	2b30      	cmp	r3, #48	; 0x30
 80038f4:	d013      	beq.n	800391e <UART_SetConfig+0x16e>
 80038f6:	2b30      	cmp	r3, #48	; 0x30
 80038f8:	d814      	bhi.n	8003924 <UART_SetConfig+0x174>
 80038fa:	2b20      	cmp	r3, #32
 80038fc:	d009      	beq.n	8003912 <UART_SetConfig+0x162>
 80038fe:	2b20      	cmp	r3, #32
 8003900:	d810      	bhi.n	8003924 <UART_SetConfig+0x174>
 8003902:	2b00      	cmp	r3, #0
 8003904:	d002      	beq.n	800390c <UART_SetConfig+0x15c>
 8003906:	2b10      	cmp	r3, #16
 8003908:	d006      	beq.n	8003918 <UART_SetConfig+0x168>
 800390a:	e00b      	b.n	8003924 <UART_SetConfig+0x174>
 800390c:	2300      	movs	r3, #0
 800390e:	77fb      	strb	r3, [r7, #31]
 8003910:	e0f2      	b.n	8003af8 <UART_SetConfig+0x348>
 8003912:	2302      	movs	r3, #2
 8003914:	77fb      	strb	r3, [r7, #31]
 8003916:	e0ef      	b.n	8003af8 <UART_SetConfig+0x348>
 8003918:	2304      	movs	r3, #4
 800391a:	77fb      	strb	r3, [r7, #31]
 800391c:	e0ec      	b.n	8003af8 <UART_SetConfig+0x348>
 800391e:	2308      	movs	r3, #8
 8003920:	77fb      	strb	r3, [r7, #31]
 8003922:	e0e9      	b.n	8003af8 <UART_SetConfig+0x348>
 8003924:	2310      	movs	r3, #16
 8003926:	77fb      	strb	r3, [r7, #31]
 8003928:	e0e6      	b.n	8003af8 <UART_SetConfig+0x348>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4a56      	ldr	r2, [pc, #344]	; (8003a88 <UART_SetConfig+0x2d8>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d120      	bne.n	8003976 <UART_SetConfig+0x1c6>
 8003934:	4b51      	ldr	r3, [pc, #324]	; (8003a7c <UART_SetConfig+0x2cc>)
 8003936:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800393a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800393e:	2bc0      	cmp	r3, #192	; 0xc0
 8003940:	d013      	beq.n	800396a <UART_SetConfig+0x1ba>
 8003942:	2bc0      	cmp	r3, #192	; 0xc0
 8003944:	d814      	bhi.n	8003970 <UART_SetConfig+0x1c0>
 8003946:	2b80      	cmp	r3, #128	; 0x80
 8003948:	d009      	beq.n	800395e <UART_SetConfig+0x1ae>
 800394a:	2b80      	cmp	r3, #128	; 0x80
 800394c:	d810      	bhi.n	8003970 <UART_SetConfig+0x1c0>
 800394e:	2b00      	cmp	r3, #0
 8003950:	d002      	beq.n	8003958 <UART_SetConfig+0x1a8>
 8003952:	2b40      	cmp	r3, #64	; 0x40
 8003954:	d006      	beq.n	8003964 <UART_SetConfig+0x1b4>
 8003956:	e00b      	b.n	8003970 <UART_SetConfig+0x1c0>
 8003958:	2300      	movs	r3, #0
 800395a:	77fb      	strb	r3, [r7, #31]
 800395c:	e0cc      	b.n	8003af8 <UART_SetConfig+0x348>
 800395e:	2302      	movs	r3, #2
 8003960:	77fb      	strb	r3, [r7, #31]
 8003962:	e0c9      	b.n	8003af8 <UART_SetConfig+0x348>
 8003964:	2304      	movs	r3, #4
 8003966:	77fb      	strb	r3, [r7, #31]
 8003968:	e0c6      	b.n	8003af8 <UART_SetConfig+0x348>
 800396a:	2308      	movs	r3, #8
 800396c:	77fb      	strb	r3, [r7, #31]
 800396e:	e0c3      	b.n	8003af8 <UART_SetConfig+0x348>
 8003970:	2310      	movs	r3, #16
 8003972:	77fb      	strb	r3, [r7, #31]
 8003974:	e0c0      	b.n	8003af8 <UART_SetConfig+0x348>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4a44      	ldr	r2, [pc, #272]	; (8003a8c <UART_SetConfig+0x2dc>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d125      	bne.n	80039cc <UART_SetConfig+0x21c>
 8003980:	4b3e      	ldr	r3, [pc, #248]	; (8003a7c <UART_SetConfig+0x2cc>)
 8003982:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003986:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800398a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800398e:	d017      	beq.n	80039c0 <UART_SetConfig+0x210>
 8003990:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003994:	d817      	bhi.n	80039c6 <UART_SetConfig+0x216>
 8003996:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800399a:	d00b      	beq.n	80039b4 <UART_SetConfig+0x204>
 800399c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039a0:	d811      	bhi.n	80039c6 <UART_SetConfig+0x216>
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d003      	beq.n	80039ae <UART_SetConfig+0x1fe>
 80039a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039aa:	d006      	beq.n	80039ba <UART_SetConfig+0x20a>
 80039ac:	e00b      	b.n	80039c6 <UART_SetConfig+0x216>
 80039ae:	2300      	movs	r3, #0
 80039b0:	77fb      	strb	r3, [r7, #31]
 80039b2:	e0a1      	b.n	8003af8 <UART_SetConfig+0x348>
 80039b4:	2302      	movs	r3, #2
 80039b6:	77fb      	strb	r3, [r7, #31]
 80039b8:	e09e      	b.n	8003af8 <UART_SetConfig+0x348>
 80039ba:	2304      	movs	r3, #4
 80039bc:	77fb      	strb	r3, [r7, #31]
 80039be:	e09b      	b.n	8003af8 <UART_SetConfig+0x348>
 80039c0:	2308      	movs	r3, #8
 80039c2:	77fb      	strb	r3, [r7, #31]
 80039c4:	e098      	b.n	8003af8 <UART_SetConfig+0x348>
 80039c6:	2310      	movs	r3, #16
 80039c8:	77fb      	strb	r3, [r7, #31]
 80039ca:	e095      	b.n	8003af8 <UART_SetConfig+0x348>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a2f      	ldr	r2, [pc, #188]	; (8003a90 <UART_SetConfig+0x2e0>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d125      	bne.n	8003a22 <UART_SetConfig+0x272>
 80039d6:	4b29      	ldr	r3, [pc, #164]	; (8003a7c <UART_SetConfig+0x2cc>)
 80039d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039dc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80039e0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80039e4:	d017      	beq.n	8003a16 <UART_SetConfig+0x266>
 80039e6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80039ea:	d817      	bhi.n	8003a1c <UART_SetConfig+0x26c>
 80039ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80039f0:	d00b      	beq.n	8003a0a <UART_SetConfig+0x25a>
 80039f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80039f6:	d811      	bhi.n	8003a1c <UART_SetConfig+0x26c>
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d003      	beq.n	8003a04 <UART_SetConfig+0x254>
 80039fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a00:	d006      	beq.n	8003a10 <UART_SetConfig+0x260>
 8003a02:	e00b      	b.n	8003a1c <UART_SetConfig+0x26c>
 8003a04:	2301      	movs	r3, #1
 8003a06:	77fb      	strb	r3, [r7, #31]
 8003a08:	e076      	b.n	8003af8 <UART_SetConfig+0x348>
 8003a0a:	2302      	movs	r3, #2
 8003a0c:	77fb      	strb	r3, [r7, #31]
 8003a0e:	e073      	b.n	8003af8 <UART_SetConfig+0x348>
 8003a10:	2304      	movs	r3, #4
 8003a12:	77fb      	strb	r3, [r7, #31]
 8003a14:	e070      	b.n	8003af8 <UART_SetConfig+0x348>
 8003a16:	2308      	movs	r3, #8
 8003a18:	77fb      	strb	r3, [r7, #31]
 8003a1a:	e06d      	b.n	8003af8 <UART_SetConfig+0x348>
 8003a1c:	2310      	movs	r3, #16
 8003a1e:	77fb      	strb	r3, [r7, #31]
 8003a20:	e06a      	b.n	8003af8 <UART_SetConfig+0x348>
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4a1b      	ldr	r2, [pc, #108]	; (8003a94 <UART_SetConfig+0x2e4>)
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d138      	bne.n	8003a9e <UART_SetConfig+0x2ee>
 8003a2c:	4b13      	ldr	r3, [pc, #76]	; (8003a7c <UART_SetConfig+0x2cc>)
 8003a2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a32:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003a36:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003a3a:	d017      	beq.n	8003a6c <UART_SetConfig+0x2bc>
 8003a3c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003a40:	d82a      	bhi.n	8003a98 <UART_SetConfig+0x2e8>
 8003a42:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a46:	d00b      	beq.n	8003a60 <UART_SetConfig+0x2b0>
 8003a48:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a4c:	d824      	bhi.n	8003a98 <UART_SetConfig+0x2e8>
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d003      	beq.n	8003a5a <UART_SetConfig+0x2aa>
 8003a52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a56:	d006      	beq.n	8003a66 <UART_SetConfig+0x2b6>
 8003a58:	e01e      	b.n	8003a98 <UART_SetConfig+0x2e8>
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	77fb      	strb	r3, [r7, #31]
 8003a5e:	e04b      	b.n	8003af8 <UART_SetConfig+0x348>
 8003a60:	2302      	movs	r3, #2
 8003a62:	77fb      	strb	r3, [r7, #31]
 8003a64:	e048      	b.n	8003af8 <UART_SetConfig+0x348>
 8003a66:	2304      	movs	r3, #4
 8003a68:	77fb      	strb	r3, [r7, #31]
 8003a6a:	e045      	b.n	8003af8 <UART_SetConfig+0x348>
 8003a6c:	2308      	movs	r3, #8
 8003a6e:	77fb      	strb	r3, [r7, #31]
 8003a70:	e042      	b.n	8003af8 <UART_SetConfig+0x348>
 8003a72:	bf00      	nop
 8003a74:	efff69f3 	.word	0xefff69f3
 8003a78:	40011000 	.word	0x40011000
 8003a7c:	40023800 	.word	0x40023800
 8003a80:	40004400 	.word	0x40004400
 8003a84:	40004800 	.word	0x40004800
 8003a88:	40004c00 	.word	0x40004c00
 8003a8c:	40005000 	.word	0x40005000
 8003a90:	40011400 	.word	0x40011400
 8003a94:	40007800 	.word	0x40007800
 8003a98:	2310      	movs	r3, #16
 8003a9a:	77fb      	strb	r3, [r7, #31]
 8003a9c:	e02c      	b.n	8003af8 <UART_SetConfig+0x348>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4a72      	ldr	r2, [pc, #456]	; (8003c6c <UART_SetConfig+0x4bc>)
 8003aa4:	4293      	cmp	r3, r2
 8003aa6:	d125      	bne.n	8003af4 <UART_SetConfig+0x344>
 8003aa8:	4b71      	ldr	r3, [pc, #452]	; (8003c70 <UART_SetConfig+0x4c0>)
 8003aaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003aae:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003ab2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003ab6:	d017      	beq.n	8003ae8 <UART_SetConfig+0x338>
 8003ab8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003abc:	d817      	bhi.n	8003aee <UART_SetConfig+0x33e>
 8003abe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ac2:	d00b      	beq.n	8003adc <UART_SetConfig+0x32c>
 8003ac4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ac8:	d811      	bhi.n	8003aee <UART_SetConfig+0x33e>
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d003      	beq.n	8003ad6 <UART_SetConfig+0x326>
 8003ace:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003ad2:	d006      	beq.n	8003ae2 <UART_SetConfig+0x332>
 8003ad4:	e00b      	b.n	8003aee <UART_SetConfig+0x33e>
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	77fb      	strb	r3, [r7, #31]
 8003ada:	e00d      	b.n	8003af8 <UART_SetConfig+0x348>
 8003adc:	2302      	movs	r3, #2
 8003ade:	77fb      	strb	r3, [r7, #31]
 8003ae0:	e00a      	b.n	8003af8 <UART_SetConfig+0x348>
 8003ae2:	2304      	movs	r3, #4
 8003ae4:	77fb      	strb	r3, [r7, #31]
 8003ae6:	e007      	b.n	8003af8 <UART_SetConfig+0x348>
 8003ae8:	2308      	movs	r3, #8
 8003aea:	77fb      	strb	r3, [r7, #31]
 8003aec:	e004      	b.n	8003af8 <UART_SetConfig+0x348>
 8003aee:	2310      	movs	r3, #16
 8003af0:	77fb      	strb	r3, [r7, #31]
 8003af2:	e001      	b.n	8003af8 <UART_SetConfig+0x348>
 8003af4:	2310      	movs	r3, #16
 8003af6:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	69db      	ldr	r3, [r3, #28]
 8003afc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b00:	d15b      	bne.n	8003bba <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8003b02:	7ffb      	ldrb	r3, [r7, #31]
 8003b04:	2b08      	cmp	r3, #8
 8003b06:	d828      	bhi.n	8003b5a <UART_SetConfig+0x3aa>
 8003b08:	a201      	add	r2, pc, #4	; (adr r2, 8003b10 <UART_SetConfig+0x360>)
 8003b0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b0e:	bf00      	nop
 8003b10:	08003b35 	.word	0x08003b35
 8003b14:	08003b3d 	.word	0x08003b3d
 8003b18:	08003b45 	.word	0x08003b45
 8003b1c:	08003b5b 	.word	0x08003b5b
 8003b20:	08003b4b 	.word	0x08003b4b
 8003b24:	08003b5b 	.word	0x08003b5b
 8003b28:	08003b5b 	.word	0x08003b5b
 8003b2c:	08003b5b 	.word	0x08003b5b
 8003b30:	08003b53 	.word	0x08003b53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b34:	f7fe ffc2 	bl	8002abc <HAL_RCC_GetPCLK1Freq>
 8003b38:	61b8      	str	r0, [r7, #24]
        break;
 8003b3a:	e013      	b.n	8003b64 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003b3c:	f7fe ffd2 	bl	8002ae4 <HAL_RCC_GetPCLK2Freq>
 8003b40:	61b8      	str	r0, [r7, #24]
        break;
 8003b42:	e00f      	b.n	8003b64 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003b44:	4b4b      	ldr	r3, [pc, #300]	; (8003c74 <UART_SetConfig+0x4c4>)
 8003b46:	61bb      	str	r3, [r7, #24]
        break;
 8003b48:	e00c      	b.n	8003b64 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003b4a:	f7fe fee5 	bl	8002918 <HAL_RCC_GetSysClockFreq>
 8003b4e:	61b8      	str	r0, [r7, #24]
        break;
 8003b50:	e008      	b.n	8003b64 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003b52:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003b56:	61bb      	str	r3, [r7, #24]
        break;
 8003b58:	e004      	b.n	8003b64 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	77bb      	strb	r3, [r7, #30]
        break;
 8003b62:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003b64:	69bb      	ldr	r3, [r7, #24]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d074      	beq.n	8003c54 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003b6a:	69bb      	ldr	r3, [r7, #24]
 8003b6c:	005a      	lsls	r2, r3, #1
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	085b      	lsrs	r3, r3, #1
 8003b74:	441a      	add	r2, r3
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b7e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	2b0f      	cmp	r3, #15
 8003b84:	d916      	bls.n	8003bb4 <UART_SetConfig+0x404>
 8003b86:	693b      	ldr	r3, [r7, #16]
 8003b88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b8c:	d212      	bcs.n	8003bb4 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	b29b      	uxth	r3, r3
 8003b92:	f023 030f 	bic.w	r3, r3, #15
 8003b96:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003b98:	693b      	ldr	r3, [r7, #16]
 8003b9a:	085b      	lsrs	r3, r3, #1
 8003b9c:	b29b      	uxth	r3, r3
 8003b9e:	f003 0307 	and.w	r3, r3, #7
 8003ba2:	b29a      	uxth	r2, r3
 8003ba4:	89fb      	ldrh	r3, [r7, #14]
 8003ba6:	4313      	orrs	r3, r2
 8003ba8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	89fa      	ldrh	r2, [r7, #14]
 8003bb0:	60da      	str	r2, [r3, #12]
 8003bb2:	e04f      	b.n	8003c54 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	77bb      	strb	r3, [r7, #30]
 8003bb8:	e04c      	b.n	8003c54 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003bba:	7ffb      	ldrb	r3, [r7, #31]
 8003bbc:	2b08      	cmp	r3, #8
 8003bbe:	d828      	bhi.n	8003c12 <UART_SetConfig+0x462>
 8003bc0:	a201      	add	r2, pc, #4	; (adr r2, 8003bc8 <UART_SetConfig+0x418>)
 8003bc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bc6:	bf00      	nop
 8003bc8:	08003bed 	.word	0x08003bed
 8003bcc:	08003bf5 	.word	0x08003bf5
 8003bd0:	08003bfd 	.word	0x08003bfd
 8003bd4:	08003c13 	.word	0x08003c13
 8003bd8:	08003c03 	.word	0x08003c03
 8003bdc:	08003c13 	.word	0x08003c13
 8003be0:	08003c13 	.word	0x08003c13
 8003be4:	08003c13 	.word	0x08003c13
 8003be8:	08003c0b 	.word	0x08003c0b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003bec:	f7fe ff66 	bl	8002abc <HAL_RCC_GetPCLK1Freq>
 8003bf0:	61b8      	str	r0, [r7, #24]
        break;
 8003bf2:	e013      	b.n	8003c1c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003bf4:	f7fe ff76 	bl	8002ae4 <HAL_RCC_GetPCLK2Freq>
 8003bf8:	61b8      	str	r0, [r7, #24]
        break;
 8003bfa:	e00f      	b.n	8003c1c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003bfc:	4b1d      	ldr	r3, [pc, #116]	; (8003c74 <UART_SetConfig+0x4c4>)
 8003bfe:	61bb      	str	r3, [r7, #24]
        break;
 8003c00:	e00c      	b.n	8003c1c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c02:	f7fe fe89 	bl	8002918 <HAL_RCC_GetSysClockFreq>
 8003c06:	61b8      	str	r0, [r7, #24]
        break;
 8003c08:	e008      	b.n	8003c1c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003c0a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003c0e:	61bb      	str	r3, [r7, #24]
        break;
 8003c10:	e004      	b.n	8003c1c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8003c12:	2300      	movs	r3, #0
 8003c14:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	77bb      	strb	r3, [r7, #30]
        break;
 8003c1a:	bf00      	nop
    }

    if (pclk != 0U)
 8003c1c:	69bb      	ldr	r3, [r7, #24]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d018      	beq.n	8003c54 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	085a      	lsrs	r2, r3, #1
 8003c28:	69bb      	ldr	r3, [r7, #24]
 8003c2a:	441a      	add	r2, r3
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c34:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	2b0f      	cmp	r3, #15
 8003c3a:	d909      	bls.n	8003c50 <UART_SetConfig+0x4a0>
 8003c3c:	693b      	ldr	r3, [r7, #16]
 8003c3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c42:	d205      	bcs.n	8003c50 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	b29a      	uxth	r2, r3
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	60da      	str	r2, [r3, #12]
 8003c4e:	e001      	b.n	8003c54 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2200      	movs	r2, #0
 8003c58:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003c60:	7fbb      	ldrb	r3, [r7, #30]
}
 8003c62:	4618      	mov	r0, r3
 8003c64:	3720      	adds	r7, #32
 8003c66:	46bd      	mov	sp, r7
 8003c68:	bd80      	pop	{r7, pc}
 8003c6a:	bf00      	nop
 8003c6c:	40007c00 	.word	0x40007c00
 8003c70:	40023800 	.word	0x40023800
 8003c74:	00f42400 	.word	0x00f42400

08003c78 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b083      	sub	sp, #12
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c84:	f003 0301 	and.w	r3, r3, #1
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d00a      	beq.n	8003ca2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	430a      	orrs	r2, r1
 8003ca0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca6:	f003 0302 	and.w	r3, r3, #2
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d00a      	beq.n	8003cc4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	430a      	orrs	r2, r1
 8003cc2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cc8:	f003 0304 	and.w	r3, r3, #4
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d00a      	beq.n	8003ce6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	430a      	orrs	r2, r1
 8003ce4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cea:	f003 0308 	and.w	r3, r3, #8
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d00a      	beq.n	8003d08 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	430a      	orrs	r2, r1
 8003d06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d0c:	f003 0310 	and.w	r3, r3, #16
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d00a      	beq.n	8003d2a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	689b      	ldr	r3, [r3, #8]
 8003d1a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	430a      	orrs	r2, r1
 8003d28:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d2e:	f003 0320 	and.w	r3, r3, #32
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d00a      	beq.n	8003d4c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	689b      	ldr	r3, [r3, #8]
 8003d3c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	430a      	orrs	r2, r1
 8003d4a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d01a      	beq.n	8003d8e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	430a      	orrs	r2, r1
 8003d6c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d72:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003d76:	d10a      	bne.n	8003d8e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	430a      	orrs	r2, r1
 8003d8c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d00a      	beq.n	8003db0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	430a      	orrs	r2, r1
 8003dae:	605a      	str	r2, [r3, #4]
  }
}
 8003db0:	bf00      	nop
 8003db2:	370c      	adds	r7, #12
 8003db4:	46bd      	mov	sp, r7
 8003db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dba:	4770      	bx	lr

08003dbc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b086      	sub	sp, #24
 8003dc0:	af02      	add	r7, sp, #8
 8003dc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003dcc:	f7fd ff38 	bl	8001c40 <HAL_GetTick>
 8003dd0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f003 0308 	and.w	r3, r3, #8
 8003ddc:	2b08      	cmp	r3, #8
 8003dde:	d10e      	bne.n	8003dfe <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003de0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003de4:	9300      	str	r3, [sp, #0]
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	2200      	movs	r2, #0
 8003dea:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003dee:	6878      	ldr	r0, [r7, #4]
 8003df0:	f000 f81b 	bl	8003e2a <UART_WaitOnFlagUntilTimeout>
 8003df4:	4603      	mov	r3, r0
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d001      	beq.n	8003dfe <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003dfa:	2303      	movs	r3, #3
 8003dfc:	e011      	b.n	8003e22 <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2220      	movs	r2, #32
 8003e02:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2220      	movs	r2, #32
 8003e08:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2200      	movs	r2, #0
 8003e16:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8003e20:	2300      	movs	r3, #0
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	3710      	adds	r7, #16
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bd80      	pop	{r7, pc}

08003e2a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003e2a:	b580      	push	{r7, lr}
 8003e2c:	b09c      	sub	sp, #112	; 0x70
 8003e2e:	af00      	add	r7, sp, #0
 8003e30:	60f8      	str	r0, [r7, #12]
 8003e32:	60b9      	str	r1, [r7, #8]
 8003e34:	603b      	str	r3, [r7, #0]
 8003e36:	4613      	mov	r3, r2
 8003e38:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e3a:	e0a7      	b.n	8003f8c <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e3c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003e3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e42:	f000 80a3 	beq.w	8003f8c <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e46:	f7fd fefb 	bl	8001c40 <HAL_GetTick>
 8003e4a:	4602      	mov	r2, r0
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	1ad3      	subs	r3, r2, r3
 8003e50:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003e52:	429a      	cmp	r2, r3
 8003e54:	d302      	bcc.n	8003e5c <UART_WaitOnFlagUntilTimeout+0x32>
 8003e56:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d13f      	bne.n	8003edc <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e62:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e64:	e853 3f00 	ldrex	r3, [r3]
 8003e68:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003e6a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e6c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003e70:	667b      	str	r3, [r7, #100]	; 0x64
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	461a      	mov	r2, r3
 8003e78:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003e7a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003e7c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e7e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003e80:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003e82:	e841 2300 	strex	r3, r2, [r1]
 8003e86:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8003e88:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d1e6      	bne.n	8003e5c <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	3308      	adds	r3, #8
 8003e94:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e98:	e853 3f00 	ldrex	r3, [r3]
 8003e9c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003e9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ea0:	f023 0301 	bic.w	r3, r3, #1
 8003ea4:	663b      	str	r3, [r7, #96]	; 0x60
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	3308      	adds	r3, #8
 8003eac:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003eae:	64ba      	str	r2, [r7, #72]	; 0x48
 8003eb0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eb2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003eb4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003eb6:	e841 2300 	strex	r3, r2, [r1]
 8003eba:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003ebc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d1e5      	bne.n	8003e8e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2220      	movs	r2, #32
 8003ec6:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	2220      	movs	r2, #32
 8003ecc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8003ed8:	2303      	movs	r3, #3
 8003eda:	e068      	b.n	8003fae <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f003 0304 	and.w	r3, r3, #4
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d050      	beq.n	8003f8c <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	69db      	ldr	r3, [r3, #28]
 8003ef0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003ef4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ef8:	d148      	bne.n	8003f8c <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003f02:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f0c:	e853 3f00 	ldrex	r3, [r3]
 8003f10:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f14:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003f18:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	461a      	mov	r2, r3
 8003f20:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f22:	637b      	str	r3, [r7, #52]	; 0x34
 8003f24:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f26:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003f28:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003f2a:	e841 2300 	strex	r3, r2, [r1]
 8003f2e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003f30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d1e6      	bne.n	8003f04 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	3308      	adds	r3, #8
 8003f3c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	e853 3f00 	ldrex	r3, [r3]
 8003f44:	613b      	str	r3, [r7, #16]
   return(result);
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	f023 0301 	bic.w	r3, r3, #1
 8003f4c:	66bb      	str	r3, [r7, #104]	; 0x68
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	3308      	adds	r3, #8
 8003f54:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003f56:	623a      	str	r2, [r7, #32]
 8003f58:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f5a:	69f9      	ldr	r1, [r7, #28]
 8003f5c:	6a3a      	ldr	r2, [r7, #32]
 8003f5e:	e841 2300 	strex	r3, r2, [r1]
 8003f62:	61bb      	str	r3, [r7, #24]
   return(result);
 8003f64:	69bb      	ldr	r3, [r7, #24]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d1e5      	bne.n	8003f36 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	2220      	movs	r2, #32
 8003f6e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	2220      	movs	r2, #32
 8003f74:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2220      	movs	r2, #32
 8003f7c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	2200      	movs	r2, #0
 8003f84:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8003f88:	2303      	movs	r3, #3
 8003f8a:	e010      	b.n	8003fae <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	69da      	ldr	r2, [r3, #28]
 8003f92:	68bb      	ldr	r3, [r7, #8]
 8003f94:	4013      	ands	r3, r2
 8003f96:	68ba      	ldr	r2, [r7, #8]
 8003f98:	429a      	cmp	r2, r3
 8003f9a:	bf0c      	ite	eq
 8003f9c:	2301      	moveq	r3, #1
 8003f9e:	2300      	movne	r3, #0
 8003fa0:	b2db      	uxtb	r3, r3
 8003fa2:	461a      	mov	r2, r3
 8003fa4:	79fb      	ldrb	r3, [r7, #7]
 8003fa6:	429a      	cmp	r2, r3
 8003fa8:	f43f af48 	beq.w	8003e3c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003fac:	2300      	movs	r3, #0
}
 8003fae:	4618      	mov	r0, r3
 8003fb0:	3770      	adds	r7, #112	; 0x70
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}
	...

08003fb8 <siprintf>:
 8003fb8:	b40e      	push	{r1, r2, r3}
 8003fba:	b500      	push	{lr}
 8003fbc:	b09c      	sub	sp, #112	; 0x70
 8003fbe:	ab1d      	add	r3, sp, #116	; 0x74
 8003fc0:	9002      	str	r0, [sp, #8]
 8003fc2:	9006      	str	r0, [sp, #24]
 8003fc4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003fc8:	4809      	ldr	r0, [pc, #36]	; (8003ff0 <siprintf+0x38>)
 8003fca:	9107      	str	r1, [sp, #28]
 8003fcc:	9104      	str	r1, [sp, #16]
 8003fce:	4909      	ldr	r1, [pc, #36]	; (8003ff4 <siprintf+0x3c>)
 8003fd0:	f853 2b04 	ldr.w	r2, [r3], #4
 8003fd4:	9105      	str	r1, [sp, #20]
 8003fd6:	6800      	ldr	r0, [r0, #0]
 8003fd8:	9301      	str	r3, [sp, #4]
 8003fda:	a902      	add	r1, sp, #8
 8003fdc:	f000 f992 	bl	8004304 <_svfiprintf_r>
 8003fe0:	9b02      	ldr	r3, [sp, #8]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	701a      	strb	r2, [r3, #0]
 8003fe6:	b01c      	add	sp, #112	; 0x70
 8003fe8:	f85d eb04 	ldr.w	lr, [sp], #4
 8003fec:	b003      	add	sp, #12
 8003fee:	4770      	bx	lr
 8003ff0:	20000058 	.word	0x20000058
 8003ff4:	ffff0208 	.word	0xffff0208

08003ff8 <memset>:
 8003ff8:	4402      	add	r2, r0
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	d100      	bne.n	8004002 <memset+0xa>
 8004000:	4770      	bx	lr
 8004002:	f803 1b01 	strb.w	r1, [r3], #1
 8004006:	e7f9      	b.n	8003ffc <memset+0x4>

08004008 <__errno>:
 8004008:	4b01      	ldr	r3, [pc, #4]	; (8004010 <__errno+0x8>)
 800400a:	6818      	ldr	r0, [r3, #0]
 800400c:	4770      	bx	lr
 800400e:	bf00      	nop
 8004010:	20000058 	.word	0x20000058

08004014 <__libc_init_array>:
 8004014:	b570      	push	{r4, r5, r6, lr}
 8004016:	4d0d      	ldr	r5, [pc, #52]	; (800404c <__libc_init_array+0x38>)
 8004018:	4c0d      	ldr	r4, [pc, #52]	; (8004050 <__libc_init_array+0x3c>)
 800401a:	1b64      	subs	r4, r4, r5
 800401c:	10a4      	asrs	r4, r4, #2
 800401e:	2600      	movs	r6, #0
 8004020:	42a6      	cmp	r6, r4
 8004022:	d109      	bne.n	8004038 <__libc_init_array+0x24>
 8004024:	4d0b      	ldr	r5, [pc, #44]	; (8004054 <__libc_init_array+0x40>)
 8004026:	4c0c      	ldr	r4, [pc, #48]	; (8004058 <__libc_init_array+0x44>)
 8004028:	f001 fcaa 	bl	8005980 <_init>
 800402c:	1b64      	subs	r4, r4, r5
 800402e:	10a4      	asrs	r4, r4, #2
 8004030:	2600      	movs	r6, #0
 8004032:	42a6      	cmp	r6, r4
 8004034:	d105      	bne.n	8004042 <__libc_init_array+0x2e>
 8004036:	bd70      	pop	{r4, r5, r6, pc}
 8004038:	f855 3b04 	ldr.w	r3, [r5], #4
 800403c:	4798      	blx	r3
 800403e:	3601      	adds	r6, #1
 8004040:	e7ee      	b.n	8004020 <__libc_init_array+0xc>
 8004042:	f855 3b04 	ldr.w	r3, [r5], #4
 8004046:	4798      	blx	r3
 8004048:	3601      	adds	r6, #1
 800404a:	e7f2      	b.n	8004032 <__libc_init_array+0x1e>
 800404c:	08005bd8 	.word	0x08005bd8
 8004050:	08005bd8 	.word	0x08005bd8
 8004054:	08005bd8 	.word	0x08005bd8
 8004058:	08005bdc 	.word	0x08005bdc

0800405c <__retarget_lock_acquire_recursive>:
 800405c:	4770      	bx	lr

0800405e <__retarget_lock_release_recursive>:
 800405e:	4770      	bx	lr

08004060 <_free_r>:
 8004060:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004062:	2900      	cmp	r1, #0
 8004064:	d044      	beq.n	80040f0 <_free_r+0x90>
 8004066:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800406a:	9001      	str	r0, [sp, #4]
 800406c:	2b00      	cmp	r3, #0
 800406e:	f1a1 0404 	sub.w	r4, r1, #4
 8004072:	bfb8      	it	lt
 8004074:	18e4      	addlt	r4, r4, r3
 8004076:	f000 f8df 	bl	8004238 <__malloc_lock>
 800407a:	4a1e      	ldr	r2, [pc, #120]	; (80040f4 <_free_r+0x94>)
 800407c:	9801      	ldr	r0, [sp, #4]
 800407e:	6813      	ldr	r3, [r2, #0]
 8004080:	b933      	cbnz	r3, 8004090 <_free_r+0x30>
 8004082:	6063      	str	r3, [r4, #4]
 8004084:	6014      	str	r4, [r2, #0]
 8004086:	b003      	add	sp, #12
 8004088:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800408c:	f000 b8da 	b.w	8004244 <__malloc_unlock>
 8004090:	42a3      	cmp	r3, r4
 8004092:	d908      	bls.n	80040a6 <_free_r+0x46>
 8004094:	6825      	ldr	r5, [r4, #0]
 8004096:	1961      	adds	r1, r4, r5
 8004098:	428b      	cmp	r3, r1
 800409a:	bf01      	itttt	eq
 800409c:	6819      	ldreq	r1, [r3, #0]
 800409e:	685b      	ldreq	r3, [r3, #4]
 80040a0:	1949      	addeq	r1, r1, r5
 80040a2:	6021      	streq	r1, [r4, #0]
 80040a4:	e7ed      	b.n	8004082 <_free_r+0x22>
 80040a6:	461a      	mov	r2, r3
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	b10b      	cbz	r3, 80040b0 <_free_r+0x50>
 80040ac:	42a3      	cmp	r3, r4
 80040ae:	d9fa      	bls.n	80040a6 <_free_r+0x46>
 80040b0:	6811      	ldr	r1, [r2, #0]
 80040b2:	1855      	adds	r5, r2, r1
 80040b4:	42a5      	cmp	r5, r4
 80040b6:	d10b      	bne.n	80040d0 <_free_r+0x70>
 80040b8:	6824      	ldr	r4, [r4, #0]
 80040ba:	4421      	add	r1, r4
 80040bc:	1854      	adds	r4, r2, r1
 80040be:	42a3      	cmp	r3, r4
 80040c0:	6011      	str	r1, [r2, #0]
 80040c2:	d1e0      	bne.n	8004086 <_free_r+0x26>
 80040c4:	681c      	ldr	r4, [r3, #0]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	6053      	str	r3, [r2, #4]
 80040ca:	440c      	add	r4, r1
 80040cc:	6014      	str	r4, [r2, #0]
 80040ce:	e7da      	b.n	8004086 <_free_r+0x26>
 80040d0:	d902      	bls.n	80040d8 <_free_r+0x78>
 80040d2:	230c      	movs	r3, #12
 80040d4:	6003      	str	r3, [r0, #0]
 80040d6:	e7d6      	b.n	8004086 <_free_r+0x26>
 80040d8:	6825      	ldr	r5, [r4, #0]
 80040da:	1961      	adds	r1, r4, r5
 80040dc:	428b      	cmp	r3, r1
 80040de:	bf04      	itt	eq
 80040e0:	6819      	ldreq	r1, [r3, #0]
 80040e2:	685b      	ldreq	r3, [r3, #4]
 80040e4:	6063      	str	r3, [r4, #4]
 80040e6:	bf04      	itt	eq
 80040e8:	1949      	addeq	r1, r1, r5
 80040ea:	6021      	streq	r1, [r4, #0]
 80040ec:	6054      	str	r4, [r2, #4]
 80040ee:	e7ca      	b.n	8004086 <_free_r+0x26>
 80040f0:	b003      	add	sp, #12
 80040f2:	bd30      	pop	{r4, r5, pc}
 80040f4:	200002b8 	.word	0x200002b8

080040f8 <sbrk_aligned>:
 80040f8:	b570      	push	{r4, r5, r6, lr}
 80040fa:	4e0e      	ldr	r6, [pc, #56]	; (8004134 <sbrk_aligned+0x3c>)
 80040fc:	460c      	mov	r4, r1
 80040fe:	6831      	ldr	r1, [r6, #0]
 8004100:	4605      	mov	r5, r0
 8004102:	b911      	cbnz	r1, 800410a <sbrk_aligned+0x12>
 8004104:	f000 fba6 	bl	8004854 <_sbrk_r>
 8004108:	6030      	str	r0, [r6, #0]
 800410a:	4621      	mov	r1, r4
 800410c:	4628      	mov	r0, r5
 800410e:	f000 fba1 	bl	8004854 <_sbrk_r>
 8004112:	1c43      	adds	r3, r0, #1
 8004114:	d00a      	beq.n	800412c <sbrk_aligned+0x34>
 8004116:	1cc4      	adds	r4, r0, #3
 8004118:	f024 0403 	bic.w	r4, r4, #3
 800411c:	42a0      	cmp	r0, r4
 800411e:	d007      	beq.n	8004130 <sbrk_aligned+0x38>
 8004120:	1a21      	subs	r1, r4, r0
 8004122:	4628      	mov	r0, r5
 8004124:	f000 fb96 	bl	8004854 <_sbrk_r>
 8004128:	3001      	adds	r0, #1
 800412a:	d101      	bne.n	8004130 <sbrk_aligned+0x38>
 800412c:	f04f 34ff 	mov.w	r4, #4294967295
 8004130:	4620      	mov	r0, r4
 8004132:	bd70      	pop	{r4, r5, r6, pc}
 8004134:	200002bc 	.word	0x200002bc

08004138 <_malloc_r>:
 8004138:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800413c:	1ccd      	adds	r5, r1, #3
 800413e:	f025 0503 	bic.w	r5, r5, #3
 8004142:	3508      	adds	r5, #8
 8004144:	2d0c      	cmp	r5, #12
 8004146:	bf38      	it	cc
 8004148:	250c      	movcc	r5, #12
 800414a:	2d00      	cmp	r5, #0
 800414c:	4607      	mov	r7, r0
 800414e:	db01      	blt.n	8004154 <_malloc_r+0x1c>
 8004150:	42a9      	cmp	r1, r5
 8004152:	d905      	bls.n	8004160 <_malloc_r+0x28>
 8004154:	230c      	movs	r3, #12
 8004156:	603b      	str	r3, [r7, #0]
 8004158:	2600      	movs	r6, #0
 800415a:	4630      	mov	r0, r6
 800415c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004160:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004234 <_malloc_r+0xfc>
 8004164:	f000 f868 	bl	8004238 <__malloc_lock>
 8004168:	f8d8 3000 	ldr.w	r3, [r8]
 800416c:	461c      	mov	r4, r3
 800416e:	bb5c      	cbnz	r4, 80041c8 <_malloc_r+0x90>
 8004170:	4629      	mov	r1, r5
 8004172:	4638      	mov	r0, r7
 8004174:	f7ff ffc0 	bl	80040f8 <sbrk_aligned>
 8004178:	1c43      	adds	r3, r0, #1
 800417a:	4604      	mov	r4, r0
 800417c:	d155      	bne.n	800422a <_malloc_r+0xf2>
 800417e:	f8d8 4000 	ldr.w	r4, [r8]
 8004182:	4626      	mov	r6, r4
 8004184:	2e00      	cmp	r6, #0
 8004186:	d145      	bne.n	8004214 <_malloc_r+0xdc>
 8004188:	2c00      	cmp	r4, #0
 800418a:	d048      	beq.n	800421e <_malloc_r+0xe6>
 800418c:	6823      	ldr	r3, [r4, #0]
 800418e:	4631      	mov	r1, r6
 8004190:	4638      	mov	r0, r7
 8004192:	eb04 0903 	add.w	r9, r4, r3
 8004196:	f000 fb5d 	bl	8004854 <_sbrk_r>
 800419a:	4581      	cmp	r9, r0
 800419c:	d13f      	bne.n	800421e <_malloc_r+0xe6>
 800419e:	6821      	ldr	r1, [r4, #0]
 80041a0:	1a6d      	subs	r5, r5, r1
 80041a2:	4629      	mov	r1, r5
 80041a4:	4638      	mov	r0, r7
 80041a6:	f7ff ffa7 	bl	80040f8 <sbrk_aligned>
 80041aa:	3001      	adds	r0, #1
 80041ac:	d037      	beq.n	800421e <_malloc_r+0xe6>
 80041ae:	6823      	ldr	r3, [r4, #0]
 80041b0:	442b      	add	r3, r5
 80041b2:	6023      	str	r3, [r4, #0]
 80041b4:	f8d8 3000 	ldr.w	r3, [r8]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d038      	beq.n	800422e <_malloc_r+0xf6>
 80041bc:	685a      	ldr	r2, [r3, #4]
 80041be:	42a2      	cmp	r2, r4
 80041c0:	d12b      	bne.n	800421a <_malloc_r+0xe2>
 80041c2:	2200      	movs	r2, #0
 80041c4:	605a      	str	r2, [r3, #4]
 80041c6:	e00f      	b.n	80041e8 <_malloc_r+0xb0>
 80041c8:	6822      	ldr	r2, [r4, #0]
 80041ca:	1b52      	subs	r2, r2, r5
 80041cc:	d41f      	bmi.n	800420e <_malloc_r+0xd6>
 80041ce:	2a0b      	cmp	r2, #11
 80041d0:	d917      	bls.n	8004202 <_malloc_r+0xca>
 80041d2:	1961      	adds	r1, r4, r5
 80041d4:	42a3      	cmp	r3, r4
 80041d6:	6025      	str	r5, [r4, #0]
 80041d8:	bf18      	it	ne
 80041da:	6059      	strne	r1, [r3, #4]
 80041dc:	6863      	ldr	r3, [r4, #4]
 80041de:	bf08      	it	eq
 80041e0:	f8c8 1000 	streq.w	r1, [r8]
 80041e4:	5162      	str	r2, [r4, r5]
 80041e6:	604b      	str	r3, [r1, #4]
 80041e8:	4638      	mov	r0, r7
 80041ea:	f104 060b 	add.w	r6, r4, #11
 80041ee:	f000 f829 	bl	8004244 <__malloc_unlock>
 80041f2:	f026 0607 	bic.w	r6, r6, #7
 80041f6:	1d23      	adds	r3, r4, #4
 80041f8:	1af2      	subs	r2, r6, r3
 80041fa:	d0ae      	beq.n	800415a <_malloc_r+0x22>
 80041fc:	1b9b      	subs	r3, r3, r6
 80041fe:	50a3      	str	r3, [r4, r2]
 8004200:	e7ab      	b.n	800415a <_malloc_r+0x22>
 8004202:	42a3      	cmp	r3, r4
 8004204:	6862      	ldr	r2, [r4, #4]
 8004206:	d1dd      	bne.n	80041c4 <_malloc_r+0x8c>
 8004208:	f8c8 2000 	str.w	r2, [r8]
 800420c:	e7ec      	b.n	80041e8 <_malloc_r+0xb0>
 800420e:	4623      	mov	r3, r4
 8004210:	6864      	ldr	r4, [r4, #4]
 8004212:	e7ac      	b.n	800416e <_malloc_r+0x36>
 8004214:	4634      	mov	r4, r6
 8004216:	6876      	ldr	r6, [r6, #4]
 8004218:	e7b4      	b.n	8004184 <_malloc_r+0x4c>
 800421a:	4613      	mov	r3, r2
 800421c:	e7cc      	b.n	80041b8 <_malloc_r+0x80>
 800421e:	230c      	movs	r3, #12
 8004220:	603b      	str	r3, [r7, #0]
 8004222:	4638      	mov	r0, r7
 8004224:	f000 f80e 	bl	8004244 <__malloc_unlock>
 8004228:	e797      	b.n	800415a <_malloc_r+0x22>
 800422a:	6025      	str	r5, [r4, #0]
 800422c:	e7dc      	b.n	80041e8 <_malloc_r+0xb0>
 800422e:	605b      	str	r3, [r3, #4]
 8004230:	deff      	udf	#255	; 0xff
 8004232:	bf00      	nop
 8004234:	200002b8 	.word	0x200002b8

08004238 <__malloc_lock>:
 8004238:	4801      	ldr	r0, [pc, #4]	; (8004240 <__malloc_lock+0x8>)
 800423a:	f7ff bf0f 	b.w	800405c <__retarget_lock_acquire_recursive>
 800423e:	bf00      	nop
 8004240:	200002b4 	.word	0x200002b4

08004244 <__malloc_unlock>:
 8004244:	4801      	ldr	r0, [pc, #4]	; (800424c <__malloc_unlock+0x8>)
 8004246:	f7ff bf0a 	b.w	800405e <__retarget_lock_release_recursive>
 800424a:	bf00      	nop
 800424c:	200002b4 	.word	0x200002b4

08004250 <__ssputs_r>:
 8004250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004254:	688e      	ldr	r6, [r1, #8]
 8004256:	461f      	mov	r7, r3
 8004258:	42be      	cmp	r6, r7
 800425a:	680b      	ldr	r3, [r1, #0]
 800425c:	4682      	mov	sl, r0
 800425e:	460c      	mov	r4, r1
 8004260:	4690      	mov	r8, r2
 8004262:	d82c      	bhi.n	80042be <__ssputs_r+0x6e>
 8004264:	898a      	ldrh	r2, [r1, #12]
 8004266:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800426a:	d026      	beq.n	80042ba <__ssputs_r+0x6a>
 800426c:	6965      	ldr	r5, [r4, #20]
 800426e:	6909      	ldr	r1, [r1, #16]
 8004270:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004274:	eba3 0901 	sub.w	r9, r3, r1
 8004278:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800427c:	1c7b      	adds	r3, r7, #1
 800427e:	444b      	add	r3, r9
 8004280:	106d      	asrs	r5, r5, #1
 8004282:	429d      	cmp	r5, r3
 8004284:	bf38      	it	cc
 8004286:	461d      	movcc	r5, r3
 8004288:	0553      	lsls	r3, r2, #21
 800428a:	d527      	bpl.n	80042dc <__ssputs_r+0x8c>
 800428c:	4629      	mov	r1, r5
 800428e:	f7ff ff53 	bl	8004138 <_malloc_r>
 8004292:	4606      	mov	r6, r0
 8004294:	b360      	cbz	r0, 80042f0 <__ssputs_r+0xa0>
 8004296:	6921      	ldr	r1, [r4, #16]
 8004298:	464a      	mov	r2, r9
 800429a:	f000 faeb 	bl	8004874 <memcpy>
 800429e:	89a3      	ldrh	r3, [r4, #12]
 80042a0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80042a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80042a8:	81a3      	strh	r3, [r4, #12]
 80042aa:	6126      	str	r6, [r4, #16]
 80042ac:	6165      	str	r5, [r4, #20]
 80042ae:	444e      	add	r6, r9
 80042b0:	eba5 0509 	sub.w	r5, r5, r9
 80042b4:	6026      	str	r6, [r4, #0]
 80042b6:	60a5      	str	r5, [r4, #8]
 80042b8:	463e      	mov	r6, r7
 80042ba:	42be      	cmp	r6, r7
 80042bc:	d900      	bls.n	80042c0 <__ssputs_r+0x70>
 80042be:	463e      	mov	r6, r7
 80042c0:	6820      	ldr	r0, [r4, #0]
 80042c2:	4632      	mov	r2, r6
 80042c4:	4641      	mov	r1, r8
 80042c6:	f000 faab 	bl	8004820 <memmove>
 80042ca:	68a3      	ldr	r3, [r4, #8]
 80042cc:	1b9b      	subs	r3, r3, r6
 80042ce:	60a3      	str	r3, [r4, #8]
 80042d0:	6823      	ldr	r3, [r4, #0]
 80042d2:	4433      	add	r3, r6
 80042d4:	6023      	str	r3, [r4, #0]
 80042d6:	2000      	movs	r0, #0
 80042d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042dc:	462a      	mov	r2, r5
 80042de:	f000 fad7 	bl	8004890 <_realloc_r>
 80042e2:	4606      	mov	r6, r0
 80042e4:	2800      	cmp	r0, #0
 80042e6:	d1e0      	bne.n	80042aa <__ssputs_r+0x5a>
 80042e8:	6921      	ldr	r1, [r4, #16]
 80042ea:	4650      	mov	r0, sl
 80042ec:	f7ff feb8 	bl	8004060 <_free_r>
 80042f0:	230c      	movs	r3, #12
 80042f2:	f8ca 3000 	str.w	r3, [sl]
 80042f6:	89a3      	ldrh	r3, [r4, #12]
 80042f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80042fc:	81a3      	strh	r3, [r4, #12]
 80042fe:	f04f 30ff 	mov.w	r0, #4294967295
 8004302:	e7e9      	b.n	80042d8 <__ssputs_r+0x88>

08004304 <_svfiprintf_r>:
 8004304:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004308:	4698      	mov	r8, r3
 800430a:	898b      	ldrh	r3, [r1, #12]
 800430c:	061b      	lsls	r3, r3, #24
 800430e:	b09d      	sub	sp, #116	; 0x74
 8004310:	4607      	mov	r7, r0
 8004312:	460d      	mov	r5, r1
 8004314:	4614      	mov	r4, r2
 8004316:	d50e      	bpl.n	8004336 <_svfiprintf_r+0x32>
 8004318:	690b      	ldr	r3, [r1, #16]
 800431a:	b963      	cbnz	r3, 8004336 <_svfiprintf_r+0x32>
 800431c:	2140      	movs	r1, #64	; 0x40
 800431e:	f7ff ff0b 	bl	8004138 <_malloc_r>
 8004322:	6028      	str	r0, [r5, #0]
 8004324:	6128      	str	r0, [r5, #16]
 8004326:	b920      	cbnz	r0, 8004332 <_svfiprintf_r+0x2e>
 8004328:	230c      	movs	r3, #12
 800432a:	603b      	str	r3, [r7, #0]
 800432c:	f04f 30ff 	mov.w	r0, #4294967295
 8004330:	e0d0      	b.n	80044d4 <_svfiprintf_r+0x1d0>
 8004332:	2340      	movs	r3, #64	; 0x40
 8004334:	616b      	str	r3, [r5, #20]
 8004336:	2300      	movs	r3, #0
 8004338:	9309      	str	r3, [sp, #36]	; 0x24
 800433a:	2320      	movs	r3, #32
 800433c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004340:	f8cd 800c 	str.w	r8, [sp, #12]
 8004344:	2330      	movs	r3, #48	; 0x30
 8004346:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80044ec <_svfiprintf_r+0x1e8>
 800434a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800434e:	f04f 0901 	mov.w	r9, #1
 8004352:	4623      	mov	r3, r4
 8004354:	469a      	mov	sl, r3
 8004356:	f813 2b01 	ldrb.w	r2, [r3], #1
 800435a:	b10a      	cbz	r2, 8004360 <_svfiprintf_r+0x5c>
 800435c:	2a25      	cmp	r2, #37	; 0x25
 800435e:	d1f9      	bne.n	8004354 <_svfiprintf_r+0x50>
 8004360:	ebba 0b04 	subs.w	fp, sl, r4
 8004364:	d00b      	beq.n	800437e <_svfiprintf_r+0x7a>
 8004366:	465b      	mov	r3, fp
 8004368:	4622      	mov	r2, r4
 800436a:	4629      	mov	r1, r5
 800436c:	4638      	mov	r0, r7
 800436e:	f7ff ff6f 	bl	8004250 <__ssputs_r>
 8004372:	3001      	adds	r0, #1
 8004374:	f000 80a9 	beq.w	80044ca <_svfiprintf_r+0x1c6>
 8004378:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800437a:	445a      	add	r2, fp
 800437c:	9209      	str	r2, [sp, #36]	; 0x24
 800437e:	f89a 3000 	ldrb.w	r3, [sl]
 8004382:	2b00      	cmp	r3, #0
 8004384:	f000 80a1 	beq.w	80044ca <_svfiprintf_r+0x1c6>
 8004388:	2300      	movs	r3, #0
 800438a:	f04f 32ff 	mov.w	r2, #4294967295
 800438e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004392:	f10a 0a01 	add.w	sl, sl, #1
 8004396:	9304      	str	r3, [sp, #16]
 8004398:	9307      	str	r3, [sp, #28]
 800439a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800439e:	931a      	str	r3, [sp, #104]	; 0x68
 80043a0:	4654      	mov	r4, sl
 80043a2:	2205      	movs	r2, #5
 80043a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80043a8:	4850      	ldr	r0, [pc, #320]	; (80044ec <_svfiprintf_r+0x1e8>)
 80043aa:	f7fb ff31 	bl	8000210 <memchr>
 80043ae:	9a04      	ldr	r2, [sp, #16]
 80043b0:	b9d8      	cbnz	r0, 80043ea <_svfiprintf_r+0xe6>
 80043b2:	06d0      	lsls	r0, r2, #27
 80043b4:	bf44      	itt	mi
 80043b6:	2320      	movmi	r3, #32
 80043b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80043bc:	0711      	lsls	r1, r2, #28
 80043be:	bf44      	itt	mi
 80043c0:	232b      	movmi	r3, #43	; 0x2b
 80043c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80043c6:	f89a 3000 	ldrb.w	r3, [sl]
 80043ca:	2b2a      	cmp	r3, #42	; 0x2a
 80043cc:	d015      	beq.n	80043fa <_svfiprintf_r+0xf6>
 80043ce:	9a07      	ldr	r2, [sp, #28]
 80043d0:	4654      	mov	r4, sl
 80043d2:	2000      	movs	r0, #0
 80043d4:	f04f 0c0a 	mov.w	ip, #10
 80043d8:	4621      	mov	r1, r4
 80043da:	f811 3b01 	ldrb.w	r3, [r1], #1
 80043de:	3b30      	subs	r3, #48	; 0x30
 80043e0:	2b09      	cmp	r3, #9
 80043e2:	d94d      	bls.n	8004480 <_svfiprintf_r+0x17c>
 80043e4:	b1b0      	cbz	r0, 8004414 <_svfiprintf_r+0x110>
 80043e6:	9207      	str	r2, [sp, #28]
 80043e8:	e014      	b.n	8004414 <_svfiprintf_r+0x110>
 80043ea:	eba0 0308 	sub.w	r3, r0, r8
 80043ee:	fa09 f303 	lsl.w	r3, r9, r3
 80043f2:	4313      	orrs	r3, r2
 80043f4:	9304      	str	r3, [sp, #16]
 80043f6:	46a2      	mov	sl, r4
 80043f8:	e7d2      	b.n	80043a0 <_svfiprintf_r+0x9c>
 80043fa:	9b03      	ldr	r3, [sp, #12]
 80043fc:	1d19      	adds	r1, r3, #4
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	9103      	str	r1, [sp, #12]
 8004402:	2b00      	cmp	r3, #0
 8004404:	bfbb      	ittet	lt
 8004406:	425b      	neglt	r3, r3
 8004408:	f042 0202 	orrlt.w	r2, r2, #2
 800440c:	9307      	strge	r3, [sp, #28]
 800440e:	9307      	strlt	r3, [sp, #28]
 8004410:	bfb8      	it	lt
 8004412:	9204      	strlt	r2, [sp, #16]
 8004414:	7823      	ldrb	r3, [r4, #0]
 8004416:	2b2e      	cmp	r3, #46	; 0x2e
 8004418:	d10c      	bne.n	8004434 <_svfiprintf_r+0x130>
 800441a:	7863      	ldrb	r3, [r4, #1]
 800441c:	2b2a      	cmp	r3, #42	; 0x2a
 800441e:	d134      	bne.n	800448a <_svfiprintf_r+0x186>
 8004420:	9b03      	ldr	r3, [sp, #12]
 8004422:	1d1a      	adds	r2, r3, #4
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	9203      	str	r2, [sp, #12]
 8004428:	2b00      	cmp	r3, #0
 800442a:	bfb8      	it	lt
 800442c:	f04f 33ff 	movlt.w	r3, #4294967295
 8004430:	3402      	adds	r4, #2
 8004432:	9305      	str	r3, [sp, #20]
 8004434:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80044fc <_svfiprintf_r+0x1f8>
 8004438:	7821      	ldrb	r1, [r4, #0]
 800443a:	2203      	movs	r2, #3
 800443c:	4650      	mov	r0, sl
 800443e:	f7fb fee7 	bl	8000210 <memchr>
 8004442:	b138      	cbz	r0, 8004454 <_svfiprintf_r+0x150>
 8004444:	9b04      	ldr	r3, [sp, #16]
 8004446:	eba0 000a 	sub.w	r0, r0, sl
 800444a:	2240      	movs	r2, #64	; 0x40
 800444c:	4082      	lsls	r2, r0
 800444e:	4313      	orrs	r3, r2
 8004450:	3401      	adds	r4, #1
 8004452:	9304      	str	r3, [sp, #16]
 8004454:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004458:	4825      	ldr	r0, [pc, #148]	; (80044f0 <_svfiprintf_r+0x1ec>)
 800445a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800445e:	2206      	movs	r2, #6
 8004460:	f7fb fed6 	bl	8000210 <memchr>
 8004464:	2800      	cmp	r0, #0
 8004466:	d038      	beq.n	80044da <_svfiprintf_r+0x1d6>
 8004468:	4b22      	ldr	r3, [pc, #136]	; (80044f4 <_svfiprintf_r+0x1f0>)
 800446a:	bb1b      	cbnz	r3, 80044b4 <_svfiprintf_r+0x1b0>
 800446c:	9b03      	ldr	r3, [sp, #12]
 800446e:	3307      	adds	r3, #7
 8004470:	f023 0307 	bic.w	r3, r3, #7
 8004474:	3308      	adds	r3, #8
 8004476:	9303      	str	r3, [sp, #12]
 8004478:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800447a:	4433      	add	r3, r6
 800447c:	9309      	str	r3, [sp, #36]	; 0x24
 800447e:	e768      	b.n	8004352 <_svfiprintf_r+0x4e>
 8004480:	fb0c 3202 	mla	r2, ip, r2, r3
 8004484:	460c      	mov	r4, r1
 8004486:	2001      	movs	r0, #1
 8004488:	e7a6      	b.n	80043d8 <_svfiprintf_r+0xd4>
 800448a:	2300      	movs	r3, #0
 800448c:	3401      	adds	r4, #1
 800448e:	9305      	str	r3, [sp, #20]
 8004490:	4619      	mov	r1, r3
 8004492:	f04f 0c0a 	mov.w	ip, #10
 8004496:	4620      	mov	r0, r4
 8004498:	f810 2b01 	ldrb.w	r2, [r0], #1
 800449c:	3a30      	subs	r2, #48	; 0x30
 800449e:	2a09      	cmp	r2, #9
 80044a0:	d903      	bls.n	80044aa <_svfiprintf_r+0x1a6>
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d0c6      	beq.n	8004434 <_svfiprintf_r+0x130>
 80044a6:	9105      	str	r1, [sp, #20]
 80044a8:	e7c4      	b.n	8004434 <_svfiprintf_r+0x130>
 80044aa:	fb0c 2101 	mla	r1, ip, r1, r2
 80044ae:	4604      	mov	r4, r0
 80044b0:	2301      	movs	r3, #1
 80044b2:	e7f0      	b.n	8004496 <_svfiprintf_r+0x192>
 80044b4:	ab03      	add	r3, sp, #12
 80044b6:	9300      	str	r3, [sp, #0]
 80044b8:	462a      	mov	r2, r5
 80044ba:	4b0f      	ldr	r3, [pc, #60]	; (80044f8 <_svfiprintf_r+0x1f4>)
 80044bc:	a904      	add	r1, sp, #16
 80044be:	4638      	mov	r0, r7
 80044c0:	f3af 8000 	nop.w
 80044c4:	1c42      	adds	r2, r0, #1
 80044c6:	4606      	mov	r6, r0
 80044c8:	d1d6      	bne.n	8004478 <_svfiprintf_r+0x174>
 80044ca:	89ab      	ldrh	r3, [r5, #12]
 80044cc:	065b      	lsls	r3, r3, #25
 80044ce:	f53f af2d 	bmi.w	800432c <_svfiprintf_r+0x28>
 80044d2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80044d4:	b01d      	add	sp, #116	; 0x74
 80044d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044da:	ab03      	add	r3, sp, #12
 80044dc:	9300      	str	r3, [sp, #0]
 80044de:	462a      	mov	r2, r5
 80044e0:	4b05      	ldr	r3, [pc, #20]	; (80044f8 <_svfiprintf_r+0x1f4>)
 80044e2:	a904      	add	r1, sp, #16
 80044e4:	4638      	mov	r0, r7
 80044e6:	f000 f879 	bl	80045dc <_printf_i>
 80044ea:	e7eb      	b.n	80044c4 <_svfiprintf_r+0x1c0>
 80044ec:	080059c0 	.word	0x080059c0
 80044f0:	080059ca 	.word	0x080059ca
 80044f4:	00000000 	.word	0x00000000
 80044f8:	08004251 	.word	0x08004251
 80044fc:	080059c6 	.word	0x080059c6

08004500 <_printf_common>:
 8004500:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004504:	4616      	mov	r6, r2
 8004506:	4699      	mov	r9, r3
 8004508:	688a      	ldr	r2, [r1, #8]
 800450a:	690b      	ldr	r3, [r1, #16]
 800450c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004510:	4293      	cmp	r3, r2
 8004512:	bfb8      	it	lt
 8004514:	4613      	movlt	r3, r2
 8004516:	6033      	str	r3, [r6, #0]
 8004518:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800451c:	4607      	mov	r7, r0
 800451e:	460c      	mov	r4, r1
 8004520:	b10a      	cbz	r2, 8004526 <_printf_common+0x26>
 8004522:	3301      	adds	r3, #1
 8004524:	6033      	str	r3, [r6, #0]
 8004526:	6823      	ldr	r3, [r4, #0]
 8004528:	0699      	lsls	r1, r3, #26
 800452a:	bf42      	ittt	mi
 800452c:	6833      	ldrmi	r3, [r6, #0]
 800452e:	3302      	addmi	r3, #2
 8004530:	6033      	strmi	r3, [r6, #0]
 8004532:	6825      	ldr	r5, [r4, #0]
 8004534:	f015 0506 	ands.w	r5, r5, #6
 8004538:	d106      	bne.n	8004548 <_printf_common+0x48>
 800453a:	f104 0a19 	add.w	sl, r4, #25
 800453e:	68e3      	ldr	r3, [r4, #12]
 8004540:	6832      	ldr	r2, [r6, #0]
 8004542:	1a9b      	subs	r3, r3, r2
 8004544:	42ab      	cmp	r3, r5
 8004546:	dc26      	bgt.n	8004596 <_printf_common+0x96>
 8004548:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800454c:	1e13      	subs	r3, r2, #0
 800454e:	6822      	ldr	r2, [r4, #0]
 8004550:	bf18      	it	ne
 8004552:	2301      	movne	r3, #1
 8004554:	0692      	lsls	r2, r2, #26
 8004556:	d42b      	bmi.n	80045b0 <_printf_common+0xb0>
 8004558:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800455c:	4649      	mov	r1, r9
 800455e:	4638      	mov	r0, r7
 8004560:	47c0      	blx	r8
 8004562:	3001      	adds	r0, #1
 8004564:	d01e      	beq.n	80045a4 <_printf_common+0xa4>
 8004566:	6823      	ldr	r3, [r4, #0]
 8004568:	6922      	ldr	r2, [r4, #16]
 800456a:	f003 0306 	and.w	r3, r3, #6
 800456e:	2b04      	cmp	r3, #4
 8004570:	bf02      	ittt	eq
 8004572:	68e5      	ldreq	r5, [r4, #12]
 8004574:	6833      	ldreq	r3, [r6, #0]
 8004576:	1aed      	subeq	r5, r5, r3
 8004578:	68a3      	ldr	r3, [r4, #8]
 800457a:	bf0c      	ite	eq
 800457c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004580:	2500      	movne	r5, #0
 8004582:	4293      	cmp	r3, r2
 8004584:	bfc4      	itt	gt
 8004586:	1a9b      	subgt	r3, r3, r2
 8004588:	18ed      	addgt	r5, r5, r3
 800458a:	2600      	movs	r6, #0
 800458c:	341a      	adds	r4, #26
 800458e:	42b5      	cmp	r5, r6
 8004590:	d11a      	bne.n	80045c8 <_printf_common+0xc8>
 8004592:	2000      	movs	r0, #0
 8004594:	e008      	b.n	80045a8 <_printf_common+0xa8>
 8004596:	2301      	movs	r3, #1
 8004598:	4652      	mov	r2, sl
 800459a:	4649      	mov	r1, r9
 800459c:	4638      	mov	r0, r7
 800459e:	47c0      	blx	r8
 80045a0:	3001      	adds	r0, #1
 80045a2:	d103      	bne.n	80045ac <_printf_common+0xac>
 80045a4:	f04f 30ff 	mov.w	r0, #4294967295
 80045a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045ac:	3501      	adds	r5, #1
 80045ae:	e7c6      	b.n	800453e <_printf_common+0x3e>
 80045b0:	18e1      	adds	r1, r4, r3
 80045b2:	1c5a      	adds	r2, r3, #1
 80045b4:	2030      	movs	r0, #48	; 0x30
 80045b6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80045ba:	4422      	add	r2, r4
 80045bc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80045c0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80045c4:	3302      	adds	r3, #2
 80045c6:	e7c7      	b.n	8004558 <_printf_common+0x58>
 80045c8:	2301      	movs	r3, #1
 80045ca:	4622      	mov	r2, r4
 80045cc:	4649      	mov	r1, r9
 80045ce:	4638      	mov	r0, r7
 80045d0:	47c0      	blx	r8
 80045d2:	3001      	adds	r0, #1
 80045d4:	d0e6      	beq.n	80045a4 <_printf_common+0xa4>
 80045d6:	3601      	adds	r6, #1
 80045d8:	e7d9      	b.n	800458e <_printf_common+0x8e>
	...

080045dc <_printf_i>:
 80045dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80045e0:	7e0f      	ldrb	r7, [r1, #24]
 80045e2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80045e4:	2f78      	cmp	r7, #120	; 0x78
 80045e6:	4691      	mov	r9, r2
 80045e8:	4680      	mov	r8, r0
 80045ea:	460c      	mov	r4, r1
 80045ec:	469a      	mov	sl, r3
 80045ee:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80045f2:	d807      	bhi.n	8004604 <_printf_i+0x28>
 80045f4:	2f62      	cmp	r7, #98	; 0x62
 80045f6:	d80a      	bhi.n	800460e <_printf_i+0x32>
 80045f8:	2f00      	cmp	r7, #0
 80045fa:	f000 80d4 	beq.w	80047a6 <_printf_i+0x1ca>
 80045fe:	2f58      	cmp	r7, #88	; 0x58
 8004600:	f000 80c0 	beq.w	8004784 <_printf_i+0x1a8>
 8004604:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004608:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800460c:	e03a      	b.n	8004684 <_printf_i+0xa8>
 800460e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004612:	2b15      	cmp	r3, #21
 8004614:	d8f6      	bhi.n	8004604 <_printf_i+0x28>
 8004616:	a101      	add	r1, pc, #4	; (adr r1, 800461c <_printf_i+0x40>)
 8004618:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800461c:	08004675 	.word	0x08004675
 8004620:	08004689 	.word	0x08004689
 8004624:	08004605 	.word	0x08004605
 8004628:	08004605 	.word	0x08004605
 800462c:	08004605 	.word	0x08004605
 8004630:	08004605 	.word	0x08004605
 8004634:	08004689 	.word	0x08004689
 8004638:	08004605 	.word	0x08004605
 800463c:	08004605 	.word	0x08004605
 8004640:	08004605 	.word	0x08004605
 8004644:	08004605 	.word	0x08004605
 8004648:	0800478d 	.word	0x0800478d
 800464c:	080046b5 	.word	0x080046b5
 8004650:	08004747 	.word	0x08004747
 8004654:	08004605 	.word	0x08004605
 8004658:	08004605 	.word	0x08004605
 800465c:	080047af 	.word	0x080047af
 8004660:	08004605 	.word	0x08004605
 8004664:	080046b5 	.word	0x080046b5
 8004668:	08004605 	.word	0x08004605
 800466c:	08004605 	.word	0x08004605
 8004670:	0800474f 	.word	0x0800474f
 8004674:	682b      	ldr	r3, [r5, #0]
 8004676:	1d1a      	adds	r2, r3, #4
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	602a      	str	r2, [r5, #0]
 800467c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004680:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004684:	2301      	movs	r3, #1
 8004686:	e09f      	b.n	80047c8 <_printf_i+0x1ec>
 8004688:	6820      	ldr	r0, [r4, #0]
 800468a:	682b      	ldr	r3, [r5, #0]
 800468c:	0607      	lsls	r7, r0, #24
 800468e:	f103 0104 	add.w	r1, r3, #4
 8004692:	6029      	str	r1, [r5, #0]
 8004694:	d501      	bpl.n	800469a <_printf_i+0xbe>
 8004696:	681e      	ldr	r6, [r3, #0]
 8004698:	e003      	b.n	80046a2 <_printf_i+0xc6>
 800469a:	0646      	lsls	r6, r0, #25
 800469c:	d5fb      	bpl.n	8004696 <_printf_i+0xba>
 800469e:	f9b3 6000 	ldrsh.w	r6, [r3]
 80046a2:	2e00      	cmp	r6, #0
 80046a4:	da03      	bge.n	80046ae <_printf_i+0xd2>
 80046a6:	232d      	movs	r3, #45	; 0x2d
 80046a8:	4276      	negs	r6, r6
 80046aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80046ae:	485a      	ldr	r0, [pc, #360]	; (8004818 <_printf_i+0x23c>)
 80046b0:	230a      	movs	r3, #10
 80046b2:	e012      	b.n	80046da <_printf_i+0xfe>
 80046b4:	682b      	ldr	r3, [r5, #0]
 80046b6:	6820      	ldr	r0, [r4, #0]
 80046b8:	1d19      	adds	r1, r3, #4
 80046ba:	6029      	str	r1, [r5, #0]
 80046bc:	0605      	lsls	r5, r0, #24
 80046be:	d501      	bpl.n	80046c4 <_printf_i+0xe8>
 80046c0:	681e      	ldr	r6, [r3, #0]
 80046c2:	e002      	b.n	80046ca <_printf_i+0xee>
 80046c4:	0641      	lsls	r1, r0, #25
 80046c6:	d5fb      	bpl.n	80046c0 <_printf_i+0xe4>
 80046c8:	881e      	ldrh	r6, [r3, #0]
 80046ca:	4853      	ldr	r0, [pc, #332]	; (8004818 <_printf_i+0x23c>)
 80046cc:	2f6f      	cmp	r7, #111	; 0x6f
 80046ce:	bf0c      	ite	eq
 80046d0:	2308      	moveq	r3, #8
 80046d2:	230a      	movne	r3, #10
 80046d4:	2100      	movs	r1, #0
 80046d6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80046da:	6865      	ldr	r5, [r4, #4]
 80046dc:	60a5      	str	r5, [r4, #8]
 80046de:	2d00      	cmp	r5, #0
 80046e0:	bfa2      	ittt	ge
 80046e2:	6821      	ldrge	r1, [r4, #0]
 80046e4:	f021 0104 	bicge.w	r1, r1, #4
 80046e8:	6021      	strge	r1, [r4, #0]
 80046ea:	b90e      	cbnz	r6, 80046f0 <_printf_i+0x114>
 80046ec:	2d00      	cmp	r5, #0
 80046ee:	d04b      	beq.n	8004788 <_printf_i+0x1ac>
 80046f0:	4615      	mov	r5, r2
 80046f2:	fbb6 f1f3 	udiv	r1, r6, r3
 80046f6:	fb03 6711 	mls	r7, r3, r1, r6
 80046fa:	5dc7      	ldrb	r7, [r0, r7]
 80046fc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004700:	4637      	mov	r7, r6
 8004702:	42bb      	cmp	r3, r7
 8004704:	460e      	mov	r6, r1
 8004706:	d9f4      	bls.n	80046f2 <_printf_i+0x116>
 8004708:	2b08      	cmp	r3, #8
 800470a:	d10b      	bne.n	8004724 <_printf_i+0x148>
 800470c:	6823      	ldr	r3, [r4, #0]
 800470e:	07de      	lsls	r6, r3, #31
 8004710:	d508      	bpl.n	8004724 <_printf_i+0x148>
 8004712:	6923      	ldr	r3, [r4, #16]
 8004714:	6861      	ldr	r1, [r4, #4]
 8004716:	4299      	cmp	r1, r3
 8004718:	bfde      	ittt	le
 800471a:	2330      	movle	r3, #48	; 0x30
 800471c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004720:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004724:	1b52      	subs	r2, r2, r5
 8004726:	6122      	str	r2, [r4, #16]
 8004728:	f8cd a000 	str.w	sl, [sp]
 800472c:	464b      	mov	r3, r9
 800472e:	aa03      	add	r2, sp, #12
 8004730:	4621      	mov	r1, r4
 8004732:	4640      	mov	r0, r8
 8004734:	f7ff fee4 	bl	8004500 <_printf_common>
 8004738:	3001      	adds	r0, #1
 800473a:	d14a      	bne.n	80047d2 <_printf_i+0x1f6>
 800473c:	f04f 30ff 	mov.w	r0, #4294967295
 8004740:	b004      	add	sp, #16
 8004742:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004746:	6823      	ldr	r3, [r4, #0]
 8004748:	f043 0320 	orr.w	r3, r3, #32
 800474c:	6023      	str	r3, [r4, #0]
 800474e:	4833      	ldr	r0, [pc, #204]	; (800481c <_printf_i+0x240>)
 8004750:	2778      	movs	r7, #120	; 0x78
 8004752:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004756:	6823      	ldr	r3, [r4, #0]
 8004758:	6829      	ldr	r1, [r5, #0]
 800475a:	061f      	lsls	r7, r3, #24
 800475c:	f851 6b04 	ldr.w	r6, [r1], #4
 8004760:	d402      	bmi.n	8004768 <_printf_i+0x18c>
 8004762:	065f      	lsls	r7, r3, #25
 8004764:	bf48      	it	mi
 8004766:	b2b6      	uxthmi	r6, r6
 8004768:	07df      	lsls	r7, r3, #31
 800476a:	bf48      	it	mi
 800476c:	f043 0320 	orrmi.w	r3, r3, #32
 8004770:	6029      	str	r1, [r5, #0]
 8004772:	bf48      	it	mi
 8004774:	6023      	strmi	r3, [r4, #0]
 8004776:	b91e      	cbnz	r6, 8004780 <_printf_i+0x1a4>
 8004778:	6823      	ldr	r3, [r4, #0]
 800477a:	f023 0320 	bic.w	r3, r3, #32
 800477e:	6023      	str	r3, [r4, #0]
 8004780:	2310      	movs	r3, #16
 8004782:	e7a7      	b.n	80046d4 <_printf_i+0xf8>
 8004784:	4824      	ldr	r0, [pc, #144]	; (8004818 <_printf_i+0x23c>)
 8004786:	e7e4      	b.n	8004752 <_printf_i+0x176>
 8004788:	4615      	mov	r5, r2
 800478a:	e7bd      	b.n	8004708 <_printf_i+0x12c>
 800478c:	682b      	ldr	r3, [r5, #0]
 800478e:	6826      	ldr	r6, [r4, #0]
 8004790:	6961      	ldr	r1, [r4, #20]
 8004792:	1d18      	adds	r0, r3, #4
 8004794:	6028      	str	r0, [r5, #0]
 8004796:	0635      	lsls	r5, r6, #24
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	d501      	bpl.n	80047a0 <_printf_i+0x1c4>
 800479c:	6019      	str	r1, [r3, #0]
 800479e:	e002      	b.n	80047a6 <_printf_i+0x1ca>
 80047a0:	0670      	lsls	r0, r6, #25
 80047a2:	d5fb      	bpl.n	800479c <_printf_i+0x1c0>
 80047a4:	8019      	strh	r1, [r3, #0]
 80047a6:	2300      	movs	r3, #0
 80047a8:	6123      	str	r3, [r4, #16]
 80047aa:	4615      	mov	r5, r2
 80047ac:	e7bc      	b.n	8004728 <_printf_i+0x14c>
 80047ae:	682b      	ldr	r3, [r5, #0]
 80047b0:	1d1a      	adds	r2, r3, #4
 80047b2:	602a      	str	r2, [r5, #0]
 80047b4:	681d      	ldr	r5, [r3, #0]
 80047b6:	6862      	ldr	r2, [r4, #4]
 80047b8:	2100      	movs	r1, #0
 80047ba:	4628      	mov	r0, r5
 80047bc:	f7fb fd28 	bl	8000210 <memchr>
 80047c0:	b108      	cbz	r0, 80047c6 <_printf_i+0x1ea>
 80047c2:	1b40      	subs	r0, r0, r5
 80047c4:	6060      	str	r0, [r4, #4]
 80047c6:	6863      	ldr	r3, [r4, #4]
 80047c8:	6123      	str	r3, [r4, #16]
 80047ca:	2300      	movs	r3, #0
 80047cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80047d0:	e7aa      	b.n	8004728 <_printf_i+0x14c>
 80047d2:	6923      	ldr	r3, [r4, #16]
 80047d4:	462a      	mov	r2, r5
 80047d6:	4649      	mov	r1, r9
 80047d8:	4640      	mov	r0, r8
 80047da:	47d0      	blx	sl
 80047dc:	3001      	adds	r0, #1
 80047de:	d0ad      	beq.n	800473c <_printf_i+0x160>
 80047e0:	6823      	ldr	r3, [r4, #0]
 80047e2:	079b      	lsls	r3, r3, #30
 80047e4:	d413      	bmi.n	800480e <_printf_i+0x232>
 80047e6:	68e0      	ldr	r0, [r4, #12]
 80047e8:	9b03      	ldr	r3, [sp, #12]
 80047ea:	4298      	cmp	r0, r3
 80047ec:	bfb8      	it	lt
 80047ee:	4618      	movlt	r0, r3
 80047f0:	e7a6      	b.n	8004740 <_printf_i+0x164>
 80047f2:	2301      	movs	r3, #1
 80047f4:	4632      	mov	r2, r6
 80047f6:	4649      	mov	r1, r9
 80047f8:	4640      	mov	r0, r8
 80047fa:	47d0      	blx	sl
 80047fc:	3001      	adds	r0, #1
 80047fe:	d09d      	beq.n	800473c <_printf_i+0x160>
 8004800:	3501      	adds	r5, #1
 8004802:	68e3      	ldr	r3, [r4, #12]
 8004804:	9903      	ldr	r1, [sp, #12]
 8004806:	1a5b      	subs	r3, r3, r1
 8004808:	42ab      	cmp	r3, r5
 800480a:	dcf2      	bgt.n	80047f2 <_printf_i+0x216>
 800480c:	e7eb      	b.n	80047e6 <_printf_i+0x20a>
 800480e:	2500      	movs	r5, #0
 8004810:	f104 0619 	add.w	r6, r4, #25
 8004814:	e7f5      	b.n	8004802 <_printf_i+0x226>
 8004816:	bf00      	nop
 8004818:	080059d1 	.word	0x080059d1
 800481c:	080059e2 	.word	0x080059e2

08004820 <memmove>:
 8004820:	4288      	cmp	r0, r1
 8004822:	b510      	push	{r4, lr}
 8004824:	eb01 0402 	add.w	r4, r1, r2
 8004828:	d902      	bls.n	8004830 <memmove+0x10>
 800482a:	4284      	cmp	r4, r0
 800482c:	4623      	mov	r3, r4
 800482e:	d807      	bhi.n	8004840 <memmove+0x20>
 8004830:	1e43      	subs	r3, r0, #1
 8004832:	42a1      	cmp	r1, r4
 8004834:	d008      	beq.n	8004848 <memmove+0x28>
 8004836:	f811 2b01 	ldrb.w	r2, [r1], #1
 800483a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800483e:	e7f8      	b.n	8004832 <memmove+0x12>
 8004840:	4402      	add	r2, r0
 8004842:	4601      	mov	r1, r0
 8004844:	428a      	cmp	r2, r1
 8004846:	d100      	bne.n	800484a <memmove+0x2a>
 8004848:	bd10      	pop	{r4, pc}
 800484a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800484e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004852:	e7f7      	b.n	8004844 <memmove+0x24>

08004854 <_sbrk_r>:
 8004854:	b538      	push	{r3, r4, r5, lr}
 8004856:	4d06      	ldr	r5, [pc, #24]	; (8004870 <_sbrk_r+0x1c>)
 8004858:	2300      	movs	r3, #0
 800485a:	4604      	mov	r4, r0
 800485c:	4608      	mov	r0, r1
 800485e:	602b      	str	r3, [r5, #0]
 8004860:	f7fd f92c 	bl	8001abc <_sbrk>
 8004864:	1c43      	adds	r3, r0, #1
 8004866:	d102      	bne.n	800486e <_sbrk_r+0x1a>
 8004868:	682b      	ldr	r3, [r5, #0]
 800486a:	b103      	cbz	r3, 800486e <_sbrk_r+0x1a>
 800486c:	6023      	str	r3, [r4, #0]
 800486e:	bd38      	pop	{r3, r4, r5, pc}
 8004870:	200002b0 	.word	0x200002b0

08004874 <memcpy>:
 8004874:	440a      	add	r2, r1
 8004876:	4291      	cmp	r1, r2
 8004878:	f100 33ff 	add.w	r3, r0, #4294967295
 800487c:	d100      	bne.n	8004880 <memcpy+0xc>
 800487e:	4770      	bx	lr
 8004880:	b510      	push	{r4, lr}
 8004882:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004886:	f803 4f01 	strb.w	r4, [r3, #1]!
 800488a:	4291      	cmp	r1, r2
 800488c:	d1f9      	bne.n	8004882 <memcpy+0xe>
 800488e:	bd10      	pop	{r4, pc}

08004890 <_realloc_r>:
 8004890:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004894:	4680      	mov	r8, r0
 8004896:	4614      	mov	r4, r2
 8004898:	460e      	mov	r6, r1
 800489a:	b921      	cbnz	r1, 80048a6 <_realloc_r+0x16>
 800489c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80048a0:	4611      	mov	r1, r2
 80048a2:	f7ff bc49 	b.w	8004138 <_malloc_r>
 80048a6:	b92a      	cbnz	r2, 80048b4 <_realloc_r+0x24>
 80048a8:	f7ff fbda 	bl	8004060 <_free_r>
 80048ac:	4625      	mov	r5, r4
 80048ae:	4628      	mov	r0, r5
 80048b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80048b4:	f000 f81b 	bl	80048ee <_malloc_usable_size_r>
 80048b8:	4284      	cmp	r4, r0
 80048ba:	4607      	mov	r7, r0
 80048bc:	d802      	bhi.n	80048c4 <_realloc_r+0x34>
 80048be:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80048c2:	d812      	bhi.n	80048ea <_realloc_r+0x5a>
 80048c4:	4621      	mov	r1, r4
 80048c6:	4640      	mov	r0, r8
 80048c8:	f7ff fc36 	bl	8004138 <_malloc_r>
 80048cc:	4605      	mov	r5, r0
 80048ce:	2800      	cmp	r0, #0
 80048d0:	d0ed      	beq.n	80048ae <_realloc_r+0x1e>
 80048d2:	42bc      	cmp	r4, r7
 80048d4:	4622      	mov	r2, r4
 80048d6:	4631      	mov	r1, r6
 80048d8:	bf28      	it	cs
 80048da:	463a      	movcs	r2, r7
 80048dc:	f7ff ffca 	bl	8004874 <memcpy>
 80048e0:	4631      	mov	r1, r6
 80048e2:	4640      	mov	r0, r8
 80048e4:	f7ff fbbc 	bl	8004060 <_free_r>
 80048e8:	e7e1      	b.n	80048ae <_realloc_r+0x1e>
 80048ea:	4635      	mov	r5, r6
 80048ec:	e7df      	b.n	80048ae <_realloc_r+0x1e>

080048ee <_malloc_usable_size_r>:
 80048ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80048f2:	1f18      	subs	r0, r3, #4
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	bfbc      	itt	lt
 80048f8:	580b      	ldrlt	r3, [r1, r0]
 80048fa:	18c0      	addlt	r0, r0, r3
 80048fc:	4770      	bx	lr
	...

08004900 <sin>:
 8004900:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004902:	ec53 2b10 	vmov	r2, r3, d0
 8004906:	4828      	ldr	r0, [pc, #160]	; (80049a8 <sin+0xa8>)
 8004908:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800490c:	4281      	cmp	r1, r0
 800490e:	dc07      	bgt.n	8004920 <sin+0x20>
 8004910:	ed9f 1b23 	vldr	d1, [pc, #140]	; 80049a0 <sin+0xa0>
 8004914:	2000      	movs	r0, #0
 8004916:	b005      	add	sp, #20
 8004918:	f85d eb04 	ldr.w	lr, [sp], #4
 800491c:	f000 b910 	b.w	8004b40 <__kernel_sin>
 8004920:	4822      	ldr	r0, [pc, #136]	; (80049ac <sin+0xac>)
 8004922:	4281      	cmp	r1, r0
 8004924:	dd09      	ble.n	800493a <sin+0x3a>
 8004926:	ee10 0a10 	vmov	r0, s0
 800492a:	4619      	mov	r1, r3
 800492c:	f7fb fdee 	bl	800050c <__aeabi_dsub>
 8004930:	ec41 0b10 	vmov	d0, r0, r1
 8004934:	b005      	add	sp, #20
 8004936:	f85d fb04 	ldr.w	pc, [sp], #4
 800493a:	4668      	mov	r0, sp
 800493c:	f000 f9c0 	bl	8004cc0 <__ieee754_rem_pio2>
 8004940:	f000 0003 	and.w	r0, r0, #3
 8004944:	2801      	cmp	r0, #1
 8004946:	d00c      	beq.n	8004962 <sin+0x62>
 8004948:	2802      	cmp	r0, #2
 800494a:	d011      	beq.n	8004970 <sin+0x70>
 800494c:	b9f0      	cbnz	r0, 800498c <sin+0x8c>
 800494e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8004952:	ed9d 0b00 	vldr	d0, [sp]
 8004956:	2001      	movs	r0, #1
 8004958:	f000 f8f2 	bl	8004b40 <__kernel_sin>
 800495c:	ec51 0b10 	vmov	r0, r1, d0
 8004960:	e7e6      	b.n	8004930 <sin+0x30>
 8004962:	ed9d 1b02 	vldr	d1, [sp, #8]
 8004966:	ed9d 0b00 	vldr	d0, [sp]
 800496a:	f000 f821 	bl	80049b0 <__kernel_cos>
 800496e:	e7f5      	b.n	800495c <sin+0x5c>
 8004970:	ed9d 1b02 	vldr	d1, [sp, #8]
 8004974:	ed9d 0b00 	vldr	d0, [sp]
 8004978:	2001      	movs	r0, #1
 800497a:	f000 f8e1 	bl	8004b40 <__kernel_sin>
 800497e:	ec53 2b10 	vmov	r2, r3, d0
 8004982:	ee10 0a10 	vmov	r0, s0
 8004986:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800498a:	e7d1      	b.n	8004930 <sin+0x30>
 800498c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8004990:	ed9d 0b00 	vldr	d0, [sp]
 8004994:	f000 f80c 	bl	80049b0 <__kernel_cos>
 8004998:	e7f1      	b.n	800497e <sin+0x7e>
 800499a:	bf00      	nop
 800499c:	f3af 8000 	nop.w
	...
 80049a8:	3fe921fb 	.word	0x3fe921fb
 80049ac:	7fefffff 	.word	0x7fefffff

080049b0 <__kernel_cos>:
 80049b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049b4:	ec57 6b10 	vmov	r6, r7, d0
 80049b8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 80049bc:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 80049c0:	ed8d 1b00 	vstr	d1, [sp]
 80049c4:	da07      	bge.n	80049d6 <__kernel_cos+0x26>
 80049c6:	ee10 0a10 	vmov	r0, s0
 80049ca:	4639      	mov	r1, r7
 80049cc:	f7fb ffde 	bl	800098c <__aeabi_d2iz>
 80049d0:	2800      	cmp	r0, #0
 80049d2:	f000 8088 	beq.w	8004ae6 <__kernel_cos+0x136>
 80049d6:	4632      	mov	r2, r6
 80049d8:	463b      	mov	r3, r7
 80049da:	4630      	mov	r0, r6
 80049dc:	4639      	mov	r1, r7
 80049de:	f7fb fc67 	bl	80002b0 <__aeabi_dmul>
 80049e2:	4b51      	ldr	r3, [pc, #324]	; (8004b28 <__kernel_cos+0x178>)
 80049e4:	2200      	movs	r2, #0
 80049e6:	4604      	mov	r4, r0
 80049e8:	460d      	mov	r5, r1
 80049ea:	f7fb fc61 	bl	80002b0 <__aeabi_dmul>
 80049ee:	a340      	add	r3, pc, #256	; (adr r3, 8004af0 <__kernel_cos+0x140>)
 80049f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049f4:	4682      	mov	sl, r0
 80049f6:	468b      	mov	fp, r1
 80049f8:	4620      	mov	r0, r4
 80049fa:	4629      	mov	r1, r5
 80049fc:	f7fb fc58 	bl	80002b0 <__aeabi_dmul>
 8004a00:	a33d      	add	r3, pc, #244	; (adr r3, 8004af8 <__kernel_cos+0x148>)
 8004a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a06:	f7fb fd83 	bl	8000510 <__adddf3>
 8004a0a:	4622      	mov	r2, r4
 8004a0c:	462b      	mov	r3, r5
 8004a0e:	f7fb fc4f 	bl	80002b0 <__aeabi_dmul>
 8004a12:	a33b      	add	r3, pc, #236	; (adr r3, 8004b00 <__kernel_cos+0x150>)
 8004a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a18:	f7fb fd78 	bl	800050c <__aeabi_dsub>
 8004a1c:	4622      	mov	r2, r4
 8004a1e:	462b      	mov	r3, r5
 8004a20:	f7fb fc46 	bl	80002b0 <__aeabi_dmul>
 8004a24:	a338      	add	r3, pc, #224	; (adr r3, 8004b08 <__kernel_cos+0x158>)
 8004a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a2a:	f7fb fd71 	bl	8000510 <__adddf3>
 8004a2e:	4622      	mov	r2, r4
 8004a30:	462b      	mov	r3, r5
 8004a32:	f7fb fc3d 	bl	80002b0 <__aeabi_dmul>
 8004a36:	a336      	add	r3, pc, #216	; (adr r3, 8004b10 <__kernel_cos+0x160>)
 8004a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a3c:	f7fb fd66 	bl	800050c <__aeabi_dsub>
 8004a40:	4622      	mov	r2, r4
 8004a42:	462b      	mov	r3, r5
 8004a44:	f7fb fc34 	bl	80002b0 <__aeabi_dmul>
 8004a48:	a333      	add	r3, pc, #204	; (adr r3, 8004b18 <__kernel_cos+0x168>)
 8004a4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a4e:	f7fb fd5f 	bl	8000510 <__adddf3>
 8004a52:	4622      	mov	r2, r4
 8004a54:	462b      	mov	r3, r5
 8004a56:	f7fb fc2b 	bl	80002b0 <__aeabi_dmul>
 8004a5a:	4622      	mov	r2, r4
 8004a5c:	462b      	mov	r3, r5
 8004a5e:	f7fb fc27 	bl	80002b0 <__aeabi_dmul>
 8004a62:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004a66:	4604      	mov	r4, r0
 8004a68:	460d      	mov	r5, r1
 8004a6a:	4630      	mov	r0, r6
 8004a6c:	4639      	mov	r1, r7
 8004a6e:	f7fb fc1f 	bl	80002b0 <__aeabi_dmul>
 8004a72:	460b      	mov	r3, r1
 8004a74:	4602      	mov	r2, r0
 8004a76:	4629      	mov	r1, r5
 8004a78:	4620      	mov	r0, r4
 8004a7a:	f7fb fd47 	bl	800050c <__aeabi_dsub>
 8004a7e:	4b2b      	ldr	r3, [pc, #172]	; (8004b2c <__kernel_cos+0x17c>)
 8004a80:	4598      	cmp	r8, r3
 8004a82:	4606      	mov	r6, r0
 8004a84:	460f      	mov	r7, r1
 8004a86:	dc10      	bgt.n	8004aaa <__kernel_cos+0xfa>
 8004a88:	4602      	mov	r2, r0
 8004a8a:	460b      	mov	r3, r1
 8004a8c:	4650      	mov	r0, sl
 8004a8e:	4659      	mov	r1, fp
 8004a90:	f7fb fd3c 	bl	800050c <__aeabi_dsub>
 8004a94:	460b      	mov	r3, r1
 8004a96:	4926      	ldr	r1, [pc, #152]	; (8004b30 <__kernel_cos+0x180>)
 8004a98:	4602      	mov	r2, r0
 8004a9a:	2000      	movs	r0, #0
 8004a9c:	f7fb fd36 	bl	800050c <__aeabi_dsub>
 8004aa0:	ec41 0b10 	vmov	d0, r0, r1
 8004aa4:	b003      	add	sp, #12
 8004aa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004aaa:	4b22      	ldr	r3, [pc, #136]	; (8004b34 <__kernel_cos+0x184>)
 8004aac:	4920      	ldr	r1, [pc, #128]	; (8004b30 <__kernel_cos+0x180>)
 8004aae:	4598      	cmp	r8, r3
 8004ab0:	bfcc      	ite	gt
 8004ab2:	4d21      	ldrgt	r5, [pc, #132]	; (8004b38 <__kernel_cos+0x188>)
 8004ab4:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8004ab8:	2400      	movs	r4, #0
 8004aba:	4622      	mov	r2, r4
 8004abc:	462b      	mov	r3, r5
 8004abe:	2000      	movs	r0, #0
 8004ac0:	f7fb fd24 	bl	800050c <__aeabi_dsub>
 8004ac4:	4622      	mov	r2, r4
 8004ac6:	4680      	mov	r8, r0
 8004ac8:	4689      	mov	r9, r1
 8004aca:	462b      	mov	r3, r5
 8004acc:	4650      	mov	r0, sl
 8004ace:	4659      	mov	r1, fp
 8004ad0:	f7fb fd1c 	bl	800050c <__aeabi_dsub>
 8004ad4:	4632      	mov	r2, r6
 8004ad6:	463b      	mov	r3, r7
 8004ad8:	f7fb fd18 	bl	800050c <__aeabi_dsub>
 8004adc:	4602      	mov	r2, r0
 8004ade:	460b      	mov	r3, r1
 8004ae0:	4640      	mov	r0, r8
 8004ae2:	4649      	mov	r1, r9
 8004ae4:	e7da      	b.n	8004a9c <__kernel_cos+0xec>
 8004ae6:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8004b20 <__kernel_cos+0x170>
 8004aea:	e7db      	b.n	8004aa4 <__kernel_cos+0xf4>
 8004aec:	f3af 8000 	nop.w
 8004af0:	be8838d4 	.word	0xbe8838d4
 8004af4:	bda8fae9 	.word	0xbda8fae9
 8004af8:	bdb4b1c4 	.word	0xbdb4b1c4
 8004afc:	3e21ee9e 	.word	0x3e21ee9e
 8004b00:	809c52ad 	.word	0x809c52ad
 8004b04:	3e927e4f 	.word	0x3e927e4f
 8004b08:	19cb1590 	.word	0x19cb1590
 8004b0c:	3efa01a0 	.word	0x3efa01a0
 8004b10:	16c15177 	.word	0x16c15177
 8004b14:	3f56c16c 	.word	0x3f56c16c
 8004b18:	5555554c 	.word	0x5555554c
 8004b1c:	3fa55555 	.word	0x3fa55555
 8004b20:	00000000 	.word	0x00000000
 8004b24:	3ff00000 	.word	0x3ff00000
 8004b28:	3fe00000 	.word	0x3fe00000
 8004b2c:	3fd33332 	.word	0x3fd33332
 8004b30:	3ff00000 	.word	0x3ff00000
 8004b34:	3fe90000 	.word	0x3fe90000
 8004b38:	3fd20000 	.word	0x3fd20000
 8004b3c:	00000000 	.word	0x00000000

08004b40 <__kernel_sin>:
 8004b40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b44:	ed2d 8b04 	vpush	{d8-d9}
 8004b48:	eeb0 8a41 	vmov.f32	s16, s2
 8004b4c:	eef0 8a61 	vmov.f32	s17, s3
 8004b50:	ec55 4b10 	vmov	r4, r5, d0
 8004b54:	b083      	sub	sp, #12
 8004b56:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8004b5a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8004b5e:	9001      	str	r0, [sp, #4]
 8004b60:	da06      	bge.n	8004b70 <__kernel_sin+0x30>
 8004b62:	ee10 0a10 	vmov	r0, s0
 8004b66:	4629      	mov	r1, r5
 8004b68:	f7fb ff10 	bl	800098c <__aeabi_d2iz>
 8004b6c:	2800      	cmp	r0, #0
 8004b6e:	d051      	beq.n	8004c14 <__kernel_sin+0xd4>
 8004b70:	4622      	mov	r2, r4
 8004b72:	462b      	mov	r3, r5
 8004b74:	4620      	mov	r0, r4
 8004b76:	4629      	mov	r1, r5
 8004b78:	f7fb fb9a 	bl	80002b0 <__aeabi_dmul>
 8004b7c:	4682      	mov	sl, r0
 8004b7e:	468b      	mov	fp, r1
 8004b80:	4602      	mov	r2, r0
 8004b82:	460b      	mov	r3, r1
 8004b84:	4620      	mov	r0, r4
 8004b86:	4629      	mov	r1, r5
 8004b88:	f7fb fb92 	bl	80002b0 <__aeabi_dmul>
 8004b8c:	a341      	add	r3, pc, #260	; (adr r3, 8004c94 <__kernel_sin+0x154>)
 8004b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b92:	4680      	mov	r8, r0
 8004b94:	4689      	mov	r9, r1
 8004b96:	4650      	mov	r0, sl
 8004b98:	4659      	mov	r1, fp
 8004b9a:	f7fb fb89 	bl	80002b0 <__aeabi_dmul>
 8004b9e:	a33f      	add	r3, pc, #252	; (adr r3, 8004c9c <__kernel_sin+0x15c>)
 8004ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ba4:	f7fb fcb2 	bl	800050c <__aeabi_dsub>
 8004ba8:	4652      	mov	r2, sl
 8004baa:	465b      	mov	r3, fp
 8004bac:	f7fb fb80 	bl	80002b0 <__aeabi_dmul>
 8004bb0:	a33c      	add	r3, pc, #240	; (adr r3, 8004ca4 <__kernel_sin+0x164>)
 8004bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bb6:	f7fb fcab 	bl	8000510 <__adddf3>
 8004bba:	4652      	mov	r2, sl
 8004bbc:	465b      	mov	r3, fp
 8004bbe:	f7fb fb77 	bl	80002b0 <__aeabi_dmul>
 8004bc2:	a33a      	add	r3, pc, #232	; (adr r3, 8004cac <__kernel_sin+0x16c>)
 8004bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bc8:	f7fb fca0 	bl	800050c <__aeabi_dsub>
 8004bcc:	4652      	mov	r2, sl
 8004bce:	465b      	mov	r3, fp
 8004bd0:	f7fb fb6e 	bl	80002b0 <__aeabi_dmul>
 8004bd4:	a337      	add	r3, pc, #220	; (adr r3, 8004cb4 <__kernel_sin+0x174>)
 8004bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bda:	f7fb fc99 	bl	8000510 <__adddf3>
 8004bde:	9b01      	ldr	r3, [sp, #4]
 8004be0:	4606      	mov	r6, r0
 8004be2:	460f      	mov	r7, r1
 8004be4:	b9eb      	cbnz	r3, 8004c22 <__kernel_sin+0xe2>
 8004be6:	4602      	mov	r2, r0
 8004be8:	460b      	mov	r3, r1
 8004bea:	4650      	mov	r0, sl
 8004bec:	4659      	mov	r1, fp
 8004bee:	f7fb fb5f 	bl	80002b0 <__aeabi_dmul>
 8004bf2:	a325      	add	r3, pc, #148	; (adr r3, 8004c88 <__kernel_sin+0x148>)
 8004bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bf8:	f7fb fc88 	bl	800050c <__aeabi_dsub>
 8004bfc:	4642      	mov	r2, r8
 8004bfe:	464b      	mov	r3, r9
 8004c00:	f7fb fb56 	bl	80002b0 <__aeabi_dmul>
 8004c04:	4602      	mov	r2, r0
 8004c06:	460b      	mov	r3, r1
 8004c08:	4620      	mov	r0, r4
 8004c0a:	4629      	mov	r1, r5
 8004c0c:	f7fb fc80 	bl	8000510 <__adddf3>
 8004c10:	4604      	mov	r4, r0
 8004c12:	460d      	mov	r5, r1
 8004c14:	ec45 4b10 	vmov	d0, r4, r5
 8004c18:	b003      	add	sp, #12
 8004c1a:	ecbd 8b04 	vpop	{d8-d9}
 8004c1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c22:	4b1b      	ldr	r3, [pc, #108]	; (8004c90 <__kernel_sin+0x150>)
 8004c24:	ec51 0b18 	vmov	r0, r1, d8
 8004c28:	2200      	movs	r2, #0
 8004c2a:	f7fb fb41 	bl	80002b0 <__aeabi_dmul>
 8004c2e:	4632      	mov	r2, r6
 8004c30:	ec41 0b19 	vmov	d9, r0, r1
 8004c34:	463b      	mov	r3, r7
 8004c36:	4640      	mov	r0, r8
 8004c38:	4649      	mov	r1, r9
 8004c3a:	f7fb fb39 	bl	80002b0 <__aeabi_dmul>
 8004c3e:	4602      	mov	r2, r0
 8004c40:	460b      	mov	r3, r1
 8004c42:	ec51 0b19 	vmov	r0, r1, d9
 8004c46:	f7fb fc61 	bl	800050c <__aeabi_dsub>
 8004c4a:	4652      	mov	r2, sl
 8004c4c:	465b      	mov	r3, fp
 8004c4e:	f7fb fb2f 	bl	80002b0 <__aeabi_dmul>
 8004c52:	ec53 2b18 	vmov	r2, r3, d8
 8004c56:	f7fb fc59 	bl	800050c <__aeabi_dsub>
 8004c5a:	a30b      	add	r3, pc, #44	; (adr r3, 8004c88 <__kernel_sin+0x148>)
 8004c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c60:	4606      	mov	r6, r0
 8004c62:	460f      	mov	r7, r1
 8004c64:	4640      	mov	r0, r8
 8004c66:	4649      	mov	r1, r9
 8004c68:	f7fb fb22 	bl	80002b0 <__aeabi_dmul>
 8004c6c:	4602      	mov	r2, r0
 8004c6e:	460b      	mov	r3, r1
 8004c70:	4630      	mov	r0, r6
 8004c72:	4639      	mov	r1, r7
 8004c74:	f7fb fc4c 	bl	8000510 <__adddf3>
 8004c78:	4602      	mov	r2, r0
 8004c7a:	460b      	mov	r3, r1
 8004c7c:	4620      	mov	r0, r4
 8004c7e:	4629      	mov	r1, r5
 8004c80:	f7fb fc44 	bl	800050c <__aeabi_dsub>
 8004c84:	e7c4      	b.n	8004c10 <__kernel_sin+0xd0>
 8004c86:	bf00      	nop
 8004c88:	55555549 	.word	0x55555549
 8004c8c:	3fc55555 	.word	0x3fc55555
 8004c90:	3fe00000 	.word	0x3fe00000
 8004c94:	5acfd57c 	.word	0x5acfd57c
 8004c98:	3de5d93a 	.word	0x3de5d93a
 8004c9c:	8a2b9ceb 	.word	0x8a2b9ceb
 8004ca0:	3e5ae5e6 	.word	0x3e5ae5e6
 8004ca4:	57b1fe7d 	.word	0x57b1fe7d
 8004ca8:	3ec71de3 	.word	0x3ec71de3
 8004cac:	19c161d5 	.word	0x19c161d5
 8004cb0:	3f2a01a0 	.word	0x3f2a01a0
 8004cb4:	1110f8a6 	.word	0x1110f8a6
 8004cb8:	3f811111 	.word	0x3f811111
 8004cbc:	00000000 	.word	0x00000000

08004cc0 <__ieee754_rem_pio2>:
 8004cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cc4:	ed2d 8b02 	vpush	{d8}
 8004cc8:	ec55 4b10 	vmov	r4, r5, d0
 8004ccc:	4bca      	ldr	r3, [pc, #808]	; (8004ff8 <__ieee754_rem_pio2+0x338>)
 8004cce:	b08b      	sub	sp, #44	; 0x2c
 8004cd0:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8004cd4:	4598      	cmp	r8, r3
 8004cd6:	4682      	mov	sl, r0
 8004cd8:	9502      	str	r5, [sp, #8]
 8004cda:	dc08      	bgt.n	8004cee <__ieee754_rem_pio2+0x2e>
 8004cdc:	2200      	movs	r2, #0
 8004cde:	2300      	movs	r3, #0
 8004ce0:	ed80 0b00 	vstr	d0, [r0]
 8004ce4:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8004ce8:	f04f 0b00 	mov.w	fp, #0
 8004cec:	e028      	b.n	8004d40 <__ieee754_rem_pio2+0x80>
 8004cee:	4bc3      	ldr	r3, [pc, #780]	; (8004ffc <__ieee754_rem_pio2+0x33c>)
 8004cf0:	4598      	cmp	r8, r3
 8004cf2:	dc78      	bgt.n	8004de6 <__ieee754_rem_pio2+0x126>
 8004cf4:	9b02      	ldr	r3, [sp, #8]
 8004cf6:	4ec2      	ldr	r6, [pc, #776]	; (8005000 <__ieee754_rem_pio2+0x340>)
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	ee10 0a10 	vmov	r0, s0
 8004cfe:	a3b0      	add	r3, pc, #704	; (adr r3, 8004fc0 <__ieee754_rem_pio2+0x300>)
 8004d00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d04:	4629      	mov	r1, r5
 8004d06:	dd39      	ble.n	8004d7c <__ieee754_rem_pio2+0xbc>
 8004d08:	f7fb fc00 	bl	800050c <__aeabi_dsub>
 8004d0c:	45b0      	cmp	r8, r6
 8004d0e:	4604      	mov	r4, r0
 8004d10:	460d      	mov	r5, r1
 8004d12:	d01b      	beq.n	8004d4c <__ieee754_rem_pio2+0x8c>
 8004d14:	a3ac      	add	r3, pc, #688	; (adr r3, 8004fc8 <__ieee754_rem_pio2+0x308>)
 8004d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d1a:	f7fb fbf7 	bl	800050c <__aeabi_dsub>
 8004d1e:	4602      	mov	r2, r0
 8004d20:	460b      	mov	r3, r1
 8004d22:	e9ca 2300 	strd	r2, r3, [sl]
 8004d26:	4620      	mov	r0, r4
 8004d28:	4629      	mov	r1, r5
 8004d2a:	f7fb fbef 	bl	800050c <__aeabi_dsub>
 8004d2e:	a3a6      	add	r3, pc, #664	; (adr r3, 8004fc8 <__ieee754_rem_pio2+0x308>)
 8004d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d34:	f7fb fbea 	bl	800050c <__aeabi_dsub>
 8004d38:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8004d3c:	f04f 0b01 	mov.w	fp, #1
 8004d40:	4658      	mov	r0, fp
 8004d42:	b00b      	add	sp, #44	; 0x2c
 8004d44:	ecbd 8b02 	vpop	{d8}
 8004d48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d4c:	a3a0      	add	r3, pc, #640	; (adr r3, 8004fd0 <__ieee754_rem_pio2+0x310>)
 8004d4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d52:	f7fb fbdb 	bl	800050c <__aeabi_dsub>
 8004d56:	a3a0      	add	r3, pc, #640	; (adr r3, 8004fd8 <__ieee754_rem_pio2+0x318>)
 8004d58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d5c:	4604      	mov	r4, r0
 8004d5e:	460d      	mov	r5, r1
 8004d60:	f7fb fbd4 	bl	800050c <__aeabi_dsub>
 8004d64:	4602      	mov	r2, r0
 8004d66:	460b      	mov	r3, r1
 8004d68:	e9ca 2300 	strd	r2, r3, [sl]
 8004d6c:	4620      	mov	r0, r4
 8004d6e:	4629      	mov	r1, r5
 8004d70:	f7fb fbcc 	bl	800050c <__aeabi_dsub>
 8004d74:	a398      	add	r3, pc, #608	; (adr r3, 8004fd8 <__ieee754_rem_pio2+0x318>)
 8004d76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d7a:	e7db      	b.n	8004d34 <__ieee754_rem_pio2+0x74>
 8004d7c:	f7fb fbc8 	bl	8000510 <__adddf3>
 8004d80:	45b0      	cmp	r8, r6
 8004d82:	4604      	mov	r4, r0
 8004d84:	460d      	mov	r5, r1
 8004d86:	d016      	beq.n	8004db6 <__ieee754_rem_pio2+0xf6>
 8004d88:	a38f      	add	r3, pc, #572	; (adr r3, 8004fc8 <__ieee754_rem_pio2+0x308>)
 8004d8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d8e:	f7fb fbbf 	bl	8000510 <__adddf3>
 8004d92:	4602      	mov	r2, r0
 8004d94:	460b      	mov	r3, r1
 8004d96:	e9ca 2300 	strd	r2, r3, [sl]
 8004d9a:	4620      	mov	r0, r4
 8004d9c:	4629      	mov	r1, r5
 8004d9e:	f7fb fbb5 	bl	800050c <__aeabi_dsub>
 8004da2:	a389      	add	r3, pc, #548	; (adr r3, 8004fc8 <__ieee754_rem_pio2+0x308>)
 8004da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004da8:	f7fb fbb2 	bl	8000510 <__adddf3>
 8004dac:	f04f 3bff 	mov.w	fp, #4294967295
 8004db0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8004db4:	e7c4      	b.n	8004d40 <__ieee754_rem_pio2+0x80>
 8004db6:	a386      	add	r3, pc, #536	; (adr r3, 8004fd0 <__ieee754_rem_pio2+0x310>)
 8004db8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dbc:	f7fb fba8 	bl	8000510 <__adddf3>
 8004dc0:	a385      	add	r3, pc, #532	; (adr r3, 8004fd8 <__ieee754_rem_pio2+0x318>)
 8004dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dc6:	4604      	mov	r4, r0
 8004dc8:	460d      	mov	r5, r1
 8004dca:	f7fb fba1 	bl	8000510 <__adddf3>
 8004dce:	4602      	mov	r2, r0
 8004dd0:	460b      	mov	r3, r1
 8004dd2:	e9ca 2300 	strd	r2, r3, [sl]
 8004dd6:	4620      	mov	r0, r4
 8004dd8:	4629      	mov	r1, r5
 8004dda:	f7fb fb97 	bl	800050c <__aeabi_dsub>
 8004dde:	a37e      	add	r3, pc, #504	; (adr r3, 8004fd8 <__ieee754_rem_pio2+0x318>)
 8004de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004de4:	e7e0      	b.n	8004da8 <__ieee754_rem_pio2+0xe8>
 8004de6:	4b87      	ldr	r3, [pc, #540]	; (8005004 <__ieee754_rem_pio2+0x344>)
 8004de8:	4598      	cmp	r8, r3
 8004dea:	f300 80d8 	bgt.w	8004f9e <__ieee754_rem_pio2+0x2de>
 8004dee:	f000 f96d 	bl	80050cc <fabs>
 8004df2:	ec55 4b10 	vmov	r4, r5, d0
 8004df6:	ee10 0a10 	vmov	r0, s0
 8004dfa:	a379      	add	r3, pc, #484	; (adr r3, 8004fe0 <__ieee754_rem_pio2+0x320>)
 8004dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e00:	4629      	mov	r1, r5
 8004e02:	f7fb fa55 	bl	80002b0 <__aeabi_dmul>
 8004e06:	4b80      	ldr	r3, [pc, #512]	; (8005008 <__ieee754_rem_pio2+0x348>)
 8004e08:	2200      	movs	r2, #0
 8004e0a:	f7fb fb81 	bl	8000510 <__adddf3>
 8004e0e:	f7fb fdbd 	bl	800098c <__aeabi_d2iz>
 8004e12:	4683      	mov	fp, r0
 8004e14:	f7fb fcc8 	bl	80007a8 <__aeabi_i2d>
 8004e18:	4602      	mov	r2, r0
 8004e1a:	460b      	mov	r3, r1
 8004e1c:	ec43 2b18 	vmov	d8, r2, r3
 8004e20:	a367      	add	r3, pc, #412	; (adr r3, 8004fc0 <__ieee754_rem_pio2+0x300>)
 8004e22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e26:	f7fb fa43 	bl	80002b0 <__aeabi_dmul>
 8004e2a:	4602      	mov	r2, r0
 8004e2c:	460b      	mov	r3, r1
 8004e2e:	4620      	mov	r0, r4
 8004e30:	4629      	mov	r1, r5
 8004e32:	f7fb fb6b 	bl	800050c <__aeabi_dsub>
 8004e36:	a364      	add	r3, pc, #400	; (adr r3, 8004fc8 <__ieee754_rem_pio2+0x308>)
 8004e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e3c:	4606      	mov	r6, r0
 8004e3e:	460f      	mov	r7, r1
 8004e40:	ec51 0b18 	vmov	r0, r1, d8
 8004e44:	f7fb fa34 	bl	80002b0 <__aeabi_dmul>
 8004e48:	f1bb 0f1f 	cmp.w	fp, #31
 8004e4c:	4604      	mov	r4, r0
 8004e4e:	460d      	mov	r5, r1
 8004e50:	dc0d      	bgt.n	8004e6e <__ieee754_rem_pio2+0x1ae>
 8004e52:	4b6e      	ldr	r3, [pc, #440]	; (800500c <__ieee754_rem_pio2+0x34c>)
 8004e54:	f10b 32ff 	add.w	r2, fp, #4294967295
 8004e58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e5c:	4543      	cmp	r3, r8
 8004e5e:	d006      	beq.n	8004e6e <__ieee754_rem_pio2+0x1ae>
 8004e60:	4622      	mov	r2, r4
 8004e62:	462b      	mov	r3, r5
 8004e64:	4630      	mov	r0, r6
 8004e66:	4639      	mov	r1, r7
 8004e68:	f7fb fb50 	bl	800050c <__aeabi_dsub>
 8004e6c:	e00e      	b.n	8004e8c <__ieee754_rem_pio2+0x1cc>
 8004e6e:	462b      	mov	r3, r5
 8004e70:	4622      	mov	r2, r4
 8004e72:	4630      	mov	r0, r6
 8004e74:	4639      	mov	r1, r7
 8004e76:	f7fb fb49 	bl	800050c <__aeabi_dsub>
 8004e7a:	ea4f 5328 	mov.w	r3, r8, asr #20
 8004e7e:	9303      	str	r3, [sp, #12]
 8004e80:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004e84:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8004e88:	2b10      	cmp	r3, #16
 8004e8a:	dc02      	bgt.n	8004e92 <__ieee754_rem_pio2+0x1d2>
 8004e8c:	e9ca 0100 	strd	r0, r1, [sl]
 8004e90:	e039      	b.n	8004f06 <__ieee754_rem_pio2+0x246>
 8004e92:	a34f      	add	r3, pc, #316	; (adr r3, 8004fd0 <__ieee754_rem_pio2+0x310>)
 8004e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e98:	ec51 0b18 	vmov	r0, r1, d8
 8004e9c:	f7fb fa08 	bl	80002b0 <__aeabi_dmul>
 8004ea0:	4604      	mov	r4, r0
 8004ea2:	460d      	mov	r5, r1
 8004ea4:	4602      	mov	r2, r0
 8004ea6:	460b      	mov	r3, r1
 8004ea8:	4630      	mov	r0, r6
 8004eaa:	4639      	mov	r1, r7
 8004eac:	f7fb fb2e 	bl	800050c <__aeabi_dsub>
 8004eb0:	4602      	mov	r2, r0
 8004eb2:	460b      	mov	r3, r1
 8004eb4:	4680      	mov	r8, r0
 8004eb6:	4689      	mov	r9, r1
 8004eb8:	4630      	mov	r0, r6
 8004eba:	4639      	mov	r1, r7
 8004ebc:	f7fb fb26 	bl	800050c <__aeabi_dsub>
 8004ec0:	4622      	mov	r2, r4
 8004ec2:	462b      	mov	r3, r5
 8004ec4:	f7fb fb22 	bl	800050c <__aeabi_dsub>
 8004ec8:	a343      	add	r3, pc, #268	; (adr r3, 8004fd8 <__ieee754_rem_pio2+0x318>)
 8004eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ece:	4604      	mov	r4, r0
 8004ed0:	460d      	mov	r5, r1
 8004ed2:	ec51 0b18 	vmov	r0, r1, d8
 8004ed6:	f7fb f9eb 	bl	80002b0 <__aeabi_dmul>
 8004eda:	4622      	mov	r2, r4
 8004edc:	462b      	mov	r3, r5
 8004ede:	f7fb fb15 	bl	800050c <__aeabi_dsub>
 8004ee2:	4602      	mov	r2, r0
 8004ee4:	460b      	mov	r3, r1
 8004ee6:	4604      	mov	r4, r0
 8004ee8:	460d      	mov	r5, r1
 8004eea:	4640      	mov	r0, r8
 8004eec:	4649      	mov	r1, r9
 8004eee:	f7fb fb0d 	bl	800050c <__aeabi_dsub>
 8004ef2:	9a03      	ldr	r2, [sp, #12]
 8004ef4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004ef8:	1ad3      	subs	r3, r2, r3
 8004efa:	2b31      	cmp	r3, #49	; 0x31
 8004efc:	dc24      	bgt.n	8004f48 <__ieee754_rem_pio2+0x288>
 8004efe:	e9ca 0100 	strd	r0, r1, [sl]
 8004f02:	4646      	mov	r6, r8
 8004f04:	464f      	mov	r7, r9
 8004f06:	e9da 8900 	ldrd	r8, r9, [sl]
 8004f0a:	4630      	mov	r0, r6
 8004f0c:	4642      	mov	r2, r8
 8004f0e:	464b      	mov	r3, r9
 8004f10:	4639      	mov	r1, r7
 8004f12:	f7fb fafb 	bl	800050c <__aeabi_dsub>
 8004f16:	462b      	mov	r3, r5
 8004f18:	4622      	mov	r2, r4
 8004f1a:	f7fb faf7 	bl	800050c <__aeabi_dsub>
 8004f1e:	9b02      	ldr	r3, [sp, #8]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8004f26:	f6bf af0b 	bge.w	8004d40 <__ieee754_rem_pio2+0x80>
 8004f2a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8004f2e:	f8ca 3004 	str.w	r3, [sl, #4]
 8004f32:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004f36:	f8ca 8000 	str.w	r8, [sl]
 8004f3a:	f8ca 0008 	str.w	r0, [sl, #8]
 8004f3e:	f8ca 300c 	str.w	r3, [sl, #12]
 8004f42:	f1cb 0b00 	rsb	fp, fp, #0
 8004f46:	e6fb      	b.n	8004d40 <__ieee754_rem_pio2+0x80>
 8004f48:	a327      	add	r3, pc, #156	; (adr r3, 8004fe8 <__ieee754_rem_pio2+0x328>)
 8004f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f4e:	ec51 0b18 	vmov	r0, r1, d8
 8004f52:	f7fb f9ad 	bl	80002b0 <__aeabi_dmul>
 8004f56:	4604      	mov	r4, r0
 8004f58:	460d      	mov	r5, r1
 8004f5a:	4602      	mov	r2, r0
 8004f5c:	460b      	mov	r3, r1
 8004f5e:	4640      	mov	r0, r8
 8004f60:	4649      	mov	r1, r9
 8004f62:	f7fb fad3 	bl	800050c <__aeabi_dsub>
 8004f66:	4602      	mov	r2, r0
 8004f68:	460b      	mov	r3, r1
 8004f6a:	4606      	mov	r6, r0
 8004f6c:	460f      	mov	r7, r1
 8004f6e:	4640      	mov	r0, r8
 8004f70:	4649      	mov	r1, r9
 8004f72:	f7fb facb 	bl	800050c <__aeabi_dsub>
 8004f76:	4622      	mov	r2, r4
 8004f78:	462b      	mov	r3, r5
 8004f7a:	f7fb fac7 	bl	800050c <__aeabi_dsub>
 8004f7e:	a31c      	add	r3, pc, #112	; (adr r3, 8004ff0 <__ieee754_rem_pio2+0x330>)
 8004f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f84:	4604      	mov	r4, r0
 8004f86:	460d      	mov	r5, r1
 8004f88:	ec51 0b18 	vmov	r0, r1, d8
 8004f8c:	f7fb f990 	bl	80002b0 <__aeabi_dmul>
 8004f90:	4622      	mov	r2, r4
 8004f92:	462b      	mov	r3, r5
 8004f94:	f7fb faba 	bl	800050c <__aeabi_dsub>
 8004f98:	4604      	mov	r4, r0
 8004f9a:	460d      	mov	r5, r1
 8004f9c:	e760      	b.n	8004e60 <__ieee754_rem_pio2+0x1a0>
 8004f9e:	4b1c      	ldr	r3, [pc, #112]	; (8005010 <__ieee754_rem_pio2+0x350>)
 8004fa0:	4598      	cmp	r8, r3
 8004fa2:	dd37      	ble.n	8005014 <__ieee754_rem_pio2+0x354>
 8004fa4:	ee10 2a10 	vmov	r2, s0
 8004fa8:	462b      	mov	r3, r5
 8004faa:	4620      	mov	r0, r4
 8004fac:	4629      	mov	r1, r5
 8004fae:	f7fb faad 	bl	800050c <__aeabi_dsub>
 8004fb2:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8004fb6:	e9ca 0100 	strd	r0, r1, [sl]
 8004fba:	e695      	b.n	8004ce8 <__ieee754_rem_pio2+0x28>
 8004fbc:	f3af 8000 	nop.w
 8004fc0:	54400000 	.word	0x54400000
 8004fc4:	3ff921fb 	.word	0x3ff921fb
 8004fc8:	1a626331 	.word	0x1a626331
 8004fcc:	3dd0b461 	.word	0x3dd0b461
 8004fd0:	1a600000 	.word	0x1a600000
 8004fd4:	3dd0b461 	.word	0x3dd0b461
 8004fd8:	2e037073 	.word	0x2e037073
 8004fdc:	3ba3198a 	.word	0x3ba3198a
 8004fe0:	6dc9c883 	.word	0x6dc9c883
 8004fe4:	3fe45f30 	.word	0x3fe45f30
 8004fe8:	2e000000 	.word	0x2e000000
 8004fec:	3ba3198a 	.word	0x3ba3198a
 8004ff0:	252049c1 	.word	0x252049c1
 8004ff4:	397b839a 	.word	0x397b839a
 8004ff8:	3fe921fb 	.word	0x3fe921fb
 8004ffc:	4002d97b 	.word	0x4002d97b
 8005000:	3ff921fb 	.word	0x3ff921fb
 8005004:	413921fb 	.word	0x413921fb
 8005008:	3fe00000 	.word	0x3fe00000
 800500c:	080059f4 	.word	0x080059f4
 8005010:	7fefffff 	.word	0x7fefffff
 8005014:	ea4f 5628 	mov.w	r6, r8, asr #20
 8005018:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 800501c:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 8005020:	4620      	mov	r0, r4
 8005022:	460d      	mov	r5, r1
 8005024:	f7fb fcb2 	bl	800098c <__aeabi_d2iz>
 8005028:	f7fb fbbe 	bl	80007a8 <__aeabi_i2d>
 800502c:	4602      	mov	r2, r0
 800502e:	460b      	mov	r3, r1
 8005030:	4620      	mov	r0, r4
 8005032:	4629      	mov	r1, r5
 8005034:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005038:	f7fb fa68 	bl	800050c <__aeabi_dsub>
 800503c:	4b21      	ldr	r3, [pc, #132]	; (80050c4 <__ieee754_rem_pio2+0x404>)
 800503e:	2200      	movs	r2, #0
 8005040:	f7fb f936 	bl	80002b0 <__aeabi_dmul>
 8005044:	460d      	mov	r5, r1
 8005046:	4604      	mov	r4, r0
 8005048:	f7fb fca0 	bl	800098c <__aeabi_d2iz>
 800504c:	f7fb fbac 	bl	80007a8 <__aeabi_i2d>
 8005050:	4602      	mov	r2, r0
 8005052:	460b      	mov	r3, r1
 8005054:	4620      	mov	r0, r4
 8005056:	4629      	mov	r1, r5
 8005058:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800505c:	f7fb fa56 	bl	800050c <__aeabi_dsub>
 8005060:	4b18      	ldr	r3, [pc, #96]	; (80050c4 <__ieee754_rem_pio2+0x404>)
 8005062:	2200      	movs	r2, #0
 8005064:	f7fb f924 	bl	80002b0 <__aeabi_dmul>
 8005068:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800506c:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 8005070:	2703      	movs	r7, #3
 8005072:	2400      	movs	r4, #0
 8005074:	2500      	movs	r5, #0
 8005076:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 800507a:	4622      	mov	r2, r4
 800507c:	462b      	mov	r3, r5
 800507e:	46b9      	mov	r9, r7
 8005080:	3f01      	subs	r7, #1
 8005082:	f7fb fc51 	bl	8000928 <__aeabi_dcmpeq>
 8005086:	2800      	cmp	r0, #0
 8005088:	d1f5      	bne.n	8005076 <__ieee754_rem_pio2+0x3b6>
 800508a:	4b0f      	ldr	r3, [pc, #60]	; (80050c8 <__ieee754_rem_pio2+0x408>)
 800508c:	9301      	str	r3, [sp, #4]
 800508e:	2302      	movs	r3, #2
 8005090:	9300      	str	r3, [sp, #0]
 8005092:	4632      	mov	r2, r6
 8005094:	464b      	mov	r3, r9
 8005096:	4651      	mov	r1, sl
 8005098:	a804      	add	r0, sp, #16
 800509a:	f000 f821 	bl	80050e0 <__kernel_rem_pio2>
 800509e:	9b02      	ldr	r3, [sp, #8]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	4683      	mov	fp, r0
 80050a4:	f6bf ae4c 	bge.w	8004d40 <__ieee754_rem_pio2+0x80>
 80050a8:	e9da 2100 	ldrd	r2, r1, [sl]
 80050ac:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80050b0:	e9ca 2300 	strd	r2, r3, [sl]
 80050b4:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 80050b8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80050bc:	e9ca 2302 	strd	r2, r3, [sl, #8]
 80050c0:	e73f      	b.n	8004f42 <__ieee754_rem_pio2+0x282>
 80050c2:	bf00      	nop
 80050c4:	41700000 	.word	0x41700000
 80050c8:	08005a74 	.word	0x08005a74

080050cc <fabs>:
 80050cc:	ec51 0b10 	vmov	r0, r1, d0
 80050d0:	ee10 2a10 	vmov	r2, s0
 80050d4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80050d8:	ec43 2b10 	vmov	d0, r2, r3
 80050dc:	4770      	bx	lr
	...

080050e0 <__kernel_rem_pio2>:
 80050e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050e4:	ed2d 8b02 	vpush	{d8}
 80050e8:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 80050ec:	f112 0f14 	cmn.w	r2, #20
 80050f0:	9306      	str	r3, [sp, #24]
 80050f2:	9104      	str	r1, [sp, #16]
 80050f4:	4bc2      	ldr	r3, [pc, #776]	; (8005400 <__kernel_rem_pio2+0x320>)
 80050f6:	99a4      	ldr	r1, [sp, #656]	; 0x290
 80050f8:	9009      	str	r0, [sp, #36]	; 0x24
 80050fa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80050fe:	9300      	str	r3, [sp, #0]
 8005100:	9b06      	ldr	r3, [sp, #24]
 8005102:	f103 33ff 	add.w	r3, r3, #4294967295
 8005106:	bfa8      	it	ge
 8005108:	1ed4      	subge	r4, r2, #3
 800510a:	9305      	str	r3, [sp, #20]
 800510c:	bfb2      	itee	lt
 800510e:	2400      	movlt	r4, #0
 8005110:	2318      	movge	r3, #24
 8005112:	fb94 f4f3 	sdivge	r4, r4, r3
 8005116:	f06f 0317 	mvn.w	r3, #23
 800511a:	fb04 3303 	mla	r3, r4, r3, r3
 800511e:	eb03 0a02 	add.w	sl, r3, r2
 8005122:	9b00      	ldr	r3, [sp, #0]
 8005124:	9a05      	ldr	r2, [sp, #20]
 8005126:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 80053f0 <__kernel_rem_pio2+0x310>
 800512a:	eb03 0802 	add.w	r8, r3, r2
 800512e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8005130:	1aa7      	subs	r7, r4, r2
 8005132:	ae20      	add	r6, sp, #128	; 0x80
 8005134:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8005138:	2500      	movs	r5, #0
 800513a:	4545      	cmp	r5, r8
 800513c:	dd13      	ble.n	8005166 <__kernel_rem_pio2+0x86>
 800513e:	9b06      	ldr	r3, [sp, #24]
 8005140:	aa20      	add	r2, sp, #128	; 0x80
 8005142:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8005146:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800514a:	f04f 0800 	mov.w	r8, #0
 800514e:	9b00      	ldr	r3, [sp, #0]
 8005150:	4598      	cmp	r8, r3
 8005152:	dc31      	bgt.n	80051b8 <__kernel_rem_pio2+0xd8>
 8005154:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 80053f0 <__kernel_rem_pio2+0x310>
 8005158:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800515c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005160:	462f      	mov	r7, r5
 8005162:	2600      	movs	r6, #0
 8005164:	e01b      	b.n	800519e <__kernel_rem_pio2+0xbe>
 8005166:	42ef      	cmn	r7, r5
 8005168:	d407      	bmi.n	800517a <__kernel_rem_pio2+0x9a>
 800516a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800516e:	f7fb fb1b 	bl	80007a8 <__aeabi_i2d>
 8005172:	e8e6 0102 	strd	r0, r1, [r6], #8
 8005176:	3501      	adds	r5, #1
 8005178:	e7df      	b.n	800513a <__kernel_rem_pio2+0x5a>
 800517a:	ec51 0b18 	vmov	r0, r1, d8
 800517e:	e7f8      	b.n	8005172 <__kernel_rem_pio2+0x92>
 8005180:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005184:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8005188:	f7fb f892 	bl	80002b0 <__aeabi_dmul>
 800518c:	4602      	mov	r2, r0
 800518e:	460b      	mov	r3, r1
 8005190:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005194:	f7fb f9bc 	bl	8000510 <__adddf3>
 8005198:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800519c:	3601      	adds	r6, #1
 800519e:	9b05      	ldr	r3, [sp, #20]
 80051a0:	429e      	cmp	r6, r3
 80051a2:	f1a7 0708 	sub.w	r7, r7, #8
 80051a6:	ddeb      	ble.n	8005180 <__kernel_rem_pio2+0xa0>
 80051a8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80051ac:	f108 0801 	add.w	r8, r8, #1
 80051b0:	ecab 7b02 	vstmia	fp!, {d7}
 80051b4:	3508      	adds	r5, #8
 80051b6:	e7ca      	b.n	800514e <__kernel_rem_pio2+0x6e>
 80051b8:	9b00      	ldr	r3, [sp, #0]
 80051ba:	aa0c      	add	r2, sp, #48	; 0x30
 80051bc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80051c0:	930b      	str	r3, [sp, #44]	; 0x2c
 80051c2:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 80051c4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80051c8:	9c00      	ldr	r4, [sp, #0]
 80051ca:	930a      	str	r3, [sp, #40]	; 0x28
 80051cc:	00e3      	lsls	r3, r4, #3
 80051ce:	9308      	str	r3, [sp, #32]
 80051d0:	ab98      	add	r3, sp, #608	; 0x260
 80051d2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80051d6:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 80051da:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 80051de:	ab70      	add	r3, sp, #448	; 0x1c0
 80051e0:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 80051e4:	46c3      	mov	fp, r8
 80051e6:	46a1      	mov	r9, r4
 80051e8:	f1b9 0f00 	cmp.w	r9, #0
 80051ec:	f1a5 0508 	sub.w	r5, r5, #8
 80051f0:	dc77      	bgt.n	80052e2 <__kernel_rem_pio2+0x202>
 80051f2:	ec47 6b10 	vmov	d0, r6, r7
 80051f6:	4650      	mov	r0, sl
 80051f8:	f000 fac2 	bl	8005780 <scalbn>
 80051fc:	ec57 6b10 	vmov	r6, r7, d0
 8005200:	2200      	movs	r2, #0
 8005202:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8005206:	ee10 0a10 	vmov	r0, s0
 800520a:	4639      	mov	r1, r7
 800520c:	f7fb f850 	bl	80002b0 <__aeabi_dmul>
 8005210:	ec41 0b10 	vmov	d0, r0, r1
 8005214:	f000 fb34 	bl	8005880 <floor>
 8005218:	4b7a      	ldr	r3, [pc, #488]	; (8005404 <__kernel_rem_pio2+0x324>)
 800521a:	ec51 0b10 	vmov	r0, r1, d0
 800521e:	2200      	movs	r2, #0
 8005220:	f7fb f846 	bl	80002b0 <__aeabi_dmul>
 8005224:	4602      	mov	r2, r0
 8005226:	460b      	mov	r3, r1
 8005228:	4630      	mov	r0, r6
 800522a:	4639      	mov	r1, r7
 800522c:	f7fb f96e 	bl	800050c <__aeabi_dsub>
 8005230:	460f      	mov	r7, r1
 8005232:	4606      	mov	r6, r0
 8005234:	f7fb fbaa 	bl	800098c <__aeabi_d2iz>
 8005238:	9002      	str	r0, [sp, #8]
 800523a:	f7fb fab5 	bl	80007a8 <__aeabi_i2d>
 800523e:	4602      	mov	r2, r0
 8005240:	460b      	mov	r3, r1
 8005242:	4630      	mov	r0, r6
 8005244:	4639      	mov	r1, r7
 8005246:	f7fb f961 	bl	800050c <__aeabi_dsub>
 800524a:	f1ba 0f00 	cmp.w	sl, #0
 800524e:	4606      	mov	r6, r0
 8005250:	460f      	mov	r7, r1
 8005252:	dd6d      	ble.n	8005330 <__kernel_rem_pio2+0x250>
 8005254:	1e61      	subs	r1, r4, #1
 8005256:	ab0c      	add	r3, sp, #48	; 0x30
 8005258:	9d02      	ldr	r5, [sp, #8]
 800525a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800525e:	f1ca 0018 	rsb	r0, sl, #24
 8005262:	fa43 f200 	asr.w	r2, r3, r0
 8005266:	4415      	add	r5, r2
 8005268:	4082      	lsls	r2, r0
 800526a:	1a9b      	subs	r3, r3, r2
 800526c:	aa0c      	add	r2, sp, #48	; 0x30
 800526e:	9502      	str	r5, [sp, #8]
 8005270:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8005274:	f1ca 0217 	rsb	r2, sl, #23
 8005278:	fa43 fb02 	asr.w	fp, r3, r2
 800527c:	f1bb 0f00 	cmp.w	fp, #0
 8005280:	dd65      	ble.n	800534e <__kernel_rem_pio2+0x26e>
 8005282:	9b02      	ldr	r3, [sp, #8]
 8005284:	2200      	movs	r2, #0
 8005286:	3301      	adds	r3, #1
 8005288:	9302      	str	r3, [sp, #8]
 800528a:	4615      	mov	r5, r2
 800528c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8005290:	4294      	cmp	r4, r2
 8005292:	f300 809f 	bgt.w	80053d4 <__kernel_rem_pio2+0x2f4>
 8005296:	f1ba 0f00 	cmp.w	sl, #0
 800529a:	dd07      	ble.n	80052ac <__kernel_rem_pio2+0x1cc>
 800529c:	f1ba 0f01 	cmp.w	sl, #1
 80052a0:	f000 80c1 	beq.w	8005426 <__kernel_rem_pio2+0x346>
 80052a4:	f1ba 0f02 	cmp.w	sl, #2
 80052a8:	f000 80c7 	beq.w	800543a <__kernel_rem_pio2+0x35a>
 80052ac:	f1bb 0f02 	cmp.w	fp, #2
 80052b0:	d14d      	bne.n	800534e <__kernel_rem_pio2+0x26e>
 80052b2:	4632      	mov	r2, r6
 80052b4:	463b      	mov	r3, r7
 80052b6:	4954      	ldr	r1, [pc, #336]	; (8005408 <__kernel_rem_pio2+0x328>)
 80052b8:	2000      	movs	r0, #0
 80052ba:	f7fb f927 	bl	800050c <__aeabi_dsub>
 80052be:	4606      	mov	r6, r0
 80052c0:	460f      	mov	r7, r1
 80052c2:	2d00      	cmp	r5, #0
 80052c4:	d043      	beq.n	800534e <__kernel_rem_pio2+0x26e>
 80052c6:	4650      	mov	r0, sl
 80052c8:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 80053f8 <__kernel_rem_pio2+0x318>
 80052cc:	f000 fa58 	bl	8005780 <scalbn>
 80052d0:	4630      	mov	r0, r6
 80052d2:	4639      	mov	r1, r7
 80052d4:	ec53 2b10 	vmov	r2, r3, d0
 80052d8:	f7fb f918 	bl	800050c <__aeabi_dsub>
 80052dc:	4606      	mov	r6, r0
 80052de:	460f      	mov	r7, r1
 80052e0:	e035      	b.n	800534e <__kernel_rem_pio2+0x26e>
 80052e2:	4b4a      	ldr	r3, [pc, #296]	; (800540c <__kernel_rem_pio2+0x32c>)
 80052e4:	2200      	movs	r2, #0
 80052e6:	4630      	mov	r0, r6
 80052e8:	4639      	mov	r1, r7
 80052ea:	f7fa ffe1 	bl	80002b0 <__aeabi_dmul>
 80052ee:	f7fb fb4d 	bl	800098c <__aeabi_d2iz>
 80052f2:	f7fb fa59 	bl	80007a8 <__aeabi_i2d>
 80052f6:	4602      	mov	r2, r0
 80052f8:	460b      	mov	r3, r1
 80052fa:	ec43 2b18 	vmov	d8, r2, r3
 80052fe:	4b44      	ldr	r3, [pc, #272]	; (8005410 <__kernel_rem_pio2+0x330>)
 8005300:	2200      	movs	r2, #0
 8005302:	f7fa ffd5 	bl	80002b0 <__aeabi_dmul>
 8005306:	4602      	mov	r2, r0
 8005308:	460b      	mov	r3, r1
 800530a:	4630      	mov	r0, r6
 800530c:	4639      	mov	r1, r7
 800530e:	f7fb f8fd 	bl	800050c <__aeabi_dsub>
 8005312:	f7fb fb3b 	bl	800098c <__aeabi_d2iz>
 8005316:	e9d5 2300 	ldrd	r2, r3, [r5]
 800531a:	f84b 0b04 	str.w	r0, [fp], #4
 800531e:	ec51 0b18 	vmov	r0, r1, d8
 8005322:	f7fb f8f5 	bl	8000510 <__adddf3>
 8005326:	f109 39ff 	add.w	r9, r9, #4294967295
 800532a:	4606      	mov	r6, r0
 800532c:	460f      	mov	r7, r1
 800532e:	e75b      	b.n	80051e8 <__kernel_rem_pio2+0x108>
 8005330:	d106      	bne.n	8005340 <__kernel_rem_pio2+0x260>
 8005332:	1e63      	subs	r3, r4, #1
 8005334:	aa0c      	add	r2, sp, #48	; 0x30
 8005336:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800533a:	ea4f 5be3 	mov.w	fp, r3, asr #23
 800533e:	e79d      	b.n	800527c <__kernel_rem_pio2+0x19c>
 8005340:	4b34      	ldr	r3, [pc, #208]	; (8005414 <__kernel_rem_pio2+0x334>)
 8005342:	2200      	movs	r2, #0
 8005344:	f7fb fb0e 	bl	8000964 <__aeabi_dcmpge>
 8005348:	2800      	cmp	r0, #0
 800534a:	d140      	bne.n	80053ce <__kernel_rem_pio2+0x2ee>
 800534c:	4683      	mov	fp, r0
 800534e:	2200      	movs	r2, #0
 8005350:	2300      	movs	r3, #0
 8005352:	4630      	mov	r0, r6
 8005354:	4639      	mov	r1, r7
 8005356:	f7fb fae7 	bl	8000928 <__aeabi_dcmpeq>
 800535a:	2800      	cmp	r0, #0
 800535c:	f000 80c1 	beq.w	80054e2 <__kernel_rem_pio2+0x402>
 8005360:	1e65      	subs	r5, r4, #1
 8005362:	462b      	mov	r3, r5
 8005364:	2200      	movs	r2, #0
 8005366:	9900      	ldr	r1, [sp, #0]
 8005368:	428b      	cmp	r3, r1
 800536a:	da6d      	bge.n	8005448 <__kernel_rem_pio2+0x368>
 800536c:	2a00      	cmp	r2, #0
 800536e:	f000 808a 	beq.w	8005486 <__kernel_rem_pio2+0x3a6>
 8005372:	ab0c      	add	r3, sp, #48	; 0x30
 8005374:	f1aa 0a18 	sub.w	sl, sl, #24
 8005378:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800537c:	2b00      	cmp	r3, #0
 800537e:	f000 80ae 	beq.w	80054de <__kernel_rem_pio2+0x3fe>
 8005382:	4650      	mov	r0, sl
 8005384:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 80053f8 <__kernel_rem_pio2+0x318>
 8005388:	f000 f9fa 	bl	8005780 <scalbn>
 800538c:	1c6b      	adds	r3, r5, #1
 800538e:	00da      	lsls	r2, r3, #3
 8005390:	9205      	str	r2, [sp, #20]
 8005392:	ec57 6b10 	vmov	r6, r7, d0
 8005396:	aa70      	add	r2, sp, #448	; 0x1c0
 8005398:	f8df 9070 	ldr.w	r9, [pc, #112]	; 800540c <__kernel_rem_pio2+0x32c>
 800539c:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 80053a0:	462c      	mov	r4, r5
 80053a2:	f04f 0800 	mov.w	r8, #0
 80053a6:	2c00      	cmp	r4, #0
 80053a8:	f280 80d4 	bge.w	8005554 <__kernel_rem_pio2+0x474>
 80053ac:	462c      	mov	r4, r5
 80053ae:	2c00      	cmp	r4, #0
 80053b0:	f2c0 8102 	blt.w	80055b8 <__kernel_rem_pio2+0x4d8>
 80053b4:	4b18      	ldr	r3, [pc, #96]	; (8005418 <__kernel_rem_pio2+0x338>)
 80053b6:	461e      	mov	r6, r3
 80053b8:	ab70      	add	r3, sp, #448	; 0x1c0
 80053ba:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 80053be:	1b2b      	subs	r3, r5, r4
 80053c0:	f04f 0900 	mov.w	r9, #0
 80053c4:	f04f 0a00 	mov.w	sl, #0
 80053c8:	2700      	movs	r7, #0
 80053ca:	9306      	str	r3, [sp, #24]
 80053cc:	e0e6      	b.n	800559c <__kernel_rem_pio2+0x4bc>
 80053ce:	f04f 0b02 	mov.w	fp, #2
 80053d2:	e756      	b.n	8005282 <__kernel_rem_pio2+0x1a2>
 80053d4:	f8d8 3000 	ldr.w	r3, [r8]
 80053d8:	bb05      	cbnz	r5, 800541c <__kernel_rem_pio2+0x33c>
 80053da:	b123      	cbz	r3, 80053e6 <__kernel_rem_pio2+0x306>
 80053dc:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80053e0:	f8c8 3000 	str.w	r3, [r8]
 80053e4:	2301      	movs	r3, #1
 80053e6:	3201      	adds	r2, #1
 80053e8:	f108 0804 	add.w	r8, r8, #4
 80053ec:	461d      	mov	r5, r3
 80053ee:	e74f      	b.n	8005290 <__kernel_rem_pio2+0x1b0>
	...
 80053fc:	3ff00000 	.word	0x3ff00000
 8005400:	08005bc0 	.word	0x08005bc0
 8005404:	40200000 	.word	0x40200000
 8005408:	3ff00000 	.word	0x3ff00000
 800540c:	3e700000 	.word	0x3e700000
 8005410:	41700000 	.word	0x41700000
 8005414:	3fe00000 	.word	0x3fe00000
 8005418:	08005b80 	.word	0x08005b80
 800541c:	1acb      	subs	r3, r1, r3
 800541e:	f8c8 3000 	str.w	r3, [r8]
 8005422:	462b      	mov	r3, r5
 8005424:	e7df      	b.n	80053e6 <__kernel_rem_pio2+0x306>
 8005426:	1e62      	subs	r2, r4, #1
 8005428:	ab0c      	add	r3, sp, #48	; 0x30
 800542a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800542e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8005432:	a90c      	add	r1, sp, #48	; 0x30
 8005434:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8005438:	e738      	b.n	80052ac <__kernel_rem_pio2+0x1cc>
 800543a:	1e62      	subs	r2, r4, #1
 800543c:	ab0c      	add	r3, sp, #48	; 0x30
 800543e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005442:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8005446:	e7f4      	b.n	8005432 <__kernel_rem_pio2+0x352>
 8005448:	a90c      	add	r1, sp, #48	; 0x30
 800544a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800544e:	3b01      	subs	r3, #1
 8005450:	430a      	orrs	r2, r1
 8005452:	e788      	b.n	8005366 <__kernel_rem_pio2+0x286>
 8005454:	3301      	adds	r3, #1
 8005456:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800545a:	2900      	cmp	r1, #0
 800545c:	d0fa      	beq.n	8005454 <__kernel_rem_pio2+0x374>
 800545e:	9a08      	ldr	r2, [sp, #32]
 8005460:	f502 7218 	add.w	r2, r2, #608	; 0x260
 8005464:	446a      	add	r2, sp
 8005466:	3a98      	subs	r2, #152	; 0x98
 8005468:	9208      	str	r2, [sp, #32]
 800546a:	9a06      	ldr	r2, [sp, #24]
 800546c:	a920      	add	r1, sp, #128	; 0x80
 800546e:	18a2      	adds	r2, r4, r2
 8005470:	18e3      	adds	r3, r4, r3
 8005472:	f104 0801 	add.w	r8, r4, #1
 8005476:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 800547a:	9302      	str	r3, [sp, #8]
 800547c:	9b02      	ldr	r3, [sp, #8]
 800547e:	4543      	cmp	r3, r8
 8005480:	da04      	bge.n	800548c <__kernel_rem_pio2+0x3ac>
 8005482:	461c      	mov	r4, r3
 8005484:	e6a2      	b.n	80051cc <__kernel_rem_pio2+0xec>
 8005486:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005488:	2301      	movs	r3, #1
 800548a:	e7e4      	b.n	8005456 <__kernel_rem_pio2+0x376>
 800548c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800548e:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8005492:	f7fb f989 	bl	80007a8 <__aeabi_i2d>
 8005496:	e8e5 0102 	strd	r0, r1, [r5], #8
 800549a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800549c:	46ab      	mov	fp, r5
 800549e:	461c      	mov	r4, r3
 80054a0:	f04f 0900 	mov.w	r9, #0
 80054a4:	2600      	movs	r6, #0
 80054a6:	2700      	movs	r7, #0
 80054a8:	9b05      	ldr	r3, [sp, #20]
 80054aa:	4599      	cmp	r9, r3
 80054ac:	dd06      	ble.n	80054bc <__kernel_rem_pio2+0x3dc>
 80054ae:	9b08      	ldr	r3, [sp, #32]
 80054b0:	e8e3 6702 	strd	r6, r7, [r3], #8
 80054b4:	f108 0801 	add.w	r8, r8, #1
 80054b8:	9308      	str	r3, [sp, #32]
 80054ba:	e7df      	b.n	800547c <__kernel_rem_pio2+0x39c>
 80054bc:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 80054c0:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 80054c4:	f7fa fef4 	bl	80002b0 <__aeabi_dmul>
 80054c8:	4602      	mov	r2, r0
 80054ca:	460b      	mov	r3, r1
 80054cc:	4630      	mov	r0, r6
 80054ce:	4639      	mov	r1, r7
 80054d0:	f7fb f81e 	bl	8000510 <__adddf3>
 80054d4:	f109 0901 	add.w	r9, r9, #1
 80054d8:	4606      	mov	r6, r0
 80054da:	460f      	mov	r7, r1
 80054dc:	e7e4      	b.n	80054a8 <__kernel_rem_pio2+0x3c8>
 80054de:	3d01      	subs	r5, #1
 80054e0:	e747      	b.n	8005372 <__kernel_rem_pio2+0x292>
 80054e2:	ec47 6b10 	vmov	d0, r6, r7
 80054e6:	f1ca 0000 	rsb	r0, sl, #0
 80054ea:	f000 f949 	bl	8005780 <scalbn>
 80054ee:	ec57 6b10 	vmov	r6, r7, d0
 80054f2:	4ba0      	ldr	r3, [pc, #640]	; (8005774 <__kernel_rem_pio2+0x694>)
 80054f4:	ee10 0a10 	vmov	r0, s0
 80054f8:	2200      	movs	r2, #0
 80054fa:	4639      	mov	r1, r7
 80054fc:	f7fb fa32 	bl	8000964 <__aeabi_dcmpge>
 8005500:	b1f8      	cbz	r0, 8005542 <__kernel_rem_pio2+0x462>
 8005502:	4b9d      	ldr	r3, [pc, #628]	; (8005778 <__kernel_rem_pio2+0x698>)
 8005504:	2200      	movs	r2, #0
 8005506:	4630      	mov	r0, r6
 8005508:	4639      	mov	r1, r7
 800550a:	f7fa fed1 	bl	80002b0 <__aeabi_dmul>
 800550e:	f7fb fa3d 	bl	800098c <__aeabi_d2iz>
 8005512:	4680      	mov	r8, r0
 8005514:	f7fb f948 	bl	80007a8 <__aeabi_i2d>
 8005518:	4b96      	ldr	r3, [pc, #600]	; (8005774 <__kernel_rem_pio2+0x694>)
 800551a:	2200      	movs	r2, #0
 800551c:	f7fa fec8 	bl	80002b0 <__aeabi_dmul>
 8005520:	460b      	mov	r3, r1
 8005522:	4602      	mov	r2, r0
 8005524:	4639      	mov	r1, r7
 8005526:	4630      	mov	r0, r6
 8005528:	f7fa fff0 	bl	800050c <__aeabi_dsub>
 800552c:	f7fb fa2e 	bl	800098c <__aeabi_d2iz>
 8005530:	1c65      	adds	r5, r4, #1
 8005532:	ab0c      	add	r3, sp, #48	; 0x30
 8005534:	f10a 0a18 	add.w	sl, sl, #24
 8005538:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800553c:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8005540:	e71f      	b.n	8005382 <__kernel_rem_pio2+0x2a2>
 8005542:	4630      	mov	r0, r6
 8005544:	4639      	mov	r1, r7
 8005546:	f7fb fa21 	bl	800098c <__aeabi_d2iz>
 800554a:	ab0c      	add	r3, sp, #48	; 0x30
 800554c:	4625      	mov	r5, r4
 800554e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8005552:	e716      	b.n	8005382 <__kernel_rem_pio2+0x2a2>
 8005554:	ab0c      	add	r3, sp, #48	; 0x30
 8005556:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800555a:	f7fb f925 	bl	80007a8 <__aeabi_i2d>
 800555e:	4632      	mov	r2, r6
 8005560:	463b      	mov	r3, r7
 8005562:	f7fa fea5 	bl	80002b0 <__aeabi_dmul>
 8005566:	4642      	mov	r2, r8
 8005568:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800556c:	464b      	mov	r3, r9
 800556e:	4630      	mov	r0, r6
 8005570:	4639      	mov	r1, r7
 8005572:	f7fa fe9d 	bl	80002b0 <__aeabi_dmul>
 8005576:	3c01      	subs	r4, #1
 8005578:	4606      	mov	r6, r0
 800557a:	460f      	mov	r7, r1
 800557c:	e713      	b.n	80053a6 <__kernel_rem_pio2+0x2c6>
 800557e:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 8005582:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 8005586:	f7fa fe93 	bl	80002b0 <__aeabi_dmul>
 800558a:	4602      	mov	r2, r0
 800558c:	460b      	mov	r3, r1
 800558e:	4648      	mov	r0, r9
 8005590:	4651      	mov	r1, sl
 8005592:	f7fa ffbd 	bl	8000510 <__adddf3>
 8005596:	3701      	adds	r7, #1
 8005598:	4681      	mov	r9, r0
 800559a:	468a      	mov	sl, r1
 800559c:	9b00      	ldr	r3, [sp, #0]
 800559e:	429f      	cmp	r7, r3
 80055a0:	dc02      	bgt.n	80055a8 <__kernel_rem_pio2+0x4c8>
 80055a2:	9b06      	ldr	r3, [sp, #24]
 80055a4:	429f      	cmp	r7, r3
 80055a6:	ddea      	ble.n	800557e <__kernel_rem_pio2+0x49e>
 80055a8:	9a06      	ldr	r2, [sp, #24]
 80055aa:	ab48      	add	r3, sp, #288	; 0x120
 80055ac:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 80055b0:	e9c6 9a00 	strd	r9, sl, [r6]
 80055b4:	3c01      	subs	r4, #1
 80055b6:	e6fa      	b.n	80053ae <__kernel_rem_pio2+0x2ce>
 80055b8:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80055ba:	2b02      	cmp	r3, #2
 80055bc:	dc0b      	bgt.n	80055d6 <__kernel_rem_pio2+0x4f6>
 80055be:	2b00      	cmp	r3, #0
 80055c0:	dc39      	bgt.n	8005636 <__kernel_rem_pio2+0x556>
 80055c2:	d05d      	beq.n	8005680 <__kernel_rem_pio2+0x5a0>
 80055c4:	9b02      	ldr	r3, [sp, #8]
 80055c6:	f003 0007 	and.w	r0, r3, #7
 80055ca:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 80055ce:	ecbd 8b02 	vpop	{d8}
 80055d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055d6:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80055d8:	2b03      	cmp	r3, #3
 80055da:	d1f3      	bne.n	80055c4 <__kernel_rem_pio2+0x4e4>
 80055dc:	9b05      	ldr	r3, [sp, #20]
 80055de:	9500      	str	r5, [sp, #0]
 80055e0:	f503 7318 	add.w	r3, r3, #608	; 0x260
 80055e4:	eb0d 0403 	add.w	r4, sp, r3
 80055e8:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 80055ec:	46a2      	mov	sl, r4
 80055ee:	9b00      	ldr	r3, [sp, #0]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	f1aa 0a08 	sub.w	sl, sl, #8
 80055f6:	dc69      	bgt.n	80056cc <__kernel_rem_pio2+0x5ec>
 80055f8:	46aa      	mov	sl, r5
 80055fa:	f1ba 0f01 	cmp.w	sl, #1
 80055fe:	f1a4 0408 	sub.w	r4, r4, #8
 8005602:	f300 8083 	bgt.w	800570c <__kernel_rem_pio2+0x62c>
 8005606:	9c05      	ldr	r4, [sp, #20]
 8005608:	ab48      	add	r3, sp, #288	; 0x120
 800560a:	441c      	add	r4, r3
 800560c:	2000      	movs	r0, #0
 800560e:	2100      	movs	r1, #0
 8005610:	2d01      	cmp	r5, #1
 8005612:	f300 809a 	bgt.w	800574a <__kernel_rem_pio2+0x66a>
 8005616:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 800561a:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800561e:	f1bb 0f00 	cmp.w	fp, #0
 8005622:	f040 8098 	bne.w	8005756 <__kernel_rem_pio2+0x676>
 8005626:	9b04      	ldr	r3, [sp, #16]
 8005628:	e9c3 7800 	strd	r7, r8, [r3]
 800562c:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8005630:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8005634:	e7c6      	b.n	80055c4 <__kernel_rem_pio2+0x4e4>
 8005636:	9e05      	ldr	r6, [sp, #20]
 8005638:	ab48      	add	r3, sp, #288	; 0x120
 800563a:	441e      	add	r6, r3
 800563c:	462c      	mov	r4, r5
 800563e:	2000      	movs	r0, #0
 8005640:	2100      	movs	r1, #0
 8005642:	2c00      	cmp	r4, #0
 8005644:	da33      	bge.n	80056ae <__kernel_rem_pio2+0x5ce>
 8005646:	f1bb 0f00 	cmp.w	fp, #0
 800564a:	d036      	beq.n	80056ba <__kernel_rem_pio2+0x5da>
 800564c:	4602      	mov	r2, r0
 800564e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005652:	9c04      	ldr	r4, [sp, #16]
 8005654:	e9c4 2300 	strd	r2, r3, [r4]
 8005658:	4602      	mov	r2, r0
 800565a:	460b      	mov	r3, r1
 800565c:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8005660:	f7fa ff54 	bl	800050c <__aeabi_dsub>
 8005664:	ae4a      	add	r6, sp, #296	; 0x128
 8005666:	2401      	movs	r4, #1
 8005668:	42a5      	cmp	r5, r4
 800566a:	da29      	bge.n	80056c0 <__kernel_rem_pio2+0x5e0>
 800566c:	f1bb 0f00 	cmp.w	fp, #0
 8005670:	d002      	beq.n	8005678 <__kernel_rem_pio2+0x598>
 8005672:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005676:	4619      	mov	r1, r3
 8005678:	9b04      	ldr	r3, [sp, #16]
 800567a:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800567e:	e7a1      	b.n	80055c4 <__kernel_rem_pio2+0x4e4>
 8005680:	9c05      	ldr	r4, [sp, #20]
 8005682:	ab48      	add	r3, sp, #288	; 0x120
 8005684:	441c      	add	r4, r3
 8005686:	2000      	movs	r0, #0
 8005688:	2100      	movs	r1, #0
 800568a:	2d00      	cmp	r5, #0
 800568c:	da09      	bge.n	80056a2 <__kernel_rem_pio2+0x5c2>
 800568e:	f1bb 0f00 	cmp.w	fp, #0
 8005692:	d002      	beq.n	800569a <__kernel_rem_pio2+0x5ba>
 8005694:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005698:	4619      	mov	r1, r3
 800569a:	9b04      	ldr	r3, [sp, #16]
 800569c:	e9c3 0100 	strd	r0, r1, [r3]
 80056a0:	e790      	b.n	80055c4 <__kernel_rem_pio2+0x4e4>
 80056a2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80056a6:	f7fa ff33 	bl	8000510 <__adddf3>
 80056aa:	3d01      	subs	r5, #1
 80056ac:	e7ed      	b.n	800568a <__kernel_rem_pio2+0x5aa>
 80056ae:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 80056b2:	f7fa ff2d 	bl	8000510 <__adddf3>
 80056b6:	3c01      	subs	r4, #1
 80056b8:	e7c3      	b.n	8005642 <__kernel_rem_pio2+0x562>
 80056ba:	4602      	mov	r2, r0
 80056bc:	460b      	mov	r3, r1
 80056be:	e7c8      	b.n	8005652 <__kernel_rem_pio2+0x572>
 80056c0:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 80056c4:	f7fa ff24 	bl	8000510 <__adddf3>
 80056c8:	3401      	adds	r4, #1
 80056ca:	e7cd      	b.n	8005668 <__kernel_rem_pio2+0x588>
 80056cc:	e9da 8900 	ldrd	r8, r9, [sl]
 80056d0:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 80056d4:	9b00      	ldr	r3, [sp, #0]
 80056d6:	3b01      	subs	r3, #1
 80056d8:	9300      	str	r3, [sp, #0]
 80056da:	4632      	mov	r2, r6
 80056dc:	463b      	mov	r3, r7
 80056de:	4640      	mov	r0, r8
 80056e0:	4649      	mov	r1, r9
 80056e2:	f7fa ff15 	bl	8000510 <__adddf3>
 80056e6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80056ea:	4602      	mov	r2, r0
 80056ec:	460b      	mov	r3, r1
 80056ee:	4640      	mov	r0, r8
 80056f0:	4649      	mov	r1, r9
 80056f2:	f7fa ff0b 	bl	800050c <__aeabi_dsub>
 80056f6:	4632      	mov	r2, r6
 80056f8:	463b      	mov	r3, r7
 80056fa:	f7fa ff09 	bl	8000510 <__adddf3>
 80056fe:	ed9d 7b06 	vldr	d7, [sp, #24]
 8005702:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8005706:	ed8a 7b00 	vstr	d7, [sl]
 800570a:	e770      	b.n	80055ee <__kernel_rem_pio2+0x50e>
 800570c:	e9d4 8900 	ldrd	r8, r9, [r4]
 8005710:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8005714:	4640      	mov	r0, r8
 8005716:	4632      	mov	r2, r6
 8005718:	463b      	mov	r3, r7
 800571a:	4649      	mov	r1, r9
 800571c:	f7fa fef8 	bl	8000510 <__adddf3>
 8005720:	e9cd 0100 	strd	r0, r1, [sp]
 8005724:	4602      	mov	r2, r0
 8005726:	460b      	mov	r3, r1
 8005728:	4640      	mov	r0, r8
 800572a:	4649      	mov	r1, r9
 800572c:	f7fa feee 	bl	800050c <__aeabi_dsub>
 8005730:	4632      	mov	r2, r6
 8005732:	463b      	mov	r3, r7
 8005734:	f7fa feec 	bl	8000510 <__adddf3>
 8005738:	ed9d 7b00 	vldr	d7, [sp]
 800573c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005740:	ed84 7b00 	vstr	d7, [r4]
 8005744:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005748:	e757      	b.n	80055fa <__kernel_rem_pio2+0x51a>
 800574a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800574e:	f7fa fedf 	bl	8000510 <__adddf3>
 8005752:	3d01      	subs	r5, #1
 8005754:	e75c      	b.n	8005610 <__kernel_rem_pio2+0x530>
 8005756:	9b04      	ldr	r3, [sp, #16]
 8005758:	9a04      	ldr	r2, [sp, #16]
 800575a:	601f      	str	r7, [r3, #0]
 800575c:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8005760:	605c      	str	r4, [r3, #4]
 8005762:	609d      	str	r5, [r3, #8]
 8005764:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8005768:	60d3      	str	r3, [r2, #12]
 800576a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800576e:	6110      	str	r0, [r2, #16]
 8005770:	6153      	str	r3, [r2, #20]
 8005772:	e727      	b.n	80055c4 <__kernel_rem_pio2+0x4e4>
 8005774:	41700000 	.word	0x41700000
 8005778:	3e700000 	.word	0x3e700000
 800577c:	00000000 	.word	0x00000000

08005780 <scalbn>:
 8005780:	b570      	push	{r4, r5, r6, lr}
 8005782:	ec55 4b10 	vmov	r4, r5, d0
 8005786:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800578a:	4606      	mov	r6, r0
 800578c:	462b      	mov	r3, r5
 800578e:	b999      	cbnz	r1, 80057b8 <scalbn+0x38>
 8005790:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8005794:	4323      	orrs	r3, r4
 8005796:	d03f      	beq.n	8005818 <scalbn+0x98>
 8005798:	4b35      	ldr	r3, [pc, #212]	; (8005870 <scalbn+0xf0>)
 800579a:	4629      	mov	r1, r5
 800579c:	ee10 0a10 	vmov	r0, s0
 80057a0:	2200      	movs	r2, #0
 80057a2:	f7fa fd85 	bl	80002b0 <__aeabi_dmul>
 80057a6:	4b33      	ldr	r3, [pc, #204]	; (8005874 <scalbn+0xf4>)
 80057a8:	429e      	cmp	r6, r3
 80057aa:	4604      	mov	r4, r0
 80057ac:	460d      	mov	r5, r1
 80057ae:	da10      	bge.n	80057d2 <scalbn+0x52>
 80057b0:	a327      	add	r3, pc, #156	; (adr r3, 8005850 <scalbn+0xd0>)
 80057b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057b6:	e01f      	b.n	80057f8 <scalbn+0x78>
 80057b8:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80057bc:	4291      	cmp	r1, r2
 80057be:	d10c      	bne.n	80057da <scalbn+0x5a>
 80057c0:	ee10 2a10 	vmov	r2, s0
 80057c4:	4620      	mov	r0, r4
 80057c6:	4629      	mov	r1, r5
 80057c8:	f7fa fea2 	bl	8000510 <__adddf3>
 80057cc:	4604      	mov	r4, r0
 80057ce:	460d      	mov	r5, r1
 80057d0:	e022      	b.n	8005818 <scalbn+0x98>
 80057d2:	460b      	mov	r3, r1
 80057d4:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80057d8:	3936      	subs	r1, #54	; 0x36
 80057da:	f24c 3250 	movw	r2, #50000	; 0xc350
 80057de:	4296      	cmp	r6, r2
 80057e0:	dd0d      	ble.n	80057fe <scalbn+0x7e>
 80057e2:	2d00      	cmp	r5, #0
 80057e4:	a11c      	add	r1, pc, #112	; (adr r1, 8005858 <scalbn+0xd8>)
 80057e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80057ea:	da02      	bge.n	80057f2 <scalbn+0x72>
 80057ec:	a11c      	add	r1, pc, #112	; (adr r1, 8005860 <scalbn+0xe0>)
 80057ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80057f2:	a319      	add	r3, pc, #100	; (adr r3, 8005858 <scalbn+0xd8>)
 80057f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057f8:	f7fa fd5a 	bl	80002b0 <__aeabi_dmul>
 80057fc:	e7e6      	b.n	80057cc <scalbn+0x4c>
 80057fe:	1872      	adds	r2, r6, r1
 8005800:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8005804:	428a      	cmp	r2, r1
 8005806:	dcec      	bgt.n	80057e2 <scalbn+0x62>
 8005808:	2a00      	cmp	r2, #0
 800580a:	dd08      	ble.n	800581e <scalbn+0x9e>
 800580c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005810:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005814:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005818:	ec45 4b10 	vmov	d0, r4, r5
 800581c:	bd70      	pop	{r4, r5, r6, pc}
 800581e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8005822:	da08      	bge.n	8005836 <scalbn+0xb6>
 8005824:	2d00      	cmp	r5, #0
 8005826:	a10a      	add	r1, pc, #40	; (adr r1, 8005850 <scalbn+0xd0>)
 8005828:	e9d1 0100 	ldrd	r0, r1, [r1]
 800582c:	dac0      	bge.n	80057b0 <scalbn+0x30>
 800582e:	a10e      	add	r1, pc, #56	; (adr r1, 8005868 <scalbn+0xe8>)
 8005830:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005834:	e7bc      	b.n	80057b0 <scalbn+0x30>
 8005836:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800583a:	3236      	adds	r2, #54	; 0x36
 800583c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005840:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8005844:	4620      	mov	r0, r4
 8005846:	4b0c      	ldr	r3, [pc, #48]	; (8005878 <scalbn+0xf8>)
 8005848:	2200      	movs	r2, #0
 800584a:	e7d5      	b.n	80057f8 <scalbn+0x78>
 800584c:	f3af 8000 	nop.w
 8005850:	c2f8f359 	.word	0xc2f8f359
 8005854:	01a56e1f 	.word	0x01a56e1f
 8005858:	8800759c 	.word	0x8800759c
 800585c:	7e37e43c 	.word	0x7e37e43c
 8005860:	8800759c 	.word	0x8800759c
 8005864:	fe37e43c 	.word	0xfe37e43c
 8005868:	c2f8f359 	.word	0xc2f8f359
 800586c:	81a56e1f 	.word	0x81a56e1f
 8005870:	43500000 	.word	0x43500000
 8005874:	ffff3cb0 	.word	0xffff3cb0
 8005878:	3c900000 	.word	0x3c900000
 800587c:	00000000 	.word	0x00000000

08005880 <floor>:
 8005880:	ec51 0b10 	vmov	r0, r1, d0
 8005884:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005888:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800588c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 8005890:	2e13      	cmp	r6, #19
 8005892:	ee10 5a10 	vmov	r5, s0
 8005896:	ee10 8a10 	vmov	r8, s0
 800589a:	460c      	mov	r4, r1
 800589c:	dc31      	bgt.n	8005902 <floor+0x82>
 800589e:	2e00      	cmp	r6, #0
 80058a0:	da14      	bge.n	80058cc <floor+0x4c>
 80058a2:	a333      	add	r3, pc, #204	; (adr r3, 8005970 <floor+0xf0>)
 80058a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058a8:	f7fa fe32 	bl	8000510 <__adddf3>
 80058ac:	2200      	movs	r2, #0
 80058ae:	2300      	movs	r3, #0
 80058b0:	f7fb f862 	bl	8000978 <__aeabi_dcmpgt>
 80058b4:	b138      	cbz	r0, 80058c6 <floor+0x46>
 80058b6:	2c00      	cmp	r4, #0
 80058b8:	da53      	bge.n	8005962 <floor+0xe2>
 80058ba:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 80058be:	4325      	orrs	r5, r4
 80058c0:	d052      	beq.n	8005968 <floor+0xe8>
 80058c2:	4c2d      	ldr	r4, [pc, #180]	; (8005978 <floor+0xf8>)
 80058c4:	2500      	movs	r5, #0
 80058c6:	4621      	mov	r1, r4
 80058c8:	4628      	mov	r0, r5
 80058ca:	e024      	b.n	8005916 <floor+0x96>
 80058cc:	4f2b      	ldr	r7, [pc, #172]	; (800597c <floor+0xfc>)
 80058ce:	4137      	asrs	r7, r6
 80058d0:	ea01 0307 	and.w	r3, r1, r7
 80058d4:	4303      	orrs	r3, r0
 80058d6:	d01e      	beq.n	8005916 <floor+0x96>
 80058d8:	a325      	add	r3, pc, #148	; (adr r3, 8005970 <floor+0xf0>)
 80058da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058de:	f7fa fe17 	bl	8000510 <__adddf3>
 80058e2:	2200      	movs	r2, #0
 80058e4:	2300      	movs	r3, #0
 80058e6:	f7fb f847 	bl	8000978 <__aeabi_dcmpgt>
 80058ea:	2800      	cmp	r0, #0
 80058ec:	d0eb      	beq.n	80058c6 <floor+0x46>
 80058ee:	2c00      	cmp	r4, #0
 80058f0:	bfbe      	ittt	lt
 80058f2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80058f6:	4133      	asrlt	r3, r6
 80058f8:	18e4      	addlt	r4, r4, r3
 80058fa:	ea24 0407 	bic.w	r4, r4, r7
 80058fe:	2500      	movs	r5, #0
 8005900:	e7e1      	b.n	80058c6 <floor+0x46>
 8005902:	2e33      	cmp	r6, #51	; 0x33
 8005904:	dd0b      	ble.n	800591e <floor+0x9e>
 8005906:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800590a:	d104      	bne.n	8005916 <floor+0x96>
 800590c:	ee10 2a10 	vmov	r2, s0
 8005910:	460b      	mov	r3, r1
 8005912:	f7fa fdfd 	bl	8000510 <__adddf3>
 8005916:	ec41 0b10 	vmov	d0, r0, r1
 800591a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800591e:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 8005922:	f04f 37ff 	mov.w	r7, #4294967295
 8005926:	40df      	lsrs	r7, r3
 8005928:	4238      	tst	r0, r7
 800592a:	d0f4      	beq.n	8005916 <floor+0x96>
 800592c:	a310      	add	r3, pc, #64	; (adr r3, 8005970 <floor+0xf0>)
 800592e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005932:	f7fa fded 	bl	8000510 <__adddf3>
 8005936:	2200      	movs	r2, #0
 8005938:	2300      	movs	r3, #0
 800593a:	f7fb f81d 	bl	8000978 <__aeabi_dcmpgt>
 800593e:	2800      	cmp	r0, #0
 8005940:	d0c1      	beq.n	80058c6 <floor+0x46>
 8005942:	2c00      	cmp	r4, #0
 8005944:	da0a      	bge.n	800595c <floor+0xdc>
 8005946:	2e14      	cmp	r6, #20
 8005948:	d101      	bne.n	800594e <floor+0xce>
 800594a:	3401      	adds	r4, #1
 800594c:	e006      	b.n	800595c <floor+0xdc>
 800594e:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8005952:	2301      	movs	r3, #1
 8005954:	40b3      	lsls	r3, r6
 8005956:	441d      	add	r5, r3
 8005958:	45a8      	cmp	r8, r5
 800595a:	d8f6      	bhi.n	800594a <floor+0xca>
 800595c:	ea25 0507 	bic.w	r5, r5, r7
 8005960:	e7b1      	b.n	80058c6 <floor+0x46>
 8005962:	2500      	movs	r5, #0
 8005964:	462c      	mov	r4, r5
 8005966:	e7ae      	b.n	80058c6 <floor+0x46>
 8005968:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800596c:	e7ab      	b.n	80058c6 <floor+0x46>
 800596e:	bf00      	nop
 8005970:	8800759c 	.word	0x8800759c
 8005974:	7e37e43c 	.word	0x7e37e43c
 8005978:	bff00000 	.word	0xbff00000
 800597c:	000fffff 	.word	0x000fffff

08005980 <_init>:
 8005980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005982:	bf00      	nop
 8005984:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005986:	bc08      	pop	{r3}
 8005988:	469e      	mov	lr, r3
 800598a:	4770      	bx	lr

0800598c <_fini>:
 800598c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800598e:	bf00      	nop
 8005990:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005992:	bc08      	pop	{r3}
 8005994:	469e      	mov	lr, r3
 8005996:	4770      	bx	lr
