HCW DIR:DQ_A qe_valid=1 qe_orsp=0 qe_uhl=0 cq_pop=0 meas=0 lockid=0x303 msgtype=0 qpri=0 qtype=dir qid=DQ_A dsi=0x302 ingress_drop=1

HCW DIR:DQ_A qe_valid=1 qe_orsp=0 qe_uhl=0 cq_pop=0 meas=0 lockid=0x303 msgtype=0 qpri=0 qtype=dir qid=DQ_A dsi=0x302 ingress_drop=1

HCW DIR:DQ_A qe_valid=1 qe_orsp=0 qe_uhl=0 cq_pop=0 meas=0 lockid=0x303 msgtype=0 qpri=0 qtype=dir qid=DQ_A dsi=0x302 ingress_drop=1
HCW DIR:DQ_A qe_valid=1 qe_orsp=0 qe_uhl=0 cq_pop=0 meas=0 lockid=0x303 msgtype=0 qpri=0 qtype=dir qid=DQ_A dsi=0x302 ingress_drop=1
IDLE 300
#HCW DIR:DQ_A qe_valid=0 qe_orsp=0 qe_uhl=0 cq_pop=1 meas=0 lockid=0x003 msgtype=0 qpri=0 qtype=dir qid=0 dsi=0x302
IDLE 300


idle 400
force hqm_tb_top.prim_rst_b 0
idle 20
release hqm_tb_top.prim_rst_b
force hqm_tb_top.prim_rst_b 1
idle 400

##################################
# Read first part of PF header
rd hqm_pf_cfg_i.vendor_id 0x8086
rd hqm_pf_cfg_i.device_id 0x270B
rd hqm_pf_cfg_i.device_command 0x0000
rd hqm_pf_cfg_i.device_status 0x0010
rd hqm_pf_cfg_i.func_bar_l 0x0000000C
rd hqm_pf_cfg_i.func_bar_u 0x00000000
rd hqm_pf_cfg_i.csr_bar_l 0x0000000C
rd hqm_pf_cfg_i.csr_bar_u 0x00000000

##################################
# Setup FUNC_PF BAR to a base address of 0x00000001_xxxxxxxx
wr hqm_pf_cfg_i.func_bar_l 0x00000000
wr hqm_pf_cfg_i.func_bar_u 0x00000000
###################################
# Setup CSR_PF BAR to a base address of 0x00000002_xxxxxxxx
wr hqm_pf_cfg_i.csr_bar_l 0x00000000
wr hqm_pf_cfg_i.csr_bar_u 0x00000002
###################################
# Enable memory and parity operations
wr hqm_pf_cfg_i.device_command 0x46
rd hqm_pf_cfg_i.device_command

###################################
# Wait for reset to be done (including hardware memory init)
poll config_master.cfg_diagnostic_reset_status 0x000001ff 0x000081ff 1000

