<?xml version="1.0" ?>
<TEI xml:space="preserve" xmlns="http://www.tei-c.org/ns/1.0" xmlns:xlink="http://www.w3.org/1999/xlink" 
 xmlns:mml="http://www.w3.org/1998/Math/MathML">
	<teiHeader>
		<fileDesc xml:id="0"/>
	</teiHeader>
	<text>
		<front/>
		<body/>
		<back>
<listBibl>
	
	<bibl type="article" xml:id="b0">
		<analytic>
			<author>
				<persName>
					<surname>Alma Delic</surname>
					<forename>A</forename>
				</persName>
			</author>
			<title level="a">Programmable state-variable filter with wide frequency and Q tuning range</title>
		</analytic>
		<monogr>
			<title level="j">Int. J. Electron. Electr. Eng.</title>
			<imprint>
				<date when="2015">2015</date>
				<biblScope unit="volume">3</biblScope>
				<biblScope unit="page" from="207" to="211" />
			</imprint>
		</monogr>
	</bibl>	
	
	<bibl type="data-sheet" xml:id="b1">
		<monogr>
			<title level="m">ADG601/602 SPST switches</title>
			<imprint>
				<publisher>Analog Devices</publisher>
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="data-sheet" xml:id="b2">
		<monogr>
			<title level="m">AD8336 wide bandwidth, DC-coupled VGA</title>
			<imprint>
				<publisher>Analog Devices</publisher>
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="data-sheet" xml:id="b3">
		<monogr>
			<title level="m">AD4817-1 low-noise, 1 GHz, FastFET Op Amps</title>
			<imprint>
				<publisher>Analog Devices</publisher>
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="data-sheet" xml:id="b4">
		<monogr>
			<title level="m">ADL5391 DC to 2 GHz, multiplier</title>
			<imprint>
				<publisher>Analog Devices</publisher>
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="article" xml:id="b5">
		<analytic>
			<author>
				<persName>
					<surname>Botella</surname>
					<forename>G</forename>
				</persName>
			</author>
			<title level="a">Bio-inspiredrobustopticalflowprocessorsystem for VLSI implementation</title>
		</analytic>
		<monogr>
			<title level="j">Electron. Lett.</title>
			<imprint>
				<date when="2009">2009</date>
				<biblScope unit="volume">45</biblScope>
				<biblScope unit="page" from="1304" to="1305" />
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="article" xml:id="b6">
		<analytic>
			<author>
				<persName>
					<surname>Botella</surname>
					<forename>G</forename>
				</persName>
			</author>
			<title level="a">Robust bioinspired architecture for optical-flow computation</title>
		</analytic>
		<monogr>
			<title level="j">IEEE Trans. VLSI Syst</title>
			<imprint>
				<date when="2010">2010</date>
				<biblScope unit="volume">18</biblScope>
				<biblScope unit="page" from="616" to="629" />
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="conference" xml:id="b7">
		<analytic>
			<author>
				<persName>
					<surname>Carmona</surname>
					<forename>R</forename>
				</persName>
			</author>
			<title level="a">A 0.5 lm CMOS CNN analog random access memory chip for massive image processing</title>
		</analytic>
		<monogr>
			<title level="m">IEEE International workshop on CNN and their Applications</title>
			<imprint>
				<date when="1998">1998</date>
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="conference" xml:id="b8">
		<analytic>
			<author>
				<persName>
					<surname>Soell</surname>
					<forename>Christopher</forename>
				</persName>
			</author>
			<title level="a">A CMOS image sensor with analog preprocessing capability suitable for smart camera applications</title>
		</analytic>
		<monogr>
			<title level="m">IEEE ISPACS</title>
			<imprint>
				<date when="2015">2015</date>
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="conference" xml:id="b9">
		<analytic>
			<author>
				<persName>
					<surname>Corradi</surname>
					<forename>F</forename>
				</persName>
			</author>
			<title level="a">Decision making and perceptual bistability in spike-based neuromorphic VLSI systems</title>
		</analytic>
		<monogr>
			<title level="m">IEEE International Symposium on Circuits and Systems (ISCAS)</title>
			<imprint>
				<date when="2015">2015</date>
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="grey-literature" xml:id="b10">
		<monogr>
			<author>
				<persName>
					<surname>Culurciello</surname>
					<forename>E</forename>
				</persName>
			</author>
			<title level="m">Enabling machines to perceive the world</title>
			<imprint>
				<publisher>Teradeep Inc.</publisher>
				<date when="2014">2014</date>
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="article" xml:id="b11">
		<analytic>
			<author>
				<persName>
					<surname>De Simone</surname>
					<forename>F</forename>
				</persName>
			</author>
			<title level="a">A comparative study of color image compression standards using perceptually driven quality metrics</title>
		</analytic>
		<monogr>
			<title level="j">SPIE, Optical Engineering Applications</title>
			<imprint>
				<date when="2008">2008</date>
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="technical-report" xml:id="b12">
		<monogr>
			<author>
				<persName>
					<surname>Devereux</surname>
					<forename type="first">V</forename><forename type="middle">G</forename>
				</persName>
			</author>
			<title level="m">Limiting of YUV digital video signals</title>
			<imprint>
				<date when="1987">1987</date>
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="article" xml:id="b13">
		<analytic>
			<author>
				<persName>
					<surname>Dosselmann</surname>
					<forename>R</forename>
				</persName>
			</author>
			<author>
				<persName>
					<surname>Yang</surname>
					<forename type="first">X</forename><forename type="middle">D</forename>
				</persName>
			</author>
			<title level="a">A comprehensive assessment of the structural similarity index</title>
		</analytic>
		<monogr>
			<title level="j">SIViP</title>
			<imprint>
				<date when="2009">2009</date>
				<biblScope unit="volume">5</biblScope>
				<biblScope unit="page" from="81" to="91" />
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="article" xml:id="b14">
		<analytic>
			<author>
				<persName>
					<surname>Dudek</surname>
					<forename>P</forename>
				</persName>
			</author>
			<title level="a">A general-purpose processor-per-pixel analog SIMD vision chip</title>
		</analytic>
		<monogr>
			<title level="j">IEEE Trans. Circuits Syst.</title>
			<imprint>
				<date when="2005">2005</date>
				<biblScope unit="volume">52</biblScope>
				<biblScope unit="page" from="13" to="20" />
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="conference" xml:id="b15">
		<analytic>
			<author>
				<persName>
					<surname>Espejo</surname>
					<forename>S</forename>
				</persName>
			</author>
			<title level="a">A 0.8 lm CMOS programmable analog-array- processing vision chip with local logic and image-memory</title>
		</analytic>
		<monogr>
			<title level="m">European IEEE Solid-State Circuits Conference</title>
			<imprint>
				<date when="1996">1996</date>
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="book" xml:id="b16">
		<monogr>
			<author>
				<persName>
					<surname>Gonzalez</surname>
					<forename>R</forename>
				</persName>
			</author>
			<author>
				<persName>
					<surname>Woods</surname>
					<forename>R</forename>
				</persName>
			</author>
			<title level="m">Digital Image Processing</title>
			<imprint>
				<publisher>Prentice Hall</publisher>
				<pubPlace>Upper Saddle River</pubPlace>
				<date when="2002">2002</date>
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="article" xml:id="b17">
		<analytic>
			<author>
				<persName>
					<surname>Gotarredona</surname>
					<forename>R</forename>
				</persName>
			</author>
			<title level="a">A neuromorphic cortical-layer microchip for spike-based event processing vision systems</title>
		</analytic>
		<monogr>
			<title level="j">IEEE Trans. Circuits Syst. I Regul. Pap.</title>
			<imprint>
				<date when="2006">2006</date>
				<biblScope unit="volume">53</biblScope>
				<biblScope unit="page" from="2548" to="2566" />
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="grey-literature" xml:id="b18">
		<monogr>
			<author>
				<persName>
					<surname>Hall</surname>
					<forename>T</forename>
				</persName>
			</author>
			<title level="m">Field-programmable analog arrays: a floating-gate approach</title>
			<imprint>
				<publisher>Georgia Institute of Technology</publisher>
				<date when="2004">2004</date>
			</imprint>
			<note>Ph.D. Dissertation</note>
		</monogr>
	</bibl>
	
	<bibl type="proceeding" xml:id="b19">
		<analytic>
			<author>
				<persName>
					<surname>Harpe</surname>
					<forename>P</forename>
				</persName>
			</author>
			<title level="a">A 7-to-10 bit 0-to-4 MS/s flexible SAR ADC with 6.5-to-16fJ/conversion step</title>
		</analytic>
		<monogr>
			<title level="m">IEEE J. Solid-State Circuits</title>
			<imprint>
				<date when="2012">2012</date>
				<biblScope unit="page" from="472" to="474" />
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="proceeding" xml:id="b20">
		<analytic>
			<author>
				<persName>
					<surname>Indiveri</surname>
					<forename>G</forename>
				</persName>
			</author>
			<title level="a">A reconfigurable neuromorphic VLSI multichip system applied to visual motion computation</title>
		</analytic>
		<monogr>
			<title level="m">Micro-electronics for Neural, Fuzzy and Bio-Inspired Systems</title>
			<imprint>
				<date when="1999">1999</date>
				<biblScope unit="page" from="37" to="44" />
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="conference" xml:id="b21">
		<analytic>
			<author>
				<persName>
					<surname>Jendernalik</surname>
					<forename>W</forename>
				</persName>
			</author>
			<title level="a">Analog CMOS processor for early vision processing with highly reduced power consumption</title>
		</analytic>
		<monogr>
			<title level="m">20th European Conference on Circuit Theory and Design</title>
			<imprint>
				<date when="2011">2011</date>
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="article" xml:id="b22">
		<analytic>
			<author>
				<persName>
					<surname>Jendernalik</surname>
					<forename>W</forename>
				</persName>
			</author>
			<title level="a">CMOS realization of analogue processor for early vision processing</title>
		</analytic>
		<monogr>
			<title level="j">Bull. Pol. Acad. Sci.: Tech. Sci.</title>
			<imprint>
				<date when="2011">2011</date>
				<biblScope unit="volume">59</biblScope>
				<biblScope unit="page" from="141" to="147" />
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="article" xml:id="b23">
		<analytic>
			<author>
				<persName>
					<surname>Kim</surname>
					<forename>J-H</forename>
				</persName>
			</author>
			<title level="a">A low power analog CMOS vision chip for edge detection using electronic switches</title>
		</analytic>
		<monogr>
			<title level="j">ETRI J.</title>
			<imprint>
				<date when="2005">2005</date>
				<biblScope unit="volume">27</biblScope>
				<biblScope unit="page" from="539" to="544" />
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="article" xml:id="b24">
		<analytic>
			<author>
				<persName>
					<surname>Kinget</surname>
					<forename>P</forename>
				</persName>
			</author>
			<title level="a">A programmable analog cellular neural network CMOS chip for high speed image processing</title>
		</analytic>
		<monogr>
			<title level="j">IEEE J. Solid-State Circuits</title>
			<imprint>
				<date when="1995">1995</date>
				<biblScope unit="volume">30</biblScope>
				<biblScope unit="page" from="235" to="243" />
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="conference" xml:id="b25">
		<analytic>
			<author>
				<persName>
					<surname>Klein</surname>
					<forename>J-O</forename>
				</persName>
			</author>
			<title level="a">Low power image processing: analog versus digital comparison</title>
		</analytic>
		<monogr>
			<title level="m">IEEE International Workshop on Computer Architecture for Machine Perception</title>
			<imprint>
				<date when="2005">2005</date>
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="conference" xml:id="b26">
		<analytic>
			<author>
				<persName>
					<surname>Kong</surname>
					<forename type="first">J</forename><forename type="middle">S</forename>
				</persName>
			</author>
			<title level="a">A 160x120 edge detection vision chip for neuromorphic systems using logarithmic active pixel sensor with low power dissipation</title>
		</analytic>
		<monogr>
			<title level="m">ICONIP</title>
			<imprint>
				<date when="2007">2007</date>
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="proceeding" xml:id="b27">
		<analytic>
			<author>
				<persName>
					<surname>Krizhevsky</surname>
					<forename>A</forename>
				</persName>
			</author>
			<title level="a">ImageNet classification with deep convolutional neural networks</title>
		</analytic>
		<monogr>
			<title level="m">Advances in Neural Information Processing Systems</title>
			<imprint>
				<date when="2012">2012</date>
				<biblScope unit="page" from="1097" to="1105" />
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="article" xml:id="b28">
		<analytic>
			<author>
				<persName>
					<surname>Lin</surname>
					<forename type="first">W</forename><forename type="middle">T</forename>
				</persName>
			</author>
			<title level="a">A 12-bit 40 nm DAC achieving SFDR[70 dB at 1.6 GSPS and IMD \-61 dB at 2.8 GSPS with DEMDRZ technique</title>
		</analytic>
		<monogr>
			<title level="j">IEEE Journal of Solid-State Circuits</title>
			<imprint>
				<date when="2014">2014</date>
				<biblScope unit="page" from="708" to="717" />
			</imprint>
		</monogr>
	</bibl>	
	
	<bibl type="conference" xml:id="b29">
		<analytic>
			<author>
				<persName>
					<surname>Linan</surname>
					<forename>G</forename>
				</persName>
			</author>
			<title level="a">A 0.5 lm CMOS 106 transistors analog programmable array processor for real-time image processing</title>
		</analytic>
		<monogr>
			<title level="m">IEEE Solid-State Circuits Conference</title>
			<imprint>
				<date when="1999">1999</date>
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="article" xml:id="b30">
		<analytic>
			<author>
				<persName>
					<surname>Liu</surname>
					<forename>S-C</forename>
				</persName>
			</author>
			<title level="a">A neuromorphic aVLSI model of global motion processing in the fly</title>
		</analytic>
		<monogr>
			<title level="j">IEEE Trans. Circuits Syst. II: Analog Digit. Signal Process</title>
			<imprint>
				<date when="2000">2000</date>
				<biblScope unit="volume">47</biblScope>
				<biblScope unit="page" from="1458" to="1467" />
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="article" xml:id="b31">
		<analytic>
			<author>
				<persName>
					<surname>Miao</surname>
					<forename>W</forename>
				</persName>
			</author>
			<title level="a">A programmable SIMD vision chip for real-time vision applications</title>
		</analytic>
		<monogr>
			<title level="j">IEEE J. Solid-State Circuits</title>
			<imprint>
				<date when="2008">2008</date>
				<biblScope unit="volume">43</biblScope>
				<biblScope unit="page" from="1470" to="1479" />
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="data-sheet" xml:id="b32">
		<monogr>
			<title level="m">RLP-70+ low pass filter</title>
			<imprint>
				<publisher>Minicircuit</publisher>
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="technical-report" xml:id="b33">
		<monogr>
			<author>Movidius</author>
			<title level="m">Software programmable media processor</title>
			<imprint>
				<date when="2011">2011</date>
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="data-sheet" xml:id="b34">
		<monogr>
			<title level="m">Myriad 2 MA2959 vision processor VPU product brief</title>
			<imprint>
				<publisher>Movidius</publisher>
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="chapter" xml:id="b35">
		<analytic>
			<author>Nvidia</author>
			<title level="a">NVIDIA Tesla P100</title>
		</analytic>
		<monogr>
			<title level="m">Nvidia whitepaper</title>
		</monogr>
	</bibl>
	
	<bibl type="chapter" xml:id="b36">
		<analytic>
			<author>Nvidia</author>
			<title level="a">GPU-based deep learning inference: a performance and power analysis</title>
		</analytic>
		<monogr>
			<title level="m">Nvidia whitepaper</title>
		</monogr>
	</bibl>
	
	<bibl type="chapter" xml:id="b37">
		<analytic>
			<author>
				<persName>
					<surname>Ovtcharov</surname>
					<forename>K</forename>
				</persName>
			</author>
			<title level="a">Accelerating deep convolutional neural networks using specialized hardware</title>
		</analytic>
		<monogr>
			<title level="m">Microsoft Research</title>
			<imprint>
				<date when="2015">2015</date>
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="article" xml:id="b38">
		<analytic>
			<author>
				<persName>
					<surname>Pan</surname>
					<forename>X</forename>
				</persName>
			</author>
			<author>
				<persName>
					<surname>Graeb</surname>
					<forename>H</forename>
				</persName>
			</author>
			<title level="a">Reliability optimization of analog integrated circuits considering the tradeoff between lifetime and area</title>
		</analytic>
		<monogr>
			<title level="j">ICMAT, Elsevier</title>
			<imprint>
				<date when="2011">2011</date>
				<biblScope unit="volume">52</biblScope>
				<biblScope unit="page" from="1559" to="1564" />
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="article" xml:id="b39">
		<analytic>
			<author>
				<persName>
					<surname>Papananos</surname>
					<forename>Y</forename>
				</persName>
			</author>
			<title level="a">Feasibility of analogue computation for image processing application</title>
		</analytic>
		<monogr>
			<title level="j">IEEE Proc.- Circuits, Devices Sys.</title>
			<imprint>
				<date when="1989">1989</date>
				<biblScope unit="volume">136</biblScope>
				<biblScope unit="page" from="9" to="13" />
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="article" xml:id="b40">
		<analytic>
			<author>
				<persName>
					<surname>Parvizi</surname>
					<forename>M</forename>
				</persName>
			</author>
			<title level="a">An ultra-low-power wideband inductorless CMOS LNA with tunable active shunt-feedback</title>
		</analytic>
		<monogr>
			<title level="j">IEEE Trans. Microw. Theory Tech.</title>
			<imprint>
				<date when="2016">2016</date>
				<biblScope unit="volume">64</biblScope>
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="proceeding" xml:id="b41">
		<analytic>
			<author>
				<persName>
					<surname>Potluri</surname>
					<forename>S</forename>
				</persName>
			</author>
			<title level="a">CNN based high performance computing for real-time image processing on GPU</title>
		</analytic>
		<monogr>
			<title level="m">IEEE Proceedings of the Joint INDS and ISTET</title>
			<imprint>
				<date when="2011">2011</date>
				<biblScope unit="page" from="1" to="7" />
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="conference" xml:id="b42">
		<analytic>
			<author>
				<persName>
					<surname>Schlottmann</surname>
					<forename>C</forename>
				</persName>
			</author>
			<title level="a">Vector matrix multiplier on field programmable analog array</title>
		</analytic>
		<monogr>
			<title level="m">IEEE International Conference on Acoustics, Speech and Signal Processing</title>
			<imprint>
				<date when="2010">2010</date>
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="conference" xml:id="b43">
		<analytic>
			<author>
				<persName>
					<surname>Shameli</surname>
					<forename>A</forename>
				</persName>
			</author>
			<title level="a">A Novel ultra-low power low noise amplifier using differential inductor feedback</title>
		</analytic>
		<monogr>
			<title level="m">IEEE European Solid- State Conference</title>
			<imprint>
				<date when="2006">2006</date>
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="conference" xml:id="b44">
		<analytic>
			<author>
				<persName>
					<surname>Sharad</surname>
					<forename>M</forename>
				</persName>
			</author>
			<title level="a">Ultra-low energy analog image processing using spin based neurons</title>
		</analytic>
		<monogr>
			<title level="m">IEEE/ACM International Symposium on Nanoscale Architectures</title>
			<imprint>
				<date when="2012">2012</date>
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="conference" xml:id="b45">
		<analytic>
			<author>
				<persName>
					<surname>Shimonomura</surname>
					<forename>K</forename>
				</persName>
			</author>
			<title level="a">Neuromorphic binocular vision system for real-time disparity estimation</title>
		</analytic>
		<monogr>
			<title level="m">IEEE International Confer- ence on Robotics and Automation</title>
			<imprint>
				<date when="2007">2007</date>
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="article" xml:id="b46">
		<analytic>
			<author>
				<persName>
					<surname>Stocker</surname>
					<forename>A</forename>
				</persName>
			</author>
			<title level="a">Analog VLSI focal-plane array with dynamic connections for the estimation of piecewise-smooth optical flow</title>
		</analytic>
		<monogr>
			<title level="j">IEEE Trans. Circuits Syst. I Regul. Pap.</title>
			<imprint>
				<date when="2004">2004</date>
				<biblScope unit="volume">51</biblScope>
				<biblScope unit="page" from="963" to="973" />
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="grey-literature" xml:id="b47">
		<monogr>
			
			<author>
				<persName>
					<surname>Tang</surname>
					<forename>H</forename>
				</persName>
			</author>
			<title level="m">Study of design for reliability of RF and analog integrated circuits</title>
			<imprint>
				<publisher>University of Central Florida</publisher>
				<date when="2012">2012</date>
			</imprint>
			<note>Ph.D. Dissertation</note>
		</monogr>
	</bibl>
	
	<bibl type="data-sheet" xml:id="b48">
		<monogr>
			<title level="m">LMH6552 1.5 GHz fully differential ampli- fier</title>
			<imprint>
				<publisher>Texas Instruments</publisher>
				<date when="2007">2007</date>
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="conference" xml:id="b49">
		<analytic>
			<author>
				<persName>
					<surname>Valle</surname>
					<forename>M</forename>
				</persName>
			</author>
			<title level="a">An analog VLSI neural network for real-time image processing in industrial applications</title>
		</analytic>
		<monogr>
			<title level="m">Seventh IEEE ASIC conference</title>
			<imprint>
				<date when="1994">1994</date>
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="proceeding" xml:id="b50">
		<analytic>
			<author>
				<persName>
					<surname>Vornicu</surname>
					<forename>I</forename>
				</persName>
			</author>
			<title level="a">Image processing using a CMOS analog parallel architecture</title>
		</analytic>
		<monogr>
			<title level="m">IEEE Proceedings on CAS</title>
			<imprint>
				<date when="2010">2010</date>
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="book" xml:id="b51">
		<monogr>
			
			<author>
				<persName>
					<surname>Winkler</surname>
					<forename>S</forename>
				</persName>
			</author>
			<title level="m">Digital Video Quality: Vision Models and Metrics</title>
			<imprint>
				<publisher>Wiley</publisher>
				<pubPlace>West Sussex</pubPlace>
				<date when="2005">2005</date>
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="conference" xml:id="b52">
		<analytic>
			<author>
				<persName>
					<surname>Wyatt</surname>
					<forename type="first">J</forename><forename type="middle">L</forename>
				</persName>
			</author>
			<title level="a">The MIT Vision chip project: analog VLSI systems for fast image acquisition and early vision processing</title>
		</analytic>
		<monogr>
			<title level="m">IEEE International Conference on Robotics and Automation</title>
			<imprint>
				<date when="1991">1991</date>
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="data-sheet" xml:id="b53">
		<monogr>
			<author>Xilinx</author>
			<title level="m">7 Series FPGAs overview</title>
			<imprint>
				<date when="2016">2016</date>
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="data-sheet" xml:id="b54">
		<monogr>
			<author>Xilinx</author>
			<title level="m">Artix-7 FPGAs data sheet: DC and AC switching characteristics</title>
			<imprint>
				<date when="2015">2015</date>
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="article" xml:id="b55">
		<analytic>
			<author>
				<persName>
					<surname>Xinyu</surname>
					<forename>W</forename>
				</persName>
			</author>
			<title level="a">Homogeneous spiking neuromorphic system for real-world pattern recognition</title>
		</analytic>
		<monogr>
			<title level="j">IEEE J. Emerg. Sel.Top. Circuits Syst.</title>
			<imprint>
				<date when="2015">2015</date>
				<biblScope unit="volume">5</biblScope>
				<biblScope unit="page" from="254" to="266" />
			</imprint>
		</monogr>
	</bibl>
	
	<bibl type="conference" xml:id="b56">
		<analytic>
			<author>
				<persName>
					<surname>Yagi</surname>
					<forename>T</forename>
				</persName>
			</author>
			<author>
				<persName>
					<surname>Shimonomura</surname>
					<forename>K</forename>
				</persName>
			</author>
			<title level="a">Silicon primary visual cortex designed with a mixed analog-digital architecture</title>
		</analytic>
		<monogr>
			<title level="m">International Joint Conference on Neural Networks</title>
			<imprint>
				<date when="2007">2007</date>
			</imprint>
		</monogr>
	</bibl>	
	
	<bibl type="conference" xml:id="b57">
		<analytic>
			<author>
				<persName>
					<surname>Yin</surname>
					<forename>C</forename>
				</persName>
			</author>
			<title level="a">A 0.5 V 34.4uW 14.28kfps 105 dB smart image sensor with array level analog signal processing</title>
		</analytic>
		<monogr>
			<title level="m">IEEE Solid-State Circuits Conference</title>
			<imprint>
				<date when="2013-09">Nov. 2013</date>
			</imprint>
		</monogr>
	</bibl>
		
	</listBibl>
	</back>
	</text>
</TEI>
