module control_unit (output reg our_clk, input clk);
reg[32:0] counter = 0;
always@(posedge clk)
begin
	counter = counter +1;
	if(counter == 15000000) // the required time for our modified clock
	begin 
		our_clk = ~our_clk;
		counter =0; 
	end
end
endmodule 