# CYAN-FPGA ê°œì„  ê³„íš v2.0

**Project**: xdaq_top (CYAN-FPGA)
**FPGA**: Xilinx Artix-7 XC7A35TFGG484-1
**Tool**: Vivado 2025.2
**Date**: 2026-02-04
**Current Week**: Week 11 (Bitstream ì™„ë£Œ)
**Document Version**: 2.0

---

## ëª©ì°¨(Table of Contents)

1. [Executive Summary](#1-executive-summary)
2. [Completed Work (Weeks 1-11)](#2-completed-work-weeks-1-11)
3. [Current Status](#3-current-status)
4. [Remaining Work](#4-remaining-work)
5. [Module Specifications](#5-module-specifications)
6. [Roadmap (Weeks 12+)](#6-roadmap-weeks-12)
7. [Success Criteria](#7-success-criteria)
8. [Risk & Mitigation](#8-risk--mitigation)

---

## 1. Executive Summary

### 1.1 í”„ë¡œì íŠ¸ ê°œìš”(Project Overview)

CYAN-FPGA í”„ë¡œì íŠ¸ëŠ” ROIC(Readout Integrated Circuit) ì œì–´ ë° MIPI CSI-2 ë°ì´í„° ì „ì†¡ì„ ìœ„í•œ Xilinx Artix-7 ê¸°ë°˜ FPGA ì„¤ê³„ì…ë‹ˆë‹¤. 11ì£¼ì— ê±¸ì³ ì²´ê³„ì ì¸ ë¦¬íŒ©í† ë§ì„ ìˆ˜í–‰í–ˆìœ¼ë©°, ì£¼ìš” ì•ˆì „ ì´ìŠˆ(CDC), Reset í‘œì¤€í™”, FSM ë¦¬íŒ©í† ë§, ëª¨ë“ˆ ì¶”ì¶œ, Bitstream ìƒì„±ì„ ë‹¬ì„±í–ˆìŠµë‹ˆë‹¤.

### 1.2 ì£¼ìš” ì„±ê³¼(Key Achievements, Weeks 1-11)

| Category | Metric | Initial | Final | Status |
|----------|--------|---------|-------|--------|
| CDC Violations | 8+ | 0 | âœ… ë‹¬ì„± |
| Reset Consistency | 30% | 100% | âœ… ë‹¬ì„± |
| FSM Standard Compliance | 0% | 100% | âœ… ë‹¬ì„± |
| Syntax Errors | 2 | 0 | âœ… ë‹¬ì„± |
| Bitstream Generation | N/A | PASS | âœ… ë‹¬ì„± |
| Module Count | 21 | 39 | âœ… ì™„ë£Œ |
| IP Files Tracked | 594 | 0 (.gitignore) | âœ… ë‹¬ì„± |

### 1.3 Week 11 ì£¼ìš” ì„±ê³¼(Milestone)

**Status**: âœ… **BITSTREAM ì™„ë£Œ**

- âœ… ERR-017: Bitstream Clock Routing ìˆ˜ì • (BUFG ëª…ì‹œì  ì¸ìŠ¤í„´ìŠ¤í™”)
- âœ… Build ìë™í™”: TCL ìŠ¤í¬ë¦½íŠ¸ (build_bitstream.tcl) ì™„ë£Œ
- âœ… File ì •ë¦¬: 594ê°œ IP ìƒì„± íŒŒì¼ì„ .gitignoreë¡œ ì´ë™
- âœ… ì¶œë ¥ íŒŒì¼: cyan_top.bit, .bin, .mcs ìƒì„± ì™„ë£Œ
- âœ… Synthesis: 0 errors, 0 critical warnings
- âœ… Implementation: 0 errors, timing ì¶©ì¡±

---

## 2. Completed Work (Weeks 1-11)

### 2.1 Phase 1: Critical Safety (Week 1)

**Focus**: Clock Domain Crossing (CDC) ìœ„ë°˜ ìˆ˜ì •

| Issue ID | Category | Description | Solution |
|----------|----------|-------------|----------|
| CDC-001 | CDC Violation | gen_sync_start signalì´ domainì„ ë¬´ë‹¨ìœ„ë¡œ ê±´ë„˜ê° | 3-stage synchronizer |
| CDC-002 | Missing Constraints | CDC false path ì œì•½ì¡°ê±´ ì—†ìŒ | Clock groups + CDC constraints |

**Deliverables**:
- cdc_sync_3ff.sv: 3-stage CDC synchronizer ëª¨ë“ˆ (91 lines)
- Clock groupsë¥¼ í¬í•¨í•œ timing ì œì•½ì¡°ê±´ ì—…ë°ì´íŠ¸
- ëª¨ë“  CDC ìœ„ë°˜ í•´ê²°

### 2.2 Phase 2: Reset Standardization (Week 2)

**Focus**: í†µí•© Reset ì•„í‚¤í…ì²˜

| Issue ID | Category | Description | Solution |
|----------|----------|-------------|----------|
| RST-001 | Reset Inconsistency | active-LOW/HIGH mixed | Active-LOW í‘œì¤€ |
| RST-002 | Multiple Async Resets | Domainë‹¹ ì—¬ëŸ¬ async reset | ë‹¨ì¼ synchronized reset |

**Deliverables**:
- reset_sync.sv: Reset synchronizer ëª¨ë“ˆ (53 lines)
- ëª¨ë“  resetì„ active-LOW ê·¹ì„±ìœ¼ë¡œ í†µí•©
- Async assert, sync deassert íŒ¨í„´

### 2.3 Phase 3: FSM Refactoring (Weeks 3-4)

**Focus**: 3-Block FSM ìŠ¤íƒ€ì¼ ì¤€ìˆ˜

| Issue ID | Category | Description | Solution |
|----------|----------|-------------|----------|
| FSM-001 | Non-Standard FSM | sequencer_fsmê°€ 2-block ìŠ¤íƒ€ì¼ ì‚¬ìš© | 3-block ë¦¬íŒ©í† ë§ |
| CDC-003 | MIPI Data CDC | async_fifo_24b í†µí•© | async_fifo_24b ëª¨ë“ˆ |

**Deliverables**:
- sequencer_fsm.sv: 3-block ìŠ¤íƒ€ì¼ë¡œ ë¦¬íŒ©í† ë§ (603 lines)
- async_fifo_24b.sv: 24-bit async FIFO (138 lines)
- async_fifo.sv: Universal async FIFO (165 lines)
- FSM testbench ìƒì„±

### 2.4 Phase 4: Critical Fixes (Week 5)

**Focus**: P0 Syntax ë° í†µí•© ì´ìŠˆ

| Issue ID | Category | Description | Solution |
|----------|----------|-------------|----------|
| SYN-001 | Syntax Error | cyan_top.sv:530 ì¤‘ë³µ ì„¸ë¯¸ì½œë¡  | ì œê±° |
| SYN-002 | Self-Assignment | reg_map_integration.sv:149 | ì œê±° |
| RST-003 | Reset Polarity | init, ti_roic_integrationì— í˜¼í•© ê·¹ì„± | active-LOWë¡œ í†µí•© |

**Deliverables**:
- Syntax ì˜¤ë¥˜ í•´ê²°
- mipi_integration.sv: MIPI CSI-2 TX wrapper (89 lines)
- sequencer_wrapper.sv: FSM + index wrapper (128 lines)
- data_path_integration.sv: Data path wrapper (109 lines)

### 2.5 Phase 5: Top-Level Decomposition (Weeks 6-10)

**Focus**: cyan_top.svì—ì„œ ëª¨ë“ˆ ì¶”ì¶œ

#### Week 6: Debug ë° Sync ì²˜ë¦¬

| Module ID | Module | Lines | Purpose |
|-----------|--------|-------|---------|
| M6-1 | debug_integration.sv | 166 | ILA debug í†µí•© |
| M6-2 | sync_processing.sv | 111 | Sync signal ì²˜ë¦¬ |

#### Week 7: Gate Driver ë° ROIC ë°°ì—´

| Module ID | Module | Lines | Purpose |
|-----------|--------|-------|---------|
| M7-1 | gate_driver_output.sv | 135 | ROIC gate driver ì¶œë ¥ |
| M7-2 | roic_channel_array.sv | 212 | ROIC 12-ì±„ë„ ë°°ì—´ |

#### Week 8: Control Signal ë° Power

| Module ID | Module | Lines | Purpose |
|-----------|--------|-------|---------|
| M8-1 | control_signal_mux.sv | 77 | Control signal mux |
| M8-2 | power_control.sv | 99 | Power sequencing ì œì–´ |

#### Week 9: FSM Refactoring

| Module ID | Module | Lines | Purpose |
|-----------|--------|-------|---------|
| M9-1 | init.sv (refactored) | 344 | 3-block FSM ìŠ¤íƒ€ì¼ |

#### Week 10: ìµœì¢… í†µí•©

| Task | Description | Status |
|------|-------------|--------|
| M10-1 | ëª¨ë“ˆ í†µí•© ê²€ì¦ | âœ… |
| M10-2 | ë¬¸ì„œ ì—…ë°ì´íŠ¸ | âœ… |
| M10-3 | ì•„ì¹´ì´ë¸Œ ì™„ë£Œ | âœ… |

**Phase 5 ìš”ì•½**:
- 9ê°œ ëª¨ë“ˆ ì¶”ì¶œ (1,467 lines)
- ëª¨ë“ˆ ìˆ˜: 24 â†’ 33
- FSM í‘œì¤€ ì¤€ìˆ˜: 50% â†’ 100%

### 2.6 Phase 6: Bitstream Generation (Week 11)

**Focus**: Build ìë™í™” ë° Timing closure

| Issue ID | Category | Description | Solution |
|----------|----------|-------------|----------|
| ERR-017 | Clock Routing | Place 30-574: BUFG routing error | ëª…ì‹œì  BUFG ì¸ìŠ¤í„´ìŠ¤í™” |

**Deliverables**:
- build_bitstream.tcl: ìë™í™” Build ìŠ¤í¬ë¦½íŠ¸
- post_script.tcl: Post-build ì²˜ë¦¬
- cyan_top.bit: FPGA programming bitstream
- cyan_top.bin: Binary format
- cyan_top.mcs: SPI Flash ì´ë¯¸ì§€
- cyan_top.ltx: Debug probes
- 594ê°œ IP ìƒì„± íŒŒì¼ì„ .gitignoreë¡œ

**Build ê²°ê³¼**:
```
Synthesis:   PASS (0 errors, 0 critical warnings)
Implementation: PASS (0 errors, timing met)
Bitstream:   PASS
```

---

## 3. Current Status

### 3.1 í’ˆì§ˆ ì§€í‘œ(Quality Metrics)

| Metric | Week 0 | Week 11 | Target | Status |
|--------|--------|---------|--------|--------|
| CDC Violations | 8+ | 0 | 0 | âœ… |
| Reset Consistency | 30% | 100% | 100% | âœ… |
| FSM Standard Compliance | 0% | 100% | 100% | âœ… |
| Syntax Errors | 2 | 0 | 0 | âœ… |
| Synthesis Errors | N/A | 0 | 0 | âœ… |
| Bitstream Generation | FAIL | PASS | PASS | âœ… |
| Module Count | 21 | 39 | - | âœ… |
| cyan_top.sv Lines | 1261 | 1292 | <500 | ğŸŸ¡ |
| Test Coverage | 23% | 23% | >70% | â³ |

### 3.2 ëª¨ë“ˆ ë¶„í•´(Module Breakdown, 39 Modules)

**Core Modules (5ê°œ)**:
- cyan_top.sv (1292 lines) - Top level
- init.sv (344 lines) - Power initialization FSM
- sequencer_fsm.sv (603 lines) - Acquisition sequencer FSM
- read_data_mux.sv (771 lines) - LVDS data read mux
- reg_map_integration.sv (278 lines) - SPI register map

**Integration Modules (10ê°œ)**: Weeks 4-10 ì¶”ì¶œ
**CDC/Reset Modules (5ê°œ)**: Synchronization primitives
**Clock/Timing Modules (2ê°œ)**: Clock generation
**Communication Modules (3ê°œ)**: SPI, I2C, gate driver
**TI-ROIC Subsystem (8ê°œ)**: TI ROIC interface
**CSI2 Subsystem (2ê°œ)**: MIPI CSI-2 TX
**Legacy/Reference (4ê°œ)**: Historical reference

### 3.3 ì´ìŠˆ ìš”ì•½(Issues Summary)

**Open Issues**: 0
**Critical Issues**: 0
**Resolved Issues**: 12

---

## 4. Remaining Work

### 4.1 ëŒ€í˜• ëª¨ë“ˆ ë¶„í•´(Large Module Decomposition)

| Module | Lines | Target | Priority | Action |
|--------|-------|--------|----------|--------|
| cyan_top.sv | 1292 | <500 | P1 | MIPI wrapper, RF SPI control, LED control ì¶”ì¶œ |
| read_data_mux.sv | 771 | <500 | P2 | Async FIFO control, data path logic ì¶”ì¶œ |

### 4.2 Test Coverage í™•ì¥

| Current | Target | Gap | Priority |
|---------|--------|-----|----------|
| 23% | >70% | 47% | P1 |

**í•„ìš”í•œ Testbench**:
- [ ] cyan_top_tb.sv - Top-level í†µí•©
- [ ] init_tb.sv - Power initialization FSM
- [ ] sequencer_fsm_tb.sv - Sequencer state machine
- [ ] read_data_mux_tb.sv - Data path with async FIFO
- [ ] Integration modules (10 testbenches)

### 4.3 Simulation ê²€ì¦

**Pre-Simulation ì²´í¬ë¦¬ìŠ¤íŠ¸**:
- [ ] Synthesis: âœ… PASS
- [ ] Bitstream: âœ… PASS
- [ ] Testbench ìƒì„±: â³ ëŒ€ê¸° ì¤‘
- [ ] Behavioral simulation: â³ ëŒ€ê¸° ì¤‘
- [ ] Post-synthesis simulation: â³ ëŒ€ê¸° ì¤‘

**Post-Simulation ì‘ì—…**:
1. ê²°ê³¼ ë¶„ì„
2. ì´ìŠˆ ì¶”ì 
3. Bug ìˆ˜ì •
4. ì¬ê²€ì¦

---

## 5. Module Specifications

### 5.1 Core Modules (í•µì‹¬ ëª¨ë“ˆ)

#### cyan_top.sv (1292 lines)

**Purpose**: ëª¨ë“  í•˜ìœ„ ì‹œìŠ¤í…œì„ í†µí•©í•˜ëŠ” Top-level ëª¨ë“ˆ

**Key Interfaces**:
- Clock inputs: CLK_200MHZ_P/N, CLK_100MHZ, CLK_20MHZ
- Reset input: nRST (active-LOW)
- LVDS I/O: ROIC data channels (12x)
- MIPI CSI-2 TX: mipi_csi2_tx data
- SPI Slave: ë ˆì§€ìŠ¤í„° ì ‘ê·¼ ì¸í„°í˜ì´ìŠ¤

**Sub-modules**:
- clock_gen_top: Clock generation ë° reset synchronization
- init: Power initialization FSM
- ti_roic_integration: TI ROIC interface
- mipi_integration: MIPI CSI-2 TX wrapper
- sequencer_wrapper: Sequencer FSM
- data_path_integration: Data processing
- debug_integration: ILA debug
- sync_processing: Sync signals
- gate_driver_output: ROIC gate driver
- roic_channel_array: 12-channel array
- control_signal_mux: Control routing
- power_control: Power sequencing
- reg_map_integration: SPI register map

**ë¶„í•´ ê³„íš(Decomposition Plan)**:
- MIPI interface wrapper ì¶”ì¶œ (~100 lines)
- RF SPI control ì¶”ì¶œ (~80 lines)
- State LED control ì¶”ì¶œ (~20 lines)

#### init.sv (344 lines)

**Purpose**: Power initialization FSM (3-block ìŠ¤íƒ€ì¼)

**State Machine**:
- Block 1: State register (always_ff)
- Block 2: Next state logic (always_comb)
- Block 3: Output logic (always_comb)

**States**: IDLE â†’ PWR_SEQ â†’ STABILIZE â†’ READY

#### sequencer_fsm.sv (603 lines)

**Purpose**: Acquisition sequencer FSM (3-block ìŠ¤íƒ€ì¼)

**States**: IDLE â†’ PRE_CONFIG â†’ INTEGRATE â†’ READ â†’ TRANSFER â†’ DONE

**Output**: ROIC gate driver, data path, MIPI TXìš© ì œì–´ ì‹ í˜¸

#### read_data_mux.sv (771 lines)

**Purpose**: LVDS data read multiplexer with async FIFO

**Key Features**:
- 12-channel LVDS input
- CDCìš© async_fifo_24b (200MHz â†’ 100MHz)
- Data reordering ë° alignment
- First channel detection

**ë¶„í•´ ê³„íš**:
- Async FIFO control logic ì¶”ì¶œ (~150 lines)
- Data path logic ì¶”ì¶œ (~100 lines)

### 5.2 Integration Modules (í†µí•© ëª¨ë“ˆ)

#### mipi_integration.sv (89 lines)

**Purpose**: MIPI CSI-2 TX + AXI stream wrapper

**Interfaces**:
- Input: AXI stream from data path
- Output: MIPI CSI-2 TX interface

#### sequencer_wrapper.sv (128 lines)

**Purpose**: FSM + index generation wrapper

**Features**:
- Sequencer FSM instantiation
- Index generation logic
- Control signal aggregation

#### data_path_integration.sv (109 lines)

**Purpose**: read_data_mux + data processing wrapper

**Features**:
- Data mux instantiation
- Processing pipeline
- Output formatting

### 5.3 CDC and Reset Modules

#### cdc_sync_3ff.sv (91 lines)

**Purpose**: 3-stage CDC synchronizer

**Parameters**:
- WIDTH: Data width
- RESET_VALUE: Initial value

**Usage**: ëª¨ë“  ë‹¨ì¼ ë¹„íŠ¸ CDC crossing

#### async_fifo_24b.sv (138 lines)

**Purpose**: CDCìš© 24-bit async FIFO

**Features**:
- Gray code pointer synchronization
- Full/empty detection
- MTBF-optimized design

**Usage**: MIPI data path CDC (200MHz â†’ 100MHz)

#### reset_sync.sv (53 lines)

**Purpose**: Reset synchronizer (async assert, sync deassert)

**Pattern**:
```systemverilog
always_ff @(posedge clk or negedge rst_async) begin
    if (!rst_async) rst_sync <= 2'b00;
    else rst_sync <= {rst_sync[0], 1'b1};
end
assign rst_sync_n = rst_sync[1];
```

---

## 6. Roadmap (Weeks 12+)

### 6.1 Phase 7: Verification (Week 12+)

**Focus**: Simulation ê²€ì¦ ë° Test Coverage

| Task | Duration | Priority | Status |
|------|----------|----------|--------|
| Testbench ìƒì„± | 1 week | P1 | â³ ê³„íšë¨ |
| Behavioral simulation | 1 week | P1 | â³ ê³„íšë¨ |
| Post-synthesis simulation | 1 week | P2 | â³ ê³„íšë¨ |
| Coverage ë¶„ì„ | 3 days | P2 | â³ ê³„íšë¨ |
| Bug ìˆ˜ì • | 1 week | P1 | â³ ê³„íšë¨ |

### 6.2 Phase 8: Further Decomposition (Week 13+)

**Focus**: ëŒ€í˜• ëª¨ë“ˆ ê°ì¶•

| Module | Target | Duration | Priority |
|--------|--------|----------|----------|
| cyan_top.sv | <500 lines | 1 week | P1 |
| read_data_mux.sv | <500 lines | 3 days | P2 |

### 6.3 Phase 9: Documentation (ì§€ì†)

**Focus**: ì™„ì „í•œ ë¬¸ì„œí™”

| Document | Status | Priority |
|----------|--------|----------|
| TECHNICAL_REFERENCE.md v2.0 | â³ ì§„í–‰ ì¤‘ | P1 |
| MODULE_SPECIFICATION.md | â³ ê³„íšë¨ | P2 |
| TEST_PLAN.md | â³ ê³„íšë¨ | P1 |

---

## 7. Success Criteria

### 7.1 Quality Gates (í’ˆì§ˆ ê²Œì´íŠ¸)

| Criterion | Target | Current | Status |
|-----------|--------|---------|--------|
| CDC Violations | 0 | 0 | âœ… |
| Reset Consistency | 100% | 100% | âœ… |
| FSM Standard Compliance | 100% | 100% | âœ… |
| Synthesis Errors | 0 | 0 | âœ… |
| Bitstream Generation | PASS | PASS | âœ… |
| Test Coverage | >70% | 23% | â³ |
| cyan_top.sv Lines | <500 | 1292 | ğŸŸ¡ |
| read_data_mux.sv Lines | <500 | 771 | ğŸŸ¡ |

### 7.2 Exit Criteria (Week 11)

| Criterion | Status |
|-----------|--------|
| ëª¨ë“  ì£¼ìš” ì´ìŠˆ í•´ê²° | âœ… |
| Bitstream ì„±ê³µì  ìƒì„± | âœ… |
| Synthesis 0 errorsë¡œ í†µê³¼ | âœ… |
| Implementation timing ì¶©ì¡± | âœ… |
| Build ìë™í™” ì™„ë£Œ | âœ… |
| ë¬¸ì„œ ì—…ë°ì´íŠ¸ | âœ… |

---

## 8. Risk & Mitigation

### 8.1 Risk Assessment (ìœ„í—˜ í‰ê°€)

| Risk | Probability | Impact | Mitigation |
|------|-------------|--------|------------|
| Simulation ì‹¤íŒ¨ | Medium | High | Debug capacity ready, ì ì§„ì  í…ŒìŠ¤íŠ¸ |
| Module ë¶„í•´ ë³µì¡ | High | Low | ì ì§„ì  ì ‘ê·¼, reference pattern |
| ë¬¸ì„œ ì—…ë°ì´íŠ¸ ì§€ì—° | Low | Medium | P0 í•­ëª© ìš°ì„ , template ì¬ì‚¬ìš© |
| Test coverage ëª©í‘œ ë¯¸ë‹¬ | Medium | Medium | Critical path ìš°ì„  |

### 8.2 ì™„í™” ì „ëµ(Mitigation Strategies)

1. **Incremental Verification**: í†µí•© ì „ ê° ëª¨ë“ˆ ë…ë¦½ì ìœ¼ë¡œ í…ŒìŠ¤íŠ¸
2. **Reference Patterns**: ê¸°ì¡´ ë¦¬íŒ©í† ë§ ëª¨ë“ˆì„ templateë¡œ í™œìš©
3. **Documentation Templates**: ê¸°ì¡´ ë¬¸ì„œ êµ¬ì¡° ì¬ì‚¬ìš©
4. **Critical Path Coverage**: Data path ë° FSMì— ëŒ€í•œ test coverage ìš°ì„ 

---

## 9. Reference Materials

### 9.1 Documentation (ë¬¸ì„œ)

| Document | Location | Purpose |
|----------|----------|---------|
| README.md | ./ | í”„ë¡œì íŠ¸ ê°œìš” |
| TECHNICAL_REFERENCE.md | ./doc/ | ê¸°ìˆ  ì‚¬ì–‘ |
| LESSONS_LEARNED.md | ./doc/ | ì›Œí¬í”Œë¡œìš° pattern |
| errors-and-solutions.md | ./.alfred-memory/rules/ | ì´ìŠˆ ì¶”ì  |

### 9.2 Archive (ë³´ê´€)

| Document | Location | Content |
|----------|----------|---------|
| WEEK1_STATUS.md | ./doc/archive/ | Week 1 ìš”ì•½ |
| WEEK4_DECOMPOSITION_PLAN.md | ./doc/archive/ | ë¶„í•´ ê³„íš |
| WEEK5_SUMMARY.md | ./doc/archive/ | Week 5 ìš”ì•½ |
| WEEK6-10_SUMMARY.md | ./doc/archive/ | Weeks 6-10 ìš”ì•½ |
| WEEK11_SUMMARY.md | ./doc/archive/ | Week 11 ìš”ì•½ |

---

## 10. Sign-Off

**Week 11 Status**: âœ… **BITSTREAM ì™„ë£Œ**

**Completed By**: FPGA Design Team
**Date**: 2026-02-04
**Next Phase**: Week 12+ - Simulation ê²€ì¦

**Notes**:
- 6ê°œ Phase (Weeks 1-11) ëª¨ë‘ ì™„ë£Œ
- Bitstream ìƒì„± ì„±ê³µ
- Build ìë™í™” ì™„ë£Œ
- ê²€ì¦ ë‹¨ê³„ ì¤€ë¹„ ì™„ë£Œ

---

**Document Version**: 2.0
**Last Updated**: 2026-02-04
**Maintainer**: FPGA Design Team
