Release 14.4 - xst P.49d (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> 
Reading design: WF68K00IP_TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "WF68K00IP_TOP.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "WF68K00IP_TOP"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : WF68K00IP_TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/files/code/foodfight/m68k-vhdl/68K00/wf68k00ip_pkg.vhd" into library work
Parsing package <WF68K00IP_PKG>.
Parsing VHDL file "/files/code/foodfight/m68k-vhdl/68K00/wf68k00ip_shifter.vhd" into library work
Parsing entity <WF68K00IP_SHIFTER>.
Parsing architecture <BEHAVIOR> of entity <wf68k00ip_shifter>.
Parsing VHDL file "/files/code/foodfight/m68k-vhdl/68K00/wf68k00ip_opcode_decoder.vhd" into library work
Parsing entity <WF68K00IP_OPCODE_DECODER>.
Parsing architecture <BEHAVIOR> of entity <wf68k00ip_opcode_decoder>.
Parsing VHDL file "/files/code/foodfight/m68k-vhdl/68K00/wf68k00ip_interrupt_controller.vhd" into library work
Parsing entity <WF68K00IP_INTERRUPT_CONTROL>.
Parsing architecture <BEHAVIOR> of entity <wf68k00ip_interrupt_control>.
Parsing VHDL file "/files/code/foodfight/m68k-vhdl/68K00/wf68k00ip_data_registers.vhd" into library work
Parsing entity <WF68K00IP_DATA_REGISTERS>.
Parsing architecture <BEHAVIOR> of entity <wf68k00ip_data_registers>.
Parsing VHDL file "/files/code/foodfight/m68k-vhdl/68K00/wf68k00ip_control.vhd" into library work
Parsing entity <WF68K00IP_CONTROL>.
Parsing architecture <BEHAVIOR> of entity <wf68k00ip_control>.
Parsing VHDL file "/files/code/foodfight/m68k-vhdl/68K00/wf68k00ip_bus_interface.vhd" into library work
Parsing entity <WF68K00IP_BUS_INTERFACE>.
Parsing architecture <BEHAVIOR> of entity <wf68k00ip_bus_interface>.
Parsing VHDL file "/files/code/foodfight/m68k-vhdl/68K00/wf68k00ip_alu.vhd" into library work
Parsing entity <WF68K00IP_ALU>.
Parsing architecture <BEHAVIOR> of entity <wf68k00ip_alu>.
Parsing VHDL file "/files/code/foodfight/m68k-vhdl/68K00/wf68k00ip_address_registers.vhd" into library work
Parsing entity <WF68K00IP_ADDRESS_REGISTERS>.
Parsing architecture <BEHAVIOR> of entity <wf68k00ip_address_registers>.
Parsing VHDL file "/files/code/foodfight/m68k-vhdl/68K00/wf68k00ip_top_soc.vhd" into library work
Parsing entity <WF68K00IP_TOP_SOC>.
Parsing architecture <STRUCTURE> of entity <wf68k00ip_top_soc>.
Parsing VHDL file "/files/code/foodfight/m68k-vhdl/68K00/wf68k00ip_top.vhd" into library work
Parsing entity <WF68K00IP_TOP>.
Parsing architecture <STRUCTURE> of entity <wf68k00ip_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <WF68K00IP_TOP> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <WF68K00IP_TOP_SOC> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <WF68K00IP_CONTROL> (architecture <BEHAVIOR>) from library <work>.

Elaborating entity <WF68K00IP_INTERRUPT_CONTROL> (architecture <BEHAVIOR>) from library <work>.

Elaborating entity <WF68K00IP_OPCODE_DECODER> (architecture <BEHAVIOR>) from library <work>.
INFO:HDLCompiler:679 - "/files/code/foodfight/m68k-vhdl/68K00/wf68k00ip_opcode_decoder.vhd" Line 855. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/files/code/foodfight/m68k-vhdl/68K00/wf68k00ip_opcode_decoder.vhd" Line 889. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/files/code/foodfight/m68k-vhdl/68K00/wf68k00ip_opcode_decoder.vhd" Line 960. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/files/code/foodfight/m68k-vhdl/68K00/wf68k00ip_opcode_decoder.vhd" Line 1015. Case statement is complete. others clause is never selected

Elaborating entity <WF68K00IP_ADDRESS_REGISTERS> (architecture <BEHAVIOR>) from library <work>.

Elaborating entity <WF68K00IP_DATA_REGISTERS> (architecture <BEHAVIOR>) from library <work>.

Elaborating entity <WF68K00IP_ALU> (architecture <BEHAVIOR>) from library <work>.

Elaborating entity <WF68K00IP_SHIFTER> (architecture <BEHAVIOR>) from library <work>.

Elaborating entity <WF68K00IP_BUS_INTERFACE> (architecture <BEHAVIOR>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <WF68K00IP_TOP>.
    Related source file is "/files/code/foodfight/m68k-vhdl/68K00/wf68k00ip_top.vhd".
    Found 1-bit tristate buffer for signal <ADR<23>> created at line 164
    Found 1-bit tristate buffer for signal <ADR<22>> created at line 164
    Found 1-bit tristate buffer for signal <ADR<21>> created at line 164
    Found 1-bit tristate buffer for signal <ADR<20>> created at line 164
    Found 1-bit tristate buffer for signal <ADR<19>> created at line 164
    Found 1-bit tristate buffer for signal <ADR<18>> created at line 164
    Found 1-bit tristate buffer for signal <ADR<17>> created at line 164
    Found 1-bit tristate buffer for signal <ADR<16>> created at line 164
    Found 1-bit tristate buffer for signal <ADR<15>> created at line 164
    Found 1-bit tristate buffer for signal <ADR<14>> created at line 164
    Found 1-bit tristate buffer for signal <ADR<13>> created at line 164
    Found 1-bit tristate buffer for signal <ADR<12>> created at line 164
    Found 1-bit tristate buffer for signal <ADR<11>> created at line 164
    Found 1-bit tristate buffer for signal <ADR<10>> created at line 164
    Found 1-bit tristate buffer for signal <ADR<9>> created at line 164
    Found 1-bit tristate buffer for signal <ADR<8>> created at line 164
    Found 1-bit tristate buffer for signal <ADR<7>> created at line 164
    Found 1-bit tristate buffer for signal <ADR<6>> created at line 164
    Found 1-bit tristate buffer for signal <ADR<5>> created at line 164
    Found 1-bit tristate buffer for signal <ADR<4>> created at line 164
    Found 1-bit tristate buffer for signal <ADR<3>> created at line 164
    Found 1-bit tristate buffer for signal <ADR<2>> created at line 164
    Found 1-bit tristate buffer for signal <ADR<1>> created at line 164
    Found 1-bit tristate buffer for signal <DATA<15>> created at line 165
    Found 1-bit tristate buffer for signal <DATA<14>> created at line 165
    Found 1-bit tristate buffer for signal <DATA<13>> created at line 165
    Found 1-bit tristate buffer for signal <DATA<12>> created at line 165
    Found 1-bit tristate buffer for signal <DATA<11>> created at line 165
    Found 1-bit tristate buffer for signal <DATA<10>> created at line 165
    Found 1-bit tristate buffer for signal <DATA<9>> created at line 165
    Found 1-bit tristate buffer for signal <DATA<8>> created at line 165
    Found 1-bit tristate buffer for signal <DATA<7>> created at line 165
    Found 1-bit tristate buffer for signal <DATA<6>> created at line 165
    Found 1-bit tristate buffer for signal <DATA<5>> created at line 165
    Found 1-bit tristate buffer for signal <DATA<4>> created at line 165
    Found 1-bit tristate buffer for signal <DATA<3>> created at line 165
    Found 1-bit tristate buffer for signal <DATA<2>> created at line 165
    Found 1-bit tristate buffer for signal <DATA<1>> created at line 165
    Found 1-bit tristate buffer for signal <DATA<0>> created at line 165
    Found 1-bit tristate buffer for signal <RESETn> created at line 174
    Found 1-bit tristate buffer for signal <HALTn> created at line 175
    Found 1-bit tristate buffer for signal <ASn> created at line 178
    Found 1-bit tristate buffer for signal <UDSn> created at line 180
    Found 1-bit tristate buffer for signal <LDSn> created at line 182
    Found 1-bit tristate buffer for signal <RWn> created at line 184
    Found 1-bit tristate buffer for signal <VMAn> created at line 186
    Found 1-bit tristate buffer for signal <FC<2>> created at line 190
    Found 1-bit tristate buffer for signal <FC<1>> created at line 190
    Found 1-bit tristate buffer for signal <FC<0>> created at line 190
    Summary:
	inferred  49 Tristate(s).
Unit <WF68K00IP_TOP> synthesized.

Synthesizing Unit <WF68K00IP_TOP_SOC>.
    Related source file is "/files/code/foodfight/m68k-vhdl/68K00/wf68k00ip_top_soc.vhd".
    Found 1-bit register for signal <HALT_In>.
    Found 1-bit register for signal <VPA_In>.
    Found 1-bit register for signal <BR_In>.
    Found 1-bit register for signal <BGACK_In>.
    Found 1-bit register for signal <RESET_IN_In>.
    Found 1-bit register for signal <AVEC_In>.
    Found 3-bit register for signal <IPL_TMPn>.
    Found 3-bit register for signal <IPL_In>.
    Found 1-bit register for signal <BERR_In>.
    Found 32-bit adder for signal <PC_OUT[31]_GND_56_o_add_186_OUT> created at line 551.
    Found 3-bit comparator equal for signal <IPL_TMPn[2]_IPLn[2]_equal_1_o> created at line 383
    Found 3-bit comparator greater for signal <GND_56_o_REGSEL_119_I[2]_LessThan_27_o> created at line 461
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred 220 Multiplexer(s).
Unit <WF68K00IP_TOP_SOC> synthesized.

Synthesizing Unit <WF68K00IP_CONTROL>.
    Related source file is "/files/code/foodfight/m68k-vhdl/68K00/wf68k00ip_control.vhd".
WARNING:Xst:647 - Input <SR_CCR_IN<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SR_CCR_IN<12:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SR_CCR_IN<14:14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DIV_MUL_32n64> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <CHK_ADR>.
    Found 1-bit register for signal <CHK_ADR_STRB.LOCK>.
    Found 1-bit register for signal <TAS_LOCK>.
    Found 1-bit register for signal <PREDEC_CTRL.LOCK>.
    Found 1-bit register for signal <AR_DEC_I>.
    Found 1-bit register for signal <EXWORD_COUNTER.LOCK>.
    Found 1-bit register for signal <MOVEM_PI_CORR>.
    Found 1-bit register for signal <CHK_PC>.
    Found 10-bit register for signal <P_STATUS_REG.SREG_MEM>.
    Found 10-bit register for signal <P_STATUS_REG.SREG_MEM_TMP>.
    Found 2-bit register for signal <EXWORD_COUNTER.SRC_TMP>.
    Found 2-bit register for signal <EXWORD_COUNTER.DEST_TMP>.
    Found 5-bit register for signal <MOVEM_CTRL.BIT_PNT>.
    Found 5-bit register for signal <EXEC_STATE>.
    Found 3-bit register for signal <MOVEM_CTRL.REGSEL_TMP>.
    Found 1-bit register for signal <EW_ADR>.
    Found 1-bit register for signal <MOVEM_EN>.
    Found 1-bit register for signal <MOVEM_ADn_I>.
    Found 1-bit register for signal <MOVEM_ADn>.
    Found 3-bit register for signal <MOVEM_REGSEL>.
    Found 1-bit register for signal <TRAPLOCK>.
    Found finite state machine <FSM_0> for signal <EXEC_STATE>.
    -----------------------------------------------------------------------
    | States             | 24                                             |
    | Transitions        | 759                                            |
    | Inputs             | 77                                             |
    | Outputs            | 35                                             |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RESETn (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <n1034> created at line 749.
    Found 3-bit subtractor for signal <n1035> created at line 751.
    Found 2-bit adder for signal <EXWORD_COUNTER.SRC_TMP[1]_GND_57_o_add_482_OUT> created at line 736.
    Found 2-bit adder for signal <EXWORD_COUNTER.DEST_TMP[1]_GND_57_o_add_485_OUT> created at line 742.
    Found 5-bit adder for signal <MOVEM_CTRL.BIT_PNT[4]_GND_57_o_add_507_OUT> created at line 794.
    Found 3-bit adder for signal <MOVEM_CTRL.REGSEL_TMP[2]_GND_57_o_add_509_OUT> created at line 797.
    Found 3-bit subtractor for signal <GND_57_o_GND_57_o_sub_509_OUT<2:0>> created at line 796.
    Found 1-bit 16-to-1 multiplexer for signal <MOVEM_CTRL.BIT_PNT[4]_REGLISTMASK[15]_Mux_524_o> created at line 814.
    Found 1-bit 16-to-1 multiplexer for signal <MOVEM_CTRL.BIT_PNT[4]_REGLISTMASK[15]_Mux_531_o> created at line 831.
    Found 5-bit 24-to-1 multiplexer for signal <NEXT_EXEC_STATE> created at line 869.
    Found 2-bit comparator greater for signal <GND_57_o_EXWORD_COUNTER.SRC_TMP[1]_LessThan_495_o> created at line 748
    Found 2-bit comparator greater for signal <GND_57_o_EXWORD_COUNTER.DEST_TMP[1]_LessThan_498_o> created at line 750
    Found 2-bit comparator equal for signal <GOT_EXT> created at line 757
    Found 2-bit comparator equal for signal <GOT_DEST_EXT> created at line 763
    Found 5-bit comparator greater for signal <n0785> created at line 806
    Found 3-bit comparator equal for signal <MOVEM_CTRL.REGSEL_TMP[2]_REGSEL_20[2]_equal_522_o> created at line 814
    Found 5-bit comparator greater for signal <MOVEM_CTRL.BIT_PNT[4]_PWR_8_o_LessThan_524_o> created at line 814
    Found 3-bit comparator equal for signal <MOVEM_CTRL.REGSEL_TMP[2]_REGSEL_20[2]_equal_531_o> created at line 828
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred 297 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <WF68K00IP_CONTROL> synthesized.

Synthesizing Unit <WF68K00IP_INTERRUPT_CONTROL>.
    Related source file is "/files/code/foodfight/m68k-vhdl/68K00/wf68k00ip_interrupt_controller.vhd".
WARNING:Xst:647 - Input <STATUS_REG_IN<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <STATUS_REG_IN<12:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <STATUS_REG_IN<14:14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <EX_P_ADR_ERR>.
    Found 1-bit register for signal <EX_P_BUS_ERR>.
    Found 1-bit register for signal <EX_P_TRACE>.
    Found 1-bit register for signal <EX_P_INT>.
    Found 1-bit register for signal <EX_P_ILLEGAL>.
    Found 1-bit register for signal <EX_P_1010>.
    Found 1-bit register for signal <EX_P_1111>.
    Found 1-bit register for signal <EX_P_PRIV>.
    Found 1-bit register for signal <EX_P_TRAP>.
    Found 1-bit register for signal <EX_P_TRAPV>.
    Found 1-bit register for signal <EX_P_CHK>.
    Found 1-bit register for signal <EX_P_DIVZERO>.
    Found 1-bit register for signal <EX_P_RESET>.
    Found 8-bit register for signal <INT_VECTOR.VECTOR_No>.
    Found 5-bit register for signal <EX_STATE>.
    Found 4-bit register for signal <EXCEPTION_Q>.
    Found 3-bit register for signal <IRQ_OUT>.
    Found 10-bit register for signal <P_TMP_CPY.SR_MEM>.
    Found 1-bit register for signal <RWn_TMP>.
    Found 3-bit register for signal <FC_TMP>.
    Found 32-bit register for signal <ADR_TMP>.
    Found 2-bit register for signal <INT_VECTOR.VECT_TMP>.
    Found finite state machine <FSM_1> for signal <EX_STATE>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 116                                            |
    | Inputs             | 16                                             |
    | Outputs            | 21                                             |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RESETn (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <GND_58_o_GND_58_o_add_122_OUT> created at line 482.
    Found 2-bit adder for signal <INT_VECTOR.VECT_TMP[1]_GND_58_o_add_127_OUT> created at line 496.
    Found 10-bit adder for signal <INT_VECT> created at line 500.
    Found 16x1-bit Read Only RAM for signal <INSTRn>
    Found 16x1-bit Read Only RAM for signal <EXCEPTION_Q[3]_GND_58_o_Mux_145_o>
    Found 16x1-bit Read Only RAM for signal <EXCEPTION_Q[3]_GND_58_o_Mux_148_o>
    Found 16x1-bit Read Only RAM for signal <EXCEPTION_Q[3]_GND_58_o_Mux_154_o>
    Found 16x5-bit Read Only RAM for signal <n0402>
    Found 16x5-bit Read Only RAM for signal <n0401>
    Found 5-bit 17-to-1 multiplexer for signal <NEXT_EX_STATE> created at line 535.
    Found 3-bit comparator greater for signal <STATUS_REG_IN[10]_IRQ_IN[2]_LessThan_66_o> created at line 322
    Summary:
	inferred   6 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  76 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  64 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <WF68K00IP_INTERRUPT_CONTROL> synthesized.

Synthesizing Unit <WF68K00IP_OPCODE_DECODER>.
    Related source file is "/files/code/foodfight/m68k-vhdl/68K00/wf68k00ip_opcode_decoder.vhd".
    Found 16-bit register for signal <EXWORD_REG<1>>.
    Found 16-bit register for signal <DEST_EXWORD_REG<0>>.
    Found 16-bit register for signal <DEST_EXWORD_REG<1>>.
    Found 16-bit register for signal <BIW<0>>.
    Found 16-bit register for signal <BIW<1>>.
    Found 16-bit register for signal <BIW<2>>.
    Found 16-bit register for signal <EXWORD_REG<0>>.
    Found 7-bit 8-to-1 multiplexer for signal <BIW[0][8]_GND_60_o_wide_mux_881_OUT> created at line 820.
    Found 7-bit 8-to-1 multiplexer for signal <BIW[0][8]_GND_60_o_wide_mux_976_OUT> created at line 925.
    Found 7-bit 15-to-1 multiplexer for signal <OP_I> created at line 434.
    Found 3-bit comparator greater for signal <GND_60_o_BIW[0][8]_LessThan_591_o> created at line 523
    Found 3-bit comparator greater for signal <BIW[0][11]_GND_60_o_LessThan_619_o> created at line 542
    Found 3-bit comparator greater for signal <BIW[0][2]_PWR_12_o_LessThan_722_o> created at line 661
    Found 2-bit comparator lessequal for signal <n0676> created at line 753
    Found 4-bit comparator greater for signal <BIW[0][6]_GND_60_o_LessThan_776_o> created at line 753
    Found 3-bit comparator greater for signal <BIW[0][2]_PWR_12_o_LessThan_973_o> created at line 955
    Found 3-bit comparator greater for signal <BIW[0][2]_GND_60_o_LessThan_1022_o> created at line 992
    Found 3-bit comparator greater for signal <GND_60_o_BIW[0][5]_LessThan_1024_o> created at line 994
    Found 2-bit comparator greater for signal <BIW[0][7]_PWR_12_o_LessThan_1040_o> created at line 1010
    Summary:
	inferred 112 D-type flip-flop(s).
	inferred   9 Comparator(s).
	inferred 353 Multiplexer(s).
Unit <WF68K00IP_OPCODE_DECODER> synthesized.

Synthesizing Unit <WF68K00IP_ADDRESS_REGISTERS>.
    Related source file is "/files/code/foodfight/m68k-vhdl/68K00/wf68k00ip_address_registers.vhd".
    Found 6-bit register for signal <ADR_TMP>.
    Found 4-bit register for signal <P_PC_TMP.PC_TMPVAR>.
    Found 32-bit register for signal <AR<0>>.
    Found 32-bit register for signal <AR<1>>.
    Found 32-bit register for signal <AR<2>>.
    Found 32-bit register for signal <AR<3>>.
    Found 32-bit register for signal <AR<4>>.
    Found 32-bit register for signal <AR<5>>.
    Found 32-bit register for signal <AR<6>>.
    Found 32-bit register for signal <USP>.
    Found 32-bit register for signal <SSP>.
    Found 32-bit register for signal <PC>.
    Found 32-bit register for signal <AREG_TMP>.
    Found 1-bit register for signal <EXTEND_INDEX.INDEX_TMP<31>>.
    Found 1-bit register for signal <EXTEND_INDEX.INDEX_TMP<30>>.
    Found 1-bit register for signal <EXTEND_INDEX.INDEX_TMP<29>>.
    Found 1-bit register for signal <EXTEND_INDEX.INDEX_TMP<28>>.
    Found 1-bit register for signal <EXTEND_INDEX.INDEX_TMP<27>>.
    Found 1-bit register for signal <EXTEND_INDEX.INDEX_TMP<26>>.
    Found 1-bit register for signal <EXTEND_INDEX.INDEX_TMP<25>>.
    Found 1-bit register for signal <EXTEND_INDEX.INDEX_TMP<24>>.
    Found 1-bit register for signal <EXTEND_INDEX.INDEX_TMP<23>>.
    Found 1-bit register for signal <EXTEND_INDEX.INDEX_TMP<22>>.
    Found 1-bit register for signal <EXTEND_INDEX.INDEX_TMP<21>>.
    Found 1-bit register for signal <EXTEND_INDEX.INDEX_TMP<20>>.
    Found 1-bit register for signal <EXTEND_INDEX.INDEX_TMP<19>>.
    Found 1-bit register for signal <EXTEND_INDEX.INDEX_TMP<18>>.
    Found 1-bit register for signal <EXTEND_INDEX.INDEX_TMP<17>>.
    Found 1-bit register for signal <EXTEND_INDEX.INDEX_TMP<16>>.
    Found 1-bit register for signal <EXTEND_INDEX.INDEX_TMP<15>>.
    Found 1-bit register for signal <EXTEND_INDEX.INDEX_TMP<14>>.
    Found 1-bit register for signal <EXTEND_INDEX.INDEX_TMP<13>>.
    Found 1-bit register for signal <EXTEND_INDEX.INDEX_TMP<12>>.
    Found 1-bit register for signal <EXTEND_INDEX.INDEX_TMP<11>>.
    Found 1-bit register for signal <EXTEND_INDEX.INDEX_TMP<10>>.
    Found 1-bit register for signal <EXTEND_INDEX.INDEX_TMP<9>>.
    Found 1-bit register for signal <EXTEND_INDEX.INDEX_TMP<8>>.
    Found 1-bit register for signal <EXTEND_INDEX.INDEX_TMP<7>>.
    Found 1-bit register for signal <EXTEND_INDEX.INDEX_TMP<6>>.
    Found 1-bit register for signal <EXTEND_INDEX.INDEX_TMP<5>>.
    Found 1-bit register for signal <EXTEND_INDEX.INDEX_TMP<4>>.
    Found 1-bit register for signal <EXTEND_INDEX.INDEX_TMP<3>>.
    Found 1-bit register for signal <EXTEND_INDEX.INDEX_TMP<2>>.
    Found 1-bit register for signal <EXTEND_INDEX.INDEX_TMP<1>>.
    Found 1-bit register for signal <EXTEND_INDEX.INDEX_TMP<0>>.
    Found 32-bit adder for signal <PC_OUT> created at line 204.
    Found 6-bit adder for signal <ADR_TMP[5]_GND_61_o_add_126_OUT> created at line 397.
    Found 6-bit adder for signal <ADR_TMP[5]_GND_61_o_add_127_OUT> created at line 399.
    Found 4-bit adder for signal <P_PC_TMP.PC_TMPVAR[3]_GND_61_o_add_132_OUT> created at line 415.
    Found 32-bit adder for signal <n0906> created at line 462.
    Found 32-bit adder for signal <AR_NR_B[2]_INDEX_SCALED[31]_add_149_OUT> created at line 462.
    Found 32-bit adder for signal <n0912> created at line 485.
    Found 32-bit adder for signal <n0915> created at line 485.
    Found 32-bit adder for signal <PC[31]_INDEX_SCALED[31]_add_154_OUT> created at line 485.
    Found 32-bit adder for signal <ADR_EFF> created at line 494.
    Found 32-bit adder for signal <AR_NR_B[2]_GND_61_o_add_161_OUT> created at line 518.
    Found 32-bit adder for signal <SSP[31]_GND_61_o_add_170_OUT> created at line 520.
    Found 32-bit adder for signal <USP[31]_GND_61_o_add_171_OUT> created at line 522.
    Found 32-bit adder for signal <USP[31]_GND_61_o_add_253_OUT> created at line 544.
    Found 32-bit adder for signal <SSP[31]_GND_61_o_add_255_OUT> created at line 550.
    Found 32-bit adder for signal <DATA_SIGNED[31]_DISPL_EXT[31]_add_267_OUT> created at line 559.
    Found 32-bit adder for signal <SSP[31]_DISPL_EXT[31]_add_268_OUT> created at line 561.
    Found 32-bit adder for signal <USP[31]_DISPL_EXT[31]_add_269_OUT> created at line 563.
    Found 32-bit adder for signal <n0946> created at line 601.
    Found 32-bit adder for signal <PC[31]_GND_61_o_add_358_OUT> created at line 601.
    Found 32-bit adder for signal <PC[31]_GND_61_o_add_360_OUT> created at line 603.
    Found 32-bit subtractor for signal <GND_61_o_GND_61_o_sub_175_OUT<31:0>> created at line 524.
    Found 32-bit subtractor for signal <GND_61_o_GND_61_o_sub_184_OUT<31:0>> created at line 526.
    Found 32-bit subtractor for signal <GND_61_o_GND_61_o_sub_185_OUT<31:0>> created at line 528.
    Found 32-bit subtractor for signal <GND_61_o_GND_61_o_sub_255_OUT<31:0>> created at line 546.
    Found 32-bit subtractor for signal <GND_61_o_GND_61_o_sub_257_OUT<31:0>> created at line 552.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <AR>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <AR>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <AR>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 32-bit 7-to-1 multiplexer for signal <AR_NR_A[2]_X_60_o_wide_mux_278_OUT> created at line 211.
    Found 32-bit 7-to-1 multiplexer for signal <n0921> created at line 216.
    Found 32-bit 7-to-1 multiplexer for signal <AR_NR_I[2]_X_60_o_wide_mux_72_OUT> created at line 313.
    Found 1-bit 3-to-1 multiplexer for signal <DISPL_EXT<31>> created at line 368.
    Found 1-bit 3-to-1 multiplexer for signal <DISPL_EXT<30>> created at line 368.
    Found 1-bit 3-to-1 multiplexer for signal <DISPL_EXT<29>> created at line 368.
    Found 1-bit 3-to-1 multiplexer for signal <DISPL_EXT<28>> created at line 368.
    Found 1-bit 3-to-1 multiplexer for signal <DISPL_EXT<27>> created at line 368.
    Found 1-bit 3-to-1 multiplexer for signal <DISPL_EXT<26>> created at line 368.
    Found 1-bit 3-to-1 multiplexer for signal <DISPL_EXT<25>> created at line 368.
    Found 1-bit 3-to-1 multiplexer for signal <DISPL_EXT<24>> created at line 368.
    Found 1-bit 3-to-1 multiplexer for signal <DISPL_EXT<23>> created at line 368.
    Found 1-bit 3-to-1 multiplexer for signal <DISPL_EXT<22>> created at line 368.
    Found 1-bit 3-to-1 multiplexer for signal <DISPL_EXT<21>> created at line 368.
    Found 1-bit 3-to-1 multiplexer for signal <DISPL_EXT<20>> created at line 368.
    Found 1-bit 3-to-1 multiplexer for signal <DISPL_EXT<19>> created at line 368.
    Found 1-bit 3-to-1 multiplexer for signal <DISPL_EXT<18>> created at line 368.
    Found 1-bit 3-to-1 multiplexer for signal <DISPL_EXT<17>> created at line 368.
    Found 1-bit 3-to-1 multiplexer for signal <DISPL_EXT<16>> created at line 368.
    Found 1-bit 4-to-1 multiplexer for signal <I_W_L_AR_NR_I[2]_wide_mux_97_OUT<31>> created at line 319.
    Found 1-bit 4-to-1 multiplexer for signal <I_W_L_AR_NR_I[2]_wide_mux_97_OUT<30>> created at line 319.
    Found 1-bit 4-to-1 multiplexer for signal <I_W_L_AR_NR_I[2]_wide_mux_97_OUT<29>> created at line 319.
    Found 1-bit 4-to-1 multiplexer for signal <I_W_L_AR_NR_I[2]_wide_mux_97_OUT<28>> created at line 319.
    Found 1-bit 4-to-1 multiplexer for signal <I_W_L_AR_NR_I[2]_wide_mux_97_OUT<27>> created at line 319.
    Found 1-bit 4-to-1 multiplexer for signal <I_W_L_AR_NR_I[2]_wide_mux_97_OUT<26>> created at line 319.
    Found 1-bit 4-to-1 multiplexer for signal <I_W_L_AR_NR_I[2]_wide_mux_97_OUT<25>> created at line 319.
    Found 1-bit 4-to-1 multiplexer for signal <I_W_L_AR_NR_I[2]_wide_mux_97_OUT<24>> created at line 319.
    Found 1-bit 4-to-1 multiplexer for signal <I_W_L_AR_NR_I[2]_wide_mux_97_OUT<23>> created at line 319.
    Found 1-bit 4-to-1 multiplexer for signal <I_W_L_AR_NR_I[2]_wide_mux_97_OUT<22>> created at line 319.
    Found 1-bit 4-to-1 multiplexer for signal <I_W_L_AR_NR_I[2]_wide_mux_97_OUT<21>> created at line 319.
    Found 1-bit 4-to-1 multiplexer for signal <I_W_L_AR_NR_I[2]_wide_mux_97_OUT<20>> created at line 319.
    Found 1-bit 4-to-1 multiplexer for signal <I_W_L_AR_NR_I[2]_wide_mux_97_OUT<19>> created at line 319.
    Found 1-bit 4-to-1 multiplexer for signal <I_W_L_AR_NR_I[2]_wide_mux_97_OUT<18>> created at line 319.
    Found 1-bit 4-to-1 multiplexer for signal <I_W_L_AR_NR_I[2]_wide_mux_97_OUT<17>> created at line 319.
    Found 1-bit 4-to-1 multiplexer for signal <I_W_L_AR_NR_I[2]_wide_mux_97_OUT<16>> created at line 319.
    Found 32-bit 4-to-1 multiplexer for signal <REGSEL_B[2]_X_60_o_wide_mux_155_OUT> created at line 464.
    Found 3-bit comparator equal for signal <REGSEL_A[2]_REGSEL_B[2]_equal_22_o> created at line 206
    Found 3-bit comparator greater for signal <AR_NR_B[2]_PWR_15_o_LessThan_323_o> created at line 523
    Found 3-bit comparator greater for signal <AR_NR_A[2]_PWR_15_o_LessThan_225_o> created at line 533
    Summary:
	inferred  25 Adder/Subtractor(s).
	inferred 394 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred 1114 Multiplexer(s).
Unit <WF68K00IP_ADDRESS_REGISTERS> synthesized.

Synthesizing Unit <WF68K00IP_DATA_REGISTERS>.
    Related source file is "/files/code/foodfight/m68k-vhdl/68K00/wf68k00ip_data_registers.vhd".
    Found 32-bit register for signal <DR<1>>.
    Found 32-bit register for signal <DR<2>>.
    Found 32-bit register for signal <DR<3>>.
    Found 32-bit register for signal <DR<4>>.
    Found 32-bit register for signal <DR<5>>.
    Found 32-bit register for signal <DR<6>>.
    Found 32-bit register for signal <DR<7>>.
    Found 32-bit register for signal <DR<0>>.
    Found 16-bit subtractor for signal <GND_62_o_GND_62_o_sub_310_OUT<15:0>> created at line 184.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <DR>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <DR>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <DR>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 32-bit 8-to-1 multiplexer for signal <DATA_OUT_A> created at line 109.
    Found 32-bit 8-to-1 multiplexer for signal <DATA_OUT_B> created at line 110.
    Found 32-bit 8-to-1 multiplexer for signal <DATA_OUT_C> created at line 111.
    Found 32-bit 3-to-1 multiplexer for signal <OP_SIZE[1]_X_61_o_wide_mux_131_OUT> created at line 146.
    Found 32-bit 3-to-1 multiplexer for signal <OP_SIZE[1]_X_61_o_wide_mux_132_OUT> created at line 146.
    Found 32-bit 3-to-1 multiplexer for signal <OP_SIZE[1]_X_61_o_wide_mux_133_OUT> created at line 146.
    Found 32-bit 3-to-1 multiplexer for signal <OP_SIZE[1]_X_61_o_wide_mux_134_OUT> created at line 146.
    Found 32-bit 3-to-1 multiplexer for signal <OP_SIZE[1]_X_61_o_wide_mux_135_OUT> created at line 146.
    Found 32-bit 3-to-1 multiplexer for signal <OP_SIZE[1]_X_61_o_wide_mux_136_OUT> created at line 146.
    Found 32-bit 3-to-1 multiplexer for signal <OP_SIZE[1]_X_61_o_wide_mux_137_OUT> created at line 146.
    Found 32-bit 3-to-1 multiplexer for signal <OP_SIZE[1]_X_61_o_wide_mux_138_OUT> created at line 146.
    Found 32-bit 3-to-1 multiplexer for signal <OP_SIZE[1]_X_61_o_wide_mux_223_OUT> created at line 170.
    Found 32-bit 3-to-1 multiplexer for signal <OP_SIZE[1]_X_61_o_wide_mux_224_OUT> created at line 170.
    Found 32-bit 3-to-1 multiplexer for signal <OP_SIZE[1]_X_61_o_wide_mux_225_OUT> created at line 170.
    Found 32-bit 3-to-1 multiplexer for signal <OP_SIZE[1]_X_61_o_wide_mux_226_OUT> created at line 170.
    Found 32-bit 3-to-1 multiplexer for signal <OP_SIZE[1]_X_61_o_wide_mux_227_OUT> created at line 170.
    Found 32-bit 3-to-1 multiplexer for signal <OP_SIZE[1]_X_61_o_wide_mux_228_OUT> created at line 170.
    Found 32-bit 3-to-1 multiplexer for signal <OP_SIZE[1]_X_61_o_wide_mux_229_OUT> created at line 170.
    Found 32-bit 3-to-1 multiplexer for signal <OP_SIZE[1]_X_61_o_wide_mux_230_OUT> created at line 170.
    Found 32-bit comparator equal for signal <DR_NR_A[2]_DR_NR_B[2]_equal_20_o> created at line 129
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 256 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 1003 Multiplexer(s).
Unit <WF68K00IP_DATA_REGISTERS> synthesized.

Synthesizing Unit <WF68K00IP_ALU>.
    Related source file is "/files/code/foodfight/m68k-vhdl/68K00/wf68k00ip_alu.vhd".
WARNING:Xst:647 - Input <XNZVC_IN<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <OV_DIV_MUL>.
    Found 33-bit register for signal <RESULT_II>.
    Found 6-bit register for signal <MUL_CYC_CNT>.
    Found 2-bit register for signal <MUL_STATE>.
    Found 2-bit register for signal <DIV_STATE>.
    Found 32-bit register for signal <RESULT_I>.
    Found 64-bit register for signal <DIVIDEND>.
    Found 64-bit register for signal <DIVISOR>.
    Found 32-bit register for signal <DIV_VAR>.
    Found finite state machine <FSM_2> for signal <MUL_STATE>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RESETn (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | mul_idle                                       |
    | Power Up State     | mul_idle                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <DIV_STATE>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RESETn (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | div_idle                                       |
    | Power Up State     | div_idle                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <OP_IN_D_LO[31]_OP_IN_S_SIGN[31]_add_72_OUT> created at line 228.
    Found 32-bit adder for signal <n1056> created at line 234.
    Found 32-bit adder for signal <OP_IN_D_SIGN_LO[31]_GND_63_o_add_77_OUT> created at line 234.
    Found 5-bit adder for signal <n1062> created at line 302.
    Found 5-bit adder for signal <GND_63_o_GND_63_o_add_121_OUT> created at line 302.
    Found 5-bit adder for signal <n1068> created at line 303.
    Found 5-bit adder for signal <GND_63_o_GND_63_o_add_123_OUT> created at line 303.
    Found 4-bit adder for signal <GND_63_o_GND_63_o_add_141_OUT> created at line 327.
    Found 4-bit adder for signal <GND_63_o_GND_63_o_add_142_OUT> created at line 328.
    Found 64-bit adder for signal <OP_IN_D_HI[31]_GND_63_o_add_239_OUT> created at line 632.
    Found 64-bit adder for signal <GND_63_o_GND_63_o_add_241_OUT> created at line 636.
    Found 33-bit adder for signal <RESULT_II[32]_GND_63_o_add_259_OUT> created at line 654.
    Found 33-bit adder for signal <n1087> created at line 666.
    Found 33-bit adder for signal <GND_63_o_GND_63_o_add_268_OUT> created at line 666.
    Found 33-bit adder for signal <n1092> created at line 669.
    Found 33-bit adder for signal <n1084> created at line 669.
    Found 33-bit adder for signal <n1097> created at line 671.
    Found 33-bit adder for signal <GND_63_o_GND_63_o_add_278_OUT> created at line 671.
    Found 33-bit adder for signal <GND_63_o_GND_63_o_add_295_OUT> created at line 693.
    Found 64-bit adder for signal <GND_63_o_GND_63_o_add_298_OUT> created at line 698.
    Found 32-bit adder for signal <RESULT_I[31]_GND_63_o_add_322_OUT> created at line 722.
    Found 32-bit adder for signal <DIVIDEND[31]_GND_63_o_add_331_OUT> created at line 730.
    Found 32-bit subtractor for signal <GND_63_o_GND_63_o_sub_80_OUT<31:0>> created at line 239.
    Found 32-bit subtractor for signal <GND_63_o_GND_63_o_sub_81_OUT<31:0>> created at line 245.
    Found 32-bit subtractor for signal <GND_63_o_GND_63_o_sub_85_OUT<31:0>> created at line 245.
    Found 32-bit subtractor for signal <GND_63_o_GND_63_o_sub_87_OUT<31:0>> created at line 249.
    Found 32-bit subtractor for signal <GND_63_o_GND_63_o_sub_88_OUT<31:0>> created at line 249.
    Found 5-bit subtractor for signal <GND_63_o_GND_63_o_sub_129_OUT<4:0>> created at line 308.
    Found 5-bit subtractor for signal <GND_63_o_GND_63_o_sub_130_OUT<4:0>> created at line 308.
    Found 5-bit subtractor for signal <GND_63_o_GND_63_o_sub_131_OUT<4:0>> created at line 309.
    Found 5-bit subtractor for signal <GND_63_o_GND_63_o_sub_132_OUT<4:0>> created at line 309.
    Found 4-bit subtractor for signal <GND_63_o_GND_63_o_sub_144_OUT<3:0>> created at line 330.
    Found 4-bit subtractor for signal <GND_63_o_GND_63_o_sub_145_OUT<3:0>> created at line 331.
    Found 64-bit subtractor for signal <GND_63_o_GND_63_o_sub_295_OUT<63:0>> created at line 692.
    Found 6-bit subtractor for signal <GND_63_o_GND_63_o_sub_371_OUT<5:0>> created at line 758.
    Found 5-bit adder for signal <_n1296> created at line 305.
    Found 5-bit subtractor for signal <GND_63_o_GND_63_o_sub_126_OUT<4:0>> created at line 305.
    Found 5-bit adder for signal <_n1298> created at line 306.
    Found 5-bit subtractor for signal <GND_63_o_GND_63_o_sub_128_OUT<4:0>> created at line 306.
    Found 1-bit 3-to-1 multiplexer for signal <OP_IN_S_SIGN<31>> created at line 162.
    Found 1-bit 3-to-1 multiplexer for signal <OP_IN_S_SIGN<30>> created at line 162.
    Found 1-bit 3-to-1 multiplexer for signal <OP_IN_S_SIGN<29>> created at line 162.
    Found 1-bit 3-to-1 multiplexer for signal <OP_IN_S_SIGN<28>> created at line 162.
    Found 1-bit 3-to-1 multiplexer for signal <OP_IN_S_SIGN<27>> created at line 162.
    Found 1-bit 3-to-1 multiplexer for signal <OP_IN_S_SIGN<26>> created at line 162.
    Found 1-bit 3-to-1 multiplexer for signal <OP_IN_S_SIGN<25>> created at line 162.
    Found 1-bit 3-to-1 multiplexer for signal <OP_IN_S_SIGN<24>> created at line 162.
    Found 1-bit 3-to-1 multiplexer for signal <OP_IN_S_SIGN<23>> created at line 162.
    Found 1-bit 3-to-1 multiplexer for signal <OP_IN_S_SIGN<22>> created at line 162.
    Found 1-bit 3-to-1 multiplexer for signal <OP_IN_S_SIGN<21>> created at line 162.
    Found 1-bit 3-to-1 multiplexer for signal <OP_IN_S_SIGN<20>> created at line 162.
    Found 1-bit 3-to-1 multiplexer for signal <OP_IN_S_SIGN<19>> created at line 162.
    Found 1-bit 3-to-1 multiplexer for signal <OP_IN_S_SIGN<18>> created at line 162.
    Found 1-bit 3-to-1 multiplexer for signal <OP_IN_S_SIGN<17>> created at line 162.
    Found 1-bit 3-to-1 multiplexer for signal <OP_IN_S_SIGN<16>> created at line 162.
    Found 1-bit 3-to-1 multiplexer for signal <OP_IN_D_SIGN_LO<31>> created at line 162.
    Found 1-bit 3-to-1 multiplexer for signal <OP_IN_D_SIGN_LO<30>> created at line 162.
    Found 1-bit 3-to-1 multiplexer for signal <OP_IN_D_SIGN_LO<29>> created at line 162.
    Found 1-bit 3-to-1 multiplexer for signal <OP_IN_D_SIGN_LO<28>> created at line 162.
    Found 1-bit 3-to-1 multiplexer for signal <OP_IN_D_SIGN_LO<27>> created at line 162.
    Found 1-bit 3-to-1 multiplexer for signal <OP_IN_D_SIGN_LO<26>> created at line 162.
    Found 1-bit 3-to-1 multiplexer for signal <OP_IN_D_SIGN_LO<25>> created at line 162.
    Found 1-bit 3-to-1 multiplexer for signal <OP_IN_D_SIGN_LO<24>> created at line 162.
    Found 1-bit 3-to-1 multiplexer for signal <OP_IN_D_SIGN_LO<23>> created at line 162.
    Found 1-bit 3-to-1 multiplexer for signal <OP_IN_D_SIGN_LO<22>> created at line 162.
    Found 1-bit 3-to-1 multiplexer for signal <OP_IN_D_SIGN_LO<21>> created at line 162.
    Found 1-bit 3-to-1 multiplexer for signal <OP_IN_D_SIGN_LO<20>> created at line 162.
    Found 1-bit 3-to-1 multiplexer for signal <OP_IN_D_SIGN_LO<19>> created at line 162.
    Found 1-bit 3-to-1 multiplexer for signal <OP_IN_D_SIGN_LO<18>> created at line 162.
    Found 1-bit 3-to-1 multiplexer for signal <OP_IN_D_SIGN_LO<17>> created at line 162.
    Found 1-bit 3-to-1 multiplexer for signal <OP_IN_D_SIGN_LO<16>> created at line 162.
    Found 1-bit 3-to-1 multiplexer for signal <COND_CODES.RM> created at line 356.
    Found 1-bit 3-to-1 multiplexer for signal <COND_CODES.SM> created at line 356.
    Found 1-bit 3-to-1 multiplexer for signal <COND_CODES.DM> created at line 356.
    Found 1-bit 3-to-1 multiplexer for signal <OP_SIZE[1]_RESULT_LOGOP[7]_Mux_199_o> created at line 474.
    Found 1-bit 3-to-1 multiplexer for signal <OP_SIZE[1]_GND_63_o_Mux_200_o> created at line 474.
    Found 33-bit 4-to-1 multiplexer for signal <RESULT_II[32]_RESULT_II[32]_mux_333_OUT> created at line 604.
    Found 32-bit comparator greater for signal <OP_IN_D_SIGN_LO[31]_OP_IN_S_SIGN[31]_LessThan_45_o> created at line 184
    Found 5-bit comparator greater for signal <P_BCDOP.C_0> created at line 311
    Found 5-bit comparator greater for signal <P_BCDOP.C_1> created at line 318
    Found 64-bit comparator greater for signal <DIVIDEND[63]_DIVISOR[63]_LessThan_399_o> created at line 855
    Found 65-bit comparator greater for signal <GND_63_o_DIVISOR[63]_LessThan_400_o> created at line 861
    Summary:
	inferred  36 Adder/Subtractor(s).
	inferred 232 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred 445 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <WF68K00IP_ALU> synthesized.

Synthesizing Unit <WF68K00IP_SHIFTER>.
    Related source file is "/files/code/foodfight/m68k-vhdl/68K00/wf68k00ip_shifter.vhd".
WARNING:Xst:647 - Input <XNZVC_IN<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <SHIFT_STATE>.
    Found 1-bit register for signal <SHFT_EN>.
    Found 1-bit register for signal <SHFT_BUSY>.
    Found 1-bit register for signal <X_FLAG>.
    Found 1-bit register for signal <COND_CODES.V_FLAG>.
    Found 1-bit register for signal <COND_CODES.C_FLAG>.
    Found 6-bit register for signal <P_SHFT_CTRL.BIT_CNT>.
    Found 32-bit register for signal <SHFT_OP>.
    Found 6-bit subtractor for signal <GND_64_o_GND_64_o_sub_49_OUT<5:0>> created at line 250.
    Found 1-bit 32-to-1 multiplexer for signal <BIT_POS[4]_DATA_IN[31]_Mux_6_o> created at line 126.
    Found 1-bit 3-to-1 multiplexer for signal <OP_SIZE[1]_X_63_o_Mux_54_o> created at line 282.
    Found 1-bit 3-to-1 multiplexer for signal <COND_CODES.N_FLAG> created at line 297.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred 142 Multiplexer(s).
Unit <WF68K00IP_SHIFTER> synthesized.

Synthesizing Unit <WF68K00IP_BUS_INTERFACE>.
    Related source file is "/files/code/foodfight/m68k-vhdl/68K00/wf68k00ip_bus_interface.vhd".
    Register <LDS_WR_EN_P> equivalent to <UDS_WR_EN_P> has been removed
    Register <LDS_WR_EN_N> equivalent to <UDS_WR_EN_N> has been removed
    Register <AS_ENAB_N> equivalent to <UDS_RD_EN_N> has been removed
    Register <LDS_RD_EN_N> equivalent to <UDS_RD_EN_N> has been removed
    Register <ADR_EN_P> equivalent to <WR_ENAB_P> has been removed
    Register <LDS_RD_EN_P> equivalent to <AS_ENAB_P> has been removed
    Register <UDS_RD_EN_P> equivalent to <AS_ENAB_P> has been removed
    Found 1-bit register for signal <RESET_CPU_In>.
    Found 1-bit register for signal <RESET_TIMER.LOCK>.
    Found 4-bit register for signal <RESET_FILTER.TMP>.
    Found 32-bit register for signal <BUFFER_B>.
    Found 32-bit register for signal <BUFFER_A>.
    Found 2-bit register for signal <SLICE_CNT>.
    Found 2-bit register for signal <ARB_STATE>.
    Found 7-bit register for signal <RESET_TIMER.TMP>.
    Found 16-bit register for signal <DATA_CORE_OUT>.
    Found 1-bit register for signal <WAITSTATES>.
    Found 1-bit register for signal <UDS_WR_EN_N>.
    Found 1-bit register for signal <UDS_RD_EN_N>.
    Found 1-bit register for signal <DATA_EN_N>.
    Found 1-bit register for signal <ADR_EN_N>.
    Found 1-bit register for signal <AS_ENAB_P>.
    Found 1-bit register for signal <UDS_WR_EN_P>.
    Found 1-bit register for signal <WR_ENAB_P>.
    Found 1-bit register for signal <DATA_EN_P>.
    Found 4-bit register for signal <E_TIMER.TMP>.
    Found 1-bit register for signal <VMA_In>.
    Found 1-bit register for signal <SYNCn>.
    Found 1-bit register for signal <E>.
    Found 1-bit register for signal <RESET_OUT_EN_I>.
    Found 1-bit register for signal <RESET_RDY>.
    Found finite state machine <FSM_4> for signal <ARB_STATE>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | CLK (falling_edge)                             |
    | Reset              | RESETn (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <SLICE_CNT[1]_GND_65_o_add_85_OUT> created at line 394.
    Found 4-bit adder for signal <E_TIMER.TMP[3]_GND_65_o_add_127_OUT> created at line 502.
    Found 4-bit adder for signal <RESET_FILTER.TMP[3]_GND_65_o_add_145_OUT> created at line 587.
    Found 7-bit subtractor for signal <GND_65_o_GND_65_o_sub_152_OUT<6:0>> created at line 616.
    Found 4x1-bit Read Only RAM for signal <T_SLICE[2]_GND_65_o_Mux_118_o>
    Found 8x6-bit Read Only RAM for signal <_n0528>
    Found 4-bit comparator greater for signal <E_TIMER.TMP[3]_PWR_27_o_LessThan_127_o> created at line 501
    Found 4-bit comparator lessequal for signal <n0266> created at line 515
    Found 4-bit comparator greater for signal <RESET_FILTER.TMP[3]_PWR_27_o_LessThan_145_o> created at line 586
    Found 4-bit comparator lessequal for signal <PWR_27_o_RESET_FILTER.TMP[3]_LessThan_149_o> created at line 591
    Found 7-bit comparator greater for signal <RESET_TIMER.TMP[6]_INV_617_o> created at line 623
    Summary:
	inferred   2 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred 113 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  83 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <WF68K00IP_BUS_INTERFACE> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 16x1-bit single-port Read Only RAM                    : 4
 16x5-bit single-port Read Only RAM                    : 2
 4x1-bit single-port Read Only RAM                     : 1
 8x6-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 77
 10-bit adder                                          : 1
 16-bit subtractor                                     : 1
 2-bit adder                                           : 4
 3-bit addsub                                          : 1
 3-bit subtractor                                      : 2
 32-bit adder                                          : 24
 32-bit subtractor                                     : 10
 33-bit adder                                          : 8
 4-bit adder                                           : 3
 4-bit addsub                                          : 2
 5-bit adder                                           : 7
 5-bit subtractor                                      : 6
 6-bit adder                                           : 1
 6-bit subtractor                                      : 2
 64-bit adder                                          : 2
 64-bit subtractor                                     : 1
 7-bit subtractor                                      : 1
 8-bit adder                                           : 1
# Registers                                            : 148
 1-bit register                                        : 89
 10-bit register                                       : 3
 16-bit register                                       : 8
 2-bit register                                        : 4
 3-bit register                                        : 6
 32-bit register                                       : 25
 33-bit register                                       : 1
 4-bit register                                        : 4
 5-bit register                                        : 1
 6-bit register                                        : 3
 64-bit register                                       : 2
 7-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 34
 2-bit comparator equal                                : 2
 2-bit comparator greater                              : 3
 2-bit comparator lessequal                            : 1
 3-bit comparator equal                                : 4
 3-bit comparator greater                              : 10
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator greater                              : 3
 4-bit comparator lessequal                            : 2
 5-bit comparator greater                              : 4
 64-bit comparator greater                             : 1
 65-bit comparator greater                             : 1
 7-bit comparator greater                              : 1
# Multiplexers                                         : 3721
 1-bit 16-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 1723
 1-bit 3-to-1 multiplexer                              : 55
 1-bit 32-to-1 multiplexer                             : 1
 1-bit 4-to-1 multiplexer                              : 16
 10-bit 2-to-1 multiplexer                             : 3
 16-bit 2-to-1 multiplexer                             : 32
 2-bit 2-to-1 multiplexer                              : 73
 3-bit 2-to-1 multiplexer                              : 42
 32-bit 2-to-1 multiplexer                             : 1349
 32-bit 3-to-1 multiplexer                             : 16
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 7-to-1 multiplexer                             : 3
 32-bit 8-to-1 multiplexer                             : 3
 33-bit 2-to-1 multiplexer                             : 6
 33-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 19
 5-bit 17-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 126
 5-bit 24-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 10
 64-bit 2-to-1 multiplexer                             : 12
 7-bit 15-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 220
 7-bit 8-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 3
# Tristates                                            : 49
 1-bit tristate buffer                                 : 49
# FSMs                                                 : 5
# Xors                                                 : 9
 1-bit xor2                                            : 8
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <WF68K00IP_ADDRESS_REGISTERS>.
The following registers are absorbed into accumulator <ADR_TMP>: 1 register on signal <ADR_TMP>.
The following registers are absorbed into counter <P_PC_TMP.PC_TMPVAR>: 1 register on signal <P_PC_TMP.PC_TMPVAR>.
Unit <WF68K00IP_ADDRESS_REGISTERS> synthesized (advanced).

Synthesizing (advanced) Unit <WF68K00IP_ALU>.
The following registers are absorbed into accumulator <DIVIDEND>: 1 register on signal <DIVIDEND>.
Unit <WF68K00IP_ALU> synthesized (advanced).

Synthesizing (advanced) Unit <WF68K00IP_BUS_INTERFACE>.
The following registers are absorbed into counter <RESET_FILTER.TMP>: 1 register on signal <RESET_FILTER.TMP>.
INFO:Xst:3231 - The small RAM <Mram_T_SLICE[2]_GND_65_o_Mux_118_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(T_SLICE<2>,T_SLICE<0>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0528> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 6-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <T_SLICE>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <WF68K00IP_BUS_INTERFACE> synthesized (advanced).

Synthesizing (advanced) Unit <WF68K00IP_INTERRUPT_CONTROL>.
The following registers are absorbed into counter <INT_VECTOR.VECT_TMP>: 1 register on signal <INT_VECTOR.VECT_TMP>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_INSTRn> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <EXCEPTION_Q>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <INSTRn>        |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_EXCEPTION_Q[3]_GND_58_o_Mux_145_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <EXCEPTION_Q>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_EXCEPTION_Q[3]_GND_58_o_Mux_148_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <EXCEPTION_Q>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_EXCEPTION_Q[3]_GND_58_o_Mux_154_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <EXCEPTION_Q>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_n0402> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <EXCEPTION_Q>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_n0401> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <EXCEPTION_Q>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <WF68K00IP_INTERRUPT_CONTROL> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 16x1-bit single-port distributed Read Only RAM        : 4
 16x5-bit single-port distributed Read Only RAM        : 2
 4x1-bit single-port distributed Read Only RAM         : 1
 8x6-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 64
 1-bit subtractor                                      : 2
 10-bit adder                                          : 1
 16-bit subtractor                                     : 1
 2-bit adder                                           : 3
 3-bit addsub                                          : 1
 32-bit adder                                          : 24
 32-bit subtractor                                     : 10
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 3
 4-bit adder                                           : 2
 4-bit addsub                                          : 2
 5-bit adder                                           : 1
 5-bit adder carry in                                  : 2
 5-bit subtractor borrow in                            : 4
 6-bit subtractor                                      : 2
 64-bit adder                                          : 2
 7-bit subtractor                                      : 1
 8-bit adder                                           : 1
# Counters                                             : 3
 2-bit up counter                                      : 1
 4-bit up counter                                      : 2
# Accumulators                                         : 2
 6-bit up loadable accumulator                         : 1
 64-bit down loadable accumulator                      : 1
# Registers                                            : 1208
 Flip-Flops                                            : 1208
# Comparators                                          : 34
 2-bit comparator equal                                : 2
 2-bit comparator greater                              : 3
 2-bit comparator lessequal                            : 1
 3-bit comparator equal                                : 4
 3-bit comparator greater                              : 10
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator greater                              : 3
 4-bit comparator lessequal                            : 2
 5-bit comparator greater                              : 4
 64-bit comparator greater                             : 1
 65-bit comparator greater                             : 1
 7-bit comparator greater                              : 1
# Multiplexers                                         : 3820
 1-bit 16-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 1832
 1-bit 3-to-1 multiplexer                              : 55
 1-bit 32-to-1 multiplexer                             : 1
 1-bit 4-to-1 multiplexer                              : 16
 10-bit 2-to-1 multiplexer                             : 3
 16-bit 2-to-1 multiplexer                             : 30
 2-bit 2-to-1 multiplexer                              : 73
 3-bit 2-to-1 multiplexer                              : 41
 32-bit 2-to-1 multiplexer                             : 1347
 32-bit 3-to-1 multiplexer                             : 16
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 7-to-1 multiplexer                             : 3
 32-bit 8-to-1 multiplexer                             : 3
 33-bit 2-to-1 multiplexer                             : 6
 33-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 18
 5-bit 17-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 125
 5-bit 24-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 9
 64-bit 2-to-1 multiplexer                             : 11
 7-bit 15-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 220
 7-bit 8-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 5
# Xors                                                 : 9
 1-bit xor2                                            : 8
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <I_68K00/I_BUS_IF/FSM_4> on signal <ARB_STATE[1:2]> with gray encoding.
--------------------------------
 State              | Encoding
--------------------------------
 idle               | 00
 grant              | 01
 wait_release_3wire | 11
--------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <I_68K00/I_CTRL/FSM_0> on signal <EXEC_STATE[1:24]> with one-hot encoding.
--------------------------------------------
 State          | Encoding
--------------------------------------------
 idle           | 000000000000000000000001
 fetch_biw_1    | 000000000000000000000010
 fetch_biw_2    | 000000000001000000000000
 fetch_biw_3    | 000000010000000000000000
 fetch_ext      | 000000000000100000000000
 fetch_dest_ext | 000000000000010000000000
 rd_src_1       | 000000000000000000000100
 rd_src_1_lo    | 000001000000000000000000
 rd_src_1_hi    | 000000000000000000001000
 rd_src_2       | 000000100000000000000000
 rd_src_2_lo    | 000010000000000000000000
 rd_src_2_hi    | 000000001000000000000000
 wr_dest_1      | 000000000000000001000000
 wr_dest_1_lo   | 000100000000000000000000
 wr_dest_1_hi   | 000000000000000010000000
 wr_dest_2_lo   | 001000000000000000000000
 wr_dest_2_hi   | 000000000100000000000000
 rd_sp_hi       | 000000000000001000000000
 rd_sp          | 000000000000000100000000
 rd_sp_lo       | 010000000000000000000000
 wr_sp_hi       | 100000000000000000000000
 wr_sp_lo       | 000000000000000000100000
 wait_operation | 000000000000000000010000
 movem_tst      | 000000000010000000000000
--------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <I_68K00/I_IRQ_CTRL/FSM_1> on signal <EX_STATE[1:5]> with user encoding.
---------------------------------
 State               | Encoding
---------------------------------
 idle                | 00000
 wait_ctrl_rdy       | 00001
 init                | 00010
 vect_nr             | 00011
 get_vector          | 00100
 stack_misc          | 00101
 stack_access_adr_hi | 00110
 stack_access_adr_lo | 00111
 stack_instruction   | 01000
 stack_status        | 01001
 stack_pc_hi         | 01010
 stack_pc_lo         | 01011
 update_ssp_hi       | 01100
 update_ssp_lo       | 01101
 update_pc_hi        | 01110
 update_pc_lo        | 01111
 halt                | 10000
---------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <I_68K00/I_ALU/FSM_2> on signal <MUL_STATE[1:2]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 mul_idle         | 00
 mul_add          | 01
 mul_verify_shift | 10
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <I_68K00/I_ALU/FSM_3> on signal <DIV_STATE[1:2]> with user encoding.
------------------------
 State      | Encoding
------------------------
 div_idle   | 00
 div_verify | 01
 div_addsub | 10
 div_sign   | 11
------------------------
INFO:Xst:2261 - The FF/Latch <SHIFT_STATE> in Unit <WF68K00IP_SHIFTER> is equivalent to the following 2 FFs/Latches, which will be removed : <SHFT_EN> <SHFT_BUSY> 
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    I_ADRREG/EXTEND_INDEX.INDEX_TMP_0 in unit <WF68K00IP_TOP_SOC>
    I_ADRREG/EXTEND_INDEX.INDEX_TMP_31 in unit <WF68K00IP_TOP_SOC>
    I_ADRREG/EXTEND_INDEX.INDEX_TMP_29 in unit <WF68K00IP_TOP_SOC>
    I_ADRREG/EXTEND_INDEX.INDEX_TMP_28 in unit <WF68K00IP_TOP_SOC>
    I_ADRREG/EXTEND_INDEX.INDEX_TMP_30 in unit <WF68K00IP_TOP_SOC>
    I_ADRREG/EXTEND_INDEX.INDEX_TMP_26 in unit <WF68K00IP_TOP_SOC>
    I_ADRREG/EXTEND_INDEX.INDEX_TMP_25 in unit <WF68K00IP_TOP_SOC>
    I_ADRREG/EXTEND_INDEX.INDEX_TMP_27 in unit <WF68K00IP_TOP_SOC>
    I_ADRREG/EXTEND_INDEX.INDEX_TMP_24 in unit <WF68K00IP_TOP_SOC>
    I_ADRREG/EXTEND_INDEX.INDEX_TMP_23 in unit <WF68K00IP_TOP_SOC>
    I_ADRREG/EXTEND_INDEX.INDEX_TMP_21 in unit <WF68K00IP_TOP_SOC>
    I_ADRREG/EXTEND_INDEX.INDEX_TMP_20 in unit <WF68K00IP_TOP_SOC>
    I_ADRREG/EXTEND_INDEX.INDEX_TMP_22 in unit <WF68K00IP_TOP_SOC>
    I_ADRREG/EXTEND_INDEX.INDEX_TMP_18 in unit <WF68K00IP_TOP_SOC>
    I_ADRREG/EXTEND_INDEX.INDEX_TMP_17 in unit <WF68K00IP_TOP_SOC>
    I_ADRREG/EXTEND_INDEX.INDEX_TMP_19 in unit <WF68K00IP_TOP_SOC>
    I_ADRREG/EXTEND_INDEX.INDEX_TMP_15 in unit <WF68K00IP_TOP_SOC>
    I_ADRREG/EXTEND_INDEX.INDEX_TMP_14 in unit <WF68K00IP_TOP_SOC>
    I_ADRREG/EXTEND_INDEX.INDEX_TMP_16 in unit <WF68K00IP_TOP_SOC>
    I_ADRREG/EXTEND_INDEX.INDEX_TMP_13 in unit <WF68K00IP_TOP_SOC>
    I_ADRREG/EXTEND_INDEX.INDEX_TMP_12 in unit <WF68K00IP_TOP_SOC>
    I_ADRREG/EXTEND_INDEX.INDEX_TMP_10 in unit <WF68K00IP_TOP_SOC>
    I_ADRREG/EXTEND_INDEX.INDEX_TMP_9 in unit <WF68K00IP_TOP_SOC>
    I_ADRREG/EXTEND_INDEX.INDEX_TMP_11 in unit <WF68K00IP_TOP_SOC>
    I_ADRREG/EXTEND_INDEX.INDEX_TMP_7 in unit <WF68K00IP_TOP_SOC>
    I_ADRREG/EXTEND_INDEX.INDEX_TMP_6 in unit <WF68K00IP_TOP_SOC>
    I_ADRREG/EXTEND_INDEX.INDEX_TMP_8 in unit <WF68K00IP_TOP_SOC>
    I_ADRREG/EXTEND_INDEX.INDEX_TMP_4 in unit <WF68K00IP_TOP_SOC>
    I_ADRREG/EXTEND_INDEX.INDEX_TMP_3 in unit <WF68K00IP_TOP_SOC>
    I_ADRREG/EXTEND_INDEX.INDEX_TMP_5 in unit <WF68K00IP_TOP_SOC>
    I_ADRREG/EXTEND_INDEX.INDEX_TMP_2 in unit <WF68K00IP_TOP_SOC>
    I_ADRREG/EXTEND_INDEX.INDEX_TMP_1 in unit <WF68K00IP_TOP_SOC>


  List of register instances with asynchronous set or reset and opposite initialization value:
    EXCEPTION_Q_3 in unit <WF68K00IP_INTERRUPT_CONTROL>
    EXCEPTION_Q_2 in unit <WF68K00IP_INTERRUPT_CONTROL>
    EXCEPTION_Q_0 in unit <WF68K00IP_INTERRUPT_CONTROL>


Optimizing unit <WF68K00IP_TOP> ...

Optimizing unit <WF68K00IP_TOP_SOC> ...

Optimizing unit <WF68K00IP_OPCODE_DECODER> ...

Optimizing unit <WF68K00IP_BUS_INTERFACE> ...

Optimizing unit <WF68K00IP_CONTROL> ...

Optimizing unit <WF68K00IP_INTERRUPT_CONTROL> ...

Optimizing unit <WF68K00IP_DATA_REGISTERS> ...

Optimizing unit <WF68K00IP_ALU> ...

Optimizing unit <WF68K00IP_SHIFTER> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block WF68K00IP_TOP, actual ratio is 55.
WARNING:Xst:1426 - The value init of the FF/Latch I_68K00/I_IRQ_CTRL/EXCEPTION_Q_3_LD hinder the constant cleaning in the block WF68K00IP_TOP.
   You should achieve better results by setting this init to 1.
FlipFlop I_68K00/I_OPCODE/BIW_0_0 has been replicated 5 time(s)
FlipFlop I_68K00/I_OPCODE/BIW_0_1 has been replicated 5 time(s)
FlipFlop I_68K00/I_OPCODE/BIW_0_10 has been replicated 4 time(s)
FlipFlop I_68K00/I_OPCODE/BIW_0_11 has been replicated 4 time(s)
FlipFlop I_68K00/I_OPCODE/BIW_0_12 has been replicated 2 time(s)
FlipFlop I_68K00/I_OPCODE/BIW_0_14 has been replicated 1 time(s)
FlipFlop I_68K00/I_OPCODE/BIW_0_2 has been replicated 5 time(s)
FlipFlop I_68K00/I_OPCODE/BIW_0_3 has been replicated 6 time(s)
FlipFlop I_68K00/I_OPCODE/BIW_0_4 has been replicated 5 time(s)
FlipFlop I_68K00/I_OPCODE/BIW_0_5 has been replicated 4 time(s)
FlipFlop I_68K00/I_OPCODE/BIW_0_6 has been replicated 3 time(s)
FlipFlop I_68K00/I_OPCODE/BIW_0_7 has been replicated 4 time(s)
FlipFlop I_68K00/I_OPCODE/BIW_0_8 has been replicated 1 time(s)
FlipFlop I_68K00/I_OPCODE/BIW_0_9 has been replicated 3 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1408
 Flip-Flops                                            : 1408

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : WF68K00IP_TOP.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 21253
#      GND                         : 1
#      INV                         : 271
#      LUT1                        : 243
#      LUT2                        : 527
#      LUT3                        : 731
#      LUT4                        : 1132
#      LUT5                        : 3675
#      LUT6                        : 11167
#      MUXCY                       : 1414
#      MUXF7                       : 728
#      MUXF8                       : 2
#      VCC                         : 1
#      XORCY                       : 1361
# FlipFlops/Latches                : 1441
#      FD                          : 8
#      FD_1                        : 14
#      FDC                         : 116
#      FDC_1                       : 34
#      FDCE                        : 753
#      FDCE_1                      : 196
#      FDE                         : 186
#      FDE_1                       : 16
#      FDP                         : 37
#      FDPE                        : 3
#      FDR                         : 5
#      FDR_1                       : 1
#      FDRE                        : 34
#      FDS_1                       : 3
#      FDSE                        : 2
#      LD                          : 1
#      LDC                         : 32
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 62
#      IBUF                        : 11
#      IOBUF                       : 18
#      OBUF                        : 2
#      OBUFT                       : 31

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1441  out of  54576     2%  
 Number of Slice LUTs:                17746  out of  27288    65%  
    Number used as Logic:             17746  out of  27288    65%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  17975
   Number with an unused Flip Flop:   16534  out of  17975    91%  
   Number with an unused LUT:           229  out of  17975     1%  
   Number of fully used LUT-FF pairs:  1212  out of  17975     6%  
   Number of unique control sets:       173

IO Utilization: 
 Number of IOs:                          62
 Number of bonded IOBs:                  62  out of    218    28%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------+--------------------------------------------------------+-------+
Clock Signal                                                                         | Clock buffer(FF name)                                  | Load  |
-------------------------------------------------------------------------------------+--------------------------------------------------------+-------+
CLK                                                                                  | IBUF+BUFG                                              | 1408  |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1031_o(I_68K00/I_ADRREG/RESETn_I_W_L_AND_1031_o1:O)| NONE(*)(I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_0_LDC) | 1     |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_969_o(I_68K00/I_ADRREG/RESETn_I_W_L_AND_969_o1:O)  | NONE(*)(I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_31_LDC)| 1     |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_973_o(I_68K00/I_ADRREG/RESETn_I_W_L_AND_973_o1:O)  | NONE(*)(I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_29_LDC)| 1     |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_975_o(I_68K00/I_ADRREG/RESETn_I_W_L_AND_975_o1:O)  | NONE(*)(I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_28_LDC)| 1     |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_971_o(I_68K00/I_ADRREG/RESETn_I_W_L_AND_971_o1:O)  | NONE(*)(I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_30_LDC)| 1     |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_979_o(I_68K00/I_ADRREG/RESETn_I_W_L_AND_979_o1:O)  | NONE(*)(I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_26_LDC)| 1     |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_981_o(I_68K00/I_ADRREG/RESETn_I_W_L_AND_981_o1:O)  | NONE(*)(I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_25_LDC)| 1     |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_977_o(I_68K00/I_ADRREG/RESETn_I_W_L_AND_977_o1:O)  | NONE(*)(I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_27_LDC)| 1     |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_983_o(I_68K00/I_ADRREG/RESETn_I_W_L_AND_983_o1:O)  | NONE(*)(I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_24_LDC)| 1     |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_985_o(I_68K00/I_ADRREG/RESETn_I_W_L_AND_985_o1:O)  | NONE(*)(I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_23_LDC)| 1     |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_989_o(I_68K00/I_ADRREG/RESETn_I_W_L_AND_989_o1:O)  | NONE(*)(I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_21_LDC)| 1     |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_991_o(I_68K00/I_ADRREG/RESETn_I_W_L_AND_991_o1:O)  | NONE(*)(I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_20_LDC)| 1     |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_987_o(I_68K00/I_ADRREG/RESETn_I_W_L_AND_987_o1:O)  | NONE(*)(I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_22_LDC)| 1     |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_995_o(I_68K00/I_ADRREG/RESETn_I_W_L_AND_995_o1:O)  | NONE(*)(I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_18_LDC)| 1     |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_997_o(I_68K00/I_ADRREG/RESETn_I_W_L_AND_997_o1:O)  | NONE(*)(I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_17_LDC)| 1     |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_993_o(I_68K00/I_ADRREG/RESETn_I_W_L_AND_993_o1:O)  | NONE(*)(I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_19_LDC)| 1     |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1001_o(I_68K00/I_ADRREG/RESETn_I_W_L_AND_1001_o1:O)| NONE(*)(I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_15_LDC)| 1     |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1003_o(I_68K00/I_ADRREG/RESETn_I_W_L_AND_1003_o1:O)| NONE(*)(I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_14_LDC)| 1     |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_999_o(I_68K00/I_ADRREG/RESETn_I_W_L_AND_999_o1:O)  | NONE(*)(I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_16_LDC)| 1     |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1005_o(I_68K00/I_ADRREG/RESETn_I_W_L_AND_1005_o1:O)| NONE(*)(I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_13_LDC)| 1     |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1007_o(I_68K00/I_ADRREG/RESETn_I_W_L_AND_1007_o1:O)| NONE(*)(I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_12_LDC)| 1     |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1011_o(I_68K00/I_ADRREG/RESETn_I_W_L_AND_1011_o1:O)| NONE(*)(I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_10_LDC)| 1     |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1013_o(I_68K00/I_ADRREG/RESETn_I_W_L_AND_1013_o1:O)| NONE(*)(I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_9_LDC) | 1     |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1009_o(I_68K00/I_ADRREG/RESETn_I_W_L_AND_1009_o1:O)| NONE(*)(I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_11_LDC)| 1     |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1017_o(I_68K00/I_ADRREG/RESETn_I_W_L_AND_1017_o1:O)| NONE(*)(I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_7_LDC) | 1     |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1019_o(I_68K00/I_ADRREG/RESETn_I_W_L_AND_1019_o1:O)| NONE(*)(I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_6_LDC) | 1     |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1015_o(I_68K00/I_ADRREG/RESETn_I_W_L_AND_1015_o1:O)| NONE(*)(I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_8_LDC) | 1     |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1023_o(I_68K00/I_ADRREG/RESETn_I_W_L_AND_1023_o1:O)| NONE(*)(I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_4_LDC) | 1     |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1025_o(I_68K00/I_ADRREG/RESETn_I_W_L_AND_1025_o1:O)| NONE(*)(I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_3_LDC) | 1     |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1021_o(I_68K00/I_ADRREG/RESETn_I_W_L_AND_1021_o1:O)| NONE(*)(I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_5_LDC) | 1     |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1027_o(I_68K00/I_ADRREG/RESETn_I_W_L_AND_1027_o1:O)| NONE(*)(I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_2_LDC) | 1     |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1029_o(I_68K00/I_ADRREG/RESETn_I_W_L_AND_1029_o1:O)| NONE(*)(I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_1_LDC) | 1     |
RESET_COREn                                                                          | IBUF+BUFG                                              | 1     |
-------------------------------------------------------------------------------------+--------------------------------------------------------+-------+
(*) These 32 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 75.521ns (Maximum Frequency: 13.241MHz)
   Minimum input arrival time before clock: 8.812ns
   Maximum output required time after clock: 41.455ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 75.521ns (frequency: 13.241MHz)
  Total number of paths / destination ports: 548255204696220224 / 2506
-------------------------------------------------------------------------
Delay:               37.761ns (Levels of Logic = 36)
  Source:            I_68K00/I_OPCODE/BIW_0_8 (FF)
  Destination:       I_68K00/I_ADRREG/AR_0_6 (FF)
  Source Clock:      CLK falling
  Destination Clock: CLK rising

  Data Path: I_68K00/I_OPCODE/BIW_0_8 to I_68K00/I_ADRREG/AR_0_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q         257   0.447   2.067  I_68K00/I_OPCODE/BIW_0_8 (I_68K00/I_OPCODE/BIW_0_8)
     LUT5:I4->O            1   0.205   0.580  I_68K00/I_OPCODE/PWR_12_o_BIW[0][2]_AND_764_o13121_SW1 (N4838)
     LUT6:I5->O            2   0.205   0.617  I_68K00/I_OPCODE/PWR_12_o_BIW[0][2]_AND_764_o13121 (I_68K00/I_OPCODE/PWR_12_o_BIW[0][2]_AND_764_o1312)
     LUT6:I5->O            2   0.205   0.617  I_68K00/I_OPCODE/BIW[0][7]_PWR_12_o_AND_768_o43 (I_68K00/I_OPCODE/BIW[0][7]_PWR_12_o_AND_768_o42)
     LUT6:I5->O            1   0.205   0.580  I_68K00/I_OPCODE/BIW[0][7]_PWR_12_o_AND_768_o44 (I_68K00/I_OPCODE/BIW[0][7]_PWR_12_o_AND_768_o_mmx_out12)
     LUT6:I5->O           10   0.205   0.961  I_68K00/I_OPCODE/BIW<0><15>928 (I_68K00/I_OPCODE/BIW<0><15>929)
     LUT6:I4->O          336   0.203   2.179  I_68K00/I_OPCODE/BIW<0><15>939 (I_68K00/OP_I<3>)
     LUT6:I4->O            1   0.203   0.000  I_68K00/I_OPCODE/GND_60_o_PWR_12_o_OR_525_o_G (N13748)
     MUXF7:I1->O           3   0.140   0.879  I_68K00/I_OPCODE/GND_60_o_PWR_12_o_OR_525_o (I_68K00/I_OPCODE/GND_60_o_PWR_12_o_OR_525_o)
     LUT5:I2->O            1   0.205   0.684  I_68K00/I_OPCODE/Mmux_OP_SIZE_I121_SW1 (N7131)
     LUT6:I4->O            6   0.203   0.745  I_68K00/I_OPCODE/Mmux_OP_SIZE_I126 (I_68K00/I_OPCODE/Mmux_OP_SIZE_I126)
     LUT5:I4->O            2   0.205   0.617  I_68K00/I_CTRL/Mmux_GND_57_o_GND_57_o_mux_602_OUT5114_SW2 (N14420)
     LUT6:I5->O            6   0.205   0.849  I_68K00/I_CTRL/GOT_EXT21_SW0 (N1548)
     LUT6:I4->O            4   0.203   0.788  I_68K00/I_CTRL/GOT_EXT21_1 (I_68K00/I_CTRL/GOT_EXT21)
     LUT6:I4->O            9   0.203   0.934  I_68K00/I_CTRL/Mmux_GND_57_o_GND_57_o_mux_699_OUT59 (I_68K00/I_CTRL/GND_57_o_GND_57_o_mux_699_OUT<1>)
     LUT5:I3->O            1   0.203   0.580  I_68K00/I_CTRL/EXEC_STATE_OP_END_I11_SW0 (N8347)
     LUT6:I5->O            2   0.205   0.617  I_68K00/I_CTRL/EXEC_STATE_OP_END_I18_SW0 (N1612)
     LUT6:I5->O            2   0.205   0.617  I_68K00/I_CTRL/EXEC_STATE_OP_END_I112_1 (I_68K00/I_CTRL/EXEC_STATE_OP_END_I112)
     LUT6:I5->O           10   0.205   0.961  I_68K00/Mmux_REGSEL_DATA_B63 (I_68K00/Mmux_REGSEL_DATA_B22)
     LUT6:I4->O            8   0.203   0.907  I_68K00/Mmux_REGSEL_DATA_B24_1 (I_68K00/Mmux_REGSEL_DATA_B24)
     LUT6:I4->O            1   0.203   0.000  I_68K00/I_DATAREG/Mmux_DATA_OUT_B_3 (I_68K00/I_DATAREG/Mmux_DATA_OUT_B_3)
     MUXF7:I1->O          29   0.140   1.250  I_68K00/I_DATAREG/Mmux_DATA_OUT_B_2_f7 (I_68K00/Q_DREG_B<0>)
     LUT5:I4->O            1   0.205   0.684  I_68K00/Mmux_ALU_OP_IN_D_LO10101 (I_68K00/Mmux_ALU_OP_IN_D_LO1010)
     LUT6:I4->O            1   0.203   0.808  I_68K00/Mmux_ALU_OP_IN_D_LO1221 (I_68K00/Mmux_ALU_OP_IN_D_LO1220)
     LUT6:I3->O           11   0.205   0.883  I_68K00/Mmux_ALU_OP_IN_D_LO1223 (I_68K00/Mmux_ALU_OP_IN_D_LO1222)
     LUT6:I5->O           18   0.205   1.050  I_68K00/Mmux_ALU_OP_IN_D_LO1224 (I_68K00/ALU_OP_IN_D_LO<0>)
     LUT5:I4->O            2   0.205   0.617  I_68K00/I_ALU/P_BCDOP.TEMP0<2>1 (I_68K00/I_ALU/P_BCDOP.TEMP0<2>1)
     LUT6:I5->O            2   0.205   0.845  I_68K00/I_ALU/P_BCDOP.TEMP0<2>3_1 (I_68K00/I_ALU/P_BCDOP.TEMP0<2>3)
     LUT5:I2->O            2   0.205   0.721  I_68K00/I_ALU/P_BCDOP.C_07_SW1 (N5731)
     LUT6:I4->O            6   0.203   0.745  I_68K00/I_ALU/P_BCDOP.TEMP1<1>2 (I_68K00/I_ALU/P_BCDOP.TEMP1<1>2)
     LUT4:I3->O           19   0.205   1.072  I_68K00/I_ALU/P_BCDOP.TEMP1<1>3 (I_68K00/I_ALU/P_BCDOP.TEMP1<1>)
     LUT6:I5->O           11   0.205   0.883  I_68K00/I_ALU/P_BCDOP.C_17_SW3 (N9902)
     LUT6:I5->O           13   0.205   0.933  I_68K00/I_ALU/Mmux_RESULT_LO583 (I_68K00/RESULT_ALU_LO<6>)
     LUT6:I5->O           19   0.205   1.072  I_68K00/CTRL_RDY_I11911 (I_68K00/CTRL_RDY_I_mmx_out51)
     LUT6:I5->O           14   0.205   0.958  I_68K00/I_ADRREG/Mmux_AR[0][31]_AR[0][31]_mux_348_OUT157411 (I_68K00/I_ADRREG/Mmux_AR[0][31]_AR[0][31]_mux_348_OUT1192211)
     LUT6:I5->O            1   0.205   0.684  I_68K00/I_ADRREG/Mmux_AR[0][31]_AR[0][31]_mux_348_OUT15768 (I_68K00/I_ADRREG/Mmux_AR[0][31]_AR[0][31]_mux_348_OUT15767)
     LUT6:I4->O            1   0.203   0.000  I_68K00/I_ADRREG/Mmux_AR[0][31]_AR[0][31]_mux_348_OUT15769 (I_68K00/I_ADRREG/AR[6][31]_AR[6][31]_mux_354_OUT<6>)
     FDCE:D                    0.102          I_68K00/I_ADRREG/AR_6_6
    ----------------------------------------
    Total                     37.761ns (7.777ns logic, 29.984ns route)
                                       (20.6% logic, 79.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 2293 / 1824
-------------------------------------------------------------------------
Offset:              8.812ns (Levels of Logic = 7)
  Source:            CLK (PAD)
  Destination:       I_68K00/I_BUS_IF/BUFFER_A_4 (FF)
  Destination Clock: CLK falling

  Data Path: CLK to I_68K00/I_BUS_IF/BUFFER_A_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   1.222   1.176  CLK_IBUF (CLK_IBUF)
     LUT3:I1->O           26   0.203   1.454  I_68K00/I_BUS_IF/_n0511_inv111 (I_68K00/I_BUS_IF/_n0511_inv11)
     LUT6:I2->O            7   0.203   0.774  I_68K00/I_BUS_IF/PWR_27_o_PWR_27_o_AND_1288_o1 (I_68K00/I_BUS_IF/PWR_27_o_PWR_27_o_AND_1288_o)
     LUT6:I5->O            3   0.205   0.995  I_68K00/I_BUS_IF/Mmux_BUFFER_A[31]_DATA_IN[15]_mux_50_OUT116211 (I_68K00/I_BUS_IF/Mmux_BUFFER_A[31]_DATA_IN[15]_mux_50_OUT11621)
     LUT6:I1->O            5   0.203   1.059  I_68K00/I_BUS_IF/Mmux_BUFFER_A[31]_DATA_IN[15]_mux_50_OUT10211 (I_68K00/I_BUS_IF/Mmux_BUFFER_A[31]_DATA_IN[15]_mux_50_OUT1021)
     LUT6:I1->O            1   0.203   0.808  I_68K00/I_BUS_IF/Mmux_BUFFER_A[31]_DATA_IN[15]_mux_50_OUT102_SW0 (N754)
     LUT6:I3->O            1   0.205   0.000  I_68K00/I_BUS_IF/Mmux_BUFFER_A[31]_DATA_IN[15]_mux_50_OUT102 (I_68K00/I_BUS_IF/BUFFER_A[31]_DATA_IN[15]_mux_50_OUT<4>)
     FDC_1:D                   0.102          I_68K00/I_BUS_IF/BUFFER_A_4
    ----------------------------------------
    Total                      8.812ns (2.546ns logic, 6.266ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_1031_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.964ns (Levels of Logic = 2)
  Source:            RESET_COREn (PAD)
  Destination:       I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_0_LDC (LATCH)
  Destination Clock: I_68K00/I_ADRREG/RESETn_I_W_L_AND_1031_o falling

  Data Path: RESET_COREn to I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.491  RESET_COREn_IBUF (RESET_COREn_IBUF)
     LUT5:I4->O            2   0.205   0.616  I_68K00/I_ADRREG/RESETn_I_W_L_AND_1032_o1 (I_68K00/I_ADRREG/RESETn_I_W_L_AND_1032_o)
     LDC:CLR                   0.430          I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_0_LDC
    ----------------------------------------
    Total                      3.964ns (1.857ns logic, 2.107ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_969_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.166ns (Levels of Logic = 3)
  Source:            RESET_COREn (PAD)
  Destination:       I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_31_LDC (LATCH)
  Destination Clock: I_68K00/I_ADRREG/RESETn_I_W_L_AND_969_o falling

  Data Path: RESET_COREn to I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.835  RESET_COREn_IBUF (RESET_COREn_IBUF)
     LUT5:I0->O           32   0.203   1.656  I_68K00/I_ADRREG/RESETn_GND_61_o_OR_647_o1 (I_68K00/I_ADRREG/RESETn_GND_61_o_OR_647_o)
     LUT6:I0->O            2   0.203   0.616  I_68K00/I_ADRREG/RESETn_I_W_L_AND_970_o1 (I_68K00/I_ADRREG/RESETn_I_W_L_AND_970_o)
     LDC:CLR                   0.430          I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_31_LDC
    ----------------------------------------
    Total                      6.166ns (2.058ns logic, 4.108ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_973_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.166ns (Levels of Logic = 3)
  Source:            RESET_COREn (PAD)
  Destination:       I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_29_LDC (LATCH)
  Destination Clock: I_68K00/I_ADRREG/RESETn_I_W_L_AND_973_o falling

  Data Path: RESET_COREn to I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.835  RESET_COREn_IBUF (RESET_COREn_IBUF)
     LUT5:I0->O           32   0.203   1.656  I_68K00/I_ADRREG/RESETn_GND_61_o_OR_647_o1 (I_68K00/I_ADRREG/RESETn_GND_61_o_OR_647_o)
     LUT6:I0->O            2   0.203   0.616  I_68K00/I_ADRREG/RESETn_I_W_L_AND_974_o1 (I_68K00/I_ADRREG/RESETn_I_W_L_AND_974_o)
     LDC:CLR                   0.430          I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_29_LDC
    ----------------------------------------
    Total                      6.166ns (2.058ns logic, 4.108ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_975_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.166ns (Levels of Logic = 3)
  Source:            RESET_COREn (PAD)
  Destination:       I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_28_LDC (LATCH)
  Destination Clock: I_68K00/I_ADRREG/RESETn_I_W_L_AND_975_o falling

  Data Path: RESET_COREn to I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.835  RESET_COREn_IBUF (RESET_COREn_IBUF)
     LUT5:I0->O           32   0.203   1.656  I_68K00/I_ADRREG/RESETn_GND_61_o_OR_647_o1 (I_68K00/I_ADRREG/RESETn_GND_61_o_OR_647_o)
     LUT6:I0->O            2   0.203   0.616  I_68K00/I_ADRREG/RESETn_I_W_L_AND_976_o1 (I_68K00/I_ADRREG/RESETn_I_W_L_AND_976_o)
     LDC:CLR                   0.430          I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_28_LDC
    ----------------------------------------
    Total                      6.166ns (2.058ns logic, 4.108ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_971_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.166ns (Levels of Logic = 3)
  Source:            RESET_COREn (PAD)
  Destination:       I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_30_LDC (LATCH)
  Destination Clock: I_68K00/I_ADRREG/RESETn_I_W_L_AND_971_o falling

  Data Path: RESET_COREn to I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.835  RESET_COREn_IBUF (RESET_COREn_IBUF)
     LUT5:I0->O           32   0.203   1.656  I_68K00/I_ADRREG/RESETn_GND_61_o_OR_647_o1 (I_68K00/I_ADRREG/RESETn_GND_61_o_OR_647_o)
     LUT6:I0->O            2   0.203   0.616  I_68K00/I_ADRREG/RESETn_I_W_L_AND_972_o1 (I_68K00/I_ADRREG/RESETn_I_W_L_AND_972_o)
     LDC:CLR                   0.430          I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_30_LDC
    ----------------------------------------
    Total                      6.166ns (2.058ns logic, 4.108ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_979_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.166ns (Levels of Logic = 3)
  Source:            RESET_COREn (PAD)
  Destination:       I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_26_LDC (LATCH)
  Destination Clock: I_68K00/I_ADRREG/RESETn_I_W_L_AND_979_o falling

  Data Path: RESET_COREn to I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.835  RESET_COREn_IBUF (RESET_COREn_IBUF)
     LUT5:I0->O           32   0.203   1.656  I_68K00/I_ADRREG/RESETn_GND_61_o_OR_647_o1 (I_68K00/I_ADRREG/RESETn_GND_61_o_OR_647_o)
     LUT6:I0->O            2   0.203   0.616  I_68K00/I_ADRREG/RESETn_I_W_L_AND_980_o1 (I_68K00/I_ADRREG/RESETn_I_W_L_AND_980_o)
     LDC:CLR                   0.430          I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_26_LDC
    ----------------------------------------
    Total                      6.166ns (2.058ns logic, 4.108ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_981_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.166ns (Levels of Logic = 3)
  Source:            RESET_COREn (PAD)
  Destination:       I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_25_LDC (LATCH)
  Destination Clock: I_68K00/I_ADRREG/RESETn_I_W_L_AND_981_o falling

  Data Path: RESET_COREn to I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.835  RESET_COREn_IBUF (RESET_COREn_IBUF)
     LUT5:I0->O           32   0.203   1.656  I_68K00/I_ADRREG/RESETn_GND_61_o_OR_647_o1 (I_68K00/I_ADRREG/RESETn_GND_61_o_OR_647_o)
     LUT6:I0->O            2   0.203   0.616  I_68K00/I_ADRREG/RESETn_I_W_L_AND_982_o1 (I_68K00/I_ADRREG/RESETn_I_W_L_AND_982_o)
     LDC:CLR                   0.430          I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_25_LDC
    ----------------------------------------
    Total                      6.166ns (2.058ns logic, 4.108ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_977_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.166ns (Levels of Logic = 3)
  Source:            RESET_COREn (PAD)
  Destination:       I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_27_LDC (LATCH)
  Destination Clock: I_68K00/I_ADRREG/RESETn_I_W_L_AND_977_o falling

  Data Path: RESET_COREn to I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.835  RESET_COREn_IBUF (RESET_COREn_IBUF)
     LUT5:I0->O           32   0.203   1.656  I_68K00/I_ADRREG/RESETn_GND_61_o_OR_647_o1 (I_68K00/I_ADRREG/RESETn_GND_61_o_OR_647_o)
     LUT6:I0->O            2   0.203   0.616  I_68K00/I_ADRREG/RESETn_I_W_L_AND_978_o1 (I_68K00/I_ADRREG/RESETn_I_W_L_AND_978_o)
     LDC:CLR                   0.430          I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_27_LDC
    ----------------------------------------
    Total                      6.166ns (2.058ns logic, 4.108ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_983_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.166ns (Levels of Logic = 3)
  Source:            RESET_COREn (PAD)
  Destination:       I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_24_LDC (LATCH)
  Destination Clock: I_68K00/I_ADRREG/RESETn_I_W_L_AND_983_o falling

  Data Path: RESET_COREn to I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.835  RESET_COREn_IBUF (RESET_COREn_IBUF)
     LUT5:I0->O           32   0.203   1.656  I_68K00/I_ADRREG/RESETn_GND_61_o_OR_647_o1 (I_68K00/I_ADRREG/RESETn_GND_61_o_OR_647_o)
     LUT6:I0->O            2   0.203   0.616  I_68K00/I_ADRREG/RESETn_I_W_L_AND_984_o1 (I_68K00/I_ADRREG/RESETn_I_W_L_AND_984_o)
     LDC:CLR                   0.430          I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_24_LDC
    ----------------------------------------
    Total                      6.166ns (2.058ns logic, 4.108ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_985_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.166ns (Levels of Logic = 3)
  Source:            RESET_COREn (PAD)
  Destination:       I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_23_LDC (LATCH)
  Destination Clock: I_68K00/I_ADRREG/RESETn_I_W_L_AND_985_o falling

  Data Path: RESET_COREn to I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.835  RESET_COREn_IBUF (RESET_COREn_IBUF)
     LUT5:I0->O           32   0.203   1.656  I_68K00/I_ADRREG/RESETn_GND_61_o_OR_647_o1 (I_68K00/I_ADRREG/RESETn_GND_61_o_OR_647_o)
     LUT6:I0->O            2   0.203   0.616  I_68K00/I_ADRREG/RESETn_I_W_L_AND_986_o1 (I_68K00/I_ADRREG/RESETn_I_W_L_AND_986_o)
     LDC:CLR                   0.430          I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_23_LDC
    ----------------------------------------
    Total                      6.166ns (2.058ns logic, 4.108ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_989_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.166ns (Levels of Logic = 3)
  Source:            RESET_COREn (PAD)
  Destination:       I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_21_LDC (LATCH)
  Destination Clock: I_68K00/I_ADRREG/RESETn_I_W_L_AND_989_o falling

  Data Path: RESET_COREn to I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.835  RESET_COREn_IBUF (RESET_COREn_IBUF)
     LUT5:I0->O           32   0.203   1.656  I_68K00/I_ADRREG/RESETn_GND_61_o_OR_647_o1 (I_68K00/I_ADRREG/RESETn_GND_61_o_OR_647_o)
     LUT6:I0->O            2   0.203   0.616  I_68K00/I_ADRREG/RESETn_I_W_L_AND_990_o1 (I_68K00/I_ADRREG/RESETn_I_W_L_AND_990_o)
     LDC:CLR                   0.430          I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_21_LDC
    ----------------------------------------
    Total                      6.166ns (2.058ns logic, 4.108ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_991_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.166ns (Levels of Logic = 3)
  Source:            RESET_COREn (PAD)
  Destination:       I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_20_LDC (LATCH)
  Destination Clock: I_68K00/I_ADRREG/RESETn_I_W_L_AND_991_o falling

  Data Path: RESET_COREn to I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.835  RESET_COREn_IBUF (RESET_COREn_IBUF)
     LUT5:I0->O           32   0.203   1.656  I_68K00/I_ADRREG/RESETn_GND_61_o_OR_647_o1 (I_68K00/I_ADRREG/RESETn_GND_61_o_OR_647_o)
     LUT6:I0->O            2   0.203   0.616  I_68K00/I_ADRREG/RESETn_I_W_L_AND_992_o1 (I_68K00/I_ADRREG/RESETn_I_W_L_AND_992_o)
     LDC:CLR                   0.430          I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_20_LDC
    ----------------------------------------
    Total                      6.166ns (2.058ns logic, 4.108ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_987_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.166ns (Levels of Logic = 3)
  Source:            RESET_COREn (PAD)
  Destination:       I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_22_LDC (LATCH)
  Destination Clock: I_68K00/I_ADRREG/RESETn_I_W_L_AND_987_o falling

  Data Path: RESET_COREn to I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.835  RESET_COREn_IBUF (RESET_COREn_IBUF)
     LUT5:I0->O           32   0.203   1.656  I_68K00/I_ADRREG/RESETn_GND_61_o_OR_647_o1 (I_68K00/I_ADRREG/RESETn_GND_61_o_OR_647_o)
     LUT6:I0->O            2   0.203   0.616  I_68K00/I_ADRREG/RESETn_I_W_L_AND_988_o1 (I_68K00/I_ADRREG/RESETn_I_W_L_AND_988_o)
     LDC:CLR                   0.430          I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_22_LDC
    ----------------------------------------
    Total                      6.166ns (2.058ns logic, 4.108ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_995_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.166ns (Levels of Logic = 3)
  Source:            RESET_COREn (PAD)
  Destination:       I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_18_LDC (LATCH)
  Destination Clock: I_68K00/I_ADRREG/RESETn_I_W_L_AND_995_o falling

  Data Path: RESET_COREn to I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.835  RESET_COREn_IBUF (RESET_COREn_IBUF)
     LUT5:I0->O           32   0.203   1.656  I_68K00/I_ADRREG/RESETn_GND_61_o_OR_647_o1 (I_68K00/I_ADRREG/RESETn_GND_61_o_OR_647_o)
     LUT6:I0->O            2   0.203   0.616  I_68K00/I_ADRREG/RESETn_I_W_L_AND_996_o1 (I_68K00/I_ADRREG/RESETn_I_W_L_AND_996_o)
     LDC:CLR                   0.430          I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_18_LDC
    ----------------------------------------
    Total                      6.166ns (2.058ns logic, 4.108ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_997_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.166ns (Levels of Logic = 3)
  Source:            RESET_COREn (PAD)
  Destination:       I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_17_LDC (LATCH)
  Destination Clock: I_68K00/I_ADRREG/RESETn_I_W_L_AND_997_o falling

  Data Path: RESET_COREn to I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.835  RESET_COREn_IBUF (RESET_COREn_IBUF)
     LUT5:I0->O           32   0.203   1.656  I_68K00/I_ADRREG/RESETn_GND_61_o_OR_647_o1 (I_68K00/I_ADRREG/RESETn_GND_61_o_OR_647_o)
     LUT6:I0->O            2   0.203   0.616  I_68K00/I_ADRREG/RESETn_I_W_L_AND_998_o1 (I_68K00/I_ADRREG/RESETn_I_W_L_AND_998_o)
     LDC:CLR                   0.430          I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_17_LDC
    ----------------------------------------
    Total                      6.166ns (2.058ns logic, 4.108ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_993_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.166ns (Levels of Logic = 3)
  Source:            RESET_COREn (PAD)
  Destination:       I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_19_LDC (LATCH)
  Destination Clock: I_68K00/I_ADRREG/RESETn_I_W_L_AND_993_o falling

  Data Path: RESET_COREn to I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.835  RESET_COREn_IBUF (RESET_COREn_IBUF)
     LUT5:I0->O           32   0.203   1.656  I_68K00/I_ADRREG/RESETn_GND_61_o_OR_647_o1 (I_68K00/I_ADRREG/RESETn_GND_61_o_OR_647_o)
     LUT6:I0->O            2   0.203   0.616  I_68K00/I_ADRREG/RESETn_I_W_L_AND_994_o1 (I_68K00/I_ADRREG/RESETn_I_W_L_AND_994_o)
     LDC:CLR                   0.430          I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_19_LDC
    ----------------------------------------
    Total                      6.166ns (2.058ns logic, 4.108ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_1001_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.066ns (Levels of Logic = 2)
  Source:            RESET_COREn (PAD)
  Destination:       I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_15_LDC (LATCH)
  Destination Clock: I_68K00/I_ADRREG/RESETn_I_W_L_AND_1001_o falling

  Data Path: RESET_COREn to I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.595  RESET_COREn_IBUF (RESET_COREn_IBUF)
     LUT3:I1->O            2   0.203   0.616  I_68K00/I_ADRREG/RESETn_I_W_L_AND_1002_o1 (I_68K00/I_ADRREG/RESETn_I_W_L_AND_1002_o)
     LDC:CLR                   0.430          I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_15_LDC
    ----------------------------------------
    Total                      4.066ns (1.855ns logic, 2.211ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_1003_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.964ns (Levels of Logic = 2)
  Source:            RESET_COREn (PAD)
  Destination:       I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_14_LDC (LATCH)
  Destination Clock: I_68K00/I_ADRREG/RESETn_I_W_L_AND_1003_o falling

  Data Path: RESET_COREn to I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.491  RESET_COREn_IBUF (RESET_COREn_IBUF)
     LUT5:I4->O            2   0.205   0.616  I_68K00/I_ADRREG/RESETn_I_W_L_AND_1004_o1 (I_68K00/I_ADRREG/RESETn_I_W_L_AND_1004_o)
     LDC:CLR                   0.430          I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_14_LDC
    ----------------------------------------
    Total                      3.964ns (1.857ns logic, 2.107ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_999_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.166ns (Levels of Logic = 3)
  Source:            RESET_COREn (PAD)
  Destination:       I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_16_LDC (LATCH)
  Destination Clock: I_68K00/I_ADRREG/RESETn_I_W_L_AND_999_o falling

  Data Path: RESET_COREn to I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.835  RESET_COREn_IBUF (RESET_COREn_IBUF)
     LUT5:I0->O           32   0.203   1.656  I_68K00/I_ADRREG/RESETn_GND_61_o_OR_647_o1 (I_68K00/I_ADRREG/RESETn_GND_61_o_OR_647_o)
     LUT6:I0->O            2   0.203   0.616  I_68K00/I_ADRREG/RESETn_I_W_L_AND_1000_o1 (I_68K00/I_ADRREG/RESETn_I_W_L_AND_1000_o)
     LDC:CLR                   0.430          I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_16_LDC
    ----------------------------------------
    Total                      6.166ns (2.058ns logic, 4.108ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_1005_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.964ns (Levels of Logic = 2)
  Source:            RESET_COREn (PAD)
  Destination:       I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_13_LDC (LATCH)
  Destination Clock: I_68K00/I_ADRREG/RESETn_I_W_L_AND_1005_o falling

  Data Path: RESET_COREn to I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.491  RESET_COREn_IBUF (RESET_COREn_IBUF)
     LUT5:I4->O            2   0.205   0.616  I_68K00/I_ADRREG/RESETn_I_W_L_AND_1006_o1 (I_68K00/I_ADRREG/RESETn_I_W_L_AND_1006_o)
     LDC:CLR                   0.430          I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_13_LDC
    ----------------------------------------
    Total                      3.964ns (1.857ns logic, 2.107ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_1007_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.964ns (Levels of Logic = 2)
  Source:            RESET_COREn (PAD)
  Destination:       I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_12_LDC (LATCH)
  Destination Clock: I_68K00/I_ADRREG/RESETn_I_W_L_AND_1007_o falling

  Data Path: RESET_COREn to I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.491  RESET_COREn_IBUF (RESET_COREn_IBUF)
     LUT5:I4->O            2   0.205   0.616  I_68K00/I_ADRREG/RESETn_I_W_L_AND_1008_o1 (I_68K00/I_ADRREG/RESETn_I_W_L_AND_1008_o)
     LDC:CLR                   0.430          I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_12_LDC
    ----------------------------------------
    Total                      3.964ns (1.857ns logic, 2.107ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_1011_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.964ns (Levels of Logic = 2)
  Source:            RESET_COREn (PAD)
  Destination:       I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_10_LDC (LATCH)
  Destination Clock: I_68K00/I_ADRREG/RESETn_I_W_L_AND_1011_o falling

  Data Path: RESET_COREn to I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.491  RESET_COREn_IBUF (RESET_COREn_IBUF)
     LUT5:I4->O            2   0.205   0.616  I_68K00/I_ADRREG/RESETn_I_W_L_AND_1012_o1 (I_68K00/I_ADRREG/RESETn_I_W_L_AND_1012_o)
     LDC:CLR                   0.430          I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_10_LDC
    ----------------------------------------
    Total                      3.964ns (1.857ns logic, 2.107ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_1013_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.964ns (Levels of Logic = 2)
  Source:            RESET_COREn (PAD)
  Destination:       I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_9_LDC (LATCH)
  Destination Clock: I_68K00/I_ADRREG/RESETn_I_W_L_AND_1013_o falling

  Data Path: RESET_COREn to I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.491  RESET_COREn_IBUF (RESET_COREn_IBUF)
     LUT5:I4->O            2   0.205   0.616  I_68K00/I_ADRREG/RESETn_I_W_L_AND_1014_o1 (I_68K00/I_ADRREG/RESETn_I_W_L_AND_1014_o)
     LDC:CLR                   0.430          I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_9_LDC
    ----------------------------------------
    Total                      3.964ns (1.857ns logic, 2.107ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_1009_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.964ns (Levels of Logic = 2)
  Source:            RESET_COREn (PAD)
  Destination:       I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_11_LDC (LATCH)
  Destination Clock: I_68K00/I_ADRREG/RESETn_I_W_L_AND_1009_o falling

  Data Path: RESET_COREn to I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.491  RESET_COREn_IBUF (RESET_COREn_IBUF)
     LUT5:I4->O            2   0.205   0.616  I_68K00/I_ADRREG/RESETn_I_W_L_AND_1010_o1 (I_68K00/I_ADRREG/RESETn_I_W_L_AND_1010_o)
     LDC:CLR                   0.430          I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_11_LDC
    ----------------------------------------
    Total                      3.964ns (1.857ns logic, 2.107ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_1017_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.964ns (Levels of Logic = 2)
  Source:            RESET_COREn (PAD)
  Destination:       I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_7_LDC (LATCH)
  Destination Clock: I_68K00/I_ADRREG/RESETn_I_W_L_AND_1017_o falling

  Data Path: RESET_COREn to I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.491  RESET_COREn_IBUF (RESET_COREn_IBUF)
     LUT5:I4->O            2   0.205   0.616  I_68K00/I_ADRREG/RESETn_I_W_L_AND_1018_o1 (I_68K00/I_ADRREG/RESETn_I_W_L_AND_1018_o)
     LDC:CLR                   0.430          I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_7_LDC
    ----------------------------------------
    Total                      3.964ns (1.857ns logic, 2.107ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_1019_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.964ns (Levels of Logic = 2)
  Source:            RESET_COREn (PAD)
  Destination:       I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_6_LDC (LATCH)
  Destination Clock: I_68K00/I_ADRREG/RESETn_I_W_L_AND_1019_o falling

  Data Path: RESET_COREn to I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.491  RESET_COREn_IBUF (RESET_COREn_IBUF)
     LUT5:I4->O            2   0.205   0.616  I_68K00/I_ADRREG/RESETn_I_W_L_AND_1020_o1 (I_68K00/I_ADRREG/RESETn_I_W_L_AND_1020_o)
     LDC:CLR                   0.430          I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_6_LDC
    ----------------------------------------
    Total                      3.964ns (1.857ns logic, 2.107ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_1015_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.964ns (Levels of Logic = 2)
  Source:            RESET_COREn (PAD)
  Destination:       I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_8_LDC (LATCH)
  Destination Clock: I_68K00/I_ADRREG/RESETn_I_W_L_AND_1015_o falling

  Data Path: RESET_COREn to I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.491  RESET_COREn_IBUF (RESET_COREn_IBUF)
     LUT5:I4->O            2   0.205   0.616  I_68K00/I_ADRREG/RESETn_I_W_L_AND_1016_o1 (I_68K00/I_ADRREG/RESETn_I_W_L_AND_1016_o)
     LDC:CLR                   0.430          I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_8_LDC
    ----------------------------------------
    Total                      3.964ns (1.857ns logic, 2.107ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_1023_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.964ns (Levels of Logic = 2)
  Source:            RESET_COREn (PAD)
  Destination:       I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_4_LDC (LATCH)
  Destination Clock: I_68K00/I_ADRREG/RESETn_I_W_L_AND_1023_o falling

  Data Path: RESET_COREn to I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.491  RESET_COREn_IBUF (RESET_COREn_IBUF)
     LUT5:I4->O            2   0.205   0.616  I_68K00/I_ADRREG/RESETn_I_W_L_AND_1024_o1 (I_68K00/I_ADRREG/RESETn_I_W_L_AND_1024_o)
     LDC:CLR                   0.430          I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_4_LDC
    ----------------------------------------
    Total                      3.964ns (1.857ns logic, 2.107ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_1025_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.964ns (Levels of Logic = 2)
  Source:            RESET_COREn (PAD)
  Destination:       I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_3_LDC (LATCH)
  Destination Clock: I_68K00/I_ADRREG/RESETn_I_W_L_AND_1025_o falling

  Data Path: RESET_COREn to I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.491  RESET_COREn_IBUF (RESET_COREn_IBUF)
     LUT5:I4->O            2   0.205   0.616  I_68K00/I_ADRREG/RESETn_I_W_L_AND_1026_o1 (I_68K00/I_ADRREG/RESETn_I_W_L_AND_1026_o)
     LDC:CLR                   0.430          I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_3_LDC
    ----------------------------------------
    Total                      3.964ns (1.857ns logic, 2.107ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_1021_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.964ns (Levels of Logic = 2)
  Source:            RESET_COREn (PAD)
  Destination:       I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_5_LDC (LATCH)
  Destination Clock: I_68K00/I_ADRREG/RESETn_I_W_L_AND_1021_o falling

  Data Path: RESET_COREn to I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.491  RESET_COREn_IBUF (RESET_COREn_IBUF)
     LUT5:I4->O            2   0.205   0.616  I_68K00/I_ADRREG/RESETn_I_W_L_AND_1022_o1 (I_68K00/I_ADRREG/RESETn_I_W_L_AND_1022_o)
     LDC:CLR                   0.430          I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_5_LDC
    ----------------------------------------
    Total                      3.964ns (1.857ns logic, 2.107ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_1027_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.964ns (Levels of Logic = 2)
  Source:            RESET_COREn (PAD)
  Destination:       I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_2_LDC (LATCH)
  Destination Clock: I_68K00/I_ADRREG/RESETn_I_W_L_AND_1027_o falling

  Data Path: RESET_COREn to I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.491  RESET_COREn_IBUF (RESET_COREn_IBUF)
     LUT5:I4->O            2   0.205   0.616  I_68K00/I_ADRREG/RESETn_I_W_L_AND_1028_o1 (I_68K00/I_ADRREG/RESETn_I_W_L_AND_1028_o)
     LDC:CLR                   0.430          I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_2_LDC
    ----------------------------------------
    Total                      3.964ns (1.857ns logic, 2.107ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_1029_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.964ns (Levels of Logic = 2)
  Source:            RESET_COREn (PAD)
  Destination:       I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_1_LDC (LATCH)
  Destination Clock: I_68K00/I_ADRREG/RESETn_I_W_L_AND_1029_o falling

  Data Path: RESET_COREn to I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.491  RESET_COREn_IBUF (RESET_COREn_IBUF)
     LUT5:I4->O            2   0.205   0.616  I_68K00/I_ADRREG/RESETn_I_W_L_AND_1030_o1 (I_68K00/I_ADRREG/RESETn_I_W_L_AND_1030_o)
     LDC:CLR                   0.430          I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_1_LDC
    ----------------------------------------
    Total                      3.964ns (1.857ns logic, 2.107ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 5674317987435142 / 51
-------------------------------------------------------------------------
Offset:              41.455ns (Levels of Logic = 40)
  Source:            I_68K00/I_OPCODE/BIW_0_8 (FF)
  Destination:       DATA<5> (PAD)
  Source Clock:      CLK falling

  Data Path: I_68K00/I_OPCODE/BIW_0_8 to DATA<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q         257   0.447   2.067  I_68K00/I_OPCODE/BIW_0_8 (I_68K00/I_OPCODE/BIW_0_8)
     LUT5:I4->O            1   0.205   0.580  I_68K00/I_OPCODE/PWR_12_o_BIW[0][2]_AND_764_o13121_SW1 (N4838)
     LUT6:I5->O            2   0.205   0.617  I_68K00/I_OPCODE/PWR_12_o_BIW[0][2]_AND_764_o13121 (I_68K00/I_OPCODE/PWR_12_o_BIW[0][2]_AND_764_o1312)
     LUT6:I5->O            2   0.205   0.617  I_68K00/I_OPCODE/BIW[0][7]_PWR_12_o_AND_768_o43 (I_68K00/I_OPCODE/BIW[0][7]_PWR_12_o_AND_768_o42)
     LUT6:I5->O            1   0.205   0.580  I_68K00/I_OPCODE/BIW[0][7]_PWR_12_o_AND_768_o44 (I_68K00/I_OPCODE/BIW[0][7]_PWR_12_o_AND_768_o_mmx_out12)
     LUT6:I5->O           10   0.205   0.961  I_68K00/I_OPCODE/BIW<0><15>928 (I_68K00/I_OPCODE/BIW<0><15>929)
     LUT6:I4->O          336   0.203   2.179  I_68K00/I_OPCODE/BIW<0><15>939 (I_68K00/OP_I<3>)
     LUT6:I4->O            1   0.203   0.000  I_68K00/I_OPCODE/GND_60_o_PWR_12_o_OR_525_o_G (N13748)
     MUXF7:I1->O           3   0.140   0.879  I_68K00/I_OPCODE/GND_60_o_PWR_12_o_OR_525_o (I_68K00/I_OPCODE/GND_60_o_PWR_12_o_OR_525_o)
     LUT5:I2->O            1   0.205   0.684  I_68K00/I_OPCODE/Mmux_OP_SIZE_I121_SW1 (N7131)
     LUT6:I4->O            6   0.203   0.745  I_68K00/I_OPCODE/Mmux_OP_SIZE_I126 (I_68K00/I_OPCODE/Mmux_OP_SIZE_I126)
     LUT5:I4->O            2   0.205   0.617  I_68K00/I_CTRL/Mmux_GND_57_o_GND_57_o_mux_602_OUT5114_SW2 (N14420)
     LUT6:I5->O            6   0.205   0.849  I_68K00/I_CTRL/GOT_EXT21_SW0 (N1548)
     LUT6:I4->O            4   0.203   0.788  I_68K00/I_CTRL/GOT_EXT21_1 (I_68K00/I_CTRL/GOT_EXT21)
     LUT6:I4->O            9   0.203   0.934  I_68K00/I_CTRL/Mmux_GND_57_o_GND_57_o_mux_699_OUT59 (I_68K00/I_CTRL/GND_57_o_GND_57_o_mux_699_OUT<1>)
     LUT5:I3->O            1   0.203   0.580  I_68K00/I_CTRL/EXEC_STATE_OP_END_I11_SW0 (N8347)
     LUT6:I5->O            2   0.205   0.617  I_68K00/I_CTRL/EXEC_STATE_OP_END_I18_SW0 (N1612)
     LUT6:I5->O            2   0.205   0.617  I_68K00/I_CTRL/EXEC_STATE_OP_END_I112_1 (I_68K00/I_CTRL/EXEC_STATE_OP_END_I112)
     LUT6:I5->O           10   0.205   0.961  I_68K00/Mmux_REGSEL_DATA_B63 (I_68K00/Mmux_REGSEL_DATA_B22)
     LUT6:I4->O            8   0.203   0.907  I_68K00/Mmux_REGSEL_DATA_B24_1 (I_68K00/Mmux_REGSEL_DATA_B24)
     LUT6:I4->O            1   0.203   0.000  I_68K00/I_DATAREG/Mmux_DATA_OUT_B_3 (I_68K00/I_DATAREG/Mmux_DATA_OUT_B_3)
     MUXF7:I1->O          29   0.140   1.250  I_68K00/I_DATAREG/Mmux_DATA_OUT_B_2_f7 (I_68K00/Q_DREG_B<0>)
     LUT5:I4->O            1   0.205   0.684  I_68K00/Mmux_ALU_OP_IN_D_LO10101 (I_68K00/Mmux_ALU_OP_IN_D_LO1010)
     LUT6:I4->O            1   0.203   0.808  I_68K00/Mmux_ALU_OP_IN_D_LO1221 (I_68K00/Mmux_ALU_OP_IN_D_LO1220)
     LUT6:I3->O           11   0.205   0.883  I_68K00/Mmux_ALU_OP_IN_D_LO1223 (I_68K00/Mmux_ALU_OP_IN_D_LO1222)
     LUT6:I5->O           18   0.205   1.050  I_68K00/Mmux_ALU_OP_IN_D_LO1224 (I_68K00/ALU_OP_IN_D_LO<0>)
     LUT5:I4->O            2   0.205   0.617  I_68K00/I_ALU/P_BCDOP.TEMP0<3>21 (I_68K00/I_ALU/P_BCDOP.TEMP0<3>2)
     LUT6:I5->O           19   0.205   1.416  I_68K00/I_ALU/P_BCDOP.TEMP0<3>3 (I_68K00/I_ALU/P_BCDOP.TEMP0<3>5)
     LUT6:I1->O            1   0.203   0.000  I_68K00/I_ALU/P_BCDOP.C_07_SW6_F (N15353)
     MUXF7:I0->O           1   0.131   0.580  I_68K00/I_ALU/P_BCDOP.C_07_SW6 (N7456)
     LUT6:I5->O            3   0.205   0.651  I_68K00/I_ALU/P_BCDOP.TEMP1<2>2 (I_68K00/I_ALU/P_BCDOP.TEMP1<2>2)
     LUT6:I5->O            2   0.205   0.617  I_68K00/I_ALU/P_BCDOP.TEMP1<2>3_2 (I_68K00/I_ALU/P_BCDOP.TEMP1<2>31)
     LUT6:I5->O            1   0.205   0.000  I_68K00/I_ALU/Mmux_RESULT_LO563_G (N14832)
     MUXF7:I1->O          27   0.140   1.449  I_68K00/I_ALU/Mmux_RESULT_LO563 (I_68K00/RESULT_ALU_LO<5>)
     LUT6:I3->O            1   0.205   0.580  I_68K00/I_ADRREG/Mmux_AR[0][31]_AR[0][31]_mux_348_OUT617 (I_68K00/I_ADRREG/Mmux_AR[0][31]_AR[0][31]_mux_348_OUT613)
     LUT6:I5->O            2   0.205   0.721  I_68K00/I_ADRREG/Mmux_AR[0][31]_AR[0][31]_mux_348_OUT619 (I_68K00/GND_56_o_PWR_7_o_OR_75_o_mmx_out5)
     LUT6:I4->O            1   0.203   0.684  I_68K00/Mmux_DATA_OUT723 (I_68K00/Mmux_DATA_OUT722)
     LUT6:I4->O            1   0.203   0.580  I_68K00/Mmux_DATA_OUT725 (I_68K00/Mmux_DATA_OUT724)
     LUT6:I5->O            1   0.205   0.808  I_68K00/Mmux_DATA_OUT726 (I_68K00/Mmux_DATA_OUT725)
     LUT4:I1->O            1   0.205   0.579  I_68K00/Mmux_DATA_OUT729 (DATA_OUT<5>)
     IOBUF:I->IO               2.571          DATA_5_IOBUF (DATA<5>)
    ----------------------------------------
    Total                     41.455ns (10.720ns logic, 30.735ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_1031_o'
  Total number of paths / destination ports: 982 / 41
-------------------------------------------------------------------------
Offset:              18.160ns (Levels of Logic = 17)
  Source:            I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_0_LDC (LATCH)
  Destination:       DATA<4> (PAD)
  Source Clock:      I_68K00/I_ADRREG/RESETn_I_W_L_AND_1031_o falling

  Data Path: I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_0_LDC to DATA<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.995  I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_0_LDC (I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_0_LDC)
     LUT6:I1->O            1   0.203   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<0> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<0>)
     XORCY:LI->O           1   0.136   0.827  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_xor<0> (I_68K00/I_ADRREG/PC[31]_INDEX_SCALED[31]_add_154_OUT<0>)
     LUT5:I1->O            1   0.203   0.827  I_68K00/I_ADRREG/ADR_MODE_I<2>33112 (I_68K00/I_ADRREG/ADR_MODE_I<2>33112)
     LUT5:I1->O            3   0.203   0.651  I_68K00/I_ADRREG/ADR_MODE_I<2>33113 (I_68K00/I_ADRREG/ADR_MODE_I<2>3311)
     LUT6:I5->O            3   0.205   0.755  I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP12 (I_68K00/I_ADRREG/ADDRESS_MODES.ADR_EFF_TMP<0>)
     LUT2:I0->O            1   0.203   0.000  I_68K00/I_ADRREG/Madd_ADR_EFF_lut<0> (I_68K00/I_ADRREG/Madd_ADR_EFF_lut<0>)
     XORCY:LI->O           1   0.136   0.684  I_68K00/I_ADRREG/Madd_ADR_EFF_xor<0> (I_68K00/ADR_EFF_I<0>)
     LUT5:I3->O            2   0.203   0.961  I_68K00/Mmux_ADR_I21 (I_68K00/Mmux_ADR_I2)
     LUT6:I1->O           21   0.203   1.218  I_68K00/Mmux_ADR_I23 (I_68K00/ADR_I<0>)
     LUT5:I3->O           15   0.203   0.982  I_68K00/I_BUS_IF/HI_BYTE_EN1 (I_68K00/HI_BYTE_EN_I)
     LUT6:I5->O            8   0.205   1.167  I_68K00/Mmux_DATA_OUT789 (I_68K00/Mmux_DATA_OUT484)
     LUT6:I0->O            1   0.203   0.580  I_68K00/Mmux_DATA_OUT665 (I_68K00/Mmux_DATA_OUT664)
     LUT6:I5->O            1   0.205   0.580  I_68K00/Mmux_DATA_OUT666 (I_68K00/Mmux_DATA_OUT665)
     LUT6:I5->O            1   0.205   0.580  I_68K00/Mmux_DATA_OUT667 (I_68K00/Mmux_DATA_OUT666)
     LUT6:I5->O            1   0.205   0.580  I_68K00/Mmux_DATA_OUT668 (I_68K00/Mmux_DATA_OUT667)
     LUT6:I5->O            1   0.205   0.579  I_68K00/Mmux_DATA_OUT669 (DATA_OUT<4>)
     IOBUF:I->IO               2.571          DATA_4_IOBUF (DATA<4>)
    ----------------------------------------
    Total                     18.160ns (6.195ns logic, 11.965ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_1029_o'
  Total number of paths / destination ports: 624 / 23
-------------------------------------------------------------------------
Offset:              12.246ns (Levels of Logic = 13)
  Source:            I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_1_LDC (LATCH)
  Destination:       ADR<3> (PAD)
  Source Clock:      I_68K00/I_ADRREG/RESETn_I_W_L_AND_1029_o falling

  Data Path: I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_1_LDC to ADR<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.995  I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_1_LDC (I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_1_LDC)
     LUT5:I0->O            1   0.203   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<1> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<1>)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<1> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<1>)
     XORCY:CI->O           1   0.180   0.827  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_xor<2> (I_68K00/I_ADRREG/PC[31]_INDEX_SCALED[31]_add_154_OUT<2>)
     LUT5:I1->O            1   0.203   0.827  I_68K00/I_ADRREG/ADR_MODE_I<2>38112 (I_68K00/I_ADRREG/ADR_MODE_I<2>38112)
     LUT5:I1->O            3   0.203   0.651  I_68K00/I_ADRREG/ADR_MODE_I<2>38113 (I_68K00/I_ADRREG/ADR_MODE_I<2>3811)
     LUT6:I5->O            2   0.205   0.721  I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP231 (I_68K00/I_ADRREG/ADDRESS_MODES.ADR_EFF_TMP<2>)
     LUT2:I0->O            1   0.203   0.000  I_68K00/I_ADRREG/Madd_ADR_EFF_lut<2> (I_68K00/I_ADRREG/Madd_ADR_EFF_lut<2>)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_ADR_EFF_cy<2> (I_68K00/I_ADRREG/Madd_ADR_EFF_cy<2>)
     XORCY:CI->O           1   0.180   0.684  I_68K00/I_ADRREG/Madd_ADR_EFF_xor<3> (I_68K00/ADR_EFF_I<3>)
     LUT5:I3->O            1   0.203   0.580  I_68K00/Mmux_ADR_I521 (I_68K00/Mmux_ADR_I52)
     LUT6:I5->O            1   0.205   0.944  I_68K00/Mmux_ADR_I522 (I_68K00/Mmux_ADR_I521)
     LUT6:I0->O            2   0.203   0.616  I_68K00/Mmux_ADR_I523 (ADR_OUT<3>)
     OBUFT:I->O                2.571          ADR_3_OBUFT (ADR<3>)
    ----------------------------------------
    Total                     12.246ns (5.401ns logic, 6.845ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_1027_o'
  Total number of paths / destination ports: 578 / 22
-------------------------------------------------------------------------
Offset:              12.050ns (Levels of Logic = 12)
  Source:            I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_2_LDC (LATCH)
  Destination:       ADR<3> (PAD)
  Source Clock:      I_68K00/I_ADRREG/RESETn_I_W_L_AND_1027_o falling

  Data Path: I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_2_LDC to ADR<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   1.015  I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_2_LDC (I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_2_LDC)
     LUT6:I0->O            1   0.203   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<2> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<2>)
     XORCY:LI->O           1   0.136   0.827  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_xor<2> (I_68K00/I_ADRREG/PC[31]_INDEX_SCALED[31]_add_154_OUT<2>)
     LUT5:I1->O            1   0.203   0.827  I_68K00/I_ADRREG/ADR_MODE_I<2>38112 (I_68K00/I_ADRREG/ADR_MODE_I<2>38112)
     LUT5:I1->O            3   0.203   0.651  I_68K00/I_ADRREG/ADR_MODE_I<2>38113 (I_68K00/I_ADRREG/ADR_MODE_I<2>3811)
     LUT6:I5->O            2   0.205   0.721  I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP231 (I_68K00/I_ADRREG/ADDRESS_MODES.ADR_EFF_TMP<2>)
     LUT2:I0->O            1   0.203   0.000  I_68K00/I_ADRREG/Madd_ADR_EFF_lut<2> (I_68K00/I_ADRREG/Madd_ADR_EFF_lut<2>)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_ADR_EFF_cy<2> (I_68K00/I_ADRREG/Madd_ADR_EFF_cy<2>)
     XORCY:CI->O           1   0.180   0.684  I_68K00/I_ADRREG/Madd_ADR_EFF_xor<3> (I_68K00/ADR_EFF_I<3>)
     LUT5:I3->O            1   0.203   0.580  I_68K00/Mmux_ADR_I521 (I_68K00/Mmux_ADR_I52)
     LUT6:I5->O            1   0.205   0.944  I_68K00/Mmux_ADR_I522 (I_68K00/Mmux_ADR_I521)
     LUT6:I0->O            2   0.203   0.616  I_68K00/Mmux_ADR_I523 (ADR_OUT<3>)
     OBUFT:I->O                2.571          ADR_3_OBUFT (ADR<3>)
    ----------------------------------------
    Total                     12.050ns (5.185ns logic, 6.865ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_1025_o'
  Total number of paths / destination ports: 534 / 21
-------------------------------------------------------------------------
Offset:              11.582ns (Levels of Logic = 16)
  Source:            I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_3_LDC (LATCH)
  Destination:       ADR<8> (PAD)
  Source Clock:      I_68K00/I_ADRREG/RESETn_I_W_L_AND_1025_o falling

  Data Path: I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_3_LDC to ADR<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_3_LDC (I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_3_LDC)
     LUT4:I0->O            1   0.203   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<3> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<3>)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<3> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<4> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<4>)
     XORCY:CI->O           1   0.180   0.580  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_xor<5> (I_68K00/I_ADRREG/PC[31]_INDEX_SCALED[31]_add_154_OUT<5>)
     LUT5:I4->O            1   0.205   0.580  I_68K00/I_ADRREG/ADR_MODE_I<2>44112 (I_68K00/I_ADRREG/ADR_MODE_I<2>44112)
     LUT5:I4->O            3   0.205   0.651  I_68K00/I_ADRREG/ADR_MODE_I<2>44113 (I_68K00/I_ADRREG/ADR_MODE_I<2>4411)
     LUT6:I5->O            2   0.205   0.721  I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP281 (I_68K00/I_ADRREG/ADDRESS_MODES.ADR_EFF_TMP<5>)
     LUT2:I0->O            1   0.203   0.000  I_68K00/I_ADRREG/Madd_ADR_EFF_lut<5> (I_68K00/I_ADRREG/Madd_ADR_EFF_lut<5>)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_ADR_EFF_cy<5> (I_68K00/I_ADRREG/Madd_ADR_EFF_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_ADR_EFF_cy<6> (I_68K00/I_ADRREG/Madd_ADR_EFF_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_ADR_EFF_cy<7> (I_68K00/I_ADRREG/Madd_ADR_EFF_cy<7>)
     XORCY:CI->O           1   0.180   0.684  I_68K00/I_ADRREG/Madd_ADR_EFF_xor<8> (I_68K00/ADR_EFF_I<8>)
     LUT5:I3->O            1   0.203   0.580  I_68K00/Mmux_ADR_I622 (I_68K00/Mmux_ADR_I621)
     LUT6:I5->O            1   0.205   0.808  I_68K00/Mmux_ADR_I623 (I_68K00/Mmux_ADR_I622)
     LUT4:I1->O            2   0.205   0.616  I_68K00/Mmux_ADR_I624 (ADR_OUT<8>)
     OBUFT:I->O                2.571          ADR_8_OBUFT (ADR<8>)
    ----------------------------------------
    Total                     11.582ns (5.464ns logic, 6.118ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_1023_o'
  Total number of paths / destination ports: 492 / 20
-------------------------------------------------------------------------
Offset:              11.563ns (Levels of Logic = 15)
  Source:            I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_4_LDC (LATCH)
  Destination:       ADR<8> (PAD)
  Source Clock:      I_68K00/I_ADRREG/RESETn_I_W_L_AND_1023_o falling

  Data Path: I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_4_LDC to ADR<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_4_LDC (I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_4_LDC)
     LUT4:I0->O            1   0.203   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<4> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<4>)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<4> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<4>)
     XORCY:CI->O           1   0.180   0.580  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_xor<5> (I_68K00/I_ADRREG/PC[31]_INDEX_SCALED[31]_add_154_OUT<5>)
     LUT5:I4->O            1   0.205   0.580  I_68K00/I_ADRREG/ADR_MODE_I<2>44112 (I_68K00/I_ADRREG/ADR_MODE_I<2>44112)
     LUT5:I4->O            3   0.205   0.651  I_68K00/I_ADRREG/ADR_MODE_I<2>44113 (I_68K00/I_ADRREG/ADR_MODE_I<2>4411)
     LUT6:I5->O            2   0.205   0.721  I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP281 (I_68K00/I_ADRREG/ADDRESS_MODES.ADR_EFF_TMP<5>)
     LUT2:I0->O            1   0.203   0.000  I_68K00/I_ADRREG/Madd_ADR_EFF_lut<5> (I_68K00/I_ADRREG/Madd_ADR_EFF_lut<5>)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_ADR_EFF_cy<5> (I_68K00/I_ADRREG/Madd_ADR_EFF_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_ADR_EFF_cy<6> (I_68K00/I_ADRREG/Madd_ADR_EFF_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_ADR_EFF_cy<7> (I_68K00/I_ADRREG/Madd_ADR_EFF_cy<7>)
     XORCY:CI->O           1   0.180   0.684  I_68K00/I_ADRREG/Madd_ADR_EFF_xor<8> (I_68K00/ADR_EFF_I<8>)
     LUT5:I3->O            1   0.203   0.580  I_68K00/Mmux_ADR_I622 (I_68K00/Mmux_ADR_I621)
     LUT6:I5->O            1   0.205   0.808  I_68K00/Mmux_ADR_I623 (I_68K00/Mmux_ADR_I622)
     LUT4:I1->O            2   0.205   0.616  I_68K00/Mmux_ADR_I624 (ADR_OUT<8>)
     OBUFT:I->O                2.571          ADR_8_OBUFT (ADR<8>)
    ----------------------------------------
    Total                     11.563ns (5.445ns logic, 6.118ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_1021_o'
  Total number of paths / destination ports: 452 / 19
-------------------------------------------------------------------------
Offset:              11.512ns (Levels of Logic = 28)
  Source:            I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_5_LDC (LATCH)
  Destination:       ADR<23> (PAD)
  Source Clock:      I_68K00/I_ADRREG/RESETn_I_W_L_AND_1021_o falling

  Data Path: I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_5_LDC to ADR<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_5_LDC (I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_5_LDC)
     LUT4:I0->O            1   0.203   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<5> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<5>)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<5> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<6> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<7> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<8> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<9> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<10> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<11> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<12> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<13> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<14> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<15> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<16> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<17> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<18> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<19> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<20> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<21> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<21>)
     XORCY:CI->O           1   0.180   0.580  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_xor<22> (I_68K00/I_ADRREG/PC[31]_INDEX_SCALED[31]_add_154_OUT<22>)
     LUT5:I4->O            1   0.205   0.580  I_68K00/I_ADRREG/ADR_MODE_I<2>1111_SW0 (N566)
     LUT6:I5->O            2   0.205   0.617  I_68K00/I_ADRREG/ADR_MODE_I<2>1111 (I_68K00/I_ADRREG/ADR_MODE_I<2>1111)
     LUT6:I5->O           16   0.205   1.109  I_68K00/I_ADRREG/ADR_MODE_I<2>131 (I_68K00/I_ADRREG/ADR_MODE_I<2>_mmx_out20)
     LUT3:I1->O            1   0.203   0.000  I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP1511 (I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP151)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_ADR_EFF_cy<22> (I_68K00/I_ADRREG/Madd_ADR_EFF_cy<22>)
     XORCY:CI->O           1   0.180   0.684  I_68K00/I_ADRREG/Madd_ADR_EFF_xor<23> (I_68K00/ADR_EFF_I<23>)
     LUT5:I3->O            1   0.203   0.924  I_68K00/Mmux_ADR_I321 (I_68K00/Mmux_ADR_I32)
     LUT6:I1->O            2   0.203   0.616  I_68K00/Mmux_ADR_I322 (ADR_OUT<23>)
     OBUFT:I->O                2.571          ADR_23_OBUFT (ADR<23>)
    ----------------------------------------
    Total                     11.512ns (5.504ns logic, 6.008ns route)
                                       (47.8% logic, 52.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_1019_o'
  Total number of paths / destination ports: 414 / 18
-------------------------------------------------------------------------
Offset:              11.493ns (Levels of Logic = 27)
  Source:            I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_6_LDC (LATCH)
  Destination:       ADR<23> (PAD)
  Source Clock:      I_68K00/I_ADRREG/RESETn_I_W_L_AND_1019_o falling

  Data Path: I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_6_LDC to ADR<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_6_LDC (I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_6_LDC)
     LUT4:I0->O            1   0.203   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<6> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<6>)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<6> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<7> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<8> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<9> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<10> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<11> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<12> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<13> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<14> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<15> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<16> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<17> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<18> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<19> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<20> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<21> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<21>)
     XORCY:CI->O           1   0.180   0.580  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_xor<22> (I_68K00/I_ADRREG/PC[31]_INDEX_SCALED[31]_add_154_OUT<22>)
     LUT5:I4->O            1   0.205   0.580  I_68K00/I_ADRREG/ADR_MODE_I<2>1111_SW0 (N566)
     LUT6:I5->O            2   0.205   0.617  I_68K00/I_ADRREG/ADR_MODE_I<2>1111 (I_68K00/I_ADRREG/ADR_MODE_I<2>1111)
     LUT6:I5->O           16   0.205   1.109  I_68K00/I_ADRREG/ADR_MODE_I<2>131 (I_68K00/I_ADRREG/ADR_MODE_I<2>_mmx_out20)
     LUT3:I1->O            1   0.203   0.000  I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP1511 (I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP151)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_ADR_EFF_cy<22> (I_68K00/I_ADRREG/Madd_ADR_EFF_cy<22>)
     XORCY:CI->O           1   0.180   0.684  I_68K00/I_ADRREG/Madd_ADR_EFF_xor<23> (I_68K00/ADR_EFF_I<23>)
     LUT5:I3->O            1   0.203   0.924  I_68K00/Mmux_ADR_I321 (I_68K00/Mmux_ADR_I32)
     LUT6:I1->O            2   0.203   0.616  I_68K00/Mmux_ADR_I322 (ADR_OUT<23>)
     OBUFT:I->O                2.571          ADR_23_OBUFT (ADR<23>)
    ----------------------------------------
    Total                     11.493ns (5.485ns logic, 6.008ns route)
                                       (47.7% logic, 52.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_1017_o'
  Total number of paths / destination ports: 378 / 17
-------------------------------------------------------------------------
Offset:              11.474ns (Levels of Logic = 26)
  Source:            I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_7_LDC (LATCH)
  Destination:       ADR<23> (PAD)
  Source Clock:      I_68K00/I_ADRREG/RESETn_I_W_L_AND_1017_o falling

  Data Path: I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_7_LDC to ADR<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_7_LDC (I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_7_LDC)
     LUT4:I0->O            1   0.203   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<7> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<7>)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<7> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<8> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<9> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<10> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<11> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<12> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<13> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<14> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<15> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<16> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<17> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<18> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<19> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<20> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<21> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<21>)
     XORCY:CI->O           1   0.180   0.580  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_xor<22> (I_68K00/I_ADRREG/PC[31]_INDEX_SCALED[31]_add_154_OUT<22>)
     LUT5:I4->O            1   0.205   0.580  I_68K00/I_ADRREG/ADR_MODE_I<2>1111_SW0 (N566)
     LUT6:I5->O            2   0.205   0.617  I_68K00/I_ADRREG/ADR_MODE_I<2>1111 (I_68K00/I_ADRREG/ADR_MODE_I<2>1111)
     LUT6:I5->O           16   0.205   1.109  I_68K00/I_ADRREG/ADR_MODE_I<2>131 (I_68K00/I_ADRREG/ADR_MODE_I<2>_mmx_out20)
     LUT3:I1->O            1   0.203   0.000  I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP1511 (I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP151)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_ADR_EFF_cy<22> (I_68K00/I_ADRREG/Madd_ADR_EFF_cy<22>)
     XORCY:CI->O           1   0.180   0.684  I_68K00/I_ADRREG/Madd_ADR_EFF_xor<23> (I_68K00/ADR_EFF_I<23>)
     LUT5:I3->O            1   0.203   0.924  I_68K00/Mmux_ADR_I321 (I_68K00/Mmux_ADR_I32)
     LUT6:I1->O            2   0.203   0.616  I_68K00/Mmux_ADR_I322 (ADR_OUT<23>)
     OBUFT:I->O                2.571          ADR_23_OBUFT (ADR<23>)
    ----------------------------------------
    Total                     11.474ns (5.466ns logic, 6.008ns route)
                                       (47.6% logic, 52.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_1015_o'
  Total number of paths / destination ports: 344 / 16
-------------------------------------------------------------------------
Offset:              11.455ns (Levels of Logic = 25)
  Source:            I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_8_LDC (LATCH)
  Destination:       ADR<23> (PAD)
  Source Clock:      I_68K00/I_ADRREG/RESETn_I_W_L_AND_1015_o falling

  Data Path: I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_8_LDC to ADR<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_8_LDC (I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_8_LDC)
     LUT4:I0->O            1   0.203   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<8> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<8>)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<8> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<9> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<10> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<11> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<12> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<13> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<14> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<15> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<16> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<17> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<18> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<19> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<20> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<21> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<21>)
     XORCY:CI->O           1   0.180   0.580  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_xor<22> (I_68K00/I_ADRREG/PC[31]_INDEX_SCALED[31]_add_154_OUT<22>)
     LUT5:I4->O            1   0.205   0.580  I_68K00/I_ADRREG/ADR_MODE_I<2>1111_SW0 (N566)
     LUT6:I5->O            2   0.205   0.617  I_68K00/I_ADRREG/ADR_MODE_I<2>1111 (I_68K00/I_ADRREG/ADR_MODE_I<2>1111)
     LUT6:I5->O           16   0.205   1.109  I_68K00/I_ADRREG/ADR_MODE_I<2>131 (I_68K00/I_ADRREG/ADR_MODE_I<2>_mmx_out20)
     LUT3:I1->O            1   0.203   0.000  I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP1511 (I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP151)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_ADR_EFF_cy<22> (I_68K00/I_ADRREG/Madd_ADR_EFF_cy<22>)
     XORCY:CI->O           1   0.180   0.684  I_68K00/I_ADRREG/Madd_ADR_EFF_xor<23> (I_68K00/ADR_EFF_I<23>)
     LUT5:I3->O            1   0.203   0.924  I_68K00/Mmux_ADR_I321 (I_68K00/Mmux_ADR_I32)
     LUT6:I1->O            2   0.203   0.616  I_68K00/Mmux_ADR_I322 (ADR_OUT<23>)
     OBUFT:I->O                2.571          ADR_23_OBUFT (ADR<23>)
    ----------------------------------------
    Total                     11.455ns (5.447ns logic, 6.008ns route)
                                       (47.6% logic, 52.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_1013_o'
  Total number of paths / destination ports: 312 / 15
-------------------------------------------------------------------------
Offset:              11.436ns (Levels of Logic = 24)
  Source:            I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_9_LDC (LATCH)
  Destination:       ADR<23> (PAD)
  Source Clock:      I_68K00/I_ADRREG/RESETn_I_W_L_AND_1013_o falling

  Data Path: I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_9_LDC to ADR<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_9_LDC (I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_9_LDC)
     LUT4:I0->O            1   0.203   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<9> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<9>)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<9> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<10> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<11> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<12> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<13> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<14> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<15> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<16> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<17> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<18> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<19> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<20> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<21> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<21>)
     XORCY:CI->O           1   0.180   0.580  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_xor<22> (I_68K00/I_ADRREG/PC[31]_INDEX_SCALED[31]_add_154_OUT<22>)
     LUT5:I4->O            1   0.205   0.580  I_68K00/I_ADRREG/ADR_MODE_I<2>1111_SW0 (N566)
     LUT6:I5->O            2   0.205   0.617  I_68K00/I_ADRREG/ADR_MODE_I<2>1111 (I_68K00/I_ADRREG/ADR_MODE_I<2>1111)
     LUT6:I5->O           16   0.205   1.109  I_68K00/I_ADRREG/ADR_MODE_I<2>131 (I_68K00/I_ADRREG/ADR_MODE_I<2>_mmx_out20)
     LUT3:I1->O            1   0.203   0.000  I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP1511 (I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP151)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_ADR_EFF_cy<22> (I_68K00/I_ADRREG/Madd_ADR_EFF_cy<22>)
     XORCY:CI->O           1   0.180   0.684  I_68K00/I_ADRREG/Madd_ADR_EFF_xor<23> (I_68K00/ADR_EFF_I<23>)
     LUT5:I3->O            1   0.203   0.924  I_68K00/Mmux_ADR_I321 (I_68K00/Mmux_ADR_I32)
     LUT6:I1->O            2   0.203   0.616  I_68K00/Mmux_ADR_I322 (ADR_OUT<23>)
     OBUFT:I->O                2.571          ADR_23_OBUFT (ADR<23>)
    ----------------------------------------
    Total                     11.436ns (5.428ns logic, 6.008ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_1011_o'
  Total number of paths / destination ports: 282 / 14
-------------------------------------------------------------------------
Offset:              11.417ns (Levels of Logic = 23)
  Source:            I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_10_LDC (LATCH)
  Destination:       ADR<23> (PAD)
  Source Clock:      I_68K00/I_ADRREG/RESETn_I_W_L_AND_1011_o falling

  Data Path: I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_10_LDC to ADR<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_10_LDC (I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_10_LDC)
     LUT4:I0->O            1   0.203   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<10> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<10>)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<10> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<11> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<12> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<13> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<14> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<15> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<16> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<17> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<18> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<19> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<20> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<21> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<21>)
     XORCY:CI->O           1   0.180   0.580  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_xor<22> (I_68K00/I_ADRREG/PC[31]_INDEX_SCALED[31]_add_154_OUT<22>)
     LUT5:I4->O            1   0.205   0.580  I_68K00/I_ADRREG/ADR_MODE_I<2>1111_SW0 (N566)
     LUT6:I5->O            2   0.205   0.617  I_68K00/I_ADRREG/ADR_MODE_I<2>1111 (I_68K00/I_ADRREG/ADR_MODE_I<2>1111)
     LUT6:I5->O           16   0.205   1.109  I_68K00/I_ADRREG/ADR_MODE_I<2>131 (I_68K00/I_ADRREG/ADR_MODE_I<2>_mmx_out20)
     LUT3:I1->O            1   0.203   0.000  I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP1511 (I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP151)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_ADR_EFF_cy<22> (I_68K00/I_ADRREG/Madd_ADR_EFF_cy<22>)
     XORCY:CI->O           1   0.180   0.684  I_68K00/I_ADRREG/Madd_ADR_EFF_xor<23> (I_68K00/ADR_EFF_I<23>)
     LUT5:I3->O            1   0.203   0.924  I_68K00/Mmux_ADR_I321 (I_68K00/Mmux_ADR_I32)
     LUT6:I1->O            2   0.203   0.616  I_68K00/Mmux_ADR_I322 (ADR_OUT<23>)
     OBUFT:I->O                2.571          ADR_23_OBUFT (ADR<23>)
    ----------------------------------------
    Total                     11.417ns (5.409ns logic, 6.008ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_1009_o'
  Total number of paths / destination ports: 254 / 13
-------------------------------------------------------------------------
Offset:              11.398ns (Levels of Logic = 22)
  Source:            I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_11_LDC (LATCH)
  Destination:       ADR<23> (PAD)
  Source Clock:      I_68K00/I_ADRREG/RESETn_I_W_L_AND_1009_o falling

  Data Path: I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_11_LDC to ADR<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_11_LDC (I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_11_LDC)
     LUT4:I0->O            1   0.203   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<11> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<11>)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<11> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<12> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<13> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<14> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<15> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<16> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<17> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<18> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<19> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<20> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<21> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<21>)
     XORCY:CI->O           1   0.180   0.580  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_xor<22> (I_68K00/I_ADRREG/PC[31]_INDEX_SCALED[31]_add_154_OUT<22>)
     LUT5:I4->O            1   0.205   0.580  I_68K00/I_ADRREG/ADR_MODE_I<2>1111_SW0 (N566)
     LUT6:I5->O            2   0.205   0.617  I_68K00/I_ADRREG/ADR_MODE_I<2>1111 (I_68K00/I_ADRREG/ADR_MODE_I<2>1111)
     LUT6:I5->O           16   0.205   1.109  I_68K00/I_ADRREG/ADR_MODE_I<2>131 (I_68K00/I_ADRREG/ADR_MODE_I<2>_mmx_out20)
     LUT3:I1->O            1   0.203   0.000  I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP1511 (I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP151)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_ADR_EFF_cy<22> (I_68K00/I_ADRREG/Madd_ADR_EFF_cy<22>)
     XORCY:CI->O           1   0.180   0.684  I_68K00/I_ADRREG/Madd_ADR_EFF_xor<23> (I_68K00/ADR_EFF_I<23>)
     LUT5:I3->O            1   0.203   0.924  I_68K00/Mmux_ADR_I321 (I_68K00/Mmux_ADR_I32)
     LUT6:I1->O            2   0.203   0.616  I_68K00/Mmux_ADR_I322 (ADR_OUT<23>)
     OBUFT:I->O                2.571          ADR_23_OBUFT (ADR<23>)
    ----------------------------------------
    Total                     11.398ns (5.390ns logic, 6.008ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_1007_o'
  Total number of paths / destination ports: 228 / 12
-------------------------------------------------------------------------
Offset:              11.379ns (Levels of Logic = 21)
  Source:            I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_12_LDC (LATCH)
  Destination:       ADR<23> (PAD)
  Source Clock:      I_68K00/I_ADRREG/RESETn_I_W_L_AND_1007_o falling

  Data Path: I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_12_LDC to ADR<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_12_LDC (I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_12_LDC)
     LUT4:I0->O            1   0.203   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<12> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<12>)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<12> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<13> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<14> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<15> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<16> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<17> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<18> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<19> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<20> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<21> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<21>)
     XORCY:CI->O           1   0.180   0.580  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_xor<22> (I_68K00/I_ADRREG/PC[31]_INDEX_SCALED[31]_add_154_OUT<22>)
     LUT5:I4->O            1   0.205   0.580  I_68K00/I_ADRREG/ADR_MODE_I<2>1111_SW0 (N566)
     LUT6:I5->O            2   0.205   0.617  I_68K00/I_ADRREG/ADR_MODE_I<2>1111 (I_68K00/I_ADRREG/ADR_MODE_I<2>1111)
     LUT6:I5->O           16   0.205   1.109  I_68K00/I_ADRREG/ADR_MODE_I<2>131 (I_68K00/I_ADRREG/ADR_MODE_I<2>_mmx_out20)
     LUT3:I1->O            1   0.203   0.000  I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP1511 (I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP151)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_ADR_EFF_cy<22> (I_68K00/I_ADRREG/Madd_ADR_EFF_cy<22>)
     XORCY:CI->O           1   0.180   0.684  I_68K00/I_ADRREG/Madd_ADR_EFF_xor<23> (I_68K00/ADR_EFF_I<23>)
     LUT5:I3->O            1   0.203   0.924  I_68K00/Mmux_ADR_I321 (I_68K00/Mmux_ADR_I32)
     LUT6:I1->O            2   0.203   0.616  I_68K00/Mmux_ADR_I322 (ADR_OUT<23>)
     OBUFT:I->O                2.571          ADR_23_OBUFT (ADR<23>)
    ----------------------------------------
    Total                     11.379ns (5.371ns logic, 6.008ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_1005_o'
  Total number of paths / destination ports: 204 / 11
-------------------------------------------------------------------------
Offset:              11.360ns (Levels of Logic = 20)
  Source:            I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_13_LDC (LATCH)
  Destination:       ADR<23> (PAD)
  Source Clock:      I_68K00/I_ADRREG/RESETn_I_W_L_AND_1005_o falling

  Data Path: I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_13_LDC to ADR<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_13_LDC (I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_13_LDC)
     LUT4:I0->O            1   0.203   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<13> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<13>)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<13> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<14> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<15> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<16> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<17> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<18> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<19> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<20> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<21> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<21>)
     XORCY:CI->O           1   0.180   0.580  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_xor<22> (I_68K00/I_ADRREG/PC[31]_INDEX_SCALED[31]_add_154_OUT<22>)
     LUT5:I4->O            1   0.205   0.580  I_68K00/I_ADRREG/ADR_MODE_I<2>1111_SW0 (N566)
     LUT6:I5->O            2   0.205   0.617  I_68K00/I_ADRREG/ADR_MODE_I<2>1111 (I_68K00/I_ADRREG/ADR_MODE_I<2>1111)
     LUT6:I5->O           16   0.205   1.109  I_68K00/I_ADRREG/ADR_MODE_I<2>131 (I_68K00/I_ADRREG/ADR_MODE_I<2>_mmx_out20)
     LUT3:I1->O            1   0.203   0.000  I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP1511 (I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP151)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_ADR_EFF_cy<22> (I_68K00/I_ADRREG/Madd_ADR_EFF_cy<22>)
     XORCY:CI->O           1   0.180   0.684  I_68K00/I_ADRREG/Madd_ADR_EFF_xor<23> (I_68K00/ADR_EFF_I<23>)
     LUT5:I3->O            1   0.203   0.924  I_68K00/Mmux_ADR_I321 (I_68K00/Mmux_ADR_I32)
     LUT6:I1->O            2   0.203   0.616  I_68K00/Mmux_ADR_I322 (ADR_OUT<23>)
     OBUFT:I->O                2.571          ADR_23_OBUFT (ADR<23>)
    ----------------------------------------
    Total                     11.360ns (5.352ns logic, 6.008ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_1003_o'
  Total number of paths / destination ports: 182 / 10
-------------------------------------------------------------------------
Offset:              11.341ns (Levels of Logic = 19)
  Source:            I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_14_LDC (LATCH)
  Destination:       ADR<23> (PAD)
  Source Clock:      I_68K00/I_ADRREG/RESETn_I_W_L_AND_1003_o falling

  Data Path: I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_14_LDC to ADR<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_14_LDC (I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_14_LDC)
     LUT4:I0->O            1   0.203   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<14> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<14>)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<14> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<15> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<16> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<17> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<18> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<19> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<20> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<21> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<21>)
     XORCY:CI->O           1   0.180   0.580  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_xor<22> (I_68K00/I_ADRREG/PC[31]_INDEX_SCALED[31]_add_154_OUT<22>)
     LUT5:I4->O            1   0.205   0.580  I_68K00/I_ADRREG/ADR_MODE_I<2>1111_SW0 (N566)
     LUT6:I5->O            2   0.205   0.617  I_68K00/I_ADRREG/ADR_MODE_I<2>1111 (I_68K00/I_ADRREG/ADR_MODE_I<2>1111)
     LUT6:I5->O           16   0.205   1.109  I_68K00/I_ADRREG/ADR_MODE_I<2>131 (I_68K00/I_ADRREG/ADR_MODE_I<2>_mmx_out20)
     LUT3:I1->O            1   0.203   0.000  I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP1511 (I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP151)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_ADR_EFF_cy<22> (I_68K00/I_ADRREG/Madd_ADR_EFF_cy<22>)
     XORCY:CI->O           1   0.180   0.684  I_68K00/I_ADRREG/Madd_ADR_EFF_xor<23> (I_68K00/ADR_EFF_I<23>)
     LUT5:I3->O            1   0.203   0.924  I_68K00/Mmux_ADR_I321 (I_68K00/Mmux_ADR_I32)
     LUT6:I1->O            2   0.203   0.616  I_68K00/Mmux_ADR_I322 (ADR_OUT<23>)
     OBUFT:I->O                2.571          ADR_23_OBUFT (ADR<23>)
    ----------------------------------------
    Total                     11.341ns (5.333ns logic, 6.008ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_1001_o'
  Total number of paths / destination ports: 162 / 9
-------------------------------------------------------------------------
Offset:              11.354ns (Levels of Logic = 18)
  Source:            I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_15_LDC (LATCH)
  Destination:       ADR<23> (PAD)
  Source Clock:      I_68K00/I_ADRREG/RESETn_I_W_L_AND_1001_o falling

  Data Path: I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_15_LDC to ADR<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.931  I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_15_LDC (I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_15_LDC)
     LUT4:I0->O            1   0.203   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<15> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<15>)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<15> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<16> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<17> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<18> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<19> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<20> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<21> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<21>)
     XORCY:CI->O           1   0.180   0.580  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_xor<22> (I_68K00/I_ADRREG/PC[31]_INDEX_SCALED[31]_add_154_OUT<22>)
     LUT5:I4->O            1   0.205   0.580  I_68K00/I_ADRREG/ADR_MODE_I<2>1111_SW0 (N566)
     LUT6:I5->O            2   0.205   0.617  I_68K00/I_ADRREG/ADR_MODE_I<2>1111 (I_68K00/I_ADRREG/ADR_MODE_I<2>1111)
     LUT6:I5->O           16   0.205   1.109  I_68K00/I_ADRREG/ADR_MODE_I<2>131 (I_68K00/I_ADRREG/ADR_MODE_I<2>_mmx_out20)
     LUT3:I1->O            1   0.203   0.000  I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP1511 (I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP151)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_ADR_EFF_cy<22> (I_68K00/I_ADRREG/Madd_ADR_EFF_cy<22>)
     XORCY:CI->O           1   0.180   0.684  I_68K00/I_ADRREG/Madd_ADR_EFF_xor<23> (I_68K00/ADR_EFF_I<23>)
     LUT5:I3->O            1   0.203   0.924  I_68K00/Mmux_ADR_I321 (I_68K00/Mmux_ADR_I32)
     LUT6:I1->O            2   0.203   0.616  I_68K00/Mmux_ADR_I322 (ADR_OUT<23>)
     OBUFT:I->O                2.571          ADR_23_OBUFT (ADR<23>)
    ----------------------------------------
    Total                     11.354ns (5.314ns logic, 6.040ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_999_o'
  Total number of paths / destination ports: 144 / 8
-------------------------------------------------------------------------
Offset:              11.303ns (Levels of Logic = 17)
  Source:            I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_16_LDC (LATCH)
  Destination:       ADR<23> (PAD)
  Source Clock:      I_68K00/I_ADRREG/RESETn_I_W_L_AND_999_o falling

  Data Path: I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_16_LDC to ADR<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_16_LDC (I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_16_LDC)
     LUT4:I0->O            1   0.203   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<16> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<16>)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<16> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<17> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<18> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<19> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<20> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<21> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<21>)
     XORCY:CI->O           1   0.180   0.580  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_xor<22> (I_68K00/I_ADRREG/PC[31]_INDEX_SCALED[31]_add_154_OUT<22>)
     LUT5:I4->O            1   0.205   0.580  I_68K00/I_ADRREG/ADR_MODE_I<2>1111_SW0 (N566)
     LUT6:I5->O            2   0.205   0.617  I_68K00/I_ADRREG/ADR_MODE_I<2>1111 (I_68K00/I_ADRREG/ADR_MODE_I<2>1111)
     LUT6:I5->O           16   0.205   1.109  I_68K00/I_ADRREG/ADR_MODE_I<2>131 (I_68K00/I_ADRREG/ADR_MODE_I<2>_mmx_out20)
     LUT3:I1->O            1   0.203   0.000  I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP1511 (I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP151)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_ADR_EFF_cy<22> (I_68K00/I_ADRREG/Madd_ADR_EFF_cy<22>)
     XORCY:CI->O           1   0.180   0.684  I_68K00/I_ADRREG/Madd_ADR_EFF_xor<23> (I_68K00/ADR_EFF_I<23>)
     LUT5:I3->O            1   0.203   0.924  I_68K00/Mmux_ADR_I321 (I_68K00/Mmux_ADR_I32)
     LUT6:I1->O            2   0.203   0.616  I_68K00/Mmux_ADR_I322 (ADR_OUT<23>)
     OBUFT:I->O                2.571          ADR_23_OBUFT (ADR<23>)
    ----------------------------------------
    Total                     11.303ns (5.295ns logic, 6.008ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_997_o'
  Total number of paths / destination ports: 112 / 7
-------------------------------------------------------------------------
Offset:              11.284ns (Levels of Logic = 16)
  Source:            I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_17_LDC (LATCH)
  Destination:       ADR<23> (PAD)
  Source Clock:      I_68K00/I_ADRREG/RESETn_I_W_L_AND_997_o falling

  Data Path: I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_17_LDC to ADR<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_17_LDC (I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_17_LDC)
     LUT4:I0->O            1   0.203   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<17> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<17>)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<17> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<18> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<19> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<20> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<21> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<21>)
     XORCY:CI->O           1   0.180   0.580  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_xor<22> (I_68K00/I_ADRREG/PC[31]_INDEX_SCALED[31]_add_154_OUT<22>)
     LUT5:I4->O            1   0.205   0.580  I_68K00/I_ADRREG/ADR_MODE_I<2>1111_SW0 (N566)
     LUT6:I5->O            2   0.205   0.617  I_68K00/I_ADRREG/ADR_MODE_I<2>1111 (I_68K00/I_ADRREG/ADR_MODE_I<2>1111)
     LUT6:I5->O           16   0.205   1.109  I_68K00/I_ADRREG/ADR_MODE_I<2>131 (I_68K00/I_ADRREG/ADR_MODE_I<2>_mmx_out20)
     LUT3:I1->O            1   0.203   0.000  I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP1511 (I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP151)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_ADR_EFF_cy<22> (I_68K00/I_ADRREG/Madd_ADR_EFF_cy<22>)
     XORCY:CI->O           1   0.180   0.684  I_68K00/I_ADRREG/Madd_ADR_EFF_xor<23> (I_68K00/ADR_EFF_I<23>)
     LUT5:I3->O            1   0.203   0.924  I_68K00/Mmux_ADR_I321 (I_68K00/Mmux_ADR_I32)
     LUT6:I1->O            2   0.203   0.616  I_68K00/Mmux_ADR_I322 (ADR_OUT<23>)
     OBUFT:I->O                2.571          ADR_23_OBUFT (ADR<23>)
    ----------------------------------------
    Total                     11.284ns (5.276ns logic, 6.008ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_995_o'
  Total number of paths / destination ports: 84 / 6
-------------------------------------------------------------------------
Offset:              11.265ns (Levels of Logic = 15)
  Source:            I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_18_LDC (LATCH)
  Destination:       ADR<23> (PAD)
  Source Clock:      I_68K00/I_ADRREG/RESETn_I_W_L_AND_995_o falling

  Data Path: I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_18_LDC to ADR<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_18_LDC (I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_18_LDC)
     LUT4:I0->O            1   0.203   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<18> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<18>)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<18> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<19> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<20> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<21> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<21>)
     XORCY:CI->O           1   0.180   0.580  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_xor<22> (I_68K00/I_ADRREG/PC[31]_INDEX_SCALED[31]_add_154_OUT<22>)
     LUT5:I4->O            1   0.205   0.580  I_68K00/I_ADRREG/ADR_MODE_I<2>1111_SW0 (N566)
     LUT6:I5->O            2   0.205   0.617  I_68K00/I_ADRREG/ADR_MODE_I<2>1111 (I_68K00/I_ADRREG/ADR_MODE_I<2>1111)
     LUT6:I5->O           16   0.205   1.109  I_68K00/I_ADRREG/ADR_MODE_I<2>131 (I_68K00/I_ADRREG/ADR_MODE_I<2>_mmx_out20)
     LUT3:I1->O            1   0.203   0.000  I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP1511 (I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP151)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_ADR_EFF_cy<22> (I_68K00/I_ADRREG/Madd_ADR_EFF_cy<22>)
     XORCY:CI->O           1   0.180   0.684  I_68K00/I_ADRREG/Madd_ADR_EFF_xor<23> (I_68K00/ADR_EFF_I<23>)
     LUT5:I3->O            1   0.203   0.924  I_68K00/Mmux_ADR_I321 (I_68K00/Mmux_ADR_I32)
     LUT6:I1->O            2   0.203   0.616  I_68K00/Mmux_ADR_I322 (ADR_OUT<23>)
     OBUFT:I->O                2.571          ADR_23_OBUFT (ADR<23>)
    ----------------------------------------
    Total                     11.265ns (5.257ns logic, 6.008ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_993_o'
  Total number of paths / destination ports: 60 / 5
-------------------------------------------------------------------------
Offset:              11.246ns (Levels of Logic = 14)
  Source:            I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_19_LDC (LATCH)
  Destination:       ADR<23> (PAD)
  Source Clock:      I_68K00/I_ADRREG/RESETn_I_W_L_AND_993_o falling

  Data Path: I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_19_LDC to ADR<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_19_LDC (I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_19_LDC)
     LUT4:I0->O            1   0.203   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<19> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<19>)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<19> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<20> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<21> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<21>)
     XORCY:CI->O           1   0.180   0.580  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_xor<22> (I_68K00/I_ADRREG/PC[31]_INDEX_SCALED[31]_add_154_OUT<22>)
     LUT5:I4->O            1   0.205   0.580  I_68K00/I_ADRREG/ADR_MODE_I<2>1111_SW0 (N566)
     LUT6:I5->O            2   0.205   0.617  I_68K00/I_ADRREG/ADR_MODE_I<2>1111 (I_68K00/I_ADRREG/ADR_MODE_I<2>1111)
     LUT6:I5->O           16   0.205   1.109  I_68K00/I_ADRREG/ADR_MODE_I<2>131 (I_68K00/I_ADRREG/ADR_MODE_I<2>_mmx_out20)
     LUT3:I1->O            1   0.203   0.000  I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP1511 (I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP151)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_ADR_EFF_cy<22> (I_68K00/I_ADRREG/Madd_ADR_EFF_cy<22>)
     XORCY:CI->O           1   0.180   0.684  I_68K00/I_ADRREG/Madd_ADR_EFF_xor<23> (I_68K00/ADR_EFF_I<23>)
     LUT5:I3->O            1   0.203   0.924  I_68K00/Mmux_ADR_I321 (I_68K00/Mmux_ADR_I32)
     LUT6:I1->O            2   0.203   0.616  I_68K00/Mmux_ADR_I322 (ADR_OUT<23>)
     OBUFT:I->O                2.571          ADR_23_OBUFT (ADR<23>)
    ----------------------------------------
    Total                     11.246ns (5.238ns logic, 6.008ns route)
                                       (46.6% logic, 53.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_991_o'
  Total number of paths / destination ports: 40 / 4
-------------------------------------------------------------------------
Offset:              11.227ns (Levels of Logic = 13)
  Source:            I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_20_LDC (LATCH)
  Destination:       ADR<23> (PAD)
  Source Clock:      I_68K00/I_ADRREG/RESETn_I_W_L_AND_991_o falling

  Data Path: I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_20_LDC to ADR<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_20_LDC (I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_20_LDC)
     LUT4:I0->O            1   0.203   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<20> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<20>)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<20> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<21> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<21>)
     XORCY:CI->O           1   0.180   0.580  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_xor<22> (I_68K00/I_ADRREG/PC[31]_INDEX_SCALED[31]_add_154_OUT<22>)
     LUT5:I4->O            1   0.205   0.580  I_68K00/I_ADRREG/ADR_MODE_I<2>1111_SW0 (N566)
     LUT6:I5->O            2   0.205   0.617  I_68K00/I_ADRREG/ADR_MODE_I<2>1111 (I_68K00/I_ADRREG/ADR_MODE_I<2>1111)
     LUT6:I5->O           16   0.205   1.109  I_68K00/I_ADRREG/ADR_MODE_I<2>131 (I_68K00/I_ADRREG/ADR_MODE_I<2>_mmx_out20)
     LUT3:I1->O            1   0.203   0.000  I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP1511 (I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP151)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_ADR_EFF_cy<22> (I_68K00/I_ADRREG/Madd_ADR_EFF_cy<22>)
     XORCY:CI->O           1   0.180   0.684  I_68K00/I_ADRREG/Madd_ADR_EFF_xor<23> (I_68K00/ADR_EFF_I<23>)
     LUT5:I3->O            1   0.203   0.924  I_68K00/Mmux_ADR_I321 (I_68K00/Mmux_ADR_I32)
     LUT6:I1->O            2   0.203   0.616  I_68K00/Mmux_ADR_I322 (ADR_OUT<23>)
     OBUFT:I->O                2.571          ADR_23_OBUFT (ADR<23>)
    ----------------------------------------
    Total                     11.227ns (5.219ns logic, 6.008ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_989_o'
  Total number of paths / destination ports: 24 / 3
-------------------------------------------------------------------------
Offset:              11.208ns (Levels of Logic = 12)
  Source:            I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_21_LDC (LATCH)
  Destination:       ADR<23> (PAD)
  Source Clock:      I_68K00/I_ADRREG/RESETn_I_W_L_AND_989_o falling

  Data Path: I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_21_LDC to ADR<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_21_LDC (I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_21_LDC)
     LUT4:I0->O            1   0.203   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<21> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<21>)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<21> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<21>)
     XORCY:CI->O           1   0.180   0.580  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_xor<22> (I_68K00/I_ADRREG/PC[31]_INDEX_SCALED[31]_add_154_OUT<22>)
     LUT5:I4->O            1   0.205   0.580  I_68K00/I_ADRREG/ADR_MODE_I<2>1111_SW0 (N566)
     LUT6:I5->O            2   0.205   0.617  I_68K00/I_ADRREG/ADR_MODE_I<2>1111 (I_68K00/I_ADRREG/ADR_MODE_I<2>1111)
     LUT6:I5->O           16   0.205   1.109  I_68K00/I_ADRREG/ADR_MODE_I<2>131 (I_68K00/I_ADRREG/ADR_MODE_I<2>_mmx_out20)
     LUT3:I1->O            1   0.203   0.000  I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP1511 (I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP151)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_ADR_EFF_cy<22> (I_68K00/I_ADRREG/Madd_ADR_EFF_cy<22>)
     XORCY:CI->O           1   0.180   0.684  I_68K00/I_ADRREG/Madd_ADR_EFF_xor<23> (I_68K00/ADR_EFF_I<23>)
     LUT5:I3->O            1   0.203   0.924  I_68K00/Mmux_ADR_I321 (I_68K00/Mmux_ADR_I32)
     LUT6:I1->O            2   0.203   0.616  I_68K00/Mmux_ADR_I322 (ADR_OUT<23>)
     OBUFT:I->O                2.571          ADR_23_OBUFT (ADR<23>)
    ----------------------------------------
    Total                     11.208ns (5.200ns logic, 6.008ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_987_o'
  Total number of paths / destination ports: 12 / 2
-------------------------------------------------------------------------
Offset:              11.078ns (Levels of Logic = 11)
  Source:            I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_22_LDC (LATCH)
  Destination:       ADR<23> (PAD)
  Source Clock:      I_68K00/I_ADRREG/RESETn_I_W_L_AND_987_o falling

  Data Path: I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_22_LDC to ADR<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_22_LDC (I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_22_LDC)
     LUT4:I0->O            1   0.203   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<22> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<22>)
     MUXCY:S->O            1   0.172   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<22> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_cy<22>)
     XORCY:CI->O           1   0.180   0.580  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_xor<23> (I_68K00/I_ADRREG/PC[31]_INDEX_SCALED[31]_add_154_OUT<23>)
     LUT5:I4->O            1   0.205   0.580  I_68K00/I_ADRREG/ADR_MODE_I<2>1411_SW0 (N564)
     LUT6:I5->O            2   0.205   0.617  I_68K00/I_ADRREG/ADR_MODE_I<2>1411 (I_68K00/I_ADRREG/ADR_MODE_I<2>1411)
     LUT6:I5->O           25   0.205   1.193  I_68K00/I_ADRREG/ADR_MODE_I<2>141 (I_68K00/I_ADRREG/ADR_MODE_I<2>_mmx_out21)
     LUT3:I2->O            1   0.205   0.000  I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP1611 (I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP161)
     XORCY:LI->O           1   0.136   0.684  I_68K00/I_ADRREG/Madd_ADR_EFF_xor<23> (I_68K00/ADR_EFF_I<23>)
     LUT5:I3->O            1   0.203   0.924  I_68K00/Mmux_ADR_I321 (I_68K00/Mmux_ADR_I32)
     LUT6:I1->O            2   0.203   0.616  I_68K00/Mmux_ADR_I322 (ADR_OUT<23>)
     OBUFT:I->O                2.571          ADR_23_OBUFT (ADR<23>)
    ----------------------------------------
    Total                     11.078ns (4.986ns logic, 6.092ns route)
                                       (45.0% logic, 55.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'I_68K00/I_ADRREG/RESETn_I_W_L_AND_985_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              10.862ns (Levels of Logic = 10)
  Source:            I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_23_LDC (LATCH)
  Destination:       ADR<23> (PAD)
  Source Clock:      I_68K00/I_ADRREG/RESETn_I_W_L_AND_985_o falling

  Data Path: I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_23_LDC to ADR<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_23_LDC (I_68K00/I_ADRREG/EXTEND_INDEX.INDEX_TMP_23_LDC)
     LUT4:I0->O            1   0.203   0.000  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<23> (I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_lut<23>)
     XORCY:LI->O           1   0.136   0.580  I_68K00/I_ADRREG/Madd_PC[31]_INDEX_SCALED[31]_add_154_OUT_xor<23> (I_68K00/I_ADRREG/PC[31]_INDEX_SCALED[31]_add_154_OUT<23>)
     LUT5:I4->O            1   0.205   0.580  I_68K00/I_ADRREG/ADR_MODE_I<2>1411_SW0 (N564)
     LUT6:I5->O            2   0.205   0.617  I_68K00/I_ADRREG/ADR_MODE_I<2>1411 (I_68K00/I_ADRREG/ADR_MODE_I<2>1411)
     LUT6:I5->O           25   0.205   1.193  I_68K00/I_ADRREG/ADR_MODE_I<2>141 (I_68K00/I_ADRREG/ADR_MODE_I<2>_mmx_out21)
     LUT3:I2->O            1   0.205   0.000  I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP1611 (I_68K00/I_ADRREG/Mmux_ADDRESS_MODES.ADR_EFF_TMP161)
     XORCY:LI->O           1   0.136   0.684  I_68K00/I_ADRREG/Madd_ADR_EFF_xor<23> (I_68K00/ADR_EFF_I<23>)
     LUT5:I3->O            1   0.203   0.924  I_68K00/Mmux_ADR_I321 (I_68K00/Mmux_ADR_I32)
     LUT6:I1->O            2   0.203   0.616  I_68K00/Mmux_ADR_I322 (ADR_OUT<23>)
     OBUFT:I->O                2.571          ADR_23_OBUFT (ADR<23>)
    ----------------------------------------
    Total                     10.862ns (4.770ns logic, 6.092ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RESET_COREn'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              8.222ns (Levels of Logic = 5)
  Source:            I_68K00/I_IRQ_CTRL/EXCEPTION_Q_3_LD (LATCH)
  Destination:       DATA<3> (PAD)
  Source Clock:      RESET_COREn rising

  Data Path: I_68K00/I_IRQ_CTRL/EXCEPTION_Q_3_LD to DATA<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              11   0.498   1.111  I_68K00/I_IRQ_CTRL/EXCEPTION_Q_3_LD (I_68K00/I_IRQ_CTRL/EXCEPTION_Q_3_LD)
     LUT3:I0->O           18   0.205   1.154  I_68K00/I_IRQ_CTRL/EXCEPTION_Q_01 (I_68K00/I_IRQ_CTRL/EXCEPTION_Q_0)
     LUT6:I4->O            4   0.203   0.684  I_68K00/I_IRQ_CTRL/Mmux_DATA_OUT10321 (I_68K00/I_IRQ_CTRL/Mmux_DATA_OUT1032)
     LUT5:I4->O            1   0.205   0.808  I_68K00/Mmux_DATA_OUT602 (I_68K00/Mmux_DATA_OUT601)
     LUT6:I3->O            1   0.205   0.579  I_68K00/Mmux_DATA_OUT609 (DATA_OUT<3>)
     IOBUF:I->IO               2.571          DATA_3_IOBUF (DATA<3>)
    ----------------------------------------
    Total                      8.222ns (3.887ns logic, 4.335ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
CLK                                     |   36.406|   37.761|   30.292|         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1001_o|         |   11.122|         |         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1003_o|         |   11.108|         |         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1005_o|         |   11.127|         |         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1007_o|         |   11.146|         |         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1009_o|         |   11.165|         |         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1011_o|         |   11.184|         |         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1013_o|         |   11.203|         |         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1015_o|         |   11.222|         |         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1017_o|         |   11.241|         |         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1019_o|         |   11.260|         |         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1021_o|         |   11.279|         |         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1023_o|         |   11.298|         |         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1025_o|         |   11.317|         |         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1027_o|         |   11.453|         |         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1029_o|         |   11.452|         |         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1031_o|         |   11.471|   11.834|         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_969_o |         |   10.276|         |         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_971_o |         |   10.492|         |         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_973_o |         |   10.612|         |         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_975_o |         |   10.828|         |         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_977_o |         |   10.847|         |         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_979_o |         |   10.866|         |         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_981_o |         |   10.885|         |         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_983_o |         |   10.904|         |         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_985_o |         |   10.923|         |         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_987_o |         |   10.942|         |         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_989_o |         |   10.961|         |         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_991_o |         |   10.980|         |         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_993_o |         |   10.999|         |         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_995_o |         |   11.032|         |         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_997_o |         |   11.051|         |         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_999_o |         |   11.070|         |         |
RESET_COREn                             |   10.376|         |         |         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock I_68K00/I_ADRREG/RESETn_I_W_L_AND_1001_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |   28.018|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I_68K00/I_ADRREG/RESETn_I_W_L_AND_1003_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |   27.299|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I_68K00/I_ADRREG/RESETn_I_W_L_AND_1005_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |   27.299|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I_68K00/I_ADRREG/RESETn_I_W_L_AND_1007_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |   27.299|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I_68K00/I_ADRREG/RESETn_I_W_L_AND_1009_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |   27.299|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I_68K00/I_ADRREG/RESETn_I_W_L_AND_1011_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |   27.299|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I_68K00/I_ADRREG/RESETn_I_W_L_AND_1013_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |   27.299|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I_68K00/I_ADRREG/RESETn_I_W_L_AND_1015_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |   27.299|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I_68K00/I_ADRREG/RESETn_I_W_L_AND_1017_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |   27.299|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I_68K00/I_ADRREG/RESETn_I_W_L_AND_1019_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |   27.299|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I_68K00/I_ADRREG/RESETn_I_W_L_AND_1021_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |   27.299|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I_68K00/I_ADRREG/RESETn_I_W_L_AND_1023_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |   27.299|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I_68K00/I_ADRREG/RESETn_I_W_L_AND_1025_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |   27.299|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I_68K00/I_ADRREG/RESETn_I_W_L_AND_1027_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |   27.299|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I_68K00/I_ADRREG/RESETn_I_W_L_AND_1029_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |   27.299|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I_68K00/I_ADRREG/RESETn_I_W_L_AND_1031_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |   27.299|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I_68K00/I_ADRREG/RESETn_I_W_L_AND_969_o
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
CLK                                     |         |         |   28.409|         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1001_o|         |         |    4.260|         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock I_68K00/I_ADRREG/RESETn_I_W_L_AND_971_o
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
CLK                                     |         |         |   28.409|         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1001_o|         |         |    4.260|         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock I_68K00/I_ADRREG/RESETn_I_W_L_AND_973_o
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
CLK                                     |         |         |   28.409|         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1001_o|         |         |    4.260|         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock I_68K00/I_ADRREG/RESETn_I_W_L_AND_975_o
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
CLK                                     |         |         |   28.409|         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1001_o|         |         |    4.260|         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock I_68K00/I_ADRREG/RESETn_I_W_L_AND_977_o
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
CLK                                     |         |         |   28.409|         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1001_o|         |         |    4.260|         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock I_68K00/I_ADRREG/RESETn_I_W_L_AND_979_o
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
CLK                                     |         |         |   28.409|         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1001_o|         |         |    4.260|         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock I_68K00/I_ADRREG/RESETn_I_W_L_AND_981_o
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
CLK                                     |         |         |   28.409|         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1001_o|         |         |    4.260|         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock I_68K00/I_ADRREG/RESETn_I_W_L_AND_983_o
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
CLK                                     |         |         |   28.409|         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1001_o|         |         |    4.260|         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock I_68K00/I_ADRREG/RESETn_I_W_L_AND_985_o
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
CLK                                     |         |         |   28.409|         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1001_o|         |         |    4.260|         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock I_68K00/I_ADRREG/RESETn_I_W_L_AND_987_o
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
CLK                                     |         |         |   28.409|         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1001_o|         |         |    4.260|         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock I_68K00/I_ADRREG/RESETn_I_W_L_AND_989_o
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
CLK                                     |         |         |   28.409|         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1001_o|         |         |    4.260|         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock I_68K00/I_ADRREG/RESETn_I_W_L_AND_991_o
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
CLK                                     |         |         |   28.409|         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1001_o|         |         |    4.260|         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock I_68K00/I_ADRREG/RESETn_I_W_L_AND_993_o
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
CLK                                     |         |         |   28.409|         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1001_o|         |         |    4.260|         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock I_68K00/I_ADRREG/RESETn_I_W_L_AND_995_o
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
CLK                                     |         |         |   28.409|         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1001_o|         |         |    4.260|         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock I_68K00/I_ADRREG/RESETn_I_W_L_AND_997_o
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
CLK                                     |         |         |   28.409|         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1001_o|         |         |    4.260|         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock I_68K00/I_ADRREG/RESETn_I_W_L_AND_999_o
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
CLK                                     |         |         |   28.409|         |
I_68K00/I_ADRREG/RESETn_I_W_L_AND_1001_o|         |         |    4.260|         |
----------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 708.00 secs
Total CPU time to Xst completion: 706.18 secs
 
--> 


Total memory usage is 255952 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :   17 (   0 filtered)

