<h1 id="Ncore3.0Design/VerificationStatus10/16/2017-CHI-AIU:">CHI-AIU:</h1><ul><li>RTL<ul><li>  0.7 micro-arch review 10/23<ul><li>Pending Arch inputs on Credit management, Stashing ID flow and error propagation.       </li></ul></li></ul></li><li>Verification<br/><ul><li> No updates as Muffadal and Abhinav as they are working on performance modelling  </li></ul></li></ul><h1 id="Ncore3.0Design/VerificationStatus10/16/2017-DMI:">DMI:</h1><ul><li>RTL<br/><ul><li>0.7 informal micro-arch initial review done.<ul><li>will have a follow on this week </li><li>need to add Scratch Pad details </li></ul></li><li>Pending Arch inputs on Credit management, SFI master slave dependency clarification and STR / DTW data buffer (TT) ID field.   </li><li>Formal micro-arch review next week 10/25 </li></ul></li><li>Verification<ul><li>Coherent stimulus improvement for multiple SFI ports done  </li><li>SB changes on going</li></ul></li></ul><h1 id="Ncore3.0Design/VerificationStatus10/16/2017-DII:">DII:</h1><ul><li>RTL<br/><ul><li>Formal Micro-Arch 0.7 review 10/20</li><li>Credit Management info pending   </li><li>CSR definition pending, not a blocking item  </li></ul></li><li>Verification<ul><li>nothing to report</li></ul></li></ul><h1 id="Ncore3.0Design/VerificationStatus10/16/2017-IO-AIU:">IO-AIU:</h1><ul><li>RTL<br/><ul><li>Working on integrating the CCP (AXI)<ul><li>Read misses and fills going through</li><li>Pending Writes, Snoops and Write backs </li><li>ETA for initial review in two weeks  </li></ul></li><li>3 to 4 weeks for environment integration</li><li>Working on Micro-Arch in parallel.</li></ul></li><li>Verification<br/><ul><li>VCS compile issue need to investigate. works on Questa</li><li>BFM with double SFI ports ready working on compiling with tACHL RTL</li></ul></li></ul><h1 id="Ncore3.0Design/VerificationStatus10/16/2017-CCP:">CCP:</h1><ul><li>RTL<br/><ul><li>0.7 Micro Arch review done<ul><li>memory sleep support info, need to finalize the interface</li></ul></li><li>done with Scratch Pad functionality and fill port changes.<ul><li>initial verification seems to be good. </li></ul></li><li>working on low latency <ul><li>configurable pipe stages</li><li>changing self correcting FIFO to be by-passable  </li></ul></li></ul></li><li>Verification<ul><li>nothing to report.</li></ul></li></ul><h1 id="Ncore3.0Design/VerificationStatus10/16/2017-DCE:">DCE:</h1><ul><li>RTL<br/><ul><li>Micro arch 0.7 ETA 10/29<ul><li>Started reviewing current RTL and documentation </li><li>changes<ul><li>2 SFI ports, commit paths and command encoding.   </li><li>dependency changes</li><li>SO bit changes</li></ul></li></ul></li></ul></li><li>Verification<ul><li>Verif start TBD. depending on performance modelling work. </li></ul></li></ul><h1 id="Ncore3.0Design/VerificationStatus10/16/2017-System:">System:</h1><ul><li>RTL<br/><ul><li>Nothing to report</li><li>Top level code <ul><li>TBD</li></ul></li><li>Work with John to define and clean sytnehsis requirmetns.  </li></ul></li><li>Verification<ul><li>start 10/15. depending on performance modelling work. </li></ul></li></ul><h1 id="Ncore3.0Design/VerificationStatus10/16/2017-Resiliency:">Resiliency:</h1><ul><li>RTL<br/><ul><li>TBD  </li></ul></li><li>Verification<ul><li>TBD</li></ul></li></ul>