$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 % cin $end
  $var wire  1 # clk $end
  $var wire  8 & data_in [7:0] $end
  $var wire  8 ' data_out [7:0] $end
  $var wire  3 $ sel [2:0] $end
  $scope module top $end
   $var wire  1 % cin $end
   $var wire  1 # clk $end
   $var wire  3 ) cnt [2:0] $end
   $var wire  8 & data_in [7:0] $end
   $var wire  8 ' data_out [7:0] $end
   $var wire  7 ( mem [6:0] $end
   $var wire  3 $ sel [2:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
b001 $
0%
b10101110 &
b00000000 '
b0000000 (
b000 )
#2
1#
b10101110 '
#3
0#
b010 $
b00000000 &
#4
1#
b01010111 '
#5
0#
b100 $
#6
1#
b00101011 '
#7
0#
b101 $
1%
#8
1#
b001 )
#9
0#
0%
#10
1#
b010 )
#11
0#
1%
#12
1#
b0100000 (
b011 )
#13
0#
0%
#14
1#
b100 )
#15
0#
1%
#16
1#
b0101000 (
b101 )
#17
0#
0%
#18
1#
b110 )
#19
0#
1%
#20
1#
b0101010 (
b111 )
#21
0#
0%
#22
1#
b01010100 '
b000 )
#23
0#
b110 $
#24
1#
b00101010 '
#25
0#
b111 $
#26
1#
b01010100 '
#27
0#
b000 $
#28
1#
b00000000 '
#29
