<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="SPWM_module.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Control_block.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_BIN" xil_pn:name="Control_block.bin"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="Control_block.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Control_block.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Control_block.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="Control_block.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Control_block.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Control_block.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Control_block.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Control_block.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Control_block.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Control_block.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Control_block.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Control_block.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Control_block.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Control_block.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Control_block.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Control_block.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Control_block.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Control_block.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Control_block.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Control_block.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Control_block.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Control_block.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Control_block.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Control_block.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Control_block_Control_block_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Control_block_Control_block_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Control_block_Control_block_sch_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Control_block_Control_block_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Control_block_drc.vf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Control_block_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Control_block_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Control_block_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Control_block_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Control_block_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Control_block_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Control_block_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Control_block_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Control_block_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Control_block_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Control_block_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Control_block_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Control_block_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Control_block_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Control_block_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Encoder.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Encoder.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Encoder.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Encoder.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Encoder.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TAN_DOC.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="TAN_DOC.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="TAN_DOC.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="TAN_DOC.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="angle_check.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="angle_check.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="angle_check.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="angle_check.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="angle_check.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cordic.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="cordic.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="cordic.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="cordic.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="cordic.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="encoderest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="scompare.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="scompare.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="spwmmodule.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="spwmmodule.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="spwmmodule_drc.vf"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="trianglewave.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="trianglewave.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1582929918" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1582929918">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1582930117" xil_pn:in_ck="-5833129294346800250" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1582930117">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1582930141" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4405011980958640002" xil_pn:start_ts="1582930141">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1582930143" xil_pn:in_ck="-6863629244107394352" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3612976762922324932" xil_pn:start_ts="1582930141">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Control_block.vf"/>
      <outfile xil_pn:name="spwmmodule.vf"/>
    </transform>
    <transform xil_pn:end_ts="1582929921" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="742292065369925712" xil_pn:start_ts="1582929921">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1582930118" xil_pn:in_ck="5741971596976155410" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1582930117">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1582930153" xil_pn:in_ck="5741971596976155410" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5852044271407498725" xil_pn:start_ts="1582930143">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1582930153" xil_pn:in_ck="-216463422130929807" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="879139907831919934" xil_pn:start_ts="1582930153">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1582953320" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1582953320">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1582953322" xil_pn:in_ck="8887960655120858991" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8648498436979868000" xil_pn:start_ts="1582953320">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Control_block.vf"/>
      <outfile xil_pn:name="spwmmodule.vf"/>
    </transform>
    <transform xil_pn:end_ts="1582953322" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="742292065369925712" xil_pn:start_ts="1582953322">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1582953322" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1582953322">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1582953322" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2917387567611851938" xil_pn:start_ts="1582953322">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1582953322" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1582953322">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1582953322" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7515645774801451610" xil_pn:start_ts="1582953322">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1582953350" xil_pn:in_ck="-6916027412621583269" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="1481566404407706463" xil_pn:start_ts="1582953322">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Control_block.jhd"/>
      <outfile xil_pn:name="Control_block.lso"/>
      <outfile xil_pn:name="Control_block.ngc"/>
      <outfile xil_pn:name="Control_block.ngr"/>
      <outfile xil_pn:name="Control_block.prj"/>
      <outfile xil_pn:name="Control_block.stx"/>
      <outfile xil_pn:name="Control_block.syr"/>
      <outfile xil_pn:name="Control_block.xst"/>
      <outfile xil_pn:name="Control_block_Control_block_sch_tb_beh.prj"/>
      <outfile xil_pn:name="Control_block_Control_block_sch_tb_stx_beh.prj"/>
      <outfile xil_pn:name="Control_block_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1582953350" xil_pn:in_ck="5078817571116" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-1511360687707025843" xil_pn:start_ts="1582953350">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1582953365" xil_pn:in_ck="8333748120084930109" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1352849904133760081" xil_pn:start_ts="1582953350">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Control_block.bld"/>
      <outfile xil_pn:name="Control_block.ngd"/>
      <outfile xil_pn:name="Control_block_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1582953404" xil_pn:in_ck="8333749526493548350" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1582953365">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Control_block.pcf"/>
      <outfile xil_pn:name="Control_block_map.map"/>
      <outfile xil_pn:name="Control_block_map.mrp"/>
      <outfile xil_pn:name="Control_block_map.ncd"/>
      <outfile xil_pn:name="Control_block_map.ngm"/>
      <outfile xil_pn:name="Control_block_map.xrpt"/>
      <outfile xil_pn:name="Control_block_summary.xml"/>
      <outfile xil_pn:name="Control_block_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1582953450" xil_pn:in_ck="-5343414180918468521" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1582953404">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Control_block.ncd"/>
      <outfile xil_pn:name="Control_block.pad"/>
      <outfile xil_pn:name="Control_block.par"/>
      <outfile xil_pn:name="Control_block.ptwx"/>
      <outfile xil_pn:name="Control_block.unroutes"/>
      <outfile xil_pn:name="Control_block.xpi"/>
      <outfile xil_pn:name="Control_block_pad.csv"/>
      <outfile xil_pn:name="Control_block_pad.txt"/>
      <outfile xil_pn:name="Control_block_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1582953470" xil_pn:in_ck="-4257907734155863154" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="6587536580693756888" xil_pn:start_ts="1582953450">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Control_block.bgn"/>
      <outfile xil_pn:name="Control_block.bin"/>
      <outfile xil_pn:name="Control_block.bit"/>
      <outfile xil_pn:name="Control_block.drc"/>
      <outfile xil_pn:name="Control_block.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1582953450" xil_pn:in_ck="8333563880555940538" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1582953436">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Control_block.twr"/>
      <outfile xil_pn:name="Control_block.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1582913293" xil_pn:in_ck="8333749526493548350" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1582913293">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
  </transforms>

</generated_project>
