

================================================================
== Vivado HLS Report for 'MinMaxLoc'
================================================================
* Date:           Tue Mar 24 00:13:12 2020

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        YCrCbGuass
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.98|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  348482|  348482|  348482|  348482|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |               |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |- loop_height  |  348480|  348480|       484|          -|          -|   720|    no    |
        | + loop_width  |     481|     481|         3|          1|          1|   480|    yes   |
        +---------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    387|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|     200|    276|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    123|
|Register         |        -|      -|     264|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     464|    786|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |ImgProcess_Top_fpkbM_U69  |ImgProcess_Top_fpkbM  |        0|      0|  100|  138|
    |ImgProcess_Top_fpkbM_U70  |ImgProcess_Top_fpkbM  |        0|      0|  100|  138|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      0|  200|  276|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_150_p2                     |     +    |      0|  0|  17|          10|           1|
    |j_V_fu_162_p2                     |     +    |      0|  0|  16|           9|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   8|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |brmerge35_demorgan_i_fu_267_p2    |    and   |      0|  0|   8|           1|           1|
    |brmerge_demorgan_i_fu_203_p2      |    and   |      0|  0|   8|           1|           1|
    |exitcond139_i_i_fu_144_p2         |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_i_i_fu_156_p2            |   icmp   |      0|  0|  13|           9|           7|
    |tmp_38_i_fu_233_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_41_i_fu_246_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_44_i_fu_285_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_47_i_fu_298_p2                |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state1                   |    or    |      0|  0|   8|           1|           1|
    |ap_block_state7                   |    or    |      0|  0|   8|           1|           1|
    |p_max_val_4_i_i_fu_311_p3         |  select  |      0|  0|  32|           1|          32|
    |p_min_val_4_i_i_fu_259_p3         |  select  |      0|  0|  32|           1|          32|
    |s_val_0_i_f_assign_1_fu_252_p3    |  select  |      0|  0|  32|           1|          32|
    |s_val_0_i_f_assign_2_fu_291_p3    |  select  |      0|  0|  32|           1|          32|
    |s_val_0_i_f_assign_3_fu_304_p3    |  select  |      0|  0|  32|           1|          32|
    |s_val_0_i_f_assign_s_fu_239_p3    |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   8|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 387|         181|         348|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  33|          6|    1|          6|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |max_val_out_blk_n        |   9|          2|    1|          2|
    |min_val_out_blk_n        |   9|          2|    1|          2|
    |src_data_stream_V_blk_n  |   9|          2|    1|          2|
    |t_V_10_reg_109           |   9|          2|    9|         18|
    |t_V_reg_98               |   9|          2|   10|         20|
    |v_assign_1_fu_70         |   9|          2|   32|         64|
    |v_assign_fu_74           |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 123|         26|   90|        184|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   5|   0|    5|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond_i_i_reg_362  |   1|   0|    1|          0|
    |exitcond_i_i_reg_362                   |   1|   0|    1|          0|
    |i_V_reg_347                            |  10|   0|   10|          0|
    |max_val_dc_reg_357                     |  64|   0|   64|          0|
    |min_val_dc_reg_352                     |  64|   0|   64|          0|
    |t_V_10_reg_109                         |   9|   0|    9|          0|
    |t_V_reg_98                             |  10|   0|   10|          0|
    |tmp_43_reg_371                         |  32|   0|   32|          0|
    |v_assign_1_fu_70                       |  32|   0|   32|          0|
    |v_assign_fu_74                         |  32|   0|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 264|   0|  264|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |     MinMaxLoc     | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |     MinMaxLoc     | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |     MinMaxLoc     | return value |
|ap_done                    | out |    1| ap_ctrl_hs |     MinMaxLoc     | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |     MinMaxLoc     | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |     MinMaxLoc     | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |     MinMaxLoc     | return value |
|src_data_stream_V_dout     |  in |   32|   ap_fifo  | src_data_stream_V |    pointer   |
|src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | src_data_stream_V |    pointer   |
|src_data_stream_V_read     | out |    1|   ap_fifo  | src_data_stream_V |    pointer   |
|min_val_out_din            | out |   64|   ap_fifo  |    min_val_out    |    pointer   |
|min_val_out_full_n         |  in |    1|   ap_fifo  |    min_val_out    |    pointer   |
|min_val_out_write          | out |    1|   ap_fifo  |    min_val_out    |    pointer   |
|max_val_out_din            | out |   64|   ap_fifo  |    max_val_out    |    pointer   |
|max_val_out_full_n         |  in |    1|   ap_fifo  |    max_val_out    |    pointer   |
|max_val_out_write          | out |    1|   ap_fifo  |    max_val_out    |    pointer   |
+---------------------------+-----+-----+------------+-------------------+--------------+

