# ERROR: No extended dataflow license exists
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi Pro vmap 2024.2 Lib Mapping Utility 2024.05 May 20 2024
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vmap 2024.2 Lib Mapping Utility 2024.05 May 20 2024
# vmap polarfire /usr/local/microchip/Libero_SoC_v2024.2/Libero/lib/modelsimpro/precompiled/vlog/polarfire 
# Modifying modelsim.ini
# INFO: Simulation library CORECORDIC_LIB already exists
# Model Technology ModelSim Microsemi Pro vmap 2024.2 Lib Mapping Utility 2024.05 May 20 2024
# vmap CORECORDIC_LIB CORECORDIC_LIB 
# Modifying modelsim.ini
# INFO: Simulation library COREFIR_PF_LIB already exists
# Model Technology ModelSim Microsemi Pro vmap 2024.2 Lib Mapping Utility 2024.05 May 20 2024
# vmap COREFIR_PF_LIB COREFIR_PF_LIB 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:15 on Sep 05,2025
# vlog -reportprogress 300 -sv -work CORECORDIC_LIB /home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v 
# -- Compiling module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par
# 
# Top level modules:
# 	CORECORDIC_C0_CORECORDIC_C0_0_cROM_par
# End time: 01:33:15 on Sep 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:15 on Sep 05,2025
# vlog -reportprogress 300 -sv -work CORECORDIC_LIB /home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v 
# -- Compiling module cordic_kitDelay_bit_reg
# -- Compiling module cordic_kitDelay_reg
# -- Compiling module cordic_countS
# -- Compiling module cordicSm
# -- Compiling module cordic_kitRndUp
# -- Compiling module cordic_kitRndSymm
# -- Compiling module cordic_kitRndEven
# -- Compiling module cordic_kitRoundTop
# -- Compiling module cordic_init_kickstart
# -- Compiling module cordic_dp_bits_trans
# -- Compiling module cordic_coarse_pre_rotator
# -- Compiling module cordic_coarse_post_rotator
# -- Compiling module cordic_signExt
# -- Compiling module cordic_word_calc
# -- Compiling module cordic_par_calc
# 
# Top level modules:
# 	cordicSm
# 	cordic_kitRoundTop
# 	cordic_init_kickstart
# 	cordic_dp_bits_trans
# 	cordic_coarse_pre_rotator
# 	cordic_coarse_post_rotator
# 	cordic_word_calc
# 	cordic_par_calc
# End time: 01:33:16 on Sep 05,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:16 on Sep 05,2025
# vlog -reportprogress 300 -sv -work CORECORDIC_LIB /home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v 
# -- Compiling module CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator
# -- Compiling module CORECORDIC_C0_CORECORDIC_C0_0_cordic_par
# 
# Top level modules:
# 	CORECORDIC_C0_CORECORDIC_C0_0_cordic_par
# End time: 01:33:16 on Sep 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:16 on Sep 05,2025
# vlog -reportprogress 300 -sv -work CORECORDIC_LIB /home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v 
# -- Compiling module CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC
# 
# Top level modules:
# 	CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC
# End time: 01:33:16 on Sep 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:16 on Sep 05,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0.v 
# -- Compiling module CORECORDIC_C0
# 
# Top level modules:
# 	CORECORDIC_C0
# End time: 01:33:16 on Sep 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:16 on Sep 05,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay.v 
# -- Compiling module delay_line_signext
# 
# Top level modules:
# 	delay_line_signext
# End time: 01:33:16 on Sep 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:16 on Sep 05,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_rtl_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package corefir_rtl_pack
# -- Compiling package body corefir_rtl_pack
# -- Loading package corefir_rtl_pack
# ** Warning: /home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_rtl_pack.vhd(469): Function 'running_sum_basic' may complete without a RETURN at line 466.
# End time: 01:33:16 on Sep 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:16 on Sep 05,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package corefir_rtl_pack
# -- Compiling entity corefir_kitDelay_bit_reg
# -- Compiling architecture rtl of corefir_kitDelay_bit_reg
# -- Compiling entity corefir_kitDelay_reg
# -- Compiling architecture rtl of corefir_kitDelay_reg
# -- Compiling entity corefir_kitRndUp
# -- Compiling architecture rtl of corefir_kitRndUp
# -- Compiling entity corefir_kitRndEven
# -- Compiling architecture rtl of corefir_kitRndEven
# ** Warning: /home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd(279): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# -- Compiling entity corefir_kitRoundTop
# -- Compiling architecture rtl of corefir_kitRoundTop
# End time: 01:33:16 on Sep 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:16 on Sep 05,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_rtl_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package enum_rtl_pack
# -- Compiling package body enum_rtl_pack
# -- Loading package enum_rtl_pack
# End time: 01:33:16 on Sep 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:16 on Sep 05,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package enum_rtl_pack
# -- Compiling entity enum_kitDelay_bit_reg
# -- Compiling architecture rtl of enum_kitDelay_bit_reg
# -- Compiling entity enum_kitDelay_reg
# -- Compiling architecture rtl of enum_kitDelay_reg
# -- Compiling entity enum_kitDelay_bit_reg_attr
# -- Compiling architecture rtl of enum_kitDelay_bit_reg_attr
# -- Compiling entity enum_kitDelay_reg_attr
# -- Compiling architecture rtl of enum_kitDelay_reg_attr
# -- Compiling entity enum_kitDelay_reg_cond
# -- Compiling architecture rtl of enum_kitDelay_reg_cond
# -- Compiling entity enum_kitCountS
# -- Compiling architecture rtl of enum_kitCountS
# -- Compiling entity enum_signExt
# -- Compiling architecture rtl of enum_signExt
# -- Compiling entity enum_kitEdge
# -- Compiling architecture rtl of enum_kitEdge
# -- Compiling entity debug_INIT
# -- Compiling architecture rtl of debug_INIT
# End time: 01:33:17 on Sep 05,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:17 on Sep 05,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package enum_rtl_pack
# -- Compiling entity enum_dly_line_18x192
# -- Compiling architecture rtl of enum_dly_line_18x192
# -- Compiling entity enum_uram_shift_reg_18x192
# -- Compiling architecture rtl of enum_uram_shift_reg_18x192
# -- Compiling entity uram_wrap
# -- Compiling architecture rtl of uram_wrap
# -- Compiling entity infer_dly_line_18x192
# -- Compiling architecture infer of infer_dly_line_18x192
# -- Compiling entity g5_uram12x64
# -- Compiling architecture DEF_ARCH of g5_uram12x64
# -- Compiling entity g5_uram12x128
# -- Compiling architecture DEF_ARCH of g5_uram12x128
# -- Compiling entity g5_uram12x192
# -- Compiling architecture DEF_ARCH of g5_uram12x192
# -- Compiling entity g5_uram18x64
# -- Compiling architecture DEF_ARCH of g5_uram18x64
# -- Compiling entity g5_uram18x128
# -- Compiling architecture DEF_ARCH of g5_uram18x128
# -- Compiling entity g5_uram18x192
# -- Compiling architecture DEF_ARCH of g5_uram18x192
# End time: 01:33:17 on Sep 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:17 on Sep 05,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/fir_hilbert_fir_hilbert_0_enumFIR_coefs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package fir_hilbert_fir_hilbert_0_enumFIR_coefs
# End time: 01:33:17 on Sep 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:17 on Sep 05,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package enum_rtl_pack
# -- Loading package fir_hilbert_fir_hilbert_0_enumFIR_coefs
# -- Compiling entity enum_fir_adv_g5
# -- Compiling architecture rtl of enum_fir_adv_g5
# -- Compiling entity enum_g5_latency_adv
# -- Compiling architecture rtl of enum_g5_latency_adv
# End time: 01:33:17 on Sep 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:17 on Sep 05,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package enum_rtl_pack
# -- Compiling entity enum_pad_g5
# -- Compiling architecture rtl of enum_pad_g5
# End time: 01:33:17 on Sep 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:17 on Sep 05,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package enum_rtl_pack
# -- Compiling entity MACC_PA_BC_ROM_wrap
# -- Compiling architecture rtl of MACC_PA_BC_ROM_wrap
# End time: 01:33:17 on Sep 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:17 on Sep 05,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package enum_rtl_pack
# -- Compiling entity enum_tap_g5
# -- Compiling architecture rtl of enum_tap_g5
# End time: 01:33:17 on Sep 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:17 on Sep 05,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package enum_rtl_pack
# -- Compiling entity enum_tap_undernibble_1
# -- Compiling architecture rtl of enum_tap_undernibble_1
# -- Compiling entity enum_tap_undernibble_2
# -- Compiling architecture rtl of enum_tap_undernibble_2
# -- Compiling entity enum_tap_undernibble_3
# -- Compiling architecture rtl of enum_tap_undernibble_3
# End time: 01:33:17 on Sep 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:17 on Sep 05,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package enum_rtl_pack
# -- Compiling entity enum_tap_nibble
# -- Compiling architecture rtl of enum_tap_nibble
# End time: 01:33:18 on Sep 05,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:18 on Sep 05,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package enum_rtl_pack
# -- Compiling entity enum_row_g5
# -- Compiling architecture rtl of enum_row_g5
# End time: 01:33:18 on Sep 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:18 on Sep 05,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/fir_hilbert_fir_hilbert_0_enum_params.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package fir_hilbert_fir_hilbert_0_enum_params
# End time: 01:33:18 on Sep 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:18 on Sep 05,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package enum_rtl_pack
# -- Loading package fir_hilbert_fir_hilbert_0_enum_params
# -- Compiling entity fir_hilbert_fir_hilbert_0_enum_fir_g5
# -- Compiling architecture rtl of fir_hilbert_fir_hilbert_0_enum_fir_g5
# End time: 01:33:18 on Sep 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:18 on Sep 05,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package corefir_rtl_pack
# -- Compiling entity fir_hilbert_fir_hilbert_0_COREFIR_PF
# -- Compiling architecture rtl of fir_hilbert_fir_hilbert_0_COREFIR_PF
# End time: 01:33:18 on Sep 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:18 on Sep 05,2025
# vcom -reportprogress 300 -2008 -explicit -work presynth /home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fir_hilbert
# -- Compiling architecture RTL of fir_hilbert
# End time: 01:33:18 on Sep 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:18 on Sep 05,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/envelope/envelope.v 
# -- Compiling module envelope
# 
# Top level modules:
# 	envelope
# End time: 01:33:18 on Sep 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:18 on Sep 05,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/start_pulse_generator.v 
# -- Compiling module start_pulse_generator
# 
# Top level modules:
# 	start_pulse_generator
# End time: 01:33:18 on Sep 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:18 on Sep 05,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/coord_rom.v 
# -- Compiling module coord_rom
# 
# Top level modules:
# 	coord_rom
# End time: 01:33:19 on Sep 05,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:19 on Sep 05,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v 
# -- Compiling module sqrt
# 
# Top level modules:
# 	sqrt
# End time: 01:33:19 on Sep 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:19 on Sep 05,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v 
# -- Compiling module delay_calc
# 
# Top level modules:
# 	delay_calc
# End time: 01:33:19 on Sep 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:19 on Sep 05,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v 
# -- Compiling module sample_delay
# 
# Top level modules:
# 	sample_delay
# End time: 01:33:19 on Sep 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:19 on Sep 05,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v 
# -- Compiling module delay_con
# 
# Top level modules:
# 	delay_con
# End time: 01:33:19 on Sep 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:19 on Sep 05,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/summ_sa.v 
# -- Compiling module summ_sa
# 
# Top level modules:
# 	summ_sa
# End time: 01:33:19 on Sep 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:19 on Sep 05,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v 
# -- Compiling module readrf_vals
# 
# Top level modules:
# 	readrf_vals
# End time: 01:33:19 on Sep 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:19 on Sep 05,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/top_bf.v 
# -- Compiling module top_bf
# 
# Top level modules:
# 	top_bf
# End time: 01:33:19 on Sep 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:19 on Sep 05,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/int_calc.v 
# -- Compiling module int_calc
# 
# Top level modules:
# 	int_calc
# End time: 01:33:19 on Sep 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:19 on Sep 05,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/log_frac_calc.v 
# -- Compiling module log_frac_calc
# 
# Top level modules:
# 	log_frac_calc
# End time: 01:33:19 on Sep 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:20 on Sep 05,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/top_logc.v 
# -- Compiling module top_logc
# 
# Top level modules:
# 	top_logc
# End time: 01:33:20 on Sep 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:20 on Sep 05,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/top/top.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 01:33:20 on Sep 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:20 on Sep 05,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/test/user/coreparameters_tgi.vhd 
# -- Loading package STANDARD
# -- Compiling package coreparameters_tgi
# End time: 01:33:20 on Sep 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:33:20 on Sep 05,2025
# vlog -reportprogress 300 "+incdir+/home/jessica/GITHUB/EchoCore/ultrasound/libero/stimulus" -sv -work presynth /home/jessica/GITHUB/EchoCore/ultrasound/libero/stimulus/testbench.v 
# -- Compiling module tb_top_logc
# 
# Top level modules:
# 	tb_top_logc
# End time: 01:33:20 on Sep 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L polarfire -L presynth -L CORECORDIC_LIB -L COREFIR_PF_LIB -t 1ps -pli "/usr/local/microchip/Libero_SoC_v2024.2/Libero/lib/modelsimpro/pli/pf_crypto_lin_me_pli.so" presynth.tb_top_logc 
# Start time: 01:33:20 on Sep 05,2025
# //  ModelSim Microsemi Pro 2024.2 May 20 2024 Linux 6.8.0-65-generic
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading presynth.tb_top_logc
# Loading presynth.top
# Loading presynth.envelope
# Loading presynth.CORECORDIC_C0
# Loading CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC
# Loading CORECORDIC_LIB.cordic_init_kickstart
# Loading CORECORDIC_LIB.cordic_countS
# Loading presynth.delay_line_signext
# Loading presynth.start_pulse_generator
# Loading presynth.top_bf
# Loading presynth.readrf_vals
# Loading presynth.delay_con
# Loading presynth.coord_rom
# Loading presynth.summ_sa
# Loading presynth.top_logc
# Loading presynth.int_calc
# Loading presynth.log_frac_calc
# Loading CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par
# Loading CORECORDIC_LIB.cordic_coarse_pre_rotator
# Loading CORECORDIC_LIB.cordic_kitDelay_reg
# Loading CORECORDIC_LIB.cordic_dp_bits_trans
# Loading CORECORDIC_LIB.cordic_signExt
# Loading CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator
# Loading CORECORDIC_LIB.cordic_kitDelay_bit_reg
# Loading CORECORDIC_LIB.cordic_kitRoundTop
# Loading CORECORDIC_LIB.cordic_coarse_post_rotator
# Loading presynth.delay_calc
# Loading presynth.sqrt
# Loading presynth.sample_delay
# Loading CORECORDIC_LIB.cordic_par_calc
# Loading CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cROM_par
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading presynth.fir_hilbert(rtl)
# Loading ieee.numeric_std(body)
# Loading COREFIR_PF_LIB.corefir_rtl_pack(body)
# Loading COREFIR_PF_LIB.fir_hilbert_fir_hilbert_0_corefir_pf(rtl)
# Loading COREFIR_PF_LIB.enum_rtl_pack(body)
# Loading COREFIR_PF_LIB.fir_hilbert_fir_hilbert_0_enum_params
# Loading COREFIR_PF_LIB.fir_hilbert_fir_hilbert_0_enum_fir_g5(rtl)
# Loading COREFIR_PF_LIB.fir_hilbert_fir_hilbert_0_enumfir_coefs
# Loading COREFIR_PF_LIB.enum_fir_adv_g5(rtl)
# Loading COREFIR_PF_LIB.enum_kitdelay_bit_reg(rtl)
# Loading COREFIR_PF_LIB.enum_pad_g5(rtl)
# Loading COREFIR_PF_LIB.enum_kitdelay_reg(rtl)
# Loading COREFIR_PF_LIB.enum_row_g5(rtl)
# Loading COREFIR_PF_LIB.enum_tap_nibble(rtl)
# Loading COREFIR_PF_LIB.debug_init(rtl)
# Loading COREFIR_PF_LIB.enum_tap_undernibble_3(rtl)
# Loading COREFIR_PF_LIB.enum_tap_g5(rtl)
# Loading COREFIR_PF_LIB.macc_pa_bc_rom_wrap(rtl)
# Loading polarfire.MACC_PA_BC_ROM
# Loading polarfire.ROM16x18
# Loading polarfire.PIPE_REG_BYPASS
# Loading polarfire.MACC_IP
# Loading polarfire.OUTPUT_PMOS
# Loading polarfire.MACC_PA_COMB
# Loading polarfire.CFG4
# Loading polarfire.SLE_Prim
# Loading COREFIR_PF_LIB.enum_kitdelay_bit_reg_attr(rtl)
# Loading COREFIR_PF_LIB.enum_dly_line_18x192(rtl)
# Loading COREFIR_PF_LIB.enum_g5_latency_adv(rtl)
# Loading COREFIR_PF_LIB.enum_kitedge(rtl)
# Loading COREFIR_PF_LIB.enum_kitcounts(rtl)
# Loading polarfire.UDP_MUX2
# Loading polarfire.UDP_DFF
# Loading polarfire.UDP_DL
# Loading /usr/local/microchip/Libero_SoC_v2024.2/Libero/lib/modelsimpro/pli/pf_crypto_lin_me_pli.so
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_logc/dut/envelope_0/fir_hilbert_0/fir_hilbert_0/enum_g5/enum_fir_g5/adv_enum/adv_enum_0/enum_pad_g5_0/coefi_dly(17 downto 0) has no driver.
# This port will contribute value (XXXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top_logc/dut/envelope_0/fir_hilbert_0/fir_hilbert_0/enum_g5/enum_fir_g5/adv_enum/adv_enum_0/enum_pad_g5_0/coefi_valid_minus_row has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_logc/dut/envelope_0/fir_hilbert_0/fir_hilbert_0/enum_g5/enum_fir_g5/adv_enum/adv_enum_0/latency_0/syst_counter_0
#                55000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#                65000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#                75000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#                85000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#                95000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               105000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               115000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               125000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               135000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               145000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               155000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               165000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               175000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               185000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               195000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               205000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               215000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               225000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               235000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               245000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               255000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               265000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               275000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               285000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               295000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               305000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               315000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               325000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               335000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               345000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               355000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               365000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               375000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               385000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               395000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               405000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               415000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               425000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               435000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               445000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               455000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               465000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               475000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               485000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               495000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               505000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               565000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               755000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
#               945000 ns | comp_int=0 | comp_frac=0 | log_in_ready=1
# Simulation finished at              1000000 ns
# ** Note: $finish    : /home/jessica/GITHUB/EchoCore/ultrasound/libero/stimulus/testbench.v(47)
#    Time: 1 us  Iteration: 0  Instance: /tb_top_logc
# 1
# Break in Module tb_top_logc at /home/jessica/GITHUB/EchoCore/ultrasound/libero/stimulus/testbench.v line 47
# End time: 01:33:45 on Sep 05,2025, Elapsed time: 0:00:25
# Errors: 0, Warnings: 3
