module cnt60(
  input CLK,RST,CLR,CEN,INC,
  output reg [2:0] QH,
  output reg [3:0] QL,
  output CA
);
/*1ketame*/
always @ (posedge CLK, posedge RST) begin
  if (RST)
    QL <= 4'd0;
    else if(CLR)
    QL <= 4'd0;
    else if(CEN == 1'b1 || INC == 1'b1) begin
      if(QL == 4'd9)
        QL <= 4'd0;
      else
        QL <= QL + 1'b1;
    end
end

/*10keta*/
always @ (posedge CLK, posedge RST)
endmodule