#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Aug 01 09:31:00 2020
# Process ID: 5376
# Current directory: F:/FPGA/turorial_ms/clock_divider/clock_divider.runs/synth_1
# Command line: vivado.exe -log clock_divider.vds -mode batch -messageDb vivado.pb -notrace -source clock_divider.tcl
# Log file: F:/FPGA/turorial_ms/clock_divider/clock_divider.runs/synth_1/clock_divider.vds
# Journal file: F:/FPGA/turorial_ms/clock_divider/clock_divider.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source clock_divider.tcl -notrace
