Analysis & Synthesis report for RISC_pipelined
Tue Nov  5 01:34:08 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Nov  5 01:34:08 2019           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; RISC_pipelined                              ;
; Top-level Entity Name              ; risc_pipelining                             ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; risc_pipelining    ; RISC_pipelined     ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Nov  5 01:33:56 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_pipelined -c RISC_pipelined
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 13 design units, including 6 entities, in source file codes/ALU.vhdl
    Info (12022): Found design unit 1: project File: /home/parth/RISCwithPipelining/codes/ALU.vhdl Line: 6
    Info (12022): Found design unit 2: adder_16bit-Equations File: /home/parth/RISCwithPipelining/codes/ALU.vhdl Line: 58
    Info (12022): Found design unit 3: nand_16bit-Equations File: /home/parth/RISCwithPipelining/codes/ALU.vhdl Line: 88
    Info (12022): Found design unit 4: subtractor_16bit-Equations File: /home/parth/RISCwithPipelining/codes/ALU.vhdl Line: 113
    Info (12022): Found design unit 5: MUX_4-arch File: /home/parth/RISCwithPipelining/codes/ALU.vhdl Line: 145
    Info (12022): Found design unit 6: TwosCompliment-arch File: /home/parth/RISCwithPipelining/codes/ALU.vhdl Line: 170
    Info (12022): Found design unit 7: ALU-arch File: /home/parth/RISCwithPipelining/codes/ALU.vhdl Line: 206
    Info (12023): Found entity 1: adder_16bit File: /home/parth/RISCwithPipelining/codes/ALU.vhdl Line: 50
    Info (12023): Found entity 2: nand_16bit File: /home/parth/RISCwithPipelining/codes/ALU.vhdl Line: 82
    Info (12023): Found entity 3: subtractor_16bit File: /home/parth/RISCwithPipelining/codes/ALU.vhdl Line: 107
    Info (12023): Found entity 4: MUX_4 File: /home/parth/RISCwithPipelining/codes/ALU.vhdl Line: 138
    Info (12023): Found entity 5: TwosCompliment File: /home/parth/RISCwithPipelining/codes/ALU.vhdl Line: 164
    Info (12023): Found entity 6: ALU File: /home/parth/RISCwithPipelining/codes/ALU.vhdl Line: 197
Info (12021): Found 2 design units, including 1 entities, in source file codes/stage6.vhd
    Info (12022): Found design unit 1: stage6-behav File: /home/parth/RISCwithPipelining/codes/stage6.vhd Line: 37
    Info (12023): Found entity 1: stage6 File: /home/parth/RISCwithPipelining/codes/stage6.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file codes/stage5.vhd
    Info (12022): Found design unit 1: stage5-behav File: /home/parth/RISCwithPipelining/codes/stage5.vhd Line: 39
    Info (12023): Found entity 1: stage5 File: /home/parth/RISCwithPipelining/codes/stage5.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file codes/stage4.vhd
    Info (12022): Found design unit 1: stage4-behav File: /home/parth/RISCwithPipelining/codes/stage4.vhd Line: 65
    Info (12023): Found entity 1: stage4 File: /home/parth/RISCwithPipelining/codes/stage4.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file codes/stage3.vhd
    Info (12022): Found design unit 1: stage3-behave File: /home/parth/RISCwithPipelining/codes/stage3.vhd Line: 54
    Info (12023): Found entity 1: stage3 File: /home/parth/RISCwithPipelining/codes/stage3.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file codes/stage2.vhd
    Info (12022): Found design unit 1: stage2-behave File: /home/parth/RISCwithPipelining/codes/stage2.vhd Line: 30
    Info (12023): Found entity 1: stage2 File: /home/parth/RISCwithPipelining/codes/stage2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file codes/stage1.vhd
    Info (12022): Found design unit 1: stage1-behave File: /home/parth/RISCwithPipelining/codes/stage1.vhd Line: 18
    Info (12023): Found entity 1: stage1 File: /home/parth/RISCwithPipelining/codes/stage1.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file codes/shifter.vhd
    Info (12022): Found design unit 1: shifter-kahipan File: /home/parth/RISCwithPipelining/codes/shifter.vhd Line: 9
    Info (12023): Found entity 1: shifter File: /home/parth/RISCwithPipelining/codes/shifter.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file codes/risc_pipelining.vhd
    Info (12022): Found design unit 1: risc_pipelining-behave File: /home/parth/RISCwithPipelining/codes/risc_pipelining.vhd Line: 17
    Info (12023): Found entity 1: risc_pipelining File: /home/parth/RISCwithPipelining/codes/risc_pipelining.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file codes/reg_file.vhd
    Info (12022): Found design unit 1: reg_file-behave File: /home/parth/RISCwithPipelining/codes/reg_file.vhd Line: 31
    Info (12023): Found entity 1: reg_file File: /home/parth/RISCwithPipelining/codes/reg_file.vhd Line: 8
Info (12021): Found 4 design units, including 2 entities, in source file codes/memory.vhd
    Info (12022): Found design unit 1: memory1-Form File: /home/parth/RISCwithPipelining/codes/memory.vhd Line: 18
    Info (12022): Found design unit 2: memory2-Form File: /home/parth/RISCwithPipelining/codes/memory.vhd Line: 68
    Info (12023): Found entity 1: memory1 File: /home/parth/RISCwithPipelining/codes/memory.vhd Line: 9
    Info (12023): Found entity 2: memory2 File: /home/parth/RISCwithPipelining/codes/memory.vhd Line: 60
Info (12021): Found 2 design units, including 1 entities, in source file codes/lm_sm_fsm.vhd
    Info (12022): Found design unit 1: controller-atrangi File: /home/parth/RISCwithPipelining/codes/lm_sm_fsm.vhd Line: 23
    Info (12023): Found entity 1: controller File: /home/parth/RISCwithPipelining/codes/lm_sm_fsm.vhd Line: 5
Error (10309): VHDL Interface Declaration error in lm_sm_fsm.vhd(51): interface object "clk1" of mode out cannot be read. Change object mode to buffer. File: /home/parth/RISCwithPipelining/codes/lm_sm_fsm.vhd Line: 51
Error (10327): VHDL error at lm_sm_fsm.vhd(51): can't determine definition of operator ""<="" -- found 0 possible definitions File: /home/parth/RISCwithPipelining/codes/lm_sm_fsm.vhd Line: 51
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning
    Error: Peak virtual memory: 951 megabytes
    Error: Processing ended: Tue Nov  5 01:34:08 2019
    Error: Elapsed time: 00:00:12
    Error: Total CPU time (on all processors): 00:00:28


