{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712241912089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712241912090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 10:45:11 2024 " "Processing started: Thu Apr 04 10:45:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712241912090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1712241912090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Phase3 -c Phase3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Phase3 -c Phase3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1712241912090 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1712241913654 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1712241913654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/phase3_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench/phase3_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase3_tb " "Found entity 1: phase3_tb" {  } { { "TESTBENCH/phase3_tb.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/TESTBENCH/phase3_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712241923998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712241923998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg/register_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file reg/register_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_gen " "Found entity 1: register_gen" {  } { { "REG/register_gen.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/REG/register_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712241924012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712241924012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/memory_custom.v 2 2 " "Found 2 design units, including 2 entities, in source file ram/memory_custom.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_custom " "Found entity 1: memory_custom" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712241924028 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_test " "Found entity 2: memory_test" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712241924028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712241924028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mini_src/minisrc.v 1 1 " "Found 1 design units, including 1 entities, in source file mini_src/minisrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniSRC " "Found entity 1: miniSRC" {  } { { "MINI_SRC/miniSRC.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/MINI_SRC/miniSRC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712241924042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712241924042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mini_src/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file mini_src/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "MINI_SRC/Datapath.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/MINI_SRC/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712241924055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712241924055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdi/mux_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mdi/mux_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1 " "Found entity 1: mux_2_to_1" {  } { { "MDI/mux_2_to_1.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/MDI/mux_2_to_1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712241924067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712241924067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control/select_encode.v 1 1 " "Found 1 design units, including 1 entities, in source file control/select_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_encode " "Found entity 1: select_encode" {  } { { "CONTROL/select_encode.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/select_encode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712241924082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712241924082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control/decoder_4_to_16.v 1 1 " "Found 1 design units, including 1 entities, in source file control/decoder_4_to_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_4_to_16 " "Found entity 1: decoder_4_to_16" {  } { { "CONTROL/decoder_4_to_16.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/decoder_4_to_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712241924096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712241924096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff/flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file con_ff/flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop " "Found entity 1: flip_flop" {  } { { "CON_FF/flip_flop.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CON_FF/flip_flop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712241924110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712241924110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff/con_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file con_ff/con_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 con_ff " "Found entity 1: con_ff" {  } { { "CON_FF/con_ff.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CON_FF/con_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712241924123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712241924123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus/mux_32_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file bus/mux_32_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32_to_1 " "Found entity 1: mux_32_to_1" {  } { { "BUS/mux_32_to_1.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/BUS/mux_32_to_1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712241924135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712241924135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus/encoder_32_to_5.v 1 1 " "Found 1 design units, including 1 entities, in source file bus/encoder_32_to_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_to_5 " "Found entity 1: encoder_32_to_5" {  } { { "BUS/encoder_32_to_5.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/BUS/encoder_32_to_5.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712241924149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712241924149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sub_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/sub_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_op " "Found entity 1: sub_op" {  } { { "ALU/sub_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/sub_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712241924162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712241924162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shra_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/shra_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra_op " "Found entity 1: shra_op" {  } { { "ALU/shra_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/shra_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712241924176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712241924176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shr_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/shr_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr_op " "Found entity 1: shr_op" {  } { { "ALU/shr_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/shr_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712241924191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712241924191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shl_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/shl_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl_op " "Found entity 1: shl_op" {  } { { "ALU/shl_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/shl_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712241924204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712241924204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/ror_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/ror_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror_op " "Found entity 1: ror_op" {  } { { "ALU/ror_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/ror_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712241924221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712241924221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/rol_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/rol_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol_op " "Found entity 1: rol_op" {  } { { "ALU/rol_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/rol_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712241924235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712241924235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/or_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/or_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_op " "Found entity 1: or_op" {  } { { "ALU/or_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/or_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712241924248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712241924248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/not_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/not_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_op " "Found entity 1: not_op" {  } { { "ALU/not_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/not_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712241924263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712241924263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/neg_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/neg_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg_op " "Found entity 1: neg_op" {  } { { "ALU/neg_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/neg_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712241924278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712241924278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mul_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/mul_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_op " "Found entity 1: mul_op" {  } { { "ALU/mul_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/mul_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712241924293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712241924293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/incpc.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/incpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 IncPC " "Found entity 1: IncPC" {  } { { "ALU/IncPC.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/IncPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712241924309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712241924309 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "div_op.v(13) " "Verilog HDL warning at div_op.v(13): extended using \"x\" or \"z\"" {  } { { "ALU/div_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/div_op.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1712241924319 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "div_op.v(14) " "Verilog HDL warning at div_op.v(14): extended using \"x\" or \"z\"" {  } { { "ALU/div_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/div_op.v" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1712241924320 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div_op.v(12) " "Verilog HDL information at div_op.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "ALU/div_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/div_op.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1712241924320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/div_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/div_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_op " "Found entity 1: div_op" {  } { { "ALU/div_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/div_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712241924326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712241924326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/cla_4.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/cla_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_4 " "Found entity 1: cla_4" {  } { { "ALU/cla_4.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/cla_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712241924339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712241924339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/b_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/b_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 b_cell " "Found entity 1: b_cell" {  } { { "ALU/b_cell.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/b_cell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712241924354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712241924354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/and_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/and_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_op " "Found entity 1: and_op" {  } { { "ALU/and_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/and_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712241924370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712241924370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU/alu.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712241924385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712241924385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/add_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/add_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_op " "Found entity 1: add_op" {  } { { "ALU/add_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/add_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712241924399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712241924399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712241924419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712241924419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io/seven_segment_display.v 1 1 " "Found 1 design units, including 1 entities, in source file io/seven_segment_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_display " "Found entity 1: seven_segment_display" {  } { { "IO/seven_segment_display.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/IO/seven_segment_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712241924434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712241924434 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "miniSRC " "Elaborating entity \"miniSRC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1712241924580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "con_ff con_ff:branch_condition " "Elaborating entity \"con_ff\" for hierarchy \"con_ff:branch_condition\"" {  } { { "MINI_SRC/miniSRC.v" "branch_condition" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/MINI_SRC/miniSRC.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712241924586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop con_ff:branch_condition\|flip_flop:CON " "Elaborating entity \"flip_flop\" for hierarchy \"con_ff:branch_condition\|flip_flop:CON\"" {  } { { "CON_FF/con_ff.v" "CON" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CON_FF/con_ff.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712241924591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_display seven_segment_display:display_upper " "Elaborating entity \"seven_segment_display\" for hierarchy \"seven_segment_display:display_upper\"" {  } { { "MINI_SRC/miniSRC.v" "display_upper" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/MINI_SRC/miniSRC.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712241924601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_gen register_gen:PC " "Elaborating entity \"register_gen\" for hierarchy \"register_gen:PC\"" {  } { { "MINI_SRC/miniSRC.v" "PC" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/MINI_SRC/miniSRC.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712241924612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_encode select_encode:ir_encode_select " "Elaborating entity \"select_encode\" for hierarchy \"select_encode:ir_encode_select\"" {  } { { "MINI_SRC/miniSRC.v" "ir_encode_select" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/MINI_SRC/miniSRC.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712241924617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_4_to_16 select_encode:ir_encode_select\|decoder_4_to_16:decoder_4_to_16_i " "Elaborating entity \"decoder_4_to_16\" for hierarchy \"select_encode:ir_encode_select\|decoder_4_to_16:decoder_4_to_16_i\"" {  } { { "CONTROL/select_encode.v" "decoder_4_to_16_i" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/select_encode.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712241924622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_custom memory_custom:RAM " "Elaborating entity \"memory_custom\" for hierarchy \"memory_custom:RAM\"" {  } { { "MINI_SRC/miniSRC.v" "RAM" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/MINI_SRC/miniSRC.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712241924627 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out memory_custom.v(33) " "Verilog HDL Always Construct warning at memory_custom.v(33): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712241924639 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] memory_custom.v(33) " "Inferred latch for \"data_out\[0\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924646 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] memory_custom.v(33) " "Inferred latch for \"data_out\[1\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924646 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] memory_custom.v(33) " "Inferred latch for \"data_out\[2\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924646 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] memory_custom.v(33) " "Inferred latch for \"data_out\[3\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924646 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] memory_custom.v(33) " "Inferred latch for \"data_out\[4\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924646 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] memory_custom.v(33) " "Inferred latch for \"data_out\[5\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924646 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] memory_custom.v(33) " "Inferred latch for \"data_out\[6\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924646 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] memory_custom.v(33) " "Inferred latch for \"data_out\[7\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924646 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] memory_custom.v(33) " "Inferred latch for \"data_out\[8\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924646 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] memory_custom.v(33) " "Inferred latch for \"data_out\[9\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924646 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] memory_custom.v(33) " "Inferred latch for \"data_out\[10\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924647 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] memory_custom.v(33) " "Inferred latch for \"data_out\[11\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924647 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] memory_custom.v(33) " "Inferred latch for \"data_out\[12\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924647 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] memory_custom.v(33) " "Inferred latch for \"data_out\[13\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924647 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] memory_custom.v(33) " "Inferred latch for \"data_out\[14\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924647 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] memory_custom.v(33) " "Inferred latch for \"data_out\[15\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924647 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[16\] memory_custom.v(33) " "Inferred latch for \"data_out\[16\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924647 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[17\] memory_custom.v(33) " "Inferred latch for \"data_out\[17\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924647 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[18\] memory_custom.v(33) " "Inferred latch for \"data_out\[18\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924647 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[19\] memory_custom.v(33) " "Inferred latch for \"data_out\[19\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924647 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[20\] memory_custom.v(33) " "Inferred latch for \"data_out\[20\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924647 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[21\] memory_custom.v(33) " "Inferred latch for \"data_out\[21\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924647 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[22\] memory_custom.v(33) " "Inferred latch for \"data_out\[22\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924647 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[23\] memory_custom.v(33) " "Inferred latch for \"data_out\[23\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924647 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[24\] memory_custom.v(33) " "Inferred latch for \"data_out\[24\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924647 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[25\] memory_custom.v(33) " "Inferred latch for \"data_out\[25\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924647 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[26\] memory_custom.v(33) " "Inferred latch for \"data_out\[26\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924647 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[27\] memory_custom.v(33) " "Inferred latch for \"data_out\[27\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924647 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[28\] memory_custom.v(33) " "Inferred latch for \"data_out\[28\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924647 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[29\] memory_custom.v(33) " "Inferred latch for \"data_out\[29\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924647 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[30\] memory_custom.v(33) " "Inferred latch for \"data_out\[30\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924647 "|miniSRC|memory_custom:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[31\] memory_custom.v(33) " "Inferred latch for \"data_out\[31\]\" at memory_custom.v(33)" {  } { { "RAM/memory_custom.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/RAM/memory_custom.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924647 "|miniSRC|memory_custom:RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1 mux_2_to_1:MDRMux " "Elaborating entity \"mux_2_to_1\" for hierarchy \"mux_2_to_1:MDRMux\"" {  } { { "MINI_SRC/miniSRC.v" "MDRMux" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/MINI_SRC/miniSRC.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712241924678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control\"" {  } { { "MINI_SRC/miniSRC.v" "control" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/MINI_SRC/miniSRC.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712241924685 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Gra control_unit.v(222) " "Verilog HDL Always Construct warning at control_unit.v(222): inferring latch(es) for variable \"Gra\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712241924690 "|miniSRC|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Grb control_unit.v(222) " "Verilog HDL Always Construct warning at control_unit.v(222): inferring latch(es) for variable \"Grb\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712241924690 "|miniSRC|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Grc control_unit.v(222) " "Verilog HDL Always Construct warning at control_unit.v(222): inferring latch(es) for variable \"Grc\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712241924690 "|miniSRC|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rin control_unit.v(222) " "Verilog HDL Always Construct warning at control_unit.v(222): inferring latch(es) for variable \"Rin\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712241924690 "|miniSRC|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rout control_unit.v(222) " "Verilog HDL Always Construct warning at control_unit.v(222): inferring latch(es) for variable \"Rout\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712241924690 "|miniSRC|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BAout control_unit.v(222) " "Verilog HDL Always Construct warning at control_unit.v(222): inferring latch(es) for variable \"BAout\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712241924690 "|miniSRC|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCout_en control_unit.v(222) " "Verilog HDL Always Construct warning at control_unit.v(222): inferring latch(es) for variable \"PCout_en\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712241924690 "|miniSRC|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IncPC control_unit.v(222) " "Verilog HDL Always Construct warning at control_unit.v(222): inferring latch(es) for variable \"IncPC\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712241924690 "|miniSRC|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC_en control_unit.v(222) " "Verilog HDL Always Construct warning at control_unit.v(222): inferring latch(es) for variable \"PC_en\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712241924690 "|miniSRC|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IR_en control_unit.v(222) " "Verilog HDL Always Construct warning at control_unit.v(222): inferring latch(es) for variable \"IR_en\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712241924690 "|miniSRC|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Yin control_unit.v(222) " "Verilog HDL Always Construct warning at control_unit.v(222): inferring latch(es) for variable \"Yin\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712241924690 "|miniSRC|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HIout control_unit.v(222) " "Verilog HDL Always Construct warning at control_unit.v(222): inferring latch(es) for variable \"HIout\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712241924690 "|miniSRC|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HIin control_unit.v(222) " "Verilog HDL Always Construct warning at control_unit.v(222): inferring latch(es) for variable \"HIin\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712241924690 "|miniSRC|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LOout control_unit.v(222) " "Verilog HDL Always Construct warning at control_unit.v(222): inferring latch(es) for variable \"LOout\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712241924690 "|miniSRC|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LOin control_unit.v(222) " "Verilog HDL Always Construct warning at control_unit.v(222): inferring latch(es) for variable \"LOin\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712241924690 "|miniSRC|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Cout control_unit.v(222) " "Verilog HDL Always Construct warning at control_unit.v(222): inferring latch(es) for variable \"Cout\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712241924690 "|miniSRC|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zhighout control_unit.v(222) " "Verilog HDL Always Construct warning at control_unit.v(222): inferring latch(es) for variable \"Zhighout\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712241924690 "|miniSRC|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zlowout control_unit.v(222) " "Verilog HDL Always Construct warning at control_unit.v(222): inferring latch(es) for variable \"Zlowout\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712241924690 "|miniSRC|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zin control_unit.v(222) " "Verilog HDL Always Construct warning at control_unit.v(222): inferring latch(es) for variable \"Zin\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712241924690 "|miniSRC|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRout control_unit.v(222) " "Verilog HDL Always Construct warning at control_unit.v(222): inferring latch(es) for variable \"MDRout\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712241924690 "|miniSRC|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRin control_unit.v(222) " "Verilog HDL Always Construct warning at control_unit.v(222): inferring latch(es) for variable \"MDRin\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712241924690 "|miniSRC|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MARin control_unit.v(222) " "Verilog HDL Always Construct warning at control_unit.v(222): inferring latch(es) for variable \"MARin\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memRead control_unit.v(222) " "Verilog HDL Always Construct warning at control_unit.v(222): inferring latch(es) for variable \"memRead\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memWrite control_unit.v(222) " "Verilog HDL Always Construct warning at control_unit.v(222): inferring latch(es) for variable \"memWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outPort_en control_unit.v(222) " "Verilog HDL Always Construct warning at control_unit.v(222): inferring latch(es) for variable \"outPort_en\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inPortOut control_unit.v(222) " "Verilog HDL Always Construct warning at control_unit.v(222): inferring latch(es) for variable \"inPortOut\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jal_R15 control_unit.v(222) " "Verilog HDL Always Construct warning at control_unit.v(222): inferring latch(es) for variable \"jal_R15\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CONin control_unit.v(222) " "Verilog HDL Always Construct warning at control_unit.v(222): inferring latch(es) for variable \"CONin\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "run control_unit.v(222) " "Verilog HDL Always Construct warning at control_unit.v(222): inferring latch(es) for variable \"run\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clear control_unit.v(222) " "Verilog HDL Always Construct warning at control_unit.v(222): inferring latch(es) for variable \"clear\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_opcode control_unit.v(222) " "Verilog HDL Always Construct warning at control_unit.v(222): inferring latch(es) for variable \"alu_opcode\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_opcode\[0\] control_unit.v(222) " "Inferred latch for \"alu_opcode\[0\]\" at control_unit.v(222)" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_opcode\[1\] control_unit.v(222) " "Inferred latch for \"alu_opcode\[1\]\" at control_unit.v(222)" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_opcode\[2\] control_unit.v(222) " "Inferred latch for \"alu_opcode\[2\]\" at control_unit.v(222)" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_opcode\[3\] control_unit.v(222) " "Inferred latch for \"alu_opcode\[3\]\" at control_unit.v(222)" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_opcode\[4\] control_unit.v(222) " "Inferred latch for \"alu_opcode\[4\]\" at control_unit.v(222)" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear control_unit.v(222) " "Inferred latch for \"clear\" at control_unit.v(222)" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "run control_unit.v(222) " "Inferred latch for \"run\" at control_unit.v(222)" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONin control_unit.v(222) " "Inferred latch for \"CONin\" at control_unit.v(222)" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jal_R15 control_unit.v(222) " "Inferred latch for \"jal_R15\" at control_unit.v(222)" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inPortOut control_unit.v(222) " "Inferred latch for \"inPortOut\" at control_unit.v(222)" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPort_en control_unit.v(222) " "Inferred latch for \"outPort_en\" at control_unit.v(222)" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memWrite control_unit.v(222) " "Inferred latch for \"memWrite\" at control_unit.v(222)" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memRead control_unit.v(222) " "Inferred latch for \"memRead\" at control_unit.v(222)" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARin control_unit.v(222) " "Inferred latch for \"MARin\" at control_unit.v(222)" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRin control_unit.v(222) " "Inferred latch for \"MDRin\" at control_unit.v(222)" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRout control_unit.v(222) " "Inferred latch for \"MDRout\" at control_unit.v(222)" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zin control_unit.v(222) " "Inferred latch for \"Zin\" at control_unit.v(222)" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zlowout control_unit.v(222) " "Inferred latch for \"Zlowout\" at control_unit.v(222)" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zhighout control_unit.v(222) " "Inferred latch for \"Zhighout\" at control_unit.v(222)" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout control_unit.v(222) " "Inferred latch for \"Cout\" at control_unit.v(222)" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOin control_unit.v(222) " "Inferred latch for \"LOin\" at control_unit.v(222)" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOout control_unit.v(222) " "Inferred latch for \"LOout\" at control_unit.v(222)" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HIin control_unit.v(222) " "Inferred latch for \"HIin\" at control_unit.v(222)" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HIout control_unit.v(222) " "Inferred latch for \"HIout\" at control_unit.v(222)" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yin control_unit.v(222) " "Inferred latch for \"Yin\" at control_unit.v(222)" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_en control_unit.v(222) " "Inferred latch for \"IR_en\" at control_unit.v(222)" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_en control_unit.v(222) " "Inferred latch for \"PC_en\" at control_unit.v(222)" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IncPC control_unit.v(222) " "Inferred latch for \"IncPC\" at control_unit.v(222)" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout_en control_unit.v(222) " "Inferred latch for \"PCout_en\" at control_unit.v(222)" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BAout control_unit.v(222) " "Inferred latch for \"BAout\" at control_unit.v(222)" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout control_unit.v(222) " "Inferred latch for \"Rout\" at control_unit.v(222)" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin control_unit.v(222) " "Inferred latch for \"Rin\" at control_unit.v(222)" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Grc control_unit.v(222) " "Inferred latch for \"Grc\" at control_unit.v(222)" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Grb control_unit.v(222) " "Inferred latch for \"Grb\" at control_unit.v(222)" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gra control_unit.v(222) " "Inferred latch for \"Gra\" at control_unit.v(222)" {  } { { "CONTROL/control_unit.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/CONTROL/control_unit.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712241924691 "|miniSRC|control_unit:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:DUT " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:DUT\"" {  } { { "MINI_SRC/miniSRC.v" "DUT" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/MINI_SRC/miniSRC.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712241924698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_32_to_5 Datapath:DUT\|encoder_32_to_5:BusEncoder " "Elaborating entity \"encoder_32_to_5\" for hierarchy \"Datapath:DUT\|encoder_32_to_5:BusEncoder\"" {  } { { "MINI_SRC/Datapath.v" "BusEncoder" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/MINI_SRC/Datapath.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712241924727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32_to_1 Datapath:DUT\|mux_32_to_1:busMux " "Elaborating entity \"mux_32_to_1\" for hierarchy \"Datapath:DUT\|mux_32_to_1:busMux\"" {  } { { "MINI_SRC/Datapath.v" "busMux" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/MINI_SRC/Datapath.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712241924733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu Datapath:DUT\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"Datapath:DUT\|alu:ALU\"" {  } { { "MINI_SRC/Datapath.v" "ALU" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/MINI_SRC/Datapath.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712241924740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IncPC Datapath:DUT\|alu:ALU\|IncPC:pc_inc " "Elaborating entity \"IncPC\" for hierarchy \"Datapath:DUT\|alu:ALU\|IncPC:pc_inc\"" {  } { { "ALU/alu.v" "pc_inc" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/alu.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712241924749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_op Datapath:DUT\|alu:ALU\|add_op:add " "Elaborating entity \"add_op\" for hierarchy \"Datapath:DUT\|alu:ALU\|add_op:add\"" {  } { { "ALU/alu.v" "add" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/alu.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712241924757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b_cell Datapath:DUT\|alu:ALU\|add_op:add\|b_cell:gen_sum\[0\].b_cell_i " "Elaborating entity \"b_cell\" for hierarchy \"Datapath:DUT\|alu:ALU\|add_op:add\|b_cell:gen_sum\[0\].b_cell_i\"" {  } { { "ALU/add_op.v" "gen_sum\[0\].b_cell_i" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/add_op.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712241924765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_op Datapath:DUT\|alu:ALU\|sub_op:sub " "Elaborating entity \"sub_op\" for hierarchy \"Datapath:DUT\|alu:ALU\|sub_op:sub\"" {  } { { "ALU/alu.v" "sub" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/alu.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712241924910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_op Datapath:DUT\|alu:ALU\|mul_op:dul " "Elaborating entity \"mul_op\" for hierarchy \"Datapath:DUT\|alu:ALU\|mul_op:dul\"" {  } { { "ALU/alu.v" "dul" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/alu.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712241925063 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul_op.v(22) " "Verilog HDL Case Statement warning at mul_op.v(22): case item expression never matches the case expression" {  } { { "ALU/mul_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/mul_op.v" 22 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1712241925068 "|miniSRC|Datapath:DUT|alu:ALU|mul_op:dul"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul_op.v(23) " "Verilog HDL Case Statement warning at mul_op.v(23): case item expression never matches the case expression" {  } { { "ALU/mul_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/mul_op.v" 23 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1712241925068 "|miniSRC|Datapath:DUT|alu:ALU|mul_op:dul"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul_op.v(25) " "Verilog HDL Case Statement warning at mul_op.v(25): case item expression never matches the case expression" {  } { { "ALU/mul_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/mul_op.v" 25 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1712241925068 "|miniSRC|Datapath:DUT|alu:ALU|mul_op:dul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "66 64 mul_op.v(30) " "Verilog HDL assignment warning at mul_op.v(30): truncated value with size 66 to match size of target (64)" {  } { { "ALU/mul_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/mul_op.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1712241925068 "|miniSRC|Datapath:DUT|alu:ALU|mul_op:dul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_op Datapath:DUT\|alu:ALU\|div_op:div " "Elaborating entity \"div_op\" for hierarchy \"Datapath:DUT\|alu:ALU\|div_op:div\"" {  } { { "ALU/alu.v" "div" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/alu.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712241925073 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M div_op.v(12) " "Verilog HDL Always Construct warning at div_op.v(12): inferring latch(es) for variable \"M\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/div_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/div_op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712241925079 "|miniSRC|Datapath:DUT|alu:ALU|div_op:div"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "combined div_op.v(12) " "Verilog HDL Always Construct warning at div_op.v(12): inferring latch(es) for variable \"combined\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/div_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/div_op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712241925079 "|miniSRC|Datapath:DUT|alu:ALU|div_op:div"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "negative div_op.v(12) " "Verilog HDL Always Construct warning at div_op.v(12): inferring latch(es) for variable \"negative\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/div_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/div_op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712241925079 "|miniSRC|Datapath:DUT|alu:ALU|div_op:div"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "subtract div_op.v(12) " "Verilog HDL Always Construct warning at div_op.v(12): inferring latch(es) for variable \"subtract\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/div_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/div_op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712241925079 "|miniSRC|Datapath:DUT|alu:ALU|div_op:div"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i div_op.v(12) " "Verilog HDL Always Construct warning at div_op.v(12): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/div_op.v" "" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/div_op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712241925079 "|miniSRC|Datapath:DUT|alu:ALU|div_op:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shr_op Datapath:DUT\|alu:ALU\|shr_op:shr " "Elaborating entity \"shr_op\" for hierarchy \"Datapath:DUT\|alu:ALU\|shr_op:shr\"" {  } { { "ALU/alu.v" "shr" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/alu.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712241925084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shra_op Datapath:DUT\|alu:ALU\|shra_op:shra " "Elaborating entity \"shra_op\" for hierarchy \"Datapath:DUT\|alu:ALU\|shra_op:shra\"" {  } { { "ALU/alu.v" "shra" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/alu.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712241925090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shl_op Datapath:DUT\|alu:ALU\|shl_op:shl " "Elaborating entity \"shl_op\" for hierarchy \"Datapath:DUT\|alu:ALU\|shl_op:shl\"" {  } { { "ALU/alu.v" "shl" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/alu.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712241925096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ror_op Datapath:DUT\|alu:ALU\|ror_op:ror " "Elaborating entity \"ror_op\" for hierarchy \"Datapath:DUT\|alu:ALU\|ror_op:ror\"" {  } { { "ALU/alu.v" "ror" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/alu.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712241925102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rol_op Datapath:DUT\|alu:ALU\|rol_op:aol " "Elaborating entity \"rol_op\" for hierarchy \"Datapath:DUT\|alu:ALU\|rol_op:aol\"" {  } { { "ALU/alu.v" "aol" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/alu.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712241925108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_op Datapath:DUT\|alu:ALU\|and_op:and_ " "Elaborating entity \"and_op\" for hierarchy \"Datapath:DUT\|alu:ALU\|and_op:and_\"" {  } { { "ALU/alu.v" "and_" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/alu.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712241925115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_op Datapath:DUT\|alu:ALU\|or_op:or_ " "Elaborating entity \"or_op\" for hierarchy \"Datapath:DUT\|alu:ALU\|or_op:or_\"" {  } { { "ALU/alu.v" "or_" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/alu.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712241925122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neg_op Datapath:DUT\|alu:ALU\|neg_op:neg " "Elaborating entity \"neg_op\" for hierarchy \"Datapath:DUT\|alu:ALU\|neg_op:neg\"" {  } { { "ALU/alu.v" "neg" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/alu.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712241925129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_op Datapath:DUT\|alu:ALU\|not_op:not_ " "Elaborating entity \"not_op\" for hierarchy \"Datapath:DUT\|alu:ALU\|not_op:not_\"" {  } { { "ALU/alu.v" "not_" { Text "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/ALU/alu.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712241925137 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/output_files/Phase3.map.smsg " "Generated suppressed messages file C:/Users/19tja3/Documents/ELEC374/Phase3/QuartusProject/output_files/Phase3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1712241925534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712241925557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 10:45:25 2024 " "Processing ended: Thu Apr 04 10:45:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712241925557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712241925557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712241925557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1712241925557 ""}
