19:35:01 **** Build of configuration SDRelease for project lab1 ****
make all 
Building target: lab1.elf
Invoking: SDS++ Linux Linker
sds++  -o "lab1.elf"  ./src/madd.o ./src/main.o ./src/mmult.o    -sds-pf zed
INFO: [SDSoC 0-0] Removing implementation files from previous run
INFO: [SDSoC 0-0] Analyzing object files
... /home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1/SDRelease/src/madd.o
... /home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1/SDRelease/src/main.o
... /home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1/SDRelease/src/mmult.o
INFO: [SDSoC 0-0] Generating data motion network
INFO: [SDSoC 0-0] Analyzing hardware accelerators...
INFO: [SDSoC 0-0] Analyzing callers to hardware accelerators...
INFO: [SDSoC 0-0] Scheduling data transfer graph for partition 0
INFO: [SDSoC 0-0] Creating data motion network hardware for partition 0
INFO: [SDSoC 0-0] Creating software stub functions for partition 0
INFO: [SDSoC 0-0] Generating data motion network report for partition 0
INFO: [SDSoC 0-0] Rewriting caller code
INFO: [SDSoC 0-0] Rewrite /home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1/src/main.cpp
INFO: [SDSoC 0-0] Create accelerator stub functions
INFO: [SDSoC 0-0] Removing implementation files from previous run /home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1/SDRelease/_sds/p0/ipi
INFO: [SDSoC 0-0] Creating block diagram (BD), address map, port information and device registration for partition 0 (this may take a few minutes)
system_linker started at Thu Jul 28 07:35:03 PM CEST 2016
INFO: [SDSoC 0-0] Creating hardware project files
INFO: [SDSoC 0-0] Creating Vivado block design
INFO: [SDSoC 0-0] Creating block diagram (BD) and address map
INFO: [SDSoC 0-0] Copying address map
INFO: [SDSoC 0-0] Creating port and device registration data
/opt/Xilinx/SDSoC/2014.4/bin/cf2sw -i apsys_0.xml -r /home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1/SDRelease/_sds/.cdb/xd_ip_db.xml -a address_map.xml -pollMode 0    -n
system_linker completed at Thu Jul 28 07:36:01 PM CEST 2016
INFO: [SDSoC 0-0] Prepare hardware access API functions
INFO: [SDSoC 0-0] Compile hardware access API functions
INFO: [SDSoC 0-0] Compile accelerator stub functions
INFO: [SDSoC 0-0] Compile rewritten caller functions
caller rewrite for /home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1/SDRelease/src/main.o
INFO: [SDSoC 0-0] Link application ELF file
INFO: [SDSoC 0-0] Enable generation of hardware programming files
INFO: [SDSoC 0-0] Enable generation of boot files
INFO: [SDSoC 0-0] Calling system_linker for partition 0
system_linker started at Thu Jul 28 07:36:02 PM CEST 2016
INFO: [SDSoC 0-0] Generating bitstream for platform zed.
      This may take some time to complete
... [19:36:22] Starting synth_design
... [19:36:27] Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1067.047 ; gain = 233.555 ; free physical = 5603 ; free virtual = 21997
... [19:44:02] Start Loading Part and Timing Information
... [19:44:02] Start Applying 'set_property' XDC Constraints
... [19:44:22] Start RTL Component Statistics 
... [19:44:22] Start RTL Hierarchical Component Statistics 
... [19:44:22] Start Part Resource Summary
... [19:44:32] Start Cross Boundary Optimization
... [19:44:37] Start Area Optimization
... [19:44:52] Start Timing Optimization
... [19:45:02] Start Applying XDC Timing Constraints
... [19:45:17] Start Technology Mapping
... [19:46:12] Start IO Insertion
... [19:46:12] Start Flattening Before IO Insertion
... [19:46:12] Start Final Netlist Cleanup
... [19:46:17] Start Renaming Generated Instances
... [19:46:22] Start Rebuilding User Hierarchy
... [19:46:27] Start Writing Synthesis Report
... [19:47:09] Starting DRC Task
... [19:47:14] Starting Logic Optimization Task
... [19:47:29] Starting Power Optimization Task
... [19:47:39] Starting PowerOpt Patch Enables Task
... [19:47:44] Starting Placer Task
... [19:49:20] Starting Routing Task
INFO: [SDSoC 0-0] Creating boot files
system_linker completed at Thu Jul 28 07:51:00 PM CEST 2016
All user specified timing constraints are met.
sds++ log file saved as /home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1/SDRelease/_sds/reports/sds.log

Finished building target: lab1.elf
 
