lib_name: digital_ec_templates
cell_name: inv_chain
pins: [ "VDD", "VSS", "in", "out" ]
instances:
  XINV:
    lib_name: digital_ec_templates
    cell_name: inv
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      out:
        direction: output
        net_name: "out"
        num_bits: 1
      in:
        direction: input
        net_name: "in"
        num_bits: 1
