// Seed: 2819637178
module module_0 (
    input supply0 id_0,
    output supply0 id_1,
    output supply0 id_2,
    output tri0 id_3
);
  assign id_3 = 1;
  final if (-1);
  id_5 :
  assert property (@(id_0 or posedge 1) 1'b0) id_3 = id_0;
  wire id_6, id_7, id_8;
endmodule
module module_1 (
    input  wand id_0,
    output wand id_1,
    input  tri0 id_2
);
  wire id_4;
  wire id_5;
  assign id_1 = -1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.type_9 = 0;
  parameter id_6 = -1;
endmodule
