{
  "design": {
    "design_info": {
      "boundary_crc": "0xCA90E5036FF6D709",
      "device": "xck26-sfvc784-2LV-c",
      "gen_directory": "../../../../flash_programmer.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2025.1",
      "validated": "true"
    },
    "design_tree": {
      "flash_programmer_0": "",
      "nand_master_0": "",
      "UART_TX_0": "",
      "clk_wiz_0": ""
    },
    "ports": {
      "nand_rnb": {
        "direction": "I"
      },
      "nand_data": {
        "direction": "IO",
        "left": "15",
        "right": "0"
      },
      "nand_nre": {
        "direction": "O"
      },
      "nand_ale": {
        "direction": "O"
      },
      "nand_nwp": {
        "direction": "O"
      },
      "nand_nwe": {
        "direction": "O"
      },
      "nand_nce": {
        "direction": "O"
      },
      "nand_cle": {
        "direction": "O"
      },
      "debug": {
        "direction": "O"
      },
      "led_light": {
        "direction": "O"
      },
      "CLK25MHZ": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_CLK25MHZ",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "25000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "uart_tx": {
        "direction": "O"
      }
    },
    "components": {
      "flash_programmer_0": {
        "vlnv": "xilinx.com:module_ref:flash_programmer:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_flash_programmer_0_0",
        "xci_path": "ip/design_1_flash_programmer_0_0_1/design_1_flash_programmer_0_0.xci",
        "inst_hier_path": "flash_programmer_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "flash_programmer",
          "boundary_crc": "0x0"
        },
        "ports": {
          "led_light": {
            "direction": "O"
          },
          "i_clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "i_reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "25000000"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_wiz_0_0_clk_out1",
                "value_src": "default_prop"
              }
            }
          },
          "debug": {
            "direction": "O"
          },
          "i_reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "default_prop"
              }
            }
          },
          "data_out": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "data_in": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "busy": {
            "direction": "I"
          },
          "activate": {
            "direction": "O"
          },
          "cmd_in": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "nand_enable": {
            "direction": "O"
          },
          "i_TX_DV": {
            "direction": "O"
          },
          "i_TX_Byte": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_TX_Active": {
            "direction": "I"
          },
          "o_TX_Done": {
            "direction": "I"
          },
          "nand_nce": {
            "direction": "O"
          }
        }
      },
      "nand_master_0": {
        "vlnv": "xilinx.com:module_ref:nand_master:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_nand_master_0_0",
        "xci_path": "ip/design_1_nand_master_0_0/design_1_nand_master_0_0.xci",
        "inst_hier_path": "nand_master_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "nand_master",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "25000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_wiz_0_0_clk_out1",
                "value_src": "default_prop"
              },
              "ASSOCIATED_RESET": {
                "value": "nreset"
              }
            }
          },
          "enable": {
            "direction": "I"
          },
          "nand_cle": {
            "direction": "O"
          },
          "nand_ale": {
            "direction": "O"
          },
          "nand_nwe": {
            "direction": "O"
          },
          "nand_nwp": {
            "direction": "O"
          },
          "nand_nre": {
            "direction": "O"
          },
          "nand_rnb": {
            "direction": "I"
          },
          "nand_data": {
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "nreset": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "default_prop"
              }
            }
          },
          "data_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "data_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "busy": {
            "direction": "O"
          },
          "activate": {
            "direction": "I"
          },
          "cmd_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          }
        }
      },
      "UART_TX_0": {
        "vlnv": "xilinx.com:module_ref:UART_TX:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_UART_TX_0_0",
        "xci_path": "ip/design_1_UART_TX_0_0/design_1_UART_TX_0_0.xci",
        "inst_hier_path": "UART_TX_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "UART_TX",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "default_prop"
              }
            }
          },
          "i_Clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "i_reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "25000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_wiz_0_0_clk_out1",
                "value_src": "default_prop"
              }
            }
          },
          "i_TX_DV": {
            "direction": "I"
          },
          "i_TX_Byte": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "o_TX_Active": {
            "direction": "O"
          },
          "o_TX_Serial": {
            "direction": "O"
          },
          "o_TX_Done": {
            "direction": "O"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "16",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip/design_1_clk_wiz_0_0_1/design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "AUTO_PRIMITIVE": {
            "value": "MMCM"
          },
          "CLKIN1_JITTER_PS": {
            "value": "400.0"
          },
          "CLKOUT1_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT1_JITTER": {
            "value": "301.662"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "226.541"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "25.000"
          },
          "CLKOUT2_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT3_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT4_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT5_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT6_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT7_DRIVES": {
            "value": "Buffer"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "44.375"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "40.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "44.375"
          },
          "MMCM_COMPENSATION": {
            "value": "AUTO"
          },
          "OPTIMIZE_CLOCKING_STRUCTURE_EN": {
            "value": "true"
          },
          "PRIMITIVE": {
            "value": "Auto"
          },
          "PRIM_IN_FREQ": {
            "value": "25.000"
          },
          "USE_LOCKED": {
            "value": "true"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      }
    },
    "nets": {
      "CLK25MHZ_1": {
        "ports": [
          "CLK25MHZ",
          "clk_wiz_0/clk_in1"
        ]
      },
      "Net1": {
        "ports": [
          "nand_data",
          "nand_master_0/nand_data"
        ]
      },
      "UART_TX_0_o_TX_Active": {
        "ports": [
          "UART_TX_0/o_TX_Active",
          "flash_programmer_0/o_TX_Active"
        ]
      },
      "UART_TX_0_o_TX_Done": {
        "ports": [
          "UART_TX_0/o_TX_Done",
          "flash_programmer_0/o_TX_Done"
        ]
      },
      "UART_TX_0_o_TX_Serial": {
        "ports": [
          "UART_TX_0/o_TX_Serial",
          "uart_tx"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "nand_master_0/clk",
          "UART_TX_0/i_Clk",
          "flash_programmer_0/i_clock"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "nand_master_0/nreset",
          "UART_TX_0/i_reset",
          "flash_programmer_0/i_reset"
        ]
      },
      "flash_programmer_0_activate": {
        "ports": [
          "flash_programmer_0/activate",
          "nand_master_0/activate"
        ]
      },
      "flash_programmer_0_cmd_in": {
        "ports": [
          "flash_programmer_0/cmd_in",
          "nand_master_0/cmd_in"
        ]
      },
      "flash_programmer_0_data_in": {
        "ports": [
          "flash_programmer_0/data_in",
          "nand_master_0/data_in"
        ]
      },
      "flash_programmer_0_debug": {
        "ports": [
          "flash_programmer_0/debug",
          "debug"
        ]
      },
      "flash_programmer_0_i_TX_Byte": {
        "ports": [
          "flash_programmer_0/i_TX_Byte",
          "UART_TX_0/i_TX_Byte"
        ]
      },
      "flash_programmer_0_i_TX_DV": {
        "ports": [
          "flash_programmer_0/i_TX_DV",
          "UART_TX_0/i_TX_DV"
        ]
      },
      "flash_programmer_0_led_light": {
        "ports": [
          "flash_programmer_0/led_light",
          "led_light"
        ]
      },
      "flash_programmer_0_nand_enable": {
        "ports": [
          "flash_programmer_0/nand_enable",
          "nand_master_0/enable"
        ]
      },
      "flash_programmer_0_nand_nce1": {
        "ports": [
          "flash_programmer_0/nand_nce",
          "nand_nce"
        ]
      },
      "nand_master_0_busy": {
        "ports": [
          "nand_master_0/busy",
          "flash_programmer_0/busy"
        ]
      },
      "nand_master_0_data_out": {
        "ports": [
          "nand_master_0/data_out",
          "flash_programmer_0/data_out"
        ]
      },
      "nand_master_0_nand_ale": {
        "ports": [
          "nand_master_0/nand_ale",
          "nand_ale"
        ]
      },
      "nand_master_0_nand_cle": {
        "ports": [
          "nand_master_0/nand_cle",
          "nand_cle"
        ]
      },
      "nand_master_0_nand_nre": {
        "ports": [
          "nand_master_0/nand_nre",
          "nand_nre"
        ]
      },
      "nand_master_0_nand_nwe": {
        "ports": [
          "nand_master_0/nand_nwe",
          "nand_nwe"
        ]
      },
      "nand_master_0_nand_nwp": {
        "ports": [
          "nand_master_0/nand_nwp",
          "nand_nwp"
        ]
      },
      "nand_rnb_1": {
        "ports": [
          "nand_rnb",
          "nand_master_0/nand_rnb"
        ]
      }
    }
  }
}