Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu May 10 21:11:27 2018
| Host         : FPGA-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file gtx3g_bert_axi_v1_0_methodology_drc_routed.rpt -rpx gtx3g_bert_axi_v1_0_methodology_drc_routed.rpx
| Design       : gtx3g_bert_axi_v1_0
| Device       : xc7z100iffg900-2L
| Speed File   : -2L
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 101
+-----------+----------+---------------------------------------------+------------+
| Rule      | Severity | Description                                 | Violations |
+-----------+----------+---------------------------------------------+------------+
| TIMING-2  | Warning  | Invalid primary clock source pin            | 2          |
| TIMING-18 | Warning  | Missing input or output delay               | 91         |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects | 8          |
+-----------+----------+---------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-2#1 Warning
Invalid primary clock source pin  
A primary clock drpclk_in_i is created on an inappropriate pin gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/DRPCLK_IN. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-2#2 Warning
Invalid primary clock source pin  
A primary clock gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/Q0_CLK1_GTREFCLK_PAD_P_IN is created on an inappropriate pin gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/Q0_CLK1_GTREFCLK_PAD_P_IN. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on s00_axi_araddr[0] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on s00_axi_araddr[1] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on s00_axi_araddr[2] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on s00_axi_araddr[3] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on s00_axi_araddr[4] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on s00_axi_araddr[5] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on s00_axi_aresetn relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on s00_axi_arvalid relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on s00_axi_awaddr[0] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on s00_axi_awaddr[1] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on s00_axi_awaddr[2] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on s00_axi_awaddr[3] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on s00_axi_awaddr[4] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on s00_axi_awaddr[5] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on s00_axi_awvalid relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on s00_axi_bready relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on s00_axi_rready relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[0] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[10] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[11] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[12] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[13] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[14] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[15] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[16] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[17] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[18] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[19] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[1] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[20] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[21] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[22] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[23] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[24] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[25] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[26] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[27] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[28] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[29] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[2] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[30] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[31] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[3] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[4] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[5] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[6] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[7] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[8] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wdata[9] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wstrb[0] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wstrb[1] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wstrb[2] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wstrb[3] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on s00_axi_wvalid relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on s00_axi_arready relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on s00_axi_awready relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on s00_axi_bvalid relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[0] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[10] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[11] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[12] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[13] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[14] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[15] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[16] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[17] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[18] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[19] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[1] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[20] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[21] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[22] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[23] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[24] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[25] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[26] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[27] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[28] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[29] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[2] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[30] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[31] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[3] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[4] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[5] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[6] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[7] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[8] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rdata[9] relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An output delay is missing on s00_axi_rvalid relative to clock(s) s00_axi_aclk 
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An output delay is missing on s00_axi_wready relative to clock(s) s00_axi_aclk 
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~ *_txfsmresetdone_r*/CLR}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '10' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: e:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_3/src/gtx3g_exdes_packaging.xdc (Line: 79)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~ *_txfsmresetdone_r*/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '11' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: e:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_3/src/gtx3g_exdes_packaging.xdc (Line: 80)
Related violations: <none>

XDCB-5#3 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt0_gtx3g_i*gtxe2_i*RXOUTCLKFABRIC]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '3' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: e:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_3/src/gtx3g/gtx3g.xdc (Line: 74)
Related violations: <none>

XDCB-5#4 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt0_gtx3g_i*gtxe2_i*TXOUTCLKFABRIC]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '2' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: e:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_3/src/gtx3g/gtx3g.xdc (Line: 73)
Related violations: <none>

XDCB-5#5 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt0_gtx3g_i*gtxe2_i*TXOUTCLK]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '1' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: e:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_3/src/gtx3g/gtx3g.xdc (Line: 72)
Related violations: <none>

XDCB-5#6 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt1_gtx3g_i*gtxe2_i*RXOUTCLKFABRIC]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '6' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: e:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_3/src/gtx3g/gtx3g.xdc (Line: 84)
Related violations: <none>

XDCB-5#7 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt1_gtx3g_i*gtxe2_i*TXOUTCLKFABRIC]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '5' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: e:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_3/src/gtx3g/gtx3g.xdc (Line: 83)
Related violations: <none>

XDCB-5#8 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*gt1_gtx3g_i*gtxe2_i*TXOUTCLK]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '4' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: e:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_3/src/gtx3g/gtx3g.xdc (Line: 82)
Related violations: <none>


