//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_cat_32 // -- Begin function triton_poi_fused_cat_32
                                        // @triton_poi_fused_cat_32
.visible .entry triton_poi_fused_cat_32(
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_32_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_32_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_32_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_32_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_32_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_32_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_32_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_32_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_32_param_8,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_32_param_9,
	.param .u32 triton_poi_fused_cat_32_param_10
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<42>;
	.reg .b32 	%r<73>;
	.reg .f32 	%f<27>;
	.reg .b64 	%rd<70>;
	.loc	1 19 0                          // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:19:0

// %bb.0:
	ld.param.u64 	%rd23, [triton_poi_fused_cat_32_param_0];
	ld.param.u64 	%rd24, [triton_poi_fused_cat_32_param_1];
$L__tmp0:
	.loc	1 21 28                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:21:33
	shl.b32 	%r32, %r1, 9;
	ld.param.u64 	%rd25, [triton_poi_fused_cat_32_param_2];
	ld.param.u64 	%rd26, [triton_poi_fused_cat_32_param_3];
	.loc	1 22 36                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:22:36
	mov.u32 	%r33, %tid.x;
	shl.b32 	%r34, %r33, 1;
	ld.param.u64 	%rd27, [triton_poi_fused_cat_32_param_4];
	and.b32  	%r35, %r34, 510;
	ld.param.u64 	%rd28, [triton_poi_fused_cat_32_param_5];
	.loc	1 22 23                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:22:23
	or.b32  	%r36, %r32, %r35;
	ld.param.u64 	%rd29, [triton_poi_fused_cat_32_param_6];
	.loc	1 24 21                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:24:21
	mul.hi.s32 	%r37, %r36, 1374389535;
	shr.u32 	%r38, %r37, 31;
	shr.s32 	%r39, %r37, 9;
	add.s32 	%r40, %r39, %r38;
	ld.param.u64 	%rd30, [triton_poi_fused_cat_32_param_7];
	ld.param.u64 	%rd31, [triton_poi_fused_cat_32_param_8];
	.loc	1 25 19                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:25:19
	shr.s32 	%r44, %r37, 17;
	add.s32 	%r45, %r44, %r38;
	ld.param.u64 	%rd32, [triton_poi_fused_cat_32_param_9];
	.loc	1 27 21                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:27:21
	mul.hi.s32 	%r46, %r36, 1717986919;
	shr.u32 	%r47, %r46, 31;
	shr.s32 	%r48, %r46, 4;
	add.s32 	%r49, %r48, %r47;
	.loc	1 27 27                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:27:27
	mul.hi.s32 	%r50, %r49, 1717986919;
	shr.u32 	%r51, %r50, 31;
	shr.s32 	%r52, %r50, 4;
	add.s32 	%r53, %r52, %r51;
	mul.lo.s32 	%r54, %r53, 40;
	sub.s32 	%r55, %r49, %r54;
	.loc	1 28 19                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:28:19
	mul.lo.s32 	%r56, %r49, 40;
	sub.s32 	%r57, %r36, %r56;
	.loc	1 35 35                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:35:35
	mul.lo.s32 	%r58, %r45, 409600;
	sub.s32 	%r59, %r36, %r58;
	.loc	1 35 54                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:35:54
	mul.lo.s32 	%r60, %r45, 204800;
	.loc	1 35 47                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:35:47
	add.s32 	%r61, %r60, %r59;
	.loc	1 35 30                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:35:30
	mul.wide.s32 	%rd33, %r61, 4;
	add.s64 	%rd1, %rd23, %rd33;
	.loc	1 36 30                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:36:30
	mul.wide.s32 	%rd34, %r55, 8;
	add.s64 	%rd3, %rd24, %rd34;
	.loc	1 41 31                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:41:31
	mul.wide.s32 	%rd35, %r57, 8;
	add.s64 	%rd8, %rd25, %rd35;
	.loc	1 45 72                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:45:72
	mul.lo.s32 	%r62, %r45, 1905152;
	.loc	1 46 31                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:46:31
	add.s64 	%rd13, %rd27, %rd35;
	.loc	1 52 31                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:52:31
	mul.wide.s32 	%rd36, %r57, 4;
	add.s64 	%rd16, %rd28, %rd36;
	.loc	1 56 31                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:56:31
	mul.wide.s32 	%rd37, %r55, 4;
	add.s64 	%rd17, %rd29, %rd37;
	.loc	1 26 19                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:26:19
	shr.u32 	%r63, %r40, 24;
	add.s32 	%r64, %r40, %r63;
	and.b32  	%r65, %r64, -256;
	sub.s32 	%r66, %r40, %r65;
	mul.lo.s32 	%r67, %r40, 1600;
	sub.s32 	%r68, %r36, %r67;
	.loc	1 34 18                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:34:18
	setp.lt.s32 	%p1, %r66, 128;
	mov.b32 	%r4, 0;
	.loc	1 35 59                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:35:59
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	@%p1 ld.global.v2.b32 { %r2, %r3 }, [ %rd1 + 0 ];
	@!%p1 mov.u32 %r2, %r4;
	@!%p1 mov.u32 %r3, %r4;
	// end inline asm
	mov.b32 	%f1, %r2;
	mov.b32 	%f2, %r3;
	.loc	1 36 35                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:36:35
	// begin inline asm
	mov.u64 %rd2, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd2 }, [ %rd3 + 0 ];
	@!%p1 mov.u64 %rd2, 0x0;
	// end inline asm
	// begin inline asm
	mov.u64 %rd4, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd4 }, [ %rd3 + 0 ];
	@!%p1 mov.u64 %rd4, 0x0;
	// end inline asm
	.loc	1 38 18                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:38:18
	add.s64 	%rd38, %rd2, 122;
	.loc	1 39 18                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:39:18
	setp.lt.s64 	%p37, %rd2, 0;
	.loc	1 40 33                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:40:33
	selp.b64 	%rd39, %rd38, %rd2, %p37;
	.loc	1 41 36                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:41:36
	// begin inline asm
	mov.u64 %rd6, 0x0;
	mov.u64 %rd7, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd6, %rd7 }, [ %rd8 + 0 ];
	@!%p1 mov.u64 %rd6, 0x0;
	@!%p1 mov.u64 %rd7, 0x0;
	// end inline asm
	.loc	1 42 20                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:42:20
	add.s64 	%rd40, %rd6, 122;
	add.s64 	%rd41, %rd7, 122;
	.loc	1 43 20                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:43:20
	setp.lt.s64 	%p38, %rd6, 0;
	setp.lt.s64 	%p39, %rd7, 0;
	.loc	1 44 35                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:44:35
	selp.b64 	%rd42, %rd40, %rd6, %p38;
	selp.b64 	%rd43, %rd41, %rd7, %p39;
	.loc	1 45 58                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:45:58
	mul.lo.s32 	%r69, %r66, 14884;
	.loc	1 45 31                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:45:31
	shl.b64 	%rd44, %rd42, 2;
	add.s64 	%rd45, %rd26, %rd44;
	mul.lo.s64 	%rd46, %rd39, 488;
	add.s64 	%rd47, %rd45, %rd46;
	mul.wide.s32 	%rd48, %r69, 4;
	add.s64 	%rd49, %rd47, %rd48;
	mul.wide.s32 	%rd50, %r62, 4;
	add.s64 	%rd9, %rd49, %rd50;
	shl.b64 	%rd51, %rd43, 2;
	add.s64 	%rd52, %rd26, %rd51;
	add.s64 	%rd53, %rd52, %rd46;
	add.s64 	%rd54, %rd53, %rd48;
	add.s64 	%rd10, %rd54, %rd50;
	.loc	1 45 77                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:45:77
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd9 + 0 ];
	@!%p1 mov.u32 %r6, %r4;
	// end inline asm
	mov.b32 	%f3, %r6;
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd10 + 0 ];
	@!%p1 mov.u32 %r8, %r4;
	// end inline asm
	mov.b32 	%f4, %r8;
	.loc	1 46 36                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:46:36
	// begin inline asm
	mov.u64 %rd11, 0x0;
	mov.u64 %rd12, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd11, %rd12 }, [ %rd13 + 0 ];
	@!%p1 mov.u64 %rd11, 0x0;
	@!%p1 mov.u64 %rd12, 0x0;
	// end inline asm
	.loc	1 47 20                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:47:20
	add.s64 	%rd55, %rd11, 122;
	add.s64 	%rd56, %rd12, 122;
	.loc	1 48 20                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:48:20
	setp.lt.s64 	%p40, %rd11, 0;
	setp.lt.s64 	%p41, %rd12, 0;
	.loc	1 49 35                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:49:35
	selp.b64 	%rd57, %rd55, %rd11, %p40;
	selp.b64 	%rd58, %rd56, %rd12, %p41;
	.loc	1 50 31                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:50:31
	shl.b64 	%rd59, %rd57, 2;
	add.s64 	%rd60, %rd26, %rd59;
	add.s64 	%rd61, %rd60, %rd46;
	add.s64 	%rd62, %rd61, %rd48;
	add.s64 	%rd14, %rd62, %rd50;
	shl.b64 	%rd63, %rd58, 2;
	add.s64 	%rd64, %rd26, %rd63;
	add.s64 	%rd65, %rd64, %rd46;
	add.s64 	%rd66, %rd65, %rd48;
	add.s64 	%rd15, %rd66, %rd50;
	.loc	1 50 77                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:50:77
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd14 + 0 ];
	@!%p1 mov.u32 %r10, %r4;
	// end inline asm
	mov.b32 	%f5, %r10;
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r12 }, [ %rd15 + 0 ];
	@!%p1 mov.u32 %r12, %r4;
	// end inline asm
	mov.b32 	%f6, %r12;
	.loc	1 51 20                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:51:20
	sub.f32 	%f7, %f5, %f3;
	sub.f32 	%f8, %f6, %f4;
	.loc	1 52 36                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:52:36
	// begin inline asm
	mov.u32 %r14, 0x0;
	mov.u32 %r15, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r14, %r15 }, [ %rd16 + 0 ];
	@!%p1 mov.u32 %r14, %r4;
	@!%p1 mov.u32 %r15, %r4;
	// end inline asm
	mov.b32 	%f9, %r14;
	mov.b32 	%f10, %r15;
	.loc	1 54 20                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:54:20
	fma.rn.f32 	%f11, %f7, %f9, %f3;
	fma.rn.f32 	%f12, %f8, %f10, %f4;
	.loc	1 55 20                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:55:20
	sub.f32 	%f13, %f11, %f1;
	sub.f32 	%f14, %f12, %f2;
	.loc	1 56 36                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:56:36
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r18 }, [ %rd17 + 0 ];
	@!%p1 mov.u32 %r18, %r4;
	// end inline asm
	mov.b32 	%f15, %r18;
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r20 }, [ %rd17 + 0 ];
	@!%p1 mov.u32 %r20, %r4;
	// end inline asm
	mov.b32 	%f16, %r20;
	.loc	1 58 19                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:58:19
	fma.rn.f32 	%f17, %f13, %f15, %f1;
	fma.rn.f32 	%f18, %f14, %f16, %f2;
	.loc	1 61 20                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:61:20
	setp.gt.s32 	%p29, %r66, 127;
	.loc	1 64 36                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:64:36
	add.s32 	%r70, %r60, %r68;
	add.s32 	%r71, %r66, -128;
	.loc	1 64 57                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:64:57
	mad.lo.s32 	%r72, %r71, 1600, %r70;
	.loc	1 64 31                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:64:31
	mul.wide.s32 	%rd67, %r72, 4;
	add.s64 	%rd19, %rd30, %rd67;
	.loc	1 64 69                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:64:69
	// begin inline asm
	mov.u32 %r22, 0x0;
	mov.u32 %r23, 0x0;
	@%p29 ld.global.v2.b32 { %r22, %r23 }, [ %rd19 + 0 ];
	@!%p29 mov.u32 %r22, %r4;
	@!%p29 mov.u32 %r23, %r4;
	// end inline asm
	mov.b32 	%f19, %r22;
	mov.b32 	%f20, %r23;
	.loc	1 65 31                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:65:31
	mul.wide.s32 	%rd68, %r71, 4;
	add.s64 	%rd20, %rd31, %rd68;
	.loc	1 65 45                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:65:45
	// begin inline asm
	mov.u32 %r26, 0x0;
	@%p29 ld.global.L1::evict_last.b32 { %r26 }, [ %rd20 + 0 ];
	@!%p29 mov.u32 %r26, %r4;
	// end inline asm
	mov.b32 	%f21, %r26;
	// begin inline asm
	mov.u32 %r28, 0x0;
	@%p29 ld.global.L1::evict_last.b32 { %r28 }, [ %rd20 + 0 ];
	@!%p29 mov.u32 %r28, %r4;
	// end inline asm
	mov.b32 	%f22, %r28;
	.loc	1 66 20                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:66:20
	add.f32 	%f23, %f19, %f21;
	add.f32 	%f24, %f20, %f22;
	.loc	1 0 0                           // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:0:0
	selp.f32 	%f25, %f17, %f23, %p1;
	selp.f32 	%f26, %f18, %f24, %p1;
	.loc	1 70 25                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:70:25
	mul.wide.s32 	%rd69, %r36, 4;
	add.s64 	%rd22, %rd32, %rd69;
	.loc	1 70 37                         // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:70:37
	mov.b32 	%r30, %f25;
	mov.b32 	%r31, %f26;
	mov.pred 	%p36, -1;
	// begin inline asm
	@%p36 st.global.v2.b32 [ %rd22 + 0 ], { %r30, %r31 };
	// end inline asm
	.loc	1 70 4                          // c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py:70:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/2a/c2az5snssdsfh3d7iugbyctr6ejsb2wqioagyp54pp24hbc7dzvt.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 50
.b8 97
.b8 122
.b8 53
.b8 115
.b8 110
.b8 115
.b8 115
.b8 100
.b8 115
.b8 102
.b8 104
.b8 51
.b8 100
.b8 55
.b8 105
.b8 117
.b8 103
.b8 98
.b8 121
.b8 99
.b8 116
.b8 114
.b8 54
.b8 101
.b8 106
.b8 115
.b8 98
.b8 50
.b8 119
.b8 113
.b8 105
.b8 111
.b8 97
.b8 103
.b8 121
.b8 112
.b8 53
.b8 52
.b8 112
.b8 112
.b8 50
.b8 52
.b8 104
.b8 98
.b8 99
.b8 55
.b8 100
.b8 122
.b8 118
.b8 116
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 50
.b8 97
.b8 0
	}
	.section	.debug_macinfo	{	}
