{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640239110527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640239110537 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 23 07:58:30 2021 " "Processing started: Thu Dec 23 07:58:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640239110537 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239110537 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239110537 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640239111207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/technion/semester_5/electricalengineeringlab/final_project/sv2lab/version_09_11/rtl/down_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /technion/semester_5/electricalengineeringlab/final_project/sv2lab/version_09_11/rtl/down_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 down_counter " "Found entity 1: down_counter" {  } { { "../../SV2Lab/version_09_11/RTL/down_counter.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/SV2Lab/version_09_11/RTL/down_counter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239119910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239119910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/technion/semester_5/electricalengineeringlab/final_project/sv2lab/version_09_11/rtl/bomb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /technion/semester_5/electricalengineeringlab/final_project/sv2lab/version_09_11/rtl/bomb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bomb " "Found entity 1: bomb" {  } { { "../../SV2Lab/version_09_11/RTL/bomb.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/SV2Lab/version_09_11/RTL/bomb.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239119910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239119910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/technion/semester_5/electricalengineeringlab/final_project/sv2lab/version_09_11/rtl/one_sec_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /technion/semester_5/electricalengineeringlab/final_project/sv2lab/version_09_11/rtl/one_sec_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 one_sec_counter " "Found entity 1: one_sec_counter" {  } { { "../../SV2Lab/version_09_11/RTL/one_sec_counter.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/SV2Lab/version_09_11/RTL/one_sec_counter.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239119910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239119910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/technion/semester_5/electricalengineeringlab/final_project/sv2lab/version_09_11/rtl/bcddn.sv 1 1 " "Found 1 design units, including 1 entities, in source file /technion/semester_5/electricalengineeringlab/final_project/sv2lab/version_09_11/rtl/bcddn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcddn " "Found entity 1: bcddn" {  } { { "../../SV2Lab/version_09_11/RTL/bcddn.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/SV2Lab/version_09_11/RTL/bcddn.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239119910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239119910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/game_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/game_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/game_controller.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239119910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239119910 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "back_ground_drawSquare.sv(41) " "Verilog HDL information at back_ground_drawSquare.sv(41): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/back_ground_drawSquare.sv" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640239119910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/back_ground_drawsquare.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_drawsquare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 back_ground_drawSquare " "Found entity 1: back_ground_drawSquare" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/back_ground_drawSquare.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239119910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239119910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/square_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_object " "Found entity 1: square_object" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/square_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239119910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239119910 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "back_ground_draw.sv(52) " "Verilog HDL information at back_ground_draw.sv(52): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/back_ground_draw.sv" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640239119925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/back_ground_draw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_draw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 back_ground_draw " "Found entity 1: back_ground_draw" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/back_ground_draw.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239119925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239119925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/objects_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux " "Found entity 1: objects_mux" {  } { { "RTL/VGA/objects_mux.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/objects_mux.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239119925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239119925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/VGA_Controller.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239119925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239119925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239119925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239119925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/keytoggle_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/keytoggle_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyToggle_decoder " "Found entity 1: keyToggle_decoder" {  } { { "RTL/KEYBOARD/keyToggle_decoder.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/keyToggle_decoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239119925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239119925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/simple_up_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/simple_up_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_up_counter " "Found entity 1: simple_up_counter" {  } { { "RTL/KEYBOARD/simple_up_counter.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/simple_up_counter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239119925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239119925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/keypad_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/keypad_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyPad_decoder " "Found entity 1: keyPad_decoder" {  } { { "RTL/KEYBOARD/keyPad_decoder.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/keyPad_decoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239119925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239119925 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lpf.sv(42) " "Verilog HDL information at lpf.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/lpf.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/lpf.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640239119925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/lpf.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/lpf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lpf " "Found entity 1: lpf" {  } { { "RTL/KEYBOARD/lpf.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/lpf.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239119925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239119925 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "byterec.sv(69) " "Verilog HDL information at byterec.sv(69): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/byterec.sv" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640239119925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/byterec.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/byterec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 byterec " "Found entity 1: byterec" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/byterec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239119925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239119925 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "keep bitrec.sv(22) " "Verilog HDL Attribute warning at bitrec.sv(22): overriding existing value for attribute \"keep\"" {  } { { "RTL/KEYBOARD/bitrec.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/bitrec.sv" 22 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239119925 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bitrec.sv(52) " "Verilog HDL information at bitrec.sv(52): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/bitrec.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/bitrec.sv" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640239119925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/bitrec.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/bitrec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitrec " "Found entity 1: bitrec" {  } { { "RTL/KEYBOARD/bitrec.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/bitrec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239119925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239119925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/kbdintf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/kbdintf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KBDINTF " "Found entity 1: KBDINTF" {  } { { "RTL/KEYBOARD/KBDINTF.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/KBDINTF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239119941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239119941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/keyboard_interface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/keyboard_interface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KEYBOARD_INTERFACE " "Found entity 1: KEYBOARD_INTERFACE" {  } { { "RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239119941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239119941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/seg7/seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/seg7/seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7 " "Found entity 1: SEG7" {  } { { "RTL/Seg7/SEG7.SV" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/Seg7/SEG7.SV" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239119941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239119941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/clock_divider.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239119941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239119941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider/clock_divider_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider/clock_divider_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_0002 " "Found entity 1: clock_divider_0002" {  } { { "clock_divider/clock_divider_0002.v" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/clock_divider/clock_divider_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239119941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239119941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_codec_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_codec_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120128 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/audio_codec_controller/audio_codec_controller.qxp C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp " "File \"C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/audio_codec_controller/audio_codec_controller.qxp\" is a duplicate of already analyzed file \"C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1640239120128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio_codec_controller/audio_codec_controller.qxp 0 0 " "Found 0 design units, including 0 entities, in source file rtl/audio_codec_controller/audio_codec_controller.qxp" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/top_audio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/top_audio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_AUDIO " "Found entity 1: TOP_AUDIO" {  } { { "RTL/AUDIO/TOP_AUDIO.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/AUDIO/TOP_AUDIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/sintable.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/sintable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sintable " "Found entity 1: sintable" {  } { { "RTL/AUDIO/SinTable.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/AUDIO/SinTable.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/addr_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/addr_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_counter " "Found entity 1: addr_counter" {  } { { "RTL/AUDIO/addr_counter.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/AUDIO/addr_counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/prescaler.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/prescaler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "RTL/AUDIO/prescaler.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/AUDIO/prescaler.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/tonedecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/tonedecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ToneDecoder " "Found entity 1: ToneDecoder" {  } { { "RTL/AUDIO/ToneDecoder.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/AUDIO/ToneDecoder.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO " "Found entity 1: AUDIO" {  } { { "RTL/AUDIO/AUDIO.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/AUDIO/AUDIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_position.v 1 1 " "Found 1 design units, including 1 entities, in source file number_position.v" { { "Info" "ISGN_ENTITY_NAME" "1 Number_position " "Found entity 1: Number_position" {  } { { "Number_position.v" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/Number_position.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/ropes_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/ropes_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ropes_mux " "Found entity 1: ropes_mux" {  } { { "RTL/VGA/ropes_mux.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/ropes_mux.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/top_vga_monkey_kong.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/top_vga_monkey_kong.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_VGA_MONKEY_KONG " "Found entity 1: TOP_VGA_MONKEY_KONG" {  } { { "RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/groundbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/groundbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GroundBitMap " "Found entity 1: GroundBitMap" {  } { { "RTL/VGA/GroundBitMap.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/GroundBitMap.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/ground_display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/ground_display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GROUND_DISPLAY " "Found entity 1: GROUND_DISPLAY" {  } { { "RTL/VGA/GROUND_DISPLAY.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/GROUND_DISPLAY.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/ropebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/ropebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RopeBitMap " "Found entity 1: RopeBitMap" {  } { { "RTL/VGA/RopeBitMap.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/RopeBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/rope_display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/rope_display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ROPE_DISPLAY " "Found entity 1: ROPE_DISPLAY" {  } { { "RTL/VGA/ROPE_DISPLAY.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/ROPE_DISPLAY.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/rope_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/rope_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rope_move " "Found entity 1: rope_move" {  } { { "RTL/VGA/rope_move.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/rope_move.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/moving_rope.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/moving_rope.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MOVING_ROPE " "Found entity 1: MOVING_ROPE" {  } { { "RTL/VGA/MOVING_ROPE.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/MOVING_ROPE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/fruitsmatrixbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/fruitsmatrixbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FruitsMatrixBitMap " "Found entity 1: FruitsMatrixBitMap" {  } { { "RTL/VGA/FruitsMatrixBitMap.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/FruitsMatrixBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/ropeandfruit_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/ropeandfruit_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ropeAndFruit_mux " "Found entity 1: ropeAndFruit_mux" {  } { { "RTL/VGA/ropeAndFruit_mux.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/ropeAndFruit_mux.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/movinggroundbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/movinggroundbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MovingGroundBitMap " "Found entity 1: MovingGroundBitMap" {  } { { "RTL/VGA/MovingGroundBitMap.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/MovingGroundBitMap.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/moving_ground.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/moving_ground.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Moving_Ground " "Found entity 1: Moving_Ground" {  } { { "RTL/VGA/Moving_Ground.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/Moving_Ground.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/ground_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/ground_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ground_move " "Found entity 1: ground_move" {  } { { "RTL/VGA/ground_move.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/ground_move.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/ground_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/ground_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ground_mux " "Found entity 1: ground_mux" {  } { { "RTL/VGA/ground_mux.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/ground_mux.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/movingground_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/movingground_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 movingGround_mux " "Found entity 1: movingGround_mux" {  } { { "RTL/VGA/movingGround_mux.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/movingGround_mux.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/square_object_with_width.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/square_object_with_width.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_object_with_width " "Found entity 1: square_object_with_width" {  } { { "RTL/VGA/square_object_with_width.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/square_object_with_width.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/movingrope_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/movingrope_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 movingRope_mux " "Found entity 1: movingRope_mux" {  } { { "RTL/VGA/movingRope_mux.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/movingRope_mux.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120175 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FREE_FALL free_fall monkey_moveCollision.sv(24) " "Verilog HDL Declaration information at monkey_moveCollision.sv(24): object \"FREE_FALL\" differs only in case from object \"free_fall\" in the same scope" {  } { { "RTL/VGA/monkey_moveCollision.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monkey_moveCollision.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640239120175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/monkey_movecollision.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/monkey_movecollision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monkey_moveCollision " "Found entity 1: monkey_moveCollision" {  } { { "RTL/VGA/monkey_moveCollision.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monkey_moveCollision.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/startgame_bitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/startgame_bitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 startGame_BitMap " "Found entity 1: startGame_BitMap" {  } { { "RTL/VGA/startGame_BitMap.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/startGame_BitMap.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/constnumber.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/constnumber.sv" { { "Info" "ISGN_ENTITY_NAME" "1 constNumber " "Found entity 1: constNumber" {  } { { "RTL/VGA/constNumber.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/constNumber.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/startgameblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/startgameblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 startGameBlock " "Found entity 1: startGameBlock" {  } { { "RTL/VGA/startGameBlock.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/startGameBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/gameover_bitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/gameover_bitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameOver_BitMap " "Found entity 1: gameOver_BitMap" {  } { { "RTL/VGA/gameOver_BitMap.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/gameOver_BitMap.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/gameoverblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/gameoverblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 gameOverBlock " "Found entity 1: gameOverBlock" {  } { { "RTL/VGA/gameOverBlock.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/gameOverBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/heart_bitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/heart_bitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Heart_BitMap " "Found entity 1: Heart_BitMap" {  } { { "RTL/VGA/Heart_BitMap.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/Heart_BitMap.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/heartblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/heartblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HeartBlock " "Found entity 1: HeartBlock" {  } { { "RTL/VGA/HeartBlock.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/HeartBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/threedrawingreq_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/threedrawingreq_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 threeDrawingReq_mux " "Found entity 1: threeDrawingReq_mux" {  } { { "RTL/VGA/threeDrawingReq_mux.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/threeDrawingReq_mux.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/heartsblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/heartsblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HeartsBlock " "Found entity 1: HeartsBlock" {  } { { "RTL/VGA/HeartsBlock.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/HeartsBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/timerblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/timerblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 timerBlock " "Found entity 1: timerBlock" {  } { { "RTL/VGA/timerBlock.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/timerBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/hexss.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/hexss.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexss " "Found entity 1: hexss" {  } { { "RTL/VGA/hexss.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/hexss.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120191 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timerEndStatus.sv(14) " "Verilog HDL information at timerEndStatus.sv(14): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/timerEndStatus.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/timerEndStatus.sv" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640239120191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/timerendstatus.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/timerendstatus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timerEndStatus " "Found entity 1: timerEndStatus" {  } { { "RTL/VGA/timerEndStatus.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/timerEndStatus.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/livesscorescounter_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/livesscorescounter_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 livesScoresCounter_Block " "Found entity 1: livesScoresCounter_Block" {  } { { "RTL/VGA/livesScoresCounter_Block.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/livesScoresCounter_Block.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/fourdrwithoffsets_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/fourdrwithoffsets_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fourDRwithOffsets_mux " "Found entity 1: fourDRwithOffsets_mux" {  } { { "RTL/VGA/fourDRwithOffsets_mux.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/fourDRwithOffsets_mux.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/ropesblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/ropesblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ropesBlock " "Found entity 1: ropesBlock" {  } { { "RTL/VGA/ropesBlock.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/ropesBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/movingropeblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/movingropeblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 movingRopeBlock " "Found entity 1: movingRopeBlock" {  } { { "RTL/VGA/movingRopeBlock.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/movingRopeBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/freefruitblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/freefruitblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 freeFruitBlock " "Found entity 1: freeFruitBlock" {  } { { "RTL/VGA/freeFruitBlock.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/freeFruitBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/fruit_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/fruit_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fruit_move " "Found entity 1: fruit_move" {  } { { "RTL/VGA/fruit_move.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/fruit_move.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/movingfruitblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/movingfruitblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 movingFruitBlock " "Found entity 1: movingFruitBlock" {  } { { "RTL/VGA/movingFruitBlock.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/movingFruitBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/ropefruitblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/ropefruitblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ropeFruitBlock " "Found entity 1: ropeFruitBlock" {  } { { "RTL/VGA/ropeFruitBlock.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/ropeFruitBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/fruitblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/fruitblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fruitBlock " "Found entity 1: fruitBlock" {  } { { "RTL/VGA/fruitBlock.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/fruitBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/twodrwithoffsets_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/twodrwithoffsets_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 twoDRwithOffsets_mux " "Found entity 1: twoDRwithOffsets_mux" {  } { { "RTL/VGA/twoDRwithOffsets_mux.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/twoDRwithOffsets_mux.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/monster_bitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/monster_bitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monster_BitMap " "Found entity 1: monster_BitMap" {  } { { "RTL/VGA/monster_BitMap.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monster_BitMap.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/monster_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/monster_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monster_move " "Found entity 1: monster_move" {  } { { "RTL/VGA/monster_move.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monster_move.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/monstersblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/monstersblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 monstersBlock " "Found entity 1: monstersBlock" {  } { { "RTL/VGA/monstersBlock.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monstersBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/freefruitdraw.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/freefruitdraw.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 freeFruitDraw " "Found entity 1: freeFruitDraw" {  } { { "RTL/VGA/freeFruitDraw.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/freeFruitDraw.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/freefruitblockexample.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/freefruitblockexample.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 freeFruitBlockexample " "Found entity 1: freeFruitBlockexample" {  } { { "RTL/VGA/freeFruitBlockexample.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/freeFruitBlockexample.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/fourdrwithoffsetsandcoll_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/fourdrwithoffsetsandcoll_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fourDRwithOffsetsAndColl_mux " "Found entity 1: fourDRwithOffsetsAndColl_mux" {  } { { "RTL/VGA/fourDRwithOffsetsAndColl_mux.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/fourDRwithOffsetsAndColl_mux.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/fourdrawingreq_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/fourdrawingreq_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fourDrawingReq_mux " "Found entity 1: fourDrawingReq_mux" {  } { { "RTL/VGA/fourDrawingReq_mux.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/fourDrawingReq_mux.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/twoconstnumber.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/twoconstnumber.sv" { { "Info" "ISGN_ENTITY_NAME" "1 twoConstNumber " "Found entity 1: twoConstNumber" {  } { { "RTL/VGA/twoConstNumber.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/twoConstNumber.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/fruitonrope.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/fruitonrope.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fruitOnRope " "Found entity 1: fruitOnRope" {  } { { "RTL/VGA/fruitOnRope.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/fruitOnRope.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/sixdrawingreq_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/sixdrawingreq_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sixDrawingReq_mux " "Found entity 1: sixDrawingReq_mux" {  } { { "RTL/VGA/sixDrawingReq_mux.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/sixDrawingReq_mux.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120222 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "getFruitsType_6.sv(26) " "Verilog HDL information at getFruitsType_6.sv(26): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/getFruitsType_6.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/getFruitsType_6.sv" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640239120222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/getfruitstype_6.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/getfruitstype_6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getFruitsType_6 " "Found entity 1: getFruitsType_6" {  } { { "RTL/VGA/getFruitsType_6.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/getFruitsType_6.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/winergameblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/winergameblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 winerGameBlock " "Found entity 1: winerGameBlock" {  } { { "RTL/VGA/winerGameBlock.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/winerGameBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/hit.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/hit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hit " "Found entity 1: Hit" {  } { { "RTL/VGA/Hit.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/Hit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/wingame_bitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/wingame_bitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 winGame_BitMap " "Found entity 1: winGame_BitMap" {  } { { "RTL/VGA/winGame_BitMap.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/winGame_BitMap.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/monkey_bitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/monkey_bitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monkey_BitMap " "Found entity 1: monkey_BitMap" {  } { { "RTL/VGA/monkey_BitMap.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monkey_BitMap.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/monkeyblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/monkeyblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 monkeyBlock " "Found entity 1: monkeyBlock" {  } { { "RTL/VGA/monkeyBlock.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monkeyBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/key_bitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/key_bitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 key_BitMap " "Found entity 1: key_BitMap" {  } { { "RTL/VGA/key_BitMap.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/key_BitMap.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/keyblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/keyblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 keyBlock " "Found entity 1: keyBlock" {  } { { "RTL/VGA/keyBlock.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/keyBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239120238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239120238 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor_code byterec.sv(36) " "Verilog HDL Implicit Net warning at byterec.sv(36): created implicit net for \"nor_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/byterec.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120238 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ext_code byterec.sv(37) " "Verilog HDL Implicit Net warning at byterec.sv(37): created implicit net for \"ext_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/byterec.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120238 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rel_code byterec.sv(38) " "Verilog HDL Implicit Net warning at byterec.sv(38): created implicit net for \"rel_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/byterec.sv" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120238 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_VGA_MONKEY_KONG " "Elaborating entity \"TOP_VGA_MONKEY_KONG\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640239120425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO AUDIO:inst11 " "Elaborating entity \"AUDIO\" for hierarchy \"AUDIO:inst11\"" {  } { { "RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" "inst11" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" { { 1256 -1024 -800 1384 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec_controller AUDIO:inst11\|audio_codec_controller:inst2 " "Elaborating entity \"audio_codec_controller\" for hierarchy \"AUDIO:inst11\|audio_codec_controller:inst2\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst2" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/AUDIO/AUDIO.bdf" { { 136 1008 1280 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sintable AUDIO:inst11\|sintable:inst1 " "Elaborating entity \"sintable\" for hierarchy \"AUDIO:inst11\|sintable:inst1\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst1" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/AUDIO/AUDIO.bdf" { { 104 520 768 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120503 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2048 2040 SinTable.sv(30) " "Verilog HDL assignment warning at SinTable.sv(30): truncated value with size 2048 to match size of target (2040)" {  } { { "RTL/AUDIO/SinTable.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/AUDIO/SinTable.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239120503 "|TOP_VGA_MONKEY_KONG|AUDIO:inst11|sintable:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_counter AUDIO:inst11\|addr_counter:inst9 " "Elaborating entity \"addr_counter\" for hierarchy \"AUDIO:inst11\|addr_counter:inst9\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst9" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/AUDIO/AUDIO.bdf" { { 448 968 1200 560 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120519 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addr_counter.sv(32) " "Verilog HDL assignment warning at addr_counter.sv(32): truncated value with size 32 to match size of target (8)" {  } { { "RTL/AUDIO/addr_counter.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/AUDIO/addr_counter.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239120519 "|TOP_VGA_MONKEY_KONG|AUDIO:inst11|addr_counter:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler AUDIO:inst11\|prescaler:inst3 " "Elaborating entity \"prescaler\" for hierarchy \"AUDIO:inst11\|prescaler:inst3\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst3" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/AUDIO/AUDIO.bdf" { { 496 632 872 608 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ToneDecoder AUDIO:inst11\|ToneDecoder:inst4 " "Elaborating entity \"ToneDecoder\" for hierarchy \"AUDIO:inst11\|ToneDecoder:inst4\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst4" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/AUDIO/AUDIO.bdf" { { 528 280 496 608 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:inst12 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:inst12\"" {  } { { "RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" "inst12" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" { { -136 -240 -80 8 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_0002 clock_divider:inst12\|clock_divider_0002:clock_divider_inst " "Elaborating entity \"clock_divider_0002\" for hierarchy \"clock_divider:inst12\|clock_divider_0002:clock_divider_inst\"" {  } { { "clock_divider.v" "clock_divider_inst" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/clock_divider.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll clock_divider:inst12\|clock_divider_0002:clock_divider_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"clock_divider:inst12\|clock_divider_0002:clock_divider_inst\|altera_pll:altera_pll_i\"" {  } { { "clock_divider/clock_divider_0002.v" "altera_pll_i" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/clock_divider/clock_divider_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120581 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640239120597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_divider:inst12\|clock_divider_0002:clock_divider_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"clock_divider:inst12\|clock_divider_0002:clock_divider_inst\|altera_pll:altera_pll_i\"" {  } { { "clock_divider/clock_divider_0002.v" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/clock_divider/clock_divider_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_divider:inst12\|clock_divider_0002:clock_divider_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"clock_divider:inst12\|clock_divider_0002:clock_divider_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239120597 ""}  } { { "clock_divider/clock_divider_0002.v" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/clock_divider/clock_divider_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640239120597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEYBOARD_INTERFACE KEYBOARD_INTERFACE:inst14 " "Elaborating entity \"KEYBOARD_INTERFACE\" for hierarchy \"KEYBOARD_INTERFACE:inst14\"" {  } { { "RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" "inst14" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" { { -400 -560 -376 -208 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyPad_decoder KEYBOARD_INTERFACE:inst14\|keyPad_decoder:inst2 " "Elaborating entity \"keyPad_decoder\" for hierarchy \"KEYBOARD_INTERFACE:inst14\|keyPad_decoder:inst2\"" {  } { { "RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" "inst2" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" { { 360 240 440 504 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120613 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyPad_decoder.sv(40) " "Verilog HDL assignment warning at keyPad_decoder.sv(40): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/keyPad_decoder.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/keyPad_decoder.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239120613 "|TOP_VGA_MONKEY_KONG|KEYBOARD_INTERFACE:inst14|keyPad_decoder:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KBDINTF KEYBOARD_INTERFACE:inst14\|KBDINTF:inst " "Elaborating entity \"KBDINTF\" for hierarchy \"KEYBOARD_INTERFACE:inst14\|KBDINTF:inst\"" {  } { { "RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" "inst" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" { { 208 336 528 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byterec KEYBOARD_INTERFACE:inst14\|KBDINTF:inst\|byterec:inst3 " "Elaborating entity \"byterec\" for hierarchy \"KEYBOARD_INTERFACE:inst14\|KBDINTF:inst\|byterec:inst3\"" {  } { { "RTL/KEYBOARD/KBDINTF.bdf" "inst3" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/KBDINTF.bdf" { { 48 896 1088 160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitrec KEYBOARD_INTERFACE:inst14\|KBDINTF:inst\|bitrec:inst4 " "Elaborating entity \"bitrec\" for hierarchy \"KEYBOARD_INTERFACE:inst14\|KBDINTF:inst\|bitrec:inst4\"" {  } { { "RTL/KEYBOARD/KBDINTF.bdf" "inst4" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/KBDINTF.bdf" { { 136 536 720 248 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpf KEYBOARD_INTERFACE:inst14\|KBDINTF:inst\|lpf:inst5 " "Elaborating entity \"lpf\" for hierarchy \"KEYBOARD_INTERFACE:inst14\|KBDINTF:inst\|lpf:inst5\"" {  } { { "RTL/KEYBOARD/KBDINTF.bdf" "inst5" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/KBDINTF.bdf" { { 136 304 456 248 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoder KEYBOARD_INTERFACE:inst14\|keyToggle_decoder:inst6 " "Elaborating entity \"keyToggle_decoder\" for hierarchy \"KEYBOARD_INTERFACE:inst14\|keyToggle_decoder:inst6\"" {  } { { "RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" "inst6" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" { { 704 920 1160 848 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoder KEYBOARD_INTERFACE:inst14\|keyToggle_decoder:inst3 " "Elaborating entity \"keyToggle_decoder\" for hierarchy \"KEYBOARD_INTERFACE:inst14\|keyToggle_decoder:inst3\"" {  } { { "RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" "inst3" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" { { 296 920 1160 440 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoder KEYBOARD_INTERFACE:inst14\|keyToggle_decoder:inst5 " "Elaborating entity \"keyToggle_decoder\" for hierarchy \"KEYBOARD_INTERFACE:inst14\|keyToggle_decoder:inst5\"" {  } { { "RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" "inst5" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" { { 736 208 448 880 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoder KEYBOARD_INTERFACE:inst14\|keyToggle_decoder:inst4 " "Elaborating entity \"keyToggle_decoder\" for hierarchy \"KEYBOARD_INTERFACE:inst14\|keyToggle_decoder:inst4\"" {  } { { "RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" "inst4" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" { { 552 208 448 696 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoder KEYBOARD_INTERFACE:inst14\|keyToggle_decoder:inst7 " "Elaborating entity \"keyToggle_decoder\" for hierarchy \"KEYBOARD_INTERFACE:inst14\|keyToggle_decoder:inst7\"" {  } { { "RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" "inst7" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" { { 488 920 1160 632 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoder KEYBOARD_INTERFACE:inst14\|keyToggle_decoder:inst1 " "Elaborating entity \"keyToggle_decoder\" for hierarchy \"KEYBOARD_INTERFACE:inst14\|keyToggle_decoder:inst1\"" {  } { { "RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" "inst1" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" { { 80 912 1152 224 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7 SEG7:inst27 " "Elaborating entity \"SEG7\" for hierarchy \"SEG7:inst27\"" {  } { { "RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" "inst27" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" { { 1304 -760 -576 1384 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timerBlock timerBlock:inst40 " "Elaborating entity \"timerBlock\" for hierarchy \"timerBlock:inst40\"" {  } { { "RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" "inst40" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" { { -392 168 376 -264 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timerEndStatus timerBlock:inst40\|timerEndStatus:inst15 " "Elaborating entity \"timerEndStatus\" for hierarchy \"timerBlock:inst40\|timerEndStatus:inst15\"" {  } { { "RTL/VGA/timerBlock.bdf" "inst15" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/timerBlock.bdf" { { 368 992 1168 480 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcddn timerBlock:inst40\|bcddn:inst " "Elaborating entity \"bcddn\" for hierarchy \"timerBlock:inst40\|bcddn:inst\"" {  } { { "RTL/VGA/timerBlock.bdf" "inst" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/timerBlock.bdf" { { 64 512 696 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_counter timerBlock:inst40\|bcddn:inst\|down_counter:lowc " "Elaborating entity \"down_counter\" for hierarchy \"timerBlock:inst40\|bcddn:inst\|down_counter:lowc\"" {  } { { "../../SV2Lab/version_09_11/RTL/bcddn.sv" "lowc" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/SV2Lab/version_09_11/RTL/bcddn.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120738 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 down_counter.sv(40) " "Verilog HDL assignment warning at down_counter.sv(40): truncated value with size 32 to match size of target (4)" {  } { { "../../SV2Lab/version_09_11/RTL/down_counter.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/SV2Lab/version_09_11/RTL/down_counter.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239120738 "|TOP_VGA_MONKEY_KONG|timerBlock:inst40|bcddn:inst|down_counter:lowc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bomb timerBlock:inst40\|bomb:inst12 " "Elaborating entity \"bomb\" for hierarchy \"timerBlock:inst40\|bomb:inst12\"" {  } { { "RTL/VGA/timerBlock.bdf" "inst12" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/timerBlock.bdf" { { 232 512 712 408 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_sec_counter timerBlock:inst40\|one_sec_counter:inst1 " "Elaborating entity \"one_sec_counter\" for hierarchy \"timerBlock:inst40\|one_sec_counter:inst1\"" {  } { { "RTL/VGA/timerBlock.bdf" "inst1" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/timerBlock.bdf" { { 464 520 704 576 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexss timerBlock:inst40\|hexss:inst2 " "Elaborating entity \"hexss\" for hierarchy \"timerBlock:inst40\|hexss:inst2\"" {  } { { "RTL/VGA/timerBlock.bdf" "inst2" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/timerBlock.bdf" { { 56 1000 1176 168 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_controller game_controller:inst53 " "Elaborating entity \"game_controller\" for hierarchy \"game_controller:inst53\"" {  } { { "RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" "inst53" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" { { 360 1456 1704 568 "inst53" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120769 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SingleHitPulse game_controller.sv(24) " "Output port \"SingleHitPulse\" at game_controller.sv(24) has no driver" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/game_controller.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640239120769 "|TOP_VGA_MONKEY_KONG|game_controller:inst53"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:inst23 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:inst23\"" {  } { { "RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" "inst23" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" { { 664 1400 1608 776 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120784 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(76) " "Verilog HDL assignment warning at VGA_Controller.sv(76): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/VGA_Controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239120784 "|TOP_VGA_MONKEY_KONG|VGA_Controller:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(77) " "Verilog HDL assignment warning at VGA_Controller.sv(77): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/VGA_Controller.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239120784 "|TOP_VGA_MONKEY_KONG|VGA_Controller:inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 1 VGA_Controller.sv(90) " "Verilog HDL assignment warning at VGA_Controller.sv(90): truncated value with size 11 to match size of target (1)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/VGA_Controller.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239120784 "|TOP_VGA_MONKEY_KONG|VGA_Controller:inst23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects_mux objects_mux:inst54 " "Elaborating entity \"objects_mux\" for hierarchy \"objects_mux:inst54\"" {  } { { "RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" "inst54" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" { { 664 920 1176 1096 "inst54" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monkeyBlock monkeyBlock:inst77 " "Elaborating entity \"monkeyBlock\" for hierarchy \"monkeyBlock:inst77\"" {  } { { "RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" "inst77" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" { { -56 1064 1344 232 "inst77" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monkey_BitMap monkeyBlock:inst77\|monkey_BitMap:inst1 " "Elaborating entity \"monkey_BitMap\" for hierarchy \"monkeyBlock:inst77\|monkey_BitMap:inst1\"" {  } { { "RTL/VGA/monkeyBlock.bdf" "inst1" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monkeyBlock.bdf" { { -96 1288 1528 48 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120800 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640239120925 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640239120925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object monkeyBlock:inst77\|square_object:inst6 " "Elaborating entity \"square_object\" for hierarchy \"monkeyBlock:inst77\|square_object:inst6\"" {  } { { "RTL/VGA/monkeyBlock.bdf" "inst6" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monkeyBlock.bdf" { { -64 920 1144 80 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monkey_moveCollision monkeyBlock:inst77\|monkey_moveCollision:inst " "Elaborating entity \"monkey_moveCollision\" for hierarchy \"monkeyBlock:inst77\|monkey_moveCollision:inst\"" {  } { { "RTL/VGA/monkeyBlock.bdf" "inst" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monkeyBlock.bdf" { { 0 528 768 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120956 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FREE_FALL monkey_moveCollision.sv(24) " "Verilog HDL or VHDL warning at monkey_moveCollision.sv(24): object \"FREE_FALL\" assigned a value but never read" {  } { { "RTL/VGA/monkey_moveCollision.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monkey_moveCollision.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640239120956 "|TOP_VGA_MONKEY_KONG|monkeyBlock:inst77|monkey_moveCollision:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flagX monkey_moveCollision.sv(30) " "Verilog HDL or VHDL warning at monkey_moveCollision.sv(30): object \"flagX\" assigned a value but never read" {  } { { "RTL/VGA/monkey_moveCollision.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monkey_moveCollision.sv" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640239120956 "|TOP_VGA_MONKEY_KONG|monkeyBlock:inst77|monkey_moveCollision:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump_flag monkey_moveCollision.sv(31) " "Verilog HDL or VHDL warning at monkey_moveCollision.sv(31): object \"jump_flag\" assigned a value but never read" {  } { { "RTL/VGA/monkey_moveCollision.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monkey_moveCollision.sv" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640239120956 "|TOP_VGA_MONKEY_KONG|monkeyBlock:inst77|monkey_moveCollision:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ON_ground monkey_moveCollision.sv(31) " "Verilog HDL or VHDL warning at monkey_moveCollision.sv(31): object \"ON_ground\" assigned a value but never read" {  } { { "RTL/VGA/monkey_moveCollision.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monkey_moveCollision.sv" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640239120956 "|TOP_VGA_MONKEY_KONG|monkeyBlock:inst77|monkey_moveCollision:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 monkey_moveCollision.sv(189) " "Verilog HDL assignment warning at monkey_moveCollision.sv(189): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/monkey_moveCollision.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monkey_moveCollision.sv" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239120956 "|TOP_VGA_MONKEY_KONG|monkeyBlock:inst77|monkey_moveCollision:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 monkey_moveCollision.sv(190) " "Verilog HDL assignment warning at monkey_moveCollision.sv(190): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/monkey_moveCollision.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monkey_moveCollision.sv" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239120956 "|TOP_VGA_MONKEY_KONG|monkeyBlock:inst77|monkey_moveCollision:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hit Hit:inst61 " "Elaborating entity \"Hit\" for hierarchy \"Hit:inst61\"" {  } { { "RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" "inst61" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" { { 808 232 536 1144 "inst61" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "back_ground_drawSquare back_ground_drawSquare:inst20 " "Elaborating entity \"back_ground_drawSquare\" for hierarchy \"back_ground_drawSquare:inst20\"" {  } { { "RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" "inst20" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" { { 1056 -456 -248 1168 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120988 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_drawSquare.sv(46) " "Verilog HDL assignment warning at back_ground_drawSquare.sv(46): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/back_ground_drawSquare.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239120988 "|TOP_VGA_MONKEY_KONG|back_ground_drawSquare:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_drawSquare.sv(53) " "Verilog HDL assignment warning at back_ground_drawSquare.sv(53): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/back_ground_drawSquare.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239120988 "|TOP_VGA_MONKEY_KONG|back_ground_drawSquare:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_drawSquare.sv(62) " "Verilog HDL assignment warning at back_ground_drawSquare.sv(62): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/back_ground_drawSquare.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239120988 "|TOP_VGA_MONKEY_KONG|back_ground_drawSquare:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_drawSquare.sv(73) " "Verilog HDL assignment warning at back_ground_drawSquare.sv(73): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/back_ground_drawSquare.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239120988 "|TOP_VGA_MONKEY_KONG|back_ground_drawSquare:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_drawSquare.sv(81) " "Verilog HDL assignment warning at back_ground_drawSquare.sv(81): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/back_ground_drawSquare.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239120988 "|TOP_VGA_MONKEY_KONG|back_ground_drawSquare:inst20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GROUND_DISPLAY GROUND_DISPLAY:inst16 " "Elaborating entity \"GROUND_DISPLAY\" for hierarchy \"GROUND_DISPLAY:inst16\"" {  } { { "RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" "inst16" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" { { 320 -488 -256 480 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239120988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ground_mux GROUND_DISPLAY:inst16\|ground_mux:inst3 " "Elaborating entity \"ground_mux\" for hierarchy \"GROUND_DISPLAY:inst16\|ground_mux:inst3\"" {  } { { "RTL/VGA/GROUND_DISPLAY.bdf" "inst3" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/GROUND_DISPLAY.bdf" { { 536 808 1040 712 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239121003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GroundBitMap GROUND_DISPLAY:inst16\|GroundBitMap:inst1 " "Elaborating entity \"GroundBitMap\" for hierarchy \"GROUND_DISPLAY:inst16\|GroundBitMap:inst1\"" {  } { { "RTL/VGA/GROUND_DISPLAY.bdf" "inst1" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/GROUND_DISPLAY.bdf" { { 240 888 1104 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239121003 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640239121597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object GROUND_DISPLAY:inst16\|square_object:inst11 " "Elaborating entity \"square_object\" for hierarchy \"GROUND_DISPLAY:inst16\|square_object:inst11\"" {  } { { "RTL/VGA/GROUND_DISPLAY.bdf" "inst11" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/GROUND_DISPLAY.bdf" { { 272 400 624 416 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239121612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constNumber GROUND_DISPLAY:inst16\|constNumber:inst " "Elaborating entity \"constNumber\" for hierarchy \"GROUND_DISPLAY:inst16\|constNumber:inst\"" {  } { { "RTL/VGA/GROUND_DISPLAY.bdf" "inst" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/GROUND_DISPLAY.bdf" { { 352 104 264 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239121612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Moving_Ground GROUND_DISPLAY:inst16\|Moving_Ground:inst10 " "Elaborating entity \"Moving_Ground\" for hierarchy \"GROUND_DISPLAY:inst16\|Moving_Ground:inst10\"" {  } { { "RTL/VGA/GROUND_DISPLAY.bdf" "inst10" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/GROUND_DISPLAY.bdf" { { 544 224 456 672 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239121628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MovingGroundBitMap GROUND_DISPLAY:inst16\|Moving_Ground:inst10\|MovingGroundBitMap:inst " "Elaborating entity \"MovingGroundBitMap\" for hierarchy \"GROUND_DISPLAY:inst16\|Moving_Ground:inst10\|MovingGroundBitMap:inst\"" {  } { { "RTL/VGA/Moving_Ground.bdf" "inst" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/Moving_Ground.bdf" { { 184 1240 1456 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239121628 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640239121769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object GROUND_DISPLAY:inst16\|Moving_Ground:inst10\|square_object:inst6 " "Elaborating entity \"square_object\" for hierarchy \"GROUND_DISPLAY:inst16\|Moving_Ground:inst10\|square_object:inst6\"" {  } { { "RTL/VGA/Moving_Ground.bdf" "inst6" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/Moving_Ground.bdf" { { 232 720 944 376 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239121769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ground_move GROUND_DISPLAY:inst16\|Moving_Ground:inst10\|ground_move:inst7 " "Elaborating entity \"ground_move\" for hierarchy \"GROUND_DISPLAY:inst16\|Moving_Ground:inst10\|ground_move:inst7\"" {  } { { "RTL/VGA/Moving_Ground.bdf" "inst7" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/Moving_Ground.bdf" { { 256 216 432 368 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239121784 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ground_move.sv(96) " "Verilog HDL assignment warning at ground_move.sv(96): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/ground_move.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/ground_move.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239121784 "|TOP_VGA_MONKEY_KONG|GROUND_DISPLAY:inst16|Moving_Ground:inst10|ground_move:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ground_move.sv(97) " "Verilog HDL assignment warning at ground_move.sv(97): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/ground_move.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/ground_move.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239121784 "|TOP_VGA_MONKEY_KONG|GROUND_DISPLAY:inst16|Moving_Ground:inst10|ground_move:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ropesBlock ropesBlock:inst " "Elaborating entity \"ropesBlock\" for hierarchy \"ropesBlock:inst\"" {  } { { "RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" "inst" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" { { 736 -1112 -856 960 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239121800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RopeBitMap ropesBlock:inst\|RopeBitMap:inst9 " "Elaborating entity \"RopeBitMap\" for hierarchy \"ropesBlock:inst\|RopeBitMap:inst9\"" {  } { { "RTL/VGA/ropesBlock.bdf" "inst9" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/ropesBlock.bdf" { { 224 1896 2136 368 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239121816 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640239121862 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640239121862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoDRwithOffsets_mux ropesBlock:inst\|twoDRwithOffsets_mux:inst16 " "Elaborating entity \"twoDRwithOffsets_mux\" for hierarchy \"ropesBlock:inst\|twoDRwithOffsets_mux:inst16\"" {  } { { "RTL/VGA/ropesBlock.bdf" "inst16" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/ropesBlock.bdf" { { 552 1952 2184 728 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239121878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourDRwithOffsets_mux ropesBlock:inst\|fourDRwithOffsets_mux:inst " "Elaborating entity \"fourDRwithOffsets_mux\" for hierarchy \"ropesBlock:inst\|fourDRwithOffsets_mux:inst\"" {  } { { "RTL/VGA/ropesBlock.bdf" "inst" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/ropesBlock.bdf" { { 224 1432 1664 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239121878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object ropesBlock:inst\|square_object:inst11 " "Elaborating entity \"square_object\" for hierarchy \"ropesBlock:inst\|square_object:inst11\"" {  } { { "RTL/VGA/ropesBlock.bdf" "inst11" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/ropesBlock.bdf" { { 168 -32 192 312 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239121894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Number_position ropesBlock:inst\|Number_position:inst2 " "Elaborating entity \"Number_position\" for hierarchy \"ropesBlock:inst\|Number_position:inst2\"" {  } { { "RTL/VGA/ropesBlock.bdf" "inst2" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/ropesBlock.bdf" { { 96 -336 -224 144 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239121909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant ropesBlock:inst\|Number_position:inst2\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"ropesBlock:inst\|Number_position:inst2\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Number_position.v" "LPM_CONSTANT_component" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/Number_position.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239121925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ropesBlock:inst\|Number_position:inst2\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"ropesBlock:inst\|Number_position:inst2\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Number_position.v" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/Number_position.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239121940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ropesBlock:inst\|Number_position:inst2\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"ropesBlock:inst\|Number_position:inst2\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 128 " "Parameter \"lpm_cvalue\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239121940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Num " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Num\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239121940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239121940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239121940 ""}  } { { "Number_position.v" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/Number_position.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640239121940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_mg8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_mg8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_mg8 " "Found entity 1: lpm_constant_mg8" {  } { { "db/lpm_constant_mg8.tdf" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/db/lpm_constant_mg8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239121940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239121940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_mg8 ropesBlock:inst\|Number_position:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mg8:ag " "Elaborating entity \"lpm_constant_mg8\" for hierarchy \"ropesBlock:inst\|Number_position:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mg8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/17.0.0/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239121956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ropesBlock:inst\|Number_position:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mg8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ropesBlock:inst\|Number_position:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mg8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_mg8.tdf" "mgl_prim1" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/db/lpm_constant_mg8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239122392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ropesBlock:inst\|Number_position:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mg8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"ropesBlock:inst\|Number_position:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mg8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_mg8.tdf" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/db/lpm_constant_mg8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239122423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ropesBlock:inst\|Number_position:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mg8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"ropesBlock:inst\|Number_position:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mg8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00010000000 " "Parameter \"CVALUE\" = \"00010000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239122423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239122423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239122423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1316318464 " "Parameter \"NODE_NAME\" = \"1316318464\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239122423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239122423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239122423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 11 " "Parameter \"WIDTH_WORD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239122423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239122423 ""}  } { { "db/lpm_constant_mg8.tdf" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/db/lpm_constant_mg8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640239122423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ropesBlock:inst\|Number_position:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mg8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ropesBlock:inst\|Number_position:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mg8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.0.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239122517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ropesBlock:inst\|Number_position:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mg8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ropesBlock:inst\|Number_position:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mg8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.0.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239122626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ropesBlock:inst\|Number_position:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mg8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ropesBlock:inst\|Number_position:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mg8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\constant_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/17.0.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239122735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movingRopeBlock ropesBlock:inst\|movingRopeBlock:inst50 " "Elaborating entity \"movingRopeBlock\" for hierarchy \"ropesBlock:inst\|movingRopeBlock:inst50\"" {  } { { "RTL/VGA/ropesBlock.bdf" "inst50" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/ropesBlock.bdf" { { 752 528 792 880 "inst50" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239122767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movingRope_mux ropesBlock:inst\|movingRopeBlock:inst50\|movingRope_mux:inst7 " "Elaborating entity \"movingRope_mux\" for hierarchy \"ropesBlock:inst\|movingRopeBlock:inst50\|movingRope_mux:inst7\"" {  } { { "RTL/VGA/movingRopeBlock.bdf" "inst7" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/movingRopeBlock.bdf" { { 216 1264 1496 392 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239122782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object ropesBlock:inst\|movingRopeBlock:inst50\|square_object:inst6 " "Elaborating entity \"square_object\" for hierarchy \"ropesBlock:inst\|movingRopeBlock:inst50\|square_object:inst6\"" {  } { { "RTL/VGA/movingRopeBlock.bdf" "inst6" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/movingRopeBlock.bdf" { { 112 840 1064 256 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239122798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rope_move ropesBlock:inst\|movingRopeBlock:inst50\|rope_move:inst1 " "Elaborating entity \"rope_move\" for hierarchy \"ropesBlock:inst\|movingRopeBlock:inst50\|rope_move:inst1\"" {  } { { "RTL/VGA/movingRopeBlock.bdf" "inst1" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/movingRopeBlock.bdf" { { 176 304 520 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239122798 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 rope_move.sv(71) " "Verilog HDL assignment warning at rope_move.sv(71): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/rope_move.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/rope_move.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239122798 "|TOP_VGA_MONKEY_KONG|ropesBlock:inst|movingRopeBlock:inst50|rope_move:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 rope_move.sv(72) " "Verilog HDL assignment warning at rope_move.sv(72): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/rope_move.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/rope_move.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239122798 "|TOP_VGA_MONKEY_KONG|ropesBlock:inst|movingRopeBlock:inst50|rope_move:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 rope_move.sv(73) " "Verilog HDL assignment warning at rope_move.sv(73): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/rope_move.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/rope_move.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239122798 "|TOP_VGA_MONKEY_KONG|ropesBlock:inst|movingRopeBlock:inst50|rope_move:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object_with_width ropesBlock:inst\|movingRopeBlock:inst50\|square_object_with_width:inst4 " "Elaborating entity \"square_object_with_width\" for hierarchy \"ropesBlock:inst\|movingRopeBlock:inst50\|square_object_with_width:inst4\"" {  } { { "RTL/VGA/movingRopeBlock.bdf" "inst4" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/movingRopeBlock.bdf" { { 416 776 1024 592 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239122813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rope_move ropesBlock:inst\|movingRopeBlock:inst50\|rope_move:inst " "Elaborating entity \"rope_move\" for hierarchy \"ropesBlock:inst\|movingRopeBlock:inst50\|rope_move:inst\"" {  } { { "RTL/VGA/movingRopeBlock.bdf" "inst" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/movingRopeBlock.bdf" { { 480 224 440 592 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239122829 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 rope_move.sv(71) " "Verilog HDL assignment warning at rope_move.sv(71): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/rope_move.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/rope_move.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239122829 "|TOP_VGA_MONKEY_KONG|ropesBlock:inst|movingRopeBlock:inst50|rope_move:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 rope_move.sv(72) " "Verilog HDL assignment warning at rope_move.sv(72): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/rope_move.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/rope_move.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239122829 "|TOP_VGA_MONKEY_KONG|ropesBlock:inst|movingRopeBlock:inst50|rope_move:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 rope_move.sv(73) " "Verilog HDL assignment warning at rope_move.sv(73): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/rope_move.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/rope_move.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239122829 "|TOP_VGA_MONKEY_KONG|ropesBlock:inst|movingRopeBlock:inst50|rope_move:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object ropesBlock:inst\|square_object:inst12 " "Elaborating entity \"square_object\" for hierarchy \"ropesBlock:inst\|square_object:inst12\"" {  } { { "RTL/VGA/ropesBlock.bdf" "inst12" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/ropesBlock.bdf" { { 152 464 688 296 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239122845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object ropesBlock:inst\|square_object:inst10 " "Elaborating entity \"square_object\" for hierarchy \"ropesBlock:inst\|square_object:inst10\"" {  } { { "RTL/VGA/ropesBlock.bdf" "inst10" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/ropesBlock.bdf" { { 480 -32 192 624 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239122845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoConstNumber ropesBlock:inst\|twoConstNumber:inst3 " "Elaborating entity \"twoConstNumber\" for hierarchy \"ropesBlock:inst\|twoConstNumber:inst3\"" {  } { { "RTL/VGA/ropesBlock.bdf" "inst3" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/ropesBlock.bdf" { { 720 -512 -352 800 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239122860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object ropesBlock:inst\|square_object:inst7 " "Elaborating entity \"square_object\" for hierarchy \"ropesBlock:inst\|square_object:inst7\"" {  } { { "RTL/VGA/ropesBlock.bdf" "inst7" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/ropesBlock.bdf" { { 464 464 688 608 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239122860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoConstNumber ropesBlock:inst\|twoConstNumber:inst4 " "Elaborating entity \"twoConstNumber\" for hierarchy \"ropesBlock:inst\|twoConstNumber:inst4\"" {  } { { "RTL/VGA/ropesBlock.bdf" "inst4" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/ropesBlock.bdf" { { 848 -512 -352 928 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239122876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object ropesBlock:inst\|square_object:inst8 " "Elaborating entity \"square_object\" for hierarchy \"ropesBlock:inst\|square_object:inst8\"" {  } { { "RTL/VGA/ropesBlock.bdf" "inst8" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/ropesBlock.bdf" { { 464 960 1184 608 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239122876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constNumber ropesBlock:inst\|constNumber:inst14 " "Elaborating entity \"constNumber\" for hierarchy \"ropesBlock:inst\|constNumber:inst14\"" {  } { { "RTL/VGA/ropesBlock.bdf" "inst14" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/ropesBlock.bdf" { { 976 -512 -352 1056 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239122891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object ropesBlock:inst\|square_object:inst13 " "Elaborating entity \"square_object\" for hierarchy \"ropesBlock:inst\|square_object:inst13\"" {  } { { "RTL/VGA/ropesBlock.bdf" "inst13" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/ropesBlock.bdf" { { 768 -32 192 912 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239122891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst1 " "Elaborating entity \"random\" for hierarchy \"random:inst1\"" {  } { { "RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" "inst1" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" { { -72 -1144 -928 40 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239122907 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239122907 "|TOP_VGA_MONKEY_KONG|random:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239122907 "|TOP_VGA_MONKEY_KONG|random:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239122907 "|TOP_VGA_MONKEY_KONG|random:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239122907 "|TOP_VGA_MONKEY_KONG|random:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst3 " "Elaborating entity \"random\" for hierarchy \"random:inst3\"" {  } { { "RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" "inst3" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" { { 72 -1144 -928 184 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239122907 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239122907 "|TOP_VGA_MONKEY_KONG|random:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239122907 "|TOP_VGA_MONKEY_KONG|random:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239122907 "|TOP_VGA_MONKEY_KONG|random:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239122907 "|TOP_VGA_MONKEY_KONG|random:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst5 " "Elaborating entity \"random\" for hierarchy \"random:inst5\"" {  } { { "RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" "inst5" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" { { 216 -1144 -928 328 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239122923 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239122923 "|TOP_VGA_MONKEY_KONG|random:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239122923 "|TOP_VGA_MONKEY_KONG|random:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239122923 "|TOP_VGA_MONKEY_KONG|random:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239122923 "|TOP_VGA_MONKEY_KONG|random:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst6 " "Elaborating entity \"random\" for hierarchy \"random:inst6\"" {  } { { "RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" "inst6" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" { { 528 -1144 -928 640 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239122923 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239122923 "|TOP_VGA_MONKEY_KONG|random:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239122923 "|TOP_VGA_MONKEY_KONG|random:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239122923 "|TOP_VGA_MONKEY_KONG|random:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239122923 "|TOP_VGA_MONKEY_KONG|random:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fruitBlock fruitBlock:inst7 " "Elaborating entity \"fruitBlock\" for hierarchy \"fruitBlock:inst7\"" {  } { { "RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" "inst7" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" { { 320 232 536 704 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239122938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freeFruitBlock fruitBlock:inst7\|freeFruitBlock:inst1 " "Elaborating entity \"freeFruitBlock\" for hierarchy \"fruitBlock:inst7\|freeFruitBlock:inst1\"" {  } { { "RTL/VGA/fruitBlock.bdf" "inst1" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/fruitBlock.bdf" { { 80 528 752 304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239122938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freeFruitDraw fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst " "Elaborating entity \"freeFruitDraw\" for hierarchy \"fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst\"" {  } { { "RTL/VGA/freeFruitBlock.bdf" "inst" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/freeFruitBlock.bdf" { { 216 568 776 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239122954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FruitsMatrixBitMap fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst\|FruitsMatrixBitMap:inst8 " "Elaborating entity \"FruitsMatrixBitMap\" for hierarchy \"fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst\|FruitsMatrixBitMap:inst8\"" {  } { { "RTL/VGA/freeFruitDraw.bdf" "inst8" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/freeFruitDraw.bdf" { { 240 944 1184 416 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239122970 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640239123298 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640239123298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst\|square_object:inst5 " "Elaborating entity \"square_object\" for hierarchy \"fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst\|square_object:inst5\"" {  } { { "RTL/VGA/freeFruitDraw.bdf" "inst5" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/freeFruitDraw.bdf" { { 264 320 544 408 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst\|random:inst2 " "Elaborating entity \"random\" for hierarchy \"fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst\|random:inst2\"" {  } { { "RTL/VGA/freeFruitDraw.bdf" "inst2" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/freeFruitDraw.bdf" { { 200 -376 -160 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123329 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123329 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst|random:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123329 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst|random:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123329 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst|random:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123329 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst|random:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst\|random:inst6 " "Elaborating entity \"random\" for hierarchy \"fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst\|random:inst6\"" {  } { { "RTL/VGA/freeFruitDraw.bdf" "inst6" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/freeFruitDraw.bdf" { { 336 -376 -160 448 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123329 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123329 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst|random:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123329 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst|random:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123329 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst|random:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123329 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst|random:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst\|random:inst7 " "Elaborating entity \"random\" for hierarchy \"fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst\|random:inst7\"" {  } { { "RTL/VGA/freeFruitDraw.bdf" "inst7" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/freeFruitDraw.bdf" { { 472 -376 -160 584 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123344 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123344 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst|random:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123344 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst|random:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123344 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst|random:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123344 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst|random:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freeFruitDraw fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst1 " "Elaborating entity \"freeFruitDraw\" for hierarchy \"fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst1\"" {  } { { "RTL/VGA/freeFruitBlock.bdf" "inst1" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/freeFruitBlock.bdf" { { 536 264 472 696 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst1\|random:inst2 " "Elaborating entity \"random\" for hierarchy \"fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst1\|random:inst2\"" {  } { { "RTL/VGA/freeFruitDraw.bdf" "inst2" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/freeFruitDraw.bdf" { { 200 -376 -160 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123360 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123360 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst1|random:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123360 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst1|random:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123360 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst1|random:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123360 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst1|random:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst1\|random:inst6 " "Elaborating entity \"random\" for hierarchy \"fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst1\|random:inst6\"" {  } { { "RTL/VGA/freeFruitDraw.bdf" "inst6" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/freeFruitDraw.bdf" { { 336 -376 -160 448 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123360 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123360 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst1|random:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123360 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst1|random:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123360 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst1|random:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123360 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst1|random:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst1\|random:inst7 " "Elaborating entity \"random\" for hierarchy \"fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst1\|random:inst7\"" {  } { { "RTL/VGA/freeFruitDraw.bdf" "inst7" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/freeFruitDraw.bdf" { { 472 -376 -160 584 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123376 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123376 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst1|random:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123376 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst1|random:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123376 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst1|random:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123376 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst1|random:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freeFruitDraw fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst2 " "Elaborating entity \"freeFruitDraw\" for hierarchy \"fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst2\"" {  } { { "RTL/VGA/freeFruitBlock.bdf" "inst2" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/freeFruitBlock.bdf" { { 536 808 1016 696 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst2\|random:inst2 " "Elaborating entity \"random\" for hierarchy \"fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst2\|random:inst2\"" {  } { { "RTL/VGA/freeFruitDraw.bdf" "inst2" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/freeFruitDraw.bdf" { { 200 -376 -160 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123391 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123391 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst2|random:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123391 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst2|random:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123391 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst2|random:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123391 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst2|random:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst2\|random:inst7 " "Elaborating entity \"random\" for hierarchy \"fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst2\|random:inst7\"" {  } { { "RTL/VGA/freeFruitDraw.bdf" "inst7" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/freeFruitDraw.bdf" { { 472 -376 -160 584 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123407 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123407 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst2|random:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123407 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst2|random:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123407 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst2|random:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123407 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst2|random:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freeFruitDraw fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst3 " "Elaborating entity \"freeFruitDraw\" for hierarchy \"fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst3\"" {  } { { "RTL/VGA/freeFruitBlock.bdf" "inst3" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/freeFruitBlock.bdf" { { 864 464 672 1024 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst3\|random:inst2 " "Elaborating entity \"random\" for hierarchy \"fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst3\|random:inst2\"" {  } { { "RTL/VGA/freeFruitDraw.bdf" "inst2" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/freeFruitDraw.bdf" { { 200 -376 -160 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123423 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123423 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst3|random:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123423 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst3|random:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123423 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst3|random:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123423 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst3|random:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst3\|random:inst6 " "Elaborating entity \"random\" for hierarchy \"fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst3\|random:inst6\"" {  } { { "RTL/VGA/freeFruitDraw.bdf" "inst6" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/freeFruitDraw.bdf" { { 336 -376 -160 448 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123423 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123423 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst3|random:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123423 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst3|random:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123423 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst3|random:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123423 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst3|random:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst3\|random:inst7 " "Elaborating entity \"random\" for hierarchy \"fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst3\|random:inst7\"" {  } { { "RTL/VGA/freeFruitDraw.bdf" "inst7" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/freeFruitDraw.bdf" { { 472 -376 -160 584 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123438 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123438 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst3|random:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123438 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst3|random:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123438 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst3|random:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123438 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|freeFruitBlock:inst1|freeFruitDraw:inst3|random:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourDrawingReq_mux fruitBlock:inst7\|freeFruitBlock:inst1\|fourDrawingReq_mux:inst13 " "Elaborating entity \"fourDrawingReq_mux\" for hierarchy \"fruitBlock:inst7\|freeFruitBlock:inst1\|fourDrawingReq_mux:inst13\"" {  } { { "RTL/VGA/freeFruitBlock.bdf" "inst13" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/freeFruitBlock.bdf" { { 440 1352 1584 648 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threeDrawingReq_mux fruitBlock:inst7\|threeDrawingReq_mux:inst10 " "Elaborating entity \"threeDrawingReq_mux\" for hierarchy \"fruitBlock:inst7\|threeDrawingReq_mux:inst10\"" {  } { { "RTL/VGA/fruitBlock.bdf" "inst10" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/fruitBlock.bdf" { { 232 1272 1496 408 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ropeFruitBlock fruitBlock:inst7\|ropeFruitBlock:inst " "Elaborating entity \"ropeFruitBlock\" for hierarchy \"fruitBlock:inst7\|ropeFruitBlock:inst\"" {  } { { "RTL/VGA/fruitBlock.bdf" "inst" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/fruitBlock.bdf" { { 376 520 760 696 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movingFruitBlock fruitBlock:inst7\|ropeFruitBlock:inst\|movingFruitBlock:inst " "Elaborating entity \"movingFruitBlock\" for hierarchy \"fruitBlock:inst7\|ropeFruitBlock:inst\|movingFruitBlock:inst\"" {  } { { "RTL/VGA/ropeFruitBlock.bdf" "inst" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/ropeFruitBlock.bdf" { { 72 504 736 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fruit_move fruitBlock:inst7\|ropeFruitBlock:inst\|movingFruitBlock:inst\|fruit_move:inst " "Elaborating entity \"fruit_move\" for hierarchy \"fruitBlock:inst7\|ropeFruitBlock:inst\|movingFruitBlock:inst\|fruit_move:inst\"" {  } { { "RTL/VGA/movingFruitBlock.bdf" "inst" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/movingFruitBlock.bdf" { { 312 112 328 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123485 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 fruit_move.sv(69) " "Verilog HDL assignment warning at fruit_move.sv(69): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/fruit_move.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/fruit_move.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123501 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|ropeFruitBlock:inst|movingFruitBlock:inst|fruit_move:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random fruitBlock:inst7\|ropeFruitBlock:inst\|movingFruitBlock:inst\|random:inst7 " "Elaborating entity \"random\" for hierarchy \"fruitBlock:inst7\|ropeFruitBlock:inst\|movingFruitBlock:inst\|random:inst7\"" {  } { { "RTL/VGA/movingFruitBlock.bdf" "inst7" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/movingFruitBlock.bdf" { { 32 744 960 144 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123516 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123516 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|ropeFruitBlock:inst|movingFruitBlock:inst|random:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123516 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|ropeFruitBlock:inst|movingFruitBlock:inst|random:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123516 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|ropeFruitBlock:inst|movingFruitBlock:inst|random:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123516 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|ropeFruitBlock:inst|movingFruitBlock:inst|random:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movingFruitBlock fruitBlock:inst7\|ropeFruitBlock:inst\|movingFruitBlock:inst1 " "Elaborating entity \"movingFruitBlock\" for hierarchy \"fruitBlock:inst7\|ropeFruitBlock:inst\|movingFruitBlock:inst1\"" {  } { { "RTL/VGA/ropeFruitBlock.bdf" "inst1" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/ropeFruitBlock.bdf" { { 544 512 744 736 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fruit_move fruitBlock:inst7\|ropeFruitBlock:inst\|movingFruitBlock:inst1\|fruit_move:inst " "Elaborating entity \"fruit_move\" for hierarchy \"fruitBlock:inst7\|ropeFruitBlock:inst\|movingFruitBlock:inst1\|fruit_move:inst\"" {  } { { "RTL/VGA/movingFruitBlock.bdf" "inst" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/movingFruitBlock.bdf" { { 312 112 328 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123532 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 fruit_move.sv(69) " "Verilog HDL assignment warning at fruit_move.sv(69): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/fruit_move.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/fruit_move.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123532 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|ropeFruitBlock:inst|movingFruitBlock:inst1|fruit_move:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random fruitBlock:inst7\|ropeFruitBlock:inst\|movingFruitBlock:inst1\|random:inst7 " "Elaborating entity \"random\" for hierarchy \"fruitBlock:inst7\|ropeFruitBlock:inst\|movingFruitBlock:inst1\|random:inst7\"" {  } { { "RTL/VGA/movingFruitBlock.bdf" "inst7" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/movingFruitBlock.bdf" { { 32 744 960 144 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123532 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123532 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|ropeFruitBlock:inst|movingFruitBlock:inst1|random:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123532 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|ropeFruitBlock:inst|movingFruitBlock:inst1|random:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123532 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|ropeFruitBlock:inst|movingFruitBlock:inst1|random:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123532 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|ropeFruitBlock:inst|movingFruitBlock:inst1|random:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fruitOnRope fruitBlock:inst7\|ropeFruitBlock:inst\|fruitOnRope:inst6 " "Elaborating entity \"fruitOnRope\" for hierarchy \"fruitBlock:inst7\|ropeFruitBlock:inst\|fruitOnRope:inst6\"" {  } { { "RTL/VGA/ropeFruitBlock.bdf" "inst6" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/ropeFruitBlock.bdf" { { 312 520 728 472 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoConstNumber fruitBlock:inst7\|ropeFruitBlock:inst\|fruitOnRope:inst6\|twoConstNumber:inst " "Elaborating entity \"twoConstNumber\" for hierarchy \"fruitBlock:inst7\|ropeFruitBlock:inst\|fruitOnRope:inst6\|twoConstNumber:inst\"" {  } { { "RTL/VGA/fruitOnRope.bdf" "inst" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/fruitOnRope.bdf" { { 392 -16 144 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random fruitBlock:inst7\|ropeFruitBlock:inst\|fruitOnRope:inst6\|random:inst7 " "Elaborating entity \"random\" for hierarchy \"fruitBlock:inst7\|ropeFruitBlock:inst\|fruitOnRope:inst6\|random:inst7\"" {  } { { "RTL/VGA/fruitOnRope.bdf" "inst7" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/fruitOnRope.bdf" { { 568 280 496 680 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123563 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123563 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|ropeFruitBlock:inst|fruitOnRope:inst6|random:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123563 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|ropeFruitBlock:inst|fruitOnRope:inst6|random:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123563 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|ropeFruitBlock:inst|fruitOnRope:inst6|random:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123563 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|ropeFruitBlock:inst|fruitOnRope:inst6|random:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fruitOnRope fruitBlock:inst7\|ropeFruitBlock:inst\|fruitOnRope:inst5 " "Elaborating entity \"fruitOnRope\" for hierarchy \"fruitBlock:inst7\|ropeFruitBlock:inst\|fruitOnRope:inst5\"" {  } { { "RTL/VGA/ropeFruitBlock.bdf" "inst5" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/ropeFruitBlock.bdf" { { 360 1152 1360 520 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoConstNumber fruitBlock:inst7\|ropeFruitBlock:inst\|fruitOnRope:inst5\|twoConstNumber:inst " "Elaborating entity \"twoConstNumber\" for hierarchy \"fruitBlock:inst7\|ropeFruitBlock:inst\|fruitOnRope:inst5\|twoConstNumber:inst\"" {  } { { "RTL/VGA/fruitOnRope.bdf" "inst" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/fruitOnRope.bdf" { { 392 -16 144 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random fruitBlock:inst7\|ropeFruitBlock:inst\|fruitOnRope:inst5\|random:inst7 " "Elaborating entity \"random\" for hierarchy \"fruitBlock:inst7\|ropeFruitBlock:inst\|fruitOnRope:inst5\|random:inst7\"" {  } { { "RTL/VGA/fruitOnRope.bdf" "inst7" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/fruitOnRope.bdf" { { 568 280 496 680 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123594 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123594 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|ropeFruitBlock:inst|fruitOnRope:inst5|random:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123594 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|ropeFruitBlock:inst|fruitOnRope:inst5|random:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123594 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|ropeFruitBlock:inst|fruitOnRope:inst5|random:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123594 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|ropeFruitBlock:inst|fruitOnRope:inst5|random:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movingFruitBlock fruitBlock:inst7\|ropeFruitBlock:inst\|movingFruitBlock:inst3 " "Elaborating entity \"movingFruitBlock\" for hierarchy \"fruitBlock:inst7\|ropeFruitBlock:inst\|movingFruitBlock:inst3\"" {  } { { "RTL/VGA/ropeFruitBlock.bdf" "inst3" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/ropeFruitBlock.bdf" { { 808 512 744 1000 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fruit_move fruitBlock:inst7\|ropeFruitBlock:inst\|movingFruitBlock:inst3\|fruit_move:inst " "Elaborating entity \"fruit_move\" for hierarchy \"fruitBlock:inst7\|ropeFruitBlock:inst\|movingFruitBlock:inst3\|fruit_move:inst\"" {  } { { "RTL/VGA/movingFruitBlock.bdf" "inst" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/movingFruitBlock.bdf" { { 312 112 328 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123610 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 fruit_move.sv(69) " "Verilog HDL assignment warning at fruit_move.sv(69): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/fruit_move.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/fruit_move.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123610 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|ropeFruitBlock:inst|movingFruitBlock:inst3|fruit_move:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random fruitBlock:inst7\|ropeFruitBlock:inst\|movingFruitBlock:inst3\|random:inst7 " "Elaborating entity \"random\" for hierarchy \"fruitBlock:inst7\|ropeFruitBlock:inst\|movingFruitBlock:inst3\|random:inst7\"" {  } { { "RTL/VGA/movingFruitBlock.bdf" "inst7" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/movingFruitBlock.bdf" { { 32 744 960 144 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123610 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123610 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|ropeFruitBlock:inst|movingFruitBlock:inst3|random:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123610 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|ropeFruitBlock:inst|movingFruitBlock:inst3|random:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123610 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|ropeFruitBlock:inst|movingFruitBlock:inst3|random:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123610 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|ropeFruitBlock:inst|movingFruitBlock:inst3|random:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movingFruitBlock fruitBlock:inst7\|ropeFruitBlock:inst\|movingFruitBlock:inst4 " "Elaborating entity \"movingFruitBlock\" for hierarchy \"fruitBlock:inst7\|ropeFruitBlock:inst\|movingFruitBlock:inst4\"" {  } { { "RTL/VGA/ropeFruitBlock.bdf" "inst4" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/ropeFruitBlock.bdf" { { 72 1208 1440 264 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fruit_move fruitBlock:inst7\|ropeFruitBlock:inst\|movingFruitBlock:inst4\|fruit_move:inst " "Elaborating entity \"fruit_move\" for hierarchy \"fruitBlock:inst7\|ropeFruitBlock:inst\|movingFruitBlock:inst4\|fruit_move:inst\"" {  } { { "RTL/VGA/movingFruitBlock.bdf" "inst" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/movingFruitBlock.bdf" { { 312 112 328 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123641 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 fruit_move.sv(69) " "Verilog HDL assignment warning at fruit_move.sv(69): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/fruit_move.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/fruit_move.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123641 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|ropeFruitBlock:inst|movingFruitBlock:inst4|fruit_move:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random fruitBlock:inst7\|ropeFruitBlock:inst\|movingFruitBlock:inst4\|random:inst7 " "Elaborating entity \"random\" for hierarchy \"fruitBlock:inst7\|ropeFruitBlock:inst\|movingFruitBlock:inst4\|random:inst7\"" {  } { { "RTL/VGA/movingFruitBlock.bdf" "inst7" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/movingFruitBlock.bdf" { { 32 744 960 144 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123641 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123641 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|ropeFruitBlock:inst|movingFruitBlock:inst4|random:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123641 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|ropeFruitBlock:inst|movingFruitBlock:inst4|random:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123641 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|ropeFruitBlock:inst|movingFruitBlock:inst4|random:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (8)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123641 "|TOP_VGA_MONKEY_KONG|fruitBlock:inst7|ropeFruitBlock:inst|movingFruitBlock:inst4|random:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixDrawingReq_mux fruitBlock:inst7\|ropeFruitBlock:inst\|sixDrawingReq_mux:inst16 " "Elaborating entity \"sixDrawingReq_mux\" for hierarchy \"fruitBlock:inst7\|ropeFruitBlock:inst\|sixDrawingReq_mux:inst16\"" {  } { { "RTL/VGA/ropeFruitBlock.bdf" "inst16" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/ropeFruitBlock.bdf" { { 192 1672 1904 464 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monstersBlock monstersBlock:inst34 " "Elaborating entity \"monstersBlock\" for hierarchy \"monstersBlock:inst34\"" {  } { { "RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" "inst34" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" { { 1032 -1120 -872 1192 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monster_BitMap monstersBlock:inst34\|monster_BitMap:inst11 " "Elaborating entity \"monster_BitMap\" for hierarchy \"monstersBlock:inst34\|monster_BitMap:inst11\"" {  } { { "RTL/VGA/monstersBlock.bdf" "inst11" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monstersBlock.bdf" { { 632 1392 1632 776 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123673 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640239123735 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640239123735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monster_move monstersBlock:inst34\|monster_move:inst " "Elaborating entity \"monster_move\" for hierarchy \"monstersBlock:inst34\|monster_move:inst\"" {  } { { "RTL/VGA/monstersBlock.bdf" "inst" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monstersBlock.bdf" { { 192 128 344 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123751 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 monster_move.sv(99) " "Verilog HDL assignment warning at monster_move.sv(99): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/monster_move.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monster_move.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123751 "|TOP_VGA_MONKEY_KONG|monstersBlock:inst34|monster_move:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 monster_move.sv(100) " "Verilog HDL assignment warning at monster_move.sv(100): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/monster_move.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monster_move.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123751 "|TOP_VGA_MONKEY_KONG|monstersBlock:inst34|monster_move:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monster_move monstersBlock:inst34\|monster_move:inst14 " "Elaborating entity \"monster_move\" for hierarchy \"monstersBlock:inst34\|monster_move:inst14\"" {  } { { "RTL/VGA/monstersBlock.bdf" "inst14" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monstersBlock.bdf" { { 488 144 360 632 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123766 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 monster_move.sv(99) " "Verilog HDL assignment warning at monster_move.sv(99): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/monster_move.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monster_move.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123766 "|TOP_VGA_MONKEY_KONG|monstersBlock:inst34|monster_move:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 monster_move.sv(100) " "Verilog HDL assignment warning at monster_move.sv(100): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/monster_move.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monster_move.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123766 "|TOP_VGA_MONKEY_KONG|monstersBlock:inst34|monster_move:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constNumber monstersBlock:inst34\|constNumber:inst6 " "Elaborating entity \"constNumber\" for hierarchy \"monstersBlock:inst34\|constNumber:inst6\"" {  } { { "RTL/VGA/monstersBlock.bdf" "inst6" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monstersBlock.bdf" { { 536 -192 -32 616 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monster_move monstersBlock:inst34\|monster_move:inst15 " "Elaborating entity \"monster_move\" for hierarchy \"monstersBlock:inst34\|monster_move:inst15\"" {  } { { "RTL/VGA/monstersBlock.bdf" "inst15" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monstersBlock.bdf" { { 752 144 360 896 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123782 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 monster_move.sv(99) " "Verilog HDL assignment warning at monster_move.sv(99): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/monster_move.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monster_move.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123782 "|TOP_VGA_MONKEY_KONG|monstersBlock:inst34|monster_move:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 monster_move.sv(100) " "Verilog HDL assignment warning at monster_move.sv(100): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/monster_move.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monster_move.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123782 "|TOP_VGA_MONKEY_KONG|monstersBlock:inst34|monster_move:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constNumber monstersBlock:inst34\|constNumber:inst7 " "Elaborating entity \"constNumber\" for hierarchy \"monstersBlock:inst34\|constNumber:inst7\"" {  } { { "RTL/VGA/monstersBlock.bdf" "inst7" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monstersBlock.bdf" { { 800 -184 -24 880 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyBlock keyBlock:inst75 " "Elaborating entity \"keyBlock\" for hierarchy \"keyBlock:inst75\"" {  } { { "RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" "inst75" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" { { 344 880 1104 536 "inst75" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_BitMap keyBlock:inst75\|key_BitMap:inst " "Elaborating entity \"key_BitMap\" for hierarchy \"keyBlock:inst75\|key_BitMap:inst\"" {  } { { "RTL/VGA/keyBlock.bdf" "inst" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/keyBlock.bdf" { { -336 928 1168 -160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123813 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640239123860 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640239123860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object keyBlock:inst75\|square_object:inst12 " "Elaborating entity \"square_object\" for hierarchy \"keyBlock:inst75\|square_object:inst12\"" {  } { { "RTL/VGA/keyBlock.bdf" "inst12" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/keyBlock.bdf" { { -336 384 608 -192 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random keyBlock:inst75\|random:inst5 " "Elaborating entity \"random\" for hierarchy \"keyBlock:inst75\|random:inst5\"" {  } { { "RTL/VGA/keyBlock.bdf" "inst5" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/keyBlock.bdf" { { -376 -184 32 -264 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123876 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123876 "|TOP_VGA_MONKEY_KONG|keyBlock:inst75|random:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123876 "|TOP_VGA_MONKEY_KONG|keyBlock:inst75|random:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123876 "|TOP_VGA_MONKEY_KONG|keyBlock:inst75|random:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123876 "|TOP_VGA_MONKEY_KONG|keyBlock:inst75|random:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random keyBlock:inst75\|random:inst6 " "Elaborating entity \"random\" for hierarchy \"keyBlock:inst75\|random:inst6\"" {  } { { "RTL/VGA/keyBlock.bdf" "inst6" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/keyBlock.bdf" { { -192 -176 40 -80 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123891 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123891 "|TOP_VGA_MONKEY_KONG|keyBlock:inst75|random:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123891 "|TOP_VGA_MONKEY_KONG|keyBlock:inst75|random:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123891 "|TOP_VGA_MONKEY_KONG|keyBlock:inst75|random:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239123891 "|TOP_VGA_MONKEY_KONG|keyBlock:inst75|random:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoConstNumber keyBlock:inst75\|twoConstNumber:inst4 " "Elaborating entity \"twoConstNumber\" for hierarchy \"keyBlock:inst75\|twoConstNumber:inst4\"" {  } { { "RTL/VGA/keyBlock.bdf" "inst4" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/keyBlock.bdf" { { 48 -240 -80 128 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HeartsBlock HeartsBlock:inst15 " "Elaborating entity \"HeartsBlock\" for hierarchy \"HeartsBlock:inst15\"" {  } { { "RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" "inst15" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" { { 128 -496 -232 288 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123907 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "RGBoutHeart1\[7..0\] RGBoutHeart " "Bus \"RGBoutHeart1\[7..0\]\" found using same base name as \"RGBoutHeart\", which might lead to a name conflict." {  } { { "RTL/VGA/HeartsBlock.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/HeartsBlock.bdf" { { 88 872 1032 105 "RGBoutHeart1\[7..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1640239123907 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "RGBoutHeart3\[7..0\] RGBoutHeart " "Bus \"RGBoutHeart3\[7..0\]\" found using same base name as \"RGBoutHeart\", which might lead to a name conflict." {  } { { "RTL/VGA/HeartsBlock.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/HeartsBlock.bdf" { { 504 872 1032 521 "RGBoutHeart3\[7..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1640239123907 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "RGBoutHeart2\[7..0\] RGBoutHeart " "Bus \"RGBoutHeart2\[7..0\]\" found using same base name as \"RGBoutHeart\", which might lead to a name conflict." {  } { { "RTL/VGA/HeartsBlock.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/HeartsBlock.bdf" { { 288 872 1008 305 "RGBoutHeart2\[7..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1640239123907 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "RGBoutHeart1\[7..0\] RGBoutHeart " "Bus \"RGBoutHeart1\[7..0\]\" found using same base name as \"RGBoutHeart\", which might lead to a name conflict." {  } { { "RTL/VGA/HeartsBlock.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/HeartsBlock.bdf" { { 272 1088 1201 289 "RGBoutHeart1\[7..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1640239123907 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "RGBoutHeart2\[7..0\] RGBoutHeart " "Bus \"RGBoutHeart2\[7..0\]\" found using same base name as \"RGBoutHeart\", which might lead to a name conflict." {  } { { "RTL/VGA/HeartsBlock.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/HeartsBlock.bdf" { { 304 1088 1200 321 "RGBoutHeart2\[7..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1640239123907 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "RGBoutHeart3\[7..0\] RGBoutHeart " "Bus \"RGBoutHeart3\[7..0\]\" found using same base name as \"RGBoutHeart\", which might lead to a name conflict." {  } { { "RTL/VGA/HeartsBlock.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/HeartsBlock.bdf" { { 336 1088 1200 353 "RGBoutHeart3\[7..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1640239123907 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "RGBoutHeart " "Converted elements in bus name \"RGBoutHeart\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "RGBoutHeart\[7..0\] RGBoutHeart7..0 " "Converted element name(s) from \"RGBoutHeart\[7..0\]\" to \"RGBoutHeart7..0\"" {  } { { "RTL/VGA/HeartsBlock.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/HeartsBlock.bdf" { { 248 1576 1758 264 "RGBoutHeart\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239123907 ""}  } { { "RTL/VGA/HeartsBlock.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/HeartsBlock.bdf" { { 248 1576 1758 264 "RGBoutHeart\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1640239123907 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "RGBoutHeart1 " "Converted elements in bus name \"RGBoutHeart1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "RGBoutHeart1\[7..0\] RGBoutHeart17..0 " "Converted element name(s) from \"RGBoutHeart1\[7..0\]\" to \"RGBoutHeart17..0\"" {  } { { "RTL/VGA/HeartsBlock.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/HeartsBlock.bdf" { { 88 872 1032 105 "RGBoutHeart1\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239123907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "RGBoutHeart1\[7..0\] RGBoutHeart17..0 " "Converted element name(s) from \"RGBoutHeart1\[7..0\]\" to \"RGBoutHeart17..0\"" {  } { { "RTL/VGA/HeartsBlock.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/HeartsBlock.bdf" { { 272 1088 1201 289 "RGBoutHeart1\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239123907 ""}  } { { "RTL/VGA/HeartsBlock.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/HeartsBlock.bdf" { { 88 872 1032 105 "RGBoutHeart1\[7..0\]" "" } { 272 1088 1201 289 "RGBoutHeart1\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1640239123907 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "RGBoutHeart2 " "Converted elements in bus name \"RGBoutHeart2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "RGBoutHeart2\[7..0\] RGBoutHeart27..0 " "Converted element name(s) from \"RGBoutHeart2\[7..0\]\" to \"RGBoutHeart27..0\"" {  } { { "RTL/VGA/HeartsBlock.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/HeartsBlock.bdf" { { 288 872 1008 305 "RGBoutHeart2\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239123907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "RGBoutHeart2\[7..0\] RGBoutHeart27..0 " "Converted element name(s) from \"RGBoutHeart2\[7..0\]\" to \"RGBoutHeart27..0\"" {  } { { "RTL/VGA/HeartsBlock.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/HeartsBlock.bdf" { { 304 1088 1200 321 "RGBoutHeart2\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239123907 ""}  } { { "RTL/VGA/HeartsBlock.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/HeartsBlock.bdf" { { 288 872 1008 305 "RGBoutHeart2\[7..0\]" "" } { 304 1088 1200 321 "RGBoutHeart2\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1640239123907 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "RGBoutHeart3 " "Converted elements in bus name \"RGBoutHeart3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "RGBoutHeart3\[7..0\] RGBoutHeart37..0 " "Converted element name(s) from \"RGBoutHeart3\[7..0\]\" to \"RGBoutHeart37..0\"" {  } { { "RTL/VGA/HeartsBlock.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/HeartsBlock.bdf" { { 504 872 1032 521 "RGBoutHeart3\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239123907 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "RGBoutHeart3\[7..0\] RGBoutHeart37..0 " "Converted element name(s) from \"RGBoutHeart3\[7..0\]\" to \"RGBoutHeart37..0\"" {  } { { "RTL/VGA/HeartsBlock.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/HeartsBlock.bdf" { { 336 1088 1200 353 "RGBoutHeart3\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239123907 ""}  } { { "RTL/VGA/HeartsBlock.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/HeartsBlock.bdf" { { 504 872 1032 521 "RGBoutHeart3\[7..0\]" "" } { 336 1088 1200 353 "RGBoutHeart3\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1640239123907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HeartBlock HeartsBlock:inst15\|HeartBlock:inst " "Elaborating entity \"HeartBlock\" for hierarchy \"HeartsBlock:inst15\|HeartBlock:inst\"" {  } { { "RTL/VGA/HeartsBlock.bdf" "inst" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/HeartsBlock.bdf" { { 56 608 872 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Heart_BitMap HeartsBlock:inst15\|HeartBlock:inst\|Heart_BitMap:inst1 " "Elaborating entity \"Heart_BitMap\" for hierarchy \"HeartsBlock:inst15\|HeartBlock:inst\|Heart_BitMap:inst1\"" {  } { { "RTL/VGA/HeartBlock.bdf" "inst1" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/HeartBlock.bdf" { { 168 824 1072 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123923 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640239123938 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640239123938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constNumber HeartsBlock:inst15\|HeartBlock:inst\|constNumber:inst2 " "Elaborating entity \"constNumber\" for hierarchy \"HeartsBlock:inst15\|HeartBlock:inst\|constNumber:inst2\"" {  } { { "RTL/VGA/HeartBlock.bdf" "inst2" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/HeartBlock.bdf" { { 264 -248 -88 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constNumber HeartsBlock:inst15\|HeartBlock:inst\|constNumber:inst3 " "Elaborating entity \"constNumber\" for hierarchy \"HeartsBlock:inst15\|HeartBlock:inst\|constNumber:inst3\"" {  } { { "RTL/VGA/HeartBlock.bdf" "inst3" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/HeartBlock.bdf" { { 360 -256 -96 440 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HeartBlock HeartsBlock:inst15\|HeartBlock:inst2 " "Elaborating entity \"HeartBlock\" for hierarchy \"HeartsBlock:inst15\|HeartBlock:inst2\"" {  } { { "RTL/VGA/HeartsBlock.bdf" "inst2" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/HeartsBlock.bdf" { { 256 608 872 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Heart_BitMap HeartsBlock:inst15\|HeartBlock:inst2\|Heart_BitMap:inst1 " "Elaborating entity \"Heart_BitMap\" for hierarchy \"HeartsBlock:inst15\|HeartBlock:inst2\|Heart_BitMap:inst1\"" {  } { { "RTL/VGA/HeartBlock.bdf" "inst1" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/HeartBlock.bdf" { { 168 824 1072 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239123969 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640239123985 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640239123985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constNumber HeartsBlock:inst15\|HeartBlock:inst2\|constNumber:inst2 " "Elaborating entity \"constNumber\" for hierarchy \"HeartsBlock:inst15\|HeartBlock:inst2\|constNumber:inst2\"" {  } { { "RTL/VGA/HeartBlock.bdf" "inst2" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/HeartBlock.bdf" { { 264 -248 -88 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239124001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HeartBlock HeartsBlock:inst15\|HeartBlock:inst3 " "Elaborating entity \"HeartBlock\" for hierarchy \"HeartsBlock:inst15\|HeartBlock:inst3\"" {  } { { "RTL/VGA/HeartsBlock.bdf" "inst3" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/HeartsBlock.bdf" { { 472 608 872 632 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239124001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Heart_BitMap HeartsBlock:inst15\|HeartBlock:inst3\|Heart_BitMap:inst1 " "Elaborating entity \"Heart_BitMap\" for hierarchy \"HeartsBlock:inst15\|HeartBlock:inst3\|Heart_BitMap:inst1\"" {  } { { "RTL/VGA/HeartBlock.bdf" "inst1" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/HeartBlock.bdf" { { 168 824 1072 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239124016 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640239124032 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640239124032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "livesScoresCounter_Block livesScoresCounter_Block:inst48 " "Elaborating entity \"livesScoresCounter_Block\" for hierarchy \"livesScoresCounter_Block:inst48\"" {  } { { "RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" "inst48" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" { { -280 480 736 -8 "inst48" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239124047 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 livesScoresCounter_Block.sv(41) " "Verilog HDL assignment warning at livesScoresCounter_Block.sv(41): truncated value with size 32 to match size of target (2)" {  } { { "RTL/VGA/livesScoresCounter_Block.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/livesScoresCounter_Block.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239124047 "|TOP_VGA_MONKEY_KONG|livesScoresCounter_Block:inst48"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 livesScoresCounter_Block.sv(51) " "Verilog HDL assignment warning at livesScoresCounter_Block.sv(51): truncated value with size 32 to match size of target (2)" {  } { { "RTL/VGA/livesScoresCounter_Block.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/livesScoresCounter_Block.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239124047 "|TOP_VGA_MONKEY_KONG|livesScoresCounter_Block:inst48"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 livesScoresCounter_Block.sv(54) " "Verilog HDL assignment warning at livesScoresCounter_Block.sv(54): truncated value with size 32 to match size of target (2)" {  } { { "RTL/VGA/livesScoresCounter_Block.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/livesScoresCounter_Block.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239124047 "|TOP_VGA_MONKEY_KONG|livesScoresCounter_Block:inst48"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 livesScoresCounter_Block.sv(58) " "Verilog HDL assignment warning at livesScoresCounter_Block.sv(58): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/livesScoresCounter_Block.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/livesScoresCounter_Block.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239124047 "|TOP_VGA_MONKEY_KONG|livesScoresCounter_Block:inst48"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 livesScoresCounter_Block.sv(66) " "Verilog HDL assignment warning at livesScoresCounter_Block.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/livesScoresCounter_Block.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/livesScoresCounter_Block.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239124047 "|TOP_VGA_MONKEY_KONG|livesScoresCounter_Block:inst48"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 livesScoresCounter_Block.sv(67) " "Verilog HDL assignment warning at livesScoresCounter_Block.sv(67): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/livesScoresCounter_Block.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/livesScoresCounter_Block.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239124047 "|TOP_VGA_MONKEY_KONG|livesScoresCounter_Block:inst48"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 livesScoresCounter_Block.sv(79) " "Verilog HDL assignment warning at livesScoresCounter_Block.sv(79): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/livesScoresCounter_Block.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/livesScoresCounter_Block.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239124047 "|TOP_VGA_MONKEY_KONG|livesScoresCounter_Block:inst48"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 livesScoresCounter_Block.sv(80) " "Verilog HDL assignment warning at livesScoresCounter_Block.sv(80): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/livesScoresCounter_Block.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/livesScoresCounter_Block.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239124047 "|TOP_VGA_MONKEY_KONG|livesScoresCounter_Block:inst48"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "startGameBlock startGameBlock:inst21 " "Elaborating entity \"startGameBlock\" for hierarchy \"startGameBlock:inst21\"" {  } { { "RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" "inst21" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" { { 528 -472 -232 656 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239124047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "startGame_BitMap startGameBlock:inst21\|startGame_BitMap:inst2 " "Elaborating entity \"startGame_BitMap\" for hierarchy \"startGameBlock:inst21\|startGame_BitMap:inst2\"" {  } { { "RTL/VGA/startGameBlock.bdf" "inst2" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/startGameBlock.bdf" { { 160 1144 1384 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239124063 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640239125844 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640239125844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object startGameBlock:inst21\|square_object:inst " "Elaborating entity \"square_object\" for hierarchy \"startGameBlock:inst21\|square_object:inst\"" {  } { { "RTL/VGA/startGameBlock.bdf" "inst" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/startGameBlock.bdf" { { 192 664 888 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239125862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constNumber startGameBlock:inst21\|constNumber:inst4 " "Elaborating entity \"constNumber\" for hierarchy \"startGameBlock:inst21\|constNumber:inst4\"" {  } { { "RTL/VGA/startGameBlock.bdf" "inst4" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/startGameBlock.bdf" { { 256 80 240 336 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239125878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constNumber startGameBlock:inst21\|constNumber:inst3 " "Elaborating entity \"constNumber\" for hierarchy \"startGameBlock:inst21\|constNumber:inst3\"" {  } { { "RTL/VGA/startGameBlock.bdf" "inst3" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/startGameBlock.bdf" { { 352 80 240 432 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239125893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameOverBlock gameOverBlock:inst22 " "Elaborating entity \"gameOverBlock\" for hierarchy \"gameOverBlock:inst22\"" {  } { { "RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" "inst22" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" { { 872 -392 -152 1000 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239125893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameOver_BitMap gameOverBlock:inst22\|gameOver_BitMap:inst1 " "Elaborating entity \"gameOver_BitMap\" for hierarchy \"gameOverBlock:inst22\|gameOver_BitMap:inst1\"" {  } { { "RTL/VGA/gameOverBlock.bdf" "inst1" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/gameOverBlock.bdf" { { 152 1120 1360 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239125893 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640239125925 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640239125925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object gameOverBlock:inst22\|square_object:inst " "Elaborating entity \"square_object\" for hierarchy \"gameOverBlock:inst22\|square_object:inst\"" {  } { { "RTL/VGA/gameOverBlock.bdf" "inst" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/gameOverBlock.bdf" { { 184 640 864 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239125925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constNumber gameOverBlock:inst22\|constNumber:inst3 " "Elaborating entity \"constNumber\" for hierarchy \"gameOverBlock:inst22\|constNumber:inst3\"" {  } { { "RTL/VGA/gameOverBlock.bdf" "inst3" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/gameOverBlock.bdf" { { 344 56 216 424 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239125940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "winerGameBlock winerGameBlock:inst2 " "Elaborating entity \"winerGameBlock\" for hierarchy \"winerGameBlock:inst2\"" {  } { { "RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" "inst2" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" { { 704 -384 -144 832 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239125940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "winGame_BitMap winerGameBlock:inst2\|winGame_BitMap:inst1 " "Elaborating entity \"winGame_BitMap\" for hierarchy \"winerGameBlock:inst2\|winGame_BitMap:inst1\"" {  } { { "RTL/VGA/winerGameBlock.bdf" "inst1" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/winerGameBlock.bdf" { { 192 1112 1352 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239125940 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640239126190 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640239126190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst4 " "Elaborating entity \"random\" for hierarchy \"random:inst4\"" {  } { { "RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" "inst4" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" { { 360 -1144 -928 472 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239126190 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239126190 "|TOP_VGA_MONKEY_KONG|random:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239126190 "|TOP_VGA_MONKEY_KONG|random:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239126190 "|TOP_VGA_MONKEY_KONG|random:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/KEYBOARD/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640239126190 "|TOP_VGA_MONKEY_KONG|random:inst4"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6l84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6l84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6l84 " "Found entity 1: altsyncram_6l84" {  } { { "db/altsyncram_6l84.tdf" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/db/altsyncram_6l84.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239127633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239127633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239127696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239127696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/db/mux_2hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239127727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239127727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_clc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_clc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_clc " "Found entity 1: mux_clc" {  } { { "db/mux_clc.tdf" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/db/mux_clc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239127899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239127899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239127977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239127977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_t8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t8i " "Found entity 1: cntr_t8i" {  } { { "db/cntr_t8i.tdf" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/db/cntr_t8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239128086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239128086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239128133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239128133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_24j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_24j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_24j " "Found entity 1: cntr_24j" {  } { { "db/cntr_24j.tdf" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/db/cntr_24j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239128180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239128180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v8i " "Found entity 1: cntr_v8i" {  } { { "db/cntr_v8i.tdf" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/db/cntr_v8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239128258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239128258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239128321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239128321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239128368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239128368 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239128477 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1640239128555 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.12.23.07:58:52 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl " "2021.12.23.07:58:52 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239132232 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239135013 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239135200 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239138832 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239138926 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239139019 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239139129 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239139129 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239139129 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1640239139832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6dfc5e3d/alt_sld_fab.v" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/db/ip/sld6dfc5e3d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239140019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239140019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239140097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239140097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239140097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239140097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239140144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239140144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239140222 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239140222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239140222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239140269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239140269 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1640239141300 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "livesScoresCounter_Block:inst48\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"livesScoresCounter_Block:inst48\|Mod0\"" {  } { { "RTL/VGA/livesScoresCounter_Block.sv" "Mod0" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/livesScoresCounter_Block.sv" 79 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239156432 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "livesScoresCounter_Block:inst48\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"livesScoresCounter_Block:inst48\|Div0\"" {  } { { "RTL/VGA/livesScoresCounter_Block.sv" "Div0" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/livesScoresCounter_Block.sv" 80 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239156432 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst\|FruitsMatrixBitMap:inst8\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst\|FruitsMatrixBitMap:inst8\|Mod0\"" {  } { { "RTL/VGA/FruitsMatrixBitMap.sv" "Mod0" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/FruitsMatrixBitMap.sv" 163 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239156432 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst1\|FruitsMatrixBitMap:inst8\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst1\|FruitsMatrixBitMap:inst8\|Mod0\"" {  } { { "RTL/VGA/FruitsMatrixBitMap.sv" "Mod0" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/FruitsMatrixBitMap.sv" 163 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239156432 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst2\|FruitsMatrixBitMap:inst8\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst2\|FruitsMatrixBitMap:inst8\|Mod0\"" {  } { { "RTL/VGA/FruitsMatrixBitMap.sv" "Mod0" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/FruitsMatrixBitMap.sv" 163 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239156432 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst3\|FruitsMatrixBitMap:inst8\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst3\|FruitsMatrixBitMap:inst8\|Mod0\"" {  } { { "RTL/VGA/FruitsMatrixBitMap.sv" "Mod0" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/FruitsMatrixBitMap.sv" 163 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239156432 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fruitBlock:inst7\|ropeFruitBlock:inst\|movingFruitBlock:inst\|FruitsMatrixBitMap:inst8\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fruitBlock:inst7\|ropeFruitBlock:inst\|movingFruitBlock:inst\|FruitsMatrixBitMap:inst8\|Mod0\"" {  } { { "RTL/VGA/FruitsMatrixBitMap.sv" "Mod0" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/FruitsMatrixBitMap.sv" 163 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239156432 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fruitBlock:inst7\|ropeFruitBlock:inst\|movingFruitBlock:inst1\|FruitsMatrixBitMap:inst8\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fruitBlock:inst7\|ropeFruitBlock:inst\|movingFruitBlock:inst1\|FruitsMatrixBitMap:inst8\|Mod0\"" {  } { { "RTL/VGA/FruitsMatrixBitMap.sv" "Mod0" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/FruitsMatrixBitMap.sv" 163 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239156432 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fruitBlock:inst7\|ropeFruitBlock:inst\|fruitOnRope:inst6\|FruitsMatrixBitMap:inst8\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fruitBlock:inst7\|ropeFruitBlock:inst\|fruitOnRope:inst6\|FruitsMatrixBitMap:inst8\|Mod0\"" {  } { { "RTL/VGA/FruitsMatrixBitMap.sv" "Mod0" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/FruitsMatrixBitMap.sv" 163 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239156432 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fruitBlock:inst7\|ropeFruitBlock:inst\|fruitOnRope:inst5\|FruitsMatrixBitMap:inst8\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fruitBlock:inst7\|ropeFruitBlock:inst\|fruitOnRope:inst5\|FruitsMatrixBitMap:inst8\|Mod0\"" {  } { { "RTL/VGA/FruitsMatrixBitMap.sv" "Mod0" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/FruitsMatrixBitMap.sv" 163 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239156432 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fruitBlock:inst7\|ropeFruitBlock:inst\|movingFruitBlock:inst3\|FruitsMatrixBitMap:inst8\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fruitBlock:inst7\|ropeFruitBlock:inst\|movingFruitBlock:inst3\|FruitsMatrixBitMap:inst8\|Mod0\"" {  } { { "RTL/VGA/FruitsMatrixBitMap.sv" "Mod0" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/FruitsMatrixBitMap.sv" 163 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239156432 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fruitBlock:inst7\|ropeFruitBlock:inst\|movingFruitBlock:inst4\|FruitsMatrixBitMap:inst8\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fruitBlock:inst7\|ropeFruitBlock:inst\|movingFruitBlock:inst4\|FruitsMatrixBitMap:inst8\|Mod0\"" {  } { { "RTL/VGA/FruitsMatrixBitMap.sv" "Mod0" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/FruitsMatrixBitMap.sv" 163 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239156432 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1640239156432 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "livesScoresCounter_Block:inst48\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"livesScoresCounter_Block:inst48\|lpm_divide:Mod0\"" {  } { { "RTL/VGA/livesScoresCounter_Block.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/livesScoresCounter_Block.sv" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239156479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "livesScoresCounter_Block:inst48\|lpm_divide:Mod0 " "Instantiated megafunction \"livesScoresCounter_Block:inst48\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239156479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239156479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239156479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239156479 ""}  } { { "RTL/VGA/livesScoresCounter_Block.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/livesScoresCounter_Block.sv" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640239156479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_42m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_42m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_42m " "Found entity 1: lpm_divide_42m" {  } { { "db/lpm_divide_42m.tdf" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/db/lpm_divide_42m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239156511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239156511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239156542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239156542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kse " "Found entity 1: alt_u_div_kse" {  } { { "db/alt_u_div_kse.tdf" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/db/alt_u_div_kse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239156557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239156557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "livesScoresCounter_Block:inst48\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"livesScoresCounter_Block:inst48\|lpm_divide:Div0\"" {  } { { "RTL/VGA/livesScoresCounter_Block.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/livesScoresCounter_Block.sv" 80 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239156573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "livesScoresCounter_Block:inst48\|lpm_divide:Div0 " "Instantiated megafunction \"livesScoresCounter_Block:inst48\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239156573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239156573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239156573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239156573 ""}  } { { "RTL/VGA/livesScoresCounter_Block.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/livesScoresCounter_Block.sv" 80 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640239156573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1am " "Found entity 1: lpm_divide_1am" {  } { { "db/lpm_divide_1am.tdf" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/db/lpm_divide_1am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239156620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239156620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst\|FruitsMatrixBitMap:inst8\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst\|FruitsMatrixBitMap:inst8\|lpm_divide:Mod0\"" {  } { { "RTL/VGA/FruitsMatrixBitMap.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/FruitsMatrixBitMap.sv" 163 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239156636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst\|FruitsMatrixBitMap:inst8\|lpm_divide:Mod0 " "Instantiated megafunction \"fruitBlock:inst7\|freeFruitBlock:inst1\|freeFruitDraw:inst\|FruitsMatrixBitMap:inst8\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239156636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239156636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239156636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640239156636 ""}  } { { "RTL/VGA/FruitsMatrixBitMap.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/FruitsMatrixBitMap.sv" 163 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640239156636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/db/lpm_divide_62m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239156667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239156667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239156698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239156698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/db/alt_u_div_ose.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640239156714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239156714 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "RTL/VGA/monster_move.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monster_move.sv" 50 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1640239158048 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1640239158048 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[16\] monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[16\]~_emulated monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[16\]~1 " "Register \"monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[16\]\" is converted into an equivalent circuit using register \"monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[16\]~_emulated\" and latch \"monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[16\]~1\"" {  } { { "RTL/VGA/monster_move.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monster_move.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640239158048 "|TOP_VGA_MONKEY_KONG|monstersBlock:inst34|monster_move:inst|topLeftX_FixedPoint[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[15\] monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[15\]~_emulated monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[15\]~5 " "Register \"monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[15\]\" is converted into an equivalent circuit using register \"monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[15\]~_emulated\" and latch \"monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[15\]~5\"" {  } { { "RTL/VGA/monster_move.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monster_move.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640239158048 "|TOP_VGA_MONKEY_KONG|monstersBlock:inst34|monster_move:inst|topLeftX_FixedPoint[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[14\] monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[14\]~_emulated monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[14\]~9 " "Register \"monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[14\]\" is converted into an equivalent circuit using register \"monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[14\]~_emulated\" and latch \"monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[14\]~9\"" {  } { { "RTL/VGA/monster_move.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monster_move.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640239158048 "|TOP_VGA_MONKEY_KONG|monstersBlock:inst34|monster_move:inst|topLeftX_FixedPoint[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[13\] monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[13\]~_emulated monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[13\]~13 " "Register \"monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[13\]\" is converted into an equivalent circuit using register \"monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[13\]~_emulated\" and latch \"monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[13\]~13\"" {  } { { "RTL/VGA/monster_move.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monster_move.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640239158048 "|TOP_VGA_MONKEY_KONG|monstersBlock:inst34|monster_move:inst|topLeftX_FixedPoint[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[12\] monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[12\]~_emulated monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[12\]~17 " "Register \"monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[12\]\" is converted into an equivalent circuit using register \"monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[12\]~_emulated\" and latch \"monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[12\]~17\"" {  } { { "RTL/VGA/monster_move.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monster_move.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640239158048 "|TOP_VGA_MONKEY_KONG|monstersBlock:inst34|monster_move:inst|topLeftX_FixedPoint[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[11\] monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[11\]~_emulated monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[11\]~21 " "Register \"monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[11\]\" is converted into an equivalent circuit using register \"monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[11\]~_emulated\" and latch \"monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[11\]~21\"" {  } { { "RTL/VGA/monster_move.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monster_move.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640239158048 "|TOP_VGA_MONKEY_KONG|monstersBlock:inst34|monster_move:inst|topLeftX_FixedPoint[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[10\] monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[10\]~_emulated monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[10\]~25 " "Register \"monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[10\]\" is converted into an equivalent circuit using register \"monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[10\]~_emulated\" and latch \"monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[10\]~25\"" {  } { { "RTL/VGA/monster_move.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monster_move.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640239158048 "|TOP_VGA_MONKEY_KONG|monstersBlock:inst34|monster_move:inst|topLeftX_FixedPoint[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[9\] monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[9\]~_emulated monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[9\]~29 " "Register \"monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[9\]\" is converted into an equivalent circuit using register \"monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[9\]~_emulated\" and latch \"monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[9\]~29\"" {  } { { "RTL/VGA/monster_move.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monster_move.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640239158048 "|TOP_VGA_MONKEY_KONG|monstersBlock:inst34|monster_move:inst|topLeftX_FixedPoint[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[8\] monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[8\]~_emulated monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[8\]~33 " "Register \"monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[8\]\" is converted into an equivalent circuit using register \"monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[8\]~_emulated\" and latch \"monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[8\]~33\"" {  } { { "RTL/VGA/monster_move.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monster_move.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640239158048 "|TOP_VGA_MONKEY_KONG|monstersBlock:inst34|monster_move:inst|topLeftX_FixedPoint[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[7\] monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[7\]~_emulated monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[7\]~37 " "Register \"monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[7\]\" is converted into an equivalent circuit using register \"monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[7\]~_emulated\" and latch \"monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[7\]~37\"" {  } { { "RTL/VGA/monster_move.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monster_move.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640239158048 "|TOP_VGA_MONKEY_KONG|monstersBlock:inst34|monster_move:inst|topLeftX_FixedPoint[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[6\] monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[6\]~_emulated monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[6\]~41 " "Register \"monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[6\]\" is converted into an equivalent circuit using register \"monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[6\]~_emulated\" and latch \"monstersBlock:inst34\|monster_move:inst\|topLeftX_FixedPoint\[6\]~41\"" {  } { { "RTL/VGA/monster_move.sv" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/monster_move.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640239158048 "|TOP_VGA_MONKEY_KONG|monstersBlock:inst34|monster_move:inst|topLeftX_FixedPoint[6]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1640239158048 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" { { 1280 -680 -504 1296 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239167621 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" { { 1280 -680 -504 1296 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239167621 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" { { 1280 -680 -504 1296 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239167621 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" { { 1280 -680 -504 1296 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239167621 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" { { 1280 -680 -504 1296 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239167621 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" { { 1280 -680 -504 1296 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239167621 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" { { 1280 -680 -504 1296 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239167621 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" { { 1280 -680 -504 1296 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239167621 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1640239167621 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" { { 168 472 648 184 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640239167621 "|TOP_VGA_MONKEY_KONG|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OVGA\[26\] VCC " "Pin \"OVGA\[26\]\" is stuck at VCC" {  } { { "RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" { { 736 1760 1936 752 "OVGA\[28..0\]" "" } { 728 1338 1760 745 "OVGA\[28..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640239167621 "|TOP_VGA_MONKEY_KONG|OVGA[26]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1640239167621 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239168027 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1640239180333 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/output_files/Lab1Demo.map.smsg " "Generated suppressed messages file C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/output_files/Lab1Demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239180724 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 53 73 0 0 20 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 53 of its 73 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 20 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1640239181942 ""}
{ "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO_TOP" "150 " "Attempting to remove 150 I/O cell(s) that do not connect to top-level pins or have illegal connectivity" { { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|MICROPHON_LED~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|MICROPHON_LED~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|MICROPHON_LED " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|MICROPHON_LED\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left_ack~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left_ack~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left_ack " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left_ack\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right_ack~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right_ack~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right_ack " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right_ack\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left_valid~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left_valid~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left_valid " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left_valid\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[0\]~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[0\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[1\]~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[1\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[2\]~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[2\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[3\]~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[3\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[4\]~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[4\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[5\]~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[5\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[6\]~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[6\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[7\]~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[7\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[8\]~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[8\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[9\]~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[9\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[9\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[10\]~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[10\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[10\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[11\]~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[11\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[11\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[12\]~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[12\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[12\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[13\]~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[13\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[13\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[14\]~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[14\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[14\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[15\]~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[15\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[15\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_left\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right_valid~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right_valid~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right_valid " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right_valid\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[0\]~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[0\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[1\]~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[1\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[2\]~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[2\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[3\]~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[3\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[4\]~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[4\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[5\]~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[5\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[6\]~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[6\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[7\]~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[7\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[8\]~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[8\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[9\]~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[9\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[9\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[10\]~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[10\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[10\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[11\]~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[11\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[11\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[12\]~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[12\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[12\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[13\]~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[13\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[13\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[14\]~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[14\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[14\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[15\]~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[15\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[15\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|adcdata_right\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|AUD_DACDAT~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|AUD_DACDAT~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|AUD_DACDAT " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|AUD_DACDAT\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|AUD_XCK~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|AUD_XCK~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|AUD_XCK " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|AUD_XCK\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|AUD_I2C_SCLK~output " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|AUD_I2C_SCLK~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|AUD_I2C_SCLK " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|AUD_I2C_SCLK\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|CLOCK_50~input " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|CLOCK_50~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|CLOCK_50 " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|CLOCK_50\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|resetN~input " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|resetN~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|resetN " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|resetN\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[15\]~input " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[15\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[15\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[14\]~input " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[14\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[14\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[13\]~input " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[13\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[13\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[12\]~input " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[12\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[12\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[11\]~input " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[11\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[11\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[10\]~input " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[10\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[10\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[9\]~input " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[9\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[9\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[8\]~input " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[8\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[8\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[7\]~input " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[7\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[7\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[6\]~input " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[6\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[6\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[5\]~input " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[5\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[5\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[4\]~input " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[4\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[4\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[3\]~input " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[3\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[3\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[2\]~input " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[2\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[2\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[1\]~input " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[1\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[1\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[0\]~input " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[0\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[0\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_left\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[15\]~input " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[15\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[15\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[14\]~input " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[14\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[14\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[13\]~input " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[13\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[13\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[12\]~input " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[12\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[12\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[11\]~input " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[11\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[11\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[10\]~input " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[10\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[10\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[9\]~input " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[9\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[9\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[8\]~input " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[8\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[8\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[7\]~input " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[7\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[7\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[6\]~input " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[6\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[6\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[5\]~input " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[5\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[5\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[4\]~input " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[4\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[4\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[3\]~input " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[3\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[3\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[2\]~input " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[2\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[2\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[1\]~input " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[1\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[1\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[0\]~input " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[0\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[0\] " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|dacdata_right\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|MICROPHON_ON~input " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|MICROPHON_ON~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst11\|audio_codec_controller:inst2\|MICROPHON_ON " "Removed I/O cell \"AUDIO:inst11\|audio_codec_controller:inst2\|MICROPHON_ON\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239181973 ""}  } {  } 0 35026 "Attempting to remove %1!d! I/O cell(s) that do not connect to top-level pins or have illegal connectivity" 0 0 "Analysis & Synthesis" 0 -1 1640239181973 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "16 0 1 0 0 " "Adding 16 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1640239182120 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640239182120 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "268 " "Optimize away 268 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|DACDATA_ACK " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|DACDATA_ACK\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|dac2serial:dac2serial_right_inst\|DACDATA_ACK " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|dac2serial:dac2serial_right_inst\|DACDATA_ACK\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA_VALID " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA_VALID\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[1\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[1\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[2\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[2\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[4\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[4\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[5\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[5\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[6\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[6\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[7\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[7\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[8\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[8\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[9\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[9\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[10\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[10\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[11\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[11\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[12\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[12\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[13\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[13\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[14\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[14\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[15\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[15\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA_VALID " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA_VALID\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[1\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[1\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[2\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[2\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[4\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[4\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[5\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[5\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[6\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[6\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[7\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[7\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[8\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[8\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[9\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[9\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[10\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[10\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[11\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[11\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[12\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[12\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[13\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[13\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[14\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[14\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[15\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[15\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff3 " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff3\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff2 " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff2\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ena " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ena\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[1\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[1\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[2\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[2\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[4\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[4\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[5\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[5\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[6\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[6\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[7\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[7\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[8\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[8\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[9\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[9\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[10\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[10\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[11\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[11\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[12\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[12\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[13\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[13\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[14\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[14\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[15\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[15\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff3 " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff3\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff2 " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff2\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ena " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ena\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[1\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[1\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[2\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[2\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[4\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[4\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[5\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[5\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[6\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[6\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[7\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[7\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[8\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[8\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[9\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[9\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[10\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[10\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[11\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[11\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[12\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[12\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[13\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[13\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[14\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[14\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[15\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[15\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff1 " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff1\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xq\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xq\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff1 " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff1\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xq\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xq\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[4\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[4\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[4\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[4\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[5\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[5\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[7\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[7\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[4\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[4\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[2\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[2\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[1\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[1\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[6\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[6\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[13\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[13\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[15\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[15\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[12\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[12\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[14\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[14\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[21\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[21\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[23\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[23\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[20\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[20\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[22\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[22\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[29\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[29\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[31\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[31\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[28\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[28\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[30\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[30\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[5\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[5\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[7\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[7\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[4\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[4\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[2\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[2\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[1\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[1\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[6\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[6\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[13\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[13\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[15\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[15\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[12\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[12\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[14\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[14\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[21\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[21\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[23\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[23\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[20\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[20\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[22\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[22\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[29\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[29\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[31\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[31\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[28\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[28\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[30\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[30\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode73w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode73w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode93w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode93w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode63w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode63w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[1\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[1\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[3\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[3\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[0\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[0\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[2\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[2\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode83w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode83w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode165w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode165w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode185w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode185w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode155w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode155w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[9\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[9\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[11\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[11\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[8\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[8\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[10\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[10\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode175w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode175w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode256w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode256w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode276w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode276w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode246w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode246w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[17\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[17\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[19\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[19\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[16\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[16\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[18\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[18\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode266w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode266w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode347w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode347w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode367w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode367w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode337w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode337w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[25\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[25\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[27\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[27\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[24\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[24\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[26\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[26\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode357w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode357w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode73w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode73w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode93w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode93w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode63w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode63w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[1\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[1\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[3\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[3\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[0\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[0\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[2\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[2\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode83w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode83w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode165w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode165w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode185w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode185w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode155w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode155w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[9\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[9\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[11\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[11\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[8\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[8\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[10\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[10\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode175w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode175w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode256w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode256w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode276w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode276w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode246w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode246w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[17\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[17\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[19\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[19\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[16\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[16\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[18\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[18\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode266w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode266w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode347w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode347w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode367w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode367w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode337w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode337w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[25\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[25\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[27\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[27\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[24\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[24\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[26\]\[0\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[26\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode357w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode357w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode33w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode33w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode53w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode53w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode16w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode16w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode43w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode43w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode125w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode125w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode145w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode145w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode114w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode114w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode135w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode135w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode216w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode216w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode236w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode236w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode205w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode205w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode226w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode226w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode307w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode307w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode327w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode327w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode296w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode296w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode317w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode317w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode33w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode33w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode53w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode53w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode16w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode16w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode43w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode43w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode125w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode125w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode145w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode145w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode114w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode114w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode135w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode135w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode216w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode216w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode236w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode236w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode205w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode205w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode226w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode226w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode307w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode307w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode327w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode327w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode296w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode296w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode317w\[3\] " "Node: \"AUDIO:inst11\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode317w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182370 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1640239182370 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" "" { Schematic "C:/technion/semester_5/ElectricalEngineeringLab/final_project/Project/home_20_12/RTL/VGA/TOP_VGA_MONKEY_KONG.bdf" { { 1280 -1264 -1088 1296 "AUD_ADCDAT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640239182854 "|TOP_VGA_MONKEY_KONG|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1640239182854 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10735 " "Implemented 10735 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640239182886 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640239182886 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1640239182886 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10568 " "Implemented 10568 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640239182886 ""} { "Info" "ICUT_CUT_TM_RAMS" "82 " "Implemented 82 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1640239182886 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1640239182886 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640239182886 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 190 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 190 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5033 " "Peak virtual memory: 5033 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640239182979 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 23 07:59:42 2021 " "Processing ended: Thu Dec 23 07:59:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640239182979 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640239182979 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:35 " "Total CPU time (on all processors): 00:01:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640239182979 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640239182979 ""}
