
---------- Begin Simulation Statistics ----------
final_tick                                34983691000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 195407                       # Simulator instruction rate (inst/s)
host_mem_usage                                4425400                       # Number of bytes of host memory used
host_op_rate                                   369650                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    83.52                       # Real time elapsed on the host
host_tick_rate                              418858305                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16320709                       # Number of instructions simulated
sim_ops                                      30873751                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.034984                       # Number of seconds simulated
sim_ticks                                 34983691000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     80                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     18916380                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.996738                       # CPI: cycles per instruction
system.cpu0.discardedOps                      3502474                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2501867                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        32868                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1828767                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1217                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       37477094                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.142924                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    3365289                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          194                       # TLB misses on write requests
system.cpu0.numCycles                        69967382                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              38775      0.20%      0.20% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14860976     78.56%     78.77% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 41062      0.22%     78.98% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1365      0.01%     78.99% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                24884      0.13%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   946      0.01%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 27378      0.14%     79.28% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc               112708      0.60%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 446      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               2046688     10.82%     90.70% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1656607      8.76%     99.45% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            64978      0.34%     99.80% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           38368      0.20%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                18916380                       # Class of committed instruction
system.cpu0.tickCycles                       32490288                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   39                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               36                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               77                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     77                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    6320709                       # Number of instructions committed
system.cpu1.committedOps                     11957371                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             11.069546                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2231843                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1598283                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        21731                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1167466                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          821                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       49200179                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.090338                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2120696                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          192                       # TLB misses on write requests
system.cpu1.numCycles                        69967381                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              25544      0.21%      0.21% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                9364334     78.31%     78.53% # Class of committed instruction
system.cpu1.op_class_0::IntMult                 23692      0.20%     78.73% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.01%     78.74% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                16014      0.13%     78.87% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     78.87% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     78.87% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     78.87% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     78.87% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     78.87% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     78.87% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     78.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.01%     78.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     78.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.01%     78.89% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     78.89% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 18078      0.15%     79.04% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                72839      0.61%     79.65% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.65% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.65% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.00%     79.65% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.65% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.65% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.65% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.65% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.65% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.65% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.65% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.65% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.65% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.65% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.65% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.65% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.65% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.65% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.65% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.65% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.65% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.65% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.65% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.65% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.65% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.65% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.65% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.65% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.65% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.65% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1306541     10.93%     90.58% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1059091      8.86%     99.44% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            42296      0.35%     99.79% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           24986      0.21%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                11957371                       # Class of committed instruction
system.cpu1.tickCycles                       20767202                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   36                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       327352                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        655729                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3724605                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        13300                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7449277                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          13300                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             255524                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        93203                       # Transaction distribution
system.membus.trans_dist::CleanEvict           234149                       # Transaction distribution
system.membus.trans_dist::ReadExReq             72852                       # Transaction distribution
system.membus.trans_dist::ReadExResp            72852                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        255525                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       984105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       984105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 984105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     26981056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     26981056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                26981056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            328377                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  328377    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              328377                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1096556500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1751912750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  34983691000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1730062                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1730062                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1730062                       # number of overall hits
system.cpu0.icache.overall_hits::total        1730062                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1635174                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1635174                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1635174                       # number of overall misses
system.cpu0.icache.overall_misses::total      1635174                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  23044459500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  23044459500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  23044459500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  23044459500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3365236                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3365236                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3365236                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3365236                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.485902                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.485902                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.485902                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.485902                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14092.970840                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14092.970840                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14092.970840                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14092.970840                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1635158                       # number of writebacks
system.cpu0.icache.writebacks::total          1635158                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1635174                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1635174                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1635174                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1635174                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  21409285500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  21409285500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  21409285500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  21409285500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.485902                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.485902                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.485902                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.485902                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13092.970840                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13092.970840                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13092.970840                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13092.970840                       # average overall mshr miss latency
system.cpu0.icache.replacements               1635158                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1730062                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1730062                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1635174                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1635174                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  23044459500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  23044459500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3365236                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3365236                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.485902                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.485902                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14092.970840                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14092.970840                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1635174                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1635174                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  21409285500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  21409285500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.485902                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.485902                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13092.970840                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13092.970840                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  34983691000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999609                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3365236                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1635174                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.058029                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999609                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999976                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         28557062                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        28557062                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34983691000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34983691000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34983691000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34983691000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34983691000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34983691000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3402031                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3402031                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3402031                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3402031                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       722658                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        722658                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       722658                       # number of overall misses
system.cpu0.dcache.overall_misses::total       722658                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  14496776500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14496776500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  14496776500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14496776500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      4124689                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4124689                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      4124689                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4124689                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.175203                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.175203                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.175203                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.175203                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 20060.355659                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 20060.355659                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 20060.355659                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 20060.355659                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       409035                       # number of writebacks
system.cpu0.dcache.writebacks::total           409035                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        85368                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        85368                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        85368                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        85368                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       637290                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       637290                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       637290                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       637290                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  11355303500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11355303500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  11355303500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11355303500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.154506                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.154506                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.154506                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.154506                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17818.110279                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17818.110279                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17818.110279                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17818.110279                       # average overall mshr miss latency
system.cpu0.dcache.replacements                637274                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1963572                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1963572                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       466732                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       466732                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   7131405000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7131405000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2430304                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2430304                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.192047                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.192047                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 15279.443021                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 15279.443021                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        18096                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        18096                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       448636                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       448636                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   6401664500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6401664500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.184601                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.184601                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14269.172559                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14269.172559                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1438459                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1438459                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       255926                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       255926                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   7365371500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7365371500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.151044                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.151044                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 28779.301439                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28779.301439                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        67272                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        67272                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       188654                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       188654                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4953639000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4953639000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26257.799994                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26257.799994                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  34983691000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999634                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4039321                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           637290                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.338278                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999634                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999977                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         33634802                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        33634802                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34983691000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  34983691000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34983691000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1080308                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1080308                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1080308                       # number of overall hits
system.cpu1.icache.overall_hits::total        1080308                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1040335                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1040335                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1040335                       # number of overall misses
system.cpu1.icache.overall_misses::total      1040335                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  26024151500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  26024151500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  26024151500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  26024151500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2120643                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2120643                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2120643                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2120643                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.490575                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.490575                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.490575                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.490575                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25015.164827                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25015.164827                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25015.164827                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25015.164827                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1040318                       # number of writebacks
system.cpu1.icache.writebacks::total          1040318                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1040335                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1040335                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1040335                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1040335                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  24983817500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  24983817500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  24983817500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  24983817500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.490575                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.490575                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.490575                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.490575                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24015.165788                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24015.165788                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24015.165788                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24015.165788                       # average overall mshr miss latency
system.cpu1.icache.replacements               1040318                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1080308                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1080308                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1040335                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1040335                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  26024151500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  26024151500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2120643                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2120643                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.490575                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.490575                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25015.164827                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25015.164827                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1040335                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1040335                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  24983817500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  24983817500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.490575                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.490575                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24015.165788                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24015.165788                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  34983691000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999593                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2120642                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1040334                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.038424                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999593                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999975                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18005478                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18005478                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34983691000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34983691000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34983691000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34983691000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34983691000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34983691000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      2163952                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2163952                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      2163952                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2163952                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       471277                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        471277                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       471277                       # number of overall misses
system.cpu1.dcache.overall_misses::total       471277                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  12606408500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12606408500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  12606408500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12606408500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2635229                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2635229                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2635229                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2635229                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.178837                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.178837                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.178837                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.178837                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 26749.466874                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26749.466874                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 26749.466874                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26749.466874                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       251666                       # number of writebacks
system.cpu1.dcache.writebacks::total           251666                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        59404                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        59404                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        59404                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        59404                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       411873                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       411873                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       411873                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       411873                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  10352727500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10352727500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  10352727500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10352727500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.156295                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.156295                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.156295                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.156295                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 25135.727518                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 25135.727518                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 25135.727518                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 25135.727518                       # average overall mshr miss latency
system.cpu1.dcache.replacements                411855                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1250105                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1250105                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       301441                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       301441                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   7230408500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7230408500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1551546                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1551546                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.194284                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.194284                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 23986.148201                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 23986.148201                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        11669                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        11669                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       289772                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       289772                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   6748095500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6748095500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.186763                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.186763                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 23287.603702                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23287.603702                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       913847                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        913847                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       169836                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       169836                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   5376000000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   5376000000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1083683                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1083683                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.156721                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.156721                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 31654.066276                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 31654.066276                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        47735                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        47735                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       122101                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       122101                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3604632000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3604632000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.112672                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.112672                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 29521.723819                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 29521.723819                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  34983691000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999619                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2575823                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           411871                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.253956                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999619                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999976                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         21493703                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        21493703                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34983691000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  34983691000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34983691000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1615608                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              589949                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              861679                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              329058                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3396294                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1615608                       # number of overall hits
system.l2.overall_hits::.cpu0.data             589949                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             861679                       # number of overall hits
system.l2.overall_hits::.cpu1.data             329058                       # number of overall hits
system.l2.overall_hits::total                 3396294                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             19566                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             47341                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst            178656                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             82815                       # number of demand (read+write) misses
system.l2.demand_misses::total                 328378                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            19566                       # number of overall misses
system.l2.overall_misses::.cpu0.data            47341                       # number of overall misses
system.l2.overall_misses::.cpu1.inst           178656                       # number of overall misses
system.l2.overall_misses::.cpu1.data            82815                       # number of overall misses
system.l2.overall_misses::total                328378                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1805623500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   3878715000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst  14196192000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   6075247000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      25955777500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1805623500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   3878715000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst  14196192000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   6075247000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     25955777500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1635174                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          637290                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1040335                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          411873                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3724672                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1635174                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         637290                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1040335                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         411873                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3724672                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.011966                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.074285                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.171729                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.201069                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.088163                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.011966                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.074285                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.171729                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.201069                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.088163                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 92283.731984                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 81931.412518                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 79461.042450                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 73359.258588                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79042.376469                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 92283.731984                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 81931.412518                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 79461.042450                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 73359.258588                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79042.376469                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               93203                       # number of writebacks
system.l2.writebacks::total                     93203                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst        19566                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        47341                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst       178656                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        82815                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            328378                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        19566                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        47341                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst       178656                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        82815                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           328378                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1609963500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   3405305000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst  12409642000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   5247107000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  22672017500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1609963500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   3405305000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst  12409642000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   5247107000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  22672017500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.011966                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.074285                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.171729                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.201069                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.088163                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.011966                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.074285                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.171729                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.201069                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.088163                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82283.731984                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 71931.412518                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 69461.098424                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 63359.379339                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69042.437374                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82283.731984                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 71931.412518                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 69461.098424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 63359.379339                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69042.437374                       # average overall mshr miss latency
system.l2.replacements                         332729                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       660701                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           660701                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       660701                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       660701                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2675476                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2675476                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2675476                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2675476                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         7923                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          7923                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data           151382                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            86520                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                237902                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          37272                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          35581                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               72853                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3057244500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2500989000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5558233500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       188654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       122101                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            310755                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.197568                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.291406                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.234439                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 82025.233419                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 70290.014333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76293.817688                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        37272                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        35581                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          72853                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2684524500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2145189000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4829713500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.197568                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.291406                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.234439                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 72025.233419                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 60290.295382                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66293.954950                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1615608                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        861679                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2477287                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        19566                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst       178656                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           198222                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1805623500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst  14196192000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  16001815500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1635174                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1040335                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2675509                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.011966                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.171729                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.074088                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 92283.731984                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 79461.042450                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80726.738203                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        19566                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst       178656                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       198222                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1609963500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst  12409642000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  14019605500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.011966                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.171729                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.074088                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82283.731984                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 69461.098424                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70726.788651                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       438567                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       242538                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            681105                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        10069                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        47234                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           57303                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    821470500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   3574258000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4395728500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       448636                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       289772                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        738408                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.022444                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.163004                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.077603                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 81584.119575                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 75671.296100                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76710.268223                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        10069                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        47234                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        57303                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    720780500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   3101918000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3822698500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.022444                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.163004                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.077603                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 71584.119575                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 65671.296100                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66710.268223                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  34983691000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.340841                       # Cycle average of tags in use
system.l2.tags.total_refs                     7441352                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    333753                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     22.295985                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.255681                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      165.705492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      460.288583                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      137.144048                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      245.947038                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.013922                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.161822                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.449501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.133930                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.240183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999356                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          478                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          233                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  59927969                       # Number of tag accesses
system.l2.tags.data_accesses                 59927969                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34983691000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst       1252224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       3029824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst      11433920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       5300096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           21016064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1252224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst     11433920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      12686144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5964992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5964992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          19566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          47341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst         178655                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          82814                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              328376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        93203                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              93203                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         35794508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         86606756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        326835725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        151501910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             600738899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     35794508                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    326835725                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        362630232                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      170507795                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            170507795                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      170507795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        35794508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        86606756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       326835725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       151501910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            771246693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     77646.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     19566.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     42908.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples    178656.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     60543.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000242884750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4701                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4701                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              695170                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              73002                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      328377                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      93203                       # Number of write requests accepted
system.mem_ctrls.readBursts                    328377                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    93203                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  26704                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 15557                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             34222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             59650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             58097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             55132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            19522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             11469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8046                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3782072500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1508360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9438422500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12536.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.98                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31286.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   204021                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   57966                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.65                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                328377                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                93203                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  256157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   40469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       117307                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    206.934079                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.026945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   173.094657                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        41532     35.40%     35.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        39822     33.95%     69.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16648     14.19%     83.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7194      6.13%     89.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7023      5.99%     95.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4170      3.55%     99.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          582      0.50%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          105      0.09%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          231      0.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       117307                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4701                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      64.165284                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     61.592392                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.901998                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           2558     54.41%     54.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         2093     44.52%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           35      0.74%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            9      0.19%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            2      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4701                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4701                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.511806                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.486977                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.929264                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3544     75.39%     75.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               75      1.60%     76.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              939     19.97%     96.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              121      2.57%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      0.43%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4701                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19307008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1709056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4967808                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                21016128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5964992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       551.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       142.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    600.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    170.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   34983656500                       # Total gap between requests
system.mem_ctrls.avgGap                      82982.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1252224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      2746112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst     11433920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      3874752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4967808                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 35794507.789358191192                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 78496920.179177209735                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 326835724.680966377258                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 110758810.441128134727                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 142003541.021443396807                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        19566                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        47341                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst       178656                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        82814                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        93203                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    802162750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1498926750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   5081624250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   2055708750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 855712570500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     40997.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     31662.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     28443.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     24823.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9181169.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            284985960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            151473630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           498843240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          199362240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2761577520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13846565970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1773544320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        19516352880                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        557.870034                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4485373000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1167976000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  29330342000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            552586020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            293706435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1655094840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          205824600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2761577520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      15756759660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        164960160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        21390509235                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        611.442321                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    299277500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1167976000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  33516437500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  34983691000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           3413915                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       753904                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2675476                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          627954                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           310755                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          310754                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2675509                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       738408                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      4905506                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1911854                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      3120987                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1235599                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11173946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    209301248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     66964800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    133161728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     42466368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              451894144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          332729                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5964992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4057401                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003278                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.057160                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4044101     99.67%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  13300      0.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4057401                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7060815500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             20.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         619433236                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1563769949                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         956525313                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2453321874                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  34983691000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
