{
  "module_name": "vcn_v4_0.c",
  "hash_id": "14fff0e79beb739ed1759d8ac565632dd14d981f8d48db1f973bd67f5b3e4bc5",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/amdgpu/vcn_v4_0.c",
  "human_readable_source": " \n\n#include <linux/firmware.h>\n#include \"amdgpu.h\"\n#include \"amdgpu_vcn.h\"\n#include \"amdgpu_pm.h\"\n#include \"amdgpu_cs.h\"\n#include \"soc15.h\"\n#include \"soc15d.h\"\n#include \"soc15_hw_ip.h\"\n#include \"vcn_v2_0.h\"\n#include \"mmsch_v4_0.h\"\n#include \"vcn_v4_0.h\"\n\n#include \"vcn/vcn_4_0_0_offset.h\"\n#include \"vcn/vcn_4_0_0_sh_mask.h\"\n#include \"ivsrcid/vcn/irqsrcs_vcn_4_0.h\"\n\n#include <drm/drm_drv.h>\n\n#define mmUVD_DPG_LMA_CTL\t\t\t\t\t\t\tregUVD_DPG_LMA_CTL\n#define mmUVD_DPG_LMA_CTL_BASE_IDX\t\t\t\t\t\tregUVD_DPG_LMA_CTL_BASE_IDX\n#define mmUVD_DPG_LMA_DATA\t\t\t\t\t\t\tregUVD_DPG_LMA_DATA\n#define mmUVD_DPG_LMA_DATA_BASE_IDX\t\t\t\t\t\tregUVD_DPG_LMA_DATA_BASE_IDX\n\n#define VCN_VID_SOC_ADDRESS_2_0\t\t\t\t\t\t\t0x1fb00\n#define VCN1_VID_SOC_ADDRESS_3_0\t\t\t\t\t\t0x48300\n\n#define VCN_HARVEST_MMSCH\t\t\t\t\t\t\t\t0\n\n#define RDECODE_MSG_CREATE\t\t\t\t\t\t\t0x00000000\n#define RDECODE_MESSAGE_CREATE\t\t\t\t\t\t\t0x00000001\n\nstatic int amdgpu_ih_clientid_vcns[] = {\n\tSOC15_IH_CLIENTID_VCN,\n\tSOC15_IH_CLIENTID_VCN1\n};\n\nstatic int vcn_v4_0_start_sriov(struct amdgpu_device *adev);\nstatic void vcn_v4_0_set_unified_ring_funcs(struct amdgpu_device *adev);\nstatic void vcn_v4_0_set_irq_funcs(struct amdgpu_device *adev);\nstatic int vcn_v4_0_set_powergating_state(void *handle,\n        enum amd_powergating_state state);\nstatic int vcn_v4_0_pause_dpg_mode(struct amdgpu_device *adev,\n        int inst_idx, struct dpg_pause_state *new_state);\nstatic void vcn_v4_0_unified_ring_set_wptr(struct amdgpu_ring *ring);\nstatic void vcn_v4_0_set_ras_funcs(struct amdgpu_device *adev);\n\n \nstatic int vcn_v4_0_early_init(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tint i;\n\n\tif (amdgpu_sriov_vf(adev)) {\n\t\tadev->vcn.harvest_config = VCN_HARVEST_MMSCH;\n\t\tfor (i = 0; i < adev->vcn.num_vcn_inst; ++i) {\n\t\t\tif (amdgpu_vcn_is_disabled_vcn(adev, VCN_ENCODE_RING, i)) {\n\t\t\t\tadev->vcn.harvest_config |= 1 << i;\n\t\t\t\tdev_info(adev->dev, \"VCN%d is disabled by hypervisor\\n\", i);\n\t\t\t}\n\t\t}\n\t}\n\n\t \n\tadev->vcn.num_enc_rings = 1;\n\n\tvcn_v4_0_set_unified_ring_funcs(adev);\n\tvcn_v4_0_set_irq_funcs(adev);\n\tvcn_v4_0_set_ras_funcs(adev);\n\n\treturn amdgpu_vcn_early_init(adev);\n}\n\n \nstatic int vcn_v4_0_sw_init(void *handle)\n{\n\tstruct amdgpu_ring *ring;\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tint i, r;\n\n\tr = amdgpu_vcn_sw_init(adev);\n\tif (r)\n\t\treturn r;\n\n\tamdgpu_vcn_setup_ucode(adev);\n\n\tr = amdgpu_vcn_resume(adev);\n\tif (r)\n\t\treturn r;\n\n\tfor (i = 0; i < adev->vcn.num_vcn_inst; i++) {\n\t\tvolatile struct amdgpu_vcn4_fw_shared *fw_shared;\n\n\t\tif (adev->vcn.harvest_config & (1 << i))\n\t\t\tcontinue;\n\n\t\t \n\t\tif (i == 0)\n\t\t\tatomic_set(&adev->vcn.inst[i].sched_score, 1);\n\t\telse\n\t\t\tatomic_set(&adev->vcn.inst[i].sched_score, 0);\n\n\t\t \n\t\tr = amdgpu_irq_add_id(adev, amdgpu_ih_clientid_vcns[i],\n\t\t\t\tVCN_4_0__SRCID__UVD_ENC_GENERAL_PURPOSE, &adev->vcn.inst[i].irq);\n\t\tif (r)\n\t\t\treturn r;\n\n\t\t \n\t\tr = amdgpu_irq_add_id(adev, amdgpu_ih_clientid_vcns[i],\n\t\t\t\tVCN_4_0__SRCID_UVD_POISON, &adev->vcn.inst[i].ras_poison_irq);\n\t\tif (r)\n\t\t\treturn r;\n\n\t\tring = &adev->vcn.inst[i].ring_enc[0];\n\t\tring->use_doorbell = true;\n\t\tif (amdgpu_sriov_vf(adev))\n\t\t\tring->doorbell_index = (adev->doorbell_index.vcn.vcn_ring0_1 << 1) + i * (adev->vcn.num_enc_rings + 1) + 1;\n\t\telse\n\t\t\tring->doorbell_index = (adev->doorbell_index.vcn.vcn_ring0_1 << 1) + 2 + 8 * i;\n\t\tring->vm_hub = AMDGPU_MMHUB0(0);\n\t\tsprintf(ring->name, \"vcn_unified_%d\", i);\n\n\t\tr = amdgpu_ring_init(adev, ring, 512, &adev->vcn.inst[i].irq, 0,\n\t\t\t\t\t\tAMDGPU_RING_PRIO_0, &adev->vcn.inst[i].sched_score);\n\t\tif (r)\n\t\t\treturn r;\n\n\t\tfw_shared = adev->vcn.inst[i].fw_shared.cpu_addr;\n\t\tfw_shared->present_flag_0 = cpu_to_le32(AMDGPU_FW_SHARED_FLAG_0_UNIFIED_QUEUE);\n\t\tfw_shared->sq.is_enabled = 1;\n\n\t\tfw_shared->present_flag_0 |= cpu_to_le32(AMDGPU_VCN_SMU_DPM_INTERFACE_FLAG);\n\t\tfw_shared->smu_dpm_interface.smu_interface_type = (adev->flags & AMD_IS_APU) ?\n\t\t\tAMDGPU_VCN_SMU_DPM_INTERFACE_APU : AMDGPU_VCN_SMU_DPM_INTERFACE_DGPU;\n\n\t\tif (adev->ip_versions[VCN_HWIP][0] == IP_VERSION(4, 0, 2)) {\n\t\t\tfw_shared->present_flag_0 |= AMDGPU_FW_SHARED_FLAG_0_DRM_KEY_INJECT;\n\t\t\tfw_shared->drm_key_wa.method =\n\t\t\t\tAMDGPU_DRM_KEY_INJECT_WORKAROUND_VCNFW_ASD_HANDSHAKING;\n\t\t}\n\n\t\tif (amdgpu_sriov_vf(adev))\n\t\t\tfw_shared->present_flag_0 |= cpu_to_le32(AMDGPU_VCN_VF_RB_SETUP_FLAG);\n\n\t\tif (amdgpu_vcnfw_log)\n\t\t\tamdgpu_vcn_fwlog_init(&adev->vcn.inst[i]);\n\t}\n\n\tif (amdgpu_sriov_vf(adev)) {\n\t\tr = amdgpu_virt_alloc_mm_table(adev);\n\t\tif (r)\n\t\t\treturn r;\n\t}\n\n\tif (adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG)\n\t\tadev->vcn.pause_dpg_mode = vcn_v4_0_pause_dpg_mode;\n\n\tr = amdgpu_vcn_ras_sw_init(adev);\n\tif (r)\n\t\treturn r;\n\n\treturn 0;\n}\n\n \nstatic int vcn_v4_0_sw_fini(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tint i, r, idx;\n\n\tif (drm_dev_enter(adev_to_drm(adev), &idx)) {\n\t\tfor (i = 0; i < adev->vcn.num_vcn_inst; i++) {\n\t\t\tvolatile struct amdgpu_vcn4_fw_shared *fw_shared;\n\n\t\t\tif (adev->vcn.harvest_config & (1 << i))\n\t\t\t\tcontinue;\n\n\t\t\tfw_shared = adev->vcn.inst[i].fw_shared.cpu_addr;\n\t\t\tfw_shared->present_flag_0 = 0;\n\t\t\tfw_shared->sq.is_enabled = 0;\n\t\t}\n\n\t\tdrm_dev_exit(idx);\n\t}\n\n\tif (amdgpu_sriov_vf(adev))\n\t\tamdgpu_virt_free_mm_table(adev);\n\n\tr = amdgpu_vcn_suspend(adev);\n\tif (r)\n\t\treturn r;\n\n\tr = amdgpu_vcn_sw_fini(adev);\n\n\treturn r;\n}\n\n \nstatic int vcn_v4_0_hw_init(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tstruct amdgpu_ring *ring;\n\tint i, r;\n\n\tif (amdgpu_sriov_vf(adev)) {\n\t\tr = vcn_v4_0_start_sriov(adev);\n\t\tif (r)\n\t\t\tgoto done;\n\n\t\tfor (i = 0; i < adev->vcn.num_vcn_inst; ++i) {\n\t\t\tif (adev->vcn.harvest_config & (1 << i))\n\t\t\t\tcontinue;\n\n\t\t\tring = &adev->vcn.inst[i].ring_enc[0];\n\t\t\tring->wptr = 0;\n\t\t\tring->wptr_old = 0;\n\t\t\tvcn_v4_0_unified_ring_set_wptr(ring);\n\t\t\tring->sched.ready = true;\n\n\t\t}\n\t} else {\n\t\tfor (i = 0; i < adev->vcn.num_vcn_inst; ++i) {\n\t\t\tif (adev->vcn.harvest_config & (1 << i))\n\t\t\t\tcontinue;\n\n\t\t\tring = &adev->vcn.inst[i].ring_enc[0];\n\n\t\t\tadev->nbio.funcs->vcn_doorbell_range(adev, ring->use_doorbell,\n\t\t\t\t\t((adev->doorbell_index.vcn.vcn_ring0_1 << 1) + 8 * i), i);\n\n\t\t\tr = amdgpu_ring_test_helper(ring);\n\t\t\tif (r)\n\t\t\t\tgoto done;\n\n\t\t}\n\t}\n\ndone:\n\tif (!r)\n\t\tDRM_INFO(\"VCN decode and encode initialized successfully(under %s).\\n\",\n\t\t\t(adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG)?\"DPG Mode\":\"SPG Mode\");\n\n\treturn r;\n}\n\n \nstatic int vcn_v4_0_hw_fini(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tint i;\n\n\tcancel_delayed_work_sync(&adev->vcn.idle_work);\n\n\tfor (i = 0; i < adev->vcn.num_vcn_inst; ++i) {\n\t\tif (adev->vcn.harvest_config & (1 << i))\n\t\t\tcontinue;\n\t\tif (!amdgpu_sriov_vf(adev)) {\n\t\t\tif ((adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG) ||\n                        (adev->vcn.cur_state != AMD_PG_STATE_GATE &&\n                                RREG32_SOC15(VCN, i, regUVD_STATUS))) {\n                        vcn_v4_0_set_powergating_state(adev, AMD_PG_STATE_GATE);\n\t\t\t}\n\t\t}\n\t\tif (amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__VCN))\n\t\t\tamdgpu_irq_put(adev, &adev->vcn.inst[i].ras_poison_irq, 0);\n\t}\n\n\treturn 0;\n}\n\n \nstatic int vcn_v4_0_suspend(void *handle)\n{\n\tint r;\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\tr = vcn_v4_0_hw_fini(adev);\n\tif (r)\n\t\treturn r;\n\n\tr = amdgpu_vcn_suspend(adev);\n\n\treturn r;\n}\n\n \nstatic int vcn_v4_0_resume(void *handle)\n{\n\tint r;\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\tr = amdgpu_vcn_resume(adev);\n\tif (r)\n\t\treturn r;\n\n\tr = vcn_v4_0_hw_init(adev);\n\n\treturn r;\n}\n\n \nstatic void vcn_v4_0_mc_resume(struct amdgpu_device *adev, int inst)\n{\n\tuint32_t offset, size;\n\tconst struct common_firmware_header *hdr;\n\n\thdr = (const struct common_firmware_header *)adev->vcn.fw->data;\n\tsize = AMDGPU_GPU_PAGE_ALIGN(le32_to_cpu(hdr->ucode_size_bytes) + 8);\n\n\t \n\tif (adev->firmware.load_type == AMDGPU_FW_LOAD_PSP) {\n\t\tWREG32_SOC15(VCN, inst, regUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW,\n\t\t\t(adev->firmware.ucode[AMDGPU_UCODE_ID_VCN + inst].tmr_mc_addr_lo));\n\t\tWREG32_SOC15(VCN, inst, regUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH,\n\t\t\t(adev->firmware.ucode[AMDGPU_UCODE_ID_VCN + inst].tmr_mc_addr_hi));\n\t\tWREG32_SOC15(VCN, inst, regUVD_VCPU_CACHE_OFFSET0, 0);\n\t\toffset = 0;\n\t} else {\n\t\tWREG32_SOC15(VCN, inst, regUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW,\n\t\t\tlower_32_bits(adev->vcn.inst[inst].gpu_addr));\n\t\tWREG32_SOC15(VCN, inst, regUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH,\n\t\t\tupper_32_bits(adev->vcn.inst[inst].gpu_addr));\n\t\toffset = size;\n                WREG32_SOC15(VCN, inst, regUVD_VCPU_CACHE_OFFSET0, AMDGPU_UVD_FIRMWARE_OFFSET >> 3);\n\t}\n\tWREG32_SOC15(VCN, inst, regUVD_VCPU_CACHE_SIZE0, size);\n\n\t \n\tWREG32_SOC15(VCN, inst, regUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW,\n\t\tlower_32_bits(adev->vcn.inst[inst].gpu_addr + offset));\n\tWREG32_SOC15(VCN, inst, regUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH,\n\t\tupper_32_bits(adev->vcn.inst[inst].gpu_addr + offset));\n\tWREG32_SOC15(VCN, inst, regUVD_VCPU_CACHE_OFFSET1, 0);\n\tWREG32_SOC15(VCN, inst, regUVD_VCPU_CACHE_SIZE1, AMDGPU_VCN_STACK_SIZE);\n\n\t \n\tWREG32_SOC15(VCN, inst, regUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW,\n\t\tlower_32_bits(adev->vcn.inst[inst].gpu_addr + offset + AMDGPU_VCN_STACK_SIZE));\n\tWREG32_SOC15(VCN, inst, regUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH,\n\t\tupper_32_bits(adev->vcn.inst[inst].gpu_addr + offset + AMDGPU_VCN_STACK_SIZE));\n\tWREG32_SOC15(VCN, inst, regUVD_VCPU_CACHE_OFFSET2, 0);\n\tWREG32_SOC15(VCN, inst, regUVD_VCPU_CACHE_SIZE2, AMDGPU_VCN_CONTEXT_SIZE);\n\n\t \n\tWREG32_SOC15(VCN, inst, regUVD_LMI_VCPU_NC0_64BIT_BAR_LOW,\n\t\tlower_32_bits(adev->vcn.inst[inst].fw_shared.gpu_addr));\n\tWREG32_SOC15(VCN, inst, regUVD_LMI_VCPU_NC0_64BIT_BAR_HIGH,\n\t\tupper_32_bits(adev->vcn.inst[inst].fw_shared.gpu_addr));\n\tWREG32_SOC15(VCN, inst, regUVD_VCPU_NONCACHE_OFFSET0, 0);\n\tWREG32_SOC15(VCN, inst, regUVD_VCPU_NONCACHE_SIZE0,\n\t\tAMDGPU_GPU_PAGE_ALIGN(sizeof(struct amdgpu_vcn4_fw_shared)));\n}\n\n \nstatic void vcn_v4_0_mc_resume_dpg_mode(struct amdgpu_device *adev, int inst_idx, bool indirect)\n{\n\tuint32_t offset, size;\n\tconst struct common_firmware_header *hdr;\n\thdr = (const struct common_firmware_header *)adev->vcn.fw->data;\n\tsize = AMDGPU_GPU_PAGE_ALIGN(le32_to_cpu(hdr->ucode_size_bytes) + 8);\n\n\t \n\tif (adev->firmware.load_type == AMDGPU_FW_LOAD_PSP) {\n\t\tif (!indirect) {\n\t\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\t\tVCN, inst_idx, regUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW),\n\t\t\t\t(adev->firmware.ucode[AMDGPU_UCODE_ID_VCN + inst_idx].tmr_mc_addr_lo), 0, indirect);\n\t\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\t\tVCN, inst_idx, regUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH),\n\t\t\t\t(adev->firmware.ucode[AMDGPU_UCODE_ID_VCN + inst_idx].tmr_mc_addr_hi), 0, indirect);\n\t\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\t\tVCN, inst_idx, regUVD_VCPU_CACHE_OFFSET0), 0, 0, indirect);\n\t\t} else {\n\t\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\t\tVCN, inst_idx, regUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW), 0, 0, indirect);\n\t\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\t\tVCN, inst_idx, regUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH), 0, 0, indirect);\n\t\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\t\tVCN, inst_idx, regUVD_VCPU_CACHE_OFFSET0), 0, 0, indirect);\n\t\t}\n\t\toffset = 0;\n\t} else {\n\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, inst_idx, regUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW),\n\t\t\tlower_32_bits(adev->vcn.inst[inst_idx].gpu_addr), 0, indirect);\n\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, inst_idx, regUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH),\n\t\t\tupper_32_bits(adev->vcn.inst[inst_idx].gpu_addr), 0, indirect);\n\t\toffset = size;\n\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, inst_idx, regUVD_VCPU_CACHE_OFFSET0),\n\t\t\tAMDGPU_UVD_FIRMWARE_OFFSET >> 3, 0, indirect);\n\t}\n\n\tif (!indirect)\n\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, inst_idx, regUVD_VCPU_CACHE_SIZE0), size, 0, indirect);\n\telse\n\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, inst_idx, regUVD_VCPU_CACHE_SIZE0), 0, 0, indirect);\n\n\t \n\tif (!indirect) {\n\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, inst_idx, regUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW),\n\t\t\tlower_32_bits(adev->vcn.inst[inst_idx].gpu_addr + offset), 0, indirect);\n\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, inst_idx, regUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH),\n\t\t\tupper_32_bits(adev->vcn.inst[inst_idx].gpu_addr + offset), 0, indirect);\n\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, inst_idx, regUVD_VCPU_CACHE_OFFSET1), 0, 0, indirect);\n\t} else {\n\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, inst_idx, regUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW), 0, 0, indirect);\n\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, inst_idx, regUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH), 0, 0, indirect);\n\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, inst_idx, regUVD_VCPU_CACHE_OFFSET1), 0, 0, indirect);\n\t}\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, inst_idx, regUVD_VCPU_CACHE_SIZE1), AMDGPU_VCN_STACK_SIZE, 0, indirect);\n\n\t \n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, inst_idx, regUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW),\n\t\t\tlower_32_bits(adev->vcn.inst[inst_idx].gpu_addr + offset + AMDGPU_VCN_STACK_SIZE), 0, indirect);\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, inst_idx, regUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH),\n\t\t\tupper_32_bits(adev->vcn.inst[inst_idx].gpu_addr + offset + AMDGPU_VCN_STACK_SIZE), 0, indirect);\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, inst_idx, regUVD_VCPU_CACHE_OFFSET2), 0, 0, indirect);\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, inst_idx, regUVD_VCPU_CACHE_SIZE2), AMDGPU_VCN_CONTEXT_SIZE, 0, indirect);\n\n\t \n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, inst_idx, regUVD_LMI_VCPU_NC0_64BIT_BAR_LOW),\n\t\t\tlower_32_bits(adev->vcn.inst[inst_idx].fw_shared.gpu_addr), 0, indirect);\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, inst_idx, regUVD_LMI_VCPU_NC0_64BIT_BAR_HIGH),\n\t\t\tupper_32_bits(adev->vcn.inst[inst_idx].fw_shared.gpu_addr), 0, indirect);\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, inst_idx, regUVD_VCPU_NONCACHE_OFFSET0), 0, 0, indirect);\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, inst_idx, regUVD_VCPU_NONCACHE_SIZE0),\n\t\t\tAMDGPU_GPU_PAGE_ALIGN(sizeof(struct amdgpu_vcn4_fw_shared)), 0, indirect);\n\n\t \n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, regUVD_GFX10_ADDR_CONFIG), adev->gfx.config.gb_addr_config, 0, indirect);\n}\n\n \nstatic void vcn_v4_0_disable_static_power_gating(struct amdgpu_device *adev, int inst)\n{\n\tuint32_t data = 0;\n\n\tif (adev->pg_flags & AMD_PG_SUPPORT_VCN) {\n\t\tdata = (1 << UVD_PGFSM_CONFIG__UVDM_PWR_CONFIG__SHIFT\n\t\t\t| 1 << UVD_PGFSM_CONFIG__UVDS_PWR_CONFIG__SHIFT\n\t\t\t| 1 << UVD_PGFSM_CONFIG__UVDLM_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDF_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDTC_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDB_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDTA_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDTD_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDTE_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDE_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDAB_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDTB_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDNA_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDNB_PWR_CONFIG__SHIFT);\n\n\t\tWREG32_SOC15(VCN, inst, regUVD_PGFSM_CONFIG, data);\n\t\tSOC15_WAIT_ON_RREG(VCN, inst, regUVD_PGFSM_STATUS,\n\t\t\tUVD_PGFSM_STATUS__UVDM_UVDU_UVDLM_PWR_ON_3_0, 0x3F3FFFFF);\n\t} else {\n\t\tuint32_t value;\n\n\t\tvalue = (inst) ? 0x2200800 : 0;\n\t\tdata = (1 << UVD_PGFSM_CONFIG__UVDM_PWR_CONFIG__SHIFT\n\t\t\t| 1 << UVD_PGFSM_CONFIG__UVDS_PWR_CONFIG__SHIFT\n\t\t\t| 1 << UVD_PGFSM_CONFIG__UVDLM_PWR_CONFIG__SHIFT\n\t\t\t| 1 << UVD_PGFSM_CONFIG__UVDF_PWR_CONFIG__SHIFT\n\t\t\t| 1 << UVD_PGFSM_CONFIG__UVDTC_PWR_CONFIG__SHIFT\n\t\t\t| 1 << UVD_PGFSM_CONFIG__UVDB_PWR_CONFIG__SHIFT\n\t\t\t| 1 << UVD_PGFSM_CONFIG__UVDTA_PWR_CONFIG__SHIFT\n\t\t\t| 1 << UVD_PGFSM_CONFIG__UVDTD_PWR_CONFIG__SHIFT\n\t\t\t| 1 << UVD_PGFSM_CONFIG__UVDTE_PWR_CONFIG__SHIFT\n\t\t\t| 1 << UVD_PGFSM_CONFIG__UVDE_PWR_CONFIG__SHIFT\n\t\t\t| 1 << UVD_PGFSM_CONFIG__UVDAB_PWR_CONFIG__SHIFT\n\t\t\t| 1 << UVD_PGFSM_CONFIG__UVDTB_PWR_CONFIG__SHIFT\n\t\t\t| 1 << UVD_PGFSM_CONFIG__UVDNA_PWR_CONFIG__SHIFT\n\t\t\t| 1 << UVD_PGFSM_CONFIG__UVDNB_PWR_CONFIG__SHIFT);\n\n                WREG32_SOC15(VCN, inst, regUVD_PGFSM_CONFIG, data);\n                SOC15_WAIT_ON_RREG(VCN, inst, regUVD_PGFSM_STATUS, value,  0x3F3FFFFF);\n        }\n\n        data = RREG32_SOC15(VCN, inst, regUVD_POWER_STATUS);\n        data &= ~0x103;\n        if (adev->pg_flags & AMD_PG_SUPPORT_VCN)\n                data |= UVD_PGFSM_CONFIG__UVDM_UVDU_PWR_ON |\n                        UVD_POWER_STATUS__UVD_PG_EN_MASK;\n\n        WREG32_SOC15(VCN, inst, regUVD_POWER_STATUS, data);\n\n        return;\n}\n\n \nstatic void vcn_v4_0_enable_static_power_gating(struct amdgpu_device *adev, int inst)\n{\n\tuint32_t data;\n\n\tif (adev->pg_flags & AMD_PG_SUPPORT_VCN) {\n\t\t \n\t\tdata = RREG32_SOC15(VCN, inst, regUVD_POWER_STATUS);\n\t\tdata &= ~UVD_POWER_STATUS__UVD_POWER_STATUS_MASK;\n\t\tdata |= UVD_POWER_STATUS__UVD_POWER_STATUS_TILES_OFF;\n\t\tWREG32_SOC15(VCN, inst, regUVD_POWER_STATUS, data);\n\n\t\tdata = (2 << UVD_PGFSM_CONFIG__UVDM_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDS_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDF_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDTC_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDB_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDTA_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDLM_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDTD_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDTE_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDE_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDAB_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDTB_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDNA_PWR_CONFIG__SHIFT\n\t\t\t| 2 << UVD_PGFSM_CONFIG__UVDNB_PWR_CONFIG__SHIFT);\n\t\tWREG32_SOC15(VCN, inst, regUVD_PGFSM_CONFIG, data);\n\n\t\tdata = (2 << UVD_PGFSM_STATUS__UVDM_PWR_STATUS__SHIFT\n\t\t\t| 2 << UVD_PGFSM_STATUS__UVDS_PWR_STATUS__SHIFT\n\t\t\t| 2 << UVD_PGFSM_STATUS__UVDF_PWR_STATUS__SHIFT\n\t\t\t| 2 << UVD_PGFSM_STATUS__UVDTC_PWR_STATUS__SHIFT\n\t\t\t| 2 << UVD_PGFSM_STATUS__UVDB_PWR_STATUS__SHIFT\n\t\t\t| 2 << UVD_PGFSM_STATUS__UVDTA_PWR_STATUS__SHIFT\n\t\t\t| 2 << UVD_PGFSM_STATUS__UVDLM_PWR_STATUS__SHIFT\n\t\t\t| 2 << UVD_PGFSM_STATUS__UVDTD_PWR_STATUS__SHIFT\n\t\t\t| 2 << UVD_PGFSM_STATUS__UVDTE_PWR_STATUS__SHIFT\n\t\t\t| 2 << UVD_PGFSM_STATUS__UVDE_PWR_STATUS__SHIFT\n\t\t\t| 2 << UVD_PGFSM_STATUS__UVDAB_PWR_STATUS__SHIFT\n\t\t\t| 2 << UVD_PGFSM_STATUS__UVDTB_PWR_STATUS__SHIFT\n\t\t\t| 2 << UVD_PGFSM_STATUS__UVDNA_PWR_STATUS__SHIFT\n\t\t\t| 2 << UVD_PGFSM_STATUS__UVDNB_PWR_STATUS__SHIFT);\n\t\tSOC15_WAIT_ON_RREG(VCN, inst, regUVD_PGFSM_STATUS, data, 0x3F3FFFFF);\n\t}\n\n        return;\n}\n\n \nstatic void vcn_v4_0_disable_clock_gating(struct amdgpu_device *adev, int inst)\n{\n\tuint32_t data;\n\n\tif (adev->cg_flags & AMD_CG_SUPPORT_VCN_MGCG)\n\t\treturn;\n\n\t \n\tdata = RREG32_SOC15(VCN, inst, regUVD_CGC_CTRL);\n\tdata &= ~UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK;\n\tdata |= 1 << UVD_CGC_CTRL__CLK_GATE_DLY_TIMER__SHIFT;\n\tdata |= 4 << UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT;\n\tWREG32_SOC15(VCN, inst, regUVD_CGC_CTRL, data);\n\n\tdata = RREG32_SOC15(VCN, inst, regUVD_CGC_GATE);\n\tdata &= ~(UVD_CGC_GATE__SYS_MASK\n\t\t| UVD_CGC_GATE__UDEC_MASK\n\t\t| UVD_CGC_GATE__MPEG2_MASK\n\t\t| UVD_CGC_GATE__REGS_MASK\n\t\t| UVD_CGC_GATE__RBC_MASK\n\t\t| UVD_CGC_GATE__LMI_MC_MASK\n\t\t| UVD_CGC_GATE__LMI_UMC_MASK\n\t\t| UVD_CGC_GATE__IDCT_MASK\n\t\t| UVD_CGC_GATE__MPRD_MASK\n\t\t| UVD_CGC_GATE__MPC_MASK\n\t\t| UVD_CGC_GATE__LBSI_MASK\n\t\t| UVD_CGC_GATE__LRBBM_MASK\n\t\t| UVD_CGC_GATE__UDEC_RE_MASK\n\t\t| UVD_CGC_GATE__UDEC_CM_MASK\n\t\t| UVD_CGC_GATE__UDEC_IT_MASK\n\t\t| UVD_CGC_GATE__UDEC_DB_MASK\n\t\t| UVD_CGC_GATE__UDEC_MP_MASK\n\t\t| UVD_CGC_GATE__WCB_MASK\n\t\t| UVD_CGC_GATE__VCPU_MASK\n\t\t| UVD_CGC_GATE__MMSCH_MASK);\n\n\tWREG32_SOC15(VCN, inst, regUVD_CGC_GATE, data);\n\tSOC15_WAIT_ON_RREG(VCN, inst, regUVD_CGC_GATE, 0,  0xFFFFFFFF);\n\n\tdata = RREG32_SOC15(VCN, inst, regUVD_CGC_CTRL);\n\tdata &= ~(UVD_CGC_CTRL__UDEC_RE_MODE_MASK\n\t\t| UVD_CGC_CTRL__UDEC_CM_MODE_MASK\n\t\t| UVD_CGC_CTRL__UDEC_IT_MODE_MASK\n\t\t| UVD_CGC_CTRL__UDEC_DB_MODE_MASK\n\t\t| UVD_CGC_CTRL__UDEC_MP_MODE_MASK\n\t\t| UVD_CGC_CTRL__SYS_MODE_MASK\n\t\t| UVD_CGC_CTRL__UDEC_MODE_MASK\n\t\t| UVD_CGC_CTRL__MPEG2_MODE_MASK\n\t\t| UVD_CGC_CTRL__REGS_MODE_MASK\n\t\t| UVD_CGC_CTRL__RBC_MODE_MASK\n\t\t| UVD_CGC_CTRL__LMI_MC_MODE_MASK\n\t\t| UVD_CGC_CTRL__LMI_UMC_MODE_MASK\n\t\t| UVD_CGC_CTRL__IDCT_MODE_MASK\n\t\t| UVD_CGC_CTRL__MPRD_MODE_MASK\n\t\t| UVD_CGC_CTRL__MPC_MODE_MASK\n\t\t| UVD_CGC_CTRL__LBSI_MODE_MASK\n\t\t| UVD_CGC_CTRL__LRBBM_MODE_MASK\n\t\t| UVD_CGC_CTRL__WCB_MODE_MASK\n\t\t| UVD_CGC_CTRL__VCPU_MODE_MASK\n\t\t| UVD_CGC_CTRL__MMSCH_MODE_MASK);\n\tWREG32_SOC15(VCN, inst, regUVD_CGC_CTRL, data);\n\n\tdata = RREG32_SOC15(VCN, inst, regUVD_SUVD_CGC_GATE);\n\tdata |= (UVD_SUVD_CGC_GATE__SRE_MASK\n\t\t| UVD_SUVD_CGC_GATE__SIT_MASK\n\t\t| UVD_SUVD_CGC_GATE__SMP_MASK\n\t\t| UVD_SUVD_CGC_GATE__SCM_MASK\n\t\t| UVD_SUVD_CGC_GATE__SDB_MASK\n\t\t| UVD_SUVD_CGC_GATE__SRE_H264_MASK\n\t\t| UVD_SUVD_CGC_GATE__SRE_HEVC_MASK\n\t\t| UVD_SUVD_CGC_GATE__SIT_H264_MASK\n\t\t| UVD_SUVD_CGC_GATE__SIT_HEVC_MASK\n\t\t| UVD_SUVD_CGC_GATE__SCM_H264_MASK\n\t\t| UVD_SUVD_CGC_GATE__SCM_HEVC_MASK\n\t\t| UVD_SUVD_CGC_GATE__SDB_H264_MASK\n\t\t| UVD_SUVD_CGC_GATE__SDB_HEVC_MASK\n\t\t| UVD_SUVD_CGC_GATE__SCLR_MASK\n\t\t| UVD_SUVD_CGC_GATE__UVD_SC_MASK\n\t\t| UVD_SUVD_CGC_GATE__ENT_MASK\n\t\t| UVD_SUVD_CGC_GATE__SIT_HEVC_DEC_MASK\n\t\t| UVD_SUVD_CGC_GATE__SIT_HEVC_ENC_MASK\n\t\t| UVD_SUVD_CGC_GATE__SITE_MASK\n\t\t| UVD_SUVD_CGC_GATE__SRE_VP9_MASK\n\t\t| UVD_SUVD_CGC_GATE__SCM_VP9_MASK\n\t\t| UVD_SUVD_CGC_GATE__SIT_VP9_DEC_MASK\n\t\t| UVD_SUVD_CGC_GATE__SDB_VP9_MASK\n\t\t| UVD_SUVD_CGC_GATE__IME_HEVC_MASK);\n\tWREG32_SOC15(VCN, inst, regUVD_SUVD_CGC_GATE, data);\n\n\tdata = RREG32_SOC15(VCN, inst, regUVD_SUVD_CGC_CTRL);\n\tdata &= ~(UVD_SUVD_CGC_CTRL__SRE_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__SIT_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__SMP_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__SCM_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__SDB_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__SCLR_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__UVD_SC_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__ENT_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__IME_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__SITE_MODE_MASK);\n\tWREG32_SOC15(VCN, inst, regUVD_SUVD_CGC_CTRL, data);\n}\n\n \nstatic void vcn_v4_0_disable_clock_gating_dpg_mode(struct amdgpu_device *adev, uint8_t sram_sel,\n      int inst_idx, uint8_t indirect)\n{\n\tuint32_t reg_data = 0;\n\n\tif (adev->cg_flags & AMD_CG_SUPPORT_VCN_MGCG)\n\t\treturn;\n\n\t \n\treg_data = 0 << UVD_CGC_CTRL__DYN_CLOCK_MODE__SHIFT;\n\treg_data |= 1 << UVD_CGC_CTRL__CLK_GATE_DLY_TIMER__SHIFT;\n\treg_data |= 4 << UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT;\n\treg_data &= ~(UVD_CGC_CTRL__UDEC_RE_MODE_MASK |\n\t\t UVD_CGC_CTRL__UDEC_CM_MODE_MASK |\n\t\t UVD_CGC_CTRL__UDEC_IT_MODE_MASK |\n\t\t UVD_CGC_CTRL__UDEC_DB_MODE_MASK |\n\t\t UVD_CGC_CTRL__UDEC_MP_MODE_MASK |\n\t\t UVD_CGC_CTRL__SYS_MODE_MASK |\n\t\t UVD_CGC_CTRL__UDEC_MODE_MASK |\n\t\t UVD_CGC_CTRL__MPEG2_MODE_MASK |\n\t\t UVD_CGC_CTRL__REGS_MODE_MASK |\n\t\t UVD_CGC_CTRL__RBC_MODE_MASK |\n\t\t UVD_CGC_CTRL__LMI_MC_MODE_MASK |\n\t\t UVD_CGC_CTRL__LMI_UMC_MODE_MASK |\n\t\t UVD_CGC_CTRL__IDCT_MODE_MASK |\n\t\t UVD_CGC_CTRL__MPRD_MODE_MASK |\n\t\t UVD_CGC_CTRL__MPC_MODE_MASK |\n\t\t UVD_CGC_CTRL__LBSI_MODE_MASK |\n\t\t UVD_CGC_CTRL__LRBBM_MODE_MASK |\n\t\t UVD_CGC_CTRL__WCB_MODE_MASK |\n\t\t UVD_CGC_CTRL__VCPU_MODE_MASK);\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, inst_idx, regUVD_CGC_CTRL), reg_data, sram_sel, indirect);\n\n\t \n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, inst_idx, regUVD_CGC_GATE), 0, sram_sel, indirect);\n\n\t \n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, inst_idx, regUVD_SUVD_CGC_GATE), 1, sram_sel, indirect);\n\n\t \n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, inst_idx, regUVD_SUVD_CGC_CTRL), 0, sram_sel, indirect);\n}\n\n \nstatic void vcn_v4_0_enable_clock_gating(struct amdgpu_device *adev, int inst)\n{\n\tuint32_t data;\n\n\tif (adev->cg_flags & AMD_CG_SUPPORT_VCN_MGCG)\n\t\treturn;\n\n\t \n\tdata = RREG32_SOC15(VCN, inst, regUVD_CGC_CTRL);\n\tdata |= 0 << UVD_CGC_CTRL__DYN_CLOCK_MODE__SHIFT;\n\tdata |= 1 << UVD_CGC_CTRL__CLK_GATE_DLY_TIMER__SHIFT;\n\tdata |= 4 << UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT;\n\tWREG32_SOC15(VCN, inst, regUVD_CGC_CTRL, data);\n\n\tdata = RREG32_SOC15(VCN, inst, regUVD_CGC_CTRL);\n\tdata |= (UVD_CGC_CTRL__UDEC_RE_MODE_MASK\n\t\t| UVD_CGC_CTRL__UDEC_CM_MODE_MASK\n\t\t| UVD_CGC_CTRL__UDEC_IT_MODE_MASK\n\t\t| UVD_CGC_CTRL__UDEC_DB_MODE_MASK\n\t\t| UVD_CGC_CTRL__UDEC_MP_MODE_MASK\n\t\t| UVD_CGC_CTRL__SYS_MODE_MASK\n\t\t| UVD_CGC_CTRL__UDEC_MODE_MASK\n\t\t| UVD_CGC_CTRL__MPEG2_MODE_MASK\n\t\t| UVD_CGC_CTRL__REGS_MODE_MASK\n\t\t| UVD_CGC_CTRL__RBC_MODE_MASK\n\t\t| UVD_CGC_CTRL__LMI_MC_MODE_MASK\n\t\t| UVD_CGC_CTRL__LMI_UMC_MODE_MASK\n\t\t| UVD_CGC_CTRL__IDCT_MODE_MASK\n\t\t| UVD_CGC_CTRL__MPRD_MODE_MASK\n\t\t| UVD_CGC_CTRL__MPC_MODE_MASK\n\t\t| UVD_CGC_CTRL__LBSI_MODE_MASK\n\t\t| UVD_CGC_CTRL__LRBBM_MODE_MASK\n\t\t| UVD_CGC_CTRL__WCB_MODE_MASK\n\t\t| UVD_CGC_CTRL__VCPU_MODE_MASK\n\t\t| UVD_CGC_CTRL__MMSCH_MODE_MASK);\n\tWREG32_SOC15(VCN, inst, regUVD_CGC_CTRL, data);\n\n\tdata = RREG32_SOC15(VCN, inst, regUVD_SUVD_CGC_CTRL);\n\tdata |= (UVD_SUVD_CGC_CTRL__SRE_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__SIT_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__SMP_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__SCM_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__SDB_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__SCLR_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__UVD_SC_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__ENT_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__IME_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__SITE_MODE_MASK);\n\tWREG32_SOC15(VCN, inst, regUVD_SUVD_CGC_CTRL, data);\n\n\treturn;\n}\n\nstatic void vcn_v4_0_enable_ras(struct amdgpu_device *adev, int inst_idx,\n\t\t\t\tbool indirect)\n{\n\tuint32_t tmp;\n\n\tif (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__VCN))\n\t\treturn;\n\n\ttmp = VCN_RAS_CNTL__VCPU_VCODEC_REARM_MASK |\n\t      VCN_RAS_CNTL__VCPU_VCODEC_IH_EN_MASK |\n\t      VCN_RAS_CNTL__VCPU_VCODEC_PMI_EN_MASK |\n\t      VCN_RAS_CNTL__VCPU_VCODEC_STALL_EN_MASK;\n\tWREG32_SOC15_DPG_MODE(inst_idx,\n\t\t\t      SOC15_DPG_MODE_OFFSET(VCN, 0, regVCN_RAS_CNTL),\n\t\t\t      tmp, 0, indirect);\n\n\ttmp = UVD_SYS_INT_EN__RASCNTL_VCPU_VCODEC_EN_MASK;\n\tWREG32_SOC15_DPG_MODE(inst_idx,\n\t\t\t      SOC15_DPG_MODE_OFFSET(VCN, 0, regUVD_SYS_INT_EN),\n\t\t\t      tmp, 0, indirect);\n}\n\n \nstatic int vcn_v4_0_start_dpg_mode(struct amdgpu_device *adev, int inst_idx, bool indirect)\n{\n\tvolatile struct amdgpu_vcn4_fw_shared *fw_shared = adev->vcn.inst[inst_idx].fw_shared.cpu_addr;\n\tstruct amdgpu_ring *ring;\n\tuint32_t tmp;\n\n\t \n\tWREG32_P(SOC15_REG_OFFSET(VCN, inst_idx, regUVD_POWER_STATUS), 1,\n\t\t~UVD_POWER_STATUS__UVD_POWER_STATUS_MASK);\n\t \n\ttmp = RREG32_SOC15(VCN, inst_idx, regUVD_POWER_STATUS);\n\ttmp |= UVD_POWER_STATUS__UVD_PG_MODE_MASK;\n\ttmp |= UVD_POWER_STATUS__UVD_PG_EN_MASK;\n\tWREG32_SOC15(VCN, inst_idx, regUVD_POWER_STATUS, tmp);\n\n\tif (indirect)\n\t\tadev->vcn.inst[inst_idx].dpg_sram_curr_addr = (uint32_t *)adev->vcn.inst[inst_idx].dpg_sram_cpu_addr;\n\n\t \n\tvcn_v4_0_disable_clock_gating_dpg_mode(adev, 0, inst_idx, indirect);\n\n\t \n\ttmp = (0xFF << UVD_VCPU_CNTL__PRB_TIMEOUT_VAL__SHIFT);\n\ttmp |= UVD_VCPU_CNTL__CLK_EN_MASK | UVD_VCPU_CNTL__BLK_RST_MASK;\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, inst_idx, regUVD_VCPU_CNTL), tmp, 0, indirect);\n\n\t \n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, inst_idx, regUVD_MASTINT_EN), 0, 0, indirect);\n\n\t \n\ttmp = (UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK |\n\t\tUVD_LMI_CTRL__REQ_MODE_MASK |\n\t\tUVD_LMI_CTRL__CRC_RESET_MASK |\n\t\tUVD_LMI_CTRL__MASK_MC_URGENT_MASK |\n\t\tUVD_LMI_CTRL__DATA_COHERENCY_EN_MASK |\n\t\tUVD_LMI_CTRL__VCPU_DATA_COHERENCY_EN_MASK |\n\t\t(8 << UVD_LMI_CTRL__WRITE_CLEAN_TIMER__SHIFT) |\n\t\t0x00100000L);\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, inst_idx, regUVD_LMI_CTRL), tmp, 0, indirect);\n\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, inst_idx, regUVD_MPC_CNTL),\n\t\t0x2 << UVD_MPC_CNTL__REPLACEMENT_MODE__SHIFT, 0, indirect);\n\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, inst_idx, regUVD_MPC_SET_MUXA0),\n\t\t((0x1 << UVD_MPC_SET_MUXA0__VARA_1__SHIFT) |\n\t\t (0x2 << UVD_MPC_SET_MUXA0__VARA_2__SHIFT) |\n\t\t (0x3 << UVD_MPC_SET_MUXA0__VARA_3__SHIFT) |\n\t\t (0x4 << UVD_MPC_SET_MUXA0__VARA_4__SHIFT)), 0, indirect);\n\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, inst_idx, regUVD_MPC_SET_MUXB0),\n\t\t ((0x1 << UVD_MPC_SET_MUXB0__VARB_1__SHIFT) |\n\t\t (0x2 << UVD_MPC_SET_MUXB0__VARB_2__SHIFT) |\n\t\t (0x3 << UVD_MPC_SET_MUXB0__VARB_3__SHIFT) |\n\t\t (0x4 << UVD_MPC_SET_MUXB0__VARB_4__SHIFT)), 0, indirect);\n\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, inst_idx, regUVD_MPC_SET_MUX),\n\t\t((0x0 << UVD_MPC_SET_MUX__SET_0__SHIFT) |\n\t\t (0x1 << UVD_MPC_SET_MUX__SET_1__SHIFT) |\n\t\t (0x2 << UVD_MPC_SET_MUX__SET_2__SHIFT)), 0, indirect);\n\n\tvcn_v4_0_mc_resume_dpg_mode(adev, inst_idx, indirect);\n\n\ttmp = (0xFF << UVD_VCPU_CNTL__PRB_TIMEOUT_VAL__SHIFT);\n\ttmp |= UVD_VCPU_CNTL__CLK_EN_MASK;\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, inst_idx, regUVD_VCPU_CNTL), tmp, 0, indirect);\n\n\t \n\ttmp = 0x1f << UVD_LMI_CTRL2__RE_OFLD_MIF_WR_REQ_NUM__SHIFT;\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, inst_idx, regUVD_LMI_CTRL2), tmp, 0, indirect);\n\n\tvcn_v4_0_enable_ras(adev, inst_idx, indirect);\n\n\t \n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, inst_idx, regUVD_MASTINT_EN),\n\t\tUVD_MASTINT_EN__VCPU_EN_MASK, 0, indirect);\n\n\n\tif (indirect)\n\t\tamdgpu_vcn_psp_update_sram(adev, inst_idx, 0);\n\n\tring = &adev->vcn.inst[inst_idx].ring_enc[0];\n\n\tWREG32_SOC15(VCN, inst_idx, regUVD_RB_BASE_LO, ring->gpu_addr);\n\tWREG32_SOC15(VCN, inst_idx, regUVD_RB_BASE_HI, upper_32_bits(ring->gpu_addr));\n\tWREG32_SOC15(VCN, inst_idx, regUVD_RB_SIZE, ring->ring_size / 4);\n\n\ttmp = RREG32_SOC15(VCN, inst_idx, regVCN_RB_ENABLE);\n\ttmp &= ~(VCN_RB_ENABLE__RB1_EN_MASK);\n\tWREG32_SOC15(VCN, inst_idx, regVCN_RB_ENABLE, tmp);\n\tfw_shared->sq.queue_mode |= FW_QUEUE_RING_RESET;\n\tWREG32_SOC15(VCN, inst_idx, regUVD_RB_RPTR, 0);\n\tWREG32_SOC15(VCN, inst_idx, regUVD_RB_WPTR, 0);\n\n\ttmp = RREG32_SOC15(VCN, inst_idx, regUVD_RB_RPTR);\n\tWREG32_SOC15(VCN, inst_idx, regUVD_RB_WPTR, tmp);\n\tring->wptr = RREG32_SOC15(VCN, inst_idx, regUVD_RB_WPTR);\n\n\ttmp = RREG32_SOC15(VCN, inst_idx, regVCN_RB_ENABLE);\n\ttmp |= VCN_RB_ENABLE__RB1_EN_MASK;\n\tWREG32_SOC15(VCN, inst_idx, regVCN_RB_ENABLE, tmp);\n\tfw_shared->sq.queue_mode &= ~(FW_QUEUE_RING_RESET | FW_QUEUE_DPG_HOLD_OFF);\n\n\tWREG32_SOC15(VCN, inst_idx, regVCN_RB1_DB_CTRL,\n\t\t\tring->doorbell_index << VCN_RB1_DB_CTRL__OFFSET__SHIFT |\n\t\t\tVCN_RB1_DB_CTRL__EN_MASK);\n\n\treturn 0;\n}\n\n\n \nstatic int vcn_v4_0_start(struct amdgpu_device *adev)\n{\n\tvolatile struct amdgpu_vcn4_fw_shared *fw_shared;\n\tstruct amdgpu_ring *ring;\n\tuint32_t tmp;\n\tint i, j, k, r;\n\n\tif (adev->pm.dpm_enabled)\n\t\tamdgpu_dpm_enable_uvd(adev, true);\n\n\tfor (i = 0; i < adev->vcn.num_vcn_inst; ++i) {\n\t\tfw_shared = adev->vcn.inst[i].fw_shared.cpu_addr;\n\n\t\tif (adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG) {\n\t\t\tr = vcn_v4_0_start_dpg_mode(adev, i, adev->vcn.indirect_sram);\n\t\t\tcontinue;\n\t\t}\n\n\t\t \n\t\tvcn_v4_0_disable_static_power_gating(adev, i);\n\n\t\t \n\t\ttmp = RREG32_SOC15(VCN, i, regUVD_STATUS) | UVD_STATUS__UVD_BUSY;\n\t\tWREG32_SOC15(VCN, i, regUVD_STATUS, tmp);\n\n\t\t \n\t\tvcn_v4_0_disable_clock_gating(adev, i);\n\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(VCN, i, regUVD_VCPU_CNTL),\n\t\t\t\tUVD_VCPU_CNTL__CLK_EN_MASK, ~UVD_VCPU_CNTL__CLK_EN_MASK);\n\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(VCN, i, regUVD_MASTINT_EN), 0,\n\t\t\t\t~UVD_MASTINT_EN__VCPU_EN_MASK);\n\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(VCN, i, regUVD_LMI_CTRL2), 0,\n\t\t\t\t~UVD_LMI_CTRL2__STALL_ARB_UMC_MASK);\n\n\t\ttmp = RREG32_SOC15(VCN, i, regUVD_SOFT_RESET);\n\t\ttmp &= ~UVD_SOFT_RESET__LMI_SOFT_RESET_MASK;\n\t\ttmp &= ~UVD_SOFT_RESET__LMI_UMC_SOFT_RESET_MASK;\n\t\tWREG32_SOC15(VCN, i, regUVD_SOFT_RESET, tmp);\n\n\t\t \n\t\ttmp = RREG32_SOC15(VCN, i, regUVD_LMI_CTRL);\n\t\tWREG32_SOC15(VCN, i, regUVD_LMI_CTRL, tmp |\n\t\t\t\tUVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK |\n\t\t\t\tUVD_LMI_CTRL__MASK_MC_URGENT_MASK |\n\t\t\t\tUVD_LMI_CTRL__DATA_COHERENCY_EN_MASK |\n\t\t\t\tUVD_LMI_CTRL__VCPU_DATA_COHERENCY_EN_MASK);\n\n\t\t \n\t\ttmp = RREG32_SOC15(VCN, i, regUVD_MPC_CNTL);\n\t\ttmp &= ~UVD_MPC_CNTL__REPLACEMENT_MODE_MASK;\n\t\ttmp |= 0x2 << UVD_MPC_CNTL__REPLACEMENT_MODE__SHIFT;\n\t\tWREG32_SOC15(VCN, i, regUVD_MPC_CNTL, tmp);\n\n\t\t \n\t\tWREG32_SOC15(VCN, i, regUVD_MPC_SET_MUXA0,\n\t\t\t\t((0x1 << UVD_MPC_SET_MUXA0__VARA_1__SHIFT) |\n\t\t\t\t (0x2 << UVD_MPC_SET_MUXA0__VARA_2__SHIFT) |\n\t\t\t\t (0x3 << UVD_MPC_SET_MUXA0__VARA_3__SHIFT) |\n\t\t\t\t (0x4 << UVD_MPC_SET_MUXA0__VARA_4__SHIFT)));\n\n\t\t \n\t\tWREG32_SOC15(VCN, i, regUVD_MPC_SET_MUXB0,\n\t\t\t\t((0x1 << UVD_MPC_SET_MUXB0__VARB_1__SHIFT) |\n\t\t\t\t (0x2 << UVD_MPC_SET_MUXB0__VARB_2__SHIFT) |\n\t\t\t\t (0x3 << UVD_MPC_SET_MUXB0__VARB_3__SHIFT) |\n\t\t\t\t (0x4 << UVD_MPC_SET_MUXB0__VARB_4__SHIFT)));\n\n\t\t \n\t\tWREG32_SOC15(VCN, i, regUVD_MPC_SET_MUX,\n\t\t\t\t((0x0 << UVD_MPC_SET_MUX__SET_0__SHIFT) |\n\t\t\t\t (0x1 << UVD_MPC_SET_MUX__SET_1__SHIFT) |\n\t\t\t\t (0x2 << UVD_MPC_SET_MUX__SET_2__SHIFT)));\n\n\t\tvcn_v4_0_mc_resume(adev, i);\n\n\t\t \n\t\tWREG32_SOC15(VCN, i, regUVD_GFX10_ADDR_CONFIG,\n\t\t\t\tadev->gfx.config.gb_addr_config);\n\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(VCN, i, regUVD_RB_ARB_CTRL), 0,\n\t\t\t\t~UVD_RB_ARB_CTRL__VCPU_DIS_MASK);\n\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(VCN, i, regUVD_VCPU_CNTL), 0,\n\t\t\t\t~UVD_VCPU_CNTL__BLK_RST_MASK);\n\n\t\tfor (j = 0; j < 10; ++j) {\n\t\t\tuint32_t status;\n\n\t\t\tfor (k = 0; k < 100; ++k) {\n\t\t\t\tstatus = RREG32_SOC15(VCN, i, regUVD_STATUS);\n\t\t\t\tif (status & 2)\n\t\t\t\t\tbreak;\n\t\t\t\tmdelay(10);\n\t\t\t\tif (amdgpu_emu_mode == 1)\n\t\t\t\t\tmsleep(1);\n\t\t\t}\n\n\t\t\tif (amdgpu_emu_mode == 1) {\n\t\t\t\tr = -1;\n\t\t\t\tif (status & 2) {\n\t\t\t\t\tr = 0;\n\t\t\t\t\tbreak;\n\t\t\t\t}\n\t\t\t} else {\n\t\t\t\tr = 0;\n\t\t\t\tif (status & 2)\n\t\t\t\t\tbreak;\n\n\t\t\t\tdev_err(adev->dev, \"VCN[%d] is not responding, trying to reset the VCPU!!!\\n\", i);\n\t\t\t\tWREG32_P(SOC15_REG_OFFSET(VCN, i, regUVD_VCPU_CNTL),\n\t\t\t\t\t\t\tUVD_VCPU_CNTL__BLK_RST_MASK,\n\t\t\t\t\t\t\t~UVD_VCPU_CNTL__BLK_RST_MASK);\n\t\t\t\tmdelay(10);\n\t\t\t\tWREG32_P(SOC15_REG_OFFSET(VCN, i, regUVD_VCPU_CNTL), 0,\n\t\t\t\t\t\t~UVD_VCPU_CNTL__BLK_RST_MASK);\n\n\t\t\t\tmdelay(10);\n\t\t\t\tr = -1;\n\t\t\t}\n\t\t}\n\n\t\tif (r) {\n\t\t\tdev_err(adev->dev, \"VCN[%d] is not responding, giving up!!!\\n\", i);\n\t\t\treturn r;\n\t\t}\n\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(VCN, i, regUVD_MASTINT_EN),\n\t\t\t\tUVD_MASTINT_EN__VCPU_EN_MASK,\n\t\t\t\t~UVD_MASTINT_EN__VCPU_EN_MASK);\n\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(VCN, i, regUVD_STATUS), 0,\n\t\t\t\t~(2 << UVD_STATUS__VCPU_REPORT__SHIFT));\n\n\t\tring = &adev->vcn.inst[i].ring_enc[0];\n\t\tWREG32_SOC15(VCN, i, regVCN_RB1_DB_CTRL,\n\t\t\t\tring->doorbell_index << VCN_RB1_DB_CTRL__OFFSET__SHIFT |\n\t\t\t\tVCN_RB1_DB_CTRL__EN_MASK);\n\n\t\tWREG32_SOC15(VCN, i, regUVD_RB_BASE_LO, ring->gpu_addr);\n\t\tWREG32_SOC15(VCN, i, regUVD_RB_BASE_HI, upper_32_bits(ring->gpu_addr));\n\t\tWREG32_SOC15(VCN, i, regUVD_RB_SIZE, ring->ring_size / 4);\n\n\t\ttmp = RREG32_SOC15(VCN, i, regVCN_RB_ENABLE);\n\t\ttmp &= ~(VCN_RB_ENABLE__RB1_EN_MASK);\n\t\tWREG32_SOC15(VCN, i, regVCN_RB_ENABLE, tmp);\n\t\tfw_shared->sq.queue_mode |= FW_QUEUE_RING_RESET;\n\t\tWREG32_SOC15(VCN, i, regUVD_RB_RPTR, 0);\n\t\tWREG32_SOC15(VCN, i, regUVD_RB_WPTR, 0);\n\n\t\ttmp = RREG32_SOC15(VCN, i, regUVD_RB_RPTR);\n\t\tWREG32_SOC15(VCN, i, regUVD_RB_WPTR, tmp);\n\t\tring->wptr = RREG32_SOC15(VCN, i, regUVD_RB_WPTR);\n\n\t\ttmp = RREG32_SOC15(VCN, i, regVCN_RB_ENABLE);\n\t\ttmp |= VCN_RB_ENABLE__RB1_EN_MASK;\n\t\tWREG32_SOC15(VCN, i, regVCN_RB_ENABLE, tmp);\n\t\tfw_shared->sq.queue_mode &= ~(FW_QUEUE_RING_RESET | FW_QUEUE_DPG_HOLD_OFF);\n\t}\n\n\treturn 0;\n}\n\nstatic int vcn_v4_0_start_sriov(struct amdgpu_device *adev)\n{\n\tint i;\n\tstruct amdgpu_ring *ring_enc;\n\tuint64_t cache_addr;\n\tuint64_t rb_enc_addr;\n\tuint64_t ctx_addr;\n\tuint32_t param, resp, expected;\n\tuint32_t offset, cache_size;\n\tuint32_t tmp, timeout;\n\n\tstruct amdgpu_mm_table *table = &adev->virt.mm_table;\n\tuint32_t *table_loc;\n\tuint32_t table_size;\n\tuint32_t size, size_dw;\n\tuint32_t init_status;\n\tuint32_t enabled_vcn;\n\n\tstruct mmsch_v4_0_cmd_direct_write\n\t\tdirect_wt = { {0} };\n\tstruct mmsch_v4_0_cmd_direct_read_modify_write\n\t\tdirect_rd_mod_wt = { {0} };\n\tstruct mmsch_v4_0_cmd_end end = { {0} };\n\tstruct mmsch_v4_0_init_header header;\n\n\tvolatile struct amdgpu_vcn4_fw_shared *fw_shared;\n\tvolatile struct amdgpu_fw_shared_rb_setup *rb_setup;\n\n\tdirect_wt.cmd_header.command_type =\n\t\tMMSCH_COMMAND__DIRECT_REG_WRITE;\n\tdirect_rd_mod_wt.cmd_header.command_type =\n\t\tMMSCH_COMMAND__DIRECT_REG_READ_MODIFY_WRITE;\n\tend.cmd_header.command_type =\n\t\tMMSCH_COMMAND__END;\n\n\theader.version = MMSCH_VERSION;\n\theader.total_size = sizeof(struct mmsch_v4_0_init_header) >> 2;\n\tfor (i = 0; i < MMSCH_V4_0_VCN_INSTANCES; i++) {\n\t\theader.inst[i].init_status = 0;\n\t\theader.inst[i].table_offset = 0;\n\t\theader.inst[i].table_size = 0;\n\t}\n\n\ttable_loc = (uint32_t *)table->cpu_addr;\n\ttable_loc += header.total_size;\n\tfor (i = 0; i < adev->vcn.num_vcn_inst; i++) {\n\t\tif (adev->vcn.harvest_config & (1 << i))\n\t\t\tcontinue;\n\n\t\ttable_size = 0;\n\n\t\tMMSCH_V4_0_INSERT_DIRECT_RD_MOD_WT(SOC15_REG_OFFSET(VCN, i,\n\t\t\tregUVD_STATUS),\n\t\t\t~UVD_STATUS__UVD_BUSY, UVD_STATUS__UVD_BUSY);\n\n\t\tcache_size = AMDGPU_GPU_PAGE_ALIGN(adev->vcn.fw->size + 4);\n\n\t\tif (adev->firmware.load_type == AMDGPU_FW_LOAD_PSP) {\n\t\t\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCN, i,\n\t\t\t\tregUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW),\n\t\t\t\tadev->firmware.ucode[AMDGPU_UCODE_ID_VCN + i].tmr_mc_addr_lo);\n\t\t\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCN, i,\n\t\t\t\tregUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH),\n\t\t\t\tadev->firmware.ucode[AMDGPU_UCODE_ID_VCN + i].tmr_mc_addr_hi);\n\t\t\toffset = 0;\n\t\t\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCN, i,\n\t\t\t\tregUVD_VCPU_CACHE_OFFSET0),\n\t\t\t\t0);\n\t\t} else {\n\t\t\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCN, i,\n\t\t\t\tregUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW),\n\t\t\t\tlower_32_bits(adev->vcn.inst[i].gpu_addr));\n\t\t\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCN, i,\n\t\t\t\tregUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH),\n\t\t\t\tupper_32_bits(adev->vcn.inst[i].gpu_addr));\n\t\t\toffset = cache_size;\n\t\t\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCN, i,\n\t\t\t\tregUVD_VCPU_CACHE_OFFSET0),\n\t\t\t\tAMDGPU_UVD_FIRMWARE_OFFSET >> 3);\n\t\t}\n\n\t\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCN, i,\n\t\t\tregUVD_VCPU_CACHE_SIZE0),\n\t\t\tcache_size);\n\n\t\tcache_addr = adev->vcn.inst[i].gpu_addr + offset;\n\t\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCN, i,\n\t\t\tregUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW),\n\t\t\tlower_32_bits(cache_addr));\n\t\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCN, i,\n\t\t\tregUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH),\n\t\t\tupper_32_bits(cache_addr));\n\t\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCN, i,\n\t\t\tregUVD_VCPU_CACHE_OFFSET1),\n\t\t\t0);\n\t\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCN, i,\n\t\t\tregUVD_VCPU_CACHE_SIZE1),\n\t\t\tAMDGPU_VCN_STACK_SIZE);\n\n\t\tcache_addr = adev->vcn.inst[i].gpu_addr + offset +\n\t\t\tAMDGPU_VCN_STACK_SIZE;\n\t\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCN, i,\n\t\t\tregUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW),\n\t\t\tlower_32_bits(cache_addr));\n\t\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCN, i,\n\t\t\tregUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH),\n\t\t\tupper_32_bits(cache_addr));\n\t\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCN, i,\n\t\t\tregUVD_VCPU_CACHE_OFFSET2),\n\t\t\t0);\n\t\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCN, i,\n\t\t\tregUVD_VCPU_CACHE_SIZE2),\n\t\t\tAMDGPU_VCN_CONTEXT_SIZE);\n\n\t\tfw_shared = adev->vcn.inst[i].fw_shared.cpu_addr;\n\t\trb_setup = &fw_shared->rb_setup;\n\n\t\tring_enc = &adev->vcn.inst[i].ring_enc[0];\n\t\tring_enc->wptr = 0;\n\t\trb_enc_addr = ring_enc->gpu_addr;\n\n\t\trb_setup->is_rb_enabled_flags |= RB_ENABLED;\n\t\trb_setup->rb_addr_lo = lower_32_bits(rb_enc_addr);\n\t\trb_setup->rb_addr_hi = upper_32_bits(rb_enc_addr);\n\t\trb_setup->rb_size = ring_enc->ring_size / 4;\n\t\tfw_shared->present_flag_0 |= cpu_to_le32(AMDGPU_VCN_VF_RB_SETUP_FLAG);\n\n\t\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCN, i,\n\t\t\tregUVD_LMI_VCPU_NC0_64BIT_BAR_LOW),\n\t\t\tlower_32_bits(adev->vcn.inst[i].fw_shared.gpu_addr));\n\t\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCN, i,\n\t\t\tregUVD_LMI_VCPU_NC0_64BIT_BAR_HIGH),\n\t\t\tupper_32_bits(adev->vcn.inst[i].fw_shared.gpu_addr));\n\t\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCN, i,\n\t\t\tregUVD_VCPU_NONCACHE_SIZE0),\n\t\t\tAMDGPU_GPU_PAGE_ALIGN(sizeof(struct amdgpu_vcn4_fw_shared)));\n\n\t\t \n\t\tMMSCH_V4_0_INSERT_END();\n\n\t\t \n\t\theader.inst[i].init_status = 0;\n\t\theader.inst[i].table_offset = header.total_size;\n\t\theader.inst[i].table_size = table_size;\n\t\theader.total_size += table_size;\n\t}\n\n\t \n\tsize = sizeof(struct mmsch_v4_0_init_header);\n\ttable_loc = (uint32_t *)table->cpu_addr;\n\tmemcpy((void *)table_loc, &header, size);\n\n\t \n\tctx_addr = table->gpu_addr;\n\tWREG32_SOC15(VCN, 0, regMMSCH_VF_CTX_ADDR_LO, lower_32_bits(ctx_addr));\n\tWREG32_SOC15(VCN, 0, regMMSCH_VF_CTX_ADDR_HI, upper_32_bits(ctx_addr));\n\n\t \n\ttmp = RREG32_SOC15(VCN, 0, regMMSCH_VF_VMID);\n\ttmp &= ~MMSCH_VF_VMID__VF_CTX_VMID_MASK;\n\t \n\ttmp |= (0 << MMSCH_VF_VMID__VF_CTX_VMID__SHIFT);\n\tWREG32_SOC15(VCN, 0, regMMSCH_VF_VMID, tmp);\n\n\t \n\tsize = header.total_size;\n\tWREG32_SOC15(VCN, 0, regMMSCH_VF_CTX_SIZE, size);\n\n\t \n\tWREG32_SOC15(VCN, 0, regMMSCH_VF_MAILBOX_RESP, 0);\n\n\t \n\tparam = 0x00000001;\n\tWREG32_SOC15(VCN, 0, regMMSCH_VF_MAILBOX_HOST, param);\n\ttmp = 0;\n\ttimeout = 1000;\n\tresp = 0;\n\texpected = MMSCH_VF_MAILBOX_RESP__OK;\n\twhile (resp != expected) {\n\t\tresp = RREG32_SOC15(VCN, 0, regMMSCH_VF_MAILBOX_RESP);\n\t\tif (resp != 0)\n\t\t\tbreak;\n\n\t\tudelay(10);\n\t\ttmp = tmp + 10;\n\t\tif (tmp >= timeout) {\n\t\t\tDRM_ERROR(\"failed to init MMSCH. TIME-OUT after %d usec\"\\\n\t\t\t\t\" waiting for regMMSCH_VF_MAILBOX_RESP \"\\\n\t\t\t\t\"(expected=0x%08x, readback=0x%08x)\\n\",\n\t\t\t\ttmp, expected, resp);\n\t\t\treturn -EBUSY;\n\t\t}\n\t}\n\tenabled_vcn = amdgpu_vcn_is_disabled_vcn(adev, VCN_DECODE_RING, 0) ? 1 : 0;\n\tinit_status = ((struct mmsch_v4_0_init_header *)(table_loc))->inst[enabled_vcn].init_status;\n\tif (resp != expected && resp != MMSCH_VF_MAILBOX_RESP__INCOMPLETE\n\t&& init_status != MMSCH_VF_ENGINE_STATUS__PASS)\n\t\tDRM_ERROR(\"MMSCH init status is incorrect! readback=0x%08x, header init \"\\\n\t\t\t\"status for VCN%x: 0x%x\\n\", resp, enabled_vcn, init_status);\n\n\treturn 0;\n}\n\n \nstatic void vcn_v4_0_stop_dpg_mode(struct amdgpu_device *adev, int inst_idx)\n{\n\tstruct dpg_pause_state state = {.fw_based = VCN_DPG_STATE__UNPAUSE};\n\tuint32_t tmp;\n\n\tvcn_v4_0_pause_dpg_mode(adev, inst_idx, &state);\n\t \n\tSOC15_WAIT_ON_RREG(VCN, inst_idx, regUVD_POWER_STATUS, 1,\n\t\tUVD_POWER_STATUS__UVD_POWER_STATUS_MASK);\n\n\t \n\ttmp = RREG32_SOC15(VCN, inst_idx, regUVD_RB_WPTR);\n\tSOC15_WAIT_ON_RREG(VCN, inst_idx, regUVD_RB_RPTR, tmp, 0xFFFFFFFF);\n\n\tSOC15_WAIT_ON_RREG(VCN, inst_idx, regUVD_POWER_STATUS, 1,\n\t\tUVD_POWER_STATUS__UVD_POWER_STATUS_MASK);\n\n\t \n\tWREG32_P(SOC15_REG_OFFSET(VCN, inst_idx, regUVD_POWER_STATUS), 0,\n\t\t~UVD_POWER_STATUS__UVD_PG_MODE_MASK);\n}\n\n \nstatic int vcn_v4_0_stop(struct amdgpu_device *adev)\n{\n\tvolatile struct amdgpu_vcn4_fw_shared *fw_shared;\n\tuint32_t tmp;\n\tint i, r = 0;\n\n\tfor (i = 0; i < adev->vcn.num_vcn_inst; ++i) {\n\t\tfw_shared = adev->vcn.inst[i].fw_shared.cpu_addr;\n\t\tfw_shared->sq.queue_mode |= FW_QUEUE_DPG_HOLD_OFF;\n\n\t\tif (adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG) {\n\t\t\tvcn_v4_0_stop_dpg_mode(adev, i);\n\t\t\tcontinue;\n\t\t}\n\n\t\t \n\t\tr = SOC15_WAIT_ON_RREG(VCN, i, regUVD_STATUS, UVD_STATUS__IDLE, 0x7);\n\t\tif (r)\n\t\t\treturn r;\n\n\t\ttmp = UVD_LMI_STATUS__VCPU_LMI_WRITE_CLEAN_MASK |\n\t\t\tUVD_LMI_STATUS__READ_CLEAN_MASK |\n\t\t\tUVD_LMI_STATUS__WRITE_CLEAN_MASK |\n\t\t\tUVD_LMI_STATUS__WRITE_CLEAN_RAW_MASK;\n\t\tr = SOC15_WAIT_ON_RREG(VCN, i, regUVD_LMI_STATUS, tmp, tmp);\n\t\tif (r)\n\t\t\treturn r;\n\n\t\t \n\t\ttmp = RREG32_SOC15(VCN, i, regUVD_LMI_CTRL2);\n\t\ttmp |= UVD_LMI_CTRL2__STALL_ARB_UMC_MASK;\n\t\tWREG32_SOC15(VCN, i, regUVD_LMI_CTRL2, tmp);\n\t\ttmp = UVD_LMI_STATUS__UMC_READ_CLEAN_RAW_MASK |\n\t\t\tUVD_LMI_STATUS__UMC_WRITE_CLEAN_RAW_MASK;\n\t\tr = SOC15_WAIT_ON_RREG(VCN, i, regUVD_LMI_STATUS, tmp, tmp);\n\t\tif (r)\n\t\t\treturn r;\n\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(VCN, i, regUVD_RB_ARB_CTRL),\n\t\t\t\tUVD_RB_ARB_CTRL__VCPU_DIS_MASK,\n\t\t\t\t~UVD_RB_ARB_CTRL__VCPU_DIS_MASK);\n\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(VCN, i, regUVD_VCPU_CNTL),\n\t\t\t\tUVD_VCPU_CNTL__BLK_RST_MASK,\n\t\t\t\t~UVD_VCPU_CNTL__BLK_RST_MASK);\n\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(VCN, i, regUVD_VCPU_CNTL), 0,\n\t\t\t\t~(UVD_VCPU_CNTL__CLK_EN_MASK));\n\n\t\t \n\t\ttmp = RREG32_SOC15(VCN, i, regUVD_SOFT_RESET);\n\t\ttmp |= UVD_SOFT_RESET__LMI_UMC_SOFT_RESET_MASK;\n\t\tWREG32_SOC15(VCN, i, regUVD_SOFT_RESET, tmp);\n\t\ttmp = RREG32_SOC15(VCN, i, regUVD_SOFT_RESET);\n\t\ttmp |= UVD_SOFT_RESET__LMI_SOFT_RESET_MASK;\n\t\tWREG32_SOC15(VCN, i, regUVD_SOFT_RESET, tmp);\n\n\t\t \n\t\tWREG32_SOC15(VCN, i, regUVD_STATUS, 0);\n\n\t\t \n\t\tvcn_v4_0_enable_clock_gating(adev, i);\n\n\t\t \n\t\tvcn_v4_0_enable_static_power_gating(adev, i);\n\t}\n\n\tif (adev->pm.dpm_enabled)\n\t\tamdgpu_dpm_enable_uvd(adev, false);\n\n\treturn 0;\n}\n\n \nstatic int vcn_v4_0_pause_dpg_mode(struct amdgpu_device *adev, int inst_idx,\n      struct dpg_pause_state *new_state)\n{\n\tuint32_t reg_data = 0;\n\tint ret_code;\n\n\t \n\tif (adev->vcn.inst[inst_idx].pause_state.fw_based != new_state->fw_based) {\n\t\tDRM_DEV_DEBUG(adev->dev, \"dpg pause state changed %d -> %d\",\n\t\t\tadev->vcn.inst[inst_idx].pause_state.fw_based,\tnew_state->fw_based);\n\t\treg_data = RREG32_SOC15(VCN, inst_idx, regUVD_DPG_PAUSE) &\n\t\t\t(~UVD_DPG_PAUSE__NJ_PAUSE_DPG_ACK_MASK);\n\n\t\tif (new_state->fw_based == VCN_DPG_STATE__PAUSE) {\n\t\t\tret_code = SOC15_WAIT_ON_RREG(VCN, inst_idx, regUVD_POWER_STATUS, 0x1,\n\t\t\t\tUVD_POWER_STATUS__UVD_POWER_STATUS_MASK);\n\n\t\t\tif (!ret_code) {\n\t\t\t\t \n\t\t\t\treg_data |= UVD_DPG_PAUSE__NJ_PAUSE_DPG_REQ_MASK;\n\t\t\t\tWREG32_SOC15(VCN, inst_idx, regUVD_DPG_PAUSE, reg_data);\n\n\t\t\t\t \n\t\t\t\tSOC15_WAIT_ON_RREG(VCN, inst_idx, regUVD_DPG_PAUSE,\n\t\t\t\t\tUVD_DPG_PAUSE__NJ_PAUSE_DPG_ACK_MASK,\n\t\t\t\t\tUVD_DPG_PAUSE__NJ_PAUSE_DPG_ACK_MASK);\n\n\t\t\t\tSOC15_WAIT_ON_RREG(VCN, inst_idx, regUVD_POWER_STATUS,\n\t\t\t\t\tUVD_PGFSM_CONFIG__UVDM_UVDU_PWR_ON, UVD_POWER_STATUS__UVD_POWER_STATUS_MASK);\n\t\t\t}\n\t\t} else {\n\t\t\t \n\t\t\treg_data &= ~UVD_DPG_PAUSE__NJ_PAUSE_DPG_REQ_MASK;\n\t\t\tWREG32_SOC15(VCN, inst_idx, regUVD_DPG_PAUSE, reg_data);\n\t\t}\n\t\tadev->vcn.inst[inst_idx].pause_state.fw_based = new_state->fw_based;\n\t}\n\n\treturn 0;\n}\n\n \nstatic uint64_t vcn_v4_0_unified_ring_get_rptr(struct amdgpu_ring *ring)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\tif (ring != &adev->vcn.inst[ring->me].ring_enc[0])\n\t\tDRM_ERROR(\"wrong ring id is identified in %s\", __func__);\n\n\treturn RREG32_SOC15(VCN, ring->me, regUVD_RB_RPTR);\n}\n\n \nstatic uint64_t vcn_v4_0_unified_ring_get_wptr(struct amdgpu_ring *ring)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\tif (ring != &adev->vcn.inst[ring->me].ring_enc[0])\n\t\tDRM_ERROR(\"wrong ring id is identified in %s\", __func__);\n\n\tif (ring->use_doorbell)\n\t\treturn *ring->wptr_cpu_addr;\n\telse\n\t\treturn RREG32_SOC15(VCN, ring->me, regUVD_RB_WPTR);\n}\n\n \nstatic void vcn_v4_0_unified_ring_set_wptr(struct amdgpu_ring *ring)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\tif (ring != &adev->vcn.inst[ring->me].ring_enc[0])\n\t\tDRM_ERROR(\"wrong ring id is identified in %s\", __func__);\n\n\tif (ring->use_doorbell) {\n\t\t*ring->wptr_cpu_addr = lower_32_bits(ring->wptr);\n\t\tWDOORBELL32(ring->doorbell_index, lower_32_bits(ring->wptr));\n\t} else {\n\t\tWREG32_SOC15(VCN, ring->me, regUVD_RB_WPTR, lower_32_bits(ring->wptr));\n\t}\n}\n\nstatic int vcn_v4_0_limit_sched(struct amdgpu_cs_parser *p,\n\t\t\t\tstruct amdgpu_job *job)\n{\n\tstruct drm_gpu_scheduler **scheds;\n\n\t \n\tif (atomic_read(&job->base.entity->fence_seq))\n\t\treturn -EINVAL;\n\n\t \n\tif (p->adev->vcn.harvest_config & AMDGPU_VCN_HARVEST_VCN0)\n\t\treturn -EINVAL;\n\n\tscheds = p->adev->gpu_sched[AMDGPU_HW_IP_VCN_ENC]\n\t\t[AMDGPU_RING_PRIO_0].sched;\n\tdrm_sched_entity_modify_sched(job->base.entity, scheds, 1);\n\treturn 0;\n}\n\nstatic int vcn_v4_0_dec_msg(struct amdgpu_cs_parser *p, struct amdgpu_job *job,\n\t\t\t    uint64_t addr)\n{\n\tstruct ttm_operation_ctx ctx = { false, false };\n\tstruct amdgpu_bo_va_mapping *map;\n\tuint32_t *msg, num_buffers;\n\tstruct amdgpu_bo *bo;\n\tuint64_t start, end;\n\tunsigned int i;\n\tvoid *ptr;\n\tint r;\n\n\taddr &= AMDGPU_GMC_HOLE_MASK;\n\tr = amdgpu_cs_find_mapping(p, addr, &bo, &map);\n\tif (r) {\n\t\tDRM_ERROR(\"Can't find BO for addr 0x%08llx\\n\", addr);\n\t\treturn r;\n\t}\n\n\tstart = map->start * AMDGPU_GPU_PAGE_SIZE;\n\tend = (map->last + 1) * AMDGPU_GPU_PAGE_SIZE;\n\tif (addr & 0x7) {\n\t\tDRM_ERROR(\"VCN messages must be 8 byte aligned!\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\tbo->flags |= AMDGPU_GEM_CREATE_CPU_ACCESS_REQUIRED;\n\tamdgpu_bo_placement_from_domain(bo, bo->allowed_domains);\n\tr = ttm_bo_validate(&bo->tbo, &bo->placement, &ctx);\n\tif (r) {\n\t\tDRM_ERROR(\"Failed validating the VCN message BO (%d)!\\n\", r);\n\t\treturn r;\n\t}\n\n\tr = amdgpu_bo_kmap(bo, &ptr);\n\tif (r) {\n\t\tDRM_ERROR(\"Failed mapping the VCN message (%d)!\\n\", r);\n\t\treturn r;\n\t}\n\n\tmsg = ptr + addr - start;\n\n\t \n\tif (msg[1] > end - addr) {\n\t\tr = -EINVAL;\n\t\tgoto out;\n\t}\n\n\tif (msg[3] != RDECODE_MSG_CREATE)\n\t\tgoto out;\n\n\tnum_buffers = msg[2];\n\tfor (i = 0, msg = &msg[6]; i < num_buffers; ++i, msg += 4) {\n\t\tuint32_t offset, size, *create;\n\n\t\tif (msg[0] != RDECODE_MESSAGE_CREATE)\n\t\t\tcontinue;\n\n\t\toffset = msg[1];\n\t\tsize = msg[2];\n\n\t\tif (offset + size > end) {\n\t\t\tr = -EINVAL;\n\t\t\tgoto out;\n\t\t}\n\n\t\tcreate = ptr + addr + offset - start;\n\n\t\t \n\t\tif (create[0] == 0x7 || create[0] == 0x10 || create[0] == 0x11)\n\t\t\tcontinue;\n\n\t\tr = vcn_v4_0_limit_sched(p, job);\n\t\tif (r)\n\t\t\tgoto out;\n\t}\n\nout:\n\tamdgpu_bo_kunmap(bo);\n\treturn r;\n}\n\n#define RADEON_VCN_ENGINE_TYPE_ENCODE\t\t\t(0x00000002)\n#define RADEON_VCN_ENGINE_TYPE_DECODE\t\t\t(0x00000003)\n\n#define RADEON_VCN_ENGINE_INFO\t\t\t\t(0x30000001)\n#define RADEON_VCN_ENGINE_INFO_MAX_OFFSET\t\t16\n\n#define RENCODE_ENCODE_STANDARD_AV1\t\t\t2\n#define RENCODE_IB_PARAM_SESSION_INIT\t\t\t0x00000003\n#define RENCODE_IB_PARAM_SESSION_INIT_MAX_OFFSET\t64\n\n \nstatic int vcn_v4_0_enc_find_ib_param(struct amdgpu_ib *ib, uint32_t id, int max_offset)\n{\n\tint i;\n\n\tfor (i = 0; i < ib->length_dw && i < max_offset && ib->ptr[i] >= 8; i += ib->ptr[i]/4) {\n\t\tif (ib->ptr[i + 1] == id)\n\t\t\treturn i;\n\t}\n\treturn -1;\n}\n\nstatic int vcn_v4_0_ring_patch_cs_in_place(struct amdgpu_cs_parser *p,\n\t\t\t\t\t   struct amdgpu_job *job,\n\t\t\t\t\t   struct amdgpu_ib *ib)\n{\n\tstruct amdgpu_ring *ring = amdgpu_job_ring(job);\n\tstruct amdgpu_vcn_decode_buffer *decode_buffer;\n\tuint64_t addr;\n\tuint32_t val;\n\tint idx;\n\n\t \n\tif (!ring->me)\n\t\treturn 0;\n\n\t \n\tidx = vcn_v4_0_enc_find_ib_param(ib, RADEON_VCN_ENGINE_INFO,\n\t\t\tRADEON_VCN_ENGINE_INFO_MAX_OFFSET);\n\tif (idx < 0)  \n\t\treturn 0;\n\n\tval = amdgpu_ib_get_value(ib, idx + 2);  \n\tif (val == RADEON_VCN_ENGINE_TYPE_DECODE) {\n\t\tdecode_buffer = (struct amdgpu_vcn_decode_buffer *)&ib->ptr[idx + 6];\n\n\t\tif (!(decode_buffer->valid_buf_flag  & 0x1))\n\t\t\treturn 0;\n\n\t\taddr = ((u64)decode_buffer->msg_buffer_address_hi) << 32 |\n\t\t\tdecode_buffer->msg_buffer_address_lo;\n\t\treturn vcn_v4_0_dec_msg(p, job, addr);\n\t} else if (val == RADEON_VCN_ENGINE_TYPE_ENCODE) {\n\t\tidx = vcn_v4_0_enc_find_ib_param(ib, RENCODE_IB_PARAM_SESSION_INIT,\n\t\t\tRENCODE_IB_PARAM_SESSION_INIT_MAX_OFFSET);\n\t\tif (idx >= 0 && ib->ptr[idx + 2] == RENCODE_ENCODE_STANDARD_AV1)\n\t\t\treturn vcn_v4_0_limit_sched(p, job);\n\t}\n\treturn 0;\n}\n\nstatic struct amdgpu_ring_funcs vcn_v4_0_unified_ring_vm_funcs = {\n\t.type = AMDGPU_RING_TYPE_VCN_ENC,\n\t.align_mask = 0x3f,\n\t.nop = VCN_ENC_CMD_NO_OP,\n\t.get_rptr = vcn_v4_0_unified_ring_get_rptr,\n\t.get_wptr = vcn_v4_0_unified_ring_get_wptr,\n\t.set_wptr = vcn_v4_0_unified_ring_set_wptr,\n\t.patch_cs_in_place = vcn_v4_0_ring_patch_cs_in_place,\n\t.emit_frame_size =\n\t\tSOC15_FLUSH_GPU_TLB_NUM_WREG * 3 +\n\t\tSOC15_FLUSH_GPU_TLB_NUM_REG_WAIT * 4 +\n\t\t4 +  \n\t\t5 + 5 +  \n\t\t1,  \n\t.emit_ib_size = 5,  \n\t.emit_ib = vcn_v2_0_enc_ring_emit_ib,\n\t.emit_fence = vcn_v2_0_enc_ring_emit_fence,\n\t.emit_vm_flush = vcn_v2_0_enc_ring_emit_vm_flush,\n\t.test_ring = amdgpu_vcn_enc_ring_test_ring,\n\t.test_ib = amdgpu_vcn_unified_ring_test_ib,\n\t.insert_nop = amdgpu_ring_insert_nop,\n\t.insert_end = vcn_v2_0_enc_ring_insert_end,\n\t.pad_ib = amdgpu_ring_generic_pad_ib,\n\t.begin_use = amdgpu_vcn_ring_begin_use,\n\t.end_use = amdgpu_vcn_ring_end_use,\n\t.emit_wreg = vcn_v2_0_enc_ring_emit_wreg,\n\t.emit_reg_wait = vcn_v2_0_enc_ring_emit_reg_wait,\n\t.emit_reg_write_reg_wait = amdgpu_ring_emit_reg_write_reg_wait_helper,\n};\n\n \nstatic void vcn_v4_0_set_unified_ring_funcs(struct amdgpu_device *adev)\n{\n\tint i;\n\n\tfor (i = 0; i < adev->vcn.num_vcn_inst; ++i) {\n\t\tif (adev->vcn.harvest_config & (1 << i))\n\t\t\tcontinue;\n\n\t\tif (adev->ip_versions[VCN_HWIP][0] == IP_VERSION(4, 0, 2))\n\t\t\tvcn_v4_0_unified_ring_vm_funcs.secure_submission_supported = true;\n\n\t\tadev->vcn.inst[i].ring_enc[0].funcs =\n\t\t       (const struct amdgpu_ring_funcs *)&vcn_v4_0_unified_ring_vm_funcs;\n\t\tadev->vcn.inst[i].ring_enc[0].me = i;\n\n\t\tDRM_INFO(\"VCN(%d) encode/decode are enabled in VM mode\\n\", i);\n\t}\n}\n\n \nstatic bool vcn_v4_0_is_idle(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tint i, ret = 1;\n\n\tfor (i = 0; i < adev->vcn.num_vcn_inst; ++i) {\n\t\tif (adev->vcn.harvest_config & (1 << i))\n\t\t\tcontinue;\n\n\t\tret &= (RREG32_SOC15(VCN, i, regUVD_STATUS) == UVD_STATUS__IDLE);\n\t}\n\n\treturn ret;\n}\n\n \nstatic int vcn_v4_0_wait_for_idle(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tint i, ret = 0;\n\n\tfor (i = 0; i < adev->vcn.num_vcn_inst; ++i) {\n\t\tif (adev->vcn.harvest_config & (1 << i))\n\t\t\tcontinue;\n\n\t\tret = SOC15_WAIT_ON_RREG(VCN, i, regUVD_STATUS, UVD_STATUS__IDLE,\n\t\t\tUVD_STATUS__IDLE);\n\t\tif (ret)\n\t\t\treturn ret;\n\t}\n\n\treturn ret;\n}\n\n \nstatic int vcn_v4_0_set_clockgating_state(void *handle, enum amd_clockgating_state state)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tbool enable = state == AMD_CG_STATE_GATE;\n\tint i;\n\n\tfor (i = 0; i < adev->vcn.num_vcn_inst; ++i) {\n\t\tif (adev->vcn.harvest_config & (1 << i))\n\t\t\tcontinue;\n\n\t\tif (enable) {\n\t\t\tif (RREG32_SOC15(VCN, i, regUVD_STATUS) != UVD_STATUS__IDLE)\n\t\t\t\treturn -EBUSY;\n\t\t\tvcn_v4_0_enable_clock_gating(adev, i);\n\t\t} else {\n\t\t\tvcn_v4_0_disable_clock_gating(adev, i);\n\t\t}\n\t}\n\n\treturn 0;\n}\n\n \nstatic int vcn_v4_0_set_powergating_state(void *handle, enum amd_powergating_state state)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tint ret;\n\n\t \n\tif (amdgpu_sriov_vf(adev)) {\n\t\tadev->vcn.cur_state = AMD_PG_STATE_UNGATE;\n\t\treturn 0;\n\t}\n\n\tif (state == adev->vcn.cur_state)\n\t\treturn 0;\n\n\tif (state == AMD_PG_STATE_GATE)\n\t\tret = vcn_v4_0_stop(adev);\n\telse\n\t\tret = vcn_v4_0_start(adev);\n\n\tif (!ret)\n\t\tadev->vcn.cur_state = state;\n\n\treturn ret;\n}\n\n \nstatic int vcn_v4_0_set_interrupt_state(struct amdgpu_device *adev, struct amdgpu_irq_src *source,\n      unsigned type, enum amdgpu_interrupt_state state)\n{\n\treturn 0;\n}\n\n \nstatic int vcn_v4_0_set_ras_interrupt_state(struct amdgpu_device *adev,\n\tstruct amdgpu_irq_src *source,\n\tunsigned int type,\n\tenum amdgpu_interrupt_state state)\n{\n\treturn 0;\n}\n\n \nstatic int vcn_v4_0_process_interrupt(struct amdgpu_device *adev, struct amdgpu_irq_src *source,\n      struct amdgpu_iv_entry *entry)\n{\n\tuint32_t ip_instance;\n\n\tswitch (entry->client_id) {\n\tcase SOC15_IH_CLIENTID_VCN:\n\t\tip_instance = 0;\n\t\tbreak;\n\tcase SOC15_IH_CLIENTID_VCN1:\n\t\tip_instance = 1;\n\t\tbreak;\n\tdefault:\n\t\tDRM_ERROR(\"Unhandled client id: %d\\n\", entry->client_id);\n\t\treturn 0;\n\t}\n\n\tDRM_DEBUG(\"IH: VCN TRAP\\n\");\n\n\tswitch (entry->src_id) {\n\tcase VCN_4_0__SRCID__UVD_ENC_GENERAL_PURPOSE:\n\t\tamdgpu_fence_process(&adev->vcn.inst[ip_instance].ring_enc[0]);\n\t\tbreak;\n\tdefault:\n\t\tDRM_ERROR(\"Unhandled interrupt: %d %d\\n\",\n\t\t\t  entry->src_id, entry->src_data[0]);\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic const struct amdgpu_irq_src_funcs vcn_v4_0_irq_funcs = {\n\t.set = vcn_v4_0_set_interrupt_state,\n\t.process = vcn_v4_0_process_interrupt,\n};\n\nstatic const struct amdgpu_irq_src_funcs vcn_v4_0_ras_irq_funcs = {\n\t.set = vcn_v4_0_set_ras_interrupt_state,\n\t.process = amdgpu_vcn_process_poison_irq,\n};\n\n \nstatic void vcn_v4_0_set_irq_funcs(struct amdgpu_device *adev)\n{\n\tint i;\n\n\tfor (i = 0; i < adev->vcn.num_vcn_inst; ++i) {\n\t\tif (adev->vcn.harvest_config & (1 << i))\n\t\t\tcontinue;\n\n\t\tadev->vcn.inst[i].irq.num_types = adev->vcn.num_enc_rings + 1;\n\t\tadev->vcn.inst[i].irq.funcs = &vcn_v4_0_irq_funcs;\n\n\t\tadev->vcn.inst[i].ras_poison_irq.num_types = adev->vcn.num_enc_rings + 1;\n\t\tadev->vcn.inst[i].ras_poison_irq.funcs = &vcn_v4_0_ras_irq_funcs;\n\t}\n}\n\nstatic const struct amd_ip_funcs vcn_v4_0_ip_funcs = {\n\t.name = \"vcn_v4_0\",\n\t.early_init = vcn_v4_0_early_init,\n\t.late_init = NULL,\n\t.sw_init = vcn_v4_0_sw_init,\n\t.sw_fini = vcn_v4_0_sw_fini,\n\t.hw_init = vcn_v4_0_hw_init,\n\t.hw_fini = vcn_v4_0_hw_fini,\n\t.suspend = vcn_v4_0_suspend,\n\t.resume = vcn_v4_0_resume,\n\t.is_idle = vcn_v4_0_is_idle,\n\t.wait_for_idle = vcn_v4_0_wait_for_idle,\n\t.check_soft_reset = NULL,\n\t.pre_soft_reset = NULL,\n\t.soft_reset = NULL,\n\t.post_soft_reset = NULL,\n\t.set_clockgating_state = vcn_v4_0_set_clockgating_state,\n\t.set_powergating_state = vcn_v4_0_set_powergating_state,\n};\n\nconst struct amdgpu_ip_block_version vcn_v4_0_ip_block = {\n\t.type = AMD_IP_BLOCK_TYPE_VCN,\n\t.major = 4,\n\t.minor = 0,\n\t.rev = 0,\n\t.funcs = &vcn_v4_0_ip_funcs,\n};\n\nstatic uint32_t vcn_v4_0_query_poison_by_instance(struct amdgpu_device *adev,\n\t\t\tuint32_t instance, uint32_t sub_block)\n{\n\tuint32_t poison_stat = 0, reg_value = 0;\n\n\tswitch (sub_block) {\n\tcase AMDGPU_VCN_V4_0_VCPU_VCODEC:\n\t\treg_value = RREG32_SOC15(VCN, instance, regUVD_RAS_VCPU_VCODEC_STATUS);\n\t\tpoison_stat = REG_GET_FIELD(reg_value, UVD_RAS_VCPU_VCODEC_STATUS, POISONED_PF);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\tif (poison_stat)\n\t\tdev_info(adev->dev, \"Poison detected in VCN%d, sub_block%d\\n\",\n\t\t\tinstance, sub_block);\n\n\treturn poison_stat;\n}\n\nstatic bool vcn_v4_0_query_ras_poison_status(struct amdgpu_device *adev)\n{\n\tuint32_t inst, sub;\n\tuint32_t poison_stat = 0;\n\n\tfor (inst = 0; inst < adev->vcn.num_vcn_inst; inst++)\n\t\tfor (sub = 0; sub < AMDGPU_VCN_V4_0_MAX_SUB_BLOCK; sub++)\n\t\t\tpoison_stat +=\n\t\t\t\tvcn_v4_0_query_poison_by_instance(adev, inst, sub);\n\n\treturn !!poison_stat;\n}\n\nconst struct amdgpu_ras_block_hw_ops vcn_v4_0_ras_hw_ops = {\n\t.query_poison_status = vcn_v4_0_query_ras_poison_status,\n};\n\nstatic struct amdgpu_vcn_ras vcn_v4_0_ras = {\n\t.ras_block = {\n\t\t.hw_ops = &vcn_v4_0_ras_hw_ops,\n\t\t.ras_late_init = amdgpu_vcn_ras_late_init,\n\t},\n};\n\nstatic void vcn_v4_0_set_ras_funcs(struct amdgpu_device *adev)\n{\n\tswitch (adev->ip_versions[VCN_HWIP][0]) {\n\tcase IP_VERSION(4, 0, 0):\n\t\tadev->vcn.ras = &vcn_v4_0_ras;\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}