Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date             : Sat Dec 16 18:44:47 2017
| Host             : LAPTOP-QH5RPP8J running 64-bit major release  (build 9200)
| Command          : report_power -file MIPS_CPU_power_routed.rpt -pb MIPS_CPU_power_summary_routed.pb -rpx MIPS_CPU_power_routed.rpx
| Design           : MIPS_CPU
| Device           : xc7a100tfgg676-2L
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.541 |
| Dynamic (W)              | 2.452 |
| Device Static (W)        | 0.089 |
| Effective TJA (C/W)      | 2.6   |
| Max Ambient (C)          | 93.4  |
| Junction Temperature (C) | 31.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     1.027 |     4355 |       --- |             --- |
|   LUT as Logic           |     0.784 |     2470 |     63400 |            3.90 |
|   CARRY4                 |     0.159 |      139 |     15850 |            0.88 |
|   Register               |     0.078 |     1246 |    126800 |            0.98 |
|   BUFG                   |     0.006 |       12 |        32 |           37.50 |
|   F7/F8 Muxes            |    <0.001 |       38 |     63400 |            0.06 |
|   LUT as Distributed RAM |    <0.001 |       48 |     19000 |            0.25 |
|   Others                 |     0.000 |       29 |       --- |             --- |
| Signals                  |     1.421 |     4258 |       --- |             --- |
| DSPs                     |     0.000 |        8 |       240 |            3.33 |
| I/O                      |     0.004 |      152 |       300 |           50.67 |
| Static Power             |     0.089 |          |           |                 |
| Total                    |     2.541 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     2.471 |       2.452 |      0.019 |
| Vccaux    |       1.800 |     0.019 |       0.000 |      0.019 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| MIPS_CPU                        |     2.452 |
|   BASE_SRAM_CONTROLL            |     0.000 |
|   EXTEND_RAM_CONTROLL           |     0.000 |
|   EX_0                          |     0.024 |
|   EX_to_MEM_0                   |     0.529 |
|   HI_LO_0                       |     0.000 |
|   ID_0                          |     0.193 |
|   ID_to_EX_0                    |     0.778 |
|   IF_to_ID_0                    |     0.451 |
|   MEM_CONTROLL_0                |     0.037 |
|   MEM_to_WB_0                   |     0.177 |
|   MMU_0                         |     0.000 |
|   PC_0                          |     0.133 |
|   REGISTERS_0                   |    <0.001 |
|     reg_array_reg_r1_0_31_0_5   |     0.000 |
|     reg_array_reg_r1_0_31_12_17 |    <0.001 |
|     reg_array_reg_r1_0_31_18_23 |     0.000 |
|     reg_array_reg_r1_0_31_24_29 |     0.000 |
|     reg_array_reg_r1_0_31_30_31 |     0.000 |
|     reg_array_reg_r1_0_31_6_11  |     0.000 |
|     reg_array_reg_r2_0_31_0_5   |     0.000 |
|     reg_array_reg_r2_0_31_12_17 |     0.000 |
|     reg_array_reg_r2_0_31_18_23 |     0.000 |
|     reg_array_reg_r2_0_31_24_29 |     0.000 |
|     reg_array_reg_r2_0_31_30_31 |     0.000 |
|     reg_array_reg_r2_0_31_6_11  |     0.000 |
|   ram1_data_IOBUF[0]_inst       |     0.000 |
|   ram1_data_IOBUF[10]_inst      |     0.000 |
|   ram1_data_IOBUF[11]_inst      |     0.000 |
|   ram1_data_IOBUF[12]_inst      |     0.000 |
|   ram1_data_IOBUF[13]_inst      |     0.000 |
|   ram1_data_IOBUF[14]_inst      |     0.000 |
|   ram1_data_IOBUF[15]_inst      |     0.000 |
|   ram1_data_IOBUF[16]_inst      |     0.000 |
|   ram1_data_IOBUF[17]_inst      |     0.000 |
|   ram1_data_IOBUF[18]_inst      |     0.000 |
|   ram1_data_IOBUF[19]_inst      |     0.000 |
|   ram1_data_IOBUF[1]_inst       |     0.000 |
|   ram1_data_IOBUF[20]_inst      |     0.000 |
|   ram1_data_IOBUF[21]_inst      |     0.000 |
|   ram1_data_IOBUF[22]_inst      |     0.000 |
|   ram1_data_IOBUF[23]_inst      |     0.000 |
|   ram1_data_IOBUF[24]_inst      |     0.000 |
|   ram1_data_IOBUF[25]_inst      |     0.000 |
|   ram1_data_IOBUF[26]_inst      |     0.000 |
|   ram1_data_IOBUF[27]_inst      |     0.000 |
|   ram1_data_IOBUF[28]_inst      |     0.000 |
|   ram1_data_IOBUF[29]_inst      |     0.000 |
|   ram1_data_IOBUF[2]_inst       |     0.000 |
|   ram1_data_IOBUF[30]_inst      |     0.000 |
|   ram1_data_IOBUF[31]_inst      |     0.000 |
|   ram1_data_IOBUF[3]_inst       |     0.000 |
|   ram1_data_IOBUF[4]_inst       |     0.000 |
|   ram1_data_IOBUF[5]_inst       |     0.000 |
|   ram1_data_IOBUF[6]_inst       |     0.000 |
|   ram1_data_IOBUF[7]_inst       |     0.000 |
|   ram1_data_IOBUF[8]_inst       |     0.000 |
|   ram1_data_IOBUF[9]_inst       |     0.000 |
|   ram2_data_IOBUF[0]_inst       |     0.000 |
|   ram2_data_IOBUF[10]_inst      |     0.000 |
|   ram2_data_IOBUF[11]_inst      |     0.000 |
|   ram2_data_IOBUF[12]_inst      |     0.000 |
|   ram2_data_IOBUF[13]_inst      |     0.000 |
|   ram2_data_IOBUF[14]_inst      |     0.000 |
|   ram2_data_IOBUF[15]_inst      |     0.000 |
|   ram2_data_IOBUF[16]_inst      |     0.000 |
|   ram2_data_IOBUF[17]_inst      |     0.000 |
|   ram2_data_IOBUF[18]_inst      |     0.000 |
|   ram2_data_IOBUF[19]_inst      |     0.000 |
|   ram2_data_IOBUF[1]_inst       |     0.000 |
|   ram2_data_IOBUF[20]_inst      |     0.000 |
|   ram2_data_IOBUF[21]_inst      |     0.000 |
|   ram2_data_IOBUF[22]_inst      |     0.000 |
|   ram2_data_IOBUF[23]_inst      |     0.000 |
|   ram2_data_IOBUF[24]_inst      |     0.000 |
|   ram2_data_IOBUF[25]_inst      |     0.000 |
|   ram2_data_IOBUF[26]_inst      |     0.000 |
|   ram2_data_IOBUF[27]_inst      |     0.000 |
|   ram2_data_IOBUF[28]_inst      |     0.000 |
|   ram2_data_IOBUF[29]_inst      |     0.000 |
|   ram2_data_IOBUF[2]_inst       |     0.000 |
|   ram2_data_IOBUF[30]_inst      |     0.000 |
|   ram2_data_IOBUF[31]_inst      |     0.000 |
|   ram2_data_IOBUF[3]_inst       |     0.000 |
|   ram2_data_IOBUF[4]_inst       |     0.000 |
|   ram2_data_IOBUF[5]_inst       |     0.000 |
|   ram2_data_IOBUF[6]_inst       |     0.000 |
|   ram2_data_IOBUF[7]_inst       |     0.000 |
|   ram2_data_IOBUF[8]_inst       |     0.000 |
|   ram2_data_IOBUF[9]_inst       |     0.000 |
+---------------------------------+-----------+


