

================================================================
== Vivado HLS Report for 'dense_array_array_ap_fixed_16_6_5_3_0_6u_config16_s'
================================================================
* Date:           Tue Jun 29 10:40:01 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.691 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       50|       51| 0.250 us | 0.255 us |   50|   51|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------------------------------------------+
        |                                                                   |                                                        |  Latency (cycles) |  Latency (absolute) |  Interval |                   Pipeline                  |
        |                              Instance                             |                         Module                         |   min   |   max   |    min   |    max   | min | max |                     Type                    |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------------------------------------------+
        |grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_fu_130  |dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s  |       49|       50| 0.245 us | 0.250 us |   48|   48| loop rewind(delay=0 initiation interval(s)) |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        6|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        0|      2|      905|     1157|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      222|     -|
|Register             |        -|      -|      196|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      2|     1101|     1385|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+-------+-----+------+-----+
    |                              Instance                             |                         Module                         | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+-------+-----+------+-----+
    |grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_fu_130  |dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s  |        0|      2|  905|  1157|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+-------+-----+------+-----+
    |Total                                                              |                                                        |        0|      2|  905|  1157|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |io_acc_block_signal_op3   |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op52  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|   6|           3|           3|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  15|          3|    1|          3|
    |ap_done                        |   9|          2|    1|          2|
    |data_stream_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_10_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_11_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_12_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_13_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_14_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_15_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_4_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_5_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_6_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_7_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_8_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_9_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_4_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_5_V_blk_n    |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 222|         49|   24|         49|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                       |   2|   0|    2|          0|
    |ap_done_reg                                                                     |   1|   0|    1|          0|
    |data_0_V_reg_264                                                                |  12|   0|   12|          0|
    |data_10_V_reg_314                                                               |  12|   0|   12|          0|
    |data_11_V_reg_319                                                               |  12|   0|   12|          0|
    |data_12_V_reg_324                                                               |  12|   0|   12|          0|
    |data_13_V_reg_329                                                               |  12|   0|   12|          0|
    |data_14_V_reg_334                                                               |  12|   0|   12|          0|
    |data_15_V_reg_339                                                               |  12|   0|   12|          0|
    |data_1_V_reg_269                                                                |  12|   0|   12|          0|
    |data_2_V_reg_274                                                                |  12|   0|   12|          0|
    |data_3_V_reg_279                                                                |  12|   0|   12|          0|
    |data_4_V_reg_284                                                                |  12|   0|   12|          0|
    |data_5_V_reg_289                                                                |  12|   0|   12|          0|
    |data_6_V_reg_294                                                                |  12|   0|   12|          0|
    |data_7_V_reg_299                                                                |  12|   0|   12|          0|
    |data_8_V_reg_304                                                                |  12|   0|   12|          0|
    |data_9_V_reg_309                                                                |  12|   0|   12|          0|
    |grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_fu_130_ap_start_reg  |   1|   0|    1|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           | 196|   0|  196|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+---------------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,6u>,config16> | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,6u>,config16> | return value |
|ap_start                         |  in |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,6u>,config16> | return value |
|ap_done                          | out |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,6u>,config16> | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,6u>,config16> | return value |
|ap_idle                          | out |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,6u>,config16> | return value |
|ap_ready                         | out |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,6u>,config16> | return value |
|data_stream_V_data_0_V_dout      |  in |   12|   ap_fifo  |                data_stream_V_data_0_V                |    pointer   |
|data_stream_V_data_0_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_0_V                |    pointer   |
|data_stream_V_data_0_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_0_V                |    pointer   |
|data_stream_V_data_1_V_dout      |  in |   12|   ap_fifo  |                data_stream_V_data_1_V                |    pointer   |
|data_stream_V_data_1_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_1_V                |    pointer   |
|data_stream_V_data_1_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_1_V                |    pointer   |
|data_stream_V_data_2_V_dout      |  in |   12|   ap_fifo  |                data_stream_V_data_2_V                |    pointer   |
|data_stream_V_data_2_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_2_V                |    pointer   |
|data_stream_V_data_2_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_2_V                |    pointer   |
|data_stream_V_data_3_V_dout      |  in |   12|   ap_fifo  |                data_stream_V_data_3_V                |    pointer   |
|data_stream_V_data_3_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_3_V                |    pointer   |
|data_stream_V_data_3_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_3_V                |    pointer   |
|data_stream_V_data_4_V_dout      |  in |   12|   ap_fifo  |                data_stream_V_data_4_V                |    pointer   |
|data_stream_V_data_4_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_4_V                |    pointer   |
|data_stream_V_data_4_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_4_V                |    pointer   |
|data_stream_V_data_5_V_dout      |  in |   12|   ap_fifo  |                data_stream_V_data_5_V                |    pointer   |
|data_stream_V_data_5_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_5_V                |    pointer   |
|data_stream_V_data_5_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_5_V                |    pointer   |
|data_stream_V_data_6_V_dout      |  in |   12|   ap_fifo  |                data_stream_V_data_6_V                |    pointer   |
|data_stream_V_data_6_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_6_V                |    pointer   |
|data_stream_V_data_6_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_6_V                |    pointer   |
|data_stream_V_data_7_V_dout      |  in |   12|   ap_fifo  |                data_stream_V_data_7_V                |    pointer   |
|data_stream_V_data_7_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_7_V                |    pointer   |
|data_stream_V_data_7_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_7_V                |    pointer   |
|data_stream_V_data_8_V_dout      |  in |   12|   ap_fifo  |                data_stream_V_data_8_V                |    pointer   |
|data_stream_V_data_8_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_8_V                |    pointer   |
|data_stream_V_data_8_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_8_V                |    pointer   |
|data_stream_V_data_9_V_dout      |  in |   12|   ap_fifo  |                data_stream_V_data_9_V                |    pointer   |
|data_stream_V_data_9_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_9_V                |    pointer   |
|data_stream_V_data_9_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_9_V                |    pointer   |
|data_stream_V_data_10_V_dout     |  in |   12|   ap_fifo  |                data_stream_V_data_10_V               |    pointer   |
|data_stream_V_data_10_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_10_V               |    pointer   |
|data_stream_V_data_10_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_10_V               |    pointer   |
|data_stream_V_data_11_V_dout     |  in |   12|   ap_fifo  |                data_stream_V_data_11_V               |    pointer   |
|data_stream_V_data_11_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_11_V               |    pointer   |
|data_stream_V_data_11_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_11_V               |    pointer   |
|data_stream_V_data_12_V_dout     |  in |   12|   ap_fifo  |                data_stream_V_data_12_V               |    pointer   |
|data_stream_V_data_12_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_12_V               |    pointer   |
|data_stream_V_data_12_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_12_V               |    pointer   |
|data_stream_V_data_13_V_dout     |  in |   12|   ap_fifo  |                data_stream_V_data_13_V               |    pointer   |
|data_stream_V_data_13_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_13_V               |    pointer   |
|data_stream_V_data_13_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_13_V               |    pointer   |
|data_stream_V_data_14_V_dout     |  in |   12|   ap_fifo  |                data_stream_V_data_14_V               |    pointer   |
|data_stream_V_data_14_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_14_V               |    pointer   |
|data_stream_V_data_14_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_14_V               |    pointer   |
|data_stream_V_data_15_V_dout     |  in |   12|   ap_fifo  |                data_stream_V_data_15_V               |    pointer   |
|data_stream_V_data_15_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_15_V               |    pointer   |
|data_stream_V_data_15_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_15_V               |    pointer   |
|res_stream_V_data_0_V_din        | out |   16|   ap_fifo  |                 res_stream_V_data_0_V                |    pointer   |
|res_stream_V_data_0_V_full_n     |  in |    1|   ap_fifo  |                 res_stream_V_data_0_V                |    pointer   |
|res_stream_V_data_0_V_write      | out |    1|   ap_fifo  |                 res_stream_V_data_0_V                |    pointer   |
|res_stream_V_data_1_V_din        | out |   16|   ap_fifo  |                 res_stream_V_data_1_V                |    pointer   |
|res_stream_V_data_1_V_full_n     |  in |    1|   ap_fifo  |                 res_stream_V_data_1_V                |    pointer   |
|res_stream_V_data_1_V_write      | out |    1|   ap_fifo  |                 res_stream_V_data_1_V                |    pointer   |
|res_stream_V_data_2_V_din        | out |   16|   ap_fifo  |                 res_stream_V_data_2_V                |    pointer   |
|res_stream_V_data_2_V_full_n     |  in |    1|   ap_fifo  |                 res_stream_V_data_2_V                |    pointer   |
|res_stream_V_data_2_V_write      | out |    1|   ap_fifo  |                 res_stream_V_data_2_V                |    pointer   |
|res_stream_V_data_3_V_din        | out |   16|   ap_fifo  |                 res_stream_V_data_3_V                |    pointer   |
|res_stream_V_data_3_V_full_n     |  in |    1|   ap_fifo  |                 res_stream_V_data_3_V                |    pointer   |
|res_stream_V_data_3_V_write      | out |    1|   ap_fifo  |                 res_stream_V_data_3_V                |    pointer   |
|res_stream_V_data_4_V_din        | out |   16|   ap_fifo  |                 res_stream_V_data_4_V                |    pointer   |
|res_stream_V_data_4_V_full_n     |  in |    1|   ap_fifo  |                 res_stream_V_data_4_V                |    pointer   |
|res_stream_V_data_4_V_write      | out |    1|   ap_fifo  |                 res_stream_V_data_4_V                |    pointer   |
|res_stream_V_data_5_V_din        | out |   16|   ap_fifo  |                 res_stream_V_data_5_V                |    pointer   |
|res_stream_V_data_5_V_full_n     |  in |    1|   ap_fifo  |                 res_stream_V_data_5_V                |    pointer   |
|res_stream_V_data_5_V_write      | out |    1|   ap_fifo  |                 res_stream_V_data_5_V                |    pointer   |
+---------------------------------+-----+-----+------------+------------------------------------------------------+--------------+

