
1_Task_Creation.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006110  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000114  080062e0  080062e0  000162e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080063f4  080063f4  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080063f4  080063f4  000163f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080063fc  080063fc  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080063fc  080063fc  000163fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006400  08006400  00016400  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08006404  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004a28  20000074  08006478  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004a9c  08006478  00024a9c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018370  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003393  00000000  00000000  00038414  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014e0  00000000  00000000  0003b7a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013a8  00000000  00000000  0003cc88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004901  00000000  00000000  0003e030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000172de  00000000  00000000  00042931  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dc58b  00000000  00000000  00059c0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0013619a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005fb4  00000000  00000000  001361ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000074 	.word	0x20000074
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080062c8 	.word	0x080062c8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000078 	.word	0x20000078
 800020c:	080062c8 	.word	0x080062c8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b974 	b.w	80005b0 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468e      	mov	lr, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14d      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4694      	mov	ip, r2
 80002f2:	d969      	bls.n	80003c8 <__udivmoddi4+0xe8>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b152      	cbz	r2, 8000310 <__udivmoddi4+0x30>
 80002fa:	fa01 f302 	lsl.w	r3, r1, r2
 80002fe:	f1c2 0120 	rsb	r1, r2, #32
 8000302:	fa20 f101 	lsr.w	r1, r0, r1
 8000306:	fa0c fc02 	lsl.w	ip, ip, r2
 800030a:	ea41 0e03 	orr.w	lr, r1, r3
 800030e:	4094      	lsls	r4, r2
 8000310:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000314:	0c21      	lsrs	r1, r4, #16
 8000316:	fbbe f6f8 	udiv	r6, lr, r8
 800031a:	fa1f f78c 	uxth.w	r7, ip
 800031e:	fb08 e316 	mls	r3, r8, r6, lr
 8000322:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000326:	fb06 f107 	mul.w	r1, r6, r7
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f106 30ff 	add.w	r0, r6, #4294967295
 8000336:	f080 811f 	bcs.w	8000578 <__udivmoddi4+0x298>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 811c 	bls.w	8000578 <__udivmoddi4+0x298>
 8000340:	3e02      	subs	r6, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a5b      	subs	r3, r3, r1
 8000346:	b2a4      	uxth	r4, r4
 8000348:	fbb3 f0f8 	udiv	r0, r3, r8
 800034c:	fb08 3310 	mls	r3, r8, r0, r3
 8000350:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000354:	fb00 f707 	mul.w	r7, r0, r7
 8000358:	42a7      	cmp	r7, r4
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x92>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f100 33ff 	add.w	r3, r0, #4294967295
 8000364:	f080 810a 	bcs.w	800057c <__udivmoddi4+0x29c>
 8000368:	42a7      	cmp	r7, r4
 800036a:	f240 8107 	bls.w	800057c <__udivmoddi4+0x29c>
 800036e:	4464      	add	r4, ip
 8000370:	3802      	subs	r0, #2
 8000372:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000376:	1be4      	subs	r4, r4, r7
 8000378:	2600      	movs	r6, #0
 800037a:	b11d      	cbz	r5, 8000384 <__udivmoddi4+0xa4>
 800037c:	40d4      	lsrs	r4, r2
 800037e:	2300      	movs	r3, #0
 8000380:	e9c5 4300 	strd	r4, r3, [r5]
 8000384:	4631      	mov	r1, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0xc2>
 800038e:	2d00      	cmp	r5, #0
 8000390:	f000 80ef 	beq.w	8000572 <__udivmoddi4+0x292>
 8000394:	2600      	movs	r6, #0
 8000396:	e9c5 0100 	strd	r0, r1, [r5]
 800039a:	4630      	mov	r0, r6
 800039c:	4631      	mov	r1, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	fab3 f683 	clz	r6, r3
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d14a      	bne.n	8000440 <__udivmoddi4+0x160>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d302      	bcc.n	80003b4 <__udivmoddi4+0xd4>
 80003ae:	4282      	cmp	r2, r0
 80003b0:	f200 80f9 	bhi.w	80005a6 <__udivmoddi4+0x2c6>
 80003b4:	1a84      	subs	r4, r0, r2
 80003b6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	469e      	mov	lr, r3
 80003be:	2d00      	cmp	r5, #0
 80003c0:	d0e0      	beq.n	8000384 <__udivmoddi4+0xa4>
 80003c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c6:	e7dd      	b.n	8000384 <__udivmoddi4+0xa4>
 80003c8:	b902      	cbnz	r2, 80003cc <__udivmoddi4+0xec>
 80003ca:	deff      	udf	#255	; 0xff
 80003cc:	fab2 f282 	clz	r2, r2
 80003d0:	2a00      	cmp	r2, #0
 80003d2:	f040 8092 	bne.w	80004fa <__udivmoddi4+0x21a>
 80003d6:	eba1 010c 	sub.w	r1, r1, ip
 80003da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003de:	fa1f fe8c 	uxth.w	lr, ip
 80003e2:	2601      	movs	r6, #1
 80003e4:	0c20      	lsrs	r0, r4, #16
 80003e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ea:	fb07 1113 	mls	r1, r7, r3, r1
 80003ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f2:	fb0e f003 	mul.w	r0, lr, r3
 80003f6:	4288      	cmp	r0, r1
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x12c>
 80003fa:	eb1c 0101 	adds.w	r1, ip, r1
 80003fe:	f103 38ff 	add.w	r8, r3, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x12a>
 8000404:	4288      	cmp	r0, r1
 8000406:	f200 80cb 	bhi.w	80005a0 <__udivmoddi4+0x2c0>
 800040a:	4643      	mov	r3, r8
 800040c:	1a09      	subs	r1, r1, r0
 800040e:	b2a4      	uxth	r4, r4
 8000410:	fbb1 f0f7 	udiv	r0, r1, r7
 8000414:	fb07 1110 	mls	r1, r7, r0, r1
 8000418:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800041c:	fb0e fe00 	mul.w	lr, lr, r0
 8000420:	45a6      	cmp	lr, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x156>
 8000424:	eb1c 0404 	adds.w	r4, ip, r4
 8000428:	f100 31ff 	add.w	r1, r0, #4294967295
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x154>
 800042e:	45a6      	cmp	lr, r4
 8000430:	f200 80bb 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 8000434:	4608      	mov	r0, r1
 8000436:	eba4 040e 	sub.w	r4, r4, lr
 800043a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800043e:	e79c      	b.n	800037a <__udivmoddi4+0x9a>
 8000440:	f1c6 0720 	rsb	r7, r6, #32
 8000444:	40b3      	lsls	r3, r6
 8000446:	fa22 fc07 	lsr.w	ip, r2, r7
 800044a:	ea4c 0c03 	orr.w	ip, ip, r3
 800044e:	fa20 f407 	lsr.w	r4, r0, r7
 8000452:	fa01 f306 	lsl.w	r3, r1, r6
 8000456:	431c      	orrs	r4, r3
 8000458:	40f9      	lsrs	r1, r7
 800045a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800045e:	fa00 f306 	lsl.w	r3, r0, r6
 8000462:	fbb1 f8f9 	udiv	r8, r1, r9
 8000466:	0c20      	lsrs	r0, r4, #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fb09 1118 	mls	r1, r9, r8, r1
 8000470:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000474:	fb08 f00e 	mul.w	r0, r8, lr
 8000478:	4288      	cmp	r0, r1
 800047a:	fa02 f206 	lsl.w	r2, r2, r6
 800047e:	d90b      	bls.n	8000498 <__udivmoddi4+0x1b8>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f108 3aff 	add.w	sl, r8, #4294967295
 8000488:	f080 8088 	bcs.w	800059c <__udivmoddi4+0x2bc>
 800048c:	4288      	cmp	r0, r1
 800048e:	f240 8085 	bls.w	800059c <__udivmoddi4+0x2bc>
 8000492:	f1a8 0802 	sub.w	r8, r8, #2
 8000496:	4461      	add	r1, ip
 8000498:	1a09      	subs	r1, r1, r0
 800049a:	b2a4      	uxth	r4, r4
 800049c:	fbb1 f0f9 	udiv	r0, r1, r9
 80004a0:	fb09 1110 	mls	r1, r9, r0, r1
 80004a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ac:	458e      	cmp	lr, r1
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x1e2>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004b8:	d26c      	bcs.n	8000594 <__udivmoddi4+0x2b4>
 80004ba:	458e      	cmp	lr, r1
 80004bc:	d96a      	bls.n	8000594 <__udivmoddi4+0x2b4>
 80004be:	3802      	subs	r0, #2
 80004c0:	4461      	add	r1, ip
 80004c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004c6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ca:	eba1 010e 	sub.w	r1, r1, lr
 80004ce:	42a1      	cmp	r1, r4
 80004d0:	46c8      	mov	r8, r9
 80004d2:	46a6      	mov	lr, r4
 80004d4:	d356      	bcc.n	8000584 <__udivmoddi4+0x2a4>
 80004d6:	d053      	beq.n	8000580 <__udivmoddi4+0x2a0>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x212>
 80004da:	ebb3 0208 	subs.w	r2, r3, r8
 80004de:	eb61 010e 	sbc.w	r1, r1, lr
 80004e2:	fa01 f707 	lsl.w	r7, r1, r7
 80004e6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ea:	40f1      	lsrs	r1, r6
 80004ec:	431f      	orrs	r7, r3
 80004ee:	e9c5 7100 	strd	r7, r1, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	f1c2 0320 	rsb	r3, r2, #32
 80004fe:	40d8      	lsrs	r0, r3
 8000500:	fa0c fc02 	lsl.w	ip, ip, r2
 8000504:	fa21 f303 	lsr.w	r3, r1, r3
 8000508:	4091      	lsls	r1, r2
 800050a:	4301      	orrs	r1, r0
 800050c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000510:	fa1f fe8c 	uxth.w	lr, ip
 8000514:	fbb3 f0f7 	udiv	r0, r3, r7
 8000518:	fb07 3610 	mls	r6, r7, r0, r3
 800051c:	0c0b      	lsrs	r3, r1, #16
 800051e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000522:	fb00 f60e 	mul.w	r6, r0, lr
 8000526:	429e      	cmp	r6, r3
 8000528:	fa04 f402 	lsl.w	r4, r4, r2
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x260>
 800052e:	eb1c 0303 	adds.w	r3, ip, r3
 8000532:	f100 38ff 	add.w	r8, r0, #4294967295
 8000536:	d22f      	bcs.n	8000598 <__udivmoddi4+0x2b8>
 8000538:	429e      	cmp	r6, r3
 800053a:	d92d      	bls.n	8000598 <__udivmoddi4+0x2b8>
 800053c:	3802      	subs	r0, #2
 800053e:	4463      	add	r3, ip
 8000540:	1b9b      	subs	r3, r3, r6
 8000542:	b289      	uxth	r1, r1
 8000544:	fbb3 f6f7 	udiv	r6, r3, r7
 8000548:	fb07 3316 	mls	r3, r7, r6, r3
 800054c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000550:	fb06 f30e 	mul.w	r3, r6, lr
 8000554:	428b      	cmp	r3, r1
 8000556:	d908      	bls.n	800056a <__udivmoddi4+0x28a>
 8000558:	eb1c 0101 	adds.w	r1, ip, r1
 800055c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000560:	d216      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000562:	428b      	cmp	r3, r1
 8000564:	d914      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000566:	3e02      	subs	r6, #2
 8000568:	4461      	add	r1, ip
 800056a:	1ac9      	subs	r1, r1, r3
 800056c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000570:	e738      	b.n	80003e4 <__udivmoddi4+0x104>
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e705      	b.n	8000384 <__udivmoddi4+0xa4>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e3      	b.n	8000344 <__udivmoddi4+0x64>
 800057c:	4618      	mov	r0, r3
 800057e:	e6f8      	b.n	8000372 <__udivmoddi4+0x92>
 8000580:	454b      	cmp	r3, r9
 8000582:	d2a9      	bcs.n	80004d8 <__udivmoddi4+0x1f8>
 8000584:	ebb9 0802 	subs.w	r8, r9, r2
 8000588:	eb64 0e0c 	sbc.w	lr, r4, ip
 800058c:	3801      	subs	r0, #1
 800058e:	e7a3      	b.n	80004d8 <__udivmoddi4+0x1f8>
 8000590:	4646      	mov	r6, r8
 8000592:	e7ea      	b.n	800056a <__udivmoddi4+0x28a>
 8000594:	4620      	mov	r0, r4
 8000596:	e794      	b.n	80004c2 <__udivmoddi4+0x1e2>
 8000598:	4640      	mov	r0, r8
 800059a:	e7d1      	b.n	8000540 <__udivmoddi4+0x260>
 800059c:	46d0      	mov	r8, sl
 800059e:	e77b      	b.n	8000498 <__udivmoddi4+0x1b8>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	4461      	add	r1, ip
 80005a4:	e732      	b.n	800040c <__udivmoddi4+0x12c>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e709      	b.n	80003be <__udivmoddi4+0xde>
 80005aa:	4464      	add	r4, ip
 80005ac:	3802      	subs	r0, #2
 80005ae:	e742      	b.n	8000436 <__udivmoddi4+0x156>

080005b0 <__aeabi_idiv0>:
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop

080005b4 <main>:

uint16_t Green_PriorityGet;
uint16_t Suspender_Monitor;

int main(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b082      	sub	sp, #8
 80005b8:	af02      	add	r7, sp, #8

  HAL_Init();
 80005ba:	f000 fb4f 	bl	8000c5c <HAL_Init>
  /* Configure the system clock */
  SystemClock_Config();
 80005be:	f000 f8ab 	bl	8000718 <SystemClock_Config>
  /* Initialise all configured peripherals */
  MX_GPIO_Init();
 80005c2:	f000 f933 	bl	800082c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005c6:	f000 f907 	bl	80007d8 <MX_USART2_UART_Init>

  xTaskCreate(vGreenLEDControlTask,
 80005ca:	4b12      	ldr	r3, [pc, #72]	; (8000614 <main+0x60>)
 80005cc:	9301      	str	r3, [sp, #4]
 80005ce:	2301      	movs	r3, #1
 80005d0:	9300      	str	r3, [sp, #0]
 80005d2:	2300      	movs	r3, #0
 80005d4:	2264      	movs	r2, #100	; 0x64
 80005d6:	4910      	ldr	r1, [pc, #64]	; (8000618 <main+0x64>)
 80005d8:	4810      	ldr	r0, [pc, #64]	; (800061c <main+0x68>)
 80005da:	f003 f83c 	bl	8003656 <xTaskCreate>
			  100,
			  NULL,
			  1,
			  &GreenLED_Handle);

  xTaskCreate(vBlueLEDControlTask,
 80005de:	4b10      	ldr	r3, [pc, #64]	; (8000620 <main+0x6c>)
 80005e0:	9301      	str	r3, [sp, #4]
 80005e2:	2301      	movs	r3, #1
 80005e4:	9300      	str	r3, [sp, #0]
 80005e6:	2300      	movs	r3, #0
 80005e8:	2264      	movs	r2, #100	; 0x64
 80005ea:	490e      	ldr	r1, [pc, #56]	; (8000624 <main+0x70>)
 80005ec:	480e      	ldr	r0, [pc, #56]	; (8000628 <main+0x74>)
 80005ee:	f003 f832 	bl	8003656 <xTaskCreate>
			  100,
			  NULL,
			  1,
			  &BlueLED_Handle);

  xTaskCreate(vRedLEDControlTask,
 80005f2:	4b0e      	ldr	r3, [pc, #56]	; (800062c <main+0x78>)
 80005f4:	9301      	str	r3, [sp, #4]
 80005f6:	2301      	movs	r3, #1
 80005f8:	9300      	str	r3, [sp, #0]
 80005fa:	2300      	movs	r3, #0
 80005fc:	2264      	movs	r2, #100	; 0x64
 80005fe:	490c      	ldr	r1, [pc, #48]	; (8000630 <main+0x7c>)
 8000600:	480c      	ldr	r0, [pc, #48]	; (8000634 <main+0x80>)
 8000602:	f003 f828 	bl	8003656 <xTaskCreate>
			  100,
			  NULL,
			  1,
			  &RedLED_Handle);

  vTaskStartScheduler();
 8000606:	f003 f9e1 	bl	80039cc <vTaskStartScheduler>

  while (1)
  {
	 printf("Bismillah \n\r");
 800060a:	480b      	ldr	r0, [pc, #44]	; (8000638 <main+0x84>)
 800060c:	f004 fece 	bl	80053ac <iprintf>
 8000610:	e7fb      	b.n	800060a <main+0x56>
 8000612:	bf00      	nop
 8000614:	200000e0 	.word	0x200000e0
 8000618:	080062e0 	.word	0x080062e0
 800061c:	0800063d 	.word	0x0800063d
 8000620:	200000e4 	.word	0x200000e4
 8000624:	080062f4 	.word	0x080062f4
 8000628:	0800066d 	.word	0x0800066d
 800062c:	200000e8 	.word	0x200000e8
 8000630:	08006308 	.word	0x08006308
 8000634:	0800069d 	.word	0x0800069d
 8000638:	0800631c 	.word	0x0800631c

0800063c <vGreenLEDControlTask>:
  }
}


void vGreenLEDControlTask(void *pvParameters)
{
 800063c:	b480      	push	{r7}
 800063e:	b085      	sub	sp, #20
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
	while(1)
	{
		GreenLEDTaskProfiler++;
 8000644:	4b07      	ldr	r3, [pc, #28]	; (8000664 <vGreenLEDControlTask+0x28>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	3301      	adds	r3, #1
 800064a:	4a06      	ldr	r2, [pc, #24]	; (8000664 <vGreenLEDControlTask+0x28>)
 800064c:	6013      	str	r3, [r2, #0]
		for(int i=0; i<=600000; i++){}
 800064e:	2300      	movs	r3, #0
 8000650:	60fb      	str	r3, [r7, #12]
 8000652:	e002      	b.n	800065a <vGreenLEDControlTask+0x1e>
 8000654:	68fb      	ldr	r3, [r7, #12]
 8000656:	3301      	adds	r3, #1
 8000658:	60fb      	str	r3, [r7, #12]
 800065a:	68fb      	ldr	r3, [r7, #12]
 800065c:	4a02      	ldr	r2, [pc, #8]	; (8000668 <vGreenLEDControlTask+0x2c>)
 800065e:	4293      	cmp	r3, r2
 8000660:	ddf8      	ble.n	8000654 <vGreenLEDControlTask+0x18>
		GreenLEDTaskProfiler++;
 8000662:	e7ef      	b.n	8000644 <vGreenLEDControlTask+0x8>
 8000664:	200000d4 	.word	0x200000d4
 8000668:	000927c0 	.word	0x000927c0

0800066c <vBlueLEDControlTask>:
	}
}

void vBlueLEDControlTask(void *pvParameters)
{
 800066c:	b480      	push	{r7}
 800066e:	b085      	sub	sp, #20
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]

	while(1)
	{
		BlueLEDTaskProfiler++;
 8000674:	4b07      	ldr	r3, [pc, #28]	; (8000694 <vBlueLEDControlTask+0x28>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	3301      	adds	r3, #1
 800067a:	4a06      	ldr	r2, [pc, #24]	; (8000694 <vBlueLEDControlTask+0x28>)
 800067c:	6013      	str	r3, [r2, #0]

		/* will keep counting and round robin fashion
		   will keep increment in GreenLED profiler*/
		for(int i=0; i<=600000; i++){}
 800067e:	2300      	movs	r3, #0
 8000680:	60fb      	str	r3, [r7, #12]
 8000682:	e002      	b.n	800068a <vBlueLEDControlTask+0x1e>
 8000684:	68fb      	ldr	r3, [r7, #12]
 8000686:	3301      	adds	r3, #1
 8000688:	60fb      	str	r3, [r7, #12]
 800068a:	68fb      	ldr	r3, [r7, #12]
 800068c:	4a02      	ldr	r2, [pc, #8]	; (8000698 <vBlueLEDControlTask+0x2c>)
 800068e:	4293      	cmp	r3, r2
 8000690:	ddf8      	ble.n	8000684 <vBlueLEDControlTask+0x18>
		BlueLEDTaskProfiler++;
 8000692:	e7ef      	b.n	8000674 <vBlueLEDControlTask+0x8>
 8000694:	200000d8 	.word	0x200000d8
 8000698:	000927c0 	.word	0x000927c0

0800069c <vRedLEDControlTask>:

	}
}

void vRedLEDControlTask(void *pvParameters)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b084      	sub	sp, #16
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
	while(1)
	{
		RedLEDTaskProfiler++;
 80006a4:	4b0f      	ldr	r3, [pc, #60]	; (80006e4 <vRedLEDControlTask+0x48>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	3301      	adds	r3, #1
 80006aa:	4a0e      	ldr	r2, [pc, #56]	; (80006e4 <vRedLEDControlTask+0x48>)
 80006ac:	6013      	str	r3, [r2, #0]
		for(int i=0; i<=600000; i++){}
 80006ae:	2300      	movs	r3, #0
 80006b0:	60fb      	str	r3, [r7, #12]
 80006b2:	e002      	b.n	80006ba <vRedLEDControlTask+0x1e>
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	3301      	adds	r3, #1
 80006b8:	60fb      	str	r3, [r7, #12]
 80006ba:	68fb      	ldr	r3, [r7, #12]
 80006bc:	4a0a      	ldr	r2, [pc, #40]	; (80006e8 <vRedLEDControlTask+0x4c>)
 80006be:	4293      	cmp	r3, r2
 80006c0:	ddf8      	ble.n	80006b4 <vRedLEDControlTask+0x18>
		Suspender_Monitor++;
 80006c2:	4b0a      	ldr	r3, [pc, #40]	; (80006ec <vRedLEDControlTask+0x50>)
 80006c4:	881b      	ldrh	r3, [r3, #0]
 80006c6:	3301      	adds	r3, #1
 80006c8:	b29a      	uxth	r2, r3
 80006ca:	4b08      	ldr	r3, [pc, #32]	; (80006ec <vRedLEDControlTask+0x50>)
 80006cc:	801a      	strh	r2, [r3, #0]

		if (Suspender_Monitor >= 15)
 80006ce:	4b07      	ldr	r3, [pc, #28]	; (80006ec <vRedLEDControlTask+0x50>)
 80006d0:	881b      	ldrh	r3, [r3, #0]
 80006d2:	2b0e      	cmp	r3, #14
 80006d4:	d9e6      	bls.n	80006a4 <vRedLEDControlTask+0x8>
		{
			vTaskSuspend(BlueLED_Handle);
 80006d6:	4b06      	ldr	r3, [pc, #24]	; (80006f0 <vRedLEDControlTask+0x54>)
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	4618      	mov	r0, r3
 80006dc:	f003 f900 	bl	80038e0 <vTaskSuspend>
		RedLEDTaskProfiler++;
 80006e0:	e7e0      	b.n	80006a4 <vRedLEDControlTask+0x8>
 80006e2:	bf00      	nop
 80006e4:	200000dc 	.word	0x200000dc
 80006e8:	000927c0 	.word	0x000927c0
 80006ec:	200000ec 	.word	0x200000ec
 80006f0:	200000e4 	.word	0x200000e4

080006f4 <__io_putchar>:

	}
}

int __io_putchar(int ch)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 80006fc:	1d39      	adds	r1, r7, #4
 80006fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000702:	2201      	movs	r2, #1
 8000704:	4803      	ldr	r0, [pc, #12]	; (8000714 <__io_putchar+0x20>)
 8000706:	f001 fdf0 	bl	80022ea <HAL_UART_Transmit>
	return ch;
 800070a:	687b      	ldr	r3, [r7, #4]
}
 800070c:	4618      	mov	r0, r3
 800070e:	3708      	adds	r7, #8
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}
 8000714:	20000090 	.word	0x20000090

08000718 <SystemClock_Config>:

void SystemClock_Config(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b094      	sub	sp, #80	; 0x50
 800071c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800071e:	f107 031c 	add.w	r3, r7, #28
 8000722:	2234      	movs	r2, #52	; 0x34
 8000724:	2100      	movs	r1, #0
 8000726:	4618      	mov	r0, r3
 8000728:	f004 fe38 	bl	800539c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800072c:	f107 0308 	add.w	r3, r7, #8
 8000730:	2200      	movs	r2, #0
 8000732:	601a      	str	r2, [r3, #0]
 8000734:	605a      	str	r2, [r3, #4]
 8000736:	609a      	str	r2, [r3, #8]
 8000738:	60da      	str	r2, [r3, #12]
 800073a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800073c:	2300      	movs	r3, #0
 800073e:	607b      	str	r3, [r7, #4]
 8000740:	4b23      	ldr	r3, [pc, #140]	; (80007d0 <SystemClock_Config+0xb8>)
 8000742:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000744:	4a22      	ldr	r2, [pc, #136]	; (80007d0 <SystemClock_Config+0xb8>)
 8000746:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800074a:	6413      	str	r3, [r2, #64]	; 0x40
 800074c:	4b20      	ldr	r3, [pc, #128]	; (80007d0 <SystemClock_Config+0xb8>)
 800074e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000750:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000754:	607b      	str	r3, [r7, #4]
 8000756:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000758:	2300      	movs	r3, #0
 800075a:	603b      	str	r3, [r7, #0]
 800075c:	4b1d      	ldr	r3, [pc, #116]	; (80007d4 <SystemClock_Config+0xbc>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000764:	4a1b      	ldr	r2, [pc, #108]	; (80007d4 <SystemClock_Config+0xbc>)
 8000766:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800076a:	6013      	str	r3, [r2, #0]
 800076c:	4b19      	ldr	r3, [pc, #100]	; (80007d4 <SystemClock_Config+0xbc>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000774:	603b      	str	r3, [r7, #0]
 8000776:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000778:	2302      	movs	r3, #2
 800077a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800077c:	2301      	movs	r3, #1
 800077e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000780:	2310      	movs	r3, #16
 8000782:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000784:	2300      	movs	r3, #0
 8000786:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000788:	f107 031c 	add.w	r3, r7, #28
 800078c:	4618      	mov	r0, r3
 800078e:	f001 f813 	bl	80017b8 <HAL_RCC_OscConfig>
 8000792:	4603      	mov	r3, r0
 8000794:	2b00      	cmp	r3, #0
 8000796:	d001      	beq.n	800079c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000798:	f000 f874 	bl	8000884 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800079c:	230f      	movs	r3, #15
 800079e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80007a0:	2300      	movs	r3, #0
 80007a2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007a4:	2300      	movs	r3, #0
 80007a6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007a8:	2300      	movs	r3, #0
 80007aa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007ac:	2300      	movs	r3, #0
 80007ae:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80007b0:	f107 0308 	add.w	r3, r7, #8
 80007b4:	2100      	movs	r1, #0
 80007b6:	4618      	mov	r0, r3
 80007b8:	f000 fd08 	bl	80011cc <HAL_RCC_ClockConfig>
 80007bc:	4603      	mov	r3, r0
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d001      	beq.n	80007c6 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80007c2:	f000 f85f 	bl	8000884 <Error_Handler>
  }
}
 80007c6:	bf00      	nop
 80007c8:	3750      	adds	r7, #80	; 0x50
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}
 80007ce:	bf00      	nop
 80007d0:	40023800 	.word	0x40023800
 80007d4:	40007000 	.word	0x40007000

080007d8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007dc:	4b11      	ldr	r3, [pc, #68]	; (8000824 <MX_USART2_UART_Init+0x4c>)
 80007de:	4a12      	ldr	r2, [pc, #72]	; (8000828 <MX_USART2_UART_Init+0x50>)
 80007e0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007e2:	4b10      	ldr	r3, [pc, #64]	; (8000824 <MX_USART2_UART_Init+0x4c>)
 80007e4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007e8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007ea:	4b0e      	ldr	r3, [pc, #56]	; (8000824 <MX_USART2_UART_Init+0x4c>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007f0:	4b0c      	ldr	r3, [pc, #48]	; (8000824 <MX_USART2_UART_Init+0x4c>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007f6:	4b0b      	ldr	r3, [pc, #44]	; (8000824 <MX_USART2_UART_Init+0x4c>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007fc:	4b09      	ldr	r3, [pc, #36]	; (8000824 <MX_USART2_UART_Init+0x4c>)
 80007fe:	220c      	movs	r2, #12
 8000800:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000802:	4b08      	ldr	r3, [pc, #32]	; (8000824 <MX_USART2_UART_Init+0x4c>)
 8000804:	2200      	movs	r2, #0
 8000806:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000808:	4b06      	ldr	r3, [pc, #24]	; (8000824 <MX_USART2_UART_Init+0x4c>)
 800080a:	2200      	movs	r2, #0
 800080c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800080e:	4805      	ldr	r0, [pc, #20]	; (8000824 <MX_USART2_UART_Init+0x4c>)
 8000810:	f001 fd1e 	bl	8002250 <HAL_UART_Init>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	d001      	beq.n	800081e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800081a:	f000 f833 	bl	8000884 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800081e:	bf00      	nop
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	20000090 	.word	0x20000090
 8000828:	40004400 	.word	0x40004400

0800082c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800082c:	b480      	push	{r7}
 800082e:	b083      	sub	sp, #12
 8000830:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000832:	2300      	movs	r3, #0
 8000834:	607b      	str	r3, [r7, #4]
 8000836:	4b09      	ldr	r3, [pc, #36]	; (800085c <MX_GPIO_Init+0x30>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083a:	4a08      	ldr	r2, [pc, #32]	; (800085c <MX_GPIO_Init+0x30>)
 800083c:	f043 0301 	orr.w	r3, r3, #1
 8000840:	6313      	str	r3, [r2, #48]	; 0x30
 8000842:	4b06      	ldr	r3, [pc, #24]	; (800085c <MX_GPIO_Init+0x30>)
 8000844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000846:	f003 0301 	and.w	r3, r3, #1
 800084a:	607b      	str	r3, [r7, #4]
 800084c:	687b      	ldr	r3, [r7, #4]

}
 800084e:	bf00      	nop
 8000850:	370c      	adds	r7, #12
 8000852:	46bd      	mov	sp, r7
 8000854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000858:	4770      	bx	lr
 800085a:	bf00      	nop
 800085c:	40023800 	.word	0x40023800

08000860 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b082      	sub	sp, #8
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	4a04      	ldr	r2, [pc, #16]	; (8000880 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800086e:	4293      	cmp	r3, r2
 8000870:	d101      	bne.n	8000876 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000872:	f000 fa15 	bl	8000ca0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000876:	bf00      	nop
 8000878:	3708      	adds	r7, #8
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	40010000 	.word	0x40010000

08000884 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000884:	b480      	push	{r7}
 8000886:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000888:	b672      	cpsid	i
}
 800088a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800088c:	e7fe      	b.n	800088c <Error_Handler+0x8>
	...

08000890 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b082      	sub	sp, #8
 8000894:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000896:	2300      	movs	r3, #0
 8000898:	607b      	str	r3, [r7, #4]
 800089a:	4b12      	ldr	r3, [pc, #72]	; (80008e4 <HAL_MspInit+0x54>)
 800089c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800089e:	4a11      	ldr	r2, [pc, #68]	; (80008e4 <HAL_MspInit+0x54>)
 80008a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008a4:	6453      	str	r3, [r2, #68]	; 0x44
 80008a6:	4b0f      	ldr	r3, [pc, #60]	; (80008e4 <HAL_MspInit+0x54>)
 80008a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008ae:	607b      	str	r3, [r7, #4]
 80008b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008b2:	2300      	movs	r3, #0
 80008b4:	603b      	str	r3, [r7, #0]
 80008b6:	4b0b      	ldr	r3, [pc, #44]	; (80008e4 <HAL_MspInit+0x54>)
 80008b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008ba:	4a0a      	ldr	r2, [pc, #40]	; (80008e4 <HAL_MspInit+0x54>)
 80008bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008c0:	6413      	str	r3, [r2, #64]	; 0x40
 80008c2:	4b08      	ldr	r3, [pc, #32]	; (80008e4 <HAL_MspInit+0x54>)
 80008c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008ca:	603b      	str	r3, [r7, #0]
 80008cc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80008ce:	2200      	movs	r2, #0
 80008d0:	210f      	movs	r1, #15
 80008d2:	f06f 0001 	mvn.w	r0, #1
 80008d6:	f000 fabb 	bl	8000e50 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008da:	bf00      	nop
 80008dc:	3708      	adds	r7, #8
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	40023800 	.word	0x40023800

080008e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b08a      	sub	sp, #40	; 0x28
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f0:	f107 0314 	add.w	r3, r7, #20
 80008f4:	2200      	movs	r2, #0
 80008f6:	601a      	str	r2, [r3, #0]
 80008f8:	605a      	str	r2, [r3, #4]
 80008fa:	609a      	str	r2, [r3, #8]
 80008fc:	60da      	str	r2, [r3, #12]
 80008fe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	4a19      	ldr	r2, [pc, #100]	; (800096c <HAL_UART_MspInit+0x84>)
 8000906:	4293      	cmp	r3, r2
 8000908:	d12b      	bne.n	8000962 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800090a:	2300      	movs	r3, #0
 800090c:	613b      	str	r3, [r7, #16]
 800090e:	4b18      	ldr	r3, [pc, #96]	; (8000970 <HAL_UART_MspInit+0x88>)
 8000910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000912:	4a17      	ldr	r2, [pc, #92]	; (8000970 <HAL_UART_MspInit+0x88>)
 8000914:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000918:	6413      	str	r3, [r2, #64]	; 0x40
 800091a:	4b15      	ldr	r3, [pc, #84]	; (8000970 <HAL_UART_MspInit+0x88>)
 800091c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800091e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000922:	613b      	str	r3, [r7, #16]
 8000924:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000926:	2300      	movs	r3, #0
 8000928:	60fb      	str	r3, [r7, #12]
 800092a:	4b11      	ldr	r3, [pc, #68]	; (8000970 <HAL_UART_MspInit+0x88>)
 800092c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092e:	4a10      	ldr	r2, [pc, #64]	; (8000970 <HAL_UART_MspInit+0x88>)
 8000930:	f043 0301 	orr.w	r3, r3, #1
 8000934:	6313      	str	r3, [r2, #48]	; 0x30
 8000936:	4b0e      	ldr	r3, [pc, #56]	; (8000970 <HAL_UART_MspInit+0x88>)
 8000938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093a:	f003 0301 	and.w	r3, r3, #1
 800093e:	60fb      	str	r3, [r7, #12]
 8000940:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000942:	230c      	movs	r3, #12
 8000944:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000946:	2302      	movs	r3, #2
 8000948:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094a:	2300      	movs	r3, #0
 800094c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800094e:	2303      	movs	r3, #3
 8000950:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000952:	2307      	movs	r3, #7
 8000954:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000956:	f107 0314 	add.w	r3, r7, #20
 800095a:	4619      	mov	r1, r3
 800095c:	4805      	ldr	r0, [pc, #20]	; (8000974 <HAL_UART_MspInit+0x8c>)
 800095e:	f000 faa1 	bl	8000ea4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000962:	bf00      	nop
 8000964:	3728      	adds	r7, #40	; 0x28
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	40004400 	.word	0x40004400
 8000970:	40023800 	.word	0x40023800
 8000974:	40020000 	.word	0x40020000

08000978 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b08c      	sub	sp, #48	; 0x30
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000980:	2300      	movs	r3, #0
 8000982:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000984:	2300      	movs	r3, #0
 8000986:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000988:	2300      	movs	r3, #0
 800098a:	60bb      	str	r3, [r7, #8]
 800098c:	4b2e      	ldr	r3, [pc, #184]	; (8000a48 <HAL_InitTick+0xd0>)
 800098e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000990:	4a2d      	ldr	r2, [pc, #180]	; (8000a48 <HAL_InitTick+0xd0>)
 8000992:	f043 0301 	orr.w	r3, r3, #1
 8000996:	6453      	str	r3, [r2, #68]	; 0x44
 8000998:	4b2b      	ldr	r3, [pc, #172]	; (8000a48 <HAL_InitTick+0xd0>)
 800099a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800099c:	f003 0301 	and.w	r3, r3, #1
 80009a0:	60bb      	str	r3, [r7, #8]
 80009a2:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80009a4:	f107 020c 	add.w	r2, r7, #12
 80009a8:	f107 0310 	add.w	r3, r7, #16
 80009ac:	4611      	mov	r1, r2
 80009ae:	4618      	mov	r0, r3
 80009b0:	f000 fd26 	bl	8001400 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80009b4:	f000 fd10 	bl	80013d8 <HAL_RCC_GetPCLK2Freq>
 80009b8:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80009ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80009bc:	4a23      	ldr	r2, [pc, #140]	; (8000a4c <HAL_InitTick+0xd4>)
 80009be:	fba2 2303 	umull	r2, r3, r2, r3
 80009c2:	0c9b      	lsrs	r3, r3, #18
 80009c4:	3b01      	subs	r3, #1
 80009c6:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80009c8:	4b21      	ldr	r3, [pc, #132]	; (8000a50 <HAL_InitTick+0xd8>)
 80009ca:	4a22      	ldr	r2, [pc, #136]	; (8000a54 <HAL_InitTick+0xdc>)
 80009cc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80009ce:	4b20      	ldr	r3, [pc, #128]	; (8000a50 <HAL_InitTick+0xd8>)
 80009d0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80009d4:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80009d6:	4a1e      	ldr	r2, [pc, #120]	; (8000a50 <HAL_InitTick+0xd8>)
 80009d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009da:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80009dc:	4b1c      	ldr	r3, [pc, #112]	; (8000a50 <HAL_InitTick+0xd8>)
 80009de:	2200      	movs	r2, #0
 80009e0:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009e2:	4b1b      	ldr	r3, [pc, #108]	; (8000a50 <HAL_InitTick+0xd8>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009e8:	4b19      	ldr	r3, [pc, #100]	; (8000a50 <HAL_InitTick+0xd8>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80009ee:	4818      	ldr	r0, [pc, #96]	; (8000a50 <HAL_InitTick+0xd8>)
 80009f0:	f001 f980 	bl	8001cf4 <HAL_TIM_Base_Init>
 80009f4:	4603      	mov	r3, r0
 80009f6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 80009fa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d11b      	bne.n	8000a3a <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000a02:	4813      	ldr	r0, [pc, #76]	; (8000a50 <HAL_InitTick+0xd8>)
 8000a04:	f001 f9d0 	bl	8001da8 <HAL_TIM_Base_Start_IT>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8000a0e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d111      	bne.n	8000a3a <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000a16:	2019      	movs	r0, #25
 8000a18:	f000 fa36 	bl	8000e88 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	2b0f      	cmp	r3, #15
 8000a20:	d808      	bhi.n	8000a34 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000a22:	2200      	movs	r2, #0
 8000a24:	6879      	ldr	r1, [r7, #4]
 8000a26:	2019      	movs	r0, #25
 8000a28:	f000 fa12 	bl	8000e50 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a2c:	4a0a      	ldr	r2, [pc, #40]	; (8000a58 <HAL_InitTick+0xe0>)
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	6013      	str	r3, [r2, #0]
 8000a32:	e002      	b.n	8000a3a <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000a34:	2301      	movs	r3, #1
 8000a36:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000a3a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000a3e:	4618      	mov	r0, r3
 8000a40:	3730      	adds	r7, #48	; 0x30
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	40023800 	.word	0x40023800
 8000a4c:	431bde83 	.word	0x431bde83
 8000a50:	200000f0 	.word	0x200000f0
 8000a54:	40010000 	.word	0x40010000
 8000a58:	20000004 	.word	0x20000004

08000a5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a60:	e7fe      	b.n	8000a60 <NMI_Handler+0x4>

08000a62 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a62:	b480      	push	{r7}
 8000a64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a66:	e7fe      	b.n	8000a66 <HardFault_Handler+0x4>

08000a68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a6c:	e7fe      	b.n	8000a6c <MemManage_Handler+0x4>

08000a6e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a6e:	b480      	push	{r7}
 8000a70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a72:	e7fe      	b.n	8000a72 <BusFault_Handler+0x4>

08000a74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a74:	b480      	push	{r7}
 8000a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a78:	e7fe      	b.n	8000a78 <UsageFault_Handler+0x4>

08000a7a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a7a:	b480      	push	{r7}
 8000a7c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a7e:	bf00      	nop
 8000a80:	46bd      	mov	sp, r7
 8000a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a86:	4770      	bx	lr

08000a88 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000a8c:	4802      	ldr	r0, [pc, #8]	; (8000a98 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000a8e:	f001 f9fb 	bl	8001e88 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000a92:	bf00      	nop
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	200000f0 	.word	0x200000f0

08000a9c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b086      	sub	sp, #24
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	60f8      	str	r0, [r7, #12]
 8000aa4:	60b9      	str	r1, [r7, #8]
 8000aa6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	617b      	str	r3, [r7, #20]
 8000aac:	e00a      	b.n	8000ac4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000aae:	f3af 8000 	nop.w
 8000ab2:	4601      	mov	r1, r0
 8000ab4:	68bb      	ldr	r3, [r7, #8]
 8000ab6:	1c5a      	adds	r2, r3, #1
 8000ab8:	60ba      	str	r2, [r7, #8]
 8000aba:	b2ca      	uxtb	r2, r1
 8000abc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000abe:	697b      	ldr	r3, [r7, #20]
 8000ac0:	3301      	adds	r3, #1
 8000ac2:	617b      	str	r3, [r7, #20]
 8000ac4:	697a      	ldr	r2, [r7, #20]
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	429a      	cmp	r2, r3
 8000aca:	dbf0      	blt.n	8000aae <_read+0x12>
	}

return len;
 8000acc:	687b      	ldr	r3, [r7, #4]
}
 8000ace:	4618      	mov	r0, r3
 8000ad0:	3718      	adds	r7, #24
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}

08000ad6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ad6:	b580      	push	{r7, lr}
 8000ad8:	b086      	sub	sp, #24
 8000ada:	af00      	add	r7, sp, #0
 8000adc:	60f8      	str	r0, [r7, #12]
 8000ade:	60b9      	str	r1, [r7, #8]
 8000ae0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	617b      	str	r3, [r7, #20]
 8000ae6:	e009      	b.n	8000afc <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000ae8:	68bb      	ldr	r3, [r7, #8]
 8000aea:	1c5a      	adds	r2, r3, #1
 8000aec:	60ba      	str	r2, [r7, #8]
 8000aee:	781b      	ldrb	r3, [r3, #0]
 8000af0:	4618      	mov	r0, r3
 8000af2:	f7ff fdff 	bl	80006f4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000af6:	697b      	ldr	r3, [r7, #20]
 8000af8:	3301      	adds	r3, #1
 8000afa:	617b      	str	r3, [r7, #20]
 8000afc:	697a      	ldr	r2, [r7, #20]
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	429a      	cmp	r2, r3
 8000b02:	dbf1      	blt.n	8000ae8 <_write+0x12>
	}
	return len;
 8000b04:	687b      	ldr	r3, [r7, #4]
}
 8000b06:	4618      	mov	r0, r3
 8000b08:	3718      	adds	r7, #24
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}

08000b0e <_close>:

int _close(int file)
{
 8000b0e:	b480      	push	{r7}
 8000b10:	b083      	sub	sp, #12
 8000b12:	af00      	add	r7, sp, #0
 8000b14:	6078      	str	r0, [r7, #4]
	return -1;
 8000b16:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	370c      	adds	r7, #12
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b24:	4770      	bx	lr

08000b26 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b26:	b480      	push	{r7}
 8000b28:	b083      	sub	sp, #12
 8000b2a:	af00      	add	r7, sp, #0
 8000b2c:	6078      	str	r0, [r7, #4]
 8000b2e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000b30:	683b      	ldr	r3, [r7, #0]
 8000b32:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b36:	605a      	str	r2, [r3, #4]
	return 0;
 8000b38:	2300      	movs	r3, #0
}
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	370c      	adds	r7, #12
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b44:	4770      	bx	lr

08000b46 <_isatty>:

int _isatty(int file)
{
 8000b46:	b480      	push	{r7}
 8000b48:	b083      	sub	sp, #12
 8000b4a:	af00      	add	r7, sp, #0
 8000b4c:	6078      	str	r0, [r7, #4]
	return 1;
 8000b4e:	2301      	movs	r3, #1
}
 8000b50:	4618      	mov	r0, r3
 8000b52:	370c      	adds	r7, #12
 8000b54:	46bd      	mov	sp, r7
 8000b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5a:	4770      	bx	lr

08000b5c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	b085      	sub	sp, #20
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	60f8      	str	r0, [r7, #12]
 8000b64:	60b9      	str	r1, [r7, #8]
 8000b66:	607a      	str	r2, [r7, #4]
	return 0;
 8000b68:	2300      	movs	r3, #0
}
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	3714      	adds	r7, #20
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b74:	4770      	bx	lr
	...

08000b78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b086      	sub	sp, #24
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b80:	4a14      	ldr	r2, [pc, #80]	; (8000bd4 <_sbrk+0x5c>)
 8000b82:	4b15      	ldr	r3, [pc, #84]	; (8000bd8 <_sbrk+0x60>)
 8000b84:	1ad3      	subs	r3, r2, r3
 8000b86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b88:	697b      	ldr	r3, [r7, #20]
 8000b8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b8c:	4b13      	ldr	r3, [pc, #76]	; (8000bdc <_sbrk+0x64>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d102      	bne.n	8000b9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b94:	4b11      	ldr	r3, [pc, #68]	; (8000bdc <_sbrk+0x64>)
 8000b96:	4a12      	ldr	r2, [pc, #72]	; (8000be0 <_sbrk+0x68>)
 8000b98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b9a:	4b10      	ldr	r3, [pc, #64]	; (8000bdc <_sbrk+0x64>)
 8000b9c:	681a      	ldr	r2, [r3, #0]
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	4413      	add	r3, r2
 8000ba2:	693a      	ldr	r2, [r7, #16]
 8000ba4:	429a      	cmp	r2, r3
 8000ba6:	d207      	bcs.n	8000bb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ba8:	f004 fbc0 	bl	800532c <__errno>
 8000bac:	4603      	mov	r3, r0
 8000bae:	220c      	movs	r2, #12
 8000bb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bb2:	f04f 33ff 	mov.w	r3, #4294967295
 8000bb6:	e009      	b.n	8000bcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bb8:	4b08      	ldr	r3, [pc, #32]	; (8000bdc <_sbrk+0x64>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bbe:	4b07      	ldr	r3, [pc, #28]	; (8000bdc <_sbrk+0x64>)
 8000bc0:	681a      	ldr	r2, [r3, #0]
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	4413      	add	r3, r2
 8000bc6:	4a05      	ldr	r2, [pc, #20]	; (8000bdc <_sbrk+0x64>)
 8000bc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bca:	68fb      	ldr	r3, [r7, #12]
}
 8000bcc:	4618      	mov	r0, r3
 8000bce:	3718      	adds	r7, #24
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	20020000 	.word	0x20020000
 8000bd8:	00000400 	.word	0x00000400
 8000bdc:	20000138 	.word	0x20000138
 8000be0:	20004aa0 	.word	0x20004aa0

08000be4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000be8:	4b06      	ldr	r3, [pc, #24]	; (8000c04 <SystemInit+0x20>)
 8000bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000bee:	4a05      	ldr	r2, [pc, #20]	; (8000c04 <SystemInit+0x20>)
 8000bf0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000bf4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bf8:	bf00      	nop
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c00:	4770      	bx	lr
 8000c02:	bf00      	nop
 8000c04:	e000ed00 	.word	0xe000ed00

08000c08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000c08:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c40 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c0c:	480d      	ldr	r0, [pc, #52]	; (8000c44 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c0e:	490e      	ldr	r1, [pc, #56]	; (8000c48 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c10:	4a0e      	ldr	r2, [pc, #56]	; (8000c4c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c14:	e002      	b.n	8000c1c <LoopCopyDataInit>

08000c16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c1a:	3304      	adds	r3, #4

08000c1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c20:	d3f9      	bcc.n	8000c16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c22:	4a0b      	ldr	r2, [pc, #44]	; (8000c50 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000c24:	4c0b      	ldr	r4, [pc, #44]	; (8000c54 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000c26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c28:	e001      	b.n	8000c2e <LoopFillZerobss>

08000c2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c2c:	3204      	adds	r2, #4

08000c2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c30:	d3fb      	bcc.n	8000c2a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000c32:	f7ff ffd7 	bl	8000be4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c36:	f004 fb7f 	bl	8005338 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c3a:	f7ff fcbb 	bl	80005b4 <main>
  bx  lr    
 8000c3e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000c40:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c48:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000c4c:	08006404 	.word	0x08006404
  ldr r2, =_sbss
 8000c50:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000c54:	20004a9c 	.word	0x20004a9c

08000c58 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c58:	e7fe      	b.n	8000c58 <ADC_IRQHandler>
	...

08000c5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c60:	4b0e      	ldr	r3, [pc, #56]	; (8000c9c <HAL_Init+0x40>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	4a0d      	ldr	r2, [pc, #52]	; (8000c9c <HAL_Init+0x40>)
 8000c66:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c6a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c6c:	4b0b      	ldr	r3, [pc, #44]	; (8000c9c <HAL_Init+0x40>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4a0a      	ldr	r2, [pc, #40]	; (8000c9c <HAL_Init+0x40>)
 8000c72:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c76:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c78:	4b08      	ldr	r3, [pc, #32]	; (8000c9c <HAL_Init+0x40>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	4a07      	ldr	r2, [pc, #28]	; (8000c9c <HAL_Init+0x40>)
 8000c7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c82:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c84:	2003      	movs	r0, #3
 8000c86:	f000 f8d8 	bl	8000e3a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c8a:	200f      	movs	r0, #15
 8000c8c:	f7ff fe74 	bl	8000978 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c90:	f7ff fdfe 	bl	8000890 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c94:	2300      	movs	r3, #0
}
 8000c96:	4618      	mov	r0, r3
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	40023c00 	.word	0x40023c00

08000ca0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ca4:	4b06      	ldr	r3, [pc, #24]	; (8000cc0 <HAL_IncTick+0x20>)
 8000ca6:	781b      	ldrb	r3, [r3, #0]
 8000ca8:	461a      	mov	r2, r3
 8000caa:	4b06      	ldr	r3, [pc, #24]	; (8000cc4 <HAL_IncTick+0x24>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	4413      	add	r3, r2
 8000cb0:	4a04      	ldr	r2, [pc, #16]	; (8000cc4 <HAL_IncTick+0x24>)
 8000cb2:	6013      	str	r3, [r2, #0]
}
 8000cb4:	bf00      	nop
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbc:	4770      	bx	lr
 8000cbe:	bf00      	nop
 8000cc0:	20000008 	.word	0x20000008
 8000cc4:	2000013c 	.word	0x2000013c

08000cc8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
  return uwTick;
 8000ccc:	4b03      	ldr	r3, [pc, #12]	; (8000cdc <HAL_GetTick+0x14>)
 8000cce:	681b      	ldr	r3, [r3, #0]
}
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr
 8000cda:	bf00      	nop
 8000cdc:	2000013c 	.word	0x2000013c

08000ce0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	b085      	sub	sp, #20
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	f003 0307 	and.w	r3, r3, #7
 8000cee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cf0:	4b0c      	ldr	r3, [pc, #48]	; (8000d24 <__NVIC_SetPriorityGrouping+0x44>)
 8000cf2:	68db      	ldr	r3, [r3, #12]
 8000cf4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cf6:	68ba      	ldr	r2, [r7, #8]
 8000cf8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d04:	68bb      	ldr	r3, [r7, #8]
 8000d06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d08:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d12:	4a04      	ldr	r2, [pc, #16]	; (8000d24 <__NVIC_SetPriorityGrouping+0x44>)
 8000d14:	68bb      	ldr	r3, [r7, #8]
 8000d16:	60d3      	str	r3, [r2, #12]
}
 8000d18:	bf00      	nop
 8000d1a:	3714      	adds	r7, #20
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d22:	4770      	bx	lr
 8000d24:	e000ed00 	.word	0xe000ed00

08000d28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d2c:	4b04      	ldr	r3, [pc, #16]	; (8000d40 <__NVIC_GetPriorityGrouping+0x18>)
 8000d2e:	68db      	ldr	r3, [r3, #12]
 8000d30:	0a1b      	lsrs	r3, r3, #8
 8000d32:	f003 0307 	and.w	r3, r3, #7
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3e:	4770      	bx	lr
 8000d40:	e000ed00 	.word	0xe000ed00

08000d44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	db0b      	blt.n	8000d6e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d56:	79fb      	ldrb	r3, [r7, #7]
 8000d58:	f003 021f 	and.w	r2, r3, #31
 8000d5c:	4907      	ldr	r1, [pc, #28]	; (8000d7c <__NVIC_EnableIRQ+0x38>)
 8000d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d62:	095b      	lsrs	r3, r3, #5
 8000d64:	2001      	movs	r0, #1
 8000d66:	fa00 f202 	lsl.w	r2, r0, r2
 8000d6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000d6e:	bf00      	nop
 8000d70:	370c      	adds	r7, #12
 8000d72:	46bd      	mov	sp, r7
 8000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d78:	4770      	bx	lr
 8000d7a:	bf00      	nop
 8000d7c:	e000e100 	.word	0xe000e100

08000d80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b083      	sub	sp, #12
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	4603      	mov	r3, r0
 8000d88:	6039      	str	r1, [r7, #0]
 8000d8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	db0a      	blt.n	8000daa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	b2da      	uxtb	r2, r3
 8000d98:	490c      	ldr	r1, [pc, #48]	; (8000dcc <__NVIC_SetPriority+0x4c>)
 8000d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d9e:	0112      	lsls	r2, r2, #4
 8000da0:	b2d2      	uxtb	r2, r2
 8000da2:	440b      	add	r3, r1
 8000da4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000da8:	e00a      	b.n	8000dc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000daa:	683b      	ldr	r3, [r7, #0]
 8000dac:	b2da      	uxtb	r2, r3
 8000dae:	4908      	ldr	r1, [pc, #32]	; (8000dd0 <__NVIC_SetPriority+0x50>)
 8000db0:	79fb      	ldrb	r3, [r7, #7]
 8000db2:	f003 030f 	and.w	r3, r3, #15
 8000db6:	3b04      	subs	r3, #4
 8000db8:	0112      	lsls	r2, r2, #4
 8000dba:	b2d2      	uxtb	r2, r2
 8000dbc:	440b      	add	r3, r1
 8000dbe:	761a      	strb	r2, [r3, #24]
}
 8000dc0:	bf00      	nop
 8000dc2:	370c      	adds	r7, #12
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dca:	4770      	bx	lr
 8000dcc:	e000e100 	.word	0xe000e100
 8000dd0:	e000ed00 	.word	0xe000ed00

08000dd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b089      	sub	sp, #36	; 0x24
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	60f8      	str	r0, [r7, #12]
 8000ddc:	60b9      	str	r1, [r7, #8]
 8000dde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000de0:	68fb      	ldr	r3, [r7, #12]
 8000de2:	f003 0307 	and.w	r3, r3, #7
 8000de6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000de8:	69fb      	ldr	r3, [r7, #28]
 8000dea:	f1c3 0307 	rsb	r3, r3, #7
 8000dee:	2b04      	cmp	r3, #4
 8000df0:	bf28      	it	cs
 8000df2:	2304      	movcs	r3, #4
 8000df4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000df6:	69fb      	ldr	r3, [r7, #28]
 8000df8:	3304      	adds	r3, #4
 8000dfa:	2b06      	cmp	r3, #6
 8000dfc:	d902      	bls.n	8000e04 <NVIC_EncodePriority+0x30>
 8000dfe:	69fb      	ldr	r3, [r7, #28]
 8000e00:	3b03      	subs	r3, #3
 8000e02:	e000      	b.n	8000e06 <NVIC_EncodePriority+0x32>
 8000e04:	2300      	movs	r3, #0
 8000e06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e08:	f04f 32ff 	mov.w	r2, #4294967295
 8000e0c:	69bb      	ldr	r3, [r7, #24]
 8000e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e12:	43da      	mvns	r2, r3
 8000e14:	68bb      	ldr	r3, [r7, #8]
 8000e16:	401a      	ands	r2, r3
 8000e18:	697b      	ldr	r3, [r7, #20]
 8000e1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e1c:	f04f 31ff 	mov.w	r1, #4294967295
 8000e20:	697b      	ldr	r3, [r7, #20]
 8000e22:	fa01 f303 	lsl.w	r3, r1, r3
 8000e26:	43d9      	mvns	r1, r3
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e2c:	4313      	orrs	r3, r2
         );
}
 8000e2e:	4618      	mov	r0, r3
 8000e30:	3724      	adds	r7, #36	; 0x24
 8000e32:	46bd      	mov	sp, r7
 8000e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e38:	4770      	bx	lr

08000e3a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e3a:	b580      	push	{r7, lr}
 8000e3c:	b082      	sub	sp, #8
 8000e3e:	af00      	add	r7, sp, #0
 8000e40:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e42:	6878      	ldr	r0, [r7, #4]
 8000e44:	f7ff ff4c 	bl	8000ce0 <__NVIC_SetPriorityGrouping>
}
 8000e48:	bf00      	nop
 8000e4a:	3708      	adds	r7, #8
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}

08000e50 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b086      	sub	sp, #24
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	4603      	mov	r3, r0
 8000e58:	60b9      	str	r1, [r7, #8]
 8000e5a:	607a      	str	r2, [r7, #4]
 8000e5c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e62:	f7ff ff61 	bl	8000d28 <__NVIC_GetPriorityGrouping>
 8000e66:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e68:	687a      	ldr	r2, [r7, #4]
 8000e6a:	68b9      	ldr	r1, [r7, #8]
 8000e6c:	6978      	ldr	r0, [r7, #20]
 8000e6e:	f7ff ffb1 	bl	8000dd4 <NVIC_EncodePriority>
 8000e72:	4602      	mov	r2, r0
 8000e74:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e78:	4611      	mov	r1, r2
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f7ff ff80 	bl	8000d80 <__NVIC_SetPriority>
}
 8000e80:	bf00      	nop
 8000e82:	3718      	adds	r7, #24
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}

08000e88 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	4603      	mov	r3, r0
 8000e90:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e96:	4618      	mov	r0, r3
 8000e98:	f7ff ff54 	bl	8000d44 <__NVIC_EnableIRQ>
}
 8000e9c:	bf00      	nop
 8000e9e:	3708      	adds	r7, #8
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}

08000ea4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b089      	sub	sp, #36	; 0x24
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
 8000eac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000eba:	2300      	movs	r3, #0
 8000ebc:	61fb      	str	r3, [r7, #28]
 8000ebe:	e165      	b.n	800118c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	69fb      	ldr	r3, [r7, #28]
 8000ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	697a      	ldr	r2, [r7, #20]
 8000ed0:	4013      	ands	r3, r2
 8000ed2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000ed4:	693a      	ldr	r2, [r7, #16]
 8000ed6:	697b      	ldr	r3, [r7, #20]
 8000ed8:	429a      	cmp	r2, r3
 8000eda:	f040 8154 	bne.w	8001186 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	685b      	ldr	r3, [r3, #4]
 8000ee2:	f003 0303 	and.w	r3, r3, #3
 8000ee6:	2b01      	cmp	r3, #1
 8000ee8:	d005      	beq.n	8000ef6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	685b      	ldr	r3, [r3, #4]
 8000eee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000ef2:	2b02      	cmp	r3, #2
 8000ef4:	d130      	bne.n	8000f58 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	689b      	ldr	r3, [r3, #8]
 8000efa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000efc:	69fb      	ldr	r3, [r7, #28]
 8000efe:	005b      	lsls	r3, r3, #1
 8000f00:	2203      	movs	r2, #3
 8000f02:	fa02 f303 	lsl.w	r3, r2, r3
 8000f06:	43db      	mvns	r3, r3
 8000f08:	69ba      	ldr	r2, [r7, #24]
 8000f0a:	4013      	ands	r3, r2
 8000f0c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	68da      	ldr	r2, [r3, #12]
 8000f12:	69fb      	ldr	r3, [r7, #28]
 8000f14:	005b      	lsls	r3, r3, #1
 8000f16:	fa02 f303 	lsl.w	r3, r2, r3
 8000f1a:	69ba      	ldr	r2, [r7, #24]
 8000f1c:	4313      	orrs	r3, r2
 8000f1e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	69ba      	ldr	r2, [r7, #24]
 8000f24:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	685b      	ldr	r3, [r3, #4]
 8000f2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	69fb      	ldr	r3, [r7, #28]
 8000f30:	fa02 f303 	lsl.w	r3, r2, r3
 8000f34:	43db      	mvns	r3, r3
 8000f36:	69ba      	ldr	r2, [r7, #24]
 8000f38:	4013      	ands	r3, r2
 8000f3a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	685b      	ldr	r3, [r3, #4]
 8000f40:	091b      	lsrs	r3, r3, #4
 8000f42:	f003 0201 	and.w	r2, r3, #1
 8000f46:	69fb      	ldr	r3, [r7, #28]
 8000f48:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4c:	69ba      	ldr	r2, [r7, #24]
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	69ba      	ldr	r2, [r7, #24]
 8000f56:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	685b      	ldr	r3, [r3, #4]
 8000f5c:	f003 0303 	and.w	r3, r3, #3
 8000f60:	2b03      	cmp	r3, #3
 8000f62:	d017      	beq.n	8000f94 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	68db      	ldr	r3, [r3, #12]
 8000f68:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f6a:	69fb      	ldr	r3, [r7, #28]
 8000f6c:	005b      	lsls	r3, r3, #1
 8000f6e:	2203      	movs	r2, #3
 8000f70:	fa02 f303 	lsl.w	r3, r2, r3
 8000f74:	43db      	mvns	r3, r3
 8000f76:	69ba      	ldr	r2, [r7, #24]
 8000f78:	4013      	ands	r3, r2
 8000f7a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	689a      	ldr	r2, [r3, #8]
 8000f80:	69fb      	ldr	r3, [r7, #28]
 8000f82:	005b      	lsls	r3, r3, #1
 8000f84:	fa02 f303 	lsl.w	r3, r2, r3
 8000f88:	69ba      	ldr	r2, [r7, #24]
 8000f8a:	4313      	orrs	r3, r2
 8000f8c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	69ba      	ldr	r2, [r7, #24]
 8000f92:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f94:	683b      	ldr	r3, [r7, #0]
 8000f96:	685b      	ldr	r3, [r3, #4]
 8000f98:	f003 0303 	and.w	r3, r3, #3
 8000f9c:	2b02      	cmp	r3, #2
 8000f9e:	d123      	bne.n	8000fe8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000fa0:	69fb      	ldr	r3, [r7, #28]
 8000fa2:	08da      	lsrs	r2, r3, #3
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	3208      	adds	r2, #8
 8000fa8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000fae:	69fb      	ldr	r3, [r7, #28]
 8000fb0:	f003 0307 	and.w	r3, r3, #7
 8000fb4:	009b      	lsls	r3, r3, #2
 8000fb6:	220f      	movs	r2, #15
 8000fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fbc:	43db      	mvns	r3, r3
 8000fbe:	69ba      	ldr	r2, [r7, #24]
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	691a      	ldr	r2, [r3, #16]
 8000fc8:	69fb      	ldr	r3, [r7, #28]
 8000fca:	f003 0307 	and.w	r3, r3, #7
 8000fce:	009b      	lsls	r3, r3, #2
 8000fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd4:	69ba      	ldr	r2, [r7, #24]
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000fda:	69fb      	ldr	r3, [r7, #28]
 8000fdc:	08da      	lsrs	r2, r3, #3
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	3208      	adds	r2, #8
 8000fe2:	69b9      	ldr	r1, [r7, #24]
 8000fe4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000fee:	69fb      	ldr	r3, [r7, #28]
 8000ff0:	005b      	lsls	r3, r3, #1
 8000ff2:	2203      	movs	r2, #3
 8000ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff8:	43db      	mvns	r3, r3
 8000ffa:	69ba      	ldr	r2, [r7, #24]
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	f003 0203 	and.w	r2, r3, #3
 8001008:	69fb      	ldr	r3, [r7, #28]
 800100a:	005b      	lsls	r3, r3, #1
 800100c:	fa02 f303 	lsl.w	r3, r2, r3
 8001010:	69ba      	ldr	r2, [r7, #24]
 8001012:	4313      	orrs	r3, r2
 8001014:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	69ba      	ldr	r2, [r7, #24]
 800101a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001024:	2b00      	cmp	r3, #0
 8001026:	f000 80ae 	beq.w	8001186 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800102a:	2300      	movs	r3, #0
 800102c:	60fb      	str	r3, [r7, #12]
 800102e:	4b5d      	ldr	r3, [pc, #372]	; (80011a4 <HAL_GPIO_Init+0x300>)
 8001030:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001032:	4a5c      	ldr	r2, [pc, #368]	; (80011a4 <HAL_GPIO_Init+0x300>)
 8001034:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001038:	6453      	str	r3, [r2, #68]	; 0x44
 800103a:	4b5a      	ldr	r3, [pc, #360]	; (80011a4 <HAL_GPIO_Init+0x300>)
 800103c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800103e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001042:	60fb      	str	r3, [r7, #12]
 8001044:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001046:	4a58      	ldr	r2, [pc, #352]	; (80011a8 <HAL_GPIO_Init+0x304>)
 8001048:	69fb      	ldr	r3, [r7, #28]
 800104a:	089b      	lsrs	r3, r3, #2
 800104c:	3302      	adds	r3, #2
 800104e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001052:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001054:	69fb      	ldr	r3, [r7, #28]
 8001056:	f003 0303 	and.w	r3, r3, #3
 800105a:	009b      	lsls	r3, r3, #2
 800105c:	220f      	movs	r2, #15
 800105e:	fa02 f303 	lsl.w	r3, r2, r3
 8001062:	43db      	mvns	r3, r3
 8001064:	69ba      	ldr	r2, [r7, #24]
 8001066:	4013      	ands	r3, r2
 8001068:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	4a4f      	ldr	r2, [pc, #316]	; (80011ac <HAL_GPIO_Init+0x308>)
 800106e:	4293      	cmp	r3, r2
 8001070:	d025      	beq.n	80010be <HAL_GPIO_Init+0x21a>
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	4a4e      	ldr	r2, [pc, #312]	; (80011b0 <HAL_GPIO_Init+0x30c>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d01f      	beq.n	80010ba <HAL_GPIO_Init+0x216>
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	4a4d      	ldr	r2, [pc, #308]	; (80011b4 <HAL_GPIO_Init+0x310>)
 800107e:	4293      	cmp	r3, r2
 8001080:	d019      	beq.n	80010b6 <HAL_GPIO_Init+0x212>
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	4a4c      	ldr	r2, [pc, #304]	; (80011b8 <HAL_GPIO_Init+0x314>)
 8001086:	4293      	cmp	r3, r2
 8001088:	d013      	beq.n	80010b2 <HAL_GPIO_Init+0x20e>
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	4a4b      	ldr	r2, [pc, #300]	; (80011bc <HAL_GPIO_Init+0x318>)
 800108e:	4293      	cmp	r3, r2
 8001090:	d00d      	beq.n	80010ae <HAL_GPIO_Init+0x20a>
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	4a4a      	ldr	r2, [pc, #296]	; (80011c0 <HAL_GPIO_Init+0x31c>)
 8001096:	4293      	cmp	r3, r2
 8001098:	d007      	beq.n	80010aa <HAL_GPIO_Init+0x206>
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	4a49      	ldr	r2, [pc, #292]	; (80011c4 <HAL_GPIO_Init+0x320>)
 800109e:	4293      	cmp	r3, r2
 80010a0:	d101      	bne.n	80010a6 <HAL_GPIO_Init+0x202>
 80010a2:	2306      	movs	r3, #6
 80010a4:	e00c      	b.n	80010c0 <HAL_GPIO_Init+0x21c>
 80010a6:	2307      	movs	r3, #7
 80010a8:	e00a      	b.n	80010c0 <HAL_GPIO_Init+0x21c>
 80010aa:	2305      	movs	r3, #5
 80010ac:	e008      	b.n	80010c0 <HAL_GPIO_Init+0x21c>
 80010ae:	2304      	movs	r3, #4
 80010b0:	e006      	b.n	80010c0 <HAL_GPIO_Init+0x21c>
 80010b2:	2303      	movs	r3, #3
 80010b4:	e004      	b.n	80010c0 <HAL_GPIO_Init+0x21c>
 80010b6:	2302      	movs	r3, #2
 80010b8:	e002      	b.n	80010c0 <HAL_GPIO_Init+0x21c>
 80010ba:	2301      	movs	r3, #1
 80010bc:	e000      	b.n	80010c0 <HAL_GPIO_Init+0x21c>
 80010be:	2300      	movs	r3, #0
 80010c0:	69fa      	ldr	r2, [r7, #28]
 80010c2:	f002 0203 	and.w	r2, r2, #3
 80010c6:	0092      	lsls	r2, r2, #2
 80010c8:	4093      	lsls	r3, r2
 80010ca:	69ba      	ldr	r2, [r7, #24]
 80010cc:	4313      	orrs	r3, r2
 80010ce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80010d0:	4935      	ldr	r1, [pc, #212]	; (80011a8 <HAL_GPIO_Init+0x304>)
 80010d2:	69fb      	ldr	r3, [r7, #28]
 80010d4:	089b      	lsrs	r3, r3, #2
 80010d6:	3302      	adds	r3, #2
 80010d8:	69ba      	ldr	r2, [r7, #24]
 80010da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80010de:	4b3a      	ldr	r3, [pc, #232]	; (80011c8 <HAL_GPIO_Init+0x324>)
 80010e0:	689b      	ldr	r3, [r3, #8]
 80010e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010e4:	693b      	ldr	r3, [r7, #16]
 80010e6:	43db      	mvns	r3, r3
 80010e8:	69ba      	ldr	r2, [r7, #24]
 80010ea:	4013      	ands	r3, r2
 80010ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d003      	beq.n	8001102 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80010fa:	69ba      	ldr	r2, [r7, #24]
 80010fc:	693b      	ldr	r3, [r7, #16]
 80010fe:	4313      	orrs	r3, r2
 8001100:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001102:	4a31      	ldr	r2, [pc, #196]	; (80011c8 <HAL_GPIO_Init+0x324>)
 8001104:	69bb      	ldr	r3, [r7, #24]
 8001106:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001108:	4b2f      	ldr	r3, [pc, #188]	; (80011c8 <HAL_GPIO_Init+0x324>)
 800110a:	68db      	ldr	r3, [r3, #12]
 800110c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800110e:	693b      	ldr	r3, [r7, #16]
 8001110:	43db      	mvns	r3, r3
 8001112:	69ba      	ldr	r2, [r7, #24]
 8001114:	4013      	ands	r3, r2
 8001116:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001120:	2b00      	cmp	r3, #0
 8001122:	d003      	beq.n	800112c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	693b      	ldr	r3, [r7, #16]
 8001128:	4313      	orrs	r3, r2
 800112a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800112c:	4a26      	ldr	r2, [pc, #152]	; (80011c8 <HAL_GPIO_Init+0x324>)
 800112e:	69bb      	ldr	r3, [r7, #24]
 8001130:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001132:	4b25      	ldr	r3, [pc, #148]	; (80011c8 <HAL_GPIO_Init+0x324>)
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001138:	693b      	ldr	r3, [r7, #16]
 800113a:	43db      	mvns	r3, r3
 800113c:	69ba      	ldr	r2, [r7, #24]
 800113e:	4013      	ands	r3, r2
 8001140:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800114a:	2b00      	cmp	r3, #0
 800114c:	d003      	beq.n	8001156 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800114e:	69ba      	ldr	r2, [r7, #24]
 8001150:	693b      	ldr	r3, [r7, #16]
 8001152:	4313      	orrs	r3, r2
 8001154:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001156:	4a1c      	ldr	r2, [pc, #112]	; (80011c8 <HAL_GPIO_Init+0x324>)
 8001158:	69bb      	ldr	r3, [r7, #24]
 800115a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800115c:	4b1a      	ldr	r3, [pc, #104]	; (80011c8 <HAL_GPIO_Init+0x324>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001162:	693b      	ldr	r3, [r7, #16]
 8001164:	43db      	mvns	r3, r3
 8001166:	69ba      	ldr	r2, [r7, #24]
 8001168:	4013      	ands	r3, r2
 800116a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001174:	2b00      	cmp	r3, #0
 8001176:	d003      	beq.n	8001180 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001178:	69ba      	ldr	r2, [r7, #24]
 800117a:	693b      	ldr	r3, [r7, #16]
 800117c:	4313      	orrs	r3, r2
 800117e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001180:	4a11      	ldr	r2, [pc, #68]	; (80011c8 <HAL_GPIO_Init+0x324>)
 8001182:	69bb      	ldr	r3, [r7, #24]
 8001184:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001186:	69fb      	ldr	r3, [r7, #28]
 8001188:	3301      	adds	r3, #1
 800118a:	61fb      	str	r3, [r7, #28]
 800118c:	69fb      	ldr	r3, [r7, #28]
 800118e:	2b0f      	cmp	r3, #15
 8001190:	f67f ae96 	bls.w	8000ec0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001194:	bf00      	nop
 8001196:	bf00      	nop
 8001198:	3724      	adds	r7, #36	; 0x24
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr
 80011a2:	bf00      	nop
 80011a4:	40023800 	.word	0x40023800
 80011a8:	40013800 	.word	0x40013800
 80011ac:	40020000 	.word	0x40020000
 80011b0:	40020400 	.word	0x40020400
 80011b4:	40020800 	.word	0x40020800
 80011b8:	40020c00 	.word	0x40020c00
 80011bc:	40021000 	.word	0x40021000
 80011c0:	40021400 	.word	0x40021400
 80011c4:	40021800 	.word	0x40021800
 80011c8:	40013c00 	.word	0x40013c00

080011cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b084      	sub	sp, #16
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
 80011d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d101      	bne.n	80011e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80011dc:	2301      	movs	r3, #1
 80011de:	e0cc      	b.n	800137a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80011e0:	4b68      	ldr	r3, [pc, #416]	; (8001384 <HAL_RCC_ClockConfig+0x1b8>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	f003 030f 	and.w	r3, r3, #15
 80011e8:	683a      	ldr	r2, [r7, #0]
 80011ea:	429a      	cmp	r2, r3
 80011ec:	d90c      	bls.n	8001208 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011ee:	4b65      	ldr	r3, [pc, #404]	; (8001384 <HAL_RCC_ClockConfig+0x1b8>)
 80011f0:	683a      	ldr	r2, [r7, #0]
 80011f2:	b2d2      	uxtb	r2, r2
 80011f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80011f6:	4b63      	ldr	r3, [pc, #396]	; (8001384 <HAL_RCC_ClockConfig+0x1b8>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f003 030f 	and.w	r3, r3, #15
 80011fe:	683a      	ldr	r2, [r7, #0]
 8001200:	429a      	cmp	r2, r3
 8001202:	d001      	beq.n	8001208 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001204:	2301      	movs	r3, #1
 8001206:	e0b8      	b.n	800137a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f003 0302 	and.w	r3, r3, #2
 8001210:	2b00      	cmp	r3, #0
 8001212:	d020      	beq.n	8001256 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f003 0304 	and.w	r3, r3, #4
 800121c:	2b00      	cmp	r3, #0
 800121e:	d005      	beq.n	800122c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001220:	4b59      	ldr	r3, [pc, #356]	; (8001388 <HAL_RCC_ClockConfig+0x1bc>)
 8001222:	689b      	ldr	r3, [r3, #8]
 8001224:	4a58      	ldr	r2, [pc, #352]	; (8001388 <HAL_RCC_ClockConfig+0x1bc>)
 8001226:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800122a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f003 0308 	and.w	r3, r3, #8
 8001234:	2b00      	cmp	r3, #0
 8001236:	d005      	beq.n	8001244 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001238:	4b53      	ldr	r3, [pc, #332]	; (8001388 <HAL_RCC_ClockConfig+0x1bc>)
 800123a:	689b      	ldr	r3, [r3, #8]
 800123c:	4a52      	ldr	r2, [pc, #328]	; (8001388 <HAL_RCC_ClockConfig+0x1bc>)
 800123e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001242:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001244:	4b50      	ldr	r3, [pc, #320]	; (8001388 <HAL_RCC_ClockConfig+0x1bc>)
 8001246:	689b      	ldr	r3, [r3, #8]
 8001248:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	689b      	ldr	r3, [r3, #8]
 8001250:	494d      	ldr	r1, [pc, #308]	; (8001388 <HAL_RCC_ClockConfig+0x1bc>)
 8001252:	4313      	orrs	r3, r2
 8001254:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f003 0301 	and.w	r3, r3, #1
 800125e:	2b00      	cmp	r3, #0
 8001260:	d044      	beq.n	80012ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	2b01      	cmp	r3, #1
 8001268:	d107      	bne.n	800127a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800126a:	4b47      	ldr	r3, [pc, #284]	; (8001388 <HAL_RCC_ClockConfig+0x1bc>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001272:	2b00      	cmp	r3, #0
 8001274:	d119      	bne.n	80012aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001276:	2301      	movs	r3, #1
 8001278:	e07f      	b.n	800137a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	2b02      	cmp	r3, #2
 8001280:	d003      	beq.n	800128a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001286:	2b03      	cmp	r3, #3
 8001288:	d107      	bne.n	800129a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800128a:	4b3f      	ldr	r3, [pc, #252]	; (8001388 <HAL_RCC_ClockConfig+0x1bc>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001292:	2b00      	cmp	r3, #0
 8001294:	d109      	bne.n	80012aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001296:	2301      	movs	r3, #1
 8001298:	e06f      	b.n	800137a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800129a:	4b3b      	ldr	r3, [pc, #236]	; (8001388 <HAL_RCC_ClockConfig+0x1bc>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f003 0302 	and.w	r3, r3, #2
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d101      	bne.n	80012aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012a6:	2301      	movs	r3, #1
 80012a8:	e067      	b.n	800137a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80012aa:	4b37      	ldr	r3, [pc, #220]	; (8001388 <HAL_RCC_ClockConfig+0x1bc>)
 80012ac:	689b      	ldr	r3, [r3, #8]
 80012ae:	f023 0203 	bic.w	r2, r3, #3
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	4934      	ldr	r1, [pc, #208]	; (8001388 <HAL_RCC_ClockConfig+0x1bc>)
 80012b8:	4313      	orrs	r3, r2
 80012ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80012bc:	f7ff fd04 	bl	8000cc8 <HAL_GetTick>
 80012c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012c2:	e00a      	b.n	80012da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012c4:	f7ff fd00 	bl	8000cc8 <HAL_GetTick>
 80012c8:	4602      	mov	r2, r0
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	1ad3      	subs	r3, r2, r3
 80012ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80012d2:	4293      	cmp	r3, r2
 80012d4:	d901      	bls.n	80012da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80012d6:	2303      	movs	r3, #3
 80012d8:	e04f      	b.n	800137a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012da:	4b2b      	ldr	r3, [pc, #172]	; (8001388 <HAL_RCC_ClockConfig+0x1bc>)
 80012dc:	689b      	ldr	r3, [r3, #8]
 80012de:	f003 020c 	and.w	r2, r3, #12
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	009b      	lsls	r3, r3, #2
 80012e8:	429a      	cmp	r2, r3
 80012ea:	d1eb      	bne.n	80012c4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80012ec:	4b25      	ldr	r3, [pc, #148]	; (8001384 <HAL_RCC_ClockConfig+0x1b8>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f003 030f 	and.w	r3, r3, #15
 80012f4:	683a      	ldr	r2, [r7, #0]
 80012f6:	429a      	cmp	r2, r3
 80012f8:	d20c      	bcs.n	8001314 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012fa:	4b22      	ldr	r3, [pc, #136]	; (8001384 <HAL_RCC_ClockConfig+0x1b8>)
 80012fc:	683a      	ldr	r2, [r7, #0]
 80012fe:	b2d2      	uxtb	r2, r2
 8001300:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001302:	4b20      	ldr	r3, [pc, #128]	; (8001384 <HAL_RCC_ClockConfig+0x1b8>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f003 030f 	and.w	r3, r3, #15
 800130a:	683a      	ldr	r2, [r7, #0]
 800130c:	429a      	cmp	r2, r3
 800130e:	d001      	beq.n	8001314 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001310:	2301      	movs	r3, #1
 8001312:	e032      	b.n	800137a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	f003 0304 	and.w	r3, r3, #4
 800131c:	2b00      	cmp	r3, #0
 800131e:	d008      	beq.n	8001332 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001320:	4b19      	ldr	r3, [pc, #100]	; (8001388 <HAL_RCC_ClockConfig+0x1bc>)
 8001322:	689b      	ldr	r3, [r3, #8]
 8001324:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	68db      	ldr	r3, [r3, #12]
 800132c:	4916      	ldr	r1, [pc, #88]	; (8001388 <HAL_RCC_ClockConfig+0x1bc>)
 800132e:	4313      	orrs	r3, r2
 8001330:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f003 0308 	and.w	r3, r3, #8
 800133a:	2b00      	cmp	r3, #0
 800133c:	d009      	beq.n	8001352 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800133e:	4b12      	ldr	r3, [pc, #72]	; (8001388 <HAL_RCC_ClockConfig+0x1bc>)
 8001340:	689b      	ldr	r3, [r3, #8]
 8001342:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	691b      	ldr	r3, [r3, #16]
 800134a:	00db      	lsls	r3, r3, #3
 800134c:	490e      	ldr	r1, [pc, #56]	; (8001388 <HAL_RCC_ClockConfig+0x1bc>)
 800134e:	4313      	orrs	r3, r2
 8001350:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001352:	f000 f887 	bl	8001464 <HAL_RCC_GetSysClockFreq>
 8001356:	4602      	mov	r2, r0
 8001358:	4b0b      	ldr	r3, [pc, #44]	; (8001388 <HAL_RCC_ClockConfig+0x1bc>)
 800135a:	689b      	ldr	r3, [r3, #8]
 800135c:	091b      	lsrs	r3, r3, #4
 800135e:	f003 030f 	and.w	r3, r3, #15
 8001362:	490a      	ldr	r1, [pc, #40]	; (800138c <HAL_RCC_ClockConfig+0x1c0>)
 8001364:	5ccb      	ldrb	r3, [r1, r3]
 8001366:	fa22 f303 	lsr.w	r3, r2, r3
 800136a:	4a09      	ldr	r2, [pc, #36]	; (8001390 <HAL_RCC_ClockConfig+0x1c4>)
 800136c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800136e:	4b09      	ldr	r3, [pc, #36]	; (8001394 <HAL_RCC_ClockConfig+0x1c8>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	4618      	mov	r0, r3
 8001374:	f7ff fb00 	bl	8000978 <HAL_InitTick>

  return HAL_OK;
 8001378:	2300      	movs	r3, #0
}
 800137a:	4618      	mov	r0, r3
 800137c:	3710      	adds	r7, #16
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	40023c00 	.word	0x40023c00
 8001388:	40023800 	.word	0x40023800
 800138c:	08006344 	.word	0x08006344
 8001390:	20000000 	.word	0x20000000
 8001394:	20000004 	.word	0x20000004

08001398 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800139c:	4b03      	ldr	r3, [pc, #12]	; (80013ac <HAL_RCC_GetHCLKFreq+0x14>)
 800139e:	681b      	ldr	r3, [r3, #0]
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	46bd      	mov	sp, r7
 80013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a8:	4770      	bx	lr
 80013aa:	bf00      	nop
 80013ac:	20000000 	.word	0x20000000

080013b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80013b4:	f7ff fff0 	bl	8001398 <HAL_RCC_GetHCLKFreq>
 80013b8:	4602      	mov	r2, r0
 80013ba:	4b05      	ldr	r3, [pc, #20]	; (80013d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80013bc:	689b      	ldr	r3, [r3, #8]
 80013be:	0a9b      	lsrs	r3, r3, #10
 80013c0:	f003 0307 	and.w	r3, r3, #7
 80013c4:	4903      	ldr	r1, [pc, #12]	; (80013d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80013c6:	5ccb      	ldrb	r3, [r1, r3]
 80013c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	40023800 	.word	0x40023800
 80013d4:	08006354 	.word	0x08006354

080013d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80013dc:	f7ff ffdc 	bl	8001398 <HAL_RCC_GetHCLKFreq>
 80013e0:	4602      	mov	r2, r0
 80013e2:	4b05      	ldr	r3, [pc, #20]	; (80013f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80013e4:	689b      	ldr	r3, [r3, #8]
 80013e6:	0b5b      	lsrs	r3, r3, #13
 80013e8:	f003 0307 	and.w	r3, r3, #7
 80013ec:	4903      	ldr	r1, [pc, #12]	; (80013fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80013ee:	5ccb      	ldrb	r3, [r1, r3]
 80013f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80013f4:	4618      	mov	r0, r3
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	40023800 	.word	0x40023800
 80013fc:	08006354 	.word	0x08006354

08001400 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
 8001408:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	220f      	movs	r2, #15
 800140e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001410:	4b12      	ldr	r3, [pc, #72]	; (800145c <HAL_RCC_GetClockConfig+0x5c>)
 8001412:	689b      	ldr	r3, [r3, #8]
 8001414:	f003 0203 	and.w	r2, r3, #3
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800141c:	4b0f      	ldr	r3, [pc, #60]	; (800145c <HAL_RCC_GetClockConfig+0x5c>)
 800141e:	689b      	ldr	r3, [r3, #8]
 8001420:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001428:	4b0c      	ldr	r3, [pc, #48]	; (800145c <HAL_RCC_GetClockConfig+0x5c>)
 800142a:	689b      	ldr	r3, [r3, #8]
 800142c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001434:	4b09      	ldr	r3, [pc, #36]	; (800145c <HAL_RCC_GetClockConfig+0x5c>)
 8001436:	689b      	ldr	r3, [r3, #8]
 8001438:	08db      	lsrs	r3, r3, #3
 800143a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001442:	4b07      	ldr	r3, [pc, #28]	; (8001460 <HAL_RCC_GetClockConfig+0x60>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f003 020f 	and.w	r2, r3, #15
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	601a      	str	r2, [r3, #0]
}
 800144e:	bf00      	nop
 8001450:	370c      	adds	r7, #12
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr
 800145a:	bf00      	nop
 800145c:	40023800 	.word	0x40023800
 8001460:	40023c00 	.word	0x40023c00

08001464 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001464:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001468:	b0a6      	sub	sp, #152	; 0x98
 800146a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800146c:	2300      	movs	r3, #0
 800146e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t pllvco = 0U;
 8001472:	2300      	movs	r3, #0
 8001474:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t pllp = 0U;
 8001478:	2300      	movs	r3, #0
 800147a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint32_t pllr = 0U;
 800147e:	2300      	movs	r3, #0
 8001480:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t sysclockfreq = 0U;
 8001484:	2300      	movs	r3, #0
 8001486:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800148a:	4bc8      	ldr	r3, [pc, #800]	; (80017ac <HAL_RCC_GetSysClockFreq+0x348>)
 800148c:	689b      	ldr	r3, [r3, #8]
 800148e:	f003 030c 	and.w	r3, r3, #12
 8001492:	2b0c      	cmp	r3, #12
 8001494:	f200 817e 	bhi.w	8001794 <HAL_RCC_GetSysClockFreq+0x330>
 8001498:	a201      	add	r2, pc, #4	; (adr r2, 80014a0 <HAL_RCC_GetSysClockFreq+0x3c>)
 800149a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800149e:	bf00      	nop
 80014a0:	080014d5 	.word	0x080014d5
 80014a4:	08001795 	.word	0x08001795
 80014a8:	08001795 	.word	0x08001795
 80014ac:	08001795 	.word	0x08001795
 80014b0:	080014dd 	.word	0x080014dd
 80014b4:	08001795 	.word	0x08001795
 80014b8:	08001795 	.word	0x08001795
 80014bc:	08001795 	.word	0x08001795
 80014c0:	080014e5 	.word	0x080014e5
 80014c4:	08001795 	.word	0x08001795
 80014c8:	08001795 	.word	0x08001795
 80014cc:	08001795 	.word	0x08001795
 80014d0:	0800164f 	.word	0x0800164f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80014d4:	4bb6      	ldr	r3, [pc, #728]	; (80017b0 <HAL_RCC_GetSysClockFreq+0x34c>)
 80014d6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
       break;
 80014da:	e15f      	b.n	800179c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80014dc:	4bb5      	ldr	r3, [pc, #724]	; (80017b4 <HAL_RCC_GetSysClockFreq+0x350>)
 80014de:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 80014e2:	e15b      	b.n	800179c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80014e4:	4bb1      	ldr	r3, [pc, #708]	; (80017ac <HAL_RCC_GetSysClockFreq+0x348>)
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80014ec:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80014f0:	4bae      	ldr	r3, [pc, #696]	; (80017ac <HAL_RCC_GetSysClockFreq+0x348>)
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d031      	beq.n	8001560 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80014fc:	4bab      	ldr	r3, [pc, #684]	; (80017ac <HAL_RCC_GetSysClockFreq+0x348>)
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	099b      	lsrs	r3, r3, #6
 8001502:	2200      	movs	r2, #0
 8001504:	66bb      	str	r3, [r7, #104]	; 0x68
 8001506:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001508:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800150a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800150e:	663b      	str	r3, [r7, #96]	; 0x60
 8001510:	2300      	movs	r3, #0
 8001512:	667b      	str	r3, [r7, #100]	; 0x64
 8001514:	4ba7      	ldr	r3, [pc, #668]	; (80017b4 <HAL_RCC_GetSysClockFreq+0x350>)
 8001516:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800151a:	462a      	mov	r2, r5
 800151c:	fb03 f202 	mul.w	r2, r3, r2
 8001520:	2300      	movs	r3, #0
 8001522:	4621      	mov	r1, r4
 8001524:	fb01 f303 	mul.w	r3, r1, r3
 8001528:	4413      	add	r3, r2
 800152a:	4aa2      	ldr	r2, [pc, #648]	; (80017b4 <HAL_RCC_GetSysClockFreq+0x350>)
 800152c:	4621      	mov	r1, r4
 800152e:	fba1 1202 	umull	r1, r2, r1, r2
 8001532:	67fa      	str	r2, [r7, #124]	; 0x7c
 8001534:	460a      	mov	r2, r1
 8001536:	67ba      	str	r2, [r7, #120]	; 0x78
 8001538:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800153a:	4413      	add	r3, r2
 800153c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800153e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001542:	2200      	movs	r2, #0
 8001544:	65bb      	str	r3, [r7, #88]	; 0x58
 8001546:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001548:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800154c:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8001550:	f7fe feae 	bl	80002b0 <__aeabi_uldivmod>
 8001554:	4602      	mov	r2, r0
 8001556:	460b      	mov	r3, r1
 8001558:	4613      	mov	r3, r2
 800155a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800155e:	e064      	b.n	800162a <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001560:	4b92      	ldr	r3, [pc, #584]	; (80017ac <HAL_RCC_GetSysClockFreq+0x348>)
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	099b      	lsrs	r3, r3, #6
 8001566:	2200      	movs	r2, #0
 8001568:	653b      	str	r3, [r7, #80]	; 0x50
 800156a:	657a      	str	r2, [r7, #84]	; 0x54
 800156c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800156e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001572:	64bb      	str	r3, [r7, #72]	; 0x48
 8001574:	2300      	movs	r3, #0
 8001576:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001578:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 800157c:	4622      	mov	r2, r4
 800157e:	462b      	mov	r3, r5
 8001580:	f04f 0000 	mov.w	r0, #0
 8001584:	f04f 0100 	mov.w	r1, #0
 8001588:	0159      	lsls	r1, r3, #5
 800158a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800158e:	0150      	lsls	r0, r2, #5
 8001590:	4602      	mov	r2, r0
 8001592:	460b      	mov	r3, r1
 8001594:	4621      	mov	r1, r4
 8001596:	1a51      	subs	r1, r2, r1
 8001598:	6139      	str	r1, [r7, #16]
 800159a:	4629      	mov	r1, r5
 800159c:	eb63 0301 	sbc.w	r3, r3, r1
 80015a0:	617b      	str	r3, [r7, #20]
 80015a2:	f04f 0200 	mov.w	r2, #0
 80015a6:	f04f 0300 	mov.w	r3, #0
 80015aa:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80015ae:	4659      	mov	r1, fp
 80015b0:	018b      	lsls	r3, r1, #6
 80015b2:	4651      	mov	r1, sl
 80015b4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80015b8:	4651      	mov	r1, sl
 80015ba:	018a      	lsls	r2, r1, #6
 80015bc:	4651      	mov	r1, sl
 80015be:	ebb2 0801 	subs.w	r8, r2, r1
 80015c2:	4659      	mov	r1, fp
 80015c4:	eb63 0901 	sbc.w	r9, r3, r1
 80015c8:	f04f 0200 	mov.w	r2, #0
 80015cc:	f04f 0300 	mov.w	r3, #0
 80015d0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80015d4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80015d8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80015dc:	4690      	mov	r8, r2
 80015de:	4699      	mov	r9, r3
 80015e0:	4623      	mov	r3, r4
 80015e2:	eb18 0303 	adds.w	r3, r8, r3
 80015e6:	60bb      	str	r3, [r7, #8]
 80015e8:	462b      	mov	r3, r5
 80015ea:	eb49 0303 	adc.w	r3, r9, r3
 80015ee:	60fb      	str	r3, [r7, #12]
 80015f0:	f04f 0200 	mov.w	r2, #0
 80015f4:	f04f 0300 	mov.w	r3, #0
 80015f8:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80015fc:	4629      	mov	r1, r5
 80015fe:	028b      	lsls	r3, r1, #10
 8001600:	4621      	mov	r1, r4
 8001602:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001606:	4621      	mov	r1, r4
 8001608:	028a      	lsls	r2, r1, #10
 800160a:	4610      	mov	r0, r2
 800160c:	4619      	mov	r1, r3
 800160e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001612:	2200      	movs	r2, #0
 8001614:	643b      	str	r3, [r7, #64]	; 0x40
 8001616:	647a      	str	r2, [r7, #68]	; 0x44
 8001618:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800161c:	f7fe fe48 	bl	80002b0 <__aeabi_uldivmod>
 8001620:	4602      	mov	r2, r0
 8001622:	460b      	mov	r3, r1
 8001624:	4613      	mov	r3, r2
 8001626:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800162a:	4b60      	ldr	r3, [pc, #384]	; (80017ac <HAL_RCC_GetSysClockFreq+0x348>)
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	0c1b      	lsrs	r3, r3, #16
 8001630:	f003 0303 	and.w	r3, r3, #3
 8001634:	3301      	adds	r3, #1
 8001636:	005b      	lsls	r3, r3, #1
 8001638:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      sysclockfreq = pllvco/pllp;
 800163c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8001640:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001644:	fbb2 f3f3 	udiv	r3, r2, r3
 8001648:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 800164c:	e0a6      	b.n	800179c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800164e:	4b57      	ldr	r3, [pc, #348]	; (80017ac <HAL_RCC_GetSysClockFreq+0x348>)
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001656:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800165a:	4b54      	ldr	r3, [pc, #336]	; (80017ac <HAL_RCC_GetSysClockFreq+0x348>)
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001662:	2b00      	cmp	r3, #0
 8001664:	d02a      	beq.n	80016bc <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001666:	4b51      	ldr	r3, [pc, #324]	; (80017ac <HAL_RCC_GetSysClockFreq+0x348>)
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	099b      	lsrs	r3, r3, #6
 800166c:	2200      	movs	r2, #0
 800166e:	63bb      	str	r3, [r7, #56]	; 0x38
 8001670:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001672:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001674:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001678:	2100      	movs	r1, #0
 800167a:	4b4e      	ldr	r3, [pc, #312]	; (80017b4 <HAL_RCC_GetSysClockFreq+0x350>)
 800167c:	fb03 f201 	mul.w	r2, r3, r1
 8001680:	2300      	movs	r3, #0
 8001682:	fb00 f303 	mul.w	r3, r0, r3
 8001686:	4413      	add	r3, r2
 8001688:	4a4a      	ldr	r2, [pc, #296]	; (80017b4 <HAL_RCC_GetSysClockFreq+0x350>)
 800168a:	fba0 1202 	umull	r1, r2, r0, r2
 800168e:	677a      	str	r2, [r7, #116]	; 0x74
 8001690:	460a      	mov	r2, r1
 8001692:	673a      	str	r2, [r7, #112]	; 0x70
 8001694:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8001696:	4413      	add	r3, r2
 8001698:	677b      	str	r3, [r7, #116]	; 0x74
 800169a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800169e:	2200      	movs	r2, #0
 80016a0:	633b      	str	r3, [r7, #48]	; 0x30
 80016a2:	637a      	str	r2, [r7, #52]	; 0x34
 80016a4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80016a8:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 80016ac:	f7fe fe00 	bl	80002b0 <__aeabi_uldivmod>
 80016b0:	4602      	mov	r2, r0
 80016b2:	460b      	mov	r3, r1
 80016b4:	4613      	mov	r3, r2
 80016b6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80016ba:	e05b      	b.n	8001774 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016bc:	4b3b      	ldr	r3, [pc, #236]	; (80017ac <HAL_RCC_GetSysClockFreq+0x348>)
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	099b      	lsrs	r3, r3, #6
 80016c2:	2200      	movs	r2, #0
 80016c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80016c6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80016c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80016ce:	623b      	str	r3, [r7, #32]
 80016d0:	2300      	movs	r3, #0
 80016d2:	627b      	str	r3, [r7, #36]	; 0x24
 80016d4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80016d8:	4642      	mov	r2, r8
 80016da:	464b      	mov	r3, r9
 80016dc:	f04f 0000 	mov.w	r0, #0
 80016e0:	f04f 0100 	mov.w	r1, #0
 80016e4:	0159      	lsls	r1, r3, #5
 80016e6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80016ea:	0150      	lsls	r0, r2, #5
 80016ec:	4602      	mov	r2, r0
 80016ee:	460b      	mov	r3, r1
 80016f0:	4641      	mov	r1, r8
 80016f2:	ebb2 0a01 	subs.w	sl, r2, r1
 80016f6:	4649      	mov	r1, r9
 80016f8:	eb63 0b01 	sbc.w	fp, r3, r1
 80016fc:	f04f 0200 	mov.w	r2, #0
 8001700:	f04f 0300 	mov.w	r3, #0
 8001704:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001708:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800170c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001710:	ebb2 040a 	subs.w	r4, r2, sl
 8001714:	eb63 050b 	sbc.w	r5, r3, fp
 8001718:	f04f 0200 	mov.w	r2, #0
 800171c:	f04f 0300 	mov.w	r3, #0
 8001720:	00eb      	lsls	r3, r5, #3
 8001722:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001726:	00e2      	lsls	r2, r4, #3
 8001728:	4614      	mov	r4, r2
 800172a:	461d      	mov	r5, r3
 800172c:	4643      	mov	r3, r8
 800172e:	18e3      	adds	r3, r4, r3
 8001730:	603b      	str	r3, [r7, #0]
 8001732:	464b      	mov	r3, r9
 8001734:	eb45 0303 	adc.w	r3, r5, r3
 8001738:	607b      	str	r3, [r7, #4]
 800173a:	f04f 0200 	mov.w	r2, #0
 800173e:	f04f 0300 	mov.w	r3, #0
 8001742:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001746:	4629      	mov	r1, r5
 8001748:	028b      	lsls	r3, r1, #10
 800174a:	4621      	mov	r1, r4
 800174c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001750:	4621      	mov	r1, r4
 8001752:	028a      	lsls	r2, r1, #10
 8001754:	4610      	mov	r0, r2
 8001756:	4619      	mov	r1, r3
 8001758:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800175c:	2200      	movs	r2, #0
 800175e:	61bb      	str	r3, [r7, #24]
 8001760:	61fa      	str	r2, [r7, #28]
 8001762:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001766:	f7fe fda3 	bl	80002b0 <__aeabi_uldivmod>
 800176a:	4602      	mov	r2, r0
 800176c:	460b      	mov	r3, r1
 800176e:	4613      	mov	r3, r2
 8001770:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001774:	4b0d      	ldr	r3, [pc, #52]	; (80017ac <HAL_RCC_GetSysClockFreq+0x348>)
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	0f1b      	lsrs	r3, r3, #28
 800177a:	f003 0307 	and.w	r3, r3, #7
 800177e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

      sysclockfreq = pllvco/pllr;
 8001782:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8001786:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800178a:	fbb2 f3f3 	udiv	r3, r2, r3
 800178e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8001792:	e003      	b.n	800179c <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001794:	4b06      	ldr	r3, [pc, #24]	; (80017b0 <HAL_RCC_GetSysClockFreq+0x34c>)
 8001796:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 800179a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800179c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
}
 80017a0:	4618      	mov	r0, r3
 80017a2:	3798      	adds	r7, #152	; 0x98
 80017a4:	46bd      	mov	sp, r7
 80017a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80017aa:	bf00      	nop
 80017ac:	40023800 	.word	0x40023800
 80017b0:	00f42400 	.word	0x00f42400
 80017b4:	017d7840 	.word	0x017d7840

080017b8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b086      	sub	sp, #24
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d101      	bne.n	80017ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017c6:	2301      	movs	r3, #1
 80017c8:	e28d      	b.n	8001ce6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 0301 	and.w	r3, r3, #1
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	f000 8083 	beq.w	80018de <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80017d8:	4b94      	ldr	r3, [pc, #592]	; (8001a2c <HAL_RCC_OscConfig+0x274>)
 80017da:	689b      	ldr	r3, [r3, #8]
 80017dc:	f003 030c 	and.w	r3, r3, #12
 80017e0:	2b04      	cmp	r3, #4
 80017e2:	d019      	beq.n	8001818 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80017e4:	4b91      	ldr	r3, [pc, #580]	; (8001a2c <HAL_RCC_OscConfig+0x274>)
 80017e6:	689b      	ldr	r3, [r3, #8]
 80017e8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80017ec:	2b08      	cmp	r3, #8
 80017ee:	d106      	bne.n	80017fe <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80017f0:	4b8e      	ldr	r3, [pc, #568]	; (8001a2c <HAL_RCC_OscConfig+0x274>)
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017f8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80017fc:	d00c      	beq.n	8001818 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80017fe:	4b8b      	ldr	r3, [pc, #556]	; (8001a2c <HAL_RCC_OscConfig+0x274>)
 8001800:	689b      	ldr	r3, [r3, #8]
 8001802:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001806:	2b0c      	cmp	r3, #12
 8001808:	d112      	bne.n	8001830 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800180a:	4b88      	ldr	r3, [pc, #544]	; (8001a2c <HAL_RCC_OscConfig+0x274>)
 800180c:	685b      	ldr	r3, [r3, #4]
 800180e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001812:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001816:	d10b      	bne.n	8001830 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001818:	4b84      	ldr	r3, [pc, #528]	; (8001a2c <HAL_RCC_OscConfig+0x274>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001820:	2b00      	cmp	r3, #0
 8001822:	d05b      	beq.n	80018dc <HAL_RCC_OscConfig+0x124>
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d157      	bne.n	80018dc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800182c:	2301      	movs	r3, #1
 800182e:	e25a      	b.n	8001ce6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001838:	d106      	bne.n	8001848 <HAL_RCC_OscConfig+0x90>
 800183a:	4b7c      	ldr	r3, [pc, #496]	; (8001a2c <HAL_RCC_OscConfig+0x274>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	4a7b      	ldr	r2, [pc, #492]	; (8001a2c <HAL_RCC_OscConfig+0x274>)
 8001840:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001844:	6013      	str	r3, [r2, #0]
 8001846:	e01d      	b.n	8001884 <HAL_RCC_OscConfig+0xcc>
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001850:	d10c      	bne.n	800186c <HAL_RCC_OscConfig+0xb4>
 8001852:	4b76      	ldr	r3, [pc, #472]	; (8001a2c <HAL_RCC_OscConfig+0x274>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4a75      	ldr	r2, [pc, #468]	; (8001a2c <HAL_RCC_OscConfig+0x274>)
 8001858:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800185c:	6013      	str	r3, [r2, #0]
 800185e:	4b73      	ldr	r3, [pc, #460]	; (8001a2c <HAL_RCC_OscConfig+0x274>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a72      	ldr	r2, [pc, #456]	; (8001a2c <HAL_RCC_OscConfig+0x274>)
 8001864:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001868:	6013      	str	r3, [r2, #0]
 800186a:	e00b      	b.n	8001884 <HAL_RCC_OscConfig+0xcc>
 800186c:	4b6f      	ldr	r3, [pc, #444]	; (8001a2c <HAL_RCC_OscConfig+0x274>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4a6e      	ldr	r2, [pc, #440]	; (8001a2c <HAL_RCC_OscConfig+0x274>)
 8001872:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001876:	6013      	str	r3, [r2, #0]
 8001878:	4b6c      	ldr	r3, [pc, #432]	; (8001a2c <HAL_RCC_OscConfig+0x274>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a6b      	ldr	r2, [pc, #428]	; (8001a2c <HAL_RCC_OscConfig+0x274>)
 800187e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001882:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d013      	beq.n	80018b4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800188c:	f7ff fa1c 	bl	8000cc8 <HAL_GetTick>
 8001890:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001892:	e008      	b.n	80018a6 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001894:	f7ff fa18 	bl	8000cc8 <HAL_GetTick>
 8001898:	4602      	mov	r2, r0
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	1ad3      	subs	r3, r2, r3
 800189e:	2b64      	cmp	r3, #100	; 0x64
 80018a0:	d901      	bls.n	80018a6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80018a2:	2303      	movs	r3, #3
 80018a4:	e21f      	b.n	8001ce6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018a6:	4b61      	ldr	r3, [pc, #388]	; (8001a2c <HAL_RCC_OscConfig+0x274>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d0f0      	beq.n	8001894 <HAL_RCC_OscConfig+0xdc>
 80018b2:	e014      	b.n	80018de <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018b4:	f7ff fa08 	bl	8000cc8 <HAL_GetTick>
 80018b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018ba:	e008      	b.n	80018ce <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018bc:	f7ff fa04 	bl	8000cc8 <HAL_GetTick>
 80018c0:	4602      	mov	r2, r0
 80018c2:	693b      	ldr	r3, [r7, #16]
 80018c4:	1ad3      	subs	r3, r2, r3
 80018c6:	2b64      	cmp	r3, #100	; 0x64
 80018c8:	d901      	bls.n	80018ce <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80018ca:	2303      	movs	r3, #3
 80018cc:	e20b      	b.n	8001ce6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018ce:	4b57      	ldr	r3, [pc, #348]	; (8001a2c <HAL_RCC_OscConfig+0x274>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d1f0      	bne.n	80018bc <HAL_RCC_OscConfig+0x104>
 80018da:	e000      	b.n	80018de <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f003 0302 	and.w	r3, r3, #2
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d06f      	beq.n	80019ca <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80018ea:	4b50      	ldr	r3, [pc, #320]	; (8001a2c <HAL_RCC_OscConfig+0x274>)
 80018ec:	689b      	ldr	r3, [r3, #8]
 80018ee:	f003 030c 	and.w	r3, r3, #12
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d017      	beq.n	8001926 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80018f6:	4b4d      	ldr	r3, [pc, #308]	; (8001a2c <HAL_RCC_OscConfig+0x274>)
 80018f8:	689b      	ldr	r3, [r3, #8]
 80018fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80018fe:	2b08      	cmp	r3, #8
 8001900:	d105      	bne.n	800190e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001902:	4b4a      	ldr	r3, [pc, #296]	; (8001a2c <HAL_RCC_OscConfig+0x274>)
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800190a:	2b00      	cmp	r3, #0
 800190c:	d00b      	beq.n	8001926 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800190e:	4b47      	ldr	r3, [pc, #284]	; (8001a2c <HAL_RCC_OscConfig+0x274>)
 8001910:	689b      	ldr	r3, [r3, #8]
 8001912:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001916:	2b0c      	cmp	r3, #12
 8001918:	d11c      	bne.n	8001954 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800191a:	4b44      	ldr	r3, [pc, #272]	; (8001a2c <HAL_RCC_OscConfig+0x274>)
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001922:	2b00      	cmp	r3, #0
 8001924:	d116      	bne.n	8001954 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001926:	4b41      	ldr	r3, [pc, #260]	; (8001a2c <HAL_RCC_OscConfig+0x274>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f003 0302 	and.w	r3, r3, #2
 800192e:	2b00      	cmp	r3, #0
 8001930:	d005      	beq.n	800193e <HAL_RCC_OscConfig+0x186>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	68db      	ldr	r3, [r3, #12]
 8001936:	2b01      	cmp	r3, #1
 8001938:	d001      	beq.n	800193e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800193a:	2301      	movs	r3, #1
 800193c:	e1d3      	b.n	8001ce6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800193e:	4b3b      	ldr	r3, [pc, #236]	; (8001a2c <HAL_RCC_OscConfig+0x274>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	691b      	ldr	r3, [r3, #16]
 800194a:	00db      	lsls	r3, r3, #3
 800194c:	4937      	ldr	r1, [pc, #220]	; (8001a2c <HAL_RCC_OscConfig+0x274>)
 800194e:	4313      	orrs	r3, r2
 8001950:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001952:	e03a      	b.n	80019ca <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	68db      	ldr	r3, [r3, #12]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d020      	beq.n	800199e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800195c:	4b34      	ldr	r3, [pc, #208]	; (8001a30 <HAL_RCC_OscConfig+0x278>)
 800195e:	2201      	movs	r2, #1
 8001960:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001962:	f7ff f9b1 	bl	8000cc8 <HAL_GetTick>
 8001966:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001968:	e008      	b.n	800197c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800196a:	f7ff f9ad 	bl	8000cc8 <HAL_GetTick>
 800196e:	4602      	mov	r2, r0
 8001970:	693b      	ldr	r3, [r7, #16]
 8001972:	1ad3      	subs	r3, r2, r3
 8001974:	2b02      	cmp	r3, #2
 8001976:	d901      	bls.n	800197c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001978:	2303      	movs	r3, #3
 800197a:	e1b4      	b.n	8001ce6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800197c:	4b2b      	ldr	r3, [pc, #172]	; (8001a2c <HAL_RCC_OscConfig+0x274>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f003 0302 	and.w	r3, r3, #2
 8001984:	2b00      	cmp	r3, #0
 8001986:	d0f0      	beq.n	800196a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001988:	4b28      	ldr	r3, [pc, #160]	; (8001a2c <HAL_RCC_OscConfig+0x274>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	691b      	ldr	r3, [r3, #16]
 8001994:	00db      	lsls	r3, r3, #3
 8001996:	4925      	ldr	r1, [pc, #148]	; (8001a2c <HAL_RCC_OscConfig+0x274>)
 8001998:	4313      	orrs	r3, r2
 800199a:	600b      	str	r3, [r1, #0]
 800199c:	e015      	b.n	80019ca <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800199e:	4b24      	ldr	r3, [pc, #144]	; (8001a30 <HAL_RCC_OscConfig+0x278>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019a4:	f7ff f990 	bl	8000cc8 <HAL_GetTick>
 80019a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019aa:	e008      	b.n	80019be <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019ac:	f7ff f98c 	bl	8000cc8 <HAL_GetTick>
 80019b0:	4602      	mov	r2, r0
 80019b2:	693b      	ldr	r3, [r7, #16]
 80019b4:	1ad3      	subs	r3, r2, r3
 80019b6:	2b02      	cmp	r3, #2
 80019b8:	d901      	bls.n	80019be <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80019ba:	2303      	movs	r3, #3
 80019bc:	e193      	b.n	8001ce6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019be:	4b1b      	ldr	r3, [pc, #108]	; (8001a2c <HAL_RCC_OscConfig+0x274>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f003 0302 	and.w	r3, r3, #2
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d1f0      	bne.n	80019ac <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f003 0308 	and.w	r3, r3, #8
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d036      	beq.n	8001a44 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	695b      	ldr	r3, [r3, #20]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d016      	beq.n	8001a0c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019de:	4b15      	ldr	r3, [pc, #84]	; (8001a34 <HAL_RCC_OscConfig+0x27c>)
 80019e0:	2201      	movs	r2, #1
 80019e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019e4:	f7ff f970 	bl	8000cc8 <HAL_GetTick>
 80019e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019ea:	e008      	b.n	80019fe <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80019ec:	f7ff f96c 	bl	8000cc8 <HAL_GetTick>
 80019f0:	4602      	mov	r2, r0
 80019f2:	693b      	ldr	r3, [r7, #16]
 80019f4:	1ad3      	subs	r3, r2, r3
 80019f6:	2b02      	cmp	r3, #2
 80019f8:	d901      	bls.n	80019fe <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80019fa:	2303      	movs	r3, #3
 80019fc:	e173      	b.n	8001ce6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019fe:	4b0b      	ldr	r3, [pc, #44]	; (8001a2c <HAL_RCC_OscConfig+0x274>)
 8001a00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a02:	f003 0302 	and.w	r3, r3, #2
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d0f0      	beq.n	80019ec <HAL_RCC_OscConfig+0x234>
 8001a0a:	e01b      	b.n	8001a44 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a0c:	4b09      	ldr	r3, [pc, #36]	; (8001a34 <HAL_RCC_OscConfig+0x27c>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a12:	f7ff f959 	bl	8000cc8 <HAL_GetTick>
 8001a16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a18:	e00e      	b.n	8001a38 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a1a:	f7ff f955 	bl	8000cc8 <HAL_GetTick>
 8001a1e:	4602      	mov	r2, r0
 8001a20:	693b      	ldr	r3, [r7, #16]
 8001a22:	1ad3      	subs	r3, r2, r3
 8001a24:	2b02      	cmp	r3, #2
 8001a26:	d907      	bls.n	8001a38 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001a28:	2303      	movs	r3, #3
 8001a2a:	e15c      	b.n	8001ce6 <HAL_RCC_OscConfig+0x52e>
 8001a2c:	40023800 	.word	0x40023800
 8001a30:	42470000 	.word	0x42470000
 8001a34:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a38:	4b8a      	ldr	r3, [pc, #552]	; (8001c64 <HAL_RCC_OscConfig+0x4ac>)
 8001a3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a3c:	f003 0302 	and.w	r3, r3, #2
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d1ea      	bne.n	8001a1a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f003 0304 	and.w	r3, r3, #4
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	f000 8097 	beq.w	8001b80 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a52:	2300      	movs	r3, #0
 8001a54:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a56:	4b83      	ldr	r3, [pc, #524]	; (8001c64 <HAL_RCC_OscConfig+0x4ac>)
 8001a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d10f      	bne.n	8001a82 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a62:	2300      	movs	r3, #0
 8001a64:	60bb      	str	r3, [r7, #8]
 8001a66:	4b7f      	ldr	r3, [pc, #508]	; (8001c64 <HAL_RCC_OscConfig+0x4ac>)
 8001a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a6a:	4a7e      	ldr	r2, [pc, #504]	; (8001c64 <HAL_RCC_OscConfig+0x4ac>)
 8001a6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a70:	6413      	str	r3, [r2, #64]	; 0x40
 8001a72:	4b7c      	ldr	r3, [pc, #496]	; (8001c64 <HAL_RCC_OscConfig+0x4ac>)
 8001a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a7a:	60bb      	str	r3, [r7, #8]
 8001a7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a82:	4b79      	ldr	r3, [pc, #484]	; (8001c68 <HAL_RCC_OscConfig+0x4b0>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d118      	bne.n	8001ac0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a8e:	4b76      	ldr	r3, [pc, #472]	; (8001c68 <HAL_RCC_OscConfig+0x4b0>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4a75      	ldr	r2, [pc, #468]	; (8001c68 <HAL_RCC_OscConfig+0x4b0>)
 8001a94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a9a:	f7ff f915 	bl	8000cc8 <HAL_GetTick>
 8001a9e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aa0:	e008      	b.n	8001ab4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001aa2:	f7ff f911 	bl	8000cc8 <HAL_GetTick>
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	2b02      	cmp	r3, #2
 8001aae:	d901      	bls.n	8001ab4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	e118      	b.n	8001ce6 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ab4:	4b6c      	ldr	r3, [pc, #432]	; (8001c68 <HAL_RCC_OscConfig+0x4b0>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d0f0      	beq.n	8001aa2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	689b      	ldr	r3, [r3, #8]
 8001ac4:	2b01      	cmp	r3, #1
 8001ac6:	d106      	bne.n	8001ad6 <HAL_RCC_OscConfig+0x31e>
 8001ac8:	4b66      	ldr	r3, [pc, #408]	; (8001c64 <HAL_RCC_OscConfig+0x4ac>)
 8001aca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001acc:	4a65      	ldr	r2, [pc, #404]	; (8001c64 <HAL_RCC_OscConfig+0x4ac>)
 8001ace:	f043 0301 	orr.w	r3, r3, #1
 8001ad2:	6713      	str	r3, [r2, #112]	; 0x70
 8001ad4:	e01c      	b.n	8001b10 <HAL_RCC_OscConfig+0x358>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	689b      	ldr	r3, [r3, #8]
 8001ada:	2b05      	cmp	r3, #5
 8001adc:	d10c      	bne.n	8001af8 <HAL_RCC_OscConfig+0x340>
 8001ade:	4b61      	ldr	r3, [pc, #388]	; (8001c64 <HAL_RCC_OscConfig+0x4ac>)
 8001ae0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ae2:	4a60      	ldr	r2, [pc, #384]	; (8001c64 <HAL_RCC_OscConfig+0x4ac>)
 8001ae4:	f043 0304 	orr.w	r3, r3, #4
 8001ae8:	6713      	str	r3, [r2, #112]	; 0x70
 8001aea:	4b5e      	ldr	r3, [pc, #376]	; (8001c64 <HAL_RCC_OscConfig+0x4ac>)
 8001aec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001aee:	4a5d      	ldr	r2, [pc, #372]	; (8001c64 <HAL_RCC_OscConfig+0x4ac>)
 8001af0:	f043 0301 	orr.w	r3, r3, #1
 8001af4:	6713      	str	r3, [r2, #112]	; 0x70
 8001af6:	e00b      	b.n	8001b10 <HAL_RCC_OscConfig+0x358>
 8001af8:	4b5a      	ldr	r3, [pc, #360]	; (8001c64 <HAL_RCC_OscConfig+0x4ac>)
 8001afa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001afc:	4a59      	ldr	r2, [pc, #356]	; (8001c64 <HAL_RCC_OscConfig+0x4ac>)
 8001afe:	f023 0301 	bic.w	r3, r3, #1
 8001b02:	6713      	str	r3, [r2, #112]	; 0x70
 8001b04:	4b57      	ldr	r3, [pc, #348]	; (8001c64 <HAL_RCC_OscConfig+0x4ac>)
 8001b06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b08:	4a56      	ldr	r2, [pc, #344]	; (8001c64 <HAL_RCC_OscConfig+0x4ac>)
 8001b0a:	f023 0304 	bic.w	r3, r3, #4
 8001b0e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	689b      	ldr	r3, [r3, #8]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d015      	beq.n	8001b44 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b18:	f7ff f8d6 	bl	8000cc8 <HAL_GetTick>
 8001b1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b1e:	e00a      	b.n	8001b36 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b20:	f7ff f8d2 	bl	8000cc8 <HAL_GetTick>
 8001b24:	4602      	mov	r2, r0
 8001b26:	693b      	ldr	r3, [r7, #16]
 8001b28:	1ad3      	subs	r3, r2, r3
 8001b2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d901      	bls.n	8001b36 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001b32:	2303      	movs	r3, #3
 8001b34:	e0d7      	b.n	8001ce6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b36:	4b4b      	ldr	r3, [pc, #300]	; (8001c64 <HAL_RCC_OscConfig+0x4ac>)
 8001b38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b3a:	f003 0302 	and.w	r3, r3, #2
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d0ee      	beq.n	8001b20 <HAL_RCC_OscConfig+0x368>
 8001b42:	e014      	b.n	8001b6e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b44:	f7ff f8c0 	bl	8000cc8 <HAL_GetTick>
 8001b48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b4a:	e00a      	b.n	8001b62 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b4c:	f7ff f8bc 	bl	8000cc8 <HAL_GetTick>
 8001b50:	4602      	mov	r2, r0
 8001b52:	693b      	ldr	r3, [r7, #16]
 8001b54:	1ad3      	subs	r3, r2, r3
 8001b56:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d901      	bls.n	8001b62 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001b5e:	2303      	movs	r3, #3
 8001b60:	e0c1      	b.n	8001ce6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b62:	4b40      	ldr	r3, [pc, #256]	; (8001c64 <HAL_RCC_OscConfig+0x4ac>)
 8001b64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b66:	f003 0302 	and.w	r3, r3, #2
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d1ee      	bne.n	8001b4c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001b6e:	7dfb      	ldrb	r3, [r7, #23]
 8001b70:	2b01      	cmp	r3, #1
 8001b72:	d105      	bne.n	8001b80 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b74:	4b3b      	ldr	r3, [pc, #236]	; (8001c64 <HAL_RCC_OscConfig+0x4ac>)
 8001b76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b78:	4a3a      	ldr	r2, [pc, #232]	; (8001c64 <HAL_RCC_OscConfig+0x4ac>)
 8001b7a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b7e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	699b      	ldr	r3, [r3, #24]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	f000 80ad 	beq.w	8001ce4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001b8a:	4b36      	ldr	r3, [pc, #216]	; (8001c64 <HAL_RCC_OscConfig+0x4ac>)
 8001b8c:	689b      	ldr	r3, [r3, #8]
 8001b8e:	f003 030c 	and.w	r3, r3, #12
 8001b92:	2b08      	cmp	r3, #8
 8001b94:	d060      	beq.n	8001c58 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	699b      	ldr	r3, [r3, #24]
 8001b9a:	2b02      	cmp	r3, #2
 8001b9c:	d145      	bne.n	8001c2a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b9e:	4b33      	ldr	r3, [pc, #204]	; (8001c6c <HAL_RCC_OscConfig+0x4b4>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ba4:	f7ff f890 	bl	8000cc8 <HAL_GetTick>
 8001ba8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001baa:	e008      	b.n	8001bbe <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bac:	f7ff f88c 	bl	8000cc8 <HAL_GetTick>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	693b      	ldr	r3, [r7, #16]
 8001bb4:	1ad3      	subs	r3, r2, r3
 8001bb6:	2b02      	cmp	r3, #2
 8001bb8:	d901      	bls.n	8001bbe <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001bba:	2303      	movs	r3, #3
 8001bbc:	e093      	b.n	8001ce6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bbe:	4b29      	ldr	r3, [pc, #164]	; (8001c64 <HAL_RCC_OscConfig+0x4ac>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d1f0      	bne.n	8001bac <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	69da      	ldr	r2, [r3, #28]
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6a1b      	ldr	r3, [r3, #32]
 8001bd2:	431a      	orrs	r2, r3
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bd8:	019b      	lsls	r3, r3, #6
 8001bda:	431a      	orrs	r2, r3
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001be0:	085b      	lsrs	r3, r3, #1
 8001be2:	3b01      	subs	r3, #1
 8001be4:	041b      	lsls	r3, r3, #16
 8001be6:	431a      	orrs	r2, r3
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bec:	061b      	lsls	r3, r3, #24
 8001bee:	431a      	orrs	r2, r3
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf4:	071b      	lsls	r3, r3, #28
 8001bf6:	491b      	ldr	r1, [pc, #108]	; (8001c64 <HAL_RCC_OscConfig+0x4ac>)
 8001bf8:	4313      	orrs	r3, r2
 8001bfa:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001bfc:	4b1b      	ldr	r3, [pc, #108]	; (8001c6c <HAL_RCC_OscConfig+0x4b4>)
 8001bfe:	2201      	movs	r2, #1
 8001c00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c02:	f7ff f861 	bl	8000cc8 <HAL_GetTick>
 8001c06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c08:	e008      	b.n	8001c1c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c0a:	f7ff f85d 	bl	8000cc8 <HAL_GetTick>
 8001c0e:	4602      	mov	r2, r0
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	1ad3      	subs	r3, r2, r3
 8001c14:	2b02      	cmp	r3, #2
 8001c16:	d901      	bls.n	8001c1c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001c18:	2303      	movs	r3, #3
 8001c1a:	e064      	b.n	8001ce6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c1c:	4b11      	ldr	r3, [pc, #68]	; (8001c64 <HAL_RCC_OscConfig+0x4ac>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d0f0      	beq.n	8001c0a <HAL_RCC_OscConfig+0x452>
 8001c28:	e05c      	b.n	8001ce4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c2a:	4b10      	ldr	r3, [pc, #64]	; (8001c6c <HAL_RCC_OscConfig+0x4b4>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c30:	f7ff f84a 	bl	8000cc8 <HAL_GetTick>
 8001c34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c36:	e008      	b.n	8001c4a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c38:	f7ff f846 	bl	8000cc8 <HAL_GetTick>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	693b      	ldr	r3, [r7, #16]
 8001c40:	1ad3      	subs	r3, r2, r3
 8001c42:	2b02      	cmp	r3, #2
 8001c44:	d901      	bls.n	8001c4a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001c46:	2303      	movs	r3, #3
 8001c48:	e04d      	b.n	8001ce6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c4a:	4b06      	ldr	r3, [pc, #24]	; (8001c64 <HAL_RCC_OscConfig+0x4ac>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d1f0      	bne.n	8001c38 <HAL_RCC_OscConfig+0x480>
 8001c56:	e045      	b.n	8001ce4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	699b      	ldr	r3, [r3, #24]
 8001c5c:	2b01      	cmp	r3, #1
 8001c5e:	d107      	bne.n	8001c70 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001c60:	2301      	movs	r3, #1
 8001c62:	e040      	b.n	8001ce6 <HAL_RCC_OscConfig+0x52e>
 8001c64:	40023800 	.word	0x40023800
 8001c68:	40007000 	.word	0x40007000
 8001c6c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001c70:	4b1f      	ldr	r3, [pc, #124]	; (8001cf0 <HAL_RCC_OscConfig+0x538>)
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	699b      	ldr	r3, [r3, #24]
 8001c7a:	2b01      	cmp	r3, #1
 8001c7c:	d030      	beq.n	8001ce0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c88:	429a      	cmp	r2, r3
 8001c8a:	d129      	bne.n	8001ce0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c96:	429a      	cmp	r2, r3
 8001c98:	d122      	bne.n	8001ce0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c9a:	68fa      	ldr	r2, [r7, #12]
 8001c9c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	687a      	ldr	r2, [r7, #4]
 8001ca4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001ca6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	d119      	bne.n	8001ce0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cb6:	085b      	lsrs	r3, r3, #1
 8001cb8:	3b01      	subs	r3, #1
 8001cba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	d10f      	bne.n	8001ce0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	d107      	bne.n	8001ce0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cda:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	d001      	beq.n	8001ce4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	e000      	b.n	8001ce6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001ce4:	2300      	movs	r3, #0
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3718      	adds	r7, #24
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	40023800 	.word	0x40023800

08001cf4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b082      	sub	sp, #8
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d101      	bne.n	8001d06 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001d02:	2301      	movs	r3, #1
 8001d04:	e041      	b.n	8001d8a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d0c:	b2db      	uxtb	r3, r3
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d106      	bne.n	8001d20 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2200      	movs	r2, #0
 8001d16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001d1a:	6878      	ldr	r0, [r7, #4]
 8001d1c:	f000 f839 	bl	8001d92 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2202      	movs	r2, #2
 8001d24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	3304      	adds	r3, #4
 8001d30:	4619      	mov	r1, r3
 8001d32:	4610      	mov	r0, r2
 8001d34:	f000 f9d8 	bl	80020e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2201      	movs	r2, #1
 8001d3c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2201      	movs	r2, #1
 8001d44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2201      	movs	r2, #1
 8001d4c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2201      	movs	r2, #1
 8001d54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2201      	movs	r2, #1
 8001d5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2201      	movs	r2, #1
 8001d64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2201      	movs	r2, #1
 8001d74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2201      	movs	r2, #1
 8001d7c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2201      	movs	r2, #1
 8001d84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001d88:	2300      	movs	r3, #0
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	3708      	adds	r7, #8
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}

08001d92 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001d92:	b480      	push	{r7}
 8001d94:	b083      	sub	sp, #12
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001d9a:	bf00      	nop
 8001d9c:	370c      	adds	r7, #12
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr
	...

08001da8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b085      	sub	sp, #20
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001db6:	b2db      	uxtb	r3, r3
 8001db8:	2b01      	cmp	r3, #1
 8001dba:	d001      	beq.n	8001dc0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	e04e      	b.n	8001e5e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2202      	movs	r2, #2
 8001dc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	68da      	ldr	r2, [r3, #12]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f042 0201 	orr.w	r2, r2, #1
 8001dd6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4a23      	ldr	r2, [pc, #140]	; (8001e6c <HAL_TIM_Base_Start_IT+0xc4>)
 8001dde:	4293      	cmp	r3, r2
 8001de0:	d022      	beq.n	8001e28 <HAL_TIM_Base_Start_IT+0x80>
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001dea:	d01d      	beq.n	8001e28 <HAL_TIM_Base_Start_IT+0x80>
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a1f      	ldr	r2, [pc, #124]	; (8001e70 <HAL_TIM_Base_Start_IT+0xc8>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d018      	beq.n	8001e28 <HAL_TIM_Base_Start_IT+0x80>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4a1e      	ldr	r2, [pc, #120]	; (8001e74 <HAL_TIM_Base_Start_IT+0xcc>)
 8001dfc:	4293      	cmp	r3, r2
 8001dfe:	d013      	beq.n	8001e28 <HAL_TIM_Base_Start_IT+0x80>
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a1c      	ldr	r2, [pc, #112]	; (8001e78 <HAL_TIM_Base_Start_IT+0xd0>)
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d00e      	beq.n	8001e28 <HAL_TIM_Base_Start_IT+0x80>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	4a1b      	ldr	r2, [pc, #108]	; (8001e7c <HAL_TIM_Base_Start_IT+0xd4>)
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d009      	beq.n	8001e28 <HAL_TIM_Base_Start_IT+0x80>
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a19      	ldr	r2, [pc, #100]	; (8001e80 <HAL_TIM_Base_Start_IT+0xd8>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d004      	beq.n	8001e28 <HAL_TIM_Base_Start_IT+0x80>
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4a18      	ldr	r2, [pc, #96]	; (8001e84 <HAL_TIM_Base_Start_IT+0xdc>)
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d111      	bne.n	8001e4c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	689b      	ldr	r3, [r3, #8]
 8001e2e:	f003 0307 	and.w	r3, r3, #7
 8001e32:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	2b06      	cmp	r3, #6
 8001e38:	d010      	beq.n	8001e5c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	681a      	ldr	r2, [r3, #0]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f042 0201 	orr.w	r2, r2, #1
 8001e48:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e4a:	e007      	b.n	8001e5c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	681a      	ldr	r2, [r3, #0]
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f042 0201 	orr.w	r2, r2, #1
 8001e5a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001e5c:	2300      	movs	r3, #0
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	3714      	adds	r7, #20
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr
 8001e6a:	bf00      	nop
 8001e6c:	40010000 	.word	0x40010000
 8001e70:	40000400 	.word	0x40000400
 8001e74:	40000800 	.word	0x40000800
 8001e78:	40000c00 	.word	0x40000c00
 8001e7c:	40010400 	.word	0x40010400
 8001e80:	40014000 	.word	0x40014000
 8001e84:	40001800 	.word	0x40001800

08001e88 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	691b      	ldr	r3, [r3, #16]
 8001e96:	f003 0302 	and.w	r3, r3, #2
 8001e9a:	2b02      	cmp	r3, #2
 8001e9c:	d122      	bne.n	8001ee4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	f003 0302 	and.w	r3, r3, #2
 8001ea8:	2b02      	cmp	r3, #2
 8001eaa:	d11b      	bne.n	8001ee4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f06f 0202 	mvn.w	r2, #2
 8001eb4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2201      	movs	r2, #1
 8001eba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	699b      	ldr	r3, [r3, #24]
 8001ec2:	f003 0303 	and.w	r3, r3, #3
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d003      	beq.n	8001ed2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001eca:	6878      	ldr	r0, [r7, #4]
 8001ecc:	f000 f8ee 	bl	80020ac <HAL_TIM_IC_CaptureCallback>
 8001ed0:	e005      	b.n	8001ede <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f000 f8e0 	bl	8002098 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ed8:	6878      	ldr	r0, [r7, #4]
 8001eda:	f000 f8f1 	bl	80020c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	691b      	ldr	r3, [r3, #16]
 8001eea:	f003 0304 	and.w	r3, r3, #4
 8001eee:	2b04      	cmp	r3, #4
 8001ef0:	d122      	bne.n	8001f38 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	68db      	ldr	r3, [r3, #12]
 8001ef8:	f003 0304 	and.w	r3, r3, #4
 8001efc:	2b04      	cmp	r3, #4
 8001efe:	d11b      	bne.n	8001f38 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f06f 0204 	mvn.w	r2, #4
 8001f08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	2202      	movs	r2, #2
 8001f0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	699b      	ldr	r3, [r3, #24]
 8001f16:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d003      	beq.n	8001f26 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f000 f8c4 	bl	80020ac <HAL_TIM_IC_CaptureCallback>
 8001f24:	e005      	b.n	8001f32 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f26:	6878      	ldr	r0, [r7, #4]
 8001f28:	f000 f8b6 	bl	8002098 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f2c:	6878      	ldr	r0, [r7, #4]
 8001f2e:	f000 f8c7 	bl	80020c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2200      	movs	r2, #0
 8001f36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	691b      	ldr	r3, [r3, #16]
 8001f3e:	f003 0308 	and.w	r3, r3, #8
 8001f42:	2b08      	cmp	r3, #8
 8001f44:	d122      	bne.n	8001f8c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	68db      	ldr	r3, [r3, #12]
 8001f4c:	f003 0308 	and.w	r3, r3, #8
 8001f50:	2b08      	cmp	r3, #8
 8001f52:	d11b      	bne.n	8001f8c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f06f 0208 	mvn.w	r2, #8
 8001f5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2204      	movs	r2, #4
 8001f62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	69db      	ldr	r3, [r3, #28]
 8001f6a:	f003 0303 	and.w	r3, r3, #3
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d003      	beq.n	8001f7a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f72:	6878      	ldr	r0, [r7, #4]
 8001f74:	f000 f89a 	bl	80020ac <HAL_TIM_IC_CaptureCallback>
 8001f78:	e005      	b.n	8001f86 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	f000 f88c 	bl	8002098 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f80:	6878      	ldr	r0, [r7, #4]
 8001f82:	f000 f89d 	bl	80020c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2200      	movs	r2, #0
 8001f8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	691b      	ldr	r3, [r3, #16]
 8001f92:	f003 0310 	and.w	r3, r3, #16
 8001f96:	2b10      	cmp	r3, #16
 8001f98:	d122      	bne.n	8001fe0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	68db      	ldr	r3, [r3, #12]
 8001fa0:	f003 0310 	and.w	r3, r3, #16
 8001fa4:	2b10      	cmp	r3, #16
 8001fa6:	d11b      	bne.n	8001fe0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f06f 0210 	mvn.w	r2, #16
 8001fb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2208      	movs	r2, #8
 8001fb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	69db      	ldr	r3, [r3, #28]
 8001fbe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d003      	beq.n	8001fce <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001fc6:	6878      	ldr	r0, [r7, #4]
 8001fc8:	f000 f870 	bl	80020ac <HAL_TIM_IC_CaptureCallback>
 8001fcc:	e005      	b.n	8001fda <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fce:	6878      	ldr	r0, [r7, #4]
 8001fd0:	f000 f862 	bl	8002098 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fd4:	6878      	ldr	r0, [r7, #4]
 8001fd6:	f000 f873 	bl	80020c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2200      	movs	r2, #0
 8001fde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	691b      	ldr	r3, [r3, #16]
 8001fe6:	f003 0301 	and.w	r3, r3, #1
 8001fea:	2b01      	cmp	r3, #1
 8001fec:	d10e      	bne.n	800200c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	68db      	ldr	r3, [r3, #12]
 8001ff4:	f003 0301 	and.w	r3, r3, #1
 8001ff8:	2b01      	cmp	r3, #1
 8001ffa:	d107      	bne.n	800200c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f06f 0201 	mvn.w	r2, #1
 8002004:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002006:	6878      	ldr	r0, [r7, #4]
 8002008:	f7fe fc2a 	bl	8000860 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	691b      	ldr	r3, [r3, #16]
 8002012:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002016:	2b80      	cmp	r3, #128	; 0x80
 8002018:	d10e      	bne.n	8002038 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	68db      	ldr	r3, [r3, #12]
 8002020:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002024:	2b80      	cmp	r3, #128	; 0x80
 8002026:	d107      	bne.n	8002038 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002030:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f000 f902 	bl	800223c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	691b      	ldr	r3, [r3, #16]
 800203e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002042:	2b40      	cmp	r3, #64	; 0x40
 8002044:	d10e      	bne.n	8002064 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	68db      	ldr	r3, [r3, #12]
 800204c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002050:	2b40      	cmp	r3, #64	; 0x40
 8002052:	d107      	bne.n	8002064 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800205c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800205e:	6878      	ldr	r0, [r7, #4]
 8002060:	f000 f838 	bl	80020d4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	691b      	ldr	r3, [r3, #16]
 800206a:	f003 0320 	and.w	r3, r3, #32
 800206e:	2b20      	cmp	r3, #32
 8002070:	d10e      	bne.n	8002090 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	68db      	ldr	r3, [r3, #12]
 8002078:	f003 0320 	and.w	r3, r3, #32
 800207c:	2b20      	cmp	r3, #32
 800207e:	d107      	bne.n	8002090 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f06f 0220 	mvn.w	r2, #32
 8002088:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800208a:	6878      	ldr	r0, [r7, #4]
 800208c:	f000 f8cc 	bl	8002228 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002090:	bf00      	nop
 8002092:	3708      	adds	r7, #8
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}

08002098 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002098:	b480      	push	{r7}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80020a0:	bf00      	nop
 80020a2:	370c      	adds	r7, #12
 80020a4:	46bd      	mov	sp, r7
 80020a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020aa:	4770      	bx	lr

080020ac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b083      	sub	sp, #12
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80020b4:	bf00      	nop
 80020b6:	370c      	adds	r7, #12
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr

080020c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b083      	sub	sp, #12
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80020c8:	bf00      	nop
 80020ca:	370c      	adds	r7, #12
 80020cc:	46bd      	mov	sp, r7
 80020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d2:	4770      	bx	lr

080020d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b083      	sub	sp, #12
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80020dc:	bf00      	nop
 80020de:	370c      	adds	r7, #12
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr

080020e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b085      	sub	sp, #20
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
 80020f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	4a40      	ldr	r2, [pc, #256]	; (80021fc <TIM_Base_SetConfig+0x114>)
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d013      	beq.n	8002128 <TIM_Base_SetConfig+0x40>
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002106:	d00f      	beq.n	8002128 <TIM_Base_SetConfig+0x40>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	4a3d      	ldr	r2, [pc, #244]	; (8002200 <TIM_Base_SetConfig+0x118>)
 800210c:	4293      	cmp	r3, r2
 800210e:	d00b      	beq.n	8002128 <TIM_Base_SetConfig+0x40>
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	4a3c      	ldr	r2, [pc, #240]	; (8002204 <TIM_Base_SetConfig+0x11c>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d007      	beq.n	8002128 <TIM_Base_SetConfig+0x40>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	4a3b      	ldr	r2, [pc, #236]	; (8002208 <TIM_Base_SetConfig+0x120>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d003      	beq.n	8002128 <TIM_Base_SetConfig+0x40>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	4a3a      	ldr	r2, [pc, #232]	; (800220c <TIM_Base_SetConfig+0x124>)
 8002124:	4293      	cmp	r3, r2
 8002126:	d108      	bne.n	800213a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800212e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	68fa      	ldr	r2, [r7, #12]
 8002136:	4313      	orrs	r3, r2
 8002138:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	4a2f      	ldr	r2, [pc, #188]	; (80021fc <TIM_Base_SetConfig+0x114>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d02b      	beq.n	800219a <TIM_Base_SetConfig+0xb2>
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002148:	d027      	beq.n	800219a <TIM_Base_SetConfig+0xb2>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	4a2c      	ldr	r2, [pc, #176]	; (8002200 <TIM_Base_SetConfig+0x118>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d023      	beq.n	800219a <TIM_Base_SetConfig+0xb2>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4a2b      	ldr	r2, [pc, #172]	; (8002204 <TIM_Base_SetConfig+0x11c>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d01f      	beq.n	800219a <TIM_Base_SetConfig+0xb2>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	4a2a      	ldr	r2, [pc, #168]	; (8002208 <TIM_Base_SetConfig+0x120>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d01b      	beq.n	800219a <TIM_Base_SetConfig+0xb2>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	4a29      	ldr	r2, [pc, #164]	; (800220c <TIM_Base_SetConfig+0x124>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d017      	beq.n	800219a <TIM_Base_SetConfig+0xb2>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	4a28      	ldr	r2, [pc, #160]	; (8002210 <TIM_Base_SetConfig+0x128>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d013      	beq.n	800219a <TIM_Base_SetConfig+0xb2>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4a27      	ldr	r2, [pc, #156]	; (8002214 <TIM_Base_SetConfig+0x12c>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d00f      	beq.n	800219a <TIM_Base_SetConfig+0xb2>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	4a26      	ldr	r2, [pc, #152]	; (8002218 <TIM_Base_SetConfig+0x130>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d00b      	beq.n	800219a <TIM_Base_SetConfig+0xb2>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	4a25      	ldr	r2, [pc, #148]	; (800221c <TIM_Base_SetConfig+0x134>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d007      	beq.n	800219a <TIM_Base_SetConfig+0xb2>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	4a24      	ldr	r2, [pc, #144]	; (8002220 <TIM_Base_SetConfig+0x138>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d003      	beq.n	800219a <TIM_Base_SetConfig+0xb2>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	4a23      	ldr	r2, [pc, #140]	; (8002224 <TIM_Base_SetConfig+0x13c>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d108      	bne.n	80021ac <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80021a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	68db      	ldr	r3, [r3, #12]
 80021a6:	68fa      	ldr	r2, [r7, #12]
 80021a8:	4313      	orrs	r3, r2
 80021aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	695b      	ldr	r3, [r3, #20]
 80021b6:	4313      	orrs	r3, r2
 80021b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	68fa      	ldr	r2, [r7, #12]
 80021be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	689a      	ldr	r2, [r3, #8]
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	681a      	ldr	r2, [r3, #0]
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	4a0a      	ldr	r2, [pc, #40]	; (80021fc <TIM_Base_SetConfig+0x114>)
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d003      	beq.n	80021e0 <TIM_Base_SetConfig+0xf8>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	4a0c      	ldr	r2, [pc, #48]	; (800220c <TIM_Base_SetConfig+0x124>)
 80021dc:	4293      	cmp	r3, r2
 80021de:	d103      	bne.n	80021e8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	691a      	ldr	r2, [r3, #16]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2201      	movs	r2, #1
 80021ec:	615a      	str	r2, [r3, #20]
}
 80021ee:	bf00      	nop
 80021f0:	3714      	adds	r7, #20
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr
 80021fa:	bf00      	nop
 80021fc:	40010000 	.word	0x40010000
 8002200:	40000400 	.word	0x40000400
 8002204:	40000800 	.word	0x40000800
 8002208:	40000c00 	.word	0x40000c00
 800220c:	40010400 	.word	0x40010400
 8002210:	40014000 	.word	0x40014000
 8002214:	40014400 	.word	0x40014400
 8002218:	40014800 	.word	0x40014800
 800221c:	40001800 	.word	0x40001800
 8002220:	40001c00 	.word	0x40001c00
 8002224:	40002000 	.word	0x40002000

08002228 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002230:	bf00      	nop
 8002232:	370c      	adds	r7, #12
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr

0800223c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800223c:	b480      	push	{r7}
 800223e:	b083      	sub	sp, #12
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002244:	bf00      	nop
 8002246:	370c      	adds	r7, #12
 8002248:	46bd      	mov	sp, r7
 800224a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224e:	4770      	bx	lr

08002250 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b082      	sub	sp, #8
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d101      	bne.n	8002262 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	e03f      	b.n	80022e2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002268:	b2db      	uxtb	r3, r3
 800226a:	2b00      	cmp	r3, #0
 800226c:	d106      	bne.n	800227c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2200      	movs	r2, #0
 8002272:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002276:	6878      	ldr	r0, [r7, #4]
 8002278:	f7fe fb36 	bl	80008e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2224      	movs	r2, #36	; 0x24
 8002280:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	68da      	ldr	r2, [r3, #12]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002292:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002294:	6878      	ldr	r0, [r7, #4]
 8002296:	f000 f929 	bl	80024ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	691a      	ldr	r2, [r3, #16]
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80022a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	695a      	ldr	r2, [r3, #20]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80022b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	68da      	ldr	r2, [r3, #12]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80022c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2200      	movs	r2, #0
 80022ce:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2220      	movs	r2, #32
 80022d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2220      	movs	r2, #32
 80022dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80022e0:	2300      	movs	r3, #0
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	3708      	adds	r7, #8
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}

080022ea <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80022ea:	b580      	push	{r7, lr}
 80022ec:	b08a      	sub	sp, #40	; 0x28
 80022ee:	af02      	add	r7, sp, #8
 80022f0:	60f8      	str	r0, [r7, #12]
 80022f2:	60b9      	str	r1, [r7, #8]
 80022f4:	603b      	str	r3, [r7, #0]
 80022f6:	4613      	mov	r3, r2
 80022f8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80022fa:	2300      	movs	r3, #0
 80022fc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002304:	b2db      	uxtb	r3, r3
 8002306:	2b20      	cmp	r3, #32
 8002308:	d17c      	bne.n	8002404 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800230a:	68bb      	ldr	r3, [r7, #8]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d002      	beq.n	8002316 <HAL_UART_Transmit+0x2c>
 8002310:	88fb      	ldrh	r3, [r7, #6]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d101      	bne.n	800231a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	e075      	b.n	8002406 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002320:	2b01      	cmp	r3, #1
 8002322:	d101      	bne.n	8002328 <HAL_UART_Transmit+0x3e>
 8002324:	2302      	movs	r3, #2
 8002326:	e06e      	b.n	8002406 <HAL_UART_Transmit+0x11c>
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2201      	movs	r2, #1
 800232c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	2200      	movs	r2, #0
 8002334:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	2221      	movs	r2, #33	; 0x21
 800233a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800233e:	f7fe fcc3 	bl	8000cc8 <HAL_GetTick>
 8002342:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	88fa      	ldrh	r2, [r7, #6]
 8002348:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	88fa      	ldrh	r2, [r7, #6]
 800234e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002358:	d108      	bne.n	800236c <HAL_UART_Transmit+0x82>
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	691b      	ldr	r3, [r3, #16]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d104      	bne.n	800236c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002362:	2300      	movs	r3, #0
 8002364:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002366:	68bb      	ldr	r3, [r7, #8]
 8002368:	61bb      	str	r3, [r7, #24]
 800236a:	e003      	b.n	8002374 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800236c:	68bb      	ldr	r3, [r7, #8]
 800236e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002370:	2300      	movs	r3, #0
 8002372:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	2200      	movs	r2, #0
 8002378:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800237c:	e02a      	b.n	80023d4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	9300      	str	r3, [sp, #0]
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	2200      	movs	r2, #0
 8002386:	2180      	movs	r1, #128	; 0x80
 8002388:	68f8      	ldr	r0, [r7, #12]
 800238a:	f000 f840 	bl	800240e <UART_WaitOnFlagUntilTimeout>
 800238e:	4603      	mov	r3, r0
 8002390:	2b00      	cmp	r3, #0
 8002392:	d001      	beq.n	8002398 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002394:	2303      	movs	r3, #3
 8002396:	e036      	b.n	8002406 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002398:	69fb      	ldr	r3, [r7, #28]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d10b      	bne.n	80023b6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800239e:	69bb      	ldr	r3, [r7, #24]
 80023a0:	881b      	ldrh	r3, [r3, #0]
 80023a2:	461a      	mov	r2, r3
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80023ac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80023ae:	69bb      	ldr	r3, [r7, #24]
 80023b0:	3302      	adds	r3, #2
 80023b2:	61bb      	str	r3, [r7, #24]
 80023b4:	e007      	b.n	80023c6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	781a      	ldrb	r2, [r3, #0]
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80023c0:	69fb      	ldr	r3, [r7, #28]
 80023c2:	3301      	adds	r3, #1
 80023c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80023ca:	b29b      	uxth	r3, r3
 80023cc:	3b01      	subs	r3, #1
 80023ce:	b29a      	uxth	r2, r3
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80023d8:	b29b      	uxth	r3, r3
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d1cf      	bne.n	800237e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	9300      	str	r3, [sp, #0]
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	2200      	movs	r2, #0
 80023e6:	2140      	movs	r1, #64	; 0x40
 80023e8:	68f8      	ldr	r0, [r7, #12]
 80023ea:	f000 f810 	bl	800240e <UART_WaitOnFlagUntilTimeout>
 80023ee:	4603      	mov	r3, r0
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d001      	beq.n	80023f8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80023f4:	2303      	movs	r3, #3
 80023f6:	e006      	b.n	8002406 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	2220      	movs	r2, #32
 80023fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002400:	2300      	movs	r3, #0
 8002402:	e000      	b.n	8002406 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002404:	2302      	movs	r3, #2
  }
}
 8002406:	4618      	mov	r0, r3
 8002408:	3720      	adds	r7, #32
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}

0800240e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800240e:	b580      	push	{r7, lr}
 8002410:	b090      	sub	sp, #64	; 0x40
 8002412:	af00      	add	r7, sp, #0
 8002414:	60f8      	str	r0, [r7, #12]
 8002416:	60b9      	str	r1, [r7, #8]
 8002418:	603b      	str	r3, [r7, #0]
 800241a:	4613      	mov	r3, r2
 800241c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800241e:	e050      	b.n	80024c2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002420:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002422:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002426:	d04c      	beq.n	80024c2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002428:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800242a:	2b00      	cmp	r3, #0
 800242c:	d007      	beq.n	800243e <UART_WaitOnFlagUntilTimeout+0x30>
 800242e:	f7fe fc4b 	bl	8000cc8 <HAL_GetTick>
 8002432:	4602      	mov	r2, r0
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	1ad3      	subs	r3, r2, r3
 8002438:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800243a:	429a      	cmp	r2, r3
 800243c:	d241      	bcs.n	80024c2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	330c      	adds	r3, #12
 8002444:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002446:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002448:	e853 3f00 	ldrex	r3, [r3]
 800244c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800244e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002450:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002454:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	330c      	adds	r3, #12
 800245c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800245e:	637a      	str	r2, [r7, #52]	; 0x34
 8002460:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002462:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002464:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002466:	e841 2300 	strex	r3, r2, [r1]
 800246a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800246c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800246e:	2b00      	cmp	r3, #0
 8002470:	d1e5      	bne.n	800243e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	3314      	adds	r3, #20
 8002478:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800247a:	697b      	ldr	r3, [r7, #20]
 800247c:	e853 3f00 	ldrex	r3, [r3]
 8002480:	613b      	str	r3, [r7, #16]
   return(result);
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	f023 0301 	bic.w	r3, r3, #1
 8002488:	63bb      	str	r3, [r7, #56]	; 0x38
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	3314      	adds	r3, #20
 8002490:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002492:	623a      	str	r2, [r7, #32]
 8002494:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002496:	69f9      	ldr	r1, [r7, #28]
 8002498:	6a3a      	ldr	r2, [r7, #32]
 800249a:	e841 2300 	strex	r3, r2, [r1]
 800249e:	61bb      	str	r3, [r7, #24]
   return(result);
 80024a0:	69bb      	ldr	r3, [r7, #24]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d1e5      	bne.n	8002472 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	2220      	movs	r2, #32
 80024aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	2220      	movs	r2, #32
 80024b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	2200      	movs	r2, #0
 80024ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80024be:	2303      	movs	r3, #3
 80024c0:	e00f      	b.n	80024e2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	68bb      	ldr	r3, [r7, #8]
 80024ca:	4013      	ands	r3, r2
 80024cc:	68ba      	ldr	r2, [r7, #8]
 80024ce:	429a      	cmp	r2, r3
 80024d0:	bf0c      	ite	eq
 80024d2:	2301      	moveq	r3, #1
 80024d4:	2300      	movne	r3, #0
 80024d6:	b2db      	uxtb	r3, r3
 80024d8:	461a      	mov	r2, r3
 80024da:	79fb      	ldrb	r3, [r7, #7]
 80024dc:	429a      	cmp	r2, r3
 80024de:	d09f      	beq.n	8002420 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80024e0:	2300      	movs	r3, #0
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	3740      	adds	r7, #64	; 0x40
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}
	...

080024ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80024ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80024f0:	b0c0      	sub	sp, #256	; 0x100
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80024f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	691b      	ldr	r3, [r3, #16]
 8002500:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002504:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002508:	68d9      	ldr	r1, [r3, #12]
 800250a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	ea40 0301 	orr.w	r3, r0, r1
 8002514:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002516:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800251a:	689a      	ldr	r2, [r3, #8]
 800251c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002520:	691b      	ldr	r3, [r3, #16]
 8002522:	431a      	orrs	r2, r3
 8002524:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002528:	695b      	ldr	r3, [r3, #20]
 800252a:	431a      	orrs	r2, r3
 800252c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002530:	69db      	ldr	r3, [r3, #28]
 8002532:	4313      	orrs	r3, r2
 8002534:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002538:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	68db      	ldr	r3, [r3, #12]
 8002540:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002544:	f021 010c 	bic.w	r1, r1, #12
 8002548:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800254c:	681a      	ldr	r2, [r3, #0]
 800254e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002552:	430b      	orrs	r3, r1
 8002554:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002556:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	695b      	ldr	r3, [r3, #20]
 800255e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002562:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002566:	6999      	ldr	r1, [r3, #24]
 8002568:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	ea40 0301 	orr.w	r3, r0, r1
 8002572:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002574:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	4b8f      	ldr	r3, [pc, #572]	; (80027b8 <UART_SetConfig+0x2cc>)
 800257c:	429a      	cmp	r2, r3
 800257e:	d005      	beq.n	800258c <UART_SetConfig+0xa0>
 8002580:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	4b8d      	ldr	r3, [pc, #564]	; (80027bc <UART_SetConfig+0x2d0>)
 8002588:	429a      	cmp	r2, r3
 800258a:	d104      	bne.n	8002596 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800258c:	f7fe ff24 	bl	80013d8 <HAL_RCC_GetPCLK2Freq>
 8002590:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002594:	e003      	b.n	800259e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002596:	f7fe ff0b 	bl	80013b0 <HAL_RCC_GetPCLK1Freq>
 800259a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800259e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025a2:	69db      	ldr	r3, [r3, #28]
 80025a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80025a8:	f040 810c 	bne.w	80027c4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80025ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80025b0:	2200      	movs	r2, #0
 80025b2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80025b6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80025ba:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80025be:	4622      	mov	r2, r4
 80025c0:	462b      	mov	r3, r5
 80025c2:	1891      	adds	r1, r2, r2
 80025c4:	65b9      	str	r1, [r7, #88]	; 0x58
 80025c6:	415b      	adcs	r3, r3
 80025c8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80025ca:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80025ce:	4621      	mov	r1, r4
 80025d0:	eb12 0801 	adds.w	r8, r2, r1
 80025d4:	4629      	mov	r1, r5
 80025d6:	eb43 0901 	adc.w	r9, r3, r1
 80025da:	f04f 0200 	mov.w	r2, #0
 80025de:	f04f 0300 	mov.w	r3, #0
 80025e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80025e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80025ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80025ee:	4690      	mov	r8, r2
 80025f0:	4699      	mov	r9, r3
 80025f2:	4623      	mov	r3, r4
 80025f4:	eb18 0303 	adds.w	r3, r8, r3
 80025f8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80025fc:	462b      	mov	r3, r5
 80025fe:	eb49 0303 	adc.w	r3, r9, r3
 8002602:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002606:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	2200      	movs	r2, #0
 800260e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002612:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002616:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800261a:	460b      	mov	r3, r1
 800261c:	18db      	adds	r3, r3, r3
 800261e:	653b      	str	r3, [r7, #80]	; 0x50
 8002620:	4613      	mov	r3, r2
 8002622:	eb42 0303 	adc.w	r3, r2, r3
 8002626:	657b      	str	r3, [r7, #84]	; 0x54
 8002628:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800262c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002630:	f7fd fe3e 	bl	80002b0 <__aeabi_uldivmod>
 8002634:	4602      	mov	r2, r0
 8002636:	460b      	mov	r3, r1
 8002638:	4b61      	ldr	r3, [pc, #388]	; (80027c0 <UART_SetConfig+0x2d4>)
 800263a:	fba3 2302 	umull	r2, r3, r3, r2
 800263e:	095b      	lsrs	r3, r3, #5
 8002640:	011c      	lsls	r4, r3, #4
 8002642:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002646:	2200      	movs	r2, #0
 8002648:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800264c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002650:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002654:	4642      	mov	r2, r8
 8002656:	464b      	mov	r3, r9
 8002658:	1891      	adds	r1, r2, r2
 800265a:	64b9      	str	r1, [r7, #72]	; 0x48
 800265c:	415b      	adcs	r3, r3
 800265e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002660:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002664:	4641      	mov	r1, r8
 8002666:	eb12 0a01 	adds.w	sl, r2, r1
 800266a:	4649      	mov	r1, r9
 800266c:	eb43 0b01 	adc.w	fp, r3, r1
 8002670:	f04f 0200 	mov.w	r2, #0
 8002674:	f04f 0300 	mov.w	r3, #0
 8002678:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800267c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002680:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002684:	4692      	mov	sl, r2
 8002686:	469b      	mov	fp, r3
 8002688:	4643      	mov	r3, r8
 800268a:	eb1a 0303 	adds.w	r3, sl, r3
 800268e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002692:	464b      	mov	r3, r9
 8002694:	eb4b 0303 	adc.w	r3, fp, r3
 8002698:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800269c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	2200      	movs	r2, #0
 80026a4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80026a8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80026ac:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80026b0:	460b      	mov	r3, r1
 80026b2:	18db      	adds	r3, r3, r3
 80026b4:	643b      	str	r3, [r7, #64]	; 0x40
 80026b6:	4613      	mov	r3, r2
 80026b8:	eb42 0303 	adc.w	r3, r2, r3
 80026bc:	647b      	str	r3, [r7, #68]	; 0x44
 80026be:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80026c2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80026c6:	f7fd fdf3 	bl	80002b0 <__aeabi_uldivmod>
 80026ca:	4602      	mov	r2, r0
 80026cc:	460b      	mov	r3, r1
 80026ce:	4611      	mov	r1, r2
 80026d0:	4b3b      	ldr	r3, [pc, #236]	; (80027c0 <UART_SetConfig+0x2d4>)
 80026d2:	fba3 2301 	umull	r2, r3, r3, r1
 80026d6:	095b      	lsrs	r3, r3, #5
 80026d8:	2264      	movs	r2, #100	; 0x64
 80026da:	fb02 f303 	mul.w	r3, r2, r3
 80026de:	1acb      	subs	r3, r1, r3
 80026e0:	00db      	lsls	r3, r3, #3
 80026e2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80026e6:	4b36      	ldr	r3, [pc, #216]	; (80027c0 <UART_SetConfig+0x2d4>)
 80026e8:	fba3 2302 	umull	r2, r3, r3, r2
 80026ec:	095b      	lsrs	r3, r3, #5
 80026ee:	005b      	lsls	r3, r3, #1
 80026f0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80026f4:	441c      	add	r4, r3
 80026f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80026fa:	2200      	movs	r2, #0
 80026fc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002700:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002704:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002708:	4642      	mov	r2, r8
 800270a:	464b      	mov	r3, r9
 800270c:	1891      	adds	r1, r2, r2
 800270e:	63b9      	str	r1, [r7, #56]	; 0x38
 8002710:	415b      	adcs	r3, r3
 8002712:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002714:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002718:	4641      	mov	r1, r8
 800271a:	1851      	adds	r1, r2, r1
 800271c:	6339      	str	r1, [r7, #48]	; 0x30
 800271e:	4649      	mov	r1, r9
 8002720:	414b      	adcs	r3, r1
 8002722:	637b      	str	r3, [r7, #52]	; 0x34
 8002724:	f04f 0200 	mov.w	r2, #0
 8002728:	f04f 0300 	mov.w	r3, #0
 800272c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002730:	4659      	mov	r1, fp
 8002732:	00cb      	lsls	r3, r1, #3
 8002734:	4651      	mov	r1, sl
 8002736:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800273a:	4651      	mov	r1, sl
 800273c:	00ca      	lsls	r2, r1, #3
 800273e:	4610      	mov	r0, r2
 8002740:	4619      	mov	r1, r3
 8002742:	4603      	mov	r3, r0
 8002744:	4642      	mov	r2, r8
 8002746:	189b      	adds	r3, r3, r2
 8002748:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800274c:	464b      	mov	r3, r9
 800274e:	460a      	mov	r2, r1
 8002750:	eb42 0303 	adc.w	r3, r2, r3
 8002754:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002758:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	2200      	movs	r2, #0
 8002760:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002764:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002768:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800276c:	460b      	mov	r3, r1
 800276e:	18db      	adds	r3, r3, r3
 8002770:	62bb      	str	r3, [r7, #40]	; 0x28
 8002772:	4613      	mov	r3, r2
 8002774:	eb42 0303 	adc.w	r3, r2, r3
 8002778:	62fb      	str	r3, [r7, #44]	; 0x2c
 800277a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800277e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002782:	f7fd fd95 	bl	80002b0 <__aeabi_uldivmod>
 8002786:	4602      	mov	r2, r0
 8002788:	460b      	mov	r3, r1
 800278a:	4b0d      	ldr	r3, [pc, #52]	; (80027c0 <UART_SetConfig+0x2d4>)
 800278c:	fba3 1302 	umull	r1, r3, r3, r2
 8002790:	095b      	lsrs	r3, r3, #5
 8002792:	2164      	movs	r1, #100	; 0x64
 8002794:	fb01 f303 	mul.w	r3, r1, r3
 8002798:	1ad3      	subs	r3, r2, r3
 800279a:	00db      	lsls	r3, r3, #3
 800279c:	3332      	adds	r3, #50	; 0x32
 800279e:	4a08      	ldr	r2, [pc, #32]	; (80027c0 <UART_SetConfig+0x2d4>)
 80027a0:	fba2 2303 	umull	r2, r3, r2, r3
 80027a4:	095b      	lsrs	r3, r3, #5
 80027a6:	f003 0207 	and.w	r2, r3, #7
 80027aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4422      	add	r2, r4
 80027b2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80027b4:	e105      	b.n	80029c2 <UART_SetConfig+0x4d6>
 80027b6:	bf00      	nop
 80027b8:	40011000 	.word	0x40011000
 80027bc:	40011400 	.word	0x40011400
 80027c0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80027c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80027c8:	2200      	movs	r2, #0
 80027ca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80027ce:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80027d2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80027d6:	4642      	mov	r2, r8
 80027d8:	464b      	mov	r3, r9
 80027da:	1891      	adds	r1, r2, r2
 80027dc:	6239      	str	r1, [r7, #32]
 80027de:	415b      	adcs	r3, r3
 80027e0:	627b      	str	r3, [r7, #36]	; 0x24
 80027e2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80027e6:	4641      	mov	r1, r8
 80027e8:	1854      	adds	r4, r2, r1
 80027ea:	4649      	mov	r1, r9
 80027ec:	eb43 0501 	adc.w	r5, r3, r1
 80027f0:	f04f 0200 	mov.w	r2, #0
 80027f4:	f04f 0300 	mov.w	r3, #0
 80027f8:	00eb      	lsls	r3, r5, #3
 80027fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80027fe:	00e2      	lsls	r2, r4, #3
 8002800:	4614      	mov	r4, r2
 8002802:	461d      	mov	r5, r3
 8002804:	4643      	mov	r3, r8
 8002806:	18e3      	adds	r3, r4, r3
 8002808:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800280c:	464b      	mov	r3, r9
 800280e:	eb45 0303 	adc.w	r3, r5, r3
 8002812:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002816:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	2200      	movs	r2, #0
 800281e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002822:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002826:	f04f 0200 	mov.w	r2, #0
 800282a:	f04f 0300 	mov.w	r3, #0
 800282e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002832:	4629      	mov	r1, r5
 8002834:	008b      	lsls	r3, r1, #2
 8002836:	4621      	mov	r1, r4
 8002838:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800283c:	4621      	mov	r1, r4
 800283e:	008a      	lsls	r2, r1, #2
 8002840:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002844:	f7fd fd34 	bl	80002b0 <__aeabi_uldivmod>
 8002848:	4602      	mov	r2, r0
 800284a:	460b      	mov	r3, r1
 800284c:	4b60      	ldr	r3, [pc, #384]	; (80029d0 <UART_SetConfig+0x4e4>)
 800284e:	fba3 2302 	umull	r2, r3, r3, r2
 8002852:	095b      	lsrs	r3, r3, #5
 8002854:	011c      	lsls	r4, r3, #4
 8002856:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800285a:	2200      	movs	r2, #0
 800285c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002860:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002864:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002868:	4642      	mov	r2, r8
 800286a:	464b      	mov	r3, r9
 800286c:	1891      	adds	r1, r2, r2
 800286e:	61b9      	str	r1, [r7, #24]
 8002870:	415b      	adcs	r3, r3
 8002872:	61fb      	str	r3, [r7, #28]
 8002874:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002878:	4641      	mov	r1, r8
 800287a:	1851      	adds	r1, r2, r1
 800287c:	6139      	str	r1, [r7, #16]
 800287e:	4649      	mov	r1, r9
 8002880:	414b      	adcs	r3, r1
 8002882:	617b      	str	r3, [r7, #20]
 8002884:	f04f 0200 	mov.w	r2, #0
 8002888:	f04f 0300 	mov.w	r3, #0
 800288c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002890:	4659      	mov	r1, fp
 8002892:	00cb      	lsls	r3, r1, #3
 8002894:	4651      	mov	r1, sl
 8002896:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800289a:	4651      	mov	r1, sl
 800289c:	00ca      	lsls	r2, r1, #3
 800289e:	4610      	mov	r0, r2
 80028a0:	4619      	mov	r1, r3
 80028a2:	4603      	mov	r3, r0
 80028a4:	4642      	mov	r2, r8
 80028a6:	189b      	adds	r3, r3, r2
 80028a8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80028ac:	464b      	mov	r3, r9
 80028ae:	460a      	mov	r2, r1
 80028b0:	eb42 0303 	adc.w	r3, r2, r3
 80028b4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80028b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	2200      	movs	r2, #0
 80028c0:	67bb      	str	r3, [r7, #120]	; 0x78
 80028c2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80028c4:	f04f 0200 	mov.w	r2, #0
 80028c8:	f04f 0300 	mov.w	r3, #0
 80028cc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80028d0:	4649      	mov	r1, r9
 80028d2:	008b      	lsls	r3, r1, #2
 80028d4:	4641      	mov	r1, r8
 80028d6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80028da:	4641      	mov	r1, r8
 80028dc:	008a      	lsls	r2, r1, #2
 80028de:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80028e2:	f7fd fce5 	bl	80002b0 <__aeabi_uldivmod>
 80028e6:	4602      	mov	r2, r0
 80028e8:	460b      	mov	r3, r1
 80028ea:	4b39      	ldr	r3, [pc, #228]	; (80029d0 <UART_SetConfig+0x4e4>)
 80028ec:	fba3 1302 	umull	r1, r3, r3, r2
 80028f0:	095b      	lsrs	r3, r3, #5
 80028f2:	2164      	movs	r1, #100	; 0x64
 80028f4:	fb01 f303 	mul.w	r3, r1, r3
 80028f8:	1ad3      	subs	r3, r2, r3
 80028fa:	011b      	lsls	r3, r3, #4
 80028fc:	3332      	adds	r3, #50	; 0x32
 80028fe:	4a34      	ldr	r2, [pc, #208]	; (80029d0 <UART_SetConfig+0x4e4>)
 8002900:	fba2 2303 	umull	r2, r3, r2, r3
 8002904:	095b      	lsrs	r3, r3, #5
 8002906:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800290a:	441c      	add	r4, r3
 800290c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002910:	2200      	movs	r2, #0
 8002912:	673b      	str	r3, [r7, #112]	; 0x70
 8002914:	677a      	str	r2, [r7, #116]	; 0x74
 8002916:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800291a:	4642      	mov	r2, r8
 800291c:	464b      	mov	r3, r9
 800291e:	1891      	adds	r1, r2, r2
 8002920:	60b9      	str	r1, [r7, #8]
 8002922:	415b      	adcs	r3, r3
 8002924:	60fb      	str	r3, [r7, #12]
 8002926:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800292a:	4641      	mov	r1, r8
 800292c:	1851      	adds	r1, r2, r1
 800292e:	6039      	str	r1, [r7, #0]
 8002930:	4649      	mov	r1, r9
 8002932:	414b      	adcs	r3, r1
 8002934:	607b      	str	r3, [r7, #4]
 8002936:	f04f 0200 	mov.w	r2, #0
 800293a:	f04f 0300 	mov.w	r3, #0
 800293e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002942:	4659      	mov	r1, fp
 8002944:	00cb      	lsls	r3, r1, #3
 8002946:	4651      	mov	r1, sl
 8002948:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800294c:	4651      	mov	r1, sl
 800294e:	00ca      	lsls	r2, r1, #3
 8002950:	4610      	mov	r0, r2
 8002952:	4619      	mov	r1, r3
 8002954:	4603      	mov	r3, r0
 8002956:	4642      	mov	r2, r8
 8002958:	189b      	adds	r3, r3, r2
 800295a:	66bb      	str	r3, [r7, #104]	; 0x68
 800295c:	464b      	mov	r3, r9
 800295e:	460a      	mov	r2, r1
 8002960:	eb42 0303 	adc.w	r3, r2, r3
 8002964:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002966:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	2200      	movs	r2, #0
 800296e:	663b      	str	r3, [r7, #96]	; 0x60
 8002970:	667a      	str	r2, [r7, #100]	; 0x64
 8002972:	f04f 0200 	mov.w	r2, #0
 8002976:	f04f 0300 	mov.w	r3, #0
 800297a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800297e:	4649      	mov	r1, r9
 8002980:	008b      	lsls	r3, r1, #2
 8002982:	4641      	mov	r1, r8
 8002984:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002988:	4641      	mov	r1, r8
 800298a:	008a      	lsls	r2, r1, #2
 800298c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002990:	f7fd fc8e 	bl	80002b0 <__aeabi_uldivmod>
 8002994:	4602      	mov	r2, r0
 8002996:	460b      	mov	r3, r1
 8002998:	4b0d      	ldr	r3, [pc, #52]	; (80029d0 <UART_SetConfig+0x4e4>)
 800299a:	fba3 1302 	umull	r1, r3, r3, r2
 800299e:	095b      	lsrs	r3, r3, #5
 80029a0:	2164      	movs	r1, #100	; 0x64
 80029a2:	fb01 f303 	mul.w	r3, r1, r3
 80029a6:	1ad3      	subs	r3, r2, r3
 80029a8:	011b      	lsls	r3, r3, #4
 80029aa:	3332      	adds	r3, #50	; 0x32
 80029ac:	4a08      	ldr	r2, [pc, #32]	; (80029d0 <UART_SetConfig+0x4e4>)
 80029ae:	fba2 2303 	umull	r2, r3, r2, r3
 80029b2:	095b      	lsrs	r3, r3, #5
 80029b4:	f003 020f 	and.w	r2, r3, #15
 80029b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4422      	add	r2, r4
 80029c0:	609a      	str	r2, [r3, #8]
}
 80029c2:	bf00      	nop
 80029c4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80029c8:	46bd      	mov	sp, r7
 80029ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80029ce:	bf00      	nop
 80029d0:	51eb851f 	.word	0x51eb851f

080029d4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80029d4:	b580      	push	{r7, lr}
 80029d6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80029d8:	4b05      	ldr	r3, [pc, #20]	; (80029f0 <SysTick_Handler+0x1c>)
 80029da:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80029dc:	f001 fc3e 	bl	800425c <xTaskGetSchedulerState>
 80029e0:	4603      	mov	r3, r0
 80029e2:	2b01      	cmp	r3, #1
 80029e4:	d001      	beq.n	80029ea <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80029e6:	f002 fa27 	bl	8004e38 <xPortSysTickHandler>
  }
}
 80029ea:	bf00      	nop
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	bf00      	nop
 80029f0:	e000e010 	.word	0xe000e010

080029f4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80029f4:	b480      	push	{r7}
 80029f6:	b085      	sub	sp, #20
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	60f8      	str	r0, [r7, #12]
 80029fc:	60b9      	str	r1, [r7, #8]
 80029fe:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	4a07      	ldr	r2, [pc, #28]	; (8002a20 <vApplicationGetIdleTaskMemory+0x2c>)
 8002a04:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002a06:	68bb      	ldr	r3, [r7, #8]
 8002a08:	4a06      	ldr	r2, [pc, #24]	; (8002a24 <vApplicationGetIdleTaskMemory+0x30>)
 8002a0a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2280      	movs	r2, #128	; 0x80
 8002a10:	601a      	str	r2, [r3, #0]
}
 8002a12:	bf00      	nop
 8002a14:	3714      	adds	r7, #20
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr
 8002a1e:	bf00      	nop
 8002a20:	20000140 	.word	0x20000140
 8002a24:	2000019c 	.word	0x2000019c

08002a28 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002a28:	b480      	push	{r7}
 8002a2a:	b085      	sub	sp, #20
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	60f8      	str	r0, [r7, #12]
 8002a30:	60b9      	str	r1, [r7, #8]
 8002a32:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	4a07      	ldr	r2, [pc, #28]	; (8002a54 <vApplicationGetTimerTaskMemory+0x2c>)
 8002a38:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002a3a:	68bb      	ldr	r3, [r7, #8]
 8002a3c:	4a06      	ldr	r2, [pc, #24]	; (8002a58 <vApplicationGetTimerTaskMemory+0x30>)
 8002a3e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002a46:	601a      	str	r2, [r3, #0]
}
 8002a48:	bf00      	nop
 8002a4a:	3714      	adds	r7, #20
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a52:	4770      	bx	lr
 8002a54:	2000039c 	.word	0x2000039c
 8002a58:	200003f8 	.word	0x200003f8

08002a5c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	f103 0208 	add.w	r2, r3, #8
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	f04f 32ff 	mov.w	r2, #4294967295
 8002a74:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	f103 0208 	add.w	r2, r3, #8
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	f103 0208 	add.w	r2, r3, #8
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002a90:	bf00      	nop
 8002a92:	370c      	adds	r7, #12
 8002a94:	46bd      	mov	sp, r7
 8002a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9a:	4770      	bx	lr

08002a9c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b083      	sub	sp, #12
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002aaa:	bf00      	nop
 8002aac:	370c      	adds	r7, #12
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab4:	4770      	bx	lr

08002ab6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002ab6:	b480      	push	{r7}
 8002ab8:	b085      	sub	sp, #20
 8002aba:	af00      	add	r7, sp, #0
 8002abc:	6078      	str	r0, [r7, #4]
 8002abe:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	68fa      	ldr	r2, [r7, #12]
 8002aca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	689a      	ldr	r2, [r3, #8]
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	689b      	ldr	r3, [r3, #8]
 8002ad8:	683a      	ldr	r2, [r7, #0]
 8002ada:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	683a      	ldr	r2, [r7, #0]
 8002ae0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	687a      	ldr	r2, [r7, #4]
 8002ae6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	1c5a      	adds	r2, r3, #1
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	601a      	str	r2, [r3, #0]
}
 8002af2:	bf00      	nop
 8002af4:	3714      	adds	r7, #20
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr

08002afe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002afe:	b480      	push	{r7}
 8002b00:	b085      	sub	sp, #20
 8002b02:	af00      	add	r7, sp, #0
 8002b04:	6078      	str	r0, [r7, #4]
 8002b06:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b14:	d103      	bne.n	8002b1e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	691b      	ldr	r3, [r3, #16]
 8002b1a:	60fb      	str	r3, [r7, #12]
 8002b1c:	e00c      	b.n	8002b38 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	3308      	adds	r3, #8
 8002b22:	60fb      	str	r3, [r7, #12]
 8002b24:	e002      	b.n	8002b2c <vListInsert+0x2e>
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	60fb      	str	r3, [r7, #12]
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	68ba      	ldr	r2, [r7, #8]
 8002b34:	429a      	cmp	r2, r3
 8002b36:	d2f6      	bcs.n	8002b26 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	685a      	ldr	r2, [r3, #4]
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	683a      	ldr	r2, [r7, #0]
 8002b46:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	68fa      	ldr	r2, [r7, #12]
 8002b4c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	683a      	ldr	r2, [r7, #0]
 8002b52:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	687a      	ldr	r2, [r7, #4]
 8002b58:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	1c5a      	adds	r2, r3, #1
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	601a      	str	r2, [r3, #0]
}
 8002b64:	bf00      	nop
 8002b66:	3714      	adds	r7, #20
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6e:	4770      	bx	lr

08002b70 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002b70:	b480      	push	{r7}
 8002b72:	b085      	sub	sp, #20
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	691b      	ldr	r3, [r3, #16]
 8002b7c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	687a      	ldr	r2, [r7, #4]
 8002b84:	6892      	ldr	r2, [r2, #8]
 8002b86:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	687a      	ldr	r2, [r7, #4]
 8002b8e:	6852      	ldr	r2, [r2, #4]
 8002b90:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	687a      	ldr	r2, [r7, #4]
 8002b98:	429a      	cmp	r2, r3
 8002b9a:	d103      	bne.n	8002ba4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	689a      	ldr	r2, [r3, #8]
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	1e5a      	subs	r2, r3, #1
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	3714      	adds	r7, #20
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc2:	4770      	bx	lr

08002bc4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b084      	sub	sp, #16
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
 8002bcc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d10a      	bne.n	8002bee <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002bd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bdc:	f383 8811 	msr	BASEPRI, r3
 8002be0:	f3bf 8f6f 	isb	sy
 8002be4:	f3bf 8f4f 	dsb	sy
 8002be8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002bea:	bf00      	nop
 8002bec:	e7fe      	b.n	8002bec <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002bee:	f002 f891 	bl	8004d14 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bfa:	68f9      	ldr	r1, [r7, #12]
 8002bfc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002bfe:	fb01 f303 	mul.w	r3, r1, r3
 8002c02:	441a      	add	r2, r3
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681a      	ldr	r2, [r3, #0]
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681a      	ldr	r2, [r3, #0]
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c1e:	3b01      	subs	r3, #1
 8002c20:	68f9      	ldr	r1, [r7, #12]
 8002c22:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002c24:	fb01 f303 	mul.w	r3, r1, r3
 8002c28:	441a      	add	r2, r3
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	22ff      	movs	r2, #255	; 0xff
 8002c32:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	22ff      	movs	r2, #255	; 0xff
 8002c3a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d114      	bne.n	8002c6e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	691b      	ldr	r3, [r3, #16]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d01a      	beq.n	8002c82 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	3310      	adds	r3, #16
 8002c50:	4618      	mov	r0, r3
 8002c52:	f001 f945 	bl	8003ee0 <xTaskRemoveFromEventList>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d012      	beq.n	8002c82 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002c5c:	4b0c      	ldr	r3, [pc, #48]	; (8002c90 <xQueueGenericReset+0xcc>)
 8002c5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c62:	601a      	str	r2, [r3, #0]
 8002c64:	f3bf 8f4f 	dsb	sy
 8002c68:	f3bf 8f6f 	isb	sy
 8002c6c:	e009      	b.n	8002c82 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	3310      	adds	r3, #16
 8002c72:	4618      	mov	r0, r3
 8002c74:	f7ff fef2 	bl	8002a5c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	3324      	adds	r3, #36	; 0x24
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	f7ff feed 	bl	8002a5c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002c82:	f002 f877 	bl	8004d74 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002c86:	2301      	movs	r3, #1
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	3710      	adds	r7, #16
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd80      	pop	{r7, pc}
 8002c90:	e000ed04 	.word	0xe000ed04

08002c94 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b08e      	sub	sp, #56	; 0x38
 8002c98:	af02      	add	r7, sp, #8
 8002c9a:	60f8      	str	r0, [r7, #12]
 8002c9c:	60b9      	str	r1, [r7, #8]
 8002c9e:	607a      	str	r2, [r7, #4]
 8002ca0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d10a      	bne.n	8002cbe <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8002ca8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cac:	f383 8811 	msr	BASEPRI, r3
 8002cb0:	f3bf 8f6f 	isb	sy
 8002cb4:	f3bf 8f4f 	dsb	sy
 8002cb8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002cba:	bf00      	nop
 8002cbc:	e7fe      	b.n	8002cbc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d10a      	bne.n	8002cda <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8002cc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cc8:	f383 8811 	msr	BASEPRI, r3
 8002ccc:	f3bf 8f6f 	isb	sy
 8002cd0:	f3bf 8f4f 	dsb	sy
 8002cd4:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002cd6:	bf00      	nop
 8002cd8:	e7fe      	b.n	8002cd8 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d002      	beq.n	8002ce6 <xQueueGenericCreateStatic+0x52>
 8002ce0:	68bb      	ldr	r3, [r7, #8]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d001      	beq.n	8002cea <xQueueGenericCreateStatic+0x56>
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e000      	b.n	8002cec <xQueueGenericCreateStatic+0x58>
 8002cea:	2300      	movs	r3, #0
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d10a      	bne.n	8002d06 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8002cf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cf4:	f383 8811 	msr	BASEPRI, r3
 8002cf8:	f3bf 8f6f 	isb	sy
 8002cfc:	f3bf 8f4f 	dsb	sy
 8002d00:	623b      	str	r3, [r7, #32]
}
 8002d02:	bf00      	nop
 8002d04:	e7fe      	b.n	8002d04 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d102      	bne.n	8002d12 <xQueueGenericCreateStatic+0x7e>
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d101      	bne.n	8002d16 <xQueueGenericCreateStatic+0x82>
 8002d12:	2301      	movs	r3, #1
 8002d14:	e000      	b.n	8002d18 <xQueueGenericCreateStatic+0x84>
 8002d16:	2300      	movs	r3, #0
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d10a      	bne.n	8002d32 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8002d1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d20:	f383 8811 	msr	BASEPRI, r3
 8002d24:	f3bf 8f6f 	isb	sy
 8002d28:	f3bf 8f4f 	dsb	sy
 8002d2c:	61fb      	str	r3, [r7, #28]
}
 8002d2e:	bf00      	nop
 8002d30:	e7fe      	b.n	8002d30 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002d32:	2350      	movs	r3, #80	; 0x50
 8002d34:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002d36:	697b      	ldr	r3, [r7, #20]
 8002d38:	2b50      	cmp	r3, #80	; 0x50
 8002d3a:	d00a      	beq.n	8002d52 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8002d3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d40:	f383 8811 	msr	BASEPRI, r3
 8002d44:	f3bf 8f6f 	isb	sy
 8002d48:	f3bf 8f4f 	dsb	sy
 8002d4c:	61bb      	str	r3, [r7, #24]
}
 8002d4e:	bf00      	nop
 8002d50:	e7fe      	b.n	8002d50 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002d52:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002d58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d00d      	beq.n	8002d7a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002d5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d60:	2201      	movs	r2, #1
 8002d62:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002d66:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002d6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d6c:	9300      	str	r3, [sp, #0]
 8002d6e:	4613      	mov	r3, r2
 8002d70:	687a      	ldr	r2, [r7, #4]
 8002d72:	68b9      	ldr	r1, [r7, #8]
 8002d74:	68f8      	ldr	r0, [r7, #12]
 8002d76:	f000 f805 	bl	8002d84 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002d7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	3730      	adds	r7, #48	; 0x30
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bd80      	pop	{r7, pc}

08002d84 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b084      	sub	sp, #16
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	60f8      	str	r0, [r7, #12]
 8002d8c:	60b9      	str	r1, [r7, #8]
 8002d8e:	607a      	str	r2, [r7, #4]
 8002d90:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d103      	bne.n	8002da0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002d98:	69bb      	ldr	r3, [r7, #24]
 8002d9a:	69ba      	ldr	r2, [r7, #24]
 8002d9c:	601a      	str	r2, [r3, #0]
 8002d9e:	e002      	b.n	8002da6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002da0:	69bb      	ldr	r3, [r7, #24]
 8002da2:	687a      	ldr	r2, [r7, #4]
 8002da4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002da6:	69bb      	ldr	r3, [r7, #24]
 8002da8:	68fa      	ldr	r2, [r7, #12]
 8002daa:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002dac:	69bb      	ldr	r3, [r7, #24]
 8002dae:	68ba      	ldr	r2, [r7, #8]
 8002db0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002db2:	2101      	movs	r1, #1
 8002db4:	69b8      	ldr	r0, [r7, #24]
 8002db6:	f7ff ff05 	bl	8002bc4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002dba:	69bb      	ldr	r3, [r7, #24]
 8002dbc:	78fa      	ldrb	r2, [r7, #3]
 8002dbe:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002dc2:	bf00      	nop
 8002dc4:	3710      	adds	r7, #16
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}
	...

08002dcc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b08e      	sub	sp, #56	; 0x38
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	60f8      	str	r0, [r7, #12]
 8002dd4:	60b9      	str	r1, [r7, #8]
 8002dd6:	607a      	str	r2, [r7, #4]
 8002dd8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002de2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d10a      	bne.n	8002dfe <xQueueGenericSend+0x32>
	__asm volatile
 8002de8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dec:	f383 8811 	msr	BASEPRI, r3
 8002df0:	f3bf 8f6f 	isb	sy
 8002df4:	f3bf 8f4f 	dsb	sy
 8002df8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002dfa:	bf00      	nop
 8002dfc:	e7fe      	b.n	8002dfc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002dfe:	68bb      	ldr	r3, [r7, #8]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d103      	bne.n	8002e0c <xQueueGenericSend+0x40>
 8002e04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d101      	bne.n	8002e10 <xQueueGenericSend+0x44>
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e000      	b.n	8002e12 <xQueueGenericSend+0x46>
 8002e10:	2300      	movs	r3, #0
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d10a      	bne.n	8002e2c <xQueueGenericSend+0x60>
	__asm volatile
 8002e16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e1a:	f383 8811 	msr	BASEPRI, r3
 8002e1e:	f3bf 8f6f 	isb	sy
 8002e22:	f3bf 8f4f 	dsb	sy
 8002e26:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002e28:	bf00      	nop
 8002e2a:	e7fe      	b.n	8002e2a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	2b02      	cmp	r3, #2
 8002e30:	d103      	bne.n	8002e3a <xQueueGenericSend+0x6e>
 8002e32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d101      	bne.n	8002e3e <xQueueGenericSend+0x72>
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	e000      	b.n	8002e40 <xQueueGenericSend+0x74>
 8002e3e:	2300      	movs	r3, #0
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d10a      	bne.n	8002e5a <xQueueGenericSend+0x8e>
	__asm volatile
 8002e44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e48:	f383 8811 	msr	BASEPRI, r3
 8002e4c:	f3bf 8f6f 	isb	sy
 8002e50:	f3bf 8f4f 	dsb	sy
 8002e54:	623b      	str	r3, [r7, #32]
}
 8002e56:	bf00      	nop
 8002e58:	e7fe      	b.n	8002e58 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002e5a:	f001 f9ff 	bl	800425c <xTaskGetSchedulerState>
 8002e5e:	4603      	mov	r3, r0
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d102      	bne.n	8002e6a <xQueueGenericSend+0x9e>
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d101      	bne.n	8002e6e <xQueueGenericSend+0xa2>
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e000      	b.n	8002e70 <xQueueGenericSend+0xa4>
 8002e6e:	2300      	movs	r3, #0
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d10a      	bne.n	8002e8a <xQueueGenericSend+0xbe>
	__asm volatile
 8002e74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e78:	f383 8811 	msr	BASEPRI, r3
 8002e7c:	f3bf 8f6f 	isb	sy
 8002e80:	f3bf 8f4f 	dsb	sy
 8002e84:	61fb      	str	r3, [r7, #28]
}
 8002e86:	bf00      	nop
 8002e88:	e7fe      	b.n	8002e88 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002e8a:	f001 ff43 	bl	8004d14 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002e8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002e92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e96:	429a      	cmp	r2, r3
 8002e98:	d302      	bcc.n	8002ea0 <xQueueGenericSend+0xd4>
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	2b02      	cmp	r3, #2
 8002e9e:	d129      	bne.n	8002ef4 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002ea0:	683a      	ldr	r2, [r7, #0]
 8002ea2:	68b9      	ldr	r1, [r7, #8]
 8002ea4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002ea6:	f000 fa0b 	bl	80032c0 <prvCopyDataToQueue>
 8002eaa:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002eac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d010      	beq.n	8002ed6 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002eb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eb6:	3324      	adds	r3, #36	; 0x24
 8002eb8:	4618      	mov	r0, r3
 8002eba:	f001 f811 	bl	8003ee0 <xTaskRemoveFromEventList>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d013      	beq.n	8002eec <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002ec4:	4b3f      	ldr	r3, [pc, #252]	; (8002fc4 <xQueueGenericSend+0x1f8>)
 8002ec6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002eca:	601a      	str	r2, [r3, #0]
 8002ecc:	f3bf 8f4f 	dsb	sy
 8002ed0:	f3bf 8f6f 	isb	sy
 8002ed4:	e00a      	b.n	8002eec <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002ed6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d007      	beq.n	8002eec <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002edc:	4b39      	ldr	r3, [pc, #228]	; (8002fc4 <xQueueGenericSend+0x1f8>)
 8002ede:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002ee2:	601a      	str	r2, [r3, #0]
 8002ee4:	f3bf 8f4f 	dsb	sy
 8002ee8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002eec:	f001 ff42 	bl	8004d74 <vPortExitCritical>
				return pdPASS;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	e063      	b.n	8002fbc <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d103      	bne.n	8002f02 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002efa:	f001 ff3b 	bl	8004d74 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002efe:	2300      	movs	r3, #0
 8002f00:	e05c      	b.n	8002fbc <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002f02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d106      	bne.n	8002f16 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002f08:	f107 0314 	add.w	r3, r7, #20
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f001 f84b 	bl	8003fa8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002f12:	2301      	movs	r3, #1
 8002f14:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002f16:	f001 ff2d 	bl	8004d74 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002f1a:	f000 fdbd 	bl	8003a98 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002f1e:	f001 fef9 	bl	8004d14 <vPortEnterCritical>
 8002f22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f24:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002f28:	b25b      	sxtb	r3, r3
 8002f2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f2e:	d103      	bne.n	8002f38 <xQueueGenericSend+0x16c>
 8002f30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f32:	2200      	movs	r2, #0
 8002f34:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002f38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f3a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002f3e:	b25b      	sxtb	r3, r3
 8002f40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f44:	d103      	bne.n	8002f4e <xQueueGenericSend+0x182>
 8002f46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f48:	2200      	movs	r2, #0
 8002f4a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002f4e:	f001 ff11 	bl	8004d74 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002f52:	1d3a      	adds	r2, r7, #4
 8002f54:	f107 0314 	add.w	r3, r7, #20
 8002f58:	4611      	mov	r1, r2
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f001 f83a 	bl	8003fd4 <xTaskCheckForTimeOut>
 8002f60:	4603      	mov	r3, r0
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d124      	bne.n	8002fb0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002f66:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002f68:	f000 faa2 	bl	80034b0 <prvIsQueueFull>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d018      	beq.n	8002fa4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002f72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f74:	3310      	adds	r3, #16
 8002f76:	687a      	ldr	r2, [r7, #4]
 8002f78:	4611      	mov	r1, r2
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f000 ff60 	bl	8003e40 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002f80:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002f82:	f000 fa2d 	bl	80033e0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002f86:	f000 fd95 	bl	8003ab4 <xTaskResumeAll>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	f47f af7c 	bne.w	8002e8a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8002f92:	4b0c      	ldr	r3, [pc, #48]	; (8002fc4 <xQueueGenericSend+0x1f8>)
 8002f94:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f98:	601a      	str	r2, [r3, #0]
 8002f9a:	f3bf 8f4f 	dsb	sy
 8002f9e:	f3bf 8f6f 	isb	sy
 8002fa2:	e772      	b.n	8002e8a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002fa4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002fa6:	f000 fa1b 	bl	80033e0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002faa:	f000 fd83 	bl	8003ab4 <xTaskResumeAll>
 8002fae:	e76c      	b.n	8002e8a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002fb0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002fb2:	f000 fa15 	bl	80033e0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002fb6:	f000 fd7d 	bl	8003ab4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002fba:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	3738      	adds	r7, #56	; 0x38
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}
 8002fc4:	e000ed04 	.word	0xe000ed04

08002fc8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b090      	sub	sp, #64	; 0x40
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	60f8      	str	r0, [r7, #12]
 8002fd0:	60b9      	str	r1, [r7, #8]
 8002fd2:	607a      	str	r2, [r7, #4]
 8002fd4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8002fda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d10a      	bne.n	8002ff6 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8002fe0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fe4:	f383 8811 	msr	BASEPRI, r3
 8002fe8:	f3bf 8f6f 	isb	sy
 8002fec:	f3bf 8f4f 	dsb	sy
 8002ff0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002ff2:	bf00      	nop
 8002ff4:	e7fe      	b.n	8002ff4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002ff6:	68bb      	ldr	r3, [r7, #8]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d103      	bne.n	8003004 <xQueueGenericSendFromISR+0x3c>
 8002ffc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003000:	2b00      	cmp	r3, #0
 8003002:	d101      	bne.n	8003008 <xQueueGenericSendFromISR+0x40>
 8003004:	2301      	movs	r3, #1
 8003006:	e000      	b.n	800300a <xQueueGenericSendFromISR+0x42>
 8003008:	2300      	movs	r3, #0
 800300a:	2b00      	cmp	r3, #0
 800300c:	d10a      	bne.n	8003024 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800300e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003012:	f383 8811 	msr	BASEPRI, r3
 8003016:	f3bf 8f6f 	isb	sy
 800301a:	f3bf 8f4f 	dsb	sy
 800301e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003020:	bf00      	nop
 8003022:	e7fe      	b.n	8003022 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	2b02      	cmp	r3, #2
 8003028:	d103      	bne.n	8003032 <xQueueGenericSendFromISR+0x6a>
 800302a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800302c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800302e:	2b01      	cmp	r3, #1
 8003030:	d101      	bne.n	8003036 <xQueueGenericSendFromISR+0x6e>
 8003032:	2301      	movs	r3, #1
 8003034:	e000      	b.n	8003038 <xQueueGenericSendFromISR+0x70>
 8003036:	2300      	movs	r3, #0
 8003038:	2b00      	cmp	r3, #0
 800303a:	d10a      	bne.n	8003052 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800303c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003040:	f383 8811 	msr	BASEPRI, r3
 8003044:	f3bf 8f6f 	isb	sy
 8003048:	f3bf 8f4f 	dsb	sy
 800304c:	623b      	str	r3, [r7, #32]
}
 800304e:	bf00      	nop
 8003050:	e7fe      	b.n	8003050 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003052:	f001 ff41 	bl	8004ed8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003056:	f3ef 8211 	mrs	r2, BASEPRI
 800305a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800305e:	f383 8811 	msr	BASEPRI, r3
 8003062:	f3bf 8f6f 	isb	sy
 8003066:	f3bf 8f4f 	dsb	sy
 800306a:	61fa      	str	r2, [r7, #28]
 800306c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800306e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003070:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003072:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003074:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003076:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003078:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800307a:	429a      	cmp	r2, r3
 800307c:	d302      	bcc.n	8003084 <xQueueGenericSendFromISR+0xbc>
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	2b02      	cmp	r3, #2
 8003082:	d12f      	bne.n	80030e4 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003084:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003086:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800308a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800308e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003090:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003092:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003094:	683a      	ldr	r2, [r7, #0]
 8003096:	68b9      	ldr	r1, [r7, #8]
 8003098:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800309a:	f000 f911 	bl	80032c0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800309e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80030a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030a6:	d112      	bne.n	80030ce <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80030a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d016      	beq.n	80030de <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80030b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030b2:	3324      	adds	r3, #36	; 0x24
 80030b4:	4618      	mov	r0, r3
 80030b6:	f000 ff13 	bl	8003ee0 <xTaskRemoveFromEventList>
 80030ba:	4603      	mov	r3, r0
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d00e      	beq.n	80030de <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d00b      	beq.n	80030de <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2201      	movs	r2, #1
 80030ca:	601a      	str	r2, [r3, #0]
 80030cc:	e007      	b.n	80030de <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80030ce:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80030d2:	3301      	adds	r3, #1
 80030d4:	b2db      	uxtb	r3, r3
 80030d6:	b25a      	sxtb	r2, r3
 80030d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80030de:	2301      	movs	r3, #1
 80030e0:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80030e2:	e001      	b.n	80030e8 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80030e4:	2300      	movs	r3, #0
 80030e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80030e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030ea:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80030f2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80030f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80030f6:	4618      	mov	r0, r3
 80030f8:	3740      	adds	r7, #64	; 0x40
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}
	...

08003100 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b08c      	sub	sp, #48	; 0x30
 8003104:	af00      	add	r7, sp, #0
 8003106:	60f8      	str	r0, [r7, #12]
 8003108:	60b9      	str	r1, [r7, #8]
 800310a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800310c:	2300      	movs	r3, #0
 800310e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003114:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003116:	2b00      	cmp	r3, #0
 8003118:	d10a      	bne.n	8003130 <xQueueReceive+0x30>
	__asm volatile
 800311a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800311e:	f383 8811 	msr	BASEPRI, r3
 8003122:	f3bf 8f6f 	isb	sy
 8003126:	f3bf 8f4f 	dsb	sy
 800312a:	623b      	str	r3, [r7, #32]
}
 800312c:	bf00      	nop
 800312e:	e7fe      	b.n	800312e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d103      	bne.n	800313e <xQueueReceive+0x3e>
 8003136:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800313a:	2b00      	cmp	r3, #0
 800313c:	d101      	bne.n	8003142 <xQueueReceive+0x42>
 800313e:	2301      	movs	r3, #1
 8003140:	e000      	b.n	8003144 <xQueueReceive+0x44>
 8003142:	2300      	movs	r3, #0
 8003144:	2b00      	cmp	r3, #0
 8003146:	d10a      	bne.n	800315e <xQueueReceive+0x5e>
	__asm volatile
 8003148:	f04f 0350 	mov.w	r3, #80	; 0x50
 800314c:	f383 8811 	msr	BASEPRI, r3
 8003150:	f3bf 8f6f 	isb	sy
 8003154:	f3bf 8f4f 	dsb	sy
 8003158:	61fb      	str	r3, [r7, #28]
}
 800315a:	bf00      	nop
 800315c:	e7fe      	b.n	800315c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800315e:	f001 f87d 	bl	800425c <xTaskGetSchedulerState>
 8003162:	4603      	mov	r3, r0
 8003164:	2b00      	cmp	r3, #0
 8003166:	d102      	bne.n	800316e <xQueueReceive+0x6e>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d101      	bne.n	8003172 <xQueueReceive+0x72>
 800316e:	2301      	movs	r3, #1
 8003170:	e000      	b.n	8003174 <xQueueReceive+0x74>
 8003172:	2300      	movs	r3, #0
 8003174:	2b00      	cmp	r3, #0
 8003176:	d10a      	bne.n	800318e <xQueueReceive+0x8e>
	__asm volatile
 8003178:	f04f 0350 	mov.w	r3, #80	; 0x50
 800317c:	f383 8811 	msr	BASEPRI, r3
 8003180:	f3bf 8f6f 	isb	sy
 8003184:	f3bf 8f4f 	dsb	sy
 8003188:	61bb      	str	r3, [r7, #24]
}
 800318a:	bf00      	nop
 800318c:	e7fe      	b.n	800318c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800318e:	f001 fdc1 	bl	8004d14 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003192:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003194:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003196:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800319a:	2b00      	cmp	r3, #0
 800319c:	d01f      	beq.n	80031de <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800319e:	68b9      	ldr	r1, [r7, #8]
 80031a0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80031a2:	f000 f8f7 	bl	8003394 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80031a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031a8:	1e5a      	subs	r2, r3, #1
 80031aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031ac:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80031ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031b0:	691b      	ldr	r3, [r3, #16]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d00f      	beq.n	80031d6 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80031b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031b8:	3310      	adds	r3, #16
 80031ba:	4618      	mov	r0, r3
 80031bc:	f000 fe90 	bl	8003ee0 <xTaskRemoveFromEventList>
 80031c0:	4603      	mov	r3, r0
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d007      	beq.n	80031d6 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80031c6:	4b3d      	ldr	r3, [pc, #244]	; (80032bc <xQueueReceive+0x1bc>)
 80031c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80031cc:	601a      	str	r2, [r3, #0]
 80031ce:	f3bf 8f4f 	dsb	sy
 80031d2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80031d6:	f001 fdcd 	bl	8004d74 <vPortExitCritical>
				return pdPASS;
 80031da:	2301      	movs	r3, #1
 80031dc:	e069      	b.n	80032b2 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d103      	bne.n	80031ec <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80031e4:	f001 fdc6 	bl	8004d74 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80031e8:	2300      	movs	r3, #0
 80031ea:	e062      	b.n	80032b2 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80031ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d106      	bne.n	8003200 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80031f2:	f107 0310 	add.w	r3, r7, #16
 80031f6:	4618      	mov	r0, r3
 80031f8:	f000 fed6 	bl	8003fa8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80031fc:	2301      	movs	r3, #1
 80031fe:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003200:	f001 fdb8 	bl	8004d74 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003204:	f000 fc48 	bl	8003a98 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003208:	f001 fd84 	bl	8004d14 <vPortEnterCritical>
 800320c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800320e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003212:	b25b      	sxtb	r3, r3
 8003214:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003218:	d103      	bne.n	8003222 <xQueueReceive+0x122>
 800321a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800321c:	2200      	movs	r2, #0
 800321e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003222:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003224:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003228:	b25b      	sxtb	r3, r3
 800322a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800322e:	d103      	bne.n	8003238 <xQueueReceive+0x138>
 8003230:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003232:	2200      	movs	r2, #0
 8003234:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003238:	f001 fd9c 	bl	8004d74 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800323c:	1d3a      	adds	r2, r7, #4
 800323e:	f107 0310 	add.w	r3, r7, #16
 8003242:	4611      	mov	r1, r2
 8003244:	4618      	mov	r0, r3
 8003246:	f000 fec5 	bl	8003fd4 <xTaskCheckForTimeOut>
 800324a:	4603      	mov	r3, r0
 800324c:	2b00      	cmp	r3, #0
 800324e:	d123      	bne.n	8003298 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003250:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003252:	f000 f917 	bl	8003484 <prvIsQueueEmpty>
 8003256:	4603      	mov	r3, r0
 8003258:	2b00      	cmp	r3, #0
 800325a:	d017      	beq.n	800328c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800325c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800325e:	3324      	adds	r3, #36	; 0x24
 8003260:	687a      	ldr	r2, [r7, #4]
 8003262:	4611      	mov	r1, r2
 8003264:	4618      	mov	r0, r3
 8003266:	f000 fdeb 	bl	8003e40 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800326a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800326c:	f000 f8b8 	bl	80033e0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003270:	f000 fc20 	bl	8003ab4 <xTaskResumeAll>
 8003274:	4603      	mov	r3, r0
 8003276:	2b00      	cmp	r3, #0
 8003278:	d189      	bne.n	800318e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800327a:	4b10      	ldr	r3, [pc, #64]	; (80032bc <xQueueReceive+0x1bc>)
 800327c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003280:	601a      	str	r2, [r3, #0]
 8003282:	f3bf 8f4f 	dsb	sy
 8003286:	f3bf 8f6f 	isb	sy
 800328a:	e780      	b.n	800318e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800328c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800328e:	f000 f8a7 	bl	80033e0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003292:	f000 fc0f 	bl	8003ab4 <xTaskResumeAll>
 8003296:	e77a      	b.n	800318e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003298:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800329a:	f000 f8a1 	bl	80033e0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800329e:	f000 fc09 	bl	8003ab4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80032a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80032a4:	f000 f8ee 	bl	8003484 <prvIsQueueEmpty>
 80032a8:	4603      	mov	r3, r0
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	f43f af6f 	beq.w	800318e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80032b0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	3730      	adds	r7, #48	; 0x30
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}
 80032ba:	bf00      	nop
 80032bc:	e000ed04 	.word	0xe000ed04

080032c0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b086      	sub	sp, #24
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	60f8      	str	r0, [r7, #12]
 80032c8:	60b9      	str	r1, [r7, #8]
 80032ca:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80032cc:	2300      	movs	r3, #0
 80032ce:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032d4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d10d      	bne.n	80032fa <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d14d      	bne.n	8003382 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	689b      	ldr	r3, [r3, #8]
 80032ea:	4618      	mov	r0, r3
 80032ec:	f000 ffd4 	bl	8004298 <xTaskPriorityDisinherit>
 80032f0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	2200      	movs	r2, #0
 80032f6:	609a      	str	r2, [r3, #8]
 80032f8:	e043      	b.n	8003382 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d119      	bne.n	8003334 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	6858      	ldr	r0, [r3, #4]
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003308:	461a      	mov	r2, r3
 800330a:	68b9      	ldr	r1, [r7, #8]
 800330c:	f002 f838 	bl	8005380 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	685a      	ldr	r2, [r3, #4]
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003318:	441a      	add	r2, r3
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	685a      	ldr	r2, [r3, #4]
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	689b      	ldr	r3, [r3, #8]
 8003326:	429a      	cmp	r2, r3
 8003328:	d32b      	bcc.n	8003382 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681a      	ldr	r2, [r3, #0]
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	605a      	str	r2, [r3, #4]
 8003332:	e026      	b.n	8003382 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	68d8      	ldr	r0, [r3, #12]
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800333c:	461a      	mov	r2, r3
 800333e:	68b9      	ldr	r1, [r7, #8]
 8003340:	f002 f81e 	bl	8005380 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	68da      	ldr	r2, [r3, #12]
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800334c:	425b      	negs	r3, r3
 800334e:	441a      	add	r2, r3
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	68da      	ldr	r2, [r3, #12]
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	429a      	cmp	r2, r3
 800335e:	d207      	bcs.n	8003370 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	689a      	ldr	r2, [r3, #8]
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003368:	425b      	negs	r3, r3
 800336a:	441a      	add	r2, r3
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2b02      	cmp	r3, #2
 8003374:	d105      	bne.n	8003382 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d002      	beq.n	8003382 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800337c:	693b      	ldr	r3, [r7, #16]
 800337e:	3b01      	subs	r3, #1
 8003380:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	1c5a      	adds	r2, r3, #1
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800338a:	697b      	ldr	r3, [r7, #20]
}
 800338c:	4618      	mov	r0, r3
 800338e:	3718      	adds	r7, #24
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}

08003394 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b082      	sub	sp, #8
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
 800339c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d018      	beq.n	80033d8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	68da      	ldr	r2, [r3, #12]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ae:	441a      	add	r2, r3
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	68da      	ldr	r2, [r3, #12]
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	689b      	ldr	r3, [r3, #8]
 80033bc:	429a      	cmp	r2, r3
 80033be:	d303      	bcc.n	80033c8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	68d9      	ldr	r1, [r3, #12]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d0:	461a      	mov	r2, r3
 80033d2:	6838      	ldr	r0, [r7, #0]
 80033d4:	f001 ffd4 	bl	8005380 <memcpy>
	}
}
 80033d8:	bf00      	nop
 80033da:	3708      	adds	r7, #8
 80033dc:	46bd      	mov	sp, r7
 80033de:	bd80      	pop	{r7, pc}

080033e0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b084      	sub	sp, #16
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80033e8:	f001 fc94 	bl	8004d14 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80033f2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80033f4:	e011      	b.n	800341a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d012      	beq.n	8003424 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	3324      	adds	r3, #36	; 0x24
 8003402:	4618      	mov	r0, r3
 8003404:	f000 fd6c 	bl	8003ee0 <xTaskRemoveFromEventList>
 8003408:	4603      	mov	r3, r0
 800340a:	2b00      	cmp	r3, #0
 800340c:	d001      	beq.n	8003412 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800340e:	f000 fe43 	bl	8004098 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003412:	7bfb      	ldrb	r3, [r7, #15]
 8003414:	3b01      	subs	r3, #1
 8003416:	b2db      	uxtb	r3, r3
 8003418:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800341a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800341e:	2b00      	cmp	r3, #0
 8003420:	dce9      	bgt.n	80033f6 <prvUnlockQueue+0x16>
 8003422:	e000      	b.n	8003426 <prvUnlockQueue+0x46>
					break;
 8003424:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	22ff      	movs	r2, #255	; 0xff
 800342a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800342e:	f001 fca1 	bl	8004d74 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003432:	f001 fc6f 	bl	8004d14 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800343c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800343e:	e011      	b.n	8003464 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	691b      	ldr	r3, [r3, #16]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d012      	beq.n	800346e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	3310      	adds	r3, #16
 800344c:	4618      	mov	r0, r3
 800344e:	f000 fd47 	bl	8003ee0 <xTaskRemoveFromEventList>
 8003452:	4603      	mov	r3, r0
 8003454:	2b00      	cmp	r3, #0
 8003456:	d001      	beq.n	800345c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003458:	f000 fe1e 	bl	8004098 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800345c:	7bbb      	ldrb	r3, [r7, #14]
 800345e:	3b01      	subs	r3, #1
 8003460:	b2db      	uxtb	r3, r3
 8003462:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003464:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003468:	2b00      	cmp	r3, #0
 800346a:	dce9      	bgt.n	8003440 <prvUnlockQueue+0x60>
 800346c:	e000      	b.n	8003470 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800346e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	22ff      	movs	r2, #255	; 0xff
 8003474:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003478:	f001 fc7c 	bl	8004d74 <vPortExitCritical>
}
 800347c:	bf00      	nop
 800347e:	3710      	adds	r7, #16
 8003480:	46bd      	mov	sp, r7
 8003482:	bd80      	pop	{r7, pc}

08003484 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b084      	sub	sp, #16
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800348c:	f001 fc42 	bl	8004d14 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003494:	2b00      	cmp	r3, #0
 8003496:	d102      	bne.n	800349e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003498:	2301      	movs	r3, #1
 800349a:	60fb      	str	r3, [r7, #12]
 800349c:	e001      	b.n	80034a2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800349e:	2300      	movs	r3, #0
 80034a0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80034a2:	f001 fc67 	bl	8004d74 <vPortExitCritical>

	return xReturn;
 80034a6:	68fb      	ldr	r3, [r7, #12]
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	3710      	adds	r7, #16
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}

080034b0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b084      	sub	sp, #16
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80034b8:	f001 fc2c 	bl	8004d14 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034c4:	429a      	cmp	r2, r3
 80034c6:	d102      	bne.n	80034ce <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80034c8:	2301      	movs	r3, #1
 80034ca:	60fb      	str	r3, [r7, #12]
 80034cc:	e001      	b.n	80034d2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80034ce:	2300      	movs	r3, #0
 80034d0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80034d2:	f001 fc4f 	bl	8004d74 <vPortExitCritical>

	return xReturn;
 80034d6:	68fb      	ldr	r3, [r7, #12]
}
 80034d8:	4618      	mov	r0, r3
 80034da:	3710      	adds	r7, #16
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}

080034e0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80034e0:	b480      	push	{r7}
 80034e2:	b085      	sub	sp, #20
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
 80034e8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80034ea:	2300      	movs	r3, #0
 80034ec:	60fb      	str	r3, [r7, #12]
 80034ee:	e014      	b.n	800351a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80034f0:	4a0f      	ldr	r2, [pc, #60]	; (8003530 <vQueueAddToRegistry+0x50>)
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d10b      	bne.n	8003514 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80034fc:	490c      	ldr	r1, [pc, #48]	; (8003530 <vQueueAddToRegistry+0x50>)
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	683a      	ldr	r2, [r7, #0]
 8003502:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003506:	4a0a      	ldr	r2, [pc, #40]	; (8003530 <vQueueAddToRegistry+0x50>)
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	00db      	lsls	r3, r3, #3
 800350c:	4413      	add	r3, r2
 800350e:	687a      	ldr	r2, [r7, #4]
 8003510:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003512:	e006      	b.n	8003522 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	3301      	adds	r3, #1
 8003518:	60fb      	str	r3, [r7, #12]
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	2b07      	cmp	r3, #7
 800351e:	d9e7      	bls.n	80034f0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003520:	bf00      	nop
 8003522:	bf00      	nop
 8003524:	3714      	adds	r7, #20
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr
 800352e:	bf00      	nop
 8003530:	200007f8 	.word	0x200007f8

08003534 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003534:	b580      	push	{r7, lr}
 8003536:	b086      	sub	sp, #24
 8003538:	af00      	add	r7, sp, #0
 800353a:	60f8      	str	r0, [r7, #12]
 800353c:	60b9      	str	r1, [r7, #8]
 800353e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003544:	f001 fbe6 	bl	8004d14 <vPortEnterCritical>
 8003548:	697b      	ldr	r3, [r7, #20]
 800354a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800354e:	b25b      	sxtb	r3, r3
 8003550:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003554:	d103      	bne.n	800355e <vQueueWaitForMessageRestricted+0x2a>
 8003556:	697b      	ldr	r3, [r7, #20]
 8003558:	2200      	movs	r2, #0
 800355a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003564:	b25b      	sxtb	r3, r3
 8003566:	f1b3 3fff 	cmp.w	r3, #4294967295
 800356a:	d103      	bne.n	8003574 <vQueueWaitForMessageRestricted+0x40>
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	2200      	movs	r2, #0
 8003570:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003574:	f001 fbfe 	bl	8004d74 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003578:	697b      	ldr	r3, [r7, #20]
 800357a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800357c:	2b00      	cmp	r3, #0
 800357e:	d106      	bne.n	800358e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003580:	697b      	ldr	r3, [r7, #20]
 8003582:	3324      	adds	r3, #36	; 0x24
 8003584:	687a      	ldr	r2, [r7, #4]
 8003586:	68b9      	ldr	r1, [r7, #8]
 8003588:	4618      	mov	r0, r3
 800358a:	f000 fc7d 	bl	8003e88 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800358e:	6978      	ldr	r0, [r7, #20]
 8003590:	f7ff ff26 	bl	80033e0 <prvUnlockQueue>
	}
 8003594:	bf00      	nop
 8003596:	3718      	adds	r7, #24
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}

0800359c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800359c:	b580      	push	{r7, lr}
 800359e:	b08e      	sub	sp, #56	; 0x38
 80035a0:	af04      	add	r7, sp, #16
 80035a2:	60f8      	str	r0, [r7, #12]
 80035a4:	60b9      	str	r1, [r7, #8]
 80035a6:	607a      	str	r2, [r7, #4]
 80035a8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80035aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d10a      	bne.n	80035c6 <xTaskCreateStatic+0x2a>
	__asm volatile
 80035b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035b4:	f383 8811 	msr	BASEPRI, r3
 80035b8:	f3bf 8f6f 	isb	sy
 80035bc:	f3bf 8f4f 	dsb	sy
 80035c0:	623b      	str	r3, [r7, #32]
}
 80035c2:	bf00      	nop
 80035c4:	e7fe      	b.n	80035c4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80035c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d10a      	bne.n	80035e2 <xTaskCreateStatic+0x46>
	__asm volatile
 80035cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035d0:	f383 8811 	msr	BASEPRI, r3
 80035d4:	f3bf 8f6f 	isb	sy
 80035d8:	f3bf 8f4f 	dsb	sy
 80035dc:	61fb      	str	r3, [r7, #28]
}
 80035de:	bf00      	nop
 80035e0:	e7fe      	b.n	80035e0 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80035e2:	235c      	movs	r3, #92	; 0x5c
 80035e4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	2b5c      	cmp	r3, #92	; 0x5c
 80035ea:	d00a      	beq.n	8003602 <xTaskCreateStatic+0x66>
	__asm volatile
 80035ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035f0:	f383 8811 	msr	BASEPRI, r3
 80035f4:	f3bf 8f6f 	isb	sy
 80035f8:	f3bf 8f4f 	dsb	sy
 80035fc:	61bb      	str	r3, [r7, #24]
}
 80035fe:	bf00      	nop
 8003600:	e7fe      	b.n	8003600 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003602:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003604:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003606:	2b00      	cmp	r3, #0
 8003608:	d01e      	beq.n	8003648 <xTaskCreateStatic+0xac>
 800360a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800360c:	2b00      	cmp	r3, #0
 800360e:	d01b      	beq.n	8003648 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003610:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003612:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003616:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003618:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800361a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800361c:	2202      	movs	r2, #2
 800361e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003622:	2300      	movs	r3, #0
 8003624:	9303      	str	r3, [sp, #12]
 8003626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003628:	9302      	str	r3, [sp, #8]
 800362a:	f107 0314 	add.w	r3, r7, #20
 800362e:	9301      	str	r3, [sp, #4]
 8003630:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003632:	9300      	str	r3, [sp, #0]
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	687a      	ldr	r2, [r7, #4]
 8003638:	68b9      	ldr	r1, [r7, #8]
 800363a:	68f8      	ldr	r0, [r7, #12]
 800363c:	f000 f850 	bl	80036e0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003640:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003642:	f000 f8dd 	bl	8003800 <prvAddNewTaskToReadyList>
 8003646:	e001      	b.n	800364c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8003648:	2300      	movs	r3, #0
 800364a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800364c:	697b      	ldr	r3, [r7, #20]
	}
 800364e:	4618      	mov	r0, r3
 8003650:	3728      	adds	r7, #40	; 0x28
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}

08003656 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003656:	b580      	push	{r7, lr}
 8003658:	b08c      	sub	sp, #48	; 0x30
 800365a:	af04      	add	r7, sp, #16
 800365c:	60f8      	str	r0, [r7, #12]
 800365e:	60b9      	str	r1, [r7, #8]
 8003660:	603b      	str	r3, [r7, #0]
 8003662:	4613      	mov	r3, r2
 8003664:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003666:	88fb      	ldrh	r3, [r7, #6]
 8003668:	009b      	lsls	r3, r3, #2
 800366a:	4618      	mov	r0, r3
 800366c:	f001 fc74 	bl	8004f58 <pvPortMalloc>
 8003670:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003672:	697b      	ldr	r3, [r7, #20]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d00e      	beq.n	8003696 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003678:	205c      	movs	r0, #92	; 0x5c
 800367a:	f001 fc6d 	bl	8004f58 <pvPortMalloc>
 800367e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003680:	69fb      	ldr	r3, [r7, #28]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d003      	beq.n	800368e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003686:	69fb      	ldr	r3, [r7, #28]
 8003688:	697a      	ldr	r2, [r7, #20]
 800368a:	631a      	str	r2, [r3, #48]	; 0x30
 800368c:	e005      	b.n	800369a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800368e:	6978      	ldr	r0, [r7, #20]
 8003690:	f001 fd2e 	bl	80050f0 <vPortFree>
 8003694:	e001      	b.n	800369a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003696:	2300      	movs	r3, #0
 8003698:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800369a:	69fb      	ldr	r3, [r7, #28]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d017      	beq.n	80036d0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80036a0:	69fb      	ldr	r3, [r7, #28]
 80036a2:	2200      	movs	r2, #0
 80036a4:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80036a8:	88fa      	ldrh	r2, [r7, #6]
 80036aa:	2300      	movs	r3, #0
 80036ac:	9303      	str	r3, [sp, #12]
 80036ae:	69fb      	ldr	r3, [r7, #28]
 80036b0:	9302      	str	r3, [sp, #8]
 80036b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036b4:	9301      	str	r3, [sp, #4]
 80036b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036b8:	9300      	str	r3, [sp, #0]
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	68b9      	ldr	r1, [r7, #8]
 80036be:	68f8      	ldr	r0, [r7, #12]
 80036c0:	f000 f80e 	bl	80036e0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80036c4:	69f8      	ldr	r0, [r7, #28]
 80036c6:	f000 f89b 	bl	8003800 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80036ca:	2301      	movs	r3, #1
 80036cc:	61bb      	str	r3, [r7, #24]
 80036ce:	e002      	b.n	80036d6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80036d0:	f04f 33ff 	mov.w	r3, #4294967295
 80036d4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80036d6:	69bb      	ldr	r3, [r7, #24]
	}
 80036d8:	4618      	mov	r0, r3
 80036da:	3720      	adds	r7, #32
 80036dc:	46bd      	mov	sp, r7
 80036de:	bd80      	pop	{r7, pc}

080036e0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b088      	sub	sp, #32
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	60f8      	str	r0, [r7, #12]
 80036e8:	60b9      	str	r1, [r7, #8]
 80036ea:	607a      	str	r2, [r7, #4]
 80036ec:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80036ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036f0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	009b      	lsls	r3, r3, #2
 80036f6:	461a      	mov	r2, r3
 80036f8:	21a5      	movs	r1, #165	; 0xa5
 80036fa:	f001 fe4f 	bl	800539c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80036fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003700:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003708:	3b01      	subs	r3, #1
 800370a:	009b      	lsls	r3, r3, #2
 800370c:	4413      	add	r3, r2
 800370e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003710:	69bb      	ldr	r3, [r7, #24]
 8003712:	f023 0307 	bic.w	r3, r3, #7
 8003716:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003718:	69bb      	ldr	r3, [r7, #24]
 800371a:	f003 0307 	and.w	r3, r3, #7
 800371e:	2b00      	cmp	r3, #0
 8003720:	d00a      	beq.n	8003738 <prvInitialiseNewTask+0x58>
	__asm volatile
 8003722:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003726:	f383 8811 	msr	BASEPRI, r3
 800372a:	f3bf 8f6f 	isb	sy
 800372e:	f3bf 8f4f 	dsb	sy
 8003732:	617b      	str	r3, [r7, #20]
}
 8003734:	bf00      	nop
 8003736:	e7fe      	b.n	8003736 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d01f      	beq.n	800377e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800373e:	2300      	movs	r3, #0
 8003740:	61fb      	str	r3, [r7, #28]
 8003742:	e012      	b.n	800376a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003744:	68ba      	ldr	r2, [r7, #8]
 8003746:	69fb      	ldr	r3, [r7, #28]
 8003748:	4413      	add	r3, r2
 800374a:	7819      	ldrb	r1, [r3, #0]
 800374c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800374e:	69fb      	ldr	r3, [r7, #28]
 8003750:	4413      	add	r3, r2
 8003752:	3334      	adds	r3, #52	; 0x34
 8003754:	460a      	mov	r2, r1
 8003756:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003758:	68ba      	ldr	r2, [r7, #8]
 800375a:	69fb      	ldr	r3, [r7, #28]
 800375c:	4413      	add	r3, r2
 800375e:	781b      	ldrb	r3, [r3, #0]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d006      	beq.n	8003772 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003764:	69fb      	ldr	r3, [r7, #28]
 8003766:	3301      	adds	r3, #1
 8003768:	61fb      	str	r3, [r7, #28]
 800376a:	69fb      	ldr	r3, [r7, #28]
 800376c:	2b0f      	cmp	r3, #15
 800376e:	d9e9      	bls.n	8003744 <prvInitialiseNewTask+0x64>
 8003770:	e000      	b.n	8003774 <prvInitialiseNewTask+0x94>
			{
				break;
 8003772:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003774:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003776:	2200      	movs	r2, #0
 8003778:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800377c:	e003      	b.n	8003786 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800377e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003780:	2200      	movs	r2, #0
 8003782:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003786:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003788:	2b37      	cmp	r3, #55	; 0x37
 800378a:	d901      	bls.n	8003790 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800378c:	2337      	movs	r3, #55	; 0x37
 800378e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003790:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003792:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003794:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003796:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003798:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800379a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800379c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800379e:	2200      	movs	r2, #0
 80037a0:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80037a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037a4:	3304      	adds	r3, #4
 80037a6:	4618      	mov	r0, r3
 80037a8:	f7ff f978 	bl	8002a9c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80037ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037ae:	3318      	adds	r3, #24
 80037b0:	4618      	mov	r0, r3
 80037b2:	f7ff f973 	bl	8002a9c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80037b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80037ba:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80037bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037be:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80037c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037c4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80037c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80037ca:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80037cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037ce:	2200      	movs	r2, #0
 80037d0:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80037d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037d4:	2200      	movs	r2, #0
 80037d6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80037da:	683a      	ldr	r2, [r7, #0]
 80037dc:	68f9      	ldr	r1, [r7, #12]
 80037de:	69b8      	ldr	r0, [r7, #24]
 80037e0:	f001 f96a 	bl	8004ab8 <pxPortInitialiseStack>
 80037e4:	4602      	mov	r2, r0
 80037e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037e8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80037ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d002      	beq.n	80037f6 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80037f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80037f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80037f6:	bf00      	nop
 80037f8:	3720      	adds	r7, #32
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}
	...

08003800 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b082      	sub	sp, #8
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003808:	f001 fa84 	bl	8004d14 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800380c:	4b2d      	ldr	r3, [pc, #180]	; (80038c4 <prvAddNewTaskToReadyList+0xc4>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	3301      	adds	r3, #1
 8003812:	4a2c      	ldr	r2, [pc, #176]	; (80038c4 <prvAddNewTaskToReadyList+0xc4>)
 8003814:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003816:	4b2c      	ldr	r3, [pc, #176]	; (80038c8 <prvAddNewTaskToReadyList+0xc8>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d109      	bne.n	8003832 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800381e:	4a2a      	ldr	r2, [pc, #168]	; (80038c8 <prvAddNewTaskToReadyList+0xc8>)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003824:	4b27      	ldr	r3, [pc, #156]	; (80038c4 <prvAddNewTaskToReadyList+0xc4>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	2b01      	cmp	r3, #1
 800382a:	d110      	bne.n	800384e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800382c:	f000 fc58 	bl	80040e0 <prvInitialiseTaskLists>
 8003830:	e00d      	b.n	800384e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003832:	4b26      	ldr	r3, [pc, #152]	; (80038cc <prvAddNewTaskToReadyList+0xcc>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d109      	bne.n	800384e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800383a:	4b23      	ldr	r3, [pc, #140]	; (80038c8 <prvAddNewTaskToReadyList+0xc8>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003844:	429a      	cmp	r2, r3
 8003846:	d802      	bhi.n	800384e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003848:	4a1f      	ldr	r2, [pc, #124]	; (80038c8 <prvAddNewTaskToReadyList+0xc8>)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800384e:	4b20      	ldr	r3, [pc, #128]	; (80038d0 <prvAddNewTaskToReadyList+0xd0>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	3301      	adds	r3, #1
 8003854:	4a1e      	ldr	r2, [pc, #120]	; (80038d0 <prvAddNewTaskToReadyList+0xd0>)
 8003856:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003858:	4b1d      	ldr	r3, [pc, #116]	; (80038d0 <prvAddNewTaskToReadyList+0xd0>)
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003864:	4b1b      	ldr	r3, [pc, #108]	; (80038d4 <prvAddNewTaskToReadyList+0xd4>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	429a      	cmp	r2, r3
 800386a:	d903      	bls.n	8003874 <prvAddNewTaskToReadyList+0x74>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003870:	4a18      	ldr	r2, [pc, #96]	; (80038d4 <prvAddNewTaskToReadyList+0xd4>)
 8003872:	6013      	str	r3, [r2, #0]
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003878:	4613      	mov	r3, r2
 800387a:	009b      	lsls	r3, r3, #2
 800387c:	4413      	add	r3, r2
 800387e:	009b      	lsls	r3, r3, #2
 8003880:	4a15      	ldr	r2, [pc, #84]	; (80038d8 <prvAddNewTaskToReadyList+0xd8>)
 8003882:	441a      	add	r2, r3
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	3304      	adds	r3, #4
 8003888:	4619      	mov	r1, r3
 800388a:	4610      	mov	r0, r2
 800388c:	f7ff f913 	bl	8002ab6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003890:	f001 fa70 	bl	8004d74 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003894:	4b0d      	ldr	r3, [pc, #52]	; (80038cc <prvAddNewTaskToReadyList+0xcc>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d00e      	beq.n	80038ba <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800389c:	4b0a      	ldr	r3, [pc, #40]	; (80038c8 <prvAddNewTaskToReadyList+0xc8>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038a6:	429a      	cmp	r2, r3
 80038a8:	d207      	bcs.n	80038ba <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80038aa:	4b0c      	ldr	r3, [pc, #48]	; (80038dc <prvAddNewTaskToReadyList+0xdc>)
 80038ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80038b0:	601a      	str	r2, [r3, #0]
 80038b2:	f3bf 8f4f 	dsb	sy
 80038b6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80038ba:	bf00      	nop
 80038bc:	3708      	adds	r7, #8
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	bf00      	nop
 80038c4:	20000d0c 	.word	0x20000d0c
 80038c8:	20000838 	.word	0x20000838
 80038cc:	20000d18 	.word	0x20000d18
 80038d0:	20000d28 	.word	0x20000d28
 80038d4:	20000d14 	.word	0x20000d14
 80038d8:	2000083c 	.word	0x2000083c
 80038dc:	e000ed04 	.word	0xe000ed04

080038e0 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b084      	sub	sp, #16
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 80038e8:	f001 fa14 	bl	8004d14 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d102      	bne.n	80038f8 <vTaskSuspend+0x18>
 80038f2:	4b30      	ldr	r3, [pc, #192]	; (80039b4 <vTaskSuspend+0xd4>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	e000      	b.n	80038fa <vTaskSuspend+0x1a>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	3304      	adds	r3, #4
 8003900:	4618      	mov	r0, r3
 8003902:	f7ff f935 	bl	8002b70 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800390a:	2b00      	cmp	r3, #0
 800390c:	d004      	beq.n	8003918 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	3318      	adds	r3, #24
 8003912:	4618      	mov	r0, r3
 8003914:	f7ff f92c 	bl	8002b70 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	3304      	adds	r3, #4
 800391c:	4619      	mov	r1, r3
 800391e:	4826      	ldr	r0, [pc, #152]	; (80039b8 <vTaskSuspend+0xd8>)
 8003920:	f7ff f8c9 	bl	8002ab6 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800392a:	b2db      	uxtb	r3, r3
 800392c:	2b01      	cmp	r3, #1
 800392e:	d103      	bne.n	8003938 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	2200      	movs	r2, #0
 8003934:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8003938:	f001 fa1c 	bl	8004d74 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 800393c:	4b1f      	ldr	r3, [pc, #124]	; (80039bc <vTaskSuspend+0xdc>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d005      	beq.n	8003950 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8003944:	f001 f9e6 	bl	8004d14 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8003948:	f000 fc68 	bl	800421c <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 800394c:	f001 fa12 	bl	8004d74 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8003950:	4b18      	ldr	r3, [pc, #96]	; (80039b4 <vTaskSuspend+0xd4>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	68fa      	ldr	r2, [r7, #12]
 8003956:	429a      	cmp	r2, r3
 8003958:	d127      	bne.n	80039aa <vTaskSuspend+0xca>
		{
			if( xSchedulerRunning != pdFALSE )
 800395a:	4b18      	ldr	r3, [pc, #96]	; (80039bc <vTaskSuspend+0xdc>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d017      	beq.n	8003992 <vTaskSuspend+0xb2>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8003962:	4b17      	ldr	r3, [pc, #92]	; (80039c0 <vTaskSuspend+0xe0>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d00a      	beq.n	8003980 <vTaskSuspend+0xa0>
	__asm volatile
 800396a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800396e:	f383 8811 	msr	BASEPRI, r3
 8003972:	f3bf 8f6f 	isb	sy
 8003976:	f3bf 8f4f 	dsb	sy
 800397a:	60bb      	str	r3, [r7, #8]
}
 800397c:	bf00      	nop
 800397e:	e7fe      	b.n	800397e <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 8003980:	4b10      	ldr	r3, [pc, #64]	; (80039c4 <vTaskSuspend+0xe4>)
 8003982:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003986:	601a      	str	r2, [r3, #0]
 8003988:	f3bf 8f4f 	dsb	sy
 800398c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003990:	e00b      	b.n	80039aa <vTaskSuspend+0xca>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8003992:	4b09      	ldr	r3, [pc, #36]	; (80039b8 <vTaskSuspend+0xd8>)
 8003994:	681a      	ldr	r2, [r3, #0]
 8003996:	4b0c      	ldr	r3, [pc, #48]	; (80039c8 <vTaskSuspend+0xe8>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	429a      	cmp	r2, r3
 800399c:	d103      	bne.n	80039a6 <vTaskSuspend+0xc6>
					pxCurrentTCB = NULL;
 800399e:	4b05      	ldr	r3, [pc, #20]	; (80039b4 <vTaskSuspend+0xd4>)
 80039a0:	2200      	movs	r2, #0
 80039a2:	601a      	str	r2, [r3, #0]
	}
 80039a4:	e001      	b.n	80039aa <vTaskSuspend+0xca>
					vTaskSwitchContext();
 80039a6:	f000 f9ed 	bl	8003d84 <vTaskSwitchContext>
	}
 80039aa:	bf00      	nop
 80039ac:	3710      	adds	r7, #16
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bd80      	pop	{r7, pc}
 80039b2:	bf00      	nop
 80039b4:	20000838 	.word	0x20000838
 80039b8:	20000cf8 	.word	0x20000cf8
 80039bc:	20000d18 	.word	0x20000d18
 80039c0:	20000d34 	.word	0x20000d34
 80039c4:	e000ed04 	.word	0xe000ed04
 80039c8:	20000d0c 	.word	0x20000d0c

080039cc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b08a      	sub	sp, #40	; 0x28
 80039d0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80039d2:	2300      	movs	r3, #0
 80039d4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80039d6:	2300      	movs	r3, #0
 80039d8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80039da:	463a      	mov	r2, r7
 80039dc:	1d39      	adds	r1, r7, #4
 80039de:	f107 0308 	add.w	r3, r7, #8
 80039e2:	4618      	mov	r0, r3
 80039e4:	f7ff f806 	bl	80029f4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80039e8:	6839      	ldr	r1, [r7, #0]
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	68ba      	ldr	r2, [r7, #8]
 80039ee:	9202      	str	r2, [sp, #8]
 80039f0:	9301      	str	r3, [sp, #4]
 80039f2:	2300      	movs	r3, #0
 80039f4:	9300      	str	r3, [sp, #0]
 80039f6:	2300      	movs	r3, #0
 80039f8:	460a      	mov	r2, r1
 80039fa:	4921      	ldr	r1, [pc, #132]	; (8003a80 <vTaskStartScheduler+0xb4>)
 80039fc:	4821      	ldr	r0, [pc, #132]	; (8003a84 <vTaskStartScheduler+0xb8>)
 80039fe:	f7ff fdcd 	bl	800359c <xTaskCreateStatic>
 8003a02:	4603      	mov	r3, r0
 8003a04:	4a20      	ldr	r2, [pc, #128]	; (8003a88 <vTaskStartScheduler+0xbc>)
 8003a06:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003a08:	4b1f      	ldr	r3, [pc, #124]	; (8003a88 <vTaskStartScheduler+0xbc>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d002      	beq.n	8003a16 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003a10:	2301      	movs	r3, #1
 8003a12:	617b      	str	r3, [r7, #20]
 8003a14:	e001      	b.n	8003a1a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003a16:	2300      	movs	r3, #0
 8003a18:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003a1a:	697b      	ldr	r3, [r7, #20]
 8003a1c:	2b01      	cmp	r3, #1
 8003a1e:	d102      	bne.n	8003a26 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003a20:	f000 fcfc 	bl	800441c <xTimerCreateTimerTask>
 8003a24:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	d116      	bne.n	8003a5a <vTaskStartScheduler+0x8e>
	__asm volatile
 8003a2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a30:	f383 8811 	msr	BASEPRI, r3
 8003a34:	f3bf 8f6f 	isb	sy
 8003a38:	f3bf 8f4f 	dsb	sy
 8003a3c:	613b      	str	r3, [r7, #16]
}
 8003a3e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003a40:	4b12      	ldr	r3, [pc, #72]	; (8003a8c <vTaskStartScheduler+0xc0>)
 8003a42:	f04f 32ff 	mov.w	r2, #4294967295
 8003a46:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003a48:	4b11      	ldr	r3, [pc, #68]	; (8003a90 <vTaskStartScheduler+0xc4>)
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003a4e:	4b11      	ldr	r3, [pc, #68]	; (8003a94 <vTaskStartScheduler+0xc8>)
 8003a50:	2200      	movs	r2, #0
 8003a52:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003a54:	f001 f8bc 	bl	8004bd0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003a58:	e00e      	b.n	8003a78 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a60:	d10a      	bne.n	8003a78 <vTaskStartScheduler+0xac>
	__asm volatile
 8003a62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a66:	f383 8811 	msr	BASEPRI, r3
 8003a6a:	f3bf 8f6f 	isb	sy
 8003a6e:	f3bf 8f4f 	dsb	sy
 8003a72:	60fb      	str	r3, [r7, #12]
}
 8003a74:	bf00      	nop
 8003a76:	e7fe      	b.n	8003a76 <vTaskStartScheduler+0xaa>
}
 8003a78:	bf00      	nop
 8003a7a:	3718      	adds	r7, #24
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}
 8003a80:	0800632c 	.word	0x0800632c
 8003a84:	080040b1 	.word	0x080040b1
 8003a88:	20000d30 	.word	0x20000d30
 8003a8c:	20000d2c 	.word	0x20000d2c
 8003a90:	20000d18 	.word	0x20000d18
 8003a94:	20000d10 	.word	0x20000d10

08003a98 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003a98:	b480      	push	{r7}
 8003a9a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003a9c:	4b04      	ldr	r3, [pc, #16]	; (8003ab0 <vTaskSuspendAll+0x18>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	3301      	adds	r3, #1
 8003aa2:	4a03      	ldr	r2, [pc, #12]	; (8003ab0 <vTaskSuspendAll+0x18>)
 8003aa4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003aa6:	bf00      	nop
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aae:	4770      	bx	lr
 8003ab0:	20000d34 	.word	0x20000d34

08003ab4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b084      	sub	sp, #16
 8003ab8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003aba:	2300      	movs	r3, #0
 8003abc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003ac2:	4b42      	ldr	r3, [pc, #264]	; (8003bcc <xTaskResumeAll+0x118>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d10a      	bne.n	8003ae0 <xTaskResumeAll+0x2c>
	__asm volatile
 8003aca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ace:	f383 8811 	msr	BASEPRI, r3
 8003ad2:	f3bf 8f6f 	isb	sy
 8003ad6:	f3bf 8f4f 	dsb	sy
 8003ada:	603b      	str	r3, [r7, #0]
}
 8003adc:	bf00      	nop
 8003ade:	e7fe      	b.n	8003ade <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003ae0:	f001 f918 	bl	8004d14 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003ae4:	4b39      	ldr	r3, [pc, #228]	; (8003bcc <xTaskResumeAll+0x118>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	3b01      	subs	r3, #1
 8003aea:	4a38      	ldr	r2, [pc, #224]	; (8003bcc <xTaskResumeAll+0x118>)
 8003aec:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003aee:	4b37      	ldr	r3, [pc, #220]	; (8003bcc <xTaskResumeAll+0x118>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d162      	bne.n	8003bbc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003af6:	4b36      	ldr	r3, [pc, #216]	; (8003bd0 <xTaskResumeAll+0x11c>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d05e      	beq.n	8003bbc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003afe:	e02f      	b.n	8003b60 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b00:	4b34      	ldr	r3, [pc, #208]	; (8003bd4 <xTaskResumeAll+0x120>)
 8003b02:	68db      	ldr	r3, [r3, #12]
 8003b04:	68db      	ldr	r3, [r3, #12]
 8003b06:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	3318      	adds	r3, #24
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	f7ff f82f 	bl	8002b70 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	3304      	adds	r3, #4
 8003b16:	4618      	mov	r0, r3
 8003b18:	f7ff f82a 	bl	8002b70 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b20:	4b2d      	ldr	r3, [pc, #180]	; (8003bd8 <xTaskResumeAll+0x124>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	429a      	cmp	r2, r3
 8003b26:	d903      	bls.n	8003b30 <xTaskResumeAll+0x7c>
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b2c:	4a2a      	ldr	r2, [pc, #168]	; (8003bd8 <xTaskResumeAll+0x124>)
 8003b2e:	6013      	str	r3, [r2, #0]
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b34:	4613      	mov	r3, r2
 8003b36:	009b      	lsls	r3, r3, #2
 8003b38:	4413      	add	r3, r2
 8003b3a:	009b      	lsls	r3, r3, #2
 8003b3c:	4a27      	ldr	r2, [pc, #156]	; (8003bdc <xTaskResumeAll+0x128>)
 8003b3e:	441a      	add	r2, r3
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	3304      	adds	r3, #4
 8003b44:	4619      	mov	r1, r3
 8003b46:	4610      	mov	r0, r2
 8003b48:	f7fe ffb5 	bl	8002ab6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b50:	4b23      	ldr	r3, [pc, #140]	; (8003be0 <xTaskResumeAll+0x12c>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b56:	429a      	cmp	r2, r3
 8003b58:	d302      	bcc.n	8003b60 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003b5a:	4b22      	ldr	r3, [pc, #136]	; (8003be4 <xTaskResumeAll+0x130>)
 8003b5c:	2201      	movs	r2, #1
 8003b5e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003b60:	4b1c      	ldr	r3, [pc, #112]	; (8003bd4 <xTaskResumeAll+0x120>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d1cb      	bne.n	8003b00 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d001      	beq.n	8003b72 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003b6e:	f000 fb55 	bl	800421c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003b72:	4b1d      	ldr	r3, [pc, #116]	; (8003be8 <xTaskResumeAll+0x134>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d010      	beq.n	8003ba0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003b7e:	f000 f847 	bl	8003c10 <xTaskIncrementTick>
 8003b82:	4603      	mov	r3, r0
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d002      	beq.n	8003b8e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003b88:	4b16      	ldr	r3, [pc, #88]	; (8003be4 <xTaskResumeAll+0x130>)
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	3b01      	subs	r3, #1
 8003b92:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d1f1      	bne.n	8003b7e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8003b9a:	4b13      	ldr	r3, [pc, #76]	; (8003be8 <xTaskResumeAll+0x134>)
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003ba0:	4b10      	ldr	r3, [pc, #64]	; (8003be4 <xTaskResumeAll+0x130>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d009      	beq.n	8003bbc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003bac:	4b0f      	ldr	r3, [pc, #60]	; (8003bec <xTaskResumeAll+0x138>)
 8003bae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003bb2:	601a      	str	r2, [r3, #0]
 8003bb4:	f3bf 8f4f 	dsb	sy
 8003bb8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003bbc:	f001 f8da 	bl	8004d74 <vPortExitCritical>

	return xAlreadyYielded;
 8003bc0:	68bb      	ldr	r3, [r7, #8]
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	3710      	adds	r7, #16
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}
 8003bca:	bf00      	nop
 8003bcc:	20000d34 	.word	0x20000d34
 8003bd0:	20000d0c 	.word	0x20000d0c
 8003bd4:	20000ccc 	.word	0x20000ccc
 8003bd8:	20000d14 	.word	0x20000d14
 8003bdc:	2000083c 	.word	0x2000083c
 8003be0:	20000838 	.word	0x20000838
 8003be4:	20000d20 	.word	0x20000d20
 8003be8:	20000d1c 	.word	0x20000d1c
 8003bec:	e000ed04 	.word	0xe000ed04

08003bf0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b083      	sub	sp, #12
 8003bf4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003bf6:	4b05      	ldr	r3, [pc, #20]	; (8003c0c <xTaskGetTickCount+0x1c>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003bfc:	687b      	ldr	r3, [r7, #4]
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	370c      	adds	r7, #12
 8003c02:	46bd      	mov	sp, r7
 8003c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c08:	4770      	bx	lr
 8003c0a:	bf00      	nop
 8003c0c:	20000d10 	.word	0x20000d10

08003c10 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b086      	sub	sp, #24
 8003c14:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003c16:	2300      	movs	r3, #0
 8003c18:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003c1a:	4b4f      	ldr	r3, [pc, #316]	; (8003d58 <xTaskIncrementTick+0x148>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	f040 808f 	bne.w	8003d42 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003c24:	4b4d      	ldr	r3, [pc, #308]	; (8003d5c <xTaskIncrementTick+0x14c>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	3301      	adds	r3, #1
 8003c2a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003c2c:	4a4b      	ldr	r2, [pc, #300]	; (8003d5c <xTaskIncrementTick+0x14c>)
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d120      	bne.n	8003c7a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003c38:	4b49      	ldr	r3, [pc, #292]	; (8003d60 <xTaskIncrementTick+0x150>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d00a      	beq.n	8003c58 <xTaskIncrementTick+0x48>
	__asm volatile
 8003c42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c46:	f383 8811 	msr	BASEPRI, r3
 8003c4a:	f3bf 8f6f 	isb	sy
 8003c4e:	f3bf 8f4f 	dsb	sy
 8003c52:	603b      	str	r3, [r7, #0]
}
 8003c54:	bf00      	nop
 8003c56:	e7fe      	b.n	8003c56 <xTaskIncrementTick+0x46>
 8003c58:	4b41      	ldr	r3, [pc, #260]	; (8003d60 <xTaskIncrementTick+0x150>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	60fb      	str	r3, [r7, #12]
 8003c5e:	4b41      	ldr	r3, [pc, #260]	; (8003d64 <xTaskIncrementTick+0x154>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	4a3f      	ldr	r2, [pc, #252]	; (8003d60 <xTaskIncrementTick+0x150>)
 8003c64:	6013      	str	r3, [r2, #0]
 8003c66:	4a3f      	ldr	r2, [pc, #252]	; (8003d64 <xTaskIncrementTick+0x154>)
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	6013      	str	r3, [r2, #0]
 8003c6c:	4b3e      	ldr	r3, [pc, #248]	; (8003d68 <xTaskIncrementTick+0x158>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	3301      	adds	r3, #1
 8003c72:	4a3d      	ldr	r2, [pc, #244]	; (8003d68 <xTaskIncrementTick+0x158>)
 8003c74:	6013      	str	r3, [r2, #0]
 8003c76:	f000 fad1 	bl	800421c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003c7a:	4b3c      	ldr	r3, [pc, #240]	; (8003d6c <xTaskIncrementTick+0x15c>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	693a      	ldr	r2, [r7, #16]
 8003c80:	429a      	cmp	r2, r3
 8003c82:	d349      	bcc.n	8003d18 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003c84:	4b36      	ldr	r3, [pc, #216]	; (8003d60 <xTaskIncrementTick+0x150>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d104      	bne.n	8003c98 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c8e:	4b37      	ldr	r3, [pc, #220]	; (8003d6c <xTaskIncrementTick+0x15c>)
 8003c90:	f04f 32ff 	mov.w	r2, #4294967295
 8003c94:	601a      	str	r2, [r3, #0]
					break;
 8003c96:	e03f      	b.n	8003d18 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003c98:	4b31      	ldr	r3, [pc, #196]	; (8003d60 <xTaskIncrementTick+0x150>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	68db      	ldr	r3, [r3, #12]
 8003c9e:	68db      	ldr	r3, [r3, #12]
 8003ca0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003ca8:	693a      	ldr	r2, [r7, #16]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	429a      	cmp	r2, r3
 8003cae:	d203      	bcs.n	8003cb8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003cb0:	4a2e      	ldr	r2, [pc, #184]	; (8003d6c <xTaskIncrementTick+0x15c>)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003cb6:	e02f      	b.n	8003d18 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	3304      	adds	r3, #4
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	f7fe ff57 	bl	8002b70 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d004      	beq.n	8003cd4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	3318      	adds	r3, #24
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f7fe ff4e 	bl	8002b70 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cd8:	4b25      	ldr	r3, [pc, #148]	; (8003d70 <xTaskIncrementTick+0x160>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	429a      	cmp	r2, r3
 8003cde:	d903      	bls.n	8003ce8 <xTaskIncrementTick+0xd8>
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ce4:	4a22      	ldr	r2, [pc, #136]	; (8003d70 <xTaskIncrementTick+0x160>)
 8003ce6:	6013      	str	r3, [r2, #0]
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cec:	4613      	mov	r3, r2
 8003cee:	009b      	lsls	r3, r3, #2
 8003cf0:	4413      	add	r3, r2
 8003cf2:	009b      	lsls	r3, r3, #2
 8003cf4:	4a1f      	ldr	r2, [pc, #124]	; (8003d74 <xTaskIncrementTick+0x164>)
 8003cf6:	441a      	add	r2, r3
 8003cf8:	68bb      	ldr	r3, [r7, #8]
 8003cfa:	3304      	adds	r3, #4
 8003cfc:	4619      	mov	r1, r3
 8003cfe:	4610      	mov	r0, r2
 8003d00:	f7fe fed9 	bl	8002ab6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003d04:	68bb      	ldr	r3, [r7, #8]
 8003d06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d08:	4b1b      	ldr	r3, [pc, #108]	; (8003d78 <xTaskIncrementTick+0x168>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d0e:	429a      	cmp	r2, r3
 8003d10:	d3b8      	bcc.n	8003c84 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8003d12:	2301      	movs	r3, #1
 8003d14:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003d16:	e7b5      	b.n	8003c84 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003d18:	4b17      	ldr	r3, [pc, #92]	; (8003d78 <xTaskIncrementTick+0x168>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d1e:	4915      	ldr	r1, [pc, #84]	; (8003d74 <xTaskIncrementTick+0x164>)
 8003d20:	4613      	mov	r3, r2
 8003d22:	009b      	lsls	r3, r3, #2
 8003d24:	4413      	add	r3, r2
 8003d26:	009b      	lsls	r3, r3, #2
 8003d28:	440b      	add	r3, r1
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	2b01      	cmp	r3, #1
 8003d2e:	d901      	bls.n	8003d34 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003d30:	2301      	movs	r3, #1
 8003d32:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003d34:	4b11      	ldr	r3, [pc, #68]	; (8003d7c <xTaskIncrementTick+0x16c>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d007      	beq.n	8003d4c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	617b      	str	r3, [r7, #20]
 8003d40:	e004      	b.n	8003d4c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003d42:	4b0f      	ldr	r3, [pc, #60]	; (8003d80 <xTaskIncrementTick+0x170>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	3301      	adds	r3, #1
 8003d48:	4a0d      	ldr	r2, [pc, #52]	; (8003d80 <xTaskIncrementTick+0x170>)
 8003d4a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003d4c:	697b      	ldr	r3, [r7, #20]
}
 8003d4e:	4618      	mov	r0, r3
 8003d50:	3718      	adds	r7, #24
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}
 8003d56:	bf00      	nop
 8003d58:	20000d34 	.word	0x20000d34
 8003d5c:	20000d10 	.word	0x20000d10
 8003d60:	20000cc4 	.word	0x20000cc4
 8003d64:	20000cc8 	.word	0x20000cc8
 8003d68:	20000d24 	.word	0x20000d24
 8003d6c:	20000d2c 	.word	0x20000d2c
 8003d70:	20000d14 	.word	0x20000d14
 8003d74:	2000083c 	.word	0x2000083c
 8003d78:	20000838 	.word	0x20000838
 8003d7c:	20000d20 	.word	0x20000d20
 8003d80:	20000d1c 	.word	0x20000d1c

08003d84 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003d84:	b480      	push	{r7}
 8003d86:	b085      	sub	sp, #20
 8003d88:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003d8a:	4b28      	ldr	r3, [pc, #160]	; (8003e2c <vTaskSwitchContext+0xa8>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d003      	beq.n	8003d9a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003d92:	4b27      	ldr	r3, [pc, #156]	; (8003e30 <vTaskSwitchContext+0xac>)
 8003d94:	2201      	movs	r2, #1
 8003d96:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003d98:	e041      	b.n	8003e1e <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8003d9a:	4b25      	ldr	r3, [pc, #148]	; (8003e30 <vTaskSwitchContext+0xac>)
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003da0:	4b24      	ldr	r3, [pc, #144]	; (8003e34 <vTaskSwitchContext+0xb0>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	60fb      	str	r3, [r7, #12]
 8003da6:	e010      	b.n	8003dca <vTaskSwitchContext+0x46>
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d10a      	bne.n	8003dc4 <vTaskSwitchContext+0x40>
	__asm volatile
 8003dae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003db2:	f383 8811 	msr	BASEPRI, r3
 8003db6:	f3bf 8f6f 	isb	sy
 8003dba:	f3bf 8f4f 	dsb	sy
 8003dbe:	607b      	str	r3, [r7, #4]
}
 8003dc0:	bf00      	nop
 8003dc2:	e7fe      	b.n	8003dc2 <vTaskSwitchContext+0x3e>
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	3b01      	subs	r3, #1
 8003dc8:	60fb      	str	r3, [r7, #12]
 8003dca:	491b      	ldr	r1, [pc, #108]	; (8003e38 <vTaskSwitchContext+0xb4>)
 8003dcc:	68fa      	ldr	r2, [r7, #12]
 8003dce:	4613      	mov	r3, r2
 8003dd0:	009b      	lsls	r3, r3, #2
 8003dd2:	4413      	add	r3, r2
 8003dd4:	009b      	lsls	r3, r3, #2
 8003dd6:	440b      	add	r3, r1
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d0e4      	beq.n	8003da8 <vTaskSwitchContext+0x24>
 8003dde:	68fa      	ldr	r2, [r7, #12]
 8003de0:	4613      	mov	r3, r2
 8003de2:	009b      	lsls	r3, r3, #2
 8003de4:	4413      	add	r3, r2
 8003de6:	009b      	lsls	r3, r3, #2
 8003de8:	4a13      	ldr	r2, [pc, #76]	; (8003e38 <vTaskSwitchContext+0xb4>)
 8003dea:	4413      	add	r3, r2
 8003dec:	60bb      	str	r3, [r7, #8]
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	685a      	ldr	r2, [r3, #4]
 8003df4:	68bb      	ldr	r3, [r7, #8]
 8003df6:	605a      	str	r2, [r3, #4]
 8003df8:	68bb      	ldr	r3, [r7, #8]
 8003dfa:	685a      	ldr	r2, [r3, #4]
 8003dfc:	68bb      	ldr	r3, [r7, #8]
 8003dfe:	3308      	adds	r3, #8
 8003e00:	429a      	cmp	r2, r3
 8003e02:	d104      	bne.n	8003e0e <vTaskSwitchContext+0x8a>
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	685a      	ldr	r2, [r3, #4]
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	605a      	str	r2, [r3, #4]
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	68db      	ldr	r3, [r3, #12]
 8003e14:	4a09      	ldr	r2, [pc, #36]	; (8003e3c <vTaskSwitchContext+0xb8>)
 8003e16:	6013      	str	r3, [r2, #0]
 8003e18:	4a06      	ldr	r2, [pc, #24]	; (8003e34 <vTaskSwitchContext+0xb0>)
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	6013      	str	r3, [r2, #0]
}
 8003e1e:	bf00      	nop
 8003e20:	3714      	adds	r7, #20
 8003e22:	46bd      	mov	sp, r7
 8003e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e28:	4770      	bx	lr
 8003e2a:	bf00      	nop
 8003e2c:	20000d34 	.word	0x20000d34
 8003e30:	20000d20 	.word	0x20000d20
 8003e34:	20000d14 	.word	0x20000d14
 8003e38:	2000083c 	.word	0x2000083c
 8003e3c:	20000838 	.word	0x20000838

08003e40 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b084      	sub	sp, #16
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
 8003e48:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d10a      	bne.n	8003e66 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8003e50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e54:	f383 8811 	msr	BASEPRI, r3
 8003e58:	f3bf 8f6f 	isb	sy
 8003e5c:	f3bf 8f4f 	dsb	sy
 8003e60:	60fb      	str	r3, [r7, #12]
}
 8003e62:	bf00      	nop
 8003e64:	e7fe      	b.n	8003e64 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003e66:	4b07      	ldr	r3, [pc, #28]	; (8003e84 <vTaskPlaceOnEventList+0x44>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	3318      	adds	r3, #24
 8003e6c:	4619      	mov	r1, r3
 8003e6e:	6878      	ldr	r0, [r7, #4]
 8003e70:	f7fe fe45 	bl	8002afe <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003e74:	2101      	movs	r1, #1
 8003e76:	6838      	ldr	r0, [r7, #0]
 8003e78:	f000 fa7c 	bl	8004374 <prvAddCurrentTaskToDelayedList>
}
 8003e7c:	bf00      	nop
 8003e7e:	3710      	adds	r7, #16
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bd80      	pop	{r7, pc}
 8003e84:	20000838 	.word	0x20000838

08003e88 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b086      	sub	sp, #24
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	60f8      	str	r0, [r7, #12]
 8003e90:	60b9      	str	r1, [r7, #8]
 8003e92:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d10a      	bne.n	8003eb0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8003e9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e9e:	f383 8811 	msr	BASEPRI, r3
 8003ea2:	f3bf 8f6f 	isb	sy
 8003ea6:	f3bf 8f4f 	dsb	sy
 8003eaa:	617b      	str	r3, [r7, #20]
}
 8003eac:	bf00      	nop
 8003eae:	e7fe      	b.n	8003eae <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003eb0:	4b0a      	ldr	r3, [pc, #40]	; (8003edc <vTaskPlaceOnEventListRestricted+0x54>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	3318      	adds	r3, #24
 8003eb6:	4619      	mov	r1, r3
 8003eb8:	68f8      	ldr	r0, [r7, #12]
 8003eba:	f7fe fdfc 	bl	8002ab6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d002      	beq.n	8003eca <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8003ec4:	f04f 33ff 	mov.w	r3, #4294967295
 8003ec8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003eca:	6879      	ldr	r1, [r7, #4]
 8003ecc:	68b8      	ldr	r0, [r7, #8]
 8003ece:	f000 fa51 	bl	8004374 <prvAddCurrentTaskToDelayedList>
	}
 8003ed2:	bf00      	nop
 8003ed4:	3718      	adds	r7, #24
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bd80      	pop	{r7, pc}
 8003eda:	bf00      	nop
 8003edc:	20000838 	.word	0x20000838

08003ee0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b086      	sub	sp, #24
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	68db      	ldr	r3, [r3, #12]
 8003eec:	68db      	ldr	r3, [r3, #12]
 8003eee:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003ef0:	693b      	ldr	r3, [r7, #16]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d10a      	bne.n	8003f0c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8003ef6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003efa:	f383 8811 	msr	BASEPRI, r3
 8003efe:	f3bf 8f6f 	isb	sy
 8003f02:	f3bf 8f4f 	dsb	sy
 8003f06:	60fb      	str	r3, [r7, #12]
}
 8003f08:	bf00      	nop
 8003f0a:	e7fe      	b.n	8003f0a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	3318      	adds	r3, #24
 8003f10:	4618      	mov	r0, r3
 8003f12:	f7fe fe2d 	bl	8002b70 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f16:	4b1e      	ldr	r3, [pc, #120]	; (8003f90 <xTaskRemoveFromEventList+0xb0>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d11d      	bne.n	8003f5a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003f1e:	693b      	ldr	r3, [r7, #16]
 8003f20:	3304      	adds	r3, #4
 8003f22:	4618      	mov	r0, r3
 8003f24:	f7fe fe24 	bl	8002b70 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003f28:	693b      	ldr	r3, [r7, #16]
 8003f2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f2c:	4b19      	ldr	r3, [pc, #100]	; (8003f94 <xTaskRemoveFromEventList+0xb4>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	429a      	cmp	r2, r3
 8003f32:	d903      	bls.n	8003f3c <xTaskRemoveFromEventList+0x5c>
 8003f34:	693b      	ldr	r3, [r7, #16]
 8003f36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f38:	4a16      	ldr	r2, [pc, #88]	; (8003f94 <xTaskRemoveFromEventList+0xb4>)
 8003f3a:	6013      	str	r3, [r2, #0]
 8003f3c:	693b      	ldr	r3, [r7, #16]
 8003f3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f40:	4613      	mov	r3, r2
 8003f42:	009b      	lsls	r3, r3, #2
 8003f44:	4413      	add	r3, r2
 8003f46:	009b      	lsls	r3, r3, #2
 8003f48:	4a13      	ldr	r2, [pc, #76]	; (8003f98 <xTaskRemoveFromEventList+0xb8>)
 8003f4a:	441a      	add	r2, r3
 8003f4c:	693b      	ldr	r3, [r7, #16]
 8003f4e:	3304      	adds	r3, #4
 8003f50:	4619      	mov	r1, r3
 8003f52:	4610      	mov	r0, r2
 8003f54:	f7fe fdaf 	bl	8002ab6 <vListInsertEnd>
 8003f58:	e005      	b.n	8003f66 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003f5a:	693b      	ldr	r3, [r7, #16]
 8003f5c:	3318      	adds	r3, #24
 8003f5e:	4619      	mov	r1, r3
 8003f60:	480e      	ldr	r0, [pc, #56]	; (8003f9c <xTaskRemoveFromEventList+0xbc>)
 8003f62:	f7fe fda8 	bl	8002ab6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003f66:	693b      	ldr	r3, [r7, #16]
 8003f68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f6a:	4b0d      	ldr	r3, [pc, #52]	; (8003fa0 <xTaskRemoveFromEventList+0xc0>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f70:	429a      	cmp	r2, r3
 8003f72:	d905      	bls.n	8003f80 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003f74:	2301      	movs	r3, #1
 8003f76:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003f78:	4b0a      	ldr	r3, [pc, #40]	; (8003fa4 <xTaskRemoveFromEventList+0xc4>)
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	601a      	str	r2, [r3, #0]
 8003f7e:	e001      	b.n	8003f84 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8003f80:	2300      	movs	r3, #0
 8003f82:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003f84:	697b      	ldr	r3, [r7, #20]
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	3718      	adds	r7, #24
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}
 8003f8e:	bf00      	nop
 8003f90:	20000d34 	.word	0x20000d34
 8003f94:	20000d14 	.word	0x20000d14
 8003f98:	2000083c 	.word	0x2000083c
 8003f9c:	20000ccc 	.word	0x20000ccc
 8003fa0:	20000838 	.word	0x20000838
 8003fa4:	20000d20 	.word	0x20000d20

08003fa8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b083      	sub	sp, #12
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003fb0:	4b06      	ldr	r3, [pc, #24]	; (8003fcc <vTaskInternalSetTimeOutState+0x24>)
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003fb8:	4b05      	ldr	r3, [pc, #20]	; (8003fd0 <vTaskInternalSetTimeOutState+0x28>)
 8003fba:	681a      	ldr	r2, [r3, #0]
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	605a      	str	r2, [r3, #4]
}
 8003fc0:	bf00      	nop
 8003fc2:	370c      	adds	r7, #12
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fca:	4770      	bx	lr
 8003fcc:	20000d24 	.word	0x20000d24
 8003fd0:	20000d10 	.word	0x20000d10

08003fd4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b088      	sub	sp, #32
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
 8003fdc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d10a      	bne.n	8003ffa <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8003fe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fe8:	f383 8811 	msr	BASEPRI, r3
 8003fec:	f3bf 8f6f 	isb	sy
 8003ff0:	f3bf 8f4f 	dsb	sy
 8003ff4:	613b      	str	r3, [r7, #16]
}
 8003ff6:	bf00      	nop
 8003ff8:	e7fe      	b.n	8003ff8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d10a      	bne.n	8004016 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8004000:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004004:	f383 8811 	msr	BASEPRI, r3
 8004008:	f3bf 8f6f 	isb	sy
 800400c:	f3bf 8f4f 	dsb	sy
 8004010:	60fb      	str	r3, [r7, #12]
}
 8004012:	bf00      	nop
 8004014:	e7fe      	b.n	8004014 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8004016:	f000 fe7d 	bl	8004d14 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800401a:	4b1d      	ldr	r3, [pc, #116]	; (8004090 <xTaskCheckForTimeOut+0xbc>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	69ba      	ldr	r2, [r7, #24]
 8004026:	1ad3      	subs	r3, r2, r3
 8004028:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004032:	d102      	bne.n	800403a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004034:	2300      	movs	r3, #0
 8004036:	61fb      	str	r3, [r7, #28]
 8004038:	e023      	b.n	8004082 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681a      	ldr	r2, [r3, #0]
 800403e:	4b15      	ldr	r3, [pc, #84]	; (8004094 <xTaskCheckForTimeOut+0xc0>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	429a      	cmp	r2, r3
 8004044:	d007      	beq.n	8004056 <xTaskCheckForTimeOut+0x82>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	69ba      	ldr	r2, [r7, #24]
 800404c:	429a      	cmp	r2, r3
 800404e:	d302      	bcc.n	8004056 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004050:	2301      	movs	r3, #1
 8004052:	61fb      	str	r3, [r7, #28]
 8004054:	e015      	b.n	8004082 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	697a      	ldr	r2, [r7, #20]
 800405c:	429a      	cmp	r2, r3
 800405e:	d20b      	bcs.n	8004078 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	697b      	ldr	r3, [r7, #20]
 8004066:	1ad2      	subs	r2, r2, r3
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800406c:	6878      	ldr	r0, [r7, #4]
 800406e:	f7ff ff9b 	bl	8003fa8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004072:	2300      	movs	r3, #0
 8004074:	61fb      	str	r3, [r7, #28]
 8004076:	e004      	b.n	8004082 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	2200      	movs	r2, #0
 800407c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800407e:	2301      	movs	r3, #1
 8004080:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004082:	f000 fe77 	bl	8004d74 <vPortExitCritical>

	return xReturn;
 8004086:	69fb      	ldr	r3, [r7, #28]
}
 8004088:	4618      	mov	r0, r3
 800408a:	3720      	adds	r7, #32
 800408c:	46bd      	mov	sp, r7
 800408e:	bd80      	pop	{r7, pc}
 8004090:	20000d10 	.word	0x20000d10
 8004094:	20000d24 	.word	0x20000d24

08004098 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004098:	b480      	push	{r7}
 800409a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800409c:	4b03      	ldr	r3, [pc, #12]	; (80040ac <vTaskMissedYield+0x14>)
 800409e:	2201      	movs	r2, #1
 80040a0:	601a      	str	r2, [r3, #0]
}
 80040a2:	bf00      	nop
 80040a4:	46bd      	mov	sp, r7
 80040a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040aa:	4770      	bx	lr
 80040ac:	20000d20 	.word	0x20000d20

080040b0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b082      	sub	sp, #8
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80040b8:	f000 f852 	bl	8004160 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80040bc:	4b06      	ldr	r3, [pc, #24]	; (80040d8 <prvIdleTask+0x28>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	2b01      	cmp	r3, #1
 80040c2:	d9f9      	bls.n	80040b8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80040c4:	4b05      	ldr	r3, [pc, #20]	; (80040dc <prvIdleTask+0x2c>)
 80040c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80040ca:	601a      	str	r2, [r3, #0]
 80040cc:	f3bf 8f4f 	dsb	sy
 80040d0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80040d4:	e7f0      	b.n	80040b8 <prvIdleTask+0x8>
 80040d6:	bf00      	nop
 80040d8:	2000083c 	.word	0x2000083c
 80040dc:	e000ed04 	.word	0xe000ed04

080040e0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b082      	sub	sp, #8
 80040e4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80040e6:	2300      	movs	r3, #0
 80040e8:	607b      	str	r3, [r7, #4]
 80040ea:	e00c      	b.n	8004106 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80040ec:	687a      	ldr	r2, [r7, #4]
 80040ee:	4613      	mov	r3, r2
 80040f0:	009b      	lsls	r3, r3, #2
 80040f2:	4413      	add	r3, r2
 80040f4:	009b      	lsls	r3, r3, #2
 80040f6:	4a12      	ldr	r2, [pc, #72]	; (8004140 <prvInitialiseTaskLists+0x60>)
 80040f8:	4413      	add	r3, r2
 80040fa:	4618      	mov	r0, r3
 80040fc:	f7fe fcae 	bl	8002a5c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	3301      	adds	r3, #1
 8004104:	607b      	str	r3, [r7, #4]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2b37      	cmp	r3, #55	; 0x37
 800410a:	d9ef      	bls.n	80040ec <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800410c:	480d      	ldr	r0, [pc, #52]	; (8004144 <prvInitialiseTaskLists+0x64>)
 800410e:	f7fe fca5 	bl	8002a5c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004112:	480d      	ldr	r0, [pc, #52]	; (8004148 <prvInitialiseTaskLists+0x68>)
 8004114:	f7fe fca2 	bl	8002a5c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004118:	480c      	ldr	r0, [pc, #48]	; (800414c <prvInitialiseTaskLists+0x6c>)
 800411a:	f7fe fc9f 	bl	8002a5c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800411e:	480c      	ldr	r0, [pc, #48]	; (8004150 <prvInitialiseTaskLists+0x70>)
 8004120:	f7fe fc9c 	bl	8002a5c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004124:	480b      	ldr	r0, [pc, #44]	; (8004154 <prvInitialiseTaskLists+0x74>)
 8004126:	f7fe fc99 	bl	8002a5c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800412a:	4b0b      	ldr	r3, [pc, #44]	; (8004158 <prvInitialiseTaskLists+0x78>)
 800412c:	4a05      	ldr	r2, [pc, #20]	; (8004144 <prvInitialiseTaskLists+0x64>)
 800412e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004130:	4b0a      	ldr	r3, [pc, #40]	; (800415c <prvInitialiseTaskLists+0x7c>)
 8004132:	4a05      	ldr	r2, [pc, #20]	; (8004148 <prvInitialiseTaskLists+0x68>)
 8004134:	601a      	str	r2, [r3, #0]
}
 8004136:	bf00      	nop
 8004138:	3708      	adds	r7, #8
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}
 800413e:	bf00      	nop
 8004140:	2000083c 	.word	0x2000083c
 8004144:	20000c9c 	.word	0x20000c9c
 8004148:	20000cb0 	.word	0x20000cb0
 800414c:	20000ccc 	.word	0x20000ccc
 8004150:	20000ce0 	.word	0x20000ce0
 8004154:	20000cf8 	.word	0x20000cf8
 8004158:	20000cc4 	.word	0x20000cc4
 800415c:	20000cc8 	.word	0x20000cc8

08004160 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b082      	sub	sp, #8
 8004164:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004166:	e019      	b.n	800419c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004168:	f000 fdd4 	bl	8004d14 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800416c:	4b10      	ldr	r3, [pc, #64]	; (80041b0 <prvCheckTasksWaitingTermination+0x50>)
 800416e:	68db      	ldr	r3, [r3, #12]
 8004170:	68db      	ldr	r3, [r3, #12]
 8004172:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	3304      	adds	r3, #4
 8004178:	4618      	mov	r0, r3
 800417a:	f7fe fcf9 	bl	8002b70 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800417e:	4b0d      	ldr	r3, [pc, #52]	; (80041b4 <prvCheckTasksWaitingTermination+0x54>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	3b01      	subs	r3, #1
 8004184:	4a0b      	ldr	r2, [pc, #44]	; (80041b4 <prvCheckTasksWaitingTermination+0x54>)
 8004186:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004188:	4b0b      	ldr	r3, [pc, #44]	; (80041b8 <prvCheckTasksWaitingTermination+0x58>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	3b01      	subs	r3, #1
 800418e:	4a0a      	ldr	r2, [pc, #40]	; (80041b8 <prvCheckTasksWaitingTermination+0x58>)
 8004190:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004192:	f000 fdef 	bl	8004d74 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	f000 f810 	bl	80041bc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800419c:	4b06      	ldr	r3, [pc, #24]	; (80041b8 <prvCheckTasksWaitingTermination+0x58>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d1e1      	bne.n	8004168 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80041a4:	bf00      	nop
 80041a6:	bf00      	nop
 80041a8:	3708      	adds	r7, #8
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}
 80041ae:	bf00      	nop
 80041b0:	20000ce0 	.word	0x20000ce0
 80041b4:	20000d0c 	.word	0x20000d0c
 80041b8:	20000cf4 	.word	0x20000cf4

080041bc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b084      	sub	sp, #16
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d108      	bne.n	80041e0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041d2:	4618      	mov	r0, r3
 80041d4:	f000 ff8c 	bl	80050f0 <vPortFree>
				vPortFree( pxTCB );
 80041d8:	6878      	ldr	r0, [r7, #4]
 80041da:	f000 ff89 	bl	80050f0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80041de:	e018      	b.n	8004212 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80041e6:	2b01      	cmp	r3, #1
 80041e8:	d103      	bne.n	80041f2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	f000 ff80 	bl	80050f0 <vPortFree>
	}
 80041f0:	e00f      	b.n	8004212 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80041f8:	2b02      	cmp	r3, #2
 80041fa:	d00a      	beq.n	8004212 <prvDeleteTCB+0x56>
	__asm volatile
 80041fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004200:	f383 8811 	msr	BASEPRI, r3
 8004204:	f3bf 8f6f 	isb	sy
 8004208:	f3bf 8f4f 	dsb	sy
 800420c:	60fb      	str	r3, [r7, #12]
}
 800420e:	bf00      	nop
 8004210:	e7fe      	b.n	8004210 <prvDeleteTCB+0x54>
	}
 8004212:	bf00      	nop
 8004214:	3710      	adds	r7, #16
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}
	...

0800421c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800421c:	b480      	push	{r7}
 800421e:	b083      	sub	sp, #12
 8004220:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004222:	4b0c      	ldr	r3, [pc, #48]	; (8004254 <prvResetNextTaskUnblockTime+0x38>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d104      	bne.n	8004236 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800422c:	4b0a      	ldr	r3, [pc, #40]	; (8004258 <prvResetNextTaskUnblockTime+0x3c>)
 800422e:	f04f 32ff 	mov.w	r2, #4294967295
 8004232:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004234:	e008      	b.n	8004248 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004236:	4b07      	ldr	r3, [pc, #28]	; (8004254 <prvResetNextTaskUnblockTime+0x38>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	68db      	ldr	r3, [r3, #12]
 800423c:	68db      	ldr	r3, [r3, #12]
 800423e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	685b      	ldr	r3, [r3, #4]
 8004244:	4a04      	ldr	r2, [pc, #16]	; (8004258 <prvResetNextTaskUnblockTime+0x3c>)
 8004246:	6013      	str	r3, [r2, #0]
}
 8004248:	bf00      	nop
 800424a:	370c      	adds	r7, #12
 800424c:	46bd      	mov	sp, r7
 800424e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004252:	4770      	bx	lr
 8004254:	20000cc4 	.word	0x20000cc4
 8004258:	20000d2c 	.word	0x20000d2c

0800425c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800425c:	b480      	push	{r7}
 800425e:	b083      	sub	sp, #12
 8004260:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004262:	4b0b      	ldr	r3, [pc, #44]	; (8004290 <xTaskGetSchedulerState+0x34>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d102      	bne.n	8004270 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800426a:	2301      	movs	r3, #1
 800426c:	607b      	str	r3, [r7, #4]
 800426e:	e008      	b.n	8004282 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004270:	4b08      	ldr	r3, [pc, #32]	; (8004294 <xTaskGetSchedulerState+0x38>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d102      	bne.n	800427e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004278:	2302      	movs	r3, #2
 800427a:	607b      	str	r3, [r7, #4]
 800427c:	e001      	b.n	8004282 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800427e:	2300      	movs	r3, #0
 8004280:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004282:	687b      	ldr	r3, [r7, #4]
	}
 8004284:	4618      	mov	r0, r3
 8004286:	370c      	adds	r7, #12
 8004288:	46bd      	mov	sp, r7
 800428a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428e:	4770      	bx	lr
 8004290:	20000d18 	.word	0x20000d18
 8004294:	20000d34 	.word	0x20000d34

08004298 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004298:	b580      	push	{r7, lr}
 800429a:	b086      	sub	sp, #24
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80042a4:	2300      	movs	r3, #0
 80042a6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d056      	beq.n	800435c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80042ae:	4b2e      	ldr	r3, [pc, #184]	; (8004368 <xTaskPriorityDisinherit+0xd0>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	693a      	ldr	r2, [r7, #16]
 80042b4:	429a      	cmp	r2, r3
 80042b6:	d00a      	beq.n	80042ce <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80042b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042bc:	f383 8811 	msr	BASEPRI, r3
 80042c0:	f3bf 8f6f 	isb	sy
 80042c4:	f3bf 8f4f 	dsb	sy
 80042c8:	60fb      	str	r3, [r7, #12]
}
 80042ca:	bf00      	nop
 80042cc:	e7fe      	b.n	80042cc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d10a      	bne.n	80042ec <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80042d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042da:	f383 8811 	msr	BASEPRI, r3
 80042de:	f3bf 8f6f 	isb	sy
 80042e2:	f3bf 8f4f 	dsb	sy
 80042e6:	60bb      	str	r3, [r7, #8]
}
 80042e8:	bf00      	nop
 80042ea:	e7fe      	b.n	80042ea <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042f0:	1e5a      	subs	r2, r3, #1
 80042f2:	693b      	ldr	r3, [r7, #16]
 80042f4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80042f6:	693b      	ldr	r3, [r7, #16]
 80042f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042fa:	693b      	ldr	r3, [r7, #16]
 80042fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042fe:	429a      	cmp	r2, r3
 8004300:	d02c      	beq.n	800435c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004302:	693b      	ldr	r3, [r7, #16]
 8004304:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004306:	2b00      	cmp	r3, #0
 8004308:	d128      	bne.n	800435c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800430a:	693b      	ldr	r3, [r7, #16]
 800430c:	3304      	adds	r3, #4
 800430e:	4618      	mov	r0, r3
 8004310:	f7fe fc2e 	bl	8002b70 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004314:	693b      	ldr	r3, [r7, #16]
 8004316:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004318:	693b      	ldr	r3, [r7, #16]
 800431a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004320:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004324:	693b      	ldr	r3, [r7, #16]
 8004326:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800432c:	4b0f      	ldr	r3, [pc, #60]	; (800436c <xTaskPriorityDisinherit+0xd4>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	429a      	cmp	r2, r3
 8004332:	d903      	bls.n	800433c <xTaskPriorityDisinherit+0xa4>
 8004334:	693b      	ldr	r3, [r7, #16]
 8004336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004338:	4a0c      	ldr	r2, [pc, #48]	; (800436c <xTaskPriorityDisinherit+0xd4>)
 800433a:	6013      	str	r3, [r2, #0]
 800433c:	693b      	ldr	r3, [r7, #16]
 800433e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004340:	4613      	mov	r3, r2
 8004342:	009b      	lsls	r3, r3, #2
 8004344:	4413      	add	r3, r2
 8004346:	009b      	lsls	r3, r3, #2
 8004348:	4a09      	ldr	r2, [pc, #36]	; (8004370 <xTaskPriorityDisinherit+0xd8>)
 800434a:	441a      	add	r2, r3
 800434c:	693b      	ldr	r3, [r7, #16]
 800434e:	3304      	adds	r3, #4
 8004350:	4619      	mov	r1, r3
 8004352:	4610      	mov	r0, r2
 8004354:	f7fe fbaf 	bl	8002ab6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004358:	2301      	movs	r3, #1
 800435a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800435c:	697b      	ldr	r3, [r7, #20]
	}
 800435e:	4618      	mov	r0, r3
 8004360:	3718      	adds	r7, #24
 8004362:	46bd      	mov	sp, r7
 8004364:	bd80      	pop	{r7, pc}
 8004366:	bf00      	nop
 8004368:	20000838 	.word	0x20000838
 800436c:	20000d14 	.word	0x20000d14
 8004370:	2000083c 	.word	0x2000083c

08004374 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b084      	sub	sp, #16
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
 800437c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800437e:	4b21      	ldr	r3, [pc, #132]	; (8004404 <prvAddCurrentTaskToDelayedList+0x90>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004384:	4b20      	ldr	r3, [pc, #128]	; (8004408 <prvAddCurrentTaskToDelayedList+0x94>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	3304      	adds	r3, #4
 800438a:	4618      	mov	r0, r3
 800438c:	f7fe fbf0 	bl	8002b70 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004396:	d10a      	bne.n	80043ae <prvAddCurrentTaskToDelayedList+0x3a>
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d007      	beq.n	80043ae <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800439e:	4b1a      	ldr	r3, [pc, #104]	; (8004408 <prvAddCurrentTaskToDelayedList+0x94>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	3304      	adds	r3, #4
 80043a4:	4619      	mov	r1, r3
 80043a6:	4819      	ldr	r0, [pc, #100]	; (800440c <prvAddCurrentTaskToDelayedList+0x98>)
 80043a8:	f7fe fb85 	bl	8002ab6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80043ac:	e026      	b.n	80043fc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80043ae:	68fa      	ldr	r2, [r7, #12]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	4413      	add	r3, r2
 80043b4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80043b6:	4b14      	ldr	r3, [pc, #80]	; (8004408 <prvAddCurrentTaskToDelayedList+0x94>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	68ba      	ldr	r2, [r7, #8]
 80043bc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80043be:	68ba      	ldr	r2, [r7, #8]
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	429a      	cmp	r2, r3
 80043c4:	d209      	bcs.n	80043da <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80043c6:	4b12      	ldr	r3, [pc, #72]	; (8004410 <prvAddCurrentTaskToDelayedList+0x9c>)
 80043c8:	681a      	ldr	r2, [r3, #0]
 80043ca:	4b0f      	ldr	r3, [pc, #60]	; (8004408 <prvAddCurrentTaskToDelayedList+0x94>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	3304      	adds	r3, #4
 80043d0:	4619      	mov	r1, r3
 80043d2:	4610      	mov	r0, r2
 80043d4:	f7fe fb93 	bl	8002afe <vListInsert>
}
 80043d8:	e010      	b.n	80043fc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80043da:	4b0e      	ldr	r3, [pc, #56]	; (8004414 <prvAddCurrentTaskToDelayedList+0xa0>)
 80043dc:	681a      	ldr	r2, [r3, #0]
 80043de:	4b0a      	ldr	r3, [pc, #40]	; (8004408 <prvAddCurrentTaskToDelayedList+0x94>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	3304      	adds	r3, #4
 80043e4:	4619      	mov	r1, r3
 80043e6:	4610      	mov	r0, r2
 80043e8:	f7fe fb89 	bl	8002afe <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80043ec:	4b0a      	ldr	r3, [pc, #40]	; (8004418 <prvAddCurrentTaskToDelayedList+0xa4>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	68ba      	ldr	r2, [r7, #8]
 80043f2:	429a      	cmp	r2, r3
 80043f4:	d202      	bcs.n	80043fc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80043f6:	4a08      	ldr	r2, [pc, #32]	; (8004418 <prvAddCurrentTaskToDelayedList+0xa4>)
 80043f8:	68bb      	ldr	r3, [r7, #8]
 80043fa:	6013      	str	r3, [r2, #0]
}
 80043fc:	bf00      	nop
 80043fe:	3710      	adds	r7, #16
 8004400:	46bd      	mov	sp, r7
 8004402:	bd80      	pop	{r7, pc}
 8004404:	20000d10 	.word	0x20000d10
 8004408:	20000838 	.word	0x20000838
 800440c:	20000cf8 	.word	0x20000cf8
 8004410:	20000cc8 	.word	0x20000cc8
 8004414:	20000cc4 	.word	0x20000cc4
 8004418:	20000d2c 	.word	0x20000d2c

0800441c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b08a      	sub	sp, #40	; 0x28
 8004420:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004422:	2300      	movs	r3, #0
 8004424:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004426:	f000 fb07 	bl	8004a38 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800442a:	4b1c      	ldr	r3, [pc, #112]	; (800449c <xTimerCreateTimerTask+0x80>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d021      	beq.n	8004476 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004432:	2300      	movs	r3, #0
 8004434:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004436:	2300      	movs	r3, #0
 8004438:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800443a:	1d3a      	adds	r2, r7, #4
 800443c:	f107 0108 	add.w	r1, r7, #8
 8004440:	f107 030c 	add.w	r3, r7, #12
 8004444:	4618      	mov	r0, r3
 8004446:	f7fe faef 	bl	8002a28 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800444a:	6879      	ldr	r1, [r7, #4]
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	68fa      	ldr	r2, [r7, #12]
 8004450:	9202      	str	r2, [sp, #8]
 8004452:	9301      	str	r3, [sp, #4]
 8004454:	2302      	movs	r3, #2
 8004456:	9300      	str	r3, [sp, #0]
 8004458:	2300      	movs	r3, #0
 800445a:	460a      	mov	r2, r1
 800445c:	4910      	ldr	r1, [pc, #64]	; (80044a0 <xTimerCreateTimerTask+0x84>)
 800445e:	4811      	ldr	r0, [pc, #68]	; (80044a4 <xTimerCreateTimerTask+0x88>)
 8004460:	f7ff f89c 	bl	800359c <xTaskCreateStatic>
 8004464:	4603      	mov	r3, r0
 8004466:	4a10      	ldr	r2, [pc, #64]	; (80044a8 <xTimerCreateTimerTask+0x8c>)
 8004468:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800446a:	4b0f      	ldr	r3, [pc, #60]	; (80044a8 <xTimerCreateTimerTask+0x8c>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d001      	beq.n	8004476 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004472:	2301      	movs	r3, #1
 8004474:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d10a      	bne.n	8004492 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800447c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004480:	f383 8811 	msr	BASEPRI, r3
 8004484:	f3bf 8f6f 	isb	sy
 8004488:	f3bf 8f4f 	dsb	sy
 800448c:	613b      	str	r3, [r7, #16]
}
 800448e:	bf00      	nop
 8004490:	e7fe      	b.n	8004490 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004492:	697b      	ldr	r3, [r7, #20]
}
 8004494:	4618      	mov	r0, r3
 8004496:	3718      	adds	r7, #24
 8004498:	46bd      	mov	sp, r7
 800449a:	bd80      	pop	{r7, pc}
 800449c:	20000d68 	.word	0x20000d68
 80044a0:	08006334 	.word	0x08006334
 80044a4:	080045e1 	.word	0x080045e1
 80044a8:	20000d6c 	.word	0x20000d6c

080044ac <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b08a      	sub	sp, #40	; 0x28
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	60f8      	str	r0, [r7, #12]
 80044b4:	60b9      	str	r1, [r7, #8]
 80044b6:	607a      	str	r2, [r7, #4]
 80044b8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80044ba:	2300      	movs	r3, #0
 80044bc:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d10a      	bne.n	80044da <xTimerGenericCommand+0x2e>
	__asm volatile
 80044c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044c8:	f383 8811 	msr	BASEPRI, r3
 80044cc:	f3bf 8f6f 	isb	sy
 80044d0:	f3bf 8f4f 	dsb	sy
 80044d4:	623b      	str	r3, [r7, #32]
}
 80044d6:	bf00      	nop
 80044d8:	e7fe      	b.n	80044d8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80044da:	4b1a      	ldr	r3, [pc, #104]	; (8004544 <xTimerGenericCommand+0x98>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d02a      	beq.n	8004538 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80044e2:	68bb      	ldr	r3, [r7, #8]
 80044e4:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	2b05      	cmp	r3, #5
 80044f2:	dc18      	bgt.n	8004526 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80044f4:	f7ff feb2 	bl	800425c <xTaskGetSchedulerState>
 80044f8:	4603      	mov	r3, r0
 80044fa:	2b02      	cmp	r3, #2
 80044fc:	d109      	bne.n	8004512 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80044fe:	4b11      	ldr	r3, [pc, #68]	; (8004544 <xTimerGenericCommand+0x98>)
 8004500:	6818      	ldr	r0, [r3, #0]
 8004502:	f107 0110 	add.w	r1, r7, #16
 8004506:	2300      	movs	r3, #0
 8004508:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800450a:	f7fe fc5f 	bl	8002dcc <xQueueGenericSend>
 800450e:	6278      	str	r0, [r7, #36]	; 0x24
 8004510:	e012      	b.n	8004538 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004512:	4b0c      	ldr	r3, [pc, #48]	; (8004544 <xTimerGenericCommand+0x98>)
 8004514:	6818      	ldr	r0, [r3, #0]
 8004516:	f107 0110 	add.w	r1, r7, #16
 800451a:	2300      	movs	r3, #0
 800451c:	2200      	movs	r2, #0
 800451e:	f7fe fc55 	bl	8002dcc <xQueueGenericSend>
 8004522:	6278      	str	r0, [r7, #36]	; 0x24
 8004524:	e008      	b.n	8004538 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004526:	4b07      	ldr	r3, [pc, #28]	; (8004544 <xTimerGenericCommand+0x98>)
 8004528:	6818      	ldr	r0, [r3, #0]
 800452a:	f107 0110 	add.w	r1, r7, #16
 800452e:	2300      	movs	r3, #0
 8004530:	683a      	ldr	r2, [r7, #0]
 8004532:	f7fe fd49 	bl	8002fc8 <xQueueGenericSendFromISR>
 8004536:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800453a:	4618      	mov	r0, r3
 800453c:	3728      	adds	r7, #40	; 0x28
 800453e:	46bd      	mov	sp, r7
 8004540:	bd80      	pop	{r7, pc}
 8004542:	bf00      	nop
 8004544:	20000d68 	.word	0x20000d68

08004548 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b088      	sub	sp, #32
 800454c:	af02      	add	r7, sp, #8
 800454e:	6078      	str	r0, [r7, #4]
 8004550:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004552:	4b22      	ldr	r3, [pc, #136]	; (80045dc <prvProcessExpiredTimer+0x94>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	68db      	ldr	r3, [r3, #12]
 8004558:	68db      	ldr	r3, [r3, #12]
 800455a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800455c:	697b      	ldr	r3, [r7, #20]
 800455e:	3304      	adds	r3, #4
 8004560:	4618      	mov	r0, r3
 8004562:	f7fe fb05 	bl	8002b70 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004566:	697b      	ldr	r3, [r7, #20]
 8004568:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800456c:	f003 0304 	and.w	r3, r3, #4
 8004570:	2b00      	cmp	r3, #0
 8004572:	d022      	beq.n	80045ba <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	699a      	ldr	r2, [r3, #24]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	18d1      	adds	r1, r2, r3
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	683a      	ldr	r2, [r7, #0]
 8004580:	6978      	ldr	r0, [r7, #20]
 8004582:	f000 f8d1 	bl	8004728 <prvInsertTimerInActiveList>
 8004586:	4603      	mov	r3, r0
 8004588:	2b00      	cmp	r3, #0
 800458a:	d01f      	beq.n	80045cc <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800458c:	2300      	movs	r3, #0
 800458e:	9300      	str	r3, [sp, #0]
 8004590:	2300      	movs	r3, #0
 8004592:	687a      	ldr	r2, [r7, #4]
 8004594:	2100      	movs	r1, #0
 8004596:	6978      	ldr	r0, [r7, #20]
 8004598:	f7ff ff88 	bl	80044ac <xTimerGenericCommand>
 800459c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d113      	bne.n	80045cc <prvProcessExpiredTimer+0x84>
	__asm volatile
 80045a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045a8:	f383 8811 	msr	BASEPRI, r3
 80045ac:	f3bf 8f6f 	isb	sy
 80045b0:	f3bf 8f4f 	dsb	sy
 80045b4:	60fb      	str	r3, [r7, #12]
}
 80045b6:	bf00      	nop
 80045b8:	e7fe      	b.n	80045b8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80045ba:	697b      	ldr	r3, [r7, #20]
 80045bc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80045c0:	f023 0301 	bic.w	r3, r3, #1
 80045c4:	b2da      	uxtb	r2, r3
 80045c6:	697b      	ldr	r3, [r7, #20]
 80045c8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80045cc:	697b      	ldr	r3, [r7, #20]
 80045ce:	6a1b      	ldr	r3, [r3, #32]
 80045d0:	6978      	ldr	r0, [r7, #20]
 80045d2:	4798      	blx	r3
}
 80045d4:	bf00      	nop
 80045d6:	3718      	adds	r7, #24
 80045d8:	46bd      	mov	sp, r7
 80045da:	bd80      	pop	{r7, pc}
 80045dc:	20000d60 	.word	0x20000d60

080045e0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b084      	sub	sp, #16
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80045e8:	f107 0308 	add.w	r3, r7, #8
 80045ec:	4618      	mov	r0, r3
 80045ee:	f000 f857 	bl	80046a0 <prvGetNextExpireTime>
 80045f2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80045f4:	68bb      	ldr	r3, [r7, #8]
 80045f6:	4619      	mov	r1, r3
 80045f8:	68f8      	ldr	r0, [r7, #12]
 80045fa:	f000 f803 	bl	8004604 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80045fe:	f000 f8d5 	bl	80047ac <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004602:	e7f1      	b.n	80045e8 <prvTimerTask+0x8>

08004604 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b084      	sub	sp, #16
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
 800460c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800460e:	f7ff fa43 	bl	8003a98 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004612:	f107 0308 	add.w	r3, r7, #8
 8004616:	4618      	mov	r0, r3
 8004618:	f000 f866 	bl	80046e8 <prvSampleTimeNow>
 800461c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800461e:	68bb      	ldr	r3, [r7, #8]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d130      	bne.n	8004686 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d10a      	bne.n	8004640 <prvProcessTimerOrBlockTask+0x3c>
 800462a:	687a      	ldr	r2, [r7, #4]
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	429a      	cmp	r2, r3
 8004630:	d806      	bhi.n	8004640 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004632:	f7ff fa3f 	bl	8003ab4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004636:	68f9      	ldr	r1, [r7, #12]
 8004638:	6878      	ldr	r0, [r7, #4]
 800463a:	f7ff ff85 	bl	8004548 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800463e:	e024      	b.n	800468a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d008      	beq.n	8004658 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004646:	4b13      	ldr	r3, [pc, #76]	; (8004694 <prvProcessTimerOrBlockTask+0x90>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d101      	bne.n	8004654 <prvProcessTimerOrBlockTask+0x50>
 8004650:	2301      	movs	r3, #1
 8004652:	e000      	b.n	8004656 <prvProcessTimerOrBlockTask+0x52>
 8004654:	2300      	movs	r3, #0
 8004656:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004658:	4b0f      	ldr	r3, [pc, #60]	; (8004698 <prvProcessTimerOrBlockTask+0x94>)
 800465a:	6818      	ldr	r0, [r3, #0]
 800465c:	687a      	ldr	r2, [r7, #4]
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	1ad3      	subs	r3, r2, r3
 8004662:	683a      	ldr	r2, [r7, #0]
 8004664:	4619      	mov	r1, r3
 8004666:	f7fe ff65 	bl	8003534 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800466a:	f7ff fa23 	bl	8003ab4 <xTaskResumeAll>
 800466e:	4603      	mov	r3, r0
 8004670:	2b00      	cmp	r3, #0
 8004672:	d10a      	bne.n	800468a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004674:	4b09      	ldr	r3, [pc, #36]	; (800469c <prvProcessTimerOrBlockTask+0x98>)
 8004676:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800467a:	601a      	str	r2, [r3, #0]
 800467c:	f3bf 8f4f 	dsb	sy
 8004680:	f3bf 8f6f 	isb	sy
}
 8004684:	e001      	b.n	800468a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004686:	f7ff fa15 	bl	8003ab4 <xTaskResumeAll>
}
 800468a:	bf00      	nop
 800468c:	3710      	adds	r7, #16
 800468e:	46bd      	mov	sp, r7
 8004690:	bd80      	pop	{r7, pc}
 8004692:	bf00      	nop
 8004694:	20000d64 	.word	0x20000d64
 8004698:	20000d68 	.word	0x20000d68
 800469c:	e000ed04 	.word	0xe000ed04

080046a0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80046a0:	b480      	push	{r7}
 80046a2:	b085      	sub	sp, #20
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80046a8:	4b0e      	ldr	r3, [pc, #56]	; (80046e4 <prvGetNextExpireTime+0x44>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d101      	bne.n	80046b6 <prvGetNextExpireTime+0x16>
 80046b2:	2201      	movs	r2, #1
 80046b4:	e000      	b.n	80046b8 <prvGetNextExpireTime+0x18>
 80046b6:	2200      	movs	r2, #0
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d105      	bne.n	80046d0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80046c4:	4b07      	ldr	r3, [pc, #28]	; (80046e4 <prvGetNextExpireTime+0x44>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	68db      	ldr	r3, [r3, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	60fb      	str	r3, [r7, #12]
 80046ce:	e001      	b.n	80046d4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80046d0:	2300      	movs	r3, #0
 80046d2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80046d4:	68fb      	ldr	r3, [r7, #12]
}
 80046d6:	4618      	mov	r0, r3
 80046d8:	3714      	adds	r7, #20
 80046da:	46bd      	mov	sp, r7
 80046dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e0:	4770      	bx	lr
 80046e2:	bf00      	nop
 80046e4:	20000d60 	.word	0x20000d60

080046e8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b084      	sub	sp, #16
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80046f0:	f7ff fa7e 	bl	8003bf0 <xTaskGetTickCount>
 80046f4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80046f6:	4b0b      	ldr	r3, [pc, #44]	; (8004724 <prvSampleTimeNow+0x3c>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	68fa      	ldr	r2, [r7, #12]
 80046fc:	429a      	cmp	r2, r3
 80046fe:	d205      	bcs.n	800470c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004700:	f000 f936 	bl	8004970 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2201      	movs	r2, #1
 8004708:	601a      	str	r2, [r3, #0]
 800470a:	e002      	b.n	8004712 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2200      	movs	r2, #0
 8004710:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004712:	4a04      	ldr	r2, [pc, #16]	; (8004724 <prvSampleTimeNow+0x3c>)
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004718:	68fb      	ldr	r3, [r7, #12]
}
 800471a:	4618      	mov	r0, r3
 800471c:	3710      	adds	r7, #16
 800471e:	46bd      	mov	sp, r7
 8004720:	bd80      	pop	{r7, pc}
 8004722:	bf00      	nop
 8004724:	20000d70 	.word	0x20000d70

08004728 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b086      	sub	sp, #24
 800472c:	af00      	add	r7, sp, #0
 800472e:	60f8      	str	r0, [r7, #12]
 8004730:	60b9      	str	r1, [r7, #8]
 8004732:	607a      	str	r2, [r7, #4]
 8004734:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004736:	2300      	movs	r3, #0
 8004738:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	68ba      	ldr	r2, [r7, #8]
 800473e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	68fa      	ldr	r2, [r7, #12]
 8004744:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004746:	68ba      	ldr	r2, [r7, #8]
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	429a      	cmp	r2, r3
 800474c:	d812      	bhi.n	8004774 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800474e:	687a      	ldr	r2, [r7, #4]
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	1ad2      	subs	r2, r2, r3
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	699b      	ldr	r3, [r3, #24]
 8004758:	429a      	cmp	r2, r3
 800475a:	d302      	bcc.n	8004762 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800475c:	2301      	movs	r3, #1
 800475e:	617b      	str	r3, [r7, #20]
 8004760:	e01b      	b.n	800479a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004762:	4b10      	ldr	r3, [pc, #64]	; (80047a4 <prvInsertTimerInActiveList+0x7c>)
 8004764:	681a      	ldr	r2, [r3, #0]
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	3304      	adds	r3, #4
 800476a:	4619      	mov	r1, r3
 800476c:	4610      	mov	r0, r2
 800476e:	f7fe f9c6 	bl	8002afe <vListInsert>
 8004772:	e012      	b.n	800479a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004774:	687a      	ldr	r2, [r7, #4]
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	429a      	cmp	r2, r3
 800477a:	d206      	bcs.n	800478a <prvInsertTimerInActiveList+0x62>
 800477c:	68ba      	ldr	r2, [r7, #8]
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	429a      	cmp	r2, r3
 8004782:	d302      	bcc.n	800478a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004784:	2301      	movs	r3, #1
 8004786:	617b      	str	r3, [r7, #20]
 8004788:	e007      	b.n	800479a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800478a:	4b07      	ldr	r3, [pc, #28]	; (80047a8 <prvInsertTimerInActiveList+0x80>)
 800478c:	681a      	ldr	r2, [r3, #0]
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	3304      	adds	r3, #4
 8004792:	4619      	mov	r1, r3
 8004794:	4610      	mov	r0, r2
 8004796:	f7fe f9b2 	bl	8002afe <vListInsert>
		}
	}

	return xProcessTimerNow;
 800479a:	697b      	ldr	r3, [r7, #20]
}
 800479c:	4618      	mov	r0, r3
 800479e:	3718      	adds	r7, #24
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bd80      	pop	{r7, pc}
 80047a4:	20000d64 	.word	0x20000d64
 80047a8:	20000d60 	.word	0x20000d60

080047ac <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b08e      	sub	sp, #56	; 0x38
 80047b0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80047b2:	e0ca      	b.n	800494a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	da18      	bge.n	80047ec <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80047ba:	1d3b      	adds	r3, r7, #4
 80047bc:	3304      	adds	r3, #4
 80047be:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80047c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d10a      	bne.n	80047dc <prvProcessReceivedCommands+0x30>
	__asm volatile
 80047c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047ca:	f383 8811 	msr	BASEPRI, r3
 80047ce:	f3bf 8f6f 	isb	sy
 80047d2:	f3bf 8f4f 	dsb	sy
 80047d6:	61fb      	str	r3, [r7, #28]
}
 80047d8:	bf00      	nop
 80047da:	e7fe      	b.n	80047da <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80047dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80047e2:	6850      	ldr	r0, [r2, #4]
 80047e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80047e6:	6892      	ldr	r2, [r2, #8]
 80047e8:	4611      	mov	r1, r2
 80047ea:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	f2c0 80aa 	blt.w	8004948 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80047f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047fa:	695b      	ldr	r3, [r3, #20]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d004      	beq.n	800480a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004800:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004802:	3304      	adds	r3, #4
 8004804:	4618      	mov	r0, r3
 8004806:	f7fe f9b3 	bl	8002b70 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800480a:	463b      	mov	r3, r7
 800480c:	4618      	mov	r0, r3
 800480e:	f7ff ff6b 	bl	80046e8 <prvSampleTimeNow>
 8004812:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2b09      	cmp	r3, #9
 8004818:	f200 8097 	bhi.w	800494a <prvProcessReceivedCommands+0x19e>
 800481c:	a201      	add	r2, pc, #4	; (adr r2, 8004824 <prvProcessReceivedCommands+0x78>)
 800481e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004822:	bf00      	nop
 8004824:	0800484d 	.word	0x0800484d
 8004828:	0800484d 	.word	0x0800484d
 800482c:	0800484d 	.word	0x0800484d
 8004830:	080048c1 	.word	0x080048c1
 8004834:	080048d5 	.word	0x080048d5
 8004838:	0800491f 	.word	0x0800491f
 800483c:	0800484d 	.word	0x0800484d
 8004840:	0800484d 	.word	0x0800484d
 8004844:	080048c1 	.word	0x080048c1
 8004848:	080048d5 	.word	0x080048d5
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800484c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800484e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004852:	f043 0301 	orr.w	r3, r3, #1
 8004856:	b2da      	uxtb	r2, r3
 8004858:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800485a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800485e:	68ba      	ldr	r2, [r7, #8]
 8004860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004862:	699b      	ldr	r3, [r3, #24]
 8004864:	18d1      	adds	r1, r2, r3
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800486a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800486c:	f7ff ff5c 	bl	8004728 <prvInsertTimerInActiveList>
 8004870:	4603      	mov	r3, r0
 8004872:	2b00      	cmp	r3, #0
 8004874:	d069      	beq.n	800494a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004876:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004878:	6a1b      	ldr	r3, [r3, #32]
 800487a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800487c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800487e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004880:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004884:	f003 0304 	and.w	r3, r3, #4
 8004888:	2b00      	cmp	r3, #0
 800488a:	d05e      	beq.n	800494a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800488c:	68ba      	ldr	r2, [r7, #8]
 800488e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004890:	699b      	ldr	r3, [r3, #24]
 8004892:	441a      	add	r2, r3
 8004894:	2300      	movs	r3, #0
 8004896:	9300      	str	r3, [sp, #0]
 8004898:	2300      	movs	r3, #0
 800489a:	2100      	movs	r1, #0
 800489c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800489e:	f7ff fe05 	bl	80044ac <xTimerGenericCommand>
 80048a2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80048a4:	6a3b      	ldr	r3, [r7, #32]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d14f      	bne.n	800494a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80048aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048ae:	f383 8811 	msr	BASEPRI, r3
 80048b2:	f3bf 8f6f 	isb	sy
 80048b6:	f3bf 8f4f 	dsb	sy
 80048ba:	61bb      	str	r3, [r7, #24]
}
 80048bc:	bf00      	nop
 80048be:	e7fe      	b.n	80048be <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80048c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048c2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80048c6:	f023 0301 	bic.w	r3, r3, #1
 80048ca:	b2da      	uxtb	r2, r3
 80048cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048ce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80048d2:	e03a      	b.n	800494a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80048d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048d6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80048da:	f043 0301 	orr.w	r3, r3, #1
 80048de:	b2da      	uxtb	r2, r3
 80048e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048e2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80048e6:	68ba      	ldr	r2, [r7, #8]
 80048e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048ea:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80048ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048ee:	699b      	ldr	r3, [r3, #24]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d10a      	bne.n	800490a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80048f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048f8:	f383 8811 	msr	BASEPRI, r3
 80048fc:	f3bf 8f6f 	isb	sy
 8004900:	f3bf 8f4f 	dsb	sy
 8004904:	617b      	str	r3, [r7, #20]
}
 8004906:	bf00      	nop
 8004908:	e7fe      	b.n	8004908 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800490a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800490c:	699a      	ldr	r2, [r3, #24]
 800490e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004910:	18d1      	adds	r1, r2, r3
 8004912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004914:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004916:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004918:	f7ff ff06 	bl	8004728 <prvInsertTimerInActiveList>
					break;
 800491c:	e015      	b.n	800494a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800491e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004920:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004924:	f003 0302 	and.w	r3, r3, #2
 8004928:	2b00      	cmp	r3, #0
 800492a:	d103      	bne.n	8004934 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800492c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800492e:	f000 fbdf 	bl	80050f0 <vPortFree>
 8004932:	e00a      	b.n	800494a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004936:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800493a:	f023 0301 	bic.w	r3, r3, #1
 800493e:	b2da      	uxtb	r2, r3
 8004940:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004942:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004946:	e000      	b.n	800494a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8004948:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800494a:	4b08      	ldr	r3, [pc, #32]	; (800496c <prvProcessReceivedCommands+0x1c0>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	1d39      	adds	r1, r7, #4
 8004950:	2200      	movs	r2, #0
 8004952:	4618      	mov	r0, r3
 8004954:	f7fe fbd4 	bl	8003100 <xQueueReceive>
 8004958:	4603      	mov	r3, r0
 800495a:	2b00      	cmp	r3, #0
 800495c:	f47f af2a 	bne.w	80047b4 <prvProcessReceivedCommands+0x8>
	}
}
 8004960:	bf00      	nop
 8004962:	bf00      	nop
 8004964:	3730      	adds	r7, #48	; 0x30
 8004966:	46bd      	mov	sp, r7
 8004968:	bd80      	pop	{r7, pc}
 800496a:	bf00      	nop
 800496c:	20000d68 	.word	0x20000d68

08004970 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b088      	sub	sp, #32
 8004974:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004976:	e048      	b.n	8004a0a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004978:	4b2d      	ldr	r3, [pc, #180]	; (8004a30 <prvSwitchTimerLists+0xc0>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	68db      	ldr	r3, [r3, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004982:	4b2b      	ldr	r3, [pc, #172]	; (8004a30 <prvSwitchTimerLists+0xc0>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	68db      	ldr	r3, [r3, #12]
 8004988:	68db      	ldr	r3, [r3, #12]
 800498a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	3304      	adds	r3, #4
 8004990:	4618      	mov	r0, r3
 8004992:	f7fe f8ed 	bl	8002b70 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	6a1b      	ldr	r3, [r3, #32]
 800499a:	68f8      	ldr	r0, [r7, #12]
 800499c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80049a4:	f003 0304 	and.w	r3, r3, #4
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d02e      	beq.n	8004a0a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	699b      	ldr	r3, [r3, #24]
 80049b0:	693a      	ldr	r2, [r7, #16]
 80049b2:	4413      	add	r3, r2
 80049b4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80049b6:	68ba      	ldr	r2, [r7, #8]
 80049b8:	693b      	ldr	r3, [r7, #16]
 80049ba:	429a      	cmp	r2, r3
 80049bc:	d90e      	bls.n	80049dc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	68ba      	ldr	r2, [r7, #8]
 80049c2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	68fa      	ldr	r2, [r7, #12]
 80049c8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80049ca:	4b19      	ldr	r3, [pc, #100]	; (8004a30 <prvSwitchTimerLists+0xc0>)
 80049cc:	681a      	ldr	r2, [r3, #0]
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	3304      	adds	r3, #4
 80049d2:	4619      	mov	r1, r3
 80049d4:	4610      	mov	r0, r2
 80049d6:	f7fe f892 	bl	8002afe <vListInsert>
 80049da:	e016      	b.n	8004a0a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80049dc:	2300      	movs	r3, #0
 80049de:	9300      	str	r3, [sp, #0]
 80049e0:	2300      	movs	r3, #0
 80049e2:	693a      	ldr	r2, [r7, #16]
 80049e4:	2100      	movs	r1, #0
 80049e6:	68f8      	ldr	r0, [r7, #12]
 80049e8:	f7ff fd60 	bl	80044ac <xTimerGenericCommand>
 80049ec:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d10a      	bne.n	8004a0a <prvSwitchTimerLists+0x9a>
	__asm volatile
 80049f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049f8:	f383 8811 	msr	BASEPRI, r3
 80049fc:	f3bf 8f6f 	isb	sy
 8004a00:	f3bf 8f4f 	dsb	sy
 8004a04:	603b      	str	r3, [r7, #0]
}
 8004a06:	bf00      	nop
 8004a08:	e7fe      	b.n	8004a08 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004a0a:	4b09      	ldr	r3, [pc, #36]	; (8004a30 <prvSwitchTimerLists+0xc0>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d1b1      	bne.n	8004978 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004a14:	4b06      	ldr	r3, [pc, #24]	; (8004a30 <prvSwitchTimerLists+0xc0>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004a1a:	4b06      	ldr	r3, [pc, #24]	; (8004a34 <prvSwitchTimerLists+0xc4>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4a04      	ldr	r2, [pc, #16]	; (8004a30 <prvSwitchTimerLists+0xc0>)
 8004a20:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004a22:	4a04      	ldr	r2, [pc, #16]	; (8004a34 <prvSwitchTimerLists+0xc4>)
 8004a24:	697b      	ldr	r3, [r7, #20]
 8004a26:	6013      	str	r3, [r2, #0]
}
 8004a28:	bf00      	nop
 8004a2a:	3718      	adds	r7, #24
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	bd80      	pop	{r7, pc}
 8004a30:	20000d60 	.word	0x20000d60
 8004a34:	20000d64 	.word	0x20000d64

08004a38 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b082      	sub	sp, #8
 8004a3c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004a3e:	f000 f969 	bl	8004d14 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004a42:	4b15      	ldr	r3, [pc, #84]	; (8004a98 <prvCheckForValidListAndQueue+0x60>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d120      	bne.n	8004a8c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004a4a:	4814      	ldr	r0, [pc, #80]	; (8004a9c <prvCheckForValidListAndQueue+0x64>)
 8004a4c:	f7fe f806 	bl	8002a5c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004a50:	4813      	ldr	r0, [pc, #76]	; (8004aa0 <prvCheckForValidListAndQueue+0x68>)
 8004a52:	f7fe f803 	bl	8002a5c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004a56:	4b13      	ldr	r3, [pc, #76]	; (8004aa4 <prvCheckForValidListAndQueue+0x6c>)
 8004a58:	4a10      	ldr	r2, [pc, #64]	; (8004a9c <prvCheckForValidListAndQueue+0x64>)
 8004a5a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004a5c:	4b12      	ldr	r3, [pc, #72]	; (8004aa8 <prvCheckForValidListAndQueue+0x70>)
 8004a5e:	4a10      	ldr	r2, [pc, #64]	; (8004aa0 <prvCheckForValidListAndQueue+0x68>)
 8004a60:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004a62:	2300      	movs	r3, #0
 8004a64:	9300      	str	r3, [sp, #0]
 8004a66:	4b11      	ldr	r3, [pc, #68]	; (8004aac <prvCheckForValidListAndQueue+0x74>)
 8004a68:	4a11      	ldr	r2, [pc, #68]	; (8004ab0 <prvCheckForValidListAndQueue+0x78>)
 8004a6a:	2110      	movs	r1, #16
 8004a6c:	200a      	movs	r0, #10
 8004a6e:	f7fe f911 	bl	8002c94 <xQueueGenericCreateStatic>
 8004a72:	4603      	mov	r3, r0
 8004a74:	4a08      	ldr	r2, [pc, #32]	; (8004a98 <prvCheckForValidListAndQueue+0x60>)
 8004a76:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004a78:	4b07      	ldr	r3, [pc, #28]	; (8004a98 <prvCheckForValidListAndQueue+0x60>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d005      	beq.n	8004a8c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004a80:	4b05      	ldr	r3, [pc, #20]	; (8004a98 <prvCheckForValidListAndQueue+0x60>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	490b      	ldr	r1, [pc, #44]	; (8004ab4 <prvCheckForValidListAndQueue+0x7c>)
 8004a86:	4618      	mov	r0, r3
 8004a88:	f7fe fd2a 	bl	80034e0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004a8c:	f000 f972 	bl	8004d74 <vPortExitCritical>
}
 8004a90:	bf00      	nop
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bd80      	pop	{r7, pc}
 8004a96:	bf00      	nop
 8004a98:	20000d68 	.word	0x20000d68
 8004a9c:	20000d38 	.word	0x20000d38
 8004aa0:	20000d4c 	.word	0x20000d4c
 8004aa4:	20000d60 	.word	0x20000d60
 8004aa8:	20000d64 	.word	0x20000d64
 8004aac:	20000e14 	.word	0x20000e14
 8004ab0:	20000d74 	.word	0x20000d74
 8004ab4:	0800633c 	.word	0x0800633c

08004ab8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004ab8:	b480      	push	{r7}
 8004aba:	b085      	sub	sp, #20
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	60f8      	str	r0, [r7, #12]
 8004ac0:	60b9      	str	r1, [r7, #8]
 8004ac2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	3b04      	subs	r3, #4
 8004ac8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004ad0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	3b04      	subs	r3, #4
 8004ad6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004ad8:	68bb      	ldr	r3, [r7, #8]
 8004ada:	f023 0201 	bic.w	r2, r3, #1
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	3b04      	subs	r3, #4
 8004ae6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004ae8:	4a0c      	ldr	r2, [pc, #48]	; (8004b1c <pxPortInitialiseStack+0x64>)
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	3b14      	subs	r3, #20
 8004af2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004af4:	687a      	ldr	r2, [r7, #4]
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	3b04      	subs	r3, #4
 8004afe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	f06f 0202 	mvn.w	r2, #2
 8004b06:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	3b20      	subs	r3, #32
 8004b0c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
}
 8004b10:	4618      	mov	r0, r3
 8004b12:	3714      	adds	r7, #20
 8004b14:	46bd      	mov	sp, r7
 8004b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1a:	4770      	bx	lr
 8004b1c:	08004b21 	.word	0x08004b21

08004b20 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004b20:	b480      	push	{r7}
 8004b22:	b085      	sub	sp, #20
 8004b24:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004b26:	2300      	movs	r3, #0
 8004b28:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004b2a:	4b12      	ldr	r3, [pc, #72]	; (8004b74 <prvTaskExitError+0x54>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b32:	d00a      	beq.n	8004b4a <prvTaskExitError+0x2a>
	__asm volatile
 8004b34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b38:	f383 8811 	msr	BASEPRI, r3
 8004b3c:	f3bf 8f6f 	isb	sy
 8004b40:	f3bf 8f4f 	dsb	sy
 8004b44:	60fb      	str	r3, [r7, #12]
}
 8004b46:	bf00      	nop
 8004b48:	e7fe      	b.n	8004b48 <prvTaskExitError+0x28>
	__asm volatile
 8004b4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b4e:	f383 8811 	msr	BASEPRI, r3
 8004b52:	f3bf 8f6f 	isb	sy
 8004b56:	f3bf 8f4f 	dsb	sy
 8004b5a:	60bb      	str	r3, [r7, #8]
}
 8004b5c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004b5e:	bf00      	nop
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d0fc      	beq.n	8004b60 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004b66:	bf00      	nop
 8004b68:	bf00      	nop
 8004b6a:	3714      	adds	r7, #20
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b72:	4770      	bx	lr
 8004b74:	2000000c 	.word	0x2000000c
	...

08004b80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004b80:	4b07      	ldr	r3, [pc, #28]	; (8004ba0 <pxCurrentTCBConst2>)
 8004b82:	6819      	ldr	r1, [r3, #0]
 8004b84:	6808      	ldr	r0, [r1, #0]
 8004b86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b8a:	f380 8809 	msr	PSP, r0
 8004b8e:	f3bf 8f6f 	isb	sy
 8004b92:	f04f 0000 	mov.w	r0, #0
 8004b96:	f380 8811 	msr	BASEPRI, r0
 8004b9a:	4770      	bx	lr
 8004b9c:	f3af 8000 	nop.w

08004ba0 <pxCurrentTCBConst2>:
 8004ba0:	20000838 	.word	0x20000838
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004ba4:	bf00      	nop
 8004ba6:	bf00      	nop

08004ba8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004ba8:	4808      	ldr	r0, [pc, #32]	; (8004bcc <prvPortStartFirstTask+0x24>)
 8004baa:	6800      	ldr	r0, [r0, #0]
 8004bac:	6800      	ldr	r0, [r0, #0]
 8004bae:	f380 8808 	msr	MSP, r0
 8004bb2:	f04f 0000 	mov.w	r0, #0
 8004bb6:	f380 8814 	msr	CONTROL, r0
 8004bba:	b662      	cpsie	i
 8004bbc:	b661      	cpsie	f
 8004bbe:	f3bf 8f4f 	dsb	sy
 8004bc2:	f3bf 8f6f 	isb	sy
 8004bc6:	df00      	svc	0
 8004bc8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004bca:	bf00      	nop
 8004bcc:	e000ed08 	.word	0xe000ed08

08004bd0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b086      	sub	sp, #24
 8004bd4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004bd6:	4b46      	ldr	r3, [pc, #280]	; (8004cf0 <xPortStartScheduler+0x120>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4a46      	ldr	r2, [pc, #280]	; (8004cf4 <xPortStartScheduler+0x124>)
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d10a      	bne.n	8004bf6 <xPortStartScheduler+0x26>
	__asm volatile
 8004be0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004be4:	f383 8811 	msr	BASEPRI, r3
 8004be8:	f3bf 8f6f 	isb	sy
 8004bec:	f3bf 8f4f 	dsb	sy
 8004bf0:	613b      	str	r3, [r7, #16]
}
 8004bf2:	bf00      	nop
 8004bf4:	e7fe      	b.n	8004bf4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004bf6:	4b3e      	ldr	r3, [pc, #248]	; (8004cf0 <xPortStartScheduler+0x120>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4a3f      	ldr	r2, [pc, #252]	; (8004cf8 <xPortStartScheduler+0x128>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d10a      	bne.n	8004c16 <xPortStartScheduler+0x46>
	__asm volatile
 8004c00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c04:	f383 8811 	msr	BASEPRI, r3
 8004c08:	f3bf 8f6f 	isb	sy
 8004c0c:	f3bf 8f4f 	dsb	sy
 8004c10:	60fb      	str	r3, [r7, #12]
}
 8004c12:	bf00      	nop
 8004c14:	e7fe      	b.n	8004c14 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004c16:	4b39      	ldr	r3, [pc, #228]	; (8004cfc <xPortStartScheduler+0x12c>)
 8004c18:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004c1a:	697b      	ldr	r3, [r7, #20]
 8004c1c:	781b      	ldrb	r3, [r3, #0]
 8004c1e:	b2db      	uxtb	r3, r3
 8004c20:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004c22:	697b      	ldr	r3, [r7, #20]
 8004c24:	22ff      	movs	r2, #255	; 0xff
 8004c26:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004c28:	697b      	ldr	r3, [r7, #20]
 8004c2a:	781b      	ldrb	r3, [r3, #0]
 8004c2c:	b2db      	uxtb	r3, r3
 8004c2e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004c30:	78fb      	ldrb	r3, [r7, #3]
 8004c32:	b2db      	uxtb	r3, r3
 8004c34:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004c38:	b2da      	uxtb	r2, r3
 8004c3a:	4b31      	ldr	r3, [pc, #196]	; (8004d00 <xPortStartScheduler+0x130>)
 8004c3c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004c3e:	4b31      	ldr	r3, [pc, #196]	; (8004d04 <xPortStartScheduler+0x134>)
 8004c40:	2207      	movs	r2, #7
 8004c42:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004c44:	e009      	b.n	8004c5a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004c46:	4b2f      	ldr	r3, [pc, #188]	; (8004d04 <xPortStartScheduler+0x134>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	3b01      	subs	r3, #1
 8004c4c:	4a2d      	ldr	r2, [pc, #180]	; (8004d04 <xPortStartScheduler+0x134>)
 8004c4e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004c50:	78fb      	ldrb	r3, [r7, #3]
 8004c52:	b2db      	uxtb	r3, r3
 8004c54:	005b      	lsls	r3, r3, #1
 8004c56:	b2db      	uxtb	r3, r3
 8004c58:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004c5a:	78fb      	ldrb	r3, [r7, #3]
 8004c5c:	b2db      	uxtb	r3, r3
 8004c5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c62:	2b80      	cmp	r3, #128	; 0x80
 8004c64:	d0ef      	beq.n	8004c46 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004c66:	4b27      	ldr	r3, [pc, #156]	; (8004d04 <xPortStartScheduler+0x134>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f1c3 0307 	rsb	r3, r3, #7
 8004c6e:	2b04      	cmp	r3, #4
 8004c70:	d00a      	beq.n	8004c88 <xPortStartScheduler+0xb8>
	__asm volatile
 8004c72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c76:	f383 8811 	msr	BASEPRI, r3
 8004c7a:	f3bf 8f6f 	isb	sy
 8004c7e:	f3bf 8f4f 	dsb	sy
 8004c82:	60bb      	str	r3, [r7, #8]
}
 8004c84:	bf00      	nop
 8004c86:	e7fe      	b.n	8004c86 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004c88:	4b1e      	ldr	r3, [pc, #120]	; (8004d04 <xPortStartScheduler+0x134>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	021b      	lsls	r3, r3, #8
 8004c8e:	4a1d      	ldr	r2, [pc, #116]	; (8004d04 <xPortStartScheduler+0x134>)
 8004c90:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004c92:	4b1c      	ldr	r3, [pc, #112]	; (8004d04 <xPortStartScheduler+0x134>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004c9a:	4a1a      	ldr	r2, [pc, #104]	; (8004d04 <xPortStartScheduler+0x134>)
 8004c9c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	b2da      	uxtb	r2, r3
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004ca6:	4b18      	ldr	r3, [pc, #96]	; (8004d08 <xPortStartScheduler+0x138>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a17      	ldr	r2, [pc, #92]	; (8004d08 <xPortStartScheduler+0x138>)
 8004cac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004cb0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004cb2:	4b15      	ldr	r3, [pc, #84]	; (8004d08 <xPortStartScheduler+0x138>)
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	4a14      	ldr	r2, [pc, #80]	; (8004d08 <xPortStartScheduler+0x138>)
 8004cb8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004cbc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004cbe:	f000 f8dd 	bl	8004e7c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004cc2:	4b12      	ldr	r3, [pc, #72]	; (8004d0c <xPortStartScheduler+0x13c>)
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004cc8:	f000 f8fc 	bl	8004ec4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004ccc:	4b10      	ldr	r3, [pc, #64]	; (8004d10 <xPortStartScheduler+0x140>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	4a0f      	ldr	r2, [pc, #60]	; (8004d10 <xPortStartScheduler+0x140>)
 8004cd2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004cd6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004cd8:	f7ff ff66 	bl	8004ba8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004cdc:	f7ff f852 	bl	8003d84 <vTaskSwitchContext>
	prvTaskExitError();
 8004ce0:	f7ff ff1e 	bl	8004b20 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004ce4:	2300      	movs	r3, #0
}
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	3718      	adds	r7, #24
 8004cea:	46bd      	mov	sp, r7
 8004cec:	bd80      	pop	{r7, pc}
 8004cee:	bf00      	nop
 8004cf0:	e000ed00 	.word	0xe000ed00
 8004cf4:	410fc271 	.word	0x410fc271
 8004cf8:	410fc270 	.word	0x410fc270
 8004cfc:	e000e400 	.word	0xe000e400
 8004d00:	20000e64 	.word	0x20000e64
 8004d04:	20000e68 	.word	0x20000e68
 8004d08:	e000ed20 	.word	0xe000ed20
 8004d0c:	2000000c 	.word	0x2000000c
 8004d10:	e000ef34 	.word	0xe000ef34

08004d14 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004d14:	b480      	push	{r7}
 8004d16:	b083      	sub	sp, #12
 8004d18:	af00      	add	r7, sp, #0
	__asm volatile
 8004d1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d1e:	f383 8811 	msr	BASEPRI, r3
 8004d22:	f3bf 8f6f 	isb	sy
 8004d26:	f3bf 8f4f 	dsb	sy
 8004d2a:	607b      	str	r3, [r7, #4]
}
 8004d2c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004d2e:	4b0f      	ldr	r3, [pc, #60]	; (8004d6c <vPortEnterCritical+0x58>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	3301      	adds	r3, #1
 8004d34:	4a0d      	ldr	r2, [pc, #52]	; (8004d6c <vPortEnterCritical+0x58>)
 8004d36:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004d38:	4b0c      	ldr	r3, [pc, #48]	; (8004d6c <vPortEnterCritical+0x58>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	2b01      	cmp	r3, #1
 8004d3e:	d10f      	bne.n	8004d60 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004d40:	4b0b      	ldr	r3, [pc, #44]	; (8004d70 <vPortEnterCritical+0x5c>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	b2db      	uxtb	r3, r3
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d00a      	beq.n	8004d60 <vPortEnterCritical+0x4c>
	__asm volatile
 8004d4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d4e:	f383 8811 	msr	BASEPRI, r3
 8004d52:	f3bf 8f6f 	isb	sy
 8004d56:	f3bf 8f4f 	dsb	sy
 8004d5a:	603b      	str	r3, [r7, #0]
}
 8004d5c:	bf00      	nop
 8004d5e:	e7fe      	b.n	8004d5e <vPortEnterCritical+0x4a>
	}
}
 8004d60:	bf00      	nop
 8004d62:	370c      	adds	r7, #12
 8004d64:	46bd      	mov	sp, r7
 8004d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6a:	4770      	bx	lr
 8004d6c:	2000000c 	.word	0x2000000c
 8004d70:	e000ed04 	.word	0xe000ed04

08004d74 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004d74:	b480      	push	{r7}
 8004d76:	b083      	sub	sp, #12
 8004d78:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004d7a:	4b12      	ldr	r3, [pc, #72]	; (8004dc4 <vPortExitCritical+0x50>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d10a      	bne.n	8004d98 <vPortExitCritical+0x24>
	__asm volatile
 8004d82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d86:	f383 8811 	msr	BASEPRI, r3
 8004d8a:	f3bf 8f6f 	isb	sy
 8004d8e:	f3bf 8f4f 	dsb	sy
 8004d92:	607b      	str	r3, [r7, #4]
}
 8004d94:	bf00      	nop
 8004d96:	e7fe      	b.n	8004d96 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004d98:	4b0a      	ldr	r3, [pc, #40]	; (8004dc4 <vPortExitCritical+0x50>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	3b01      	subs	r3, #1
 8004d9e:	4a09      	ldr	r2, [pc, #36]	; (8004dc4 <vPortExitCritical+0x50>)
 8004da0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004da2:	4b08      	ldr	r3, [pc, #32]	; (8004dc4 <vPortExitCritical+0x50>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d105      	bne.n	8004db6 <vPortExitCritical+0x42>
 8004daa:	2300      	movs	r3, #0
 8004dac:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	f383 8811 	msr	BASEPRI, r3
}
 8004db4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004db6:	bf00      	nop
 8004db8:	370c      	adds	r7, #12
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc0:	4770      	bx	lr
 8004dc2:	bf00      	nop
 8004dc4:	2000000c 	.word	0x2000000c
	...

08004dd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004dd0:	f3ef 8009 	mrs	r0, PSP
 8004dd4:	f3bf 8f6f 	isb	sy
 8004dd8:	4b15      	ldr	r3, [pc, #84]	; (8004e30 <pxCurrentTCBConst>)
 8004dda:	681a      	ldr	r2, [r3, #0]
 8004ddc:	f01e 0f10 	tst.w	lr, #16
 8004de0:	bf08      	it	eq
 8004de2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004de6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004dea:	6010      	str	r0, [r2, #0]
 8004dec:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004df0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004df4:	f380 8811 	msr	BASEPRI, r0
 8004df8:	f3bf 8f4f 	dsb	sy
 8004dfc:	f3bf 8f6f 	isb	sy
 8004e00:	f7fe ffc0 	bl	8003d84 <vTaskSwitchContext>
 8004e04:	f04f 0000 	mov.w	r0, #0
 8004e08:	f380 8811 	msr	BASEPRI, r0
 8004e0c:	bc09      	pop	{r0, r3}
 8004e0e:	6819      	ldr	r1, [r3, #0]
 8004e10:	6808      	ldr	r0, [r1, #0]
 8004e12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e16:	f01e 0f10 	tst.w	lr, #16
 8004e1a:	bf08      	it	eq
 8004e1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004e20:	f380 8809 	msr	PSP, r0
 8004e24:	f3bf 8f6f 	isb	sy
 8004e28:	4770      	bx	lr
 8004e2a:	bf00      	nop
 8004e2c:	f3af 8000 	nop.w

08004e30 <pxCurrentTCBConst>:
 8004e30:	20000838 	.word	0x20000838
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004e34:	bf00      	nop
 8004e36:	bf00      	nop

08004e38 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b082      	sub	sp, #8
 8004e3c:	af00      	add	r7, sp, #0
	__asm volatile
 8004e3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e42:	f383 8811 	msr	BASEPRI, r3
 8004e46:	f3bf 8f6f 	isb	sy
 8004e4a:	f3bf 8f4f 	dsb	sy
 8004e4e:	607b      	str	r3, [r7, #4]
}
 8004e50:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004e52:	f7fe fedd 	bl	8003c10 <xTaskIncrementTick>
 8004e56:	4603      	mov	r3, r0
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d003      	beq.n	8004e64 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004e5c:	4b06      	ldr	r3, [pc, #24]	; (8004e78 <xPortSysTickHandler+0x40>)
 8004e5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e62:	601a      	str	r2, [r3, #0]
 8004e64:	2300      	movs	r3, #0
 8004e66:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	f383 8811 	msr	BASEPRI, r3
}
 8004e6e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004e70:	bf00      	nop
 8004e72:	3708      	adds	r7, #8
 8004e74:	46bd      	mov	sp, r7
 8004e76:	bd80      	pop	{r7, pc}
 8004e78:	e000ed04 	.word	0xe000ed04

08004e7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004e80:	4b0b      	ldr	r3, [pc, #44]	; (8004eb0 <vPortSetupTimerInterrupt+0x34>)
 8004e82:	2200      	movs	r2, #0
 8004e84:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004e86:	4b0b      	ldr	r3, [pc, #44]	; (8004eb4 <vPortSetupTimerInterrupt+0x38>)
 8004e88:	2200      	movs	r2, #0
 8004e8a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004e8c:	4b0a      	ldr	r3, [pc, #40]	; (8004eb8 <vPortSetupTimerInterrupt+0x3c>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4a0a      	ldr	r2, [pc, #40]	; (8004ebc <vPortSetupTimerInterrupt+0x40>)
 8004e92:	fba2 2303 	umull	r2, r3, r2, r3
 8004e96:	099b      	lsrs	r3, r3, #6
 8004e98:	4a09      	ldr	r2, [pc, #36]	; (8004ec0 <vPortSetupTimerInterrupt+0x44>)
 8004e9a:	3b01      	subs	r3, #1
 8004e9c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004e9e:	4b04      	ldr	r3, [pc, #16]	; (8004eb0 <vPortSetupTimerInterrupt+0x34>)
 8004ea0:	2207      	movs	r2, #7
 8004ea2:	601a      	str	r2, [r3, #0]
}
 8004ea4:	bf00      	nop
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eac:	4770      	bx	lr
 8004eae:	bf00      	nop
 8004eb0:	e000e010 	.word	0xe000e010
 8004eb4:	e000e018 	.word	0xe000e018
 8004eb8:	20000000 	.word	0x20000000
 8004ebc:	10624dd3 	.word	0x10624dd3
 8004ec0:	e000e014 	.word	0xe000e014

08004ec4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004ec4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004ed4 <vPortEnableVFP+0x10>
 8004ec8:	6801      	ldr	r1, [r0, #0]
 8004eca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004ece:	6001      	str	r1, [r0, #0]
 8004ed0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004ed2:	bf00      	nop
 8004ed4:	e000ed88 	.word	0xe000ed88

08004ed8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004ed8:	b480      	push	{r7}
 8004eda:	b085      	sub	sp, #20
 8004edc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004ede:	f3ef 8305 	mrs	r3, IPSR
 8004ee2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	2b0f      	cmp	r3, #15
 8004ee8:	d914      	bls.n	8004f14 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004eea:	4a17      	ldr	r2, [pc, #92]	; (8004f48 <vPortValidateInterruptPriority+0x70>)
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	4413      	add	r3, r2
 8004ef0:	781b      	ldrb	r3, [r3, #0]
 8004ef2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004ef4:	4b15      	ldr	r3, [pc, #84]	; (8004f4c <vPortValidateInterruptPriority+0x74>)
 8004ef6:	781b      	ldrb	r3, [r3, #0]
 8004ef8:	7afa      	ldrb	r2, [r7, #11]
 8004efa:	429a      	cmp	r2, r3
 8004efc:	d20a      	bcs.n	8004f14 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8004efe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f02:	f383 8811 	msr	BASEPRI, r3
 8004f06:	f3bf 8f6f 	isb	sy
 8004f0a:	f3bf 8f4f 	dsb	sy
 8004f0e:	607b      	str	r3, [r7, #4]
}
 8004f10:	bf00      	nop
 8004f12:	e7fe      	b.n	8004f12 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004f14:	4b0e      	ldr	r3, [pc, #56]	; (8004f50 <vPortValidateInterruptPriority+0x78>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004f1c:	4b0d      	ldr	r3, [pc, #52]	; (8004f54 <vPortValidateInterruptPriority+0x7c>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	429a      	cmp	r2, r3
 8004f22:	d90a      	bls.n	8004f3a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8004f24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f28:	f383 8811 	msr	BASEPRI, r3
 8004f2c:	f3bf 8f6f 	isb	sy
 8004f30:	f3bf 8f4f 	dsb	sy
 8004f34:	603b      	str	r3, [r7, #0]
}
 8004f36:	bf00      	nop
 8004f38:	e7fe      	b.n	8004f38 <vPortValidateInterruptPriority+0x60>
	}
 8004f3a:	bf00      	nop
 8004f3c:	3714      	adds	r7, #20
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f44:	4770      	bx	lr
 8004f46:	bf00      	nop
 8004f48:	e000e3f0 	.word	0xe000e3f0
 8004f4c:	20000e64 	.word	0x20000e64
 8004f50:	e000ed0c 	.word	0xe000ed0c
 8004f54:	20000e68 	.word	0x20000e68

08004f58 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b08a      	sub	sp, #40	; 0x28
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004f60:	2300      	movs	r3, #0
 8004f62:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004f64:	f7fe fd98 	bl	8003a98 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004f68:	4b5b      	ldr	r3, [pc, #364]	; (80050d8 <pvPortMalloc+0x180>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d101      	bne.n	8004f74 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004f70:	f000 f920 	bl	80051b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004f74:	4b59      	ldr	r3, [pc, #356]	; (80050dc <pvPortMalloc+0x184>)
 8004f76:	681a      	ldr	r2, [r3, #0]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	4013      	ands	r3, r2
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	f040 8093 	bne.w	80050a8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d01d      	beq.n	8004fc4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004f88:	2208      	movs	r2, #8
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	4413      	add	r3, r2
 8004f8e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	f003 0307 	and.w	r3, r3, #7
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d014      	beq.n	8004fc4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	f023 0307 	bic.w	r3, r3, #7
 8004fa0:	3308      	adds	r3, #8
 8004fa2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	f003 0307 	and.w	r3, r3, #7
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d00a      	beq.n	8004fc4 <pvPortMalloc+0x6c>
	__asm volatile
 8004fae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fb2:	f383 8811 	msr	BASEPRI, r3
 8004fb6:	f3bf 8f6f 	isb	sy
 8004fba:	f3bf 8f4f 	dsb	sy
 8004fbe:	617b      	str	r3, [r7, #20]
}
 8004fc0:	bf00      	nop
 8004fc2:	e7fe      	b.n	8004fc2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d06e      	beq.n	80050a8 <pvPortMalloc+0x150>
 8004fca:	4b45      	ldr	r3, [pc, #276]	; (80050e0 <pvPortMalloc+0x188>)
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	687a      	ldr	r2, [r7, #4]
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	d869      	bhi.n	80050a8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004fd4:	4b43      	ldr	r3, [pc, #268]	; (80050e4 <pvPortMalloc+0x18c>)
 8004fd6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004fd8:	4b42      	ldr	r3, [pc, #264]	; (80050e4 <pvPortMalloc+0x18c>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004fde:	e004      	b.n	8004fea <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fe2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	687a      	ldr	r2, [r7, #4]
 8004ff0:	429a      	cmp	r2, r3
 8004ff2:	d903      	bls.n	8004ffc <pvPortMalloc+0xa4>
 8004ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d1f1      	bne.n	8004fe0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004ffc:	4b36      	ldr	r3, [pc, #216]	; (80050d8 <pvPortMalloc+0x180>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005002:	429a      	cmp	r2, r3
 8005004:	d050      	beq.n	80050a8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005006:	6a3b      	ldr	r3, [r7, #32]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	2208      	movs	r2, #8
 800500c:	4413      	add	r3, r2
 800500e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	6a3b      	ldr	r3, [r7, #32]
 8005016:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800501a:	685a      	ldr	r2, [r3, #4]
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	1ad2      	subs	r2, r2, r3
 8005020:	2308      	movs	r3, #8
 8005022:	005b      	lsls	r3, r3, #1
 8005024:	429a      	cmp	r2, r3
 8005026:	d91f      	bls.n	8005068 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005028:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	4413      	add	r3, r2
 800502e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005030:	69bb      	ldr	r3, [r7, #24]
 8005032:	f003 0307 	and.w	r3, r3, #7
 8005036:	2b00      	cmp	r3, #0
 8005038:	d00a      	beq.n	8005050 <pvPortMalloc+0xf8>
	__asm volatile
 800503a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800503e:	f383 8811 	msr	BASEPRI, r3
 8005042:	f3bf 8f6f 	isb	sy
 8005046:	f3bf 8f4f 	dsb	sy
 800504a:	613b      	str	r3, [r7, #16]
}
 800504c:	bf00      	nop
 800504e:	e7fe      	b.n	800504e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005052:	685a      	ldr	r2, [r3, #4]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	1ad2      	subs	r2, r2, r3
 8005058:	69bb      	ldr	r3, [r7, #24]
 800505a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800505c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800505e:	687a      	ldr	r2, [r7, #4]
 8005060:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005062:	69b8      	ldr	r0, [r7, #24]
 8005064:	f000 f908 	bl	8005278 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005068:	4b1d      	ldr	r3, [pc, #116]	; (80050e0 <pvPortMalloc+0x188>)
 800506a:	681a      	ldr	r2, [r3, #0]
 800506c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800506e:	685b      	ldr	r3, [r3, #4]
 8005070:	1ad3      	subs	r3, r2, r3
 8005072:	4a1b      	ldr	r2, [pc, #108]	; (80050e0 <pvPortMalloc+0x188>)
 8005074:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005076:	4b1a      	ldr	r3, [pc, #104]	; (80050e0 <pvPortMalloc+0x188>)
 8005078:	681a      	ldr	r2, [r3, #0]
 800507a:	4b1b      	ldr	r3, [pc, #108]	; (80050e8 <pvPortMalloc+0x190>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	429a      	cmp	r2, r3
 8005080:	d203      	bcs.n	800508a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005082:	4b17      	ldr	r3, [pc, #92]	; (80050e0 <pvPortMalloc+0x188>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	4a18      	ldr	r2, [pc, #96]	; (80050e8 <pvPortMalloc+0x190>)
 8005088:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800508a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800508c:	685a      	ldr	r2, [r3, #4]
 800508e:	4b13      	ldr	r3, [pc, #76]	; (80050dc <pvPortMalloc+0x184>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	431a      	orrs	r2, r3
 8005094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005096:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800509a:	2200      	movs	r2, #0
 800509c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800509e:	4b13      	ldr	r3, [pc, #76]	; (80050ec <pvPortMalloc+0x194>)
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	3301      	adds	r3, #1
 80050a4:	4a11      	ldr	r2, [pc, #68]	; (80050ec <pvPortMalloc+0x194>)
 80050a6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80050a8:	f7fe fd04 	bl	8003ab4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80050ac:	69fb      	ldr	r3, [r7, #28]
 80050ae:	f003 0307 	and.w	r3, r3, #7
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d00a      	beq.n	80050cc <pvPortMalloc+0x174>
	__asm volatile
 80050b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050ba:	f383 8811 	msr	BASEPRI, r3
 80050be:	f3bf 8f6f 	isb	sy
 80050c2:	f3bf 8f4f 	dsb	sy
 80050c6:	60fb      	str	r3, [r7, #12]
}
 80050c8:	bf00      	nop
 80050ca:	e7fe      	b.n	80050ca <pvPortMalloc+0x172>
	return pvReturn;
 80050cc:	69fb      	ldr	r3, [r7, #28]
}
 80050ce:	4618      	mov	r0, r3
 80050d0:	3728      	adds	r7, #40	; 0x28
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bd80      	pop	{r7, pc}
 80050d6:	bf00      	nop
 80050d8:	20004a74 	.word	0x20004a74
 80050dc:	20004a88 	.word	0x20004a88
 80050e0:	20004a78 	.word	0x20004a78
 80050e4:	20004a6c 	.word	0x20004a6c
 80050e8:	20004a7c 	.word	0x20004a7c
 80050ec:	20004a80 	.word	0x20004a80

080050f0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b086      	sub	sp, #24
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d04d      	beq.n	800519e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005102:	2308      	movs	r3, #8
 8005104:	425b      	negs	r3, r3
 8005106:	697a      	ldr	r2, [r7, #20]
 8005108:	4413      	add	r3, r2
 800510a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800510c:	697b      	ldr	r3, [r7, #20]
 800510e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005110:	693b      	ldr	r3, [r7, #16]
 8005112:	685a      	ldr	r2, [r3, #4]
 8005114:	4b24      	ldr	r3, [pc, #144]	; (80051a8 <vPortFree+0xb8>)
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	4013      	ands	r3, r2
 800511a:	2b00      	cmp	r3, #0
 800511c:	d10a      	bne.n	8005134 <vPortFree+0x44>
	__asm volatile
 800511e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005122:	f383 8811 	msr	BASEPRI, r3
 8005126:	f3bf 8f6f 	isb	sy
 800512a:	f3bf 8f4f 	dsb	sy
 800512e:	60fb      	str	r3, [r7, #12]
}
 8005130:	bf00      	nop
 8005132:	e7fe      	b.n	8005132 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005134:	693b      	ldr	r3, [r7, #16]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d00a      	beq.n	8005152 <vPortFree+0x62>
	__asm volatile
 800513c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005140:	f383 8811 	msr	BASEPRI, r3
 8005144:	f3bf 8f6f 	isb	sy
 8005148:	f3bf 8f4f 	dsb	sy
 800514c:	60bb      	str	r3, [r7, #8]
}
 800514e:	bf00      	nop
 8005150:	e7fe      	b.n	8005150 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005152:	693b      	ldr	r3, [r7, #16]
 8005154:	685a      	ldr	r2, [r3, #4]
 8005156:	4b14      	ldr	r3, [pc, #80]	; (80051a8 <vPortFree+0xb8>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4013      	ands	r3, r2
 800515c:	2b00      	cmp	r3, #0
 800515e:	d01e      	beq.n	800519e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005160:	693b      	ldr	r3, [r7, #16]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d11a      	bne.n	800519e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005168:	693b      	ldr	r3, [r7, #16]
 800516a:	685a      	ldr	r2, [r3, #4]
 800516c:	4b0e      	ldr	r3, [pc, #56]	; (80051a8 <vPortFree+0xb8>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	43db      	mvns	r3, r3
 8005172:	401a      	ands	r2, r3
 8005174:	693b      	ldr	r3, [r7, #16]
 8005176:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005178:	f7fe fc8e 	bl	8003a98 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800517c:	693b      	ldr	r3, [r7, #16]
 800517e:	685a      	ldr	r2, [r3, #4]
 8005180:	4b0a      	ldr	r3, [pc, #40]	; (80051ac <vPortFree+0xbc>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4413      	add	r3, r2
 8005186:	4a09      	ldr	r2, [pc, #36]	; (80051ac <vPortFree+0xbc>)
 8005188:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800518a:	6938      	ldr	r0, [r7, #16]
 800518c:	f000 f874 	bl	8005278 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005190:	4b07      	ldr	r3, [pc, #28]	; (80051b0 <vPortFree+0xc0>)
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	3301      	adds	r3, #1
 8005196:	4a06      	ldr	r2, [pc, #24]	; (80051b0 <vPortFree+0xc0>)
 8005198:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800519a:	f7fe fc8b 	bl	8003ab4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800519e:	bf00      	nop
 80051a0:	3718      	adds	r7, #24
 80051a2:	46bd      	mov	sp, r7
 80051a4:	bd80      	pop	{r7, pc}
 80051a6:	bf00      	nop
 80051a8:	20004a88 	.word	0x20004a88
 80051ac:	20004a78 	.word	0x20004a78
 80051b0:	20004a84 	.word	0x20004a84

080051b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80051b4:	b480      	push	{r7}
 80051b6:	b085      	sub	sp, #20
 80051b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80051ba:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80051be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80051c0:	4b27      	ldr	r3, [pc, #156]	; (8005260 <prvHeapInit+0xac>)
 80051c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	f003 0307 	and.w	r3, r3, #7
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d00c      	beq.n	80051e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	3307      	adds	r3, #7
 80051d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	f023 0307 	bic.w	r3, r3, #7
 80051da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80051dc:	68ba      	ldr	r2, [r7, #8]
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	1ad3      	subs	r3, r2, r3
 80051e2:	4a1f      	ldr	r2, [pc, #124]	; (8005260 <prvHeapInit+0xac>)
 80051e4:	4413      	add	r3, r2
 80051e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80051ec:	4a1d      	ldr	r2, [pc, #116]	; (8005264 <prvHeapInit+0xb0>)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80051f2:	4b1c      	ldr	r3, [pc, #112]	; (8005264 <prvHeapInit+0xb0>)
 80051f4:	2200      	movs	r2, #0
 80051f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	68ba      	ldr	r2, [r7, #8]
 80051fc:	4413      	add	r3, r2
 80051fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005200:	2208      	movs	r2, #8
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	1a9b      	subs	r3, r3, r2
 8005206:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	f023 0307 	bic.w	r3, r3, #7
 800520e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	4a15      	ldr	r2, [pc, #84]	; (8005268 <prvHeapInit+0xb4>)
 8005214:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005216:	4b14      	ldr	r3, [pc, #80]	; (8005268 <prvHeapInit+0xb4>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	2200      	movs	r2, #0
 800521c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800521e:	4b12      	ldr	r3, [pc, #72]	; (8005268 <prvHeapInit+0xb4>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	2200      	movs	r2, #0
 8005224:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	68fa      	ldr	r2, [r7, #12]
 800522e:	1ad2      	subs	r2, r2, r3
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005234:	4b0c      	ldr	r3, [pc, #48]	; (8005268 <prvHeapInit+0xb4>)
 8005236:	681a      	ldr	r2, [r3, #0]
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	685b      	ldr	r3, [r3, #4]
 8005240:	4a0a      	ldr	r2, [pc, #40]	; (800526c <prvHeapInit+0xb8>)
 8005242:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	4a09      	ldr	r2, [pc, #36]	; (8005270 <prvHeapInit+0xbc>)
 800524a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800524c:	4b09      	ldr	r3, [pc, #36]	; (8005274 <prvHeapInit+0xc0>)
 800524e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005252:	601a      	str	r2, [r3, #0]
}
 8005254:	bf00      	nop
 8005256:	3714      	adds	r7, #20
 8005258:	46bd      	mov	sp, r7
 800525a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525e:	4770      	bx	lr
 8005260:	20000e6c 	.word	0x20000e6c
 8005264:	20004a6c 	.word	0x20004a6c
 8005268:	20004a74 	.word	0x20004a74
 800526c:	20004a7c 	.word	0x20004a7c
 8005270:	20004a78 	.word	0x20004a78
 8005274:	20004a88 	.word	0x20004a88

08005278 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005278:	b480      	push	{r7}
 800527a:	b085      	sub	sp, #20
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005280:	4b28      	ldr	r3, [pc, #160]	; (8005324 <prvInsertBlockIntoFreeList+0xac>)
 8005282:	60fb      	str	r3, [r7, #12]
 8005284:	e002      	b.n	800528c <prvInsertBlockIntoFreeList+0x14>
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	60fb      	str	r3, [r7, #12]
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	687a      	ldr	r2, [r7, #4]
 8005292:	429a      	cmp	r2, r3
 8005294:	d8f7      	bhi.n	8005286 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	68ba      	ldr	r2, [r7, #8]
 80052a0:	4413      	add	r3, r2
 80052a2:	687a      	ldr	r2, [r7, #4]
 80052a4:	429a      	cmp	r2, r3
 80052a6:	d108      	bne.n	80052ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	685a      	ldr	r2, [r3, #4]
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	441a      	add	r2, r3
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	68ba      	ldr	r2, [r7, #8]
 80052c4:	441a      	add	r2, r3
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	429a      	cmp	r2, r3
 80052cc:	d118      	bne.n	8005300 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681a      	ldr	r2, [r3, #0]
 80052d2:	4b15      	ldr	r3, [pc, #84]	; (8005328 <prvInsertBlockIntoFreeList+0xb0>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	429a      	cmp	r2, r3
 80052d8:	d00d      	beq.n	80052f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	685a      	ldr	r2, [r3, #4]
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	685b      	ldr	r3, [r3, #4]
 80052e4:	441a      	add	r2, r3
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	681a      	ldr	r2, [r3, #0]
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	601a      	str	r2, [r3, #0]
 80052f4:	e008      	b.n	8005308 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80052f6:	4b0c      	ldr	r3, [pc, #48]	; (8005328 <prvInsertBlockIntoFreeList+0xb0>)
 80052f8:	681a      	ldr	r2, [r3, #0]
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	601a      	str	r2, [r3, #0]
 80052fe:	e003      	b.n	8005308 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681a      	ldr	r2, [r3, #0]
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005308:	68fa      	ldr	r2, [r7, #12]
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	429a      	cmp	r2, r3
 800530e:	d002      	beq.n	8005316 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	687a      	ldr	r2, [r7, #4]
 8005314:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005316:	bf00      	nop
 8005318:	3714      	adds	r7, #20
 800531a:	46bd      	mov	sp, r7
 800531c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005320:	4770      	bx	lr
 8005322:	bf00      	nop
 8005324:	20004a6c 	.word	0x20004a6c
 8005328:	20004a74 	.word	0x20004a74

0800532c <__errno>:
 800532c:	4b01      	ldr	r3, [pc, #4]	; (8005334 <__errno+0x8>)
 800532e:	6818      	ldr	r0, [r3, #0]
 8005330:	4770      	bx	lr
 8005332:	bf00      	nop
 8005334:	20000010 	.word	0x20000010

08005338 <__libc_init_array>:
 8005338:	b570      	push	{r4, r5, r6, lr}
 800533a:	4d0d      	ldr	r5, [pc, #52]	; (8005370 <__libc_init_array+0x38>)
 800533c:	4c0d      	ldr	r4, [pc, #52]	; (8005374 <__libc_init_array+0x3c>)
 800533e:	1b64      	subs	r4, r4, r5
 8005340:	10a4      	asrs	r4, r4, #2
 8005342:	2600      	movs	r6, #0
 8005344:	42a6      	cmp	r6, r4
 8005346:	d109      	bne.n	800535c <__libc_init_array+0x24>
 8005348:	4d0b      	ldr	r5, [pc, #44]	; (8005378 <__libc_init_array+0x40>)
 800534a:	4c0c      	ldr	r4, [pc, #48]	; (800537c <__libc_init_array+0x44>)
 800534c:	f000 ffbc 	bl	80062c8 <_init>
 8005350:	1b64      	subs	r4, r4, r5
 8005352:	10a4      	asrs	r4, r4, #2
 8005354:	2600      	movs	r6, #0
 8005356:	42a6      	cmp	r6, r4
 8005358:	d105      	bne.n	8005366 <__libc_init_array+0x2e>
 800535a:	bd70      	pop	{r4, r5, r6, pc}
 800535c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005360:	4798      	blx	r3
 8005362:	3601      	adds	r6, #1
 8005364:	e7ee      	b.n	8005344 <__libc_init_array+0xc>
 8005366:	f855 3b04 	ldr.w	r3, [r5], #4
 800536a:	4798      	blx	r3
 800536c:	3601      	adds	r6, #1
 800536e:	e7f2      	b.n	8005356 <__libc_init_array+0x1e>
 8005370:	080063fc 	.word	0x080063fc
 8005374:	080063fc 	.word	0x080063fc
 8005378:	080063fc 	.word	0x080063fc
 800537c:	08006400 	.word	0x08006400

08005380 <memcpy>:
 8005380:	440a      	add	r2, r1
 8005382:	4291      	cmp	r1, r2
 8005384:	f100 33ff 	add.w	r3, r0, #4294967295
 8005388:	d100      	bne.n	800538c <memcpy+0xc>
 800538a:	4770      	bx	lr
 800538c:	b510      	push	{r4, lr}
 800538e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005392:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005396:	4291      	cmp	r1, r2
 8005398:	d1f9      	bne.n	800538e <memcpy+0xe>
 800539a:	bd10      	pop	{r4, pc}

0800539c <memset>:
 800539c:	4402      	add	r2, r0
 800539e:	4603      	mov	r3, r0
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d100      	bne.n	80053a6 <memset+0xa>
 80053a4:	4770      	bx	lr
 80053a6:	f803 1b01 	strb.w	r1, [r3], #1
 80053aa:	e7f9      	b.n	80053a0 <memset+0x4>

080053ac <iprintf>:
 80053ac:	b40f      	push	{r0, r1, r2, r3}
 80053ae:	4b0a      	ldr	r3, [pc, #40]	; (80053d8 <iprintf+0x2c>)
 80053b0:	b513      	push	{r0, r1, r4, lr}
 80053b2:	681c      	ldr	r4, [r3, #0]
 80053b4:	b124      	cbz	r4, 80053c0 <iprintf+0x14>
 80053b6:	69a3      	ldr	r3, [r4, #24]
 80053b8:	b913      	cbnz	r3, 80053c0 <iprintf+0x14>
 80053ba:	4620      	mov	r0, r4
 80053bc:	f000 f866 	bl	800548c <__sinit>
 80053c0:	ab05      	add	r3, sp, #20
 80053c2:	9a04      	ldr	r2, [sp, #16]
 80053c4:	68a1      	ldr	r1, [r4, #8]
 80053c6:	9301      	str	r3, [sp, #4]
 80053c8:	4620      	mov	r0, r4
 80053ca:	f000 f9bd 	bl	8005748 <_vfiprintf_r>
 80053ce:	b002      	add	sp, #8
 80053d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053d4:	b004      	add	sp, #16
 80053d6:	4770      	bx	lr
 80053d8:	20000010 	.word	0x20000010

080053dc <std>:
 80053dc:	2300      	movs	r3, #0
 80053de:	b510      	push	{r4, lr}
 80053e0:	4604      	mov	r4, r0
 80053e2:	e9c0 3300 	strd	r3, r3, [r0]
 80053e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80053ea:	6083      	str	r3, [r0, #8]
 80053ec:	8181      	strh	r1, [r0, #12]
 80053ee:	6643      	str	r3, [r0, #100]	; 0x64
 80053f0:	81c2      	strh	r2, [r0, #14]
 80053f2:	6183      	str	r3, [r0, #24]
 80053f4:	4619      	mov	r1, r3
 80053f6:	2208      	movs	r2, #8
 80053f8:	305c      	adds	r0, #92	; 0x5c
 80053fa:	f7ff ffcf 	bl	800539c <memset>
 80053fe:	4b05      	ldr	r3, [pc, #20]	; (8005414 <std+0x38>)
 8005400:	6263      	str	r3, [r4, #36]	; 0x24
 8005402:	4b05      	ldr	r3, [pc, #20]	; (8005418 <std+0x3c>)
 8005404:	62a3      	str	r3, [r4, #40]	; 0x28
 8005406:	4b05      	ldr	r3, [pc, #20]	; (800541c <std+0x40>)
 8005408:	62e3      	str	r3, [r4, #44]	; 0x2c
 800540a:	4b05      	ldr	r3, [pc, #20]	; (8005420 <std+0x44>)
 800540c:	6224      	str	r4, [r4, #32]
 800540e:	6323      	str	r3, [r4, #48]	; 0x30
 8005410:	bd10      	pop	{r4, pc}
 8005412:	bf00      	nop
 8005414:	08005cf1 	.word	0x08005cf1
 8005418:	08005d13 	.word	0x08005d13
 800541c:	08005d4b 	.word	0x08005d4b
 8005420:	08005d6f 	.word	0x08005d6f

08005424 <_cleanup_r>:
 8005424:	4901      	ldr	r1, [pc, #4]	; (800542c <_cleanup_r+0x8>)
 8005426:	f000 b8af 	b.w	8005588 <_fwalk_reent>
 800542a:	bf00      	nop
 800542c:	08006049 	.word	0x08006049

08005430 <__sfmoreglue>:
 8005430:	b570      	push	{r4, r5, r6, lr}
 8005432:	2268      	movs	r2, #104	; 0x68
 8005434:	1e4d      	subs	r5, r1, #1
 8005436:	4355      	muls	r5, r2
 8005438:	460e      	mov	r6, r1
 800543a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800543e:	f000 f8e5 	bl	800560c <_malloc_r>
 8005442:	4604      	mov	r4, r0
 8005444:	b140      	cbz	r0, 8005458 <__sfmoreglue+0x28>
 8005446:	2100      	movs	r1, #0
 8005448:	e9c0 1600 	strd	r1, r6, [r0]
 800544c:	300c      	adds	r0, #12
 800544e:	60a0      	str	r0, [r4, #8]
 8005450:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005454:	f7ff ffa2 	bl	800539c <memset>
 8005458:	4620      	mov	r0, r4
 800545a:	bd70      	pop	{r4, r5, r6, pc}

0800545c <__sfp_lock_acquire>:
 800545c:	4801      	ldr	r0, [pc, #4]	; (8005464 <__sfp_lock_acquire+0x8>)
 800545e:	f000 b8b3 	b.w	80055c8 <__retarget_lock_acquire_recursive>
 8005462:	bf00      	nop
 8005464:	20004a8d 	.word	0x20004a8d

08005468 <__sfp_lock_release>:
 8005468:	4801      	ldr	r0, [pc, #4]	; (8005470 <__sfp_lock_release+0x8>)
 800546a:	f000 b8ae 	b.w	80055ca <__retarget_lock_release_recursive>
 800546e:	bf00      	nop
 8005470:	20004a8d 	.word	0x20004a8d

08005474 <__sinit_lock_acquire>:
 8005474:	4801      	ldr	r0, [pc, #4]	; (800547c <__sinit_lock_acquire+0x8>)
 8005476:	f000 b8a7 	b.w	80055c8 <__retarget_lock_acquire_recursive>
 800547a:	bf00      	nop
 800547c:	20004a8e 	.word	0x20004a8e

08005480 <__sinit_lock_release>:
 8005480:	4801      	ldr	r0, [pc, #4]	; (8005488 <__sinit_lock_release+0x8>)
 8005482:	f000 b8a2 	b.w	80055ca <__retarget_lock_release_recursive>
 8005486:	bf00      	nop
 8005488:	20004a8e 	.word	0x20004a8e

0800548c <__sinit>:
 800548c:	b510      	push	{r4, lr}
 800548e:	4604      	mov	r4, r0
 8005490:	f7ff fff0 	bl	8005474 <__sinit_lock_acquire>
 8005494:	69a3      	ldr	r3, [r4, #24]
 8005496:	b11b      	cbz	r3, 80054a0 <__sinit+0x14>
 8005498:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800549c:	f7ff bff0 	b.w	8005480 <__sinit_lock_release>
 80054a0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80054a4:	6523      	str	r3, [r4, #80]	; 0x50
 80054a6:	4b13      	ldr	r3, [pc, #76]	; (80054f4 <__sinit+0x68>)
 80054a8:	4a13      	ldr	r2, [pc, #76]	; (80054f8 <__sinit+0x6c>)
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	62a2      	str	r2, [r4, #40]	; 0x28
 80054ae:	42a3      	cmp	r3, r4
 80054b0:	bf04      	itt	eq
 80054b2:	2301      	moveq	r3, #1
 80054b4:	61a3      	streq	r3, [r4, #24]
 80054b6:	4620      	mov	r0, r4
 80054b8:	f000 f820 	bl	80054fc <__sfp>
 80054bc:	6060      	str	r0, [r4, #4]
 80054be:	4620      	mov	r0, r4
 80054c0:	f000 f81c 	bl	80054fc <__sfp>
 80054c4:	60a0      	str	r0, [r4, #8]
 80054c6:	4620      	mov	r0, r4
 80054c8:	f000 f818 	bl	80054fc <__sfp>
 80054cc:	2200      	movs	r2, #0
 80054ce:	60e0      	str	r0, [r4, #12]
 80054d0:	2104      	movs	r1, #4
 80054d2:	6860      	ldr	r0, [r4, #4]
 80054d4:	f7ff ff82 	bl	80053dc <std>
 80054d8:	68a0      	ldr	r0, [r4, #8]
 80054da:	2201      	movs	r2, #1
 80054dc:	2109      	movs	r1, #9
 80054de:	f7ff ff7d 	bl	80053dc <std>
 80054e2:	68e0      	ldr	r0, [r4, #12]
 80054e4:	2202      	movs	r2, #2
 80054e6:	2112      	movs	r1, #18
 80054e8:	f7ff ff78 	bl	80053dc <std>
 80054ec:	2301      	movs	r3, #1
 80054ee:	61a3      	str	r3, [r4, #24]
 80054f0:	e7d2      	b.n	8005498 <__sinit+0xc>
 80054f2:	bf00      	nop
 80054f4:	0800635c 	.word	0x0800635c
 80054f8:	08005425 	.word	0x08005425

080054fc <__sfp>:
 80054fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054fe:	4607      	mov	r7, r0
 8005500:	f7ff ffac 	bl	800545c <__sfp_lock_acquire>
 8005504:	4b1e      	ldr	r3, [pc, #120]	; (8005580 <__sfp+0x84>)
 8005506:	681e      	ldr	r6, [r3, #0]
 8005508:	69b3      	ldr	r3, [r6, #24]
 800550a:	b913      	cbnz	r3, 8005512 <__sfp+0x16>
 800550c:	4630      	mov	r0, r6
 800550e:	f7ff ffbd 	bl	800548c <__sinit>
 8005512:	3648      	adds	r6, #72	; 0x48
 8005514:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005518:	3b01      	subs	r3, #1
 800551a:	d503      	bpl.n	8005524 <__sfp+0x28>
 800551c:	6833      	ldr	r3, [r6, #0]
 800551e:	b30b      	cbz	r3, 8005564 <__sfp+0x68>
 8005520:	6836      	ldr	r6, [r6, #0]
 8005522:	e7f7      	b.n	8005514 <__sfp+0x18>
 8005524:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005528:	b9d5      	cbnz	r5, 8005560 <__sfp+0x64>
 800552a:	4b16      	ldr	r3, [pc, #88]	; (8005584 <__sfp+0x88>)
 800552c:	60e3      	str	r3, [r4, #12]
 800552e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005532:	6665      	str	r5, [r4, #100]	; 0x64
 8005534:	f000 f847 	bl	80055c6 <__retarget_lock_init_recursive>
 8005538:	f7ff ff96 	bl	8005468 <__sfp_lock_release>
 800553c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005540:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005544:	6025      	str	r5, [r4, #0]
 8005546:	61a5      	str	r5, [r4, #24]
 8005548:	2208      	movs	r2, #8
 800554a:	4629      	mov	r1, r5
 800554c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005550:	f7ff ff24 	bl	800539c <memset>
 8005554:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005558:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800555c:	4620      	mov	r0, r4
 800555e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005560:	3468      	adds	r4, #104	; 0x68
 8005562:	e7d9      	b.n	8005518 <__sfp+0x1c>
 8005564:	2104      	movs	r1, #4
 8005566:	4638      	mov	r0, r7
 8005568:	f7ff ff62 	bl	8005430 <__sfmoreglue>
 800556c:	4604      	mov	r4, r0
 800556e:	6030      	str	r0, [r6, #0]
 8005570:	2800      	cmp	r0, #0
 8005572:	d1d5      	bne.n	8005520 <__sfp+0x24>
 8005574:	f7ff ff78 	bl	8005468 <__sfp_lock_release>
 8005578:	230c      	movs	r3, #12
 800557a:	603b      	str	r3, [r7, #0]
 800557c:	e7ee      	b.n	800555c <__sfp+0x60>
 800557e:	bf00      	nop
 8005580:	0800635c 	.word	0x0800635c
 8005584:	ffff0001 	.word	0xffff0001

08005588 <_fwalk_reent>:
 8005588:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800558c:	4606      	mov	r6, r0
 800558e:	4688      	mov	r8, r1
 8005590:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005594:	2700      	movs	r7, #0
 8005596:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800559a:	f1b9 0901 	subs.w	r9, r9, #1
 800559e:	d505      	bpl.n	80055ac <_fwalk_reent+0x24>
 80055a0:	6824      	ldr	r4, [r4, #0]
 80055a2:	2c00      	cmp	r4, #0
 80055a4:	d1f7      	bne.n	8005596 <_fwalk_reent+0xe>
 80055a6:	4638      	mov	r0, r7
 80055a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80055ac:	89ab      	ldrh	r3, [r5, #12]
 80055ae:	2b01      	cmp	r3, #1
 80055b0:	d907      	bls.n	80055c2 <_fwalk_reent+0x3a>
 80055b2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80055b6:	3301      	adds	r3, #1
 80055b8:	d003      	beq.n	80055c2 <_fwalk_reent+0x3a>
 80055ba:	4629      	mov	r1, r5
 80055bc:	4630      	mov	r0, r6
 80055be:	47c0      	blx	r8
 80055c0:	4307      	orrs	r7, r0
 80055c2:	3568      	adds	r5, #104	; 0x68
 80055c4:	e7e9      	b.n	800559a <_fwalk_reent+0x12>

080055c6 <__retarget_lock_init_recursive>:
 80055c6:	4770      	bx	lr

080055c8 <__retarget_lock_acquire_recursive>:
 80055c8:	4770      	bx	lr

080055ca <__retarget_lock_release_recursive>:
 80055ca:	4770      	bx	lr

080055cc <sbrk_aligned>:
 80055cc:	b570      	push	{r4, r5, r6, lr}
 80055ce:	4e0e      	ldr	r6, [pc, #56]	; (8005608 <sbrk_aligned+0x3c>)
 80055d0:	460c      	mov	r4, r1
 80055d2:	6831      	ldr	r1, [r6, #0]
 80055d4:	4605      	mov	r5, r0
 80055d6:	b911      	cbnz	r1, 80055de <sbrk_aligned+0x12>
 80055d8:	f000 fb7a 	bl	8005cd0 <_sbrk_r>
 80055dc:	6030      	str	r0, [r6, #0]
 80055de:	4621      	mov	r1, r4
 80055e0:	4628      	mov	r0, r5
 80055e2:	f000 fb75 	bl	8005cd0 <_sbrk_r>
 80055e6:	1c43      	adds	r3, r0, #1
 80055e8:	d00a      	beq.n	8005600 <sbrk_aligned+0x34>
 80055ea:	1cc4      	adds	r4, r0, #3
 80055ec:	f024 0403 	bic.w	r4, r4, #3
 80055f0:	42a0      	cmp	r0, r4
 80055f2:	d007      	beq.n	8005604 <sbrk_aligned+0x38>
 80055f4:	1a21      	subs	r1, r4, r0
 80055f6:	4628      	mov	r0, r5
 80055f8:	f000 fb6a 	bl	8005cd0 <_sbrk_r>
 80055fc:	3001      	adds	r0, #1
 80055fe:	d101      	bne.n	8005604 <sbrk_aligned+0x38>
 8005600:	f04f 34ff 	mov.w	r4, #4294967295
 8005604:	4620      	mov	r0, r4
 8005606:	bd70      	pop	{r4, r5, r6, pc}
 8005608:	20004a94 	.word	0x20004a94

0800560c <_malloc_r>:
 800560c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005610:	1ccd      	adds	r5, r1, #3
 8005612:	f025 0503 	bic.w	r5, r5, #3
 8005616:	3508      	adds	r5, #8
 8005618:	2d0c      	cmp	r5, #12
 800561a:	bf38      	it	cc
 800561c:	250c      	movcc	r5, #12
 800561e:	2d00      	cmp	r5, #0
 8005620:	4607      	mov	r7, r0
 8005622:	db01      	blt.n	8005628 <_malloc_r+0x1c>
 8005624:	42a9      	cmp	r1, r5
 8005626:	d905      	bls.n	8005634 <_malloc_r+0x28>
 8005628:	230c      	movs	r3, #12
 800562a:	603b      	str	r3, [r7, #0]
 800562c:	2600      	movs	r6, #0
 800562e:	4630      	mov	r0, r6
 8005630:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005634:	4e2e      	ldr	r6, [pc, #184]	; (80056f0 <_malloc_r+0xe4>)
 8005636:	f000 fdbb 	bl	80061b0 <__malloc_lock>
 800563a:	6833      	ldr	r3, [r6, #0]
 800563c:	461c      	mov	r4, r3
 800563e:	bb34      	cbnz	r4, 800568e <_malloc_r+0x82>
 8005640:	4629      	mov	r1, r5
 8005642:	4638      	mov	r0, r7
 8005644:	f7ff ffc2 	bl	80055cc <sbrk_aligned>
 8005648:	1c43      	adds	r3, r0, #1
 800564a:	4604      	mov	r4, r0
 800564c:	d14d      	bne.n	80056ea <_malloc_r+0xde>
 800564e:	6834      	ldr	r4, [r6, #0]
 8005650:	4626      	mov	r6, r4
 8005652:	2e00      	cmp	r6, #0
 8005654:	d140      	bne.n	80056d8 <_malloc_r+0xcc>
 8005656:	6823      	ldr	r3, [r4, #0]
 8005658:	4631      	mov	r1, r6
 800565a:	4638      	mov	r0, r7
 800565c:	eb04 0803 	add.w	r8, r4, r3
 8005660:	f000 fb36 	bl	8005cd0 <_sbrk_r>
 8005664:	4580      	cmp	r8, r0
 8005666:	d13a      	bne.n	80056de <_malloc_r+0xd2>
 8005668:	6821      	ldr	r1, [r4, #0]
 800566a:	3503      	adds	r5, #3
 800566c:	1a6d      	subs	r5, r5, r1
 800566e:	f025 0503 	bic.w	r5, r5, #3
 8005672:	3508      	adds	r5, #8
 8005674:	2d0c      	cmp	r5, #12
 8005676:	bf38      	it	cc
 8005678:	250c      	movcc	r5, #12
 800567a:	4629      	mov	r1, r5
 800567c:	4638      	mov	r0, r7
 800567e:	f7ff ffa5 	bl	80055cc <sbrk_aligned>
 8005682:	3001      	adds	r0, #1
 8005684:	d02b      	beq.n	80056de <_malloc_r+0xd2>
 8005686:	6823      	ldr	r3, [r4, #0]
 8005688:	442b      	add	r3, r5
 800568a:	6023      	str	r3, [r4, #0]
 800568c:	e00e      	b.n	80056ac <_malloc_r+0xa0>
 800568e:	6822      	ldr	r2, [r4, #0]
 8005690:	1b52      	subs	r2, r2, r5
 8005692:	d41e      	bmi.n	80056d2 <_malloc_r+0xc6>
 8005694:	2a0b      	cmp	r2, #11
 8005696:	d916      	bls.n	80056c6 <_malloc_r+0xba>
 8005698:	1961      	adds	r1, r4, r5
 800569a:	42a3      	cmp	r3, r4
 800569c:	6025      	str	r5, [r4, #0]
 800569e:	bf18      	it	ne
 80056a0:	6059      	strne	r1, [r3, #4]
 80056a2:	6863      	ldr	r3, [r4, #4]
 80056a4:	bf08      	it	eq
 80056a6:	6031      	streq	r1, [r6, #0]
 80056a8:	5162      	str	r2, [r4, r5]
 80056aa:	604b      	str	r3, [r1, #4]
 80056ac:	4638      	mov	r0, r7
 80056ae:	f104 060b 	add.w	r6, r4, #11
 80056b2:	f000 fd83 	bl	80061bc <__malloc_unlock>
 80056b6:	f026 0607 	bic.w	r6, r6, #7
 80056ba:	1d23      	adds	r3, r4, #4
 80056bc:	1af2      	subs	r2, r6, r3
 80056be:	d0b6      	beq.n	800562e <_malloc_r+0x22>
 80056c0:	1b9b      	subs	r3, r3, r6
 80056c2:	50a3      	str	r3, [r4, r2]
 80056c4:	e7b3      	b.n	800562e <_malloc_r+0x22>
 80056c6:	6862      	ldr	r2, [r4, #4]
 80056c8:	42a3      	cmp	r3, r4
 80056ca:	bf0c      	ite	eq
 80056cc:	6032      	streq	r2, [r6, #0]
 80056ce:	605a      	strne	r2, [r3, #4]
 80056d0:	e7ec      	b.n	80056ac <_malloc_r+0xa0>
 80056d2:	4623      	mov	r3, r4
 80056d4:	6864      	ldr	r4, [r4, #4]
 80056d6:	e7b2      	b.n	800563e <_malloc_r+0x32>
 80056d8:	4634      	mov	r4, r6
 80056da:	6876      	ldr	r6, [r6, #4]
 80056dc:	e7b9      	b.n	8005652 <_malloc_r+0x46>
 80056de:	230c      	movs	r3, #12
 80056e0:	603b      	str	r3, [r7, #0]
 80056e2:	4638      	mov	r0, r7
 80056e4:	f000 fd6a 	bl	80061bc <__malloc_unlock>
 80056e8:	e7a1      	b.n	800562e <_malloc_r+0x22>
 80056ea:	6025      	str	r5, [r4, #0]
 80056ec:	e7de      	b.n	80056ac <_malloc_r+0xa0>
 80056ee:	bf00      	nop
 80056f0:	20004a90 	.word	0x20004a90

080056f4 <__sfputc_r>:
 80056f4:	6893      	ldr	r3, [r2, #8]
 80056f6:	3b01      	subs	r3, #1
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	b410      	push	{r4}
 80056fc:	6093      	str	r3, [r2, #8]
 80056fe:	da08      	bge.n	8005712 <__sfputc_r+0x1e>
 8005700:	6994      	ldr	r4, [r2, #24]
 8005702:	42a3      	cmp	r3, r4
 8005704:	db01      	blt.n	800570a <__sfputc_r+0x16>
 8005706:	290a      	cmp	r1, #10
 8005708:	d103      	bne.n	8005712 <__sfputc_r+0x1e>
 800570a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800570e:	f000 bb33 	b.w	8005d78 <__swbuf_r>
 8005712:	6813      	ldr	r3, [r2, #0]
 8005714:	1c58      	adds	r0, r3, #1
 8005716:	6010      	str	r0, [r2, #0]
 8005718:	7019      	strb	r1, [r3, #0]
 800571a:	4608      	mov	r0, r1
 800571c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005720:	4770      	bx	lr

08005722 <__sfputs_r>:
 8005722:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005724:	4606      	mov	r6, r0
 8005726:	460f      	mov	r7, r1
 8005728:	4614      	mov	r4, r2
 800572a:	18d5      	adds	r5, r2, r3
 800572c:	42ac      	cmp	r4, r5
 800572e:	d101      	bne.n	8005734 <__sfputs_r+0x12>
 8005730:	2000      	movs	r0, #0
 8005732:	e007      	b.n	8005744 <__sfputs_r+0x22>
 8005734:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005738:	463a      	mov	r2, r7
 800573a:	4630      	mov	r0, r6
 800573c:	f7ff ffda 	bl	80056f4 <__sfputc_r>
 8005740:	1c43      	adds	r3, r0, #1
 8005742:	d1f3      	bne.n	800572c <__sfputs_r+0xa>
 8005744:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005748 <_vfiprintf_r>:
 8005748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800574c:	460d      	mov	r5, r1
 800574e:	b09d      	sub	sp, #116	; 0x74
 8005750:	4614      	mov	r4, r2
 8005752:	4698      	mov	r8, r3
 8005754:	4606      	mov	r6, r0
 8005756:	b118      	cbz	r0, 8005760 <_vfiprintf_r+0x18>
 8005758:	6983      	ldr	r3, [r0, #24]
 800575a:	b90b      	cbnz	r3, 8005760 <_vfiprintf_r+0x18>
 800575c:	f7ff fe96 	bl	800548c <__sinit>
 8005760:	4b89      	ldr	r3, [pc, #548]	; (8005988 <_vfiprintf_r+0x240>)
 8005762:	429d      	cmp	r5, r3
 8005764:	d11b      	bne.n	800579e <_vfiprintf_r+0x56>
 8005766:	6875      	ldr	r5, [r6, #4]
 8005768:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800576a:	07d9      	lsls	r1, r3, #31
 800576c:	d405      	bmi.n	800577a <_vfiprintf_r+0x32>
 800576e:	89ab      	ldrh	r3, [r5, #12]
 8005770:	059a      	lsls	r2, r3, #22
 8005772:	d402      	bmi.n	800577a <_vfiprintf_r+0x32>
 8005774:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005776:	f7ff ff27 	bl	80055c8 <__retarget_lock_acquire_recursive>
 800577a:	89ab      	ldrh	r3, [r5, #12]
 800577c:	071b      	lsls	r3, r3, #28
 800577e:	d501      	bpl.n	8005784 <_vfiprintf_r+0x3c>
 8005780:	692b      	ldr	r3, [r5, #16]
 8005782:	b9eb      	cbnz	r3, 80057c0 <_vfiprintf_r+0x78>
 8005784:	4629      	mov	r1, r5
 8005786:	4630      	mov	r0, r6
 8005788:	f000 fb5a 	bl	8005e40 <__swsetup_r>
 800578c:	b1c0      	cbz	r0, 80057c0 <_vfiprintf_r+0x78>
 800578e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005790:	07dc      	lsls	r4, r3, #31
 8005792:	d50e      	bpl.n	80057b2 <_vfiprintf_r+0x6a>
 8005794:	f04f 30ff 	mov.w	r0, #4294967295
 8005798:	b01d      	add	sp, #116	; 0x74
 800579a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800579e:	4b7b      	ldr	r3, [pc, #492]	; (800598c <_vfiprintf_r+0x244>)
 80057a0:	429d      	cmp	r5, r3
 80057a2:	d101      	bne.n	80057a8 <_vfiprintf_r+0x60>
 80057a4:	68b5      	ldr	r5, [r6, #8]
 80057a6:	e7df      	b.n	8005768 <_vfiprintf_r+0x20>
 80057a8:	4b79      	ldr	r3, [pc, #484]	; (8005990 <_vfiprintf_r+0x248>)
 80057aa:	429d      	cmp	r5, r3
 80057ac:	bf08      	it	eq
 80057ae:	68f5      	ldreq	r5, [r6, #12]
 80057b0:	e7da      	b.n	8005768 <_vfiprintf_r+0x20>
 80057b2:	89ab      	ldrh	r3, [r5, #12]
 80057b4:	0598      	lsls	r0, r3, #22
 80057b6:	d4ed      	bmi.n	8005794 <_vfiprintf_r+0x4c>
 80057b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80057ba:	f7ff ff06 	bl	80055ca <__retarget_lock_release_recursive>
 80057be:	e7e9      	b.n	8005794 <_vfiprintf_r+0x4c>
 80057c0:	2300      	movs	r3, #0
 80057c2:	9309      	str	r3, [sp, #36]	; 0x24
 80057c4:	2320      	movs	r3, #32
 80057c6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80057ca:	f8cd 800c 	str.w	r8, [sp, #12]
 80057ce:	2330      	movs	r3, #48	; 0x30
 80057d0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005994 <_vfiprintf_r+0x24c>
 80057d4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80057d8:	f04f 0901 	mov.w	r9, #1
 80057dc:	4623      	mov	r3, r4
 80057de:	469a      	mov	sl, r3
 80057e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80057e4:	b10a      	cbz	r2, 80057ea <_vfiprintf_r+0xa2>
 80057e6:	2a25      	cmp	r2, #37	; 0x25
 80057e8:	d1f9      	bne.n	80057de <_vfiprintf_r+0x96>
 80057ea:	ebba 0b04 	subs.w	fp, sl, r4
 80057ee:	d00b      	beq.n	8005808 <_vfiprintf_r+0xc0>
 80057f0:	465b      	mov	r3, fp
 80057f2:	4622      	mov	r2, r4
 80057f4:	4629      	mov	r1, r5
 80057f6:	4630      	mov	r0, r6
 80057f8:	f7ff ff93 	bl	8005722 <__sfputs_r>
 80057fc:	3001      	adds	r0, #1
 80057fe:	f000 80aa 	beq.w	8005956 <_vfiprintf_r+0x20e>
 8005802:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005804:	445a      	add	r2, fp
 8005806:	9209      	str	r2, [sp, #36]	; 0x24
 8005808:	f89a 3000 	ldrb.w	r3, [sl]
 800580c:	2b00      	cmp	r3, #0
 800580e:	f000 80a2 	beq.w	8005956 <_vfiprintf_r+0x20e>
 8005812:	2300      	movs	r3, #0
 8005814:	f04f 32ff 	mov.w	r2, #4294967295
 8005818:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800581c:	f10a 0a01 	add.w	sl, sl, #1
 8005820:	9304      	str	r3, [sp, #16]
 8005822:	9307      	str	r3, [sp, #28]
 8005824:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005828:	931a      	str	r3, [sp, #104]	; 0x68
 800582a:	4654      	mov	r4, sl
 800582c:	2205      	movs	r2, #5
 800582e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005832:	4858      	ldr	r0, [pc, #352]	; (8005994 <_vfiprintf_r+0x24c>)
 8005834:	f7fa fcec 	bl	8000210 <memchr>
 8005838:	9a04      	ldr	r2, [sp, #16]
 800583a:	b9d8      	cbnz	r0, 8005874 <_vfiprintf_r+0x12c>
 800583c:	06d1      	lsls	r1, r2, #27
 800583e:	bf44      	itt	mi
 8005840:	2320      	movmi	r3, #32
 8005842:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005846:	0713      	lsls	r3, r2, #28
 8005848:	bf44      	itt	mi
 800584a:	232b      	movmi	r3, #43	; 0x2b
 800584c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005850:	f89a 3000 	ldrb.w	r3, [sl]
 8005854:	2b2a      	cmp	r3, #42	; 0x2a
 8005856:	d015      	beq.n	8005884 <_vfiprintf_r+0x13c>
 8005858:	9a07      	ldr	r2, [sp, #28]
 800585a:	4654      	mov	r4, sl
 800585c:	2000      	movs	r0, #0
 800585e:	f04f 0c0a 	mov.w	ip, #10
 8005862:	4621      	mov	r1, r4
 8005864:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005868:	3b30      	subs	r3, #48	; 0x30
 800586a:	2b09      	cmp	r3, #9
 800586c:	d94e      	bls.n	800590c <_vfiprintf_r+0x1c4>
 800586e:	b1b0      	cbz	r0, 800589e <_vfiprintf_r+0x156>
 8005870:	9207      	str	r2, [sp, #28]
 8005872:	e014      	b.n	800589e <_vfiprintf_r+0x156>
 8005874:	eba0 0308 	sub.w	r3, r0, r8
 8005878:	fa09 f303 	lsl.w	r3, r9, r3
 800587c:	4313      	orrs	r3, r2
 800587e:	9304      	str	r3, [sp, #16]
 8005880:	46a2      	mov	sl, r4
 8005882:	e7d2      	b.n	800582a <_vfiprintf_r+0xe2>
 8005884:	9b03      	ldr	r3, [sp, #12]
 8005886:	1d19      	adds	r1, r3, #4
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	9103      	str	r1, [sp, #12]
 800588c:	2b00      	cmp	r3, #0
 800588e:	bfbb      	ittet	lt
 8005890:	425b      	neglt	r3, r3
 8005892:	f042 0202 	orrlt.w	r2, r2, #2
 8005896:	9307      	strge	r3, [sp, #28]
 8005898:	9307      	strlt	r3, [sp, #28]
 800589a:	bfb8      	it	lt
 800589c:	9204      	strlt	r2, [sp, #16]
 800589e:	7823      	ldrb	r3, [r4, #0]
 80058a0:	2b2e      	cmp	r3, #46	; 0x2e
 80058a2:	d10c      	bne.n	80058be <_vfiprintf_r+0x176>
 80058a4:	7863      	ldrb	r3, [r4, #1]
 80058a6:	2b2a      	cmp	r3, #42	; 0x2a
 80058a8:	d135      	bne.n	8005916 <_vfiprintf_r+0x1ce>
 80058aa:	9b03      	ldr	r3, [sp, #12]
 80058ac:	1d1a      	adds	r2, r3, #4
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	9203      	str	r2, [sp, #12]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	bfb8      	it	lt
 80058b6:	f04f 33ff 	movlt.w	r3, #4294967295
 80058ba:	3402      	adds	r4, #2
 80058bc:	9305      	str	r3, [sp, #20]
 80058be:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80059a4 <_vfiprintf_r+0x25c>
 80058c2:	7821      	ldrb	r1, [r4, #0]
 80058c4:	2203      	movs	r2, #3
 80058c6:	4650      	mov	r0, sl
 80058c8:	f7fa fca2 	bl	8000210 <memchr>
 80058cc:	b140      	cbz	r0, 80058e0 <_vfiprintf_r+0x198>
 80058ce:	2340      	movs	r3, #64	; 0x40
 80058d0:	eba0 000a 	sub.w	r0, r0, sl
 80058d4:	fa03 f000 	lsl.w	r0, r3, r0
 80058d8:	9b04      	ldr	r3, [sp, #16]
 80058da:	4303      	orrs	r3, r0
 80058dc:	3401      	adds	r4, #1
 80058de:	9304      	str	r3, [sp, #16]
 80058e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058e4:	482c      	ldr	r0, [pc, #176]	; (8005998 <_vfiprintf_r+0x250>)
 80058e6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80058ea:	2206      	movs	r2, #6
 80058ec:	f7fa fc90 	bl	8000210 <memchr>
 80058f0:	2800      	cmp	r0, #0
 80058f2:	d03f      	beq.n	8005974 <_vfiprintf_r+0x22c>
 80058f4:	4b29      	ldr	r3, [pc, #164]	; (800599c <_vfiprintf_r+0x254>)
 80058f6:	bb1b      	cbnz	r3, 8005940 <_vfiprintf_r+0x1f8>
 80058f8:	9b03      	ldr	r3, [sp, #12]
 80058fa:	3307      	adds	r3, #7
 80058fc:	f023 0307 	bic.w	r3, r3, #7
 8005900:	3308      	adds	r3, #8
 8005902:	9303      	str	r3, [sp, #12]
 8005904:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005906:	443b      	add	r3, r7
 8005908:	9309      	str	r3, [sp, #36]	; 0x24
 800590a:	e767      	b.n	80057dc <_vfiprintf_r+0x94>
 800590c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005910:	460c      	mov	r4, r1
 8005912:	2001      	movs	r0, #1
 8005914:	e7a5      	b.n	8005862 <_vfiprintf_r+0x11a>
 8005916:	2300      	movs	r3, #0
 8005918:	3401      	adds	r4, #1
 800591a:	9305      	str	r3, [sp, #20]
 800591c:	4619      	mov	r1, r3
 800591e:	f04f 0c0a 	mov.w	ip, #10
 8005922:	4620      	mov	r0, r4
 8005924:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005928:	3a30      	subs	r2, #48	; 0x30
 800592a:	2a09      	cmp	r2, #9
 800592c:	d903      	bls.n	8005936 <_vfiprintf_r+0x1ee>
 800592e:	2b00      	cmp	r3, #0
 8005930:	d0c5      	beq.n	80058be <_vfiprintf_r+0x176>
 8005932:	9105      	str	r1, [sp, #20]
 8005934:	e7c3      	b.n	80058be <_vfiprintf_r+0x176>
 8005936:	fb0c 2101 	mla	r1, ip, r1, r2
 800593a:	4604      	mov	r4, r0
 800593c:	2301      	movs	r3, #1
 800593e:	e7f0      	b.n	8005922 <_vfiprintf_r+0x1da>
 8005940:	ab03      	add	r3, sp, #12
 8005942:	9300      	str	r3, [sp, #0]
 8005944:	462a      	mov	r2, r5
 8005946:	4b16      	ldr	r3, [pc, #88]	; (80059a0 <_vfiprintf_r+0x258>)
 8005948:	a904      	add	r1, sp, #16
 800594a:	4630      	mov	r0, r6
 800594c:	f3af 8000 	nop.w
 8005950:	4607      	mov	r7, r0
 8005952:	1c78      	adds	r0, r7, #1
 8005954:	d1d6      	bne.n	8005904 <_vfiprintf_r+0x1bc>
 8005956:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005958:	07d9      	lsls	r1, r3, #31
 800595a:	d405      	bmi.n	8005968 <_vfiprintf_r+0x220>
 800595c:	89ab      	ldrh	r3, [r5, #12]
 800595e:	059a      	lsls	r2, r3, #22
 8005960:	d402      	bmi.n	8005968 <_vfiprintf_r+0x220>
 8005962:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005964:	f7ff fe31 	bl	80055ca <__retarget_lock_release_recursive>
 8005968:	89ab      	ldrh	r3, [r5, #12]
 800596a:	065b      	lsls	r3, r3, #25
 800596c:	f53f af12 	bmi.w	8005794 <_vfiprintf_r+0x4c>
 8005970:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005972:	e711      	b.n	8005798 <_vfiprintf_r+0x50>
 8005974:	ab03      	add	r3, sp, #12
 8005976:	9300      	str	r3, [sp, #0]
 8005978:	462a      	mov	r2, r5
 800597a:	4b09      	ldr	r3, [pc, #36]	; (80059a0 <_vfiprintf_r+0x258>)
 800597c:	a904      	add	r1, sp, #16
 800597e:	4630      	mov	r0, r6
 8005980:	f000 f880 	bl	8005a84 <_printf_i>
 8005984:	e7e4      	b.n	8005950 <_vfiprintf_r+0x208>
 8005986:	bf00      	nop
 8005988:	08006380 	.word	0x08006380
 800598c:	080063a0 	.word	0x080063a0
 8005990:	08006360 	.word	0x08006360
 8005994:	080063c0 	.word	0x080063c0
 8005998:	080063ca 	.word	0x080063ca
 800599c:	00000000 	.word	0x00000000
 80059a0:	08005723 	.word	0x08005723
 80059a4:	080063c6 	.word	0x080063c6

080059a8 <_printf_common>:
 80059a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059ac:	4616      	mov	r6, r2
 80059ae:	4699      	mov	r9, r3
 80059b0:	688a      	ldr	r2, [r1, #8]
 80059b2:	690b      	ldr	r3, [r1, #16]
 80059b4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80059b8:	4293      	cmp	r3, r2
 80059ba:	bfb8      	it	lt
 80059bc:	4613      	movlt	r3, r2
 80059be:	6033      	str	r3, [r6, #0]
 80059c0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80059c4:	4607      	mov	r7, r0
 80059c6:	460c      	mov	r4, r1
 80059c8:	b10a      	cbz	r2, 80059ce <_printf_common+0x26>
 80059ca:	3301      	adds	r3, #1
 80059cc:	6033      	str	r3, [r6, #0]
 80059ce:	6823      	ldr	r3, [r4, #0]
 80059d0:	0699      	lsls	r1, r3, #26
 80059d2:	bf42      	ittt	mi
 80059d4:	6833      	ldrmi	r3, [r6, #0]
 80059d6:	3302      	addmi	r3, #2
 80059d8:	6033      	strmi	r3, [r6, #0]
 80059da:	6825      	ldr	r5, [r4, #0]
 80059dc:	f015 0506 	ands.w	r5, r5, #6
 80059e0:	d106      	bne.n	80059f0 <_printf_common+0x48>
 80059e2:	f104 0a19 	add.w	sl, r4, #25
 80059e6:	68e3      	ldr	r3, [r4, #12]
 80059e8:	6832      	ldr	r2, [r6, #0]
 80059ea:	1a9b      	subs	r3, r3, r2
 80059ec:	42ab      	cmp	r3, r5
 80059ee:	dc26      	bgt.n	8005a3e <_printf_common+0x96>
 80059f0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80059f4:	1e13      	subs	r3, r2, #0
 80059f6:	6822      	ldr	r2, [r4, #0]
 80059f8:	bf18      	it	ne
 80059fa:	2301      	movne	r3, #1
 80059fc:	0692      	lsls	r2, r2, #26
 80059fe:	d42b      	bmi.n	8005a58 <_printf_common+0xb0>
 8005a00:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005a04:	4649      	mov	r1, r9
 8005a06:	4638      	mov	r0, r7
 8005a08:	47c0      	blx	r8
 8005a0a:	3001      	adds	r0, #1
 8005a0c:	d01e      	beq.n	8005a4c <_printf_common+0xa4>
 8005a0e:	6823      	ldr	r3, [r4, #0]
 8005a10:	68e5      	ldr	r5, [r4, #12]
 8005a12:	6832      	ldr	r2, [r6, #0]
 8005a14:	f003 0306 	and.w	r3, r3, #6
 8005a18:	2b04      	cmp	r3, #4
 8005a1a:	bf08      	it	eq
 8005a1c:	1aad      	subeq	r5, r5, r2
 8005a1e:	68a3      	ldr	r3, [r4, #8]
 8005a20:	6922      	ldr	r2, [r4, #16]
 8005a22:	bf0c      	ite	eq
 8005a24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005a28:	2500      	movne	r5, #0
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	bfc4      	itt	gt
 8005a2e:	1a9b      	subgt	r3, r3, r2
 8005a30:	18ed      	addgt	r5, r5, r3
 8005a32:	2600      	movs	r6, #0
 8005a34:	341a      	adds	r4, #26
 8005a36:	42b5      	cmp	r5, r6
 8005a38:	d11a      	bne.n	8005a70 <_printf_common+0xc8>
 8005a3a:	2000      	movs	r0, #0
 8005a3c:	e008      	b.n	8005a50 <_printf_common+0xa8>
 8005a3e:	2301      	movs	r3, #1
 8005a40:	4652      	mov	r2, sl
 8005a42:	4649      	mov	r1, r9
 8005a44:	4638      	mov	r0, r7
 8005a46:	47c0      	blx	r8
 8005a48:	3001      	adds	r0, #1
 8005a4a:	d103      	bne.n	8005a54 <_printf_common+0xac>
 8005a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8005a50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a54:	3501      	adds	r5, #1
 8005a56:	e7c6      	b.n	80059e6 <_printf_common+0x3e>
 8005a58:	18e1      	adds	r1, r4, r3
 8005a5a:	1c5a      	adds	r2, r3, #1
 8005a5c:	2030      	movs	r0, #48	; 0x30
 8005a5e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005a62:	4422      	add	r2, r4
 8005a64:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005a68:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005a6c:	3302      	adds	r3, #2
 8005a6e:	e7c7      	b.n	8005a00 <_printf_common+0x58>
 8005a70:	2301      	movs	r3, #1
 8005a72:	4622      	mov	r2, r4
 8005a74:	4649      	mov	r1, r9
 8005a76:	4638      	mov	r0, r7
 8005a78:	47c0      	blx	r8
 8005a7a:	3001      	adds	r0, #1
 8005a7c:	d0e6      	beq.n	8005a4c <_printf_common+0xa4>
 8005a7e:	3601      	adds	r6, #1
 8005a80:	e7d9      	b.n	8005a36 <_printf_common+0x8e>
	...

08005a84 <_printf_i>:
 8005a84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005a88:	7e0f      	ldrb	r7, [r1, #24]
 8005a8a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005a8c:	2f78      	cmp	r7, #120	; 0x78
 8005a8e:	4691      	mov	r9, r2
 8005a90:	4680      	mov	r8, r0
 8005a92:	460c      	mov	r4, r1
 8005a94:	469a      	mov	sl, r3
 8005a96:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005a9a:	d807      	bhi.n	8005aac <_printf_i+0x28>
 8005a9c:	2f62      	cmp	r7, #98	; 0x62
 8005a9e:	d80a      	bhi.n	8005ab6 <_printf_i+0x32>
 8005aa0:	2f00      	cmp	r7, #0
 8005aa2:	f000 80d8 	beq.w	8005c56 <_printf_i+0x1d2>
 8005aa6:	2f58      	cmp	r7, #88	; 0x58
 8005aa8:	f000 80a3 	beq.w	8005bf2 <_printf_i+0x16e>
 8005aac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005ab0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005ab4:	e03a      	b.n	8005b2c <_printf_i+0xa8>
 8005ab6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005aba:	2b15      	cmp	r3, #21
 8005abc:	d8f6      	bhi.n	8005aac <_printf_i+0x28>
 8005abe:	a101      	add	r1, pc, #4	; (adr r1, 8005ac4 <_printf_i+0x40>)
 8005ac0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005ac4:	08005b1d 	.word	0x08005b1d
 8005ac8:	08005b31 	.word	0x08005b31
 8005acc:	08005aad 	.word	0x08005aad
 8005ad0:	08005aad 	.word	0x08005aad
 8005ad4:	08005aad 	.word	0x08005aad
 8005ad8:	08005aad 	.word	0x08005aad
 8005adc:	08005b31 	.word	0x08005b31
 8005ae0:	08005aad 	.word	0x08005aad
 8005ae4:	08005aad 	.word	0x08005aad
 8005ae8:	08005aad 	.word	0x08005aad
 8005aec:	08005aad 	.word	0x08005aad
 8005af0:	08005c3d 	.word	0x08005c3d
 8005af4:	08005b61 	.word	0x08005b61
 8005af8:	08005c1f 	.word	0x08005c1f
 8005afc:	08005aad 	.word	0x08005aad
 8005b00:	08005aad 	.word	0x08005aad
 8005b04:	08005c5f 	.word	0x08005c5f
 8005b08:	08005aad 	.word	0x08005aad
 8005b0c:	08005b61 	.word	0x08005b61
 8005b10:	08005aad 	.word	0x08005aad
 8005b14:	08005aad 	.word	0x08005aad
 8005b18:	08005c27 	.word	0x08005c27
 8005b1c:	682b      	ldr	r3, [r5, #0]
 8005b1e:	1d1a      	adds	r2, r3, #4
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	602a      	str	r2, [r5, #0]
 8005b24:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005b28:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	e0a3      	b.n	8005c78 <_printf_i+0x1f4>
 8005b30:	6820      	ldr	r0, [r4, #0]
 8005b32:	6829      	ldr	r1, [r5, #0]
 8005b34:	0606      	lsls	r6, r0, #24
 8005b36:	f101 0304 	add.w	r3, r1, #4
 8005b3a:	d50a      	bpl.n	8005b52 <_printf_i+0xce>
 8005b3c:	680e      	ldr	r6, [r1, #0]
 8005b3e:	602b      	str	r3, [r5, #0]
 8005b40:	2e00      	cmp	r6, #0
 8005b42:	da03      	bge.n	8005b4c <_printf_i+0xc8>
 8005b44:	232d      	movs	r3, #45	; 0x2d
 8005b46:	4276      	negs	r6, r6
 8005b48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b4c:	485e      	ldr	r0, [pc, #376]	; (8005cc8 <_printf_i+0x244>)
 8005b4e:	230a      	movs	r3, #10
 8005b50:	e019      	b.n	8005b86 <_printf_i+0x102>
 8005b52:	680e      	ldr	r6, [r1, #0]
 8005b54:	602b      	str	r3, [r5, #0]
 8005b56:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005b5a:	bf18      	it	ne
 8005b5c:	b236      	sxthne	r6, r6
 8005b5e:	e7ef      	b.n	8005b40 <_printf_i+0xbc>
 8005b60:	682b      	ldr	r3, [r5, #0]
 8005b62:	6820      	ldr	r0, [r4, #0]
 8005b64:	1d19      	adds	r1, r3, #4
 8005b66:	6029      	str	r1, [r5, #0]
 8005b68:	0601      	lsls	r1, r0, #24
 8005b6a:	d501      	bpl.n	8005b70 <_printf_i+0xec>
 8005b6c:	681e      	ldr	r6, [r3, #0]
 8005b6e:	e002      	b.n	8005b76 <_printf_i+0xf2>
 8005b70:	0646      	lsls	r6, r0, #25
 8005b72:	d5fb      	bpl.n	8005b6c <_printf_i+0xe8>
 8005b74:	881e      	ldrh	r6, [r3, #0]
 8005b76:	4854      	ldr	r0, [pc, #336]	; (8005cc8 <_printf_i+0x244>)
 8005b78:	2f6f      	cmp	r7, #111	; 0x6f
 8005b7a:	bf0c      	ite	eq
 8005b7c:	2308      	moveq	r3, #8
 8005b7e:	230a      	movne	r3, #10
 8005b80:	2100      	movs	r1, #0
 8005b82:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005b86:	6865      	ldr	r5, [r4, #4]
 8005b88:	60a5      	str	r5, [r4, #8]
 8005b8a:	2d00      	cmp	r5, #0
 8005b8c:	bfa2      	ittt	ge
 8005b8e:	6821      	ldrge	r1, [r4, #0]
 8005b90:	f021 0104 	bicge.w	r1, r1, #4
 8005b94:	6021      	strge	r1, [r4, #0]
 8005b96:	b90e      	cbnz	r6, 8005b9c <_printf_i+0x118>
 8005b98:	2d00      	cmp	r5, #0
 8005b9a:	d04d      	beq.n	8005c38 <_printf_i+0x1b4>
 8005b9c:	4615      	mov	r5, r2
 8005b9e:	fbb6 f1f3 	udiv	r1, r6, r3
 8005ba2:	fb03 6711 	mls	r7, r3, r1, r6
 8005ba6:	5dc7      	ldrb	r7, [r0, r7]
 8005ba8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005bac:	4637      	mov	r7, r6
 8005bae:	42bb      	cmp	r3, r7
 8005bb0:	460e      	mov	r6, r1
 8005bb2:	d9f4      	bls.n	8005b9e <_printf_i+0x11a>
 8005bb4:	2b08      	cmp	r3, #8
 8005bb6:	d10b      	bne.n	8005bd0 <_printf_i+0x14c>
 8005bb8:	6823      	ldr	r3, [r4, #0]
 8005bba:	07de      	lsls	r6, r3, #31
 8005bbc:	d508      	bpl.n	8005bd0 <_printf_i+0x14c>
 8005bbe:	6923      	ldr	r3, [r4, #16]
 8005bc0:	6861      	ldr	r1, [r4, #4]
 8005bc2:	4299      	cmp	r1, r3
 8005bc4:	bfde      	ittt	le
 8005bc6:	2330      	movle	r3, #48	; 0x30
 8005bc8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005bcc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005bd0:	1b52      	subs	r2, r2, r5
 8005bd2:	6122      	str	r2, [r4, #16]
 8005bd4:	f8cd a000 	str.w	sl, [sp]
 8005bd8:	464b      	mov	r3, r9
 8005bda:	aa03      	add	r2, sp, #12
 8005bdc:	4621      	mov	r1, r4
 8005bde:	4640      	mov	r0, r8
 8005be0:	f7ff fee2 	bl	80059a8 <_printf_common>
 8005be4:	3001      	adds	r0, #1
 8005be6:	d14c      	bne.n	8005c82 <_printf_i+0x1fe>
 8005be8:	f04f 30ff 	mov.w	r0, #4294967295
 8005bec:	b004      	add	sp, #16
 8005bee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005bf2:	4835      	ldr	r0, [pc, #212]	; (8005cc8 <_printf_i+0x244>)
 8005bf4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005bf8:	6829      	ldr	r1, [r5, #0]
 8005bfa:	6823      	ldr	r3, [r4, #0]
 8005bfc:	f851 6b04 	ldr.w	r6, [r1], #4
 8005c00:	6029      	str	r1, [r5, #0]
 8005c02:	061d      	lsls	r5, r3, #24
 8005c04:	d514      	bpl.n	8005c30 <_printf_i+0x1ac>
 8005c06:	07df      	lsls	r7, r3, #31
 8005c08:	bf44      	itt	mi
 8005c0a:	f043 0320 	orrmi.w	r3, r3, #32
 8005c0e:	6023      	strmi	r3, [r4, #0]
 8005c10:	b91e      	cbnz	r6, 8005c1a <_printf_i+0x196>
 8005c12:	6823      	ldr	r3, [r4, #0]
 8005c14:	f023 0320 	bic.w	r3, r3, #32
 8005c18:	6023      	str	r3, [r4, #0]
 8005c1a:	2310      	movs	r3, #16
 8005c1c:	e7b0      	b.n	8005b80 <_printf_i+0xfc>
 8005c1e:	6823      	ldr	r3, [r4, #0]
 8005c20:	f043 0320 	orr.w	r3, r3, #32
 8005c24:	6023      	str	r3, [r4, #0]
 8005c26:	2378      	movs	r3, #120	; 0x78
 8005c28:	4828      	ldr	r0, [pc, #160]	; (8005ccc <_printf_i+0x248>)
 8005c2a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005c2e:	e7e3      	b.n	8005bf8 <_printf_i+0x174>
 8005c30:	0659      	lsls	r1, r3, #25
 8005c32:	bf48      	it	mi
 8005c34:	b2b6      	uxthmi	r6, r6
 8005c36:	e7e6      	b.n	8005c06 <_printf_i+0x182>
 8005c38:	4615      	mov	r5, r2
 8005c3a:	e7bb      	b.n	8005bb4 <_printf_i+0x130>
 8005c3c:	682b      	ldr	r3, [r5, #0]
 8005c3e:	6826      	ldr	r6, [r4, #0]
 8005c40:	6961      	ldr	r1, [r4, #20]
 8005c42:	1d18      	adds	r0, r3, #4
 8005c44:	6028      	str	r0, [r5, #0]
 8005c46:	0635      	lsls	r5, r6, #24
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	d501      	bpl.n	8005c50 <_printf_i+0x1cc>
 8005c4c:	6019      	str	r1, [r3, #0]
 8005c4e:	e002      	b.n	8005c56 <_printf_i+0x1d2>
 8005c50:	0670      	lsls	r0, r6, #25
 8005c52:	d5fb      	bpl.n	8005c4c <_printf_i+0x1c8>
 8005c54:	8019      	strh	r1, [r3, #0]
 8005c56:	2300      	movs	r3, #0
 8005c58:	6123      	str	r3, [r4, #16]
 8005c5a:	4615      	mov	r5, r2
 8005c5c:	e7ba      	b.n	8005bd4 <_printf_i+0x150>
 8005c5e:	682b      	ldr	r3, [r5, #0]
 8005c60:	1d1a      	adds	r2, r3, #4
 8005c62:	602a      	str	r2, [r5, #0]
 8005c64:	681d      	ldr	r5, [r3, #0]
 8005c66:	6862      	ldr	r2, [r4, #4]
 8005c68:	2100      	movs	r1, #0
 8005c6a:	4628      	mov	r0, r5
 8005c6c:	f7fa fad0 	bl	8000210 <memchr>
 8005c70:	b108      	cbz	r0, 8005c76 <_printf_i+0x1f2>
 8005c72:	1b40      	subs	r0, r0, r5
 8005c74:	6060      	str	r0, [r4, #4]
 8005c76:	6863      	ldr	r3, [r4, #4]
 8005c78:	6123      	str	r3, [r4, #16]
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c80:	e7a8      	b.n	8005bd4 <_printf_i+0x150>
 8005c82:	6923      	ldr	r3, [r4, #16]
 8005c84:	462a      	mov	r2, r5
 8005c86:	4649      	mov	r1, r9
 8005c88:	4640      	mov	r0, r8
 8005c8a:	47d0      	blx	sl
 8005c8c:	3001      	adds	r0, #1
 8005c8e:	d0ab      	beq.n	8005be8 <_printf_i+0x164>
 8005c90:	6823      	ldr	r3, [r4, #0]
 8005c92:	079b      	lsls	r3, r3, #30
 8005c94:	d413      	bmi.n	8005cbe <_printf_i+0x23a>
 8005c96:	68e0      	ldr	r0, [r4, #12]
 8005c98:	9b03      	ldr	r3, [sp, #12]
 8005c9a:	4298      	cmp	r0, r3
 8005c9c:	bfb8      	it	lt
 8005c9e:	4618      	movlt	r0, r3
 8005ca0:	e7a4      	b.n	8005bec <_printf_i+0x168>
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	4632      	mov	r2, r6
 8005ca6:	4649      	mov	r1, r9
 8005ca8:	4640      	mov	r0, r8
 8005caa:	47d0      	blx	sl
 8005cac:	3001      	adds	r0, #1
 8005cae:	d09b      	beq.n	8005be8 <_printf_i+0x164>
 8005cb0:	3501      	adds	r5, #1
 8005cb2:	68e3      	ldr	r3, [r4, #12]
 8005cb4:	9903      	ldr	r1, [sp, #12]
 8005cb6:	1a5b      	subs	r3, r3, r1
 8005cb8:	42ab      	cmp	r3, r5
 8005cba:	dcf2      	bgt.n	8005ca2 <_printf_i+0x21e>
 8005cbc:	e7eb      	b.n	8005c96 <_printf_i+0x212>
 8005cbe:	2500      	movs	r5, #0
 8005cc0:	f104 0619 	add.w	r6, r4, #25
 8005cc4:	e7f5      	b.n	8005cb2 <_printf_i+0x22e>
 8005cc6:	bf00      	nop
 8005cc8:	080063d1 	.word	0x080063d1
 8005ccc:	080063e2 	.word	0x080063e2

08005cd0 <_sbrk_r>:
 8005cd0:	b538      	push	{r3, r4, r5, lr}
 8005cd2:	4d06      	ldr	r5, [pc, #24]	; (8005cec <_sbrk_r+0x1c>)
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	4604      	mov	r4, r0
 8005cd8:	4608      	mov	r0, r1
 8005cda:	602b      	str	r3, [r5, #0]
 8005cdc:	f7fa ff4c 	bl	8000b78 <_sbrk>
 8005ce0:	1c43      	adds	r3, r0, #1
 8005ce2:	d102      	bne.n	8005cea <_sbrk_r+0x1a>
 8005ce4:	682b      	ldr	r3, [r5, #0]
 8005ce6:	b103      	cbz	r3, 8005cea <_sbrk_r+0x1a>
 8005ce8:	6023      	str	r3, [r4, #0]
 8005cea:	bd38      	pop	{r3, r4, r5, pc}
 8005cec:	20004a98 	.word	0x20004a98

08005cf0 <__sread>:
 8005cf0:	b510      	push	{r4, lr}
 8005cf2:	460c      	mov	r4, r1
 8005cf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cf8:	f000 fab2 	bl	8006260 <_read_r>
 8005cfc:	2800      	cmp	r0, #0
 8005cfe:	bfab      	itete	ge
 8005d00:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005d02:	89a3      	ldrhlt	r3, [r4, #12]
 8005d04:	181b      	addge	r3, r3, r0
 8005d06:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005d0a:	bfac      	ite	ge
 8005d0c:	6563      	strge	r3, [r4, #84]	; 0x54
 8005d0e:	81a3      	strhlt	r3, [r4, #12]
 8005d10:	bd10      	pop	{r4, pc}

08005d12 <__swrite>:
 8005d12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d16:	461f      	mov	r7, r3
 8005d18:	898b      	ldrh	r3, [r1, #12]
 8005d1a:	05db      	lsls	r3, r3, #23
 8005d1c:	4605      	mov	r5, r0
 8005d1e:	460c      	mov	r4, r1
 8005d20:	4616      	mov	r6, r2
 8005d22:	d505      	bpl.n	8005d30 <__swrite+0x1e>
 8005d24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d28:	2302      	movs	r3, #2
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	f000 f9c8 	bl	80060c0 <_lseek_r>
 8005d30:	89a3      	ldrh	r3, [r4, #12]
 8005d32:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005d36:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005d3a:	81a3      	strh	r3, [r4, #12]
 8005d3c:	4632      	mov	r2, r6
 8005d3e:	463b      	mov	r3, r7
 8005d40:	4628      	mov	r0, r5
 8005d42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005d46:	f000 b869 	b.w	8005e1c <_write_r>

08005d4a <__sseek>:
 8005d4a:	b510      	push	{r4, lr}
 8005d4c:	460c      	mov	r4, r1
 8005d4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d52:	f000 f9b5 	bl	80060c0 <_lseek_r>
 8005d56:	1c43      	adds	r3, r0, #1
 8005d58:	89a3      	ldrh	r3, [r4, #12]
 8005d5a:	bf15      	itete	ne
 8005d5c:	6560      	strne	r0, [r4, #84]	; 0x54
 8005d5e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005d62:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005d66:	81a3      	strheq	r3, [r4, #12]
 8005d68:	bf18      	it	ne
 8005d6a:	81a3      	strhne	r3, [r4, #12]
 8005d6c:	bd10      	pop	{r4, pc}

08005d6e <__sclose>:
 8005d6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d72:	f000 b8d3 	b.w	8005f1c <_close_r>
	...

08005d78 <__swbuf_r>:
 8005d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d7a:	460e      	mov	r6, r1
 8005d7c:	4614      	mov	r4, r2
 8005d7e:	4605      	mov	r5, r0
 8005d80:	b118      	cbz	r0, 8005d8a <__swbuf_r+0x12>
 8005d82:	6983      	ldr	r3, [r0, #24]
 8005d84:	b90b      	cbnz	r3, 8005d8a <__swbuf_r+0x12>
 8005d86:	f7ff fb81 	bl	800548c <__sinit>
 8005d8a:	4b21      	ldr	r3, [pc, #132]	; (8005e10 <__swbuf_r+0x98>)
 8005d8c:	429c      	cmp	r4, r3
 8005d8e:	d12b      	bne.n	8005de8 <__swbuf_r+0x70>
 8005d90:	686c      	ldr	r4, [r5, #4]
 8005d92:	69a3      	ldr	r3, [r4, #24]
 8005d94:	60a3      	str	r3, [r4, #8]
 8005d96:	89a3      	ldrh	r3, [r4, #12]
 8005d98:	071a      	lsls	r2, r3, #28
 8005d9a:	d52f      	bpl.n	8005dfc <__swbuf_r+0x84>
 8005d9c:	6923      	ldr	r3, [r4, #16]
 8005d9e:	b36b      	cbz	r3, 8005dfc <__swbuf_r+0x84>
 8005da0:	6923      	ldr	r3, [r4, #16]
 8005da2:	6820      	ldr	r0, [r4, #0]
 8005da4:	1ac0      	subs	r0, r0, r3
 8005da6:	6963      	ldr	r3, [r4, #20]
 8005da8:	b2f6      	uxtb	r6, r6
 8005daa:	4283      	cmp	r3, r0
 8005dac:	4637      	mov	r7, r6
 8005dae:	dc04      	bgt.n	8005dba <__swbuf_r+0x42>
 8005db0:	4621      	mov	r1, r4
 8005db2:	4628      	mov	r0, r5
 8005db4:	f000 f948 	bl	8006048 <_fflush_r>
 8005db8:	bb30      	cbnz	r0, 8005e08 <__swbuf_r+0x90>
 8005dba:	68a3      	ldr	r3, [r4, #8]
 8005dbc:	3b01      	subs	r3, #1
 8005dbe:	60a3      	str	r3, [r4, #8]
 8005dc0:	6823      	ldr	r3, [r4, #0]
 8005dc2:	1c5a      	adds	r2, r3, #1
 8005dc4:	6022      	str	r2, [r4, #0]
 8005dc6:	701e      	strb	r6, [r3, #0]
 8005dc8:	6963      	ldr	r3, [r4, #20]
 8005dca:	3001      	adds	r0, #1
 8005dcc:	4283      	cmp	r3, r0
 8005dce:	d004      	beq.n	8005dda <__swbuf_r+0x62>
 8005dd0:	89a3      	ldrh	r3, [r4, #12]
 8005dd2:	07db      	lsls	r3, r3, #31
 8005dd4:	d506      	bpl.n	8005de4 <__swbuf_r+0x6c>
 8005dd6:	2e0a      	cmp	r6, #10
 8005dd8:	d104      	bne.n	8005de4 <__swbuf_r+0x6c>
 8005dda:	4621      	mov	r1, r4
 8005ddc:	4628      	mov	r0, r5
 8005dde:	f000 f933 	bl	8006048 <_fflush_r>
 8005de2:	b988      	cbnz	r0, 8005e08 <__swbuf_r+0x90>
 8005de4:	4638      	mov	r0, r7
 8005de6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005de8:	4b0a      	ldr	r3, [pc, #40]	; (8005e14 <__swbuf_r+0x9c>)
 8005dea:	429c      	cmp	r4, r3
 8005dec:	d101      	bne.n	8005df2 <__swbuf_r+0x7a>
 8005dee:	68ac      	ldr	r4, [r5, #8]
 8005df0:	e7cf      	b.n	8005d92 <__swbuf_r+0x1a>
 8005df2:	4b09      	ldr	r3, [pc, #36]	; (8005e18 <__swbuf_r+0xa0>)
 8005df4:	429c      	cmp	r4, r3
 8005df6:	bf08      	it	eq
 8005df8:	68ec      	ldreq	r4, [r5, #12]
 8005dfa:	e7ca      	b.n	8005d92 <__swbuf_r+0x1a>
 8005dfc:	4621      	mov	r1, r4
 8005dfe:	4628      	mov	r0, r5
 8005e00:	f000 f81e 	bl	8005e40 <__swsetup_r>
 8005e04:	2800      	cmp	r0, #0
 8005e06:	d0cb      	beq.n	8005da0 <__swbuf_r+0x28>
 8005e08:	f04f 37ff 	mov.w	r7, #4294967295
 8005e0c:	e7ea      	b.n	8005de4 <__swbuf_r+0x6c>
 8005e0e:	bf00      	nop
 8005e10:	08006380 	.word	0x08006380
 8005e14:	080063a0 	.word	0x080063a0
 8005e18:	08006360 	.word	0x08006360

08005e1c <_write_r>:
 8005e1c:	b538      	push	{r3, r4, r5, lr}
 8005e1e:	4d07      	ldr	r5, [pc, #28]	; (8005e3c <_write_r+0x20>)
 8005e20:	4604      	mov	r4, r0
 8005e22:	4608      	mov	r0, r1
 8005e24:	4611      	mov	r1, r2
 8005e26:	2200      	movs	r2, #0
 8005e28:	602a      	str	r2, [r5, #0]
 8005e2a:	461a      	mov	r2, r3
 8005e2c:	f7fa fe53 	bl	8000ad6 <_write>
 8005e30:	1c43      	adds	r3, r0, #1
 8005e32:	d102      	bne.n	8005e3a <_write_r+0x1e>
 8005e34:	682b      	ldr	r3, [r5, #0]
 8005e36:	b103      	cbz	r3, 8005e3a <_write_r+0x1e>
 8005e38:	6023      	str	r3, [r4, #0]
 8005e3a:	bd38      	pop	{r3, r4, r5, pc}
 8005e3c:	20004a98 	.word	0x20004a98

08005e40 <__swsetup_r>:
 8005e40:	4b32      	ldr	r3, [pc, #200]	; (8005f0c <__swsetup_r+0xcc>)
 8005e42:	b570      	push	{r4, r5, r6, lr}
 8005e44:	681d      	ldr	r5, [r3, #0]
 8005e46:	4606      	mov	r6, r0
 8005e48:	460c      	mov	r4, r1
 8005e4a:	b125      	cbz	r5, 8005e56 <__swsetup_r+0x16>
 8005e4c:	69ab      	ldr	r3, [r5, #24]
 8005e4e:	b913      	cbnz	r3, 8005e56 <__swsetup_r+0x16>
 8005e50:	4628      	mov	r0, r5
 8005e52:	f7ff fb1b 	bl	800548c <__sinit>
 8005e56:	4b2e      	ldr	r3, [pc, #184]	; (8005f10 <__swsetup_r+0xd0>)
 8005e58:	429c      	cmp	r4, r3
 8005e5a:	d10f      	bne.n	8005e7c <__swsetup_r+0x3c>
 8005e5c:	686c      	ldr	r4, [r5, #4]
 8005e5e:	89a3      	ldrh	r3, [r4, #12]
 8005e60:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005e64:	0719      	lsls	r1, r3, #28
 8005e66:	d42c      	bmi.n	8005ec2 <__swsetup_r+0x82>
 8005e68:	06dd      	lsls	r5, r3, #27
 8005e6a:	d411      	bmi.n	8005e90 <__swsetup_r+0x50>
 8005e6c:	2309      	movs	r3, #9
 8005e6e:	6033      	str	r3, [r6, #0]
 8005e70:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005e74:	81a3      	strh	r3, [r4, #12]
 8005e76:	f04f 30ff 	mov.w	r0, #4294967295
 8005e7a:	e03e      	b.n	8005efa <__swsetup_r+0xba>
 8005e7c:	4b25      	ldr	r3, [pc, #148]	; (8005f14 <__swsetup_r+0xd4>)
 8005e7e:	429c      	cmp	r4, r3
 8005e80:	d101      	bne.n	8005e86 <__swsetup_r+0x46>
 8005e82:	68ac      	ldr	r4, [r5, #8]
 8005e84:	e7eb      	b.n	8005e5e <__swsetup_r+0x1e>
 8005e86:	4b24      	ldr	r3, [pc, #144]	; (8005f18 <__swsetup_r+0xd8>)
 8005e88:	429c      	cmp	r4, r3
 8005e8a:	bf08      	it	eq
 8005e8c:	68ec      	ldreq	r4, [r5, #12]
 8005e8e:	e7e6      	b.n	8005e5e <__swsetup_r+0x1e>
 8005e90:	0758      	lsls	r0, r3, #29
 8005e92:	d512      	bpl.n	8005eba <__swsetup_r+0x7a>
 8005e94:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005e96:	b141      	cbz	r1, 8005eaa <__swsetup_r+0x6a>
 8005e98:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005e9c:	4299      	cmp	r1, r3
 8005e9e:	d002      	beq.n	8005ea6 <__swsetup_r+0x66>
 8005ea0:	4630      	mov	r0, r6
 8005ea2:	f000 f991 	bl	80061c8 <_free_r>
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	6363      	str	r3, [r4, #52]	; 0x34
 8005eaa:	89a3      	ldrh	r3, [r4, #12]
 8005eac:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005eb0:	81a3      	strh	r3, [r4, #12]
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	6063      	str	r3, [r4, #4]
 8005eb6:	6923      	ldr	r3, [r4, #16]
 8005eb8:	6023      	str	r3, [r4, #0]
 8005eba:	89a3      	ldrh	r3, [r4, #12]
 8005ebc:	f043 0308 	orr.w	r3, r3, #8
 8005ec0:	81a3      	strh	r3, [r4, #12]
 8005ec2:	6923      	ldr	r3, [r4, #16]
 8005ec4:	b94b      	cbnz	r3, 8005eda <__swsetup_r+0x9a>
 8005ec6:	89a3      	ldrh	r3, [r4, #12]
 8005ec8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005ecc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ed0:	d003      	beq.n	8005eda <__swsetup_r+0x9a>
 8005ed2:	4621      	mov	r1, r4
 8005ed4:	4630      	mov	r0, r6
 8005ed6:	f000 f92b 	bl	8006130 <__smakebuf_r>
 8005eda:	89a0      	ldrh	r0, [r4, #12]
 8005edc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005ee0:	f010 0301 	ands.w	r3, r0, #1
 8005ee4:	d00a      	beq.n	8005efc <__swsetup_r+0xbc>
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	60a3      	str	r3, [r4, #8]
 8005eea:	6963      	ldr	r3, [r4, #20]
 8005eec:	425b      	negs	r3, r3
 8005eee:	61a3      	str	r3, [r4, #24]
 8005ef0:	6923      	ldr	r3, [r4, #16]
 8005ef2:	b943      	cbnz	r3, 8005f06 <__swsetup_r+0xc6>
 8005ef4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005ef8:	d1ba      	bne.n	8005e70 <__swsetup_r+0x30>
 8005efa:	bd70      	pop	{r4, r5, r6, pc}
 8005efc:	0781      	lsls	r1, r0, #30
 8005efe:	bf58      	it	pl
 8005f00:	6963      	ldrpl	r3, [r4, #20]
 8005f02:	60a3      	str	r3, [r4, #8]
 8005f04:	e7f4      	b.n	8005ef0 <__swsetup_r+0xb0>
 8005f06:	2000      	movs	r0, #0
 8005f08:	e7f7      	b.n	8005efa <__swsetup_r+0xba>
 8005f0a:	bf00      	nop
 8005f0c:	20000010 	.word	0x20000010
 8005f10:	08006380 	.word	0x08006380
 8005f14:	080063a0 	.word	0x080063a0
 8005f18:	08006360 	.word	0x08006360

08005f1c <_close_r>:
 8005f1c:	b538      	push	{r3, r4, r5, lr}
 8005f1e:	4d06      	ldr	r5, [pc, #24]	; (8005f38 <_close_r+0x1c>)
 8005f20:	2300      	movs	r3, #0
 8005f22:	4604      	mov	r4, r0
 8005f24:	4608      	mov	r0, r1
 8005f26:	602b      	str	r3, [r5, #0]
 8005f28:	f7fa fdf1 	bl	8000b0e <_close>
 8005f2c:	1c43      	adds	r3, r0, #1
 8005f2e:	d102      	bne.n	8005f36 <_close_r+0x1a>
 8005f30:	682b      	ldr	r3, [r5, #0]
 8005f32:	b103      	cbz	r3, 8005f36 <_close_r+0x1a>
 8005f34:	6023      	str	r3, [r4, #0]
 8005f36:	bd38      	pop	{r3, r4, r5, pc}
 8005f38:	20004a98 	.word	0x20004a98

08005f3c <__sflush_r>:
 8005f3c:	898a      	ldrh	r2, [r1, #12]
 8005f3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f42:	4605      	mov	r5, r0
 8005f44:	0710      	lsls	r0, r2, #28
 8005f46:	460c      	mov	r4, r1
 8005f48:	d458      	bmi.n	8005ffc <__sflush_r+0xc0>
 8005f4a:	684b      	ldr	r3, [r1, #4]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	dc05      	bgt.n	8005f5c <__sflush_r+0x20>
 8005f50:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	dc02      	bgt.n	8005f5c <__sflush_r+0x20>
 8005f56:	2000      	movs	r0, #0
 8005f58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f5c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005f5e:	2e00      	cmp	r6, #0
 8005f60:	d0f9      	beq.n	8005f56 <__sflush_r+0x1a>
 8005f62:	2300      	movs	r3, #0
 8005f64:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005f68:	682f      	ldr	r7, [r5, #0]
 8005f6a:	602b      	str	r3, [r5, #0]
 8005f6c:	d032      	beq.n	8005fd4 <__sflush_r+0x98>
 8005f6e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005f70:	89a3      	ldrh	r3, [r4, #12]
 8005f72:	075a      	lsls	r2, r3, #29
 8005f74:	d505      	bpl.n	8005f82 <__sflush_r+0x46>
 8005f76:	6863      	ldr	r3, [r4, #4]
 8005f78:	1ac0      	subs	r0, r0, r3
 8005f7a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005f7c:	b10b      	cbz	r3, 8005f82 <__sflush_r+0x46>
 8005f7e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005f80:	1ac0      	subs	r0, r0, r3
 8005f82:	2300      	movs	r3, #0
 8005f84:	4602      	mov	r2, r0
 8005f86:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005f88:	6a21      	ldr	r1, [r4, #32]
 8005f8a:	4628      	mov	r0, r5
 8005f8c:	47b0      	blx	r6
 8005f8e:	1c43      	adds	r3, r0, #1
 8005f90:	89a3      	ldrh	r3, [r4, #12]
 8005f92:	d106      	bne.n	8005fa2 <__sflush_r+0x66>
 8005f94:	6829      	ldr	r1, [r5, #0]
 8005f96:	291d      	cmp	r1, #29
 8005f98:	d82c      	bhi.n	8005ff4 <__sflush_r+0xb8>
 8005f9a:	4a2a      	ldr	r2, [pc, #168]	; (8006044 <__sflush_r+0x108>)
 8005f9c:	40ca      	lsrs	r2, r1
 8005f9e:	07d6      	lsls	r6, r2, #31
 8005fa0:	d528      	bpl.n	8005ff4 <__sflush_r+0xb8>
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	6062      	str	r2, [r4, #4]
 8005fa6:	04d9      	lsls	r1, r3, #19
 8005fa8:	6922      	ldr	r2, [r4, #16]
 8005faa:	6022      	str	r2, [r4, #0]
 8005fac:	d504      	bpl.n	8005fb8 <__sflush_r+0x7c>
 8005fae:	1c42      	adds	r2, r0, #1
 8005fb0:	d101      	bne.n	8005fb6 <__sflush_r+0x7a>
 8005fb2:	682b      	ldr	r3, [r5, #0]
 8005fb4:	b903      	cbnz	r3, 8005fb8 <__sflush_r+0x7c>
 8005fb6:	6560      	str	r0, [r4, #84]	; 0x54
 8005fb8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005fba:	602f      	str	r7, [r5, #0]
 8005fbc:	2900      	cmp	r1, #0
 8005fbe:	d0ca      	beq.n	8005f56 <__sflush_r+0x1a>
 8005fc0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005fc4:	4299      	cmp	r1, r3
 8005fc6:	d002      	beq.n	8005fce <__sflush_r+0x92>
 8005fc8:	4628      	mov	r0, r5
 8005fca:	f000 f8fd 	bl	80061c8 <_free_r>
 8005fce:	2000      	movs	r0, #0
 8005fd0:	6360      	str	r0, [r4, #52]	; 0x34
 8005fd2:	e7c1      	b.n	8005f58 <__sflush_r+0x1c>
 8005fd4:	6a21      	ldr	r1, [r4, #32]
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	4628      	mov	r0, r5
 8005fda:	47b0      	blx	r6
 8005fdc:	1c41      	adds	r1, r0, #1
 8005fde:	d1c7      	bne.n	8005f70 <__sflush_r+0x34>
 8005fe0:	682b      	ldr	r3, [r5, #0]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d0c4      	beq.n	8005f70 <__sflush_r+0x34>
 8005fe6:	2b1d      	cmp	r3, #29
 8005fe8:	d001      	beq.n	8005fee <__sflush_r+0xb2>
 8005fea:	2b16      	cmp	r3, #22
 8005fec:	d101      	bne.n	8005ff2 <__sflush_r+0xb6>
 8005fee:	602f      	str	r7, [r5, #0]
 8005ff0:	e7b1      	b.n	8005f56 <__sflush_r+0x1a>
 8005ff2:	89a3      	ldrh	r3, [r4, #12]
 8005ff4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ff8:	81a3      	strh	r3, [r4, #12]
 8005ffa:	e7ad      	b.n	8005f58 <__sflush_r+0x1c>
 8005ffc:	690f      	ldr	r7, [r1, #16]
 8005ffe:	2f00      	cmp	r7, #0
 8006000:	d0a9      	beq.n	8005f56 <__sflush_r+0x1a>
 8006002:	0793      	lsls	r3, r2, #30
 8006004:	680e      	ldr	r6, [r1, #0]
 8006006:	bf08      	it	eq
 8006008:	694b      	ldreq	r3, [r1, #20]
 800600a:	600f      	str	r7, [r1, #0]
 800600c:	bf18      	it	ne
 800600e:	2300      	movne	r3, #0
 8006010:	eba6 0807 	sub.w	r8, r6, r7
 8006014:	608b      	str	r3, [r1, #8]
 8006016:	f1b8 0f00 	cmp.w	r8, #0
 800601a:	dd9c      	ble.n	8005f56 <__sflush_r+0x1a>
 800601c:	6a21      	ldr	r1, [r4, #32]
 800601e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006020:	4643      	mov	r3, r8
 8006022:	463a      	mov	r2, r7
 8006024:	4628      	mov	r0, r5
 8006026:	47b0      	blx	r6
 8006028:	2800      	cmp	r0, #0
 800602a:	dc06      	bgt.n	800603a <__sflush_r+0xfe>
 800602c:	89a3      	ldrh	r3, [r4, #12]
 800602e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006032:	81a3      	strh	r3, [r4, #12]
 8006034:	f04f 30ff 	mov.w	r0, #4294967295
 8006038:	e78e      	b.n	8005f58 <__sflush_r+0x1c>
 800603a:	4407      	add	r7, r0
 800603c:	eba8 0800 	sub.w	r8, r8, r0
 8006040:	e7e9      	b.n	8006016 <__sflush_r+0xda>
 8006042:	bf00      	nop
 8006044:	20400001 	.word	0x20400001

08006048 <_fflush_r>:
 8006048:	b538      	push	{r3, r4, r5, lr}
 800604a:	690b      	ldr	r3, [r1, #16]
 800604c:	4605      	mov	r5, r0
 800604e:	460c      	mov	r4, r1
 8006050:	b913      	cbnz	r3, 8006058 <_fflush_r+0x10>
 8006052:	2500      	movs	r5, #0
 8006054:	4628      	mov	r0, r5
 8006056:	bd38      	pop	{r3, r4, r5, pc}
 8006058:	b118      	cbz	r0, 8006062 <_fflush_r+0x1a>
 800605a:	6983      	ldr	r3, [r0, #24]
 800605c:	b90b      	cbnz	r3, 8006062 <_fflush_r+0x1a>
 800605e:	f7ff fa15 	bl	800548c <__sinit>
 8006062:	4b14      	ldr	r3, [pc, #80]	; (80060b4 <_fflush_r+0x6c>)
 8006064:	429c      	cmp	r4, r3
 8006066:	d11b      	bne.n	80060a0 <_fflush_r+0x58>
 8006068:	686c      	ldr	r4, [r5, #4]
 800606a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d0ef      	beq.n	8006052 <_fflush_r+0xa>
 8006072:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006074:	07d0      	lsls	r0, r2, #31
 8006076:	d404      	bmi.n	8006082 <_fflush_r+0x3a>
 8006078:	0599      	lsls	r1, r3, #22
 800607a:	d402      	bmi.n	8006082 <_fflush_r+0x3a>
 800607c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800607e:	f7ff faa3 	bl	80055c8 <__retarget_lock_acquire_recursive>
 8006082:	4628      	mov	r0, r5
 8006084:	4621      	mov	r1, r4
 8006086:	f7ff ff59 	bl	8005f3c <__sflush_r>
 800608a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800608c:	07da      	lsls	r2, r3, #31
 800608e:	4605      	mov	r5, r0
 8006090:	d4e0      	bmi.n	8006054 <_fflush_r+0xc>
 8006092:	89a3      	ldrh	r3, [r4, #12]
 8006094:	059b      	lsls	r3, r3, #22
 8006096:	d4dd      	bmi.n	8006054 <_fflush_r+0xc>
 8006098:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800609a:	f7ff fa96 	bl	80055ca <__retarget_lock_release_recursive>
 800609e:	e7d9      	b.n	8006054 <_fflush_r+0xc>
 80060a0:	4b05      	ldr	r3, [pc, #20]	; (80060b8 <_fflush_r+0x70>)
 80060a2:	429c      	cmp	r4, r3
 80060a4:	d101      	bne.n	80060aa <_fflush_r+0x62>
 80060a6:	68ac      	ldr	r4, [r5, #8]
 80060a8:	e7df      	b.n	800606a <_fflush_r+0x22>
 80060aa:	4b04      	ldr	r3, [pc, #16]	; (80060bc <_fflush_r+0x74>)
 80060ac:	429c      	cmp	r4, r3
 80060ae:	bf08      	it	eq
 80060b0:	68ec      	ldreq	r4, [r5, #12]
 80060b2:	e7da      	b.n	800606a <_fflush_r+0x22>
 80060b4:	08006380 	.word	0x08006380
 80060b8:	080063a0 	.word	0x080063a0
 80060bc:	08006360 	.word	0x08006360

080060c0 <_lseek_r>:
 80060c0:	b538      	push	{r3, r4, r5, lr}
 80060c2:	4d07      	ldr	r5, [pc, #28]	; (80060e0 <_lseek_r+0x20>)
 80060c4:	4604      	mov	r4, r0
 80060c6:	4608      	mov	r0, r1
 80060c8:	4611      	mov	r1, r2
 80060ca:	2200      	movs	r2, #0
 80060cc:	602a      	str	r2, [r5, #0]
 80060ce:	461a      	mov	r2, r3
 80060d0:	f7fa fd44 	bl	8000b5c <_lseek>
 80060d4:	1c43      	adds	r3, r0, #1
 80060d6:	d102      	bne.n	80060de <_lseek_r+0x1e>
 80060d8:	682b      	ldr	r3, [r5, #0]
 80060da:	b103      	cbz	r3, 80060de <_lseek_r+0x1e>
 80060dc:	6023      	str	r3, [r4, #0]
 80060de:	bd38      	pop	{r3, r4, r5, pc}
 80060e0:	20004a98 	.word	0x20004a98

080060e4 <__swhatbuf_r>:
 80060e4:	b570      	push	{r4, r5, r6, lr}
 80060e6:	460e      	mov	r6, r1
 80060e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060ec:	2900      	cmp	r1, #0
 80060ee:	b096      	sub	sp, #88	; 0x58
 80060f0:	4614      	mov	r4, r2
 80060f2:	461d      	mov	r5, r3
 80060f4:	da08      	bge.n	8006108 <__swhatbuf_r+0x24>
 80060f6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80060fa:	2200      	movs	r2, #0
 80060fc:	602a      	str	r2, [r5, #0]
 80060fe:	061a      	lsls	r2, r3, #24
 8006100:	d410      	bmi.n	8006124 <__swhatbuf_r+0x40>
 8006102:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006106:	e00e      	b.n	8006126 <__swhatbuf_r+0x42>
 8006108:	466a      	mov	r2, sp
 800610a:	f000 f8bb 	bl	8006284 <_fstat_r>
 800610e:	2800      	cmp	r0, #0
 8006110:	dbf1      	blt.n	80060f6 <__swhatbuf_r+0x12>
 8006112:	9a01      	ldr	r2, [sp, #4]
 8006114:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006118:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800611c:	425a      	negs	r2, r3
 800611e:	415a      	adcs	r2, r3
 8006120:	602a      	str	r2, [r5, #0]
 8006122:	e7ee      	b.n	8006102 <__swhatbuf_r+0x1e>
 8006124:	2340      	movs	r3, #64	; 0x40
 8006126:	2000      	movs	r0, #0
 8006128:	6023      	str	r3, [r4, #0]
 800612a:	b016      	add	sp, #88	; 0x58
 800612c:	bd70      	pop	{r4, r5, r6, pc}
	...

08006130 <__smakebuf_r>:
 8006130:	898b      	ldrh	r3, [r1, #12]
 8006132:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006134:	079d      	lsls	r5, r3, #30
 8006136:	4606      	mov	r6, r0
 8006138:	460c      	mov	r4, r1
 800613a:	d507      	bpl.n	800614c <__smakebuf_r+0x1c>
 800613c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006140:	6023      	str	r3, [r4, #0]
 8006142:	6123      	str	r3, [r4, #16]
 8006144:	2301      	movs	r3, #1
 8006146:	6163      	str	r3, [r4, #20]
 8006148:	b002      	add	sp, #8
 800614a:	bd70      	pop	{r4, r5, r6, pc}
 800614c:	ab01      	add	r3, sp, #4
 800614e:	466a      	mov	r2, sp
 8006150:	f7ff ffc8 	bl	80060e4 <__swhatbuf_r>
 8006154:	9900      	ldr	r1, [sp, #0]
 8006156:	4605      	mov	r5, r0
 8006158:	4630      	mov	r0, r6
 800615a:	f7ff fa57 	bl	800560c <_malloc_r>
 800615e:	b948      	cbnz	r0, 8006174 <__smakebuf_r+0x44>
 8006160:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006164:	059a      	lsls	r2, r3, #22
 8006166:	d4ef      	bmi.n	8006148 <__smakebuf_r+0x18>
 8006168:	f023 0303 	bic.w	r3, r3, #3
 800616c:	f043 0302 	orr.w	r3, r3, #2
 8006170:	81a3      	strh	r3, [r4, #12]
 8006172:	e7e3      	b.n	800613c <__smakebuf_r+0xc>
 8006174:	4b0d      	ldr	r3, [pc, #52]	; (80061ac <__smakebuf_r+0x7c>)
 8006176:	62b3      	str	r3, [r6, #40]	; 0x28
 8006178:	89a3      	ldrh	r3, [r4, #12]
 800617a:	6020      	str	r0, [r4, #0]
 800617c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006180:	81a3      	strh	r3, [r4, #12]
 8006182:	9b00      	ldr	r3, [sp, #0]
 8006184:	6163      	str	r3, [r4, #20]
 8006186:	9b01      	ldr	r3, [sp, #4]
 8006188:	6120      	str	r0, [r4, #16]
 800618a:	b15b      	cbz	r3, 80061a4 <__smakebuf_r+0x74>
 800618c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006190:	4630      	mov	r0, r6
 8006192:	f000 f889 	bl	80062a8 <_isatty_r>
 8006196:	b128      	cbz	r0, 80061a4 <__smakebuf_r+0x74>
 8006198:	89a3      	ldrh	r3, [r4, #12]
 800619a:	f023 0303 	bic.w	r3, r3, #3
 800619e:	f043 0301 	orr.w	r3, r3, #1
 80061a2:	81a3      	strh	r3, [r4, #12]
 80061a4:	89a0      	ldrh	r0, [r4, #12]
 80061a6:	4305      	orrs	r5, r0
 80061a8:	81a5      	strh	r5, [r4, #12]
 80061aa:	e7cd      	b.n	8006148 <__smakebuf_r+0x18>
 80061ac:	08005425 	.word	0x08005425

080061b0 <__malloc_lock>:
 80061b0:	4801      	ldr	r0, [pc, #4]	; (80061b8 <__malloc_lock+0x8>)
 80061b2:	f7ff ba09 	b.w	80055c8 <__retarget_lock_acquire_recursive>
 80061b6:	bf00      	nop
 80061b8:	20004a8c 	.word	0x20004a8c

080061bc <__malloc_unlock>:
 80061bc:	4801      	ldr	r0, [pc, #4]	; (80061c4 <__malloc_unlock+0x8>)
 80061be:	f7ff ba04 	b.w	80055ca <__retarget_lock_release_recursive>
 80061c2:	bf00      	nop
 80061c4:	20004a8c 	.word	0x20004a8c

080061c8 <_free_r>:
 80061c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80061ca:	2900      	cmp	r1, #0
 80061cc:	d044      	beq.n	8006258 <_free_r+0x90>
 80061ce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80061d2:	9001      	str	r0, [sp, #4]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	f1a1 0404 	sub.w	r4, r1, #4
 80061da:	bfb8      	it	lt
 80061dc:	18e4      	addlt	r4, r4, r3
 80061de:	f7ff ffe7 	bl	80061b0 <__malloc_lock>
 80061e2:	4a1e      	ldr	r2, [pc, #120]	; (800625c <_free_r+0x94>)
 80061e4:	9801      	ldr	r0, [sp, #4]
 80061e6:	6813      	ldr	r3, [r2, #0]
 80061e8:	b933      	cbnz	r3, 80061f8 <_free_r+0x30>
 80061ea:	6063      	str	r3, [r4, #4]
 80061ec:	6014      	str	r4, [r2, #0]
 80061ee:	b003      	add	sp, #12
 80061f0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80061f4:	f7ff bfe2 	b.w	80061bc <__malloc_unlock>
 80061f8:	42a3      	cmp	r3, r4
 80061fa:	d908      	bls.n	800620e <_free_r+0x46>
 80061fc:	6825      	ldr	r5, [r4, #0]
 80061fe:	1961      	adds	r1, r4, r5
 8006200:	428b      	cmp	r3, r1
 8006202:	bf01      	itttt	eq
 8006204:	6819      	ldreq	r1, [r3, #0]
 8006206:	685b      	ldreq	r3, [r3, #4]
 8006208:	1949      	addeq	r1, r1, r5
 800620a:	6021      	streq	r1, [r4, #0]
 800620c:	e7ed      	b.n	80061ea <_free_r+0x22>
 800620e:	461a      	mov	r2, r3
 8006210:	685b      	ldr	r3, [r3, #4]
 8006212:	b10b      	cbz	r3, 8006218 <_free_r+0x50>
 8006214:	42a3      	cmp	r3, r4
 8006216:	d9fa      	bls.n	800620e <_free_r+0x46>
 8006218:	6811      	ldr	r1, [r2, #0]
 800621a:	1855      	adds	r5, r2, r1
 800621c:	42a5      	cmp	r5, r4
 800621e:	d10b      	bne.n	8006238 <_free_r+0x70>
 8006220:	6824      	ldr	r4, [r4, #0]
 8006222:	4421      	add	r1, r4
 8006224:	1854      	adds	r4, r2, r1
 8006226:	42a3      	cmp	r3, r4
 8006228:	6011      	str	r1, [r2, #0]
 800622a:	d1e0      	bne.n	80061ee <_free_r+0x26>
 800622c:	681c      	ldr	r4, [r3, #0]
 800622e:	685b      	ldr	r3, [r3, #4]
 8006230:	6053      	str	r3, [r2, #4]
 8006232:	4421      	add	r1, r4
 8006234:	6011      	str	r1, [r2, #0]
 8006236:	e7da      	b.n	80061ee <_free_r+0x26>
 8006238:	d902      	bls.n	8006240 <_free_r+0x78>
 800623a:	230c      	movs	r3, #12
 800623c:	6003      	str	r3, [r0, #0]
 800623e:	e7d6      	b.n	80061ee <_free_r+0x26>
 8006240:	6825      	ldr	r5, [r4, #0]
 8006242:	1961      	adds	r1, r4, r5
 8006244:	428b      	cmp	r3, r1
 8006246:	bf04      	itt	eq
 8006248:	6819      	ldreq	r1, [r3, #0]
 800624a:	685b      	ldreq	r3, [r3, #4]
 800624c:	6063      	str	r3, [r4, #4]
 800624e:	bf04      	itt	eq
 8006250:	1949      	addeq	r1, r1, r5
 8006252:	6021      	streq	r1, [r4, #0]
 8006254:	6054      	str	r4, [r2, #4]
 8006256:	e7ca      	b.n	80061ee <_free_r+0x26>
 8006258:	b003      	add	sp, #12
 800625a:	bd30      	pop	{r4, r5, pc}
 800625c:	20004a90 	.word	0x20004a90

08006260 <_read_r>:
 8006260:	b538      	push	{r3, r4, r5, lr}
 8006262:	4d07      	ldr	r5, [pc, #28]	; (8006280 <_read_r+0x20>)
 8006264:	4604      	mov	r4, r0
 8006266:	4608      	mov	r0, r1
 8006268:	4611      	mov	r1, r2
 800626a:	2200      	movs	r2, #0
 800626c:	602a      	str	r2, [r5, #0]
 800626e:	461a      	mov	r2, r3
 8006270:	f7fa fc14 	bl	8000a9c <_read>
 8006274:	1c43      	adds	r3, r0, #1
 8006276:	d102      	bne.n	800627e <_read_r+0x1e>
 8006278:	682b      	ldr	r3, [r5, #0]
 800627a:	b103      	cbz	r3, 800627e <_read_r+0x1e>
 800627c:	6023      	str	r3, [r4, #0]
 800627e:	bd38      	pop	{r3, r4, r5, pc}
 8006280:	20004a98 	.word	0x20004a98

08006284 <_fstat_r>:
 8006284:	b538      	push	{r3, r4, r5, lr}
 8006286:	4d07      	ldr	r5, [pc, #28]	; (80062a4 <_fstat_r+0x20>)
 8006288:	2300      	movs	r3, #0
 800628a:	4604      	mov	r4, r0
 800628c:	4608      	mov	r0, r1
 800628e:	4611      	mov	r1, r2
 8006290:	602b      	str	r3, [r5, #0]
 8006292:	f7fa fc48 	bl	8000b26 <_fstat>
 8006296:	1c43      	adds	r3, r0, #1
 8006298:	d102      	bne.n	80062a0 <_fstat_r+0x1c>
 800629a:	682b      	ldr	r3, [r5, #0]
 800629c:	b103      	cbz	r3, 80062a0 <_fstat_r+0x1c>
 800629e:	6023      	str	r3, [r4, #0]
 80062a0:	bd38      	pop	{r3, r4, r5, pc}
 80062a2:	bf00      	nop
 80062a4:	20004a98 	.word	0x20004a98

080062a8 <_isatty_r>:
 80062a8:	b538      	push	{r3, r4, r5, lr}
 80062aa:	4d06      	ldr	r5, [pc, #24]	; (80062c4 <_isatty_r+0x1c>)
 80062ac:	2300      	movs	r3, #0
 80062ae:	4604      	mov	r4, r0
 80062b0:	4608      	mov	r0, r1
 80062b2:	602b      	str	r3, [r5, #0]
 80062b4:	f7fa fc47 	bl	8000b46 <_isatty>
 80062b8:	1c43      	adds	r3, r0, #1
 80062ba:	d102      	bne.n	80062c2 <_isatty_r+0x1a>
 80062bc:	682b      	ldr	r3, [r5, #0]
 80062be:	b103      	cbz	r3, 80062c2 <_isatty_r+0x1a>
 80062c0:	6023      	str	r3, [r4, #0]
 80062c2:	bd38      	pop	{r3, r4, r5, pc}
 80062c4:	20004a98 	.word	0x20004a98

080062c8 <_init>:
 80062c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062ca:	bf00      	nop
 80062cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062ce:	bc08      	pop	{r3}
 80062d0:	469e      	mov	lr, r3
 80062d2:	4770      	bx	lr

080062d4 <_fini>:
 80062d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062d6:	bf00      	nop
 80062d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062da:	bc08      	pop	{r3}
 80062dc:	469e      	mov	lr, r3
 80062de:	4770      	bx	lr
