Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date             : Sun Mar 12 18:26:57 2017
| Host             : zaid-LIFEBOOK-A555 running 64-bit Ubuntu 16.04.2 LTS
| Command          : report_power -file hwcosim_top_wrapper_power_routed.rpt -pb hwcosim_top_wrapper_power_summary_routed.pb -rpx hwcosim_top_wrapper_power_routed.rpx
| Design           : hwcosim_top_wrapper
| Device           : xc7vx485tffg1761-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 2.531  |
| Dynamic (W)              | 2.248  |
| Device Static (W)        | 0.283  |
| Effective TJA (C/W)      | 1.1    |
| Max Ambient (C)          | 82.1   |
| Junction Temperature (C) | 27.9   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.117 |        7 |       --- |             --- |
| Slice Logic             |     0.909 |   227595 |       --- |             --- |
|   LUT as Logic          |     0.815 |   123751 |    303600 |           40.76 |
|   CARRY4                |     0.079 |    22948 |     75900 |           30.23 |
|   Register              |     0.013 |    53566 |    607200 |            8.82 |
|   F7/F8 Muxes           |     0.002 |     5372 |    303600 |            1.77 |
|   LUT as Shift Register |    <0.001 |        4 |    130800 |           <0.01 |
|   Others                |     0.000 |      440 |       --- |             --- |
| Signals                 |     1.041 |   192800 |       --- |             --- |
| Block RAM               |     0.070 |      308 |      1030 |           29.90 |
| MMCM                    |     0.107 |        1 |        14 |            7.14 |
| I/O                     |     0.004 |        2 |       700 |            0.29 |
| Static Power            |     0.283 |          |           |                 |
| Total                   |     2.531 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     2.295 |       2.133 |      0.162 |
| Vccaux    |       1.800 |     0.099 |       0.061 |      0.038 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.021 |       0.006 |      0.015 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------+-------------------------------------------------------------------+-----------------+
| Clock                              | Domain                                                            | Constraint (ns) |
+------------------------------------+-------------------------------------------------------------------+-----------------+
| clk_out1_hwcosim_top_sys_clk_wiz_0 | hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0 |            20.0 |
| clkfbout_hwcosim_top_sys_clk_wiz_0 | hwcosim_top_i/sys_clk_wiz/inst/clkfbout_hwcosim_top_sys_clk_wiz_0 |             5.0 |
| jtag_clk                           | hwcosim_top_i/hwc_jtag_axi_transport_0/inst/jtag_clk              |            33.3 |
| sys_diff_clock_clk_p               | sys_diff_clock_clk_p                                              |             5.0 |
+------------------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------+-----------+
| Name                                                       | Power (W) |
+------------------------------------------------------------+-----------+
| hwcosim_top_wrapper                                        |     2.248 |
|   hwcosim_top_i                                            |     2.248 |
|     axis_data_fifo_rx                                      |     0.002 |
|       inst                                                 |     0.002 |
|         gen_fifo_generator.fifo_generator_inst             |     0.002 |
|           inst_fifo_gen                                    |     0.002 |
|             gaxis_fifo.gaxisf.axisf                        |     0.002 |
|               grf.rf                                       |     0.002 |
|                 gntv_or_sync_fifo.gcx.clkx                 |    <0.001 |
|                   gsync_stage[1].rd_stg_inst               |    <0.001 |
|                   gsync_stage[1].wr_stg_inst               |    <0.001 |
|                   gsync_stage[2].rd_stg_inst               |    <0.001 |
|                   gsync_stage[2].wr_stg_inst               |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|                   gr1.gr1_int.rfwft                        |    <0.001 |
|                   gras.rsts                                |    <0.001 |
|                     c0                                     |    <0.001 |
|                     c1                                     |    <0.001 |
|                   rpntr                                    |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|                   gwas.wsts                                |    <0.001 |
|                     c1                                     |    <0.001 |
|                     c2                                     |    <0.001 |
|                   wpntr                                    |    <0.001 |
|                 gntv_or_sync_fifo.mem                      |     0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                 |    <0.001 |
|                     inst_blk_mem_gen                       |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|                         valid.cstr                         |    <0.001 |
|                           ramloop[0].ram.r                 |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                 rstblk                                     |    <0.001 |
|     axis_data_fifo_tx                                      |     0.002 |
|       inst                                                 |     0.002 |
|         gen_fifo_generator.fifo_generator_inst             |     0.002 |
|           inst_fifo_gen                                    |     0.002 |
|             gaxis_fifo.gaxisf.axisf                        |     0.002 |
|               grf.rf                                       |     0.002 |
|                 gntv_or_sync_fifo.gcx.clkx                 |    <0.001 |
|                   gsync_stage[1].rd_stg_inst               |    <0.001 |
|                   gsync_stage[1].wr_stg_inst               |    <0.001 |
|                   gsync_stage[2].rd_stg_inst               |    <0.001 |
|                   gsync_stage[2].wr_stg_inst               |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|                   gr1.gr1_int.rfwft                        |    <0.001 |
|                   gras.rsts                                |    <0.001 |
|                     c0                                     |    <0.001 |
|                     c1                                     |    <0.001 |
|                   rpntr                                    |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|                   gwas.wsts                                |    <0.001 |
|                     c1                                     |    <0.001 |
|                     c2                                     |    <0.001 |
|                   wpntr                                    |    <0.001 |
|                 gntv_or_sync_fifo.mem                      |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                 |    <0.001 |
|                     inst_blk_mem_gen                       |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|                         valid.cstr                         |    <0.001 |
|                           ramloop[0].ram.r                 |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                 rstblk                                     |    <0.001 |
|     axis_dwidth_converter_rx                               |    <0.001 |
|       inst                                                 |    <0.001 |
|         gen_upsizer_conversion.axisc_upsizer_0             |    <0.001 |
|     axis_dwidth_converter_tx                               |    <0.001 |
|       inst                                                 |    <0.001 |
|         gen_downsizer_conversion.axisc_downsizer_0         |    <0.001 |
|     hwc_jtag_axi_transport_0                               |    <0.001 |
|       inst                                                 |    <0.001 |
|     hwcosim_cmd_proc                                       |    <0.001 |
|       inst                                                 |    <0.001 |
|     reset_gen                                              |    <0.001 |
|       proc_sys_reset                                       |    <0.001 |
|         U0                                                 |    <0.001 |
|           EXT_LPF                                          |    <0.001 |
|           SEQ                                              |    <0.001 |
|             SEQ_COUNTER                                    |    <0.001 |
|     sum_1_0                                                |     2.129 |
|       inst                                                 |     2.129 |
|         sum_1_axi_lite_interface                           |     0.001 |
|           xhwcmmcc                                         |    <0.001 |
|         sum_1_default_clock_driver                         |    <0.001 |
|           clockdriver                                      |    <0.001 |
|             clr_reg                                        |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1           |    <0.001 |
|             pipelined_ce.ce_pipeline[0].ce_reg             |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1           |    <0.001 |
|             pipelined_ce.ce_pipeline[1].ce_reg             |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1           |    <0.001 |
|             pipelined_ce.ce_pipeline[2].ce_reg             |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1           |    <0.001 |
|             pipelined_ce.ce_pipeline[3].ce_reg             |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1           |    <0.001 |
|             pipelined_ce.ce_pipeline[4].ce_reg             |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1           |    <0.001 |
|         sum_1_struct                                       |     2.119 |
|           black_box                                        |     2.043 |
|             CORDIC_ROTOR[1].ROTOR                          |     0.201 |
|             CORDIC_ROTOR[2].ROTOR                          |     0.049 |
|             CORDIC_ROTOR[3].ROTOR                          |     0.394 |
|             CORDIC_ROTOR[4].ROTOR                          |     0.267 |
|           counter                                          |    <0.001 |
|             comp0.core_instance0                           |    <0.001 |
|               U0                                           |    <0.001 |
|                 i_synth                                    |    <0.001 |
|                   i_baseblox.i_baseblox_counter            |    <0.001 |
|                     the_addsub                             |    <0.001 |
|                       no_pipelining.the_addsub             |    <0.001 |
|                         i_lut6.i_lut6_addsub               |    <0.001 |
|                           i_q.i_simple.qreg                |    <0.001 |
|           dual_port_ram                                    |     0.009 |
|             comp0.core_instance0                           |     0.009 |
|               U0                                           |     0.009 |
|                 inst_blk_mem_gen                           |     0.009 |
|                   gnbram.gnativebmg.native_blk_mem_gen     |     0.009 |
|                     valid.cstr                             |     0.009 |
|                       bindec_a.bindec_inst_a               |    <0.001 |
|                       bindec_b.bindec_inst_b               |    <0.001 |
|                       has_mux_b.B                          |    <0.001 |
|                       ramloop[0].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[10].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[11].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[12].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[13].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[14].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[15].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[16].ram.r                    |     0.002 |
|                         prim_init.ram                      |     0.002 |
|                       ramloop[17].ram.r                    |     0.002 |
|                         prim_init.ram                      |     0.002 |
|                       ramloop[18].ram.r                    |     0.002 |
|                         prim_init.ram                      |     0.002 |
|                       ramloop[1].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[2].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[3].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[4].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[5].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[6].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[7].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[8].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[9].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|           dual_port_ram1                                   |     0.010 |
|             comp0.core_instance0                           |     0.009 |
|               U0                                           |     0.009 |
|                 inst_blk_mem_gen                           |     0.009 |
|                   gnbram.gnativebmg.native_blk_mem_gen     |     0.009 |
|                     valid.cstr                             |     0.009 |
|                       bindec_a.bindec_inst_a               |    <0.001 |
|                       bindec_b.bindec_inst_b               |    <0.001 |
|                       has_mux_b.B                          |    <0.001 |
|                       ramloop[0].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[10].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[11].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[12].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[13].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[14].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[15].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[16].ram.r                    |     0.002 |
|                         prim_init.ram                      |     0.002 |
|                       ramloop[17].ram.r                    |     0.002 |
|                         prim_init.ram                      |     0.002 |
|                       ramloop[18].ram.r                    |     0.002 |
|                         prim_init.ram                      |     0.002 |
|                       ramloop[1].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[2].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[3].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[4].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[5].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[6].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[7].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[8].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[9].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|           dual_port_ram2                                   |     0.009 |
|             comp0.core_instance0                           |     0.009 |
|               U0                                           |     0.009 |
|                 inst_blk_mem_gen                           |     0.009 |
|                   gnbram.gnativebmg.native_blk_mem_gen     |     0.009 |
|                     valid.cstr                             |     0.009 |
|                       bindec_a.bindec_inst_a               |    <0.001 |
|                       bindec_b.bindec_inst_b               |    <0.001 |
|                       has_mux_b.B                          |    <0.001 |
|                       ramloop[0].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[10].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[11].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[12].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[13].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[14].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[15].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[16].ram.r                    |     0.002 |
|                         prim_init.ram                      |     0.002 |
|                       ramloop[17].ram.r                    |     0.002 |
|                         prim_init.ram                      |     0.002 |
|                       ramloop[18].ram.r                    |     0.002 |
|                         prim_init.ram                      |     0.002 |
|                       ramloop[1].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[2].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[3].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[4].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[5].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[6].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[7].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[8].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[9].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|           dual_port_ram3                                   |     0.009 |
|             comp0.core_instance0                           |     0.009 |
|               U0                                           |     0.009 |
|                 inst_blk_mem_gen                           |     0.009 |
|                   gnbram.gnativebmg.native_blk_mem_gen     |     0.009 |
|                     valid.cstr                             |     0.009 |
|                       bindec_a.bindec_inst_a               |    <0.001 |
|                       bindec_b.bindec_inst_b               |    <0.001 |
|                       has_mux_b.B                          |    <0.001 |
|                       ramloop[0].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[10].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[11].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[12].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[13].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[14].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[15].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[16].ram.r                    |     0.002 |
|                         prim_init.ram                      |     0.002 |
|                       ramloop[17].ram.r                    |     0.002 |
|                         prim_init.ram                      |     0.002 |
|                       ramloop[18].ram.r                    |     0.002 |
|                         prim_init.ram                      |     0.002 |
|                       ramloop[1].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[2].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[3].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[4].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[5].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[6].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[7].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[8].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[9].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|           dual_port_ram4                                   |     0.010 |
|             comp0.core_instance0                           |     0.009 |
|               U0                                           |     0.009 |
|                 inst_blk_mem_gen                           |     0.009 |
|                   gnbram.gnativebmg.native_blk_mem_gen     |     0.009 |
|                     valid.cstr                             |     0.009 |
|                       bindec_a.bindec_inst_a               |    <0.001 |
|                       bindec_b.bindec_inst_b               |    <0.001 |
|                       has_mux_b.B                          |    <0.001 |
|                       ramloop[0].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[10].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[11].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[12].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[13].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[14].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[15].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[16].ram.r                    |     0.002 |
|                         prim_init.ram                      |     0.002 |
|                       ramloop[17].ram.r                    |     0.002 |
|                         prim_init.ram                      |     0.002 |
|                       ramloop[18].ram.r                    |     0.002 |
|                         prim_init.ram                      |     0.002 |
|                       ramloop[1].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[2].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[3].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[4].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[5].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[6].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[7].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[8].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[9].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|           dual_port_ram5                                   |     0.010 |
|             comp0.core_instance0                           |     0.009 |
|               U0                                           |     0.009 |
|                 inst_blk_mem_gen                           |     0.009 |
|                   gnbram.gnativebmg.native_blk_mem_gen     |     0.009 |
|                     valid.cstr                             |     0.009 |
|                       bindec_a.bindec_inst_a               |    <0.001 |
|                       bindec_b.bindec_inst_b               |    <0.001 |
|                       has_mux_b.B                          |    <0.001 |
|                       ramloop[0].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[10].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[11].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[12].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[13].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[14].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[15].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[16].ram.r                    |     0.002 |
|                         prim_init.ram                      |     0.002 |
|                       ramloop[17].ram.r                    |     0.002 |
|                         prim_init.ram                      |     0.002 |
|                       ramloop[18].ram.r                    |     0.002 |
|                         prim_init.ram                      |     0.002 |
|                       ramloop[1].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[2].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[3].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[4].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[5].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[6].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[7].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[8].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[9].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|           dual_port_ram6                                   |     0.010 |
|             comp0.core_instance0                           |     0.009 |
|               U0                                           |     0.009 |
|                 inst_blk_mem_gen                           |     0.009 |
|                   gnbram.gnativebmg.native_blk_mem_gen     |     0.009 |
|                     valid.cstr                             |     0.009 |
|                       bindec_a.bindec_inst_a               |    <0.001 |
|                       bindec_b.bindec_inst_b               |    <0.001 |
|                       has_mux_b.B                          |    <0.001 |
|                       ramloop[0].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[10].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[11].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[12].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[13].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[14].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[15].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[16].ram.r                    |     0.002 |
|                         prim_init.ram                      |     0.002 |
|                       ramloop[17].ram.r                    |     0.002 |
|                         prim_init.ram                      |     0.002 |
|                       ramloop[18].ram.r                    |     0.002 |
|                         prim_init.ram                      |     0.002 |
|                       ramloop[1].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[2].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[3].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[4].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[5].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[6].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[7].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[8].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[9].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|           dual_port_ram7                                   |     0.010 |
|             comp0.core_instance0                           |     0.009 |
|               U0                                           |     0.009 |
|                 inst_blk_mem_gen                           |     0.009 |
|                   gnbram.gnativebmg.native_blk_mem_gen     |     0.009 |
|                     valid.cstr                             |     0.009 |
|                       bindec_a.bindec_inst_a               |    <0.001 |
|                       bindec_b.bindec_inst_b               |    <0.001 |
|                       has_mux_b.B                          |    <0.001 |
|                       ramloop[0].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[10].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[11].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[12].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[13].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[14].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[15].ram.r                    |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[16].ram.r                    |     0.002 |
|                         prim_init.ram                      |     0.002 |
|                       ramloop[17].ram.r                    |     0.002 |
|                         prim_init.ram                      |     0.002 |
|                       ramloop[18].ram.r                    |     0.002 |
|                         prim_init.ram                      |     0.002 |
|                       ramloop[1].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[2].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[3].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[4].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[5].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[6].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[7].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[8].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|                       ramloop[9].ram.r                     |    <0.001 |
|                         prim_init.ram                      |    <0.001 |
|           relational                                       |    <0.001 |
|     sys_clk_wiz                                            |     0.112 |
|       inst                                                 |     0.112 |
+------------------------------------------------------------+-----------+


