{
    "std": [
        "std",
        "reYIK",
        "module",
        1
    ],
    "altera_lnsim_functions": [
        "altera_lnsim_functions",
        "N5YQU",
        "module",
        2
    ],
    "altera_generic_pll_functions": [
        "altera_generic_pll_functions",
        "St2bh",
        "module",
        3
    ],
    "altera_syncram_0000": [
        "altera_syncram_0000",
        "exBwf",
        "module",
        4
    ],
    "fourteennm_iopll_functions": [
        "fourteennm_iopll_functions",
        "zdKyc",
        "module",
        5
    ],
    "Mult": [
        "Mult",
        "f7KAk",
        "module",
        6
    ],
    "oper_add_0003": [
        "oper_add_0003",
        "xpPdd",
        "module",
        7
    ],
    "oper_mult": [
        "oper_mult",
        "EgA63",
        "module",
        8
    ],
    "oper_mux": [
        "oper_mux",
        "pPQBk",
        "module",
        9
    ],
    "oper_mux_0000": [
        "oper_mux_0000",
        "avk8W",
        "module",
        10
    ],
    "...MASTER...": [
        "SIM",
        "amcQw",
        "module",
        11
    ]
}