/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/p10/common/include/p10_scom_proc_4.H $       */
/*                                                                        */
/* OpenPOWER HostBoot Project                                             */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2019,2021                        */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#ifndef __PPE_HCODE__
    #include "proc_scomt.H"
#endif

#ifndef __p10_scom_proc_4_H_
#define __p10_scom_proc_4_H_


#ifndef __PPE_HCODE__
namespace scomt
{
namespace proc
{
#endif


//>> [INT_PC_REGS_TCTXT_CFG]
static const uint64_t INT_PC_REGS_TCTXT_CFG = 0x02010b28ull;

static const uint32_t INT_PC_REGS_TCTXT_CFG_CFG_FUSE_CORE_EN = 0;
static const uint32_t INT_PC_REGS_TCTXT_CFG_CFG_PHYP_CORE_MODE = 1;
static const uint32_t INT_PC_REGS_TCTXT_CFG_RESERVED_2_3 = 2;
static const uint32_t INT_PC_REGS_TCTXT_CFG_RESERVED_2_3_LEN = 2;
static const uint32_t INT_PC_REGS_TCTXT_CFG_CFG_GEN1_HYP_TARGET_DIS = 4;
static const uint32_t INT_PC_REGS_TCTXT_CFG_CFG_GEN1_OS_ST_ACK = 5;
static const uint32_t INT_PC_REGS_TCTXT_CFG_CFG_TCTXT_OGEN_FINE = 6;
static const uint32_t INT_PC_REGS_TCTXT_CFG_RESERVED_7_11 = 7;
static const uint32_t INT_PC_REGS_TCTXT_CFG_RESERVED_7_11_LEN = 5;
static const uint32_t INT_PC_REGS_TCTXT_CFG_CFG_EARLY_CRESP_EBB_DIS = 12;
static const uint32_t INT_PC_REGS_TCTXT_CFG_CFG_EARLY_CRESP_VP_DIS = 13;
static const uint32_t INT_PC_REGS_TCTXT_CFG_RESERVED_14_16 = 14;
static const uint32_t INT_PC_REGS_TCTXT_CFG_RESERVED_14_16_LEN = 3;
static const uint32_t INT_PC_REGS_TCTXT_CFG_CFG_INT_MSGSND_DIS = 17;
static const uint32_t INT_PC_REGS_TCTXT_CFG_RESERVED_18_19 = 18;
static const uint32_t INT_PC_REGS_TCTXT_CFG_RESERVED_18_19_LEN = 2;
static const uint32_t INT_PC_REGS_TCTXT_CFG_HOSTBOOT_MODE = 20;
static const uint32_t INT_PC_REGS_TCTXT_CFG_RESERVED_21_24 = 21;
static const uint32_t INT_PC_REGS_TCTXT_CFG_RESERVED_21_24_LEN = 4;
static const uint32_t INT_PC_REGS_TCTXT_CFG_CFG_COMPLEX_STORE_DIS = 25;
static const uint32_t INT_PC_REGS_TCTXT_CFG_CFG_COMPLEX_STORE_DIS_LEN = 3;
static const uint32_t INT_PC_REGS_TCTXT_CFG_CFG_PCMD_ARB_QUERY_PRIO = 28;
static const uint32_t INT_PC_REGS_TCTXT_CFG_CFG_PCMD_ARB_QUERY_PRIO_LEN = 2;
static const uint32_t INT_PC_REGS_TCTXT_CFG_CFG_LGS_AGE = 30;
static const uint32_t INT_PC_REGS_TCTXT_CFG_CFG_LGS_AGE_LEN = 2;
//<< [INT_PC_REGS_TCTXT_CFG]
// proc/reg00021.H

//>> [INT_VC_ENDC_FLUSH_CTRL]
static const uint64_t INT_VC_ENDC_FLUSH_CTRL = 0x02010980ull;

static const uint32_t INT_VC_ENDC_FLUSH_CTRL_POLL_VALID = 0;
static const uint32_t INT_VC_ENDC_FLUSH_CTRL_RESERVED_1 = 1;
static const uint32_t INT_VC_ENDC_FLUSH_CTRL_POLL_WANT_CACHE_DISABLE = 2;
static const uint32_t INT_VC_ENDC_FLUSH_CTRL_POLL_WANT_INVALIDATE = 3;
static const uint32_t INT_VC_ENDC_FLUSH_CTRL_RESERVED_4_6 = 4;
static const uint32_t INT_VC_ENDC_FLUSH_CTRL_RESERVED_4_6_LEN = 3;
static const uint32_t INT_VC_ENDC_FLUSH_CTRL_INJECT_WANT_INVALIDATE = 7;
//<< [INT_VC_ENDC_FLUSH_CTRL]
// proc/reg00021.H

//>> [PB_BRIDGE_NHTM_SC_HTM_MEM]
static const uint64_t PB_BRIDGE_NHTM_SC_HTM_MEM = 0x03011c81ull;

static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MEM_ALLOC = 0;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MEM_SCOPE = 1;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MEM_SCOPE_LEN = 3;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MEM_PRIORITY = 4;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MEM_SIZE_SMALL = 5;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MEM_SPARE67 = 6;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MEM_SPARE67_LEN = 2;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MEM_BASE = 8;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MEM_BASE_LEN = 32;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MEM_SIZE = 40;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MEM_SIZE_LEN = 9;
//<< [PB_BRIDGE_NHTM_SC_HTM_MEM]
// proc/reg00021.H

//>> [PB_BRIDGE_NHTM_SC_HTM_TRIG]
static const uint64_t PB_BRIDGE_NHTM_SC_HTM_TRIG = 0x03011c85ull;

static const uint32_t PB_BRIDGE_NHTM_SC_HTM_TRIG_START = 0;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_TRIG_STOP = 1;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_TRIG_PAUSE = 2;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_TRIG_STOP_ALT = 3;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_TRIG_RESET = 4;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_TRIG_MARK_VALID = 5;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_TRIG_MARK_TYPE = 6;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_TRIG_MARK_TYPE_LEN = 10;
//<< [PB_BRIDGE_NHTM_SC_HTM_TRIG]
// proc/reg00021.H

//>> [PB_BRIDGE_NHTM_SC_HTM_TTYPEFILT]
static const uint64_t PB_BRIDGE_NHTM_SC_HTM_TTYPEFILT = 0x03011c88ull;

static const uint32_t PB_BRIDGE_NHTM_SC_HTM_TTYPEFILT_TTYPEFILT_PAT = 1;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_TTYPEFILT_TTYPEFILT_PAT_LEN = 7;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_TTYPEFILT_TSIZEFILT_PAT = 8;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_TTYPEFILT_TSIZEFILT_PAT_LEN = 8;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_TTYPEFILT_TTYPEFILT_MASK = 17;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_TTYPEFILT_TTYPEFILT_MASK_LEN = 7;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_TTYPEFILT_TSIZEFILT_MASK = 24;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_TTYPEFILT_TSIZEFILT_MASK_LEN = 8;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_TTYPEFILT_TTYPEFILT_INVERT = 32;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_TTYPEFILT_CRESPFILT_INVERT = 33;
//<< [PB_BRIDGE_NHTM_SC_HTM_TTYPEFILT]
// proc/reg00021.H

//>> [PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT]
static const uint64_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT = 0x0301100full;

static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_0_VALID_NEXT_EQ0 = 0;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_1_VALID_NEXT_EQ0 = 1;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_2_VALID_NEXT_EQ0 = 2;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_3_VALID_NEXT_EQ0 = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_4_VALID_NEXT_EQ0 = 4;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_5_VALID_NEXT_EQ0 = 5;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_6_VALID_NEXT_EQ0 = 6;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_7_VALID_NEXT_EQ0 = 7;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_8_VALID_NEXT_EQ0 = 8;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_9_VALID_NEXT_EQ0 = 9;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_10_VALID_NEXT_EQ0 = 10;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_11_VALID_NEXT_EQ0 = 11;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_12_VALID_NEXT_EQ0 = 12;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_13_VALID_NEXT_EQ0 = 13;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_14_VALID_NEXT_EQ0 = 14;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_15_VALID_NEXT_EQ0 = 15;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_0_AX_NUM_NEXT_EQ0 = 16;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_0_AX_NUM_NEXT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_1_AX_NUM_NEXT_EQ0 = 19;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_1_AX_NUM_NEXT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_2_AX_NUM_NEXT_EQ0 = 22;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_2_AX_NUM_NEXT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_3_AX_NUM_NEXT_EQ0 = 25;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_3_AX_NUM_NEXT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_4_AX_NUM_NEXT_EQ0 = 28;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_4_AX_NUM_NEXT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_5_AX_NUM_NEXT_EQ0 = 31;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_5_AX_NUM_NEXT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_6_AX_NUM_NEXT_EQ0 = 34;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_6_AX_NUM_NEXT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_7_AX_NUM_NEXT_EQ0 = 37;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_7_AX_NUM_NEXT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_8_AX_NUM_NEXT_EQ0 = 40;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_8_AX_NUM_NEXT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_9_AX_NUM_NEXT_EQ0 = 43;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_9_AX_NUM_NEXT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_10_AX_NUM_NEXT_EQ0 = 46;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_10_AX_NUM_NEXT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_11_AX_NUM_NEXT_EQ0 = 49;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_11_AX_NUM_NEXT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_12_AX_NUM_NEXT_EQ0 = 52;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_12_AX_NUM_NEXT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_13_AX_NUM_NEXT_EQ0 = 55;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_13_AX_NUM_NEXT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_14_AX_NUM_NEXT_EQ0 = 58;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_14_AX_NUM_NEXT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_15_AX_NUM_NEXT_EQ0 = 61;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_15_AX_NUM_NEXT_EQ0_LEN = 3;
//<< [PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT]
// proc/reg00021.H

//>> [PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR]
static const uint64_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR = 0x03011392ull;

static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_16_VALID_CURR_ES3 = 0;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_17_VALID_CURR_ES3 = 1;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_18_VALID_CURR_ES3 = 2;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_19_VALID_CURR_ES3 = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_20_VALID_CURR_ES3 = 4;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_21_VALID_CURR_ES3 = 5;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_22_VALID_CURR_ES3 = 6;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_23_VALID_CURR_ES3 = 7;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_24_VALID_CURR_ES3 = 8;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_25_VALID_CURR_ES3 = 9;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_26_VALID_CURR_ES3 = 10;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_27_VALID_CURR_ES3 = 11;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_28_VALID_CURR_ES3 = 12;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_29_VALID_CURR_ES3 = 13;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_30_VALID_CURR_ES3 = 14;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_31_VALID_CURR_ES3 = 15;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_16_AX_NUM_CURR_ES3 = 16;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_16_AX_NUM_CURR_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_17_AX_NUM_CURR_ES3 = 19;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_17_AX_NUM_CURR_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_18_AX_NUM_CURR_ES3 = 22;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_18_AX_NUM_CURR_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_19_AX_NUM_CURR_ES3 = 25;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_19_AX_NUM_CURR_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_20_AX_NUM_CURR_ES3 = 28;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_20_AX_NUM_CURR_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_21_AX_NUM_CURR_ES3 = 31;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_21_AX_NUM_CURR_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_22_AX_NUM_CURR_ES3 = 34;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_22_AX_NUM_CURR_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_23_AX_NUM_CURR_ES3 = 37;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_23_AX_NUM_CURR_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_24_AX_NUM_CURR_ES3 = 40;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_24_AX_NUM_CURR_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_25_AX_NUM_CURR_ES3 = 43;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_25_AX_NUM_CURR_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_26_AX_NUM_CURR_ES3 = 46;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_26_AX_NUM_CURR_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_27_AX_NUM_CURR_ES3 = 49;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_27_AX_NUM_CURR_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_28_AX_NUM_CURR_ES3 = 52;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_28_AX_NUM_CURR_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_29_AX_NUM_CURR_ES3 = 55;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_29_AX_NUM_CURR_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_30_AX_NUM_CURR_ES3 = 58;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_30_AX_NUM_CURR_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_31_AX_NUM_CURR_ES3 = 61;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_31_AX_NUM_CURR_ES3_LEN = 3;
//<< [PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR]
// proc/reg00021.H

//>> [PB_PTLSCOM10_FP23_CFG]
static const uint64_t PB_PTLSCOM10_FP23_CFG = 0x1001180bull;

static const uint32_t PB_PTLSCOM10_FP23_CFG_2_CREDIT_PRIORITY_4_NOT_8 = 0;
static const uint32_t PB_PTLSCOM10_FP23_CFG_2_DISABLE_GATHERING = 1;
static const uint32_t PB_PTLSCOM10_FP23_CFG_2_DISABLE_CMD_COMPRESSION = 2;
static const uint32_t PB_PTLSCOM10_FP23_CFG_2_DISABLE_PRSP_COMPRESSION = 3;
static const uint32_t PB_PTLSCOM10_FP23_CFG_2_LL_CREDIT_FW_LIMIT = 4;
static const uint32_t PB_PTLSCOM10_FP23_CFG_2_LL_CREDIT_FW_LIMIT_LEN = 6;
static const uint32_t PB_PTLSCOM10_FP23_CFG_2_LL_CREDIT_HW_LIMIT = 10;
static const uint32_t PB_PTLSCOM10_FP23_CFG_2_LL_CREDIT_HW_LIMIT_LEN = 6;
static const uint32_t PB_PTLSCOM10_FP23_CFG_2_LL_CREDIT_QW_LIMIT = 16;
static const uint32_t PB_PTLSCOM10_FP23_CFG_2_LL_CREDIT_QW_LIMIT_LEN = 4;
static const uint32_t PB_PTLSCOM10_FP23_CFG_2_FMR_ENABLE_1PER4_PRESP = 20;
static const uint32_t PB_PTLSCOM10_FP23_CFG_23_CMD_EXP_TIME = 21;
static const uint32_t PB_PTLSCOM10_FP23_CFG_23_CMD_EXP_TIME_LEN = 3;
static const uint32_t PB_PTLSCOM10_FP23_CFG_2_RUN_AFTER_FRAME_ERROR = 24;
static const uint32_t PB_PTLSCOM10_FP23_CFG_2_BRICKWALL_CREDITS_TO_NEST = 25;
static const uint32_t PB_PTLSCOM10_FP23_CFG_2_PRS_SPARE = 26;
static const uint32_t PB_PTLSCOM10_FP23_CFG_2_PRS_SPARE_LEN = 6;
static const uint32_t PB_PTLSCOM10_FP23_CFG_3_CREDIT_PRIORITY_4_NOT_8 = 32;
static const uint32_t PB_PTLSCOM10_FP23_CFG_3_DISABLE_GATHERING = 33;
static const uint32_t PB_PTLSCOM10_FP23_CFG_3_DISABLE_CMD_COMPRESSION = 34;
static const uint32_t PB_PTLSCOM10_FP23_CFG_3_DISABLE_PRSP_COMPRESSION = 35;
static const uint32_t PB_PTLSCOM10_FP23_CFG_3_LL_CREDIT_FW_LIMIT = 36;
static const uint32_t PB_PTLSCOM10_FP23_CFG_3_LL_CREDIT_FW_LIMIT_LEN = 6;
static const uint32_t PB_PTLSCOM10_FP23_CFG_3_LL_CREDIT_HW_LIMIT = 42;
static const uint32_t PB_PTLSCOM10_FP23_CFG_3_LL_CREDIT_HW_LIMIT_LEN = 6;
static const uint32_t PB_PTLSCOM10_FP23_CFG_3_LL_CREDIT_QW_LIMIT = 48;
static const uint32_t PB_PTLSCOM10_FP23_CFG_3_LL_CREDIT_QW_LIMIT_LEN = 4;
static const uint32_t PB_PTLSCOM10_FP23_CFG_3_FMR_ENABLE_1PER4_PRESP = 52;
static const uint32_t PB_PTLSCOM10_FP23_CFG_3_FMR_SPARE = 53;
static const uint32_t PB_PTLSCOM10_FP23_CFG_3_FMR_SPARE_LEN = 3;
static const uint32_t PB_PTLSCOM10_FP23_CFG_3_RUN_AFTER_FRAME_ERROR = 56;
static const uint32_t PB_PTLSCOM10_FP23_CFG_3_BRICKWALL_CREDITS_TO_NEST = 57;
static const uint32_t PB_PTLSCOM10_FP23_CFG_3_PRS_SPARE = 58;
static const uint32_t PB_PTLSCOM10_FP23_CFG_3_PRS_SPARE_LEN = 6;
//<< [PB_PTLSCOM10_FP23_CFG]
// proc/reg00022.H

//>> [TP_TPBR_PBA_PBAO_BCUE_OCIBAR]
static const uint64_t TP_TPBR_PBA_PBAO_BCUE_OCIBAR = 0x00068019ull;

static const uint32_t TP_TPBR_PBA_PBAO_BCUE_OCIBAR_BCUE_OCIBAR_ADDR = 0;
static const uint32_t TP_TPBR_PBA_PBAO_BCUE_OCIBAR_BCUE_OCIBAR_ADDR_LEN = 25;
//<< [TP_TPBR_PBA_PBAO_BCUE_OCIBAR]
// proc/reg00022.H

//>> [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPETSEL]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPETSEL = 0x00060000ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPETSEL_WATCHDOG_SEL = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPETSEL_WATCHDOG_SEL_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPETSEL_FIT_SEL = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPETSEL_FIT_SEL_LEN = 4;
//<< [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPETSEL]
// proc/reg00023.H

//>> [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXILR]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXILR = 0x00066031ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXILR_OCB_OCI_GPEXIDBGINF_LR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXILR_OCB_OCI_GPEXIDBGINF_LR_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXILR]
// proc/reg00023.H

//>> [TP_TPCHIP_OCC_OCI_OCB_ADC_CR1]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR1 = 0x0006c801ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR1_HWCTRL_FSM_ENABLE = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR1_HWCTRL_DEVICE = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR1_HWCTRL_CPOL = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR1_HWCTRL_CPHA = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR1_HWCTRL_CLOCK_DIVIDER = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR1_HWCTRL_CLOCK_DIVIDER_LEN = 10;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR1_HWCTRL_NR_OF_FRAMES = 14;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR1_HWCTRL_NR_OF_FRAMES_LEN = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR1_HWCTRL_WRITE_WHILE_BRIDGE_BUSY_SCRESP_EN = 19;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR1_BUSY_RESPONSE_CODE = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR1_BUSY_RESPONSE_CODE_LEN = 3;
//<< [TP_TPCHIP_OCC_OCI_OCB_ADC_CR1]
// proc/reg00023.H

//>> [TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA5]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA5 = 0x0006c825ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA5_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA5_0_LEN = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA5_1 = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA5_1_LEN = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA5_2 = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA5_2_LEN = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA5_3 = 48;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA5_3_LEN = 16;
//<< [TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA5]
// proc/reg00023.H

//>> [TP_TPCHIP_OCC_OCI_OCB_ADC_RESET]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_ADC_RESET = 0x0006c805ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RESET_OCB_OCI_ADC_RESET_HWCTRL = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RESET_OCB_OCI_ADC_RESET_HWCTRL_LEN = 2;
//<< [TP_TPCHIP_OCC_OCI_OCB_ADC_RESET]
// proc/reg00023.H

//>> [TP_TPCHIP_OCC_OCI_OCB_ADC_WDATA]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_ADC_WDATA = 0x0006c810ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_WDATA_OCB_OCI_ADC_WDATA_HWCTRL = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_WDATA_OCB_OCI_ADC_WDATA_HWCTRL_LEN = 16;
//<< [TP_TPCHIP_OCC_OCI_OCB_ADC_WDATA]
// proc/reg00023.H

//>> [TP_TPCHIP_OCC_OCI_OCB_G0ISR0]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_G0ISR0 = 0x0006c064ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_G0ISR0_INTERRUPT_GPE0_STATUS_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_G0ISR0_INTERRUPT_GPE0_STATUS_0_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_G0ISR0]
// proc/reg00023.H

//>> [TP_TPCHIP_OCC_OCI_OCB_G1ISR0]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_G1ISR0 = 0x0006c065ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_G1ISR0_INTERRUPT_GPE1_STATUS_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_G1ISR0_INTERRUPT_GPE1_STATUS_0_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_G1ISR0]
// proc/reg00023.H

//>> [TP_TPCHIP_OCC_OCI_OCB_G2ISR0]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_G2ISR0 = 0x0006c066ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_G2ISR0_INTERRUPT_GPE2_STATUS_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_G2ISR0_INTERRUPT_GPE2_STATUS_0_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_G2ISR0]
// proc/reg00023.H

//>> [TP_TPCHIP_OCC_OCI_OCB_G3ISR0]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_G3ISR0 = 0x0006c067ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_G3ISR0_INTERRUPT_GPE3_STATUS_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_G3ISR0_INTERRUPT_GPE3_STATUS_0_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_G3ISR0]
// proc/reg00023.H

//>> [TP_TPCHIP_OCC_OCI_OCB_O2SCMD0A]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SCMD0A = 0x0006c707ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCMD0A_CMD0A_RESERVED_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCMD0A_CLEAR_STICKY_BITS_0A = 1;
//<< [TP_TPCHIP_OCC_OCI_OCB_O2SCMD0A]
// proc/reg00023.H

//>> [TP_TPCHIP_OCC_OCI_OCB_O2SCTRL20]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL20 = 0x0006c703ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL20_OCB_OCI_O2SCTRL20_O2S_INTER_FRAME_DELAY_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL20_OCB_OCI_O2SCTRL20_O2S_INTER_FRAME_DELAY_0_LEN = 16;
//<< [TP_TPCHIP_OCC_OCI_OCB_O2SCTRL20]
// proc/reg00023.H

//>> [TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS1]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS1 = 0x0006c721ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS1_OUT_COUNT2_1 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS1_OUT_COUNT2_1_LEN = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS1_IN_DELAY2_1 = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS1_IN_DELAY2_1_LEN = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS1_IN_COUNT2_1 = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS1_IN_COUNT2_1_LEN = 6;
//<< [TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS1]
// proc/reg00023.H

//>> [TP_TPCHIP_OCC_OCI_OCB_O2SRD2A]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SRD2A = 0x0006c749ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SRD2A_OCB_OCI_O2SRD2A_O2S_RDATA_2A = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SRD2A_OCB_OCI_O2SRD2A_O2S_RDATA_2A_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_O2SRD2A]
// proc/reg00023.H

//>> [TP_TPCHIP_OCC_OCI_OCB_O2SWD0A]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SWD0A = 0x0006c708ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SWD0A_OCB_OCI_O2SWD0A_O2S_WDATA_0A = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SWD0A_OCB_OCI_O2SWD0A_O2S_WDATA_0A_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_O2SWD0A]
// proc/reg00023.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OCBSHBR2]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBSHBR2 = 0x0006c223ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHBR2_OCI_REGION = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHBR2_OCI_REGION_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHBR2_START = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHBR2_START_LEN = 26;
//<< [TP_TPCHIP_OCC_OCI_OCB_OCBSHBR2]
// proc/reg00023.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OCBSHCS3]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS3 = 0x0006c234ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS3_PUSH_FULL = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS3_PUSH_EMPTY = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS3_SPARE = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS3_SPARE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS3_PUSH_INTR_ACTION_0_1 = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS3_PUSH_INTR_ACTION_0_1_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS3_PUSH_LENGTH = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS3_PUSH_LENGTH_LEN = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS3_PUSH_WRITE_PTR = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS3_PUSH_WRITE_PTR_LEN = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS3_PUSH_READ_PTR = 21;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS3_PUSH_READ_PTR_LEN = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS3_PUSH_ENABLE = 31;
//<< [TP_TPCHIP_OCC_OCI_OCB_OCBSHCS3]
// proc/reg00023.H

//>> [TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR0]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR0 = 0x0006d010ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR0_I_REGION = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR0_I_REGION_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR0_B_ADDRESS = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR0_B_ADDRESS_LEN = 26;
//<< [TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR0]
// proc/reg00023.H

//>> [TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRACT0]
static const uint64_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRACT0 = 0x01010806ull;

static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRACT0_OCC_SCOM_OCCLFIRACT0_FIR_ACTION0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRACT0_OCC_SCOM_OCCLFIRACT0_FIR_ACTION0_LEN = 62;
//<< [TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRACT0]
// proc/reg00023.H

//>> [TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG]
static const uint64_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG = 0x0008fff5ull;

static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_ADDR_INVALID_PIB = 0;
static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_WRITE_INVALID_PIB = 1;
static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_READ_INVALID_PIB = 2;
static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_ECC_UNCORRECTED_ERROR_PIB = 3;
static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_ECC_CORRECTED_ERROR_PIB = 4;
static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_BAD_ARRAY_ADDRESS_PIB = 5;
static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_WRITE_RST_INTERRUPT_PIB = 6;
static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_READ_RST_INTERRUPT_PIB = 7;
static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_ADDR_INVALID_FACES = 19;
static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_WRITE_INVALID_FACES = 20;
static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_READ_INVALID_FACES = 21;
static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_ECC_UNCORRECTED_ERROR_FACES = 22;
static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_ECC_CORRECTED_ERROR_FACES = 23;
static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_BAD_ARRAY_ADDRESS_FACES = 24;
static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_WRITE_RST_INTERRUPT_FACES = 25;
static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_READ_RST_INTERRUPT_FACES = 26;
static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_ADDR_RESET_INTR_PIB = 32;
static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_ADDR_RESET_INTR_PIB_LEN = 16;
static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_ADDR_RESET_INTR_FACES = 48;
static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_ADDR_RESET_INTR_FACES_LEN = 16;
//<< [TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG]
// proc/reg00024.H

//>> [TP_TPCHIP_PIB_SBE_SBEPM_MIB_XISIB]
static const uint64_t TP_TPCHIP_PIB_SBE_SBEPM_MIB_XISIB = 0x000e0006ull;

static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_MIB_XISIB_ADDR = 0;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_MIB_XISIB_ADDR_LEN = 32;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_MIB_XISIB_R_NW = 32;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_MIB_XISIB_BUSY = 33;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_MIB_XISIB_IMPRECISE_ERROR_PENDING = 34;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_MIB_XISIB_RSP_INFO = 49;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_MIB_XISIB_RSP_INFO_LEN = 3;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_MIB_XISIB_IFETCH_PENDING = 62;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_MIB_XISIB_DATAOP_PENDING = 63;
//<< [TP_TPCHIP_PIB_SBE_SBEPM_MIB_XISIB]
// proc/reg00024.H

//>> [TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGINF]
static const uint64_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGINF = 0x000e000full;

static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGINF_SRR0 = 0;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGINF_SRR0_LEN = 30;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGINF_LR = 32;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGINF_LR_LEN = 32;
//<< [TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGINF]
// proc/reg00024.H

//>> [TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG]
static const uint64_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG = 0x000c0043ull;

static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_SCK_CLOCK_DIVIDER = 0;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_SCK_CLOCK_DIVIDER_LEN = 12;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_SCK_RECEIVE_DELAY = 12;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_SCK_RECEIVE_DELAY_LEN = 8;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_SPI_RESERVED = 20;
static const uint32_t P10_20_TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_ENABLE_RECEIVE_PACING = 20; // p10:20,
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_SPIMST_TRACE_ENABLE = 21;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_SCK_TRACE_SELECT = 22;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_SCK_TRACE_SELECT_LEN = 2;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_SCK_RESET_CONTROL = 24;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_SCK_RESET_CONTROL_LEN = 4;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_SCK_ECC_SPIMM_ADDR_CORR_DIS = 28;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_SCK_ECC_CONTROL = 29;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_SCK_ECC_CONTROL_LEN = 2;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_SCK_MMSPISM_ENABLE = 31;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_SPI_SLAVE_RESET = 32;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_SPI_SLAVE_RESET_LEN = 4;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_LOOPBACK_ENABLE = 36;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_CLOCK_CONFIG_RESERVED = 37;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_CLOCK_CONFIG_RESERVED_LEN = 27;
//<< [TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG]
// proc/reg00024.H

//>> [TP_TPCHIP_TPC_CLOCK_STAT_SL]
static const uint64_t TP_TPCHIP_TPC_CLOCK_STAT_SL = 0x01030008ull;

static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_SL_PERV_SL = 4;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_SL_UNIT1_SL = 5;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_SL_UNIT2_SL = 6;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_SL_UNIT3_SL = 7;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_SL_UNIT4_SL = 8;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_SL_UNIT5_SL = 9;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_SL_UNIT6_SL = 10;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_SL_UNIT7_SL = 11;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_SL_UNIT8_SL = 12;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_SL_UNIT9_SL = 13;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_SL_UNIT10_SL = 14;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_SL_UNIT11_SL = 15;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_SL_UNIT12_SL = 16;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_SL_UNIT13_SL = 17;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_SL_UNIT14_SL = 18;
//<< [TP_TPCHIP_TPC_CLOCK_STAT_SL]
// proc/reg00024.H

//>> [TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_EL_HIST]
//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_EL_HIST = 0x00050006ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_EL_HIST_FSI = 0x00002806ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_EL_HIST_FSI_BYTE = 0x00002818ull;
//<< [TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_EL_HIST]
// proc/reg00024.H

//>> [TP_TPVSB_FSI_W_SHIFT_COMMAND_REGISTER]
static const uint32_t TP_TPVSB_FSI_W_SHIFT_COMMAND_REGISTER_FSI = 0x00000c01ull;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_COMMAND_REGISTER_FSI_BYTE = 0x00000c04ull;

static const uint32_t TP_TPVSB_FSI_W_SHIFT_COMMAND_REGISTER_WRITE_FLAG = 0;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_COMMAND_REGISTER_BROADCAST_FLAG = 1;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_COMMAND_REGISTER_SCAN_ADDRESS = 2;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_COMMAND_REGISTER_SCAN_ADDRESS_LEN = 14;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_COMMAND_REGISTER_SCAN_REGION = 16;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_COMMAND_REGISTER_SCAN_REGION_LEN = 12;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_COMMAND_REGISTER_SCAN_TYPE = 28;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_COMMAND_REGISTER_SCAN_TYPE_LEN = 4;
//<< [TP_TPVSB_FSI_W_SHIFT_COMMAND_REGISTER]
// proc/reg00025.H

//>> [PB_COM_SCOM_ES4_STATION_CFG3]
static const uint64_t PB_COM_SCOM_ES4_STATION_CFG3 = 0x030113d5ull;

static const uint32_t PB_COM_SCOM_ES4_STATION_CFG3_PB_CFG_CHIP_TSNOOP_DELAY_ES4 = 0;
static const uint32_t PB_COM_SCOM_ES4_STATION_CFG3_PB_CFG_CHIP_TSNOOP_DELAY_ES4_LEN = 4;
static const uint32_t PB_COM_SCOM_ES4_STATION_CFG3_PB_CFG_SPARE1 = 4;
static const uint32_t PB_COM_SCOM_ES4_STATION_CFG3_PB_CFG_SPARE1_LEN = 12;
static const uint32_t PB_COM_SCOM_ES4_STATION_CFG3_PB_CFG_PBIASY_PA0_DISABLE = 16;
static const uint32_t PB_COM_SCOM_ES4_STATION_CFG3_PB_CFG_PBIASY_UNIT1_DISABLE = 17;
static const uint32_t PB_COM_SCOM_ES4_STATION_CFG3_PB_CFG_PBIASY_PTL0_DISABLE = 18;
static const uint32_t PB_COM_SCOM_ES4_STATION_CFG3_PB_CFG_PBIASY_PTL1_DISABLE = 19;
static const uint32_t PB_COM_SCOM_ES4_STATION_CFG3_PB_CFG_PBIASY_PA0_SELCD = 20;
static const uint32_t PB_COM_SCOM_ES4_STATION_CFG3_PB_CFG_PBIASY_UNIT1_SELCD = 21;
static const uint32_t PB_COM_SCOM_ES4_STATION_CFG3_PB_CFG_PBIASY_PTL0_SELCD = 22;
static const uint32_t PB_COM_SCOM_ES4_STATION_CFG3_PB_CFG_PBIASY_PTL1_SELCD = 23;
static const uint32_t PB_COM_SCOM_ES4_STATION_CFG3_PB_CFG_SPARE2 = 24;
static const uint32_t PB_COM_SCOM_ES4_STATION_CFG3_PB_CFG_SPARE2_LEN = 40;
//<< [PB_COM_SCOM_ES4_STATION_CFG3]
// proc/reg00021.H

//>>THE END<<

#ifndef __PPE_HCODE__
}
}
#include "proc/reg00021.H"
#include "proc/reg00022.H"
#include "proc/reg00023.H"
#include "proc/reg00024.H"
#include "proc/reg00025.H"
#endif
#endif
