Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\COMPSYS700 - SOPC\top.qsys" --block-symbol-file --output-directory="C:\COMPSYS700 - SOPC\top" --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading COMPSYS700 - SOPC/top.qsys
Progress: Reading input file
Progress: Adding cpu_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu_0
Progress: Adding cpu_1 [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu_1
Progress: Adding jtag_uart0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart0
Progress: Adding jtag_uart1 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart1
Progress: Adding mutex [altera_avalon_mutex 18.1]
Progress: Parameterizing module mutex
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding switches [altera_avalon_pio 18.1]
Progress: Parameterizing module switches
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: top.jtag_uart0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: top.jtag_uart1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: top.mutex: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info: top.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: top.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: top.sys_sdram_pll_0: Refclk Freq: 50.0
Info: top.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: top.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\COMPSYS700 - SOPC\top.qsys" --synthesis=VHDL --output-directory="C:\COMPSYS700 - SOPC\top\synthesis" --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading COMPSYS700 - SOPC/top.qsys
Progress: Reading input file
Progress: Adding cpu_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu_0
Progress: Adding cpu_1 [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu_1
Progress: Adding jtag_uart0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart0
Progress: Adding jtag_uart1 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart1
Progress: Adding mutex [altera_avalon_mutex 18.1]
Progress: Parameterizing module mutex
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding switches [altera_avalon_pio 18.1]
Progress: Parameterizing module switches
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: top.jtag_uart0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: top.jtag_uart1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: top.mutex: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info: top.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: top.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: top.sys_sdram_pll_0: Refclk Freq: 50.0
Info: top.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: top.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: top: Generating top "top" for QUARTUS_SYNTH
Info: cpu_0: "top" instantiated altera_nios2_gen2 "cpu_0"
Info: cpu_1: "top" instantiated altera_nios2_gen2 "cpu_1"
Info: jtag_uart0: Starting RTL generation for module 'top_jtag_uart0'
Info: jtag_uart0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=top_jtag_uart0 --dir=C:/Users/belal/AppData/Local/Temp/alt0007_7528639849306436395.dir/0002_jtag_uart0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/belal/AppData/Local/Temp/alt0007_7528639849306436395.dir/0002_jtag_uart0_gen//top_jtag_uart0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart0: Done RTL generation for module 'top_jtag_uart0'
Info: jtag_uart0: "top" instantiated altera_avalon_jtag_uart "jtag_uart0"
Info: mutex: Starting RTL generation for module 'top_mutex'
Info: mutex:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex/generate_rtl.pl --name=top_mutex --dir=C:/Users/belal/AppData/Local/Temp/alt0007_7528639849306436395.dir/0003_mutex_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/belal/AppData/Local/Temp/alt0007_7528639849306436395.dir/0003_mutex_gen//top_mutex_component_configuration.pl  --do_build_sim=0  ]
Info: mutex: Done RTL generation for module 'top_mutex'
Info: mutex: "top" instantiated altera_avalon_mutex "mutex"
Info: sdram: Starting RTL generation for module 'top_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=top_sdram --dir=C:/Users/belal/AppData/Local/Temp/alt0007_7528639849306436395.dir/0004_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/belal/AppData/Local/Temp/alt0007_7528639849306436395.dir/0004_sdram_gen//top_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'top_sdram'
Info: sdram: "top" instantiated altera_avalon_new_sdram_controller "sdram"
Info: switches: Starting RTL generation for module 'top_switches'
Info: switches:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=top_switches --dir=C:/Users/belal/AppData/Local/Temp/alt0007_7528639849306436395.dir/0005_switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/belal/AppData/Local/Temp/alt0007_7528639849306436395.dir/0005_switches_gen//top_switches_component_configuration.pl  --do_build_sim=0  ]
Info: switches: Done RTL generation for module 'top_switches'
Info: switches: "top" instantiated altera_avalon_pio "switches"
Info: sys_sdram_pll_0: "top" instantiated altera_up_avalon_sys_sdram_pll "sys_sdram_pll_0"
Info: sysid_qsys: "top" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: timer_0: Starting RTL generation for module 'top_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=top_timer_0 --dir=C:/Users/belal/AppData/Local/Temp/alt0007_7528639849306436395.dir/0007_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/belal/AppData/Local/Temp/alt0007_7528639849306436395.dir/0007_timer_0_gen//top_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'top_timer_0'
Info: timer_0: "top" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "top" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "top" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "top" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "top" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'top_cpu_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=top_cpu_0_cpu --dir=C:/Users/belal/AppData/Local/Temp/alt0007_7528639849306436395.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/belal/AppData/Local/Temp/alt0007_7528639849306436395.dir/0011_cpu_gen//top_cpu_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.10.11 20:03:08 (*) Starting Nios II generation
Info: cpu: # 2024.10.11 20:03:08 (*)   Checking for plaintext license.
Info: cpu: # 2024.10.11 20:03:09 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.10.11 20:03:09 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.10.11 20:03:09 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.10.11 20:03:09 (*)   Plaintext license not found.
Info: cpu: # 2024.10.11 20:03:09 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2024.10.11 20:03:09 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.10.11 20:03:09 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.10.11 20:03:09 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.10.11 20:03:09 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2024.10.11 20:03:09 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.10.11 20:03:09 (*)   Creating all objects for CPU
Info: cpu: # 2024.10.11 20:03:09 (*)     Testbench
Info: cpu: # 2024.10.11 20:03:10 (*)     Instruction decoding
Info: cpu: # 2024.10.11 20:03:10 (*)       Instruction fields
Info: cpu: # 2024.10.11 20:03:10 (*)       Instruction decodes
Info: cpu: # 2024.10.11 20:03:10 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2024.10.11 20:03:10 (*)       Instruction controls
Info: cpu: # 2024.10.11 20:03:10 (*)     Pipeline frontend
Info: cpu: # 2024.10.11 20:03:10 (*)     Pipeline backend
Info: cpu: # 2024.10.11 20:03:12 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.10.11 20:03:14 (*)   Creating encrypted RTL
Info: cpu: # 2024.10.11 20:03:15 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'top_cpu_0_cpu'
Info: cpu: "cpu_0" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu: Starting RTL generation for module 'top_cpu_1_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=top_cpu_1_cpu --dir=C:/Users/belal/AppData/Local/Temp/alt0007_7528639849306436395.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/belal/AppData/Local/Temp/alt0007_7528639849306436395.dir/0012_cpu_gen//top_cpu_1_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.10.11 20:03:15 (*) Starting Nios II generation
Info: cpu: # 2024.10.11 20:03:15 (*)   Checking for plaintext license.
Info: cpu: # 2024.10.11 20:03:16 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.10.11 20:03:16 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.10.11 20:03:16 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.10.11 20:03:16 (*)   Plaintext license not found.
Info: cpu: # 2024.10.11 20:03:16 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2024.10.11 20:03:16 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.10.11 20:03:16 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.10.11 20:03:16 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.10.11 20:03:16 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2024.10.11 20:03:16 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.10.11 20:03:16 (*)   Creating all objects for CPU
Info: cpu: # 2024.10.11 20:03:16 (*)     Testbench
Info: cpu: # 2024.10.11 20:03:16 (*)     Instruction decoding
Info: cpu: # 2024.10.11 20:03:16 (*)       Instruction fields
Info: cpu: # 2024.10.11 20:03:16 (*)       Instruction decodes
Info: cpu: # 2024.10.11 20:03:17 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2024.10.11 20:03:17 (*)       Instruction controls
Info: cpu: # 2024.10.11 20:03:17 (*)     Pipeline frontend
Info: cpu: # 2024.10.11 20:03:17 (*)     Pipeline backend
Info: cpu: # 2024.10.11 20:03:19 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.10.11 20:03:20 (*)   Creating encrypted RTL
Info: cpu: # 2024.10.11 20:03:21 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'top_cpu_1_cpu'
Info: cpu: "cpu_1" instantiated altera_nios2_gen2_unit "cpu"
Info: sys_pll: "sys_sdram_pll_0" instantiated altera_up_altpll "sys_pll"
Info: reset_from_locked: "sys_sdram_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: cpu_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_0_data_master_translator"
Info: jtag_uart0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart0_avalon_jtag_slave_translator"
Info: cpu_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_0_data_master_agent"
Info: jtag_uart0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart0_avalon_jtag_slave_agent"
Info: jtag_uart0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info: router_011: "mm_interconnect_0" instantiated altera_merlin_router "router_011"
Info: router_012: "mm_interconnect_0" instantiated altera_merlin_router "router_012"
Info: cpu_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_0_data_master_limiter"
Info: Reusing file C:/COMPSYS700 - SOPC/top/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/COMPSYS700 - SOPC/top/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_006: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_006"
Info: Reusing file C:/COMPSYS700 - SOPC/top/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_006: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_006"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/COMPSYS700 - SOPC/top/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/COMPSYS700 - SOPC/top/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: top: Done "top" with 46 modules, 80 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
