{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1590073748658 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1590073748658 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 21 17:09:08 2020 " "Processing started: Thu May 21 17:09:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1590073748658 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1590073748658 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1590073748658 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1590073748938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-synth " "Found design unit 1: VGA-synth" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590073749301 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590073749301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590073749301 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1590073749319 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memAddr VGA.vhd(28) " "VHDL Signal Declaration warning at VGA.vhd(28): used implicit default value for signal \"memAddr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1590073749319 "|VGA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "n_memEnable VGA.vhd(30) " "VHDL Signal Declaration warning at VGA.vhd(30): used implicit default value for signal \"n_memEnable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1590073749319 "|VGA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "n_memRead VGA.vhd(31) " "VHDL Signal Declaration warning at VGA.vhd(31): used implicit default value for signal \"n_memRead\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1590073749319 "|VGA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "n_memWrite VGA.vhd(32) " "VHDL Signal Declaration warning at VGA.vhd(32): used implicit default value for signal \"n_memWrite\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1590073749319 "|VGA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "n_byteLoEn VGA.vhd(33) " "VHDL Signal Declaration warning at VGA.vhd(33): used implicit default value for signal \"n_byteLoEn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1590073749319 "|VGA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "n_byteHiEn VGA.vhd(34) " "VHDL Signal Declaration warning at VGA.vhd(34): used implicit default value for signal \"n_byteHiEn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1590073749319 "|VGA"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "memData\[0\] " "Bidir \"memData\[0\]\" has no driver" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1590073749551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "memData\[1\] " "Bidir \"memData\[1\]\" has no driver" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1590073749551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "memData\[2\] " "Bidir \"memData\[2\]\" has no driver" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1590073749551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "memData\[3\] " "Bidir \"memData\[3\]\" has no driver" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1590073749551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "memData\[4\] " "Bidir \"memData\[4\]\" has no driver" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1590073749551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "memData\[5\] " "Bidir \"memData\[5\]\" has no driver" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1590073749551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "memData\[6\] " "Bidir \"memData\[6\]\" has no driver" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1590073749551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "memData\[7\] " "Bidir \"memData\[7\]\" has no driver" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1590073749551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "memData\[8\] " "Bidir \"memData\[8\]\" has no driver" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1590073749551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "memData\[9\] " "Bidir \"memData\[9\]\" has no driver" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1590073749551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "memData\[10\] " "Bidir \"memData\[10\]\" has no driver" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1590073749551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "memData\[11\] " "Bidir \"memData\[11\]\" has no driver" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1590073749551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "memData\[12\] " "Bidir \"memData\[12\]\" has no driver" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1590073749551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "memData\[13\] " "Bidir \"memData\[13\]\" has no driver" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1590073749551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "memData\[14\] " "Bidir \"memData\[14\]\" has no driver" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1590073749551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "memData\[15\] " "Bidir \"memData\[15\]\" has no driver" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1590073749551 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1590073749551 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "memAddr\[0\] GND " "Pin \"memAddr\[0\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590073749551 "|VGA|memAddr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memAddr\[1\] GND " "Pin \"memAddr\[1\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590073749551 "|VGA|memAddr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memAddr\[2\] GND " "Pin \"memAddr\[2\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590073749551 "|VGA|memAddr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memAddr\[3\] GND " "Pin \"memAddr\[3\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590073749551 "|VGA|memAddr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memAddr\[4\] GND " "Pin \"memAddr\[4\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590073749551 "|VGA|memAddr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memAddr\[5\] GND " "Pin \"memAddr\[5\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590073749551 "|VGA|memAddr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memAddr\[6\] GND " "Pin \"memAddr\[6\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590073749551 "|VGA|memAddr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memAddr\[7\] GND " "Pin \"memAddr\[7\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590073749551 "|VGA|memAddr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memAddr\[8\] GND " "Pin \"memAddr\[8\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590073749551 "|VGA|memAddr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memAddr\[9\] GND " "Pin \"memAddr\[9\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590073749551 "|VGA|memAddr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memAddr\[10\] GND " "Pin \"memAddr\[10\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590073749551 "|VGA|memAddr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memAddr\[11\] GND " "Pin \"memAddr\[11\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590073749551 "|VGA|memAddr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memAddr\[12\] GND " "Pin \"memAddr\[12\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590073749551 "|VGA|memAddr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memAddr\[13\] GND " "Pin \"memAddr\[13\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590073749551 "|VGA|memAddr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memAddr\[14\] GND " "Pin \"memAddr\[14\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590073749551 "|VGA|memAddr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memAddr\[15\] GND " "Pin \"memAddr\[15\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590073749551 "|VGA|memAddr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memAddr\[16\] GND " "Pin \"memAddr\[16\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590073749551 "|VGA|memAddr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memAddr\[17\] GND " "Pin \"memAddr\[17\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590073749551 "|VGA|memAddr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memAddr\[18\] GND " "Pin \"memAddr\[18\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590073749551 "|VGA|memAddr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_memEnable GND " "Pin \"n_memEnable\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590073749551 "|VGA|n_memEnable"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_memRead GND " "Pin \"n_memRead\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590073749551 "|VGA|n_memRead"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_memWrite GND " "Pin \"n_memWrite\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590073749551 "|VGA|n_memWrite"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_byteLoEn GND " "Pin \"n_byteLoEn\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590073749551 "|VGA|n_byteLoEn"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_byteHiEn GND " "Pin \"n_byteHiEn\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590073749551 "|VGA|n_byteHiEn"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1590073749551 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1590073749682 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590073749682 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "n_reset " "No output dependent on input pin \"n_reset\"" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590073749736 "|VGA|n_reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "systemClk " "No output dependent on input pin \"systemClk\"" {  } { { "VGA.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/FPGA VGA v0.1/VGA.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590073749736 "|VGA|systemClk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1590073749736 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1590073749736 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1590073749736 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1590073749736 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1590073749736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4631 " "Peak virtual memory: 4631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1590073749767 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 21 17:09:09 2020 " "Processing ended: Thu May 21 17:09:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1590073749767 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1590073749767 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1590073749767 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1590073749767 ""}
