/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [26:0] celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire [19:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_17z;
  wire [19:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [18:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_21z;
  wire [14:0] celloutsig_0_22z;
  wire [20:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [9:0] celloutsig_0_31z;
  reg [15:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  reg [7:0] celloutsig_0_3z;
  wire [15:0] celloutsig_0_43z;
  wire [2:0] celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [13:0] celloutsig_1_10z;
  wire celloutsig_1_17z;
  wire [11:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [37:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [18:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = celloutsig_1_3z[7] ? celloutsig_1_2z : celloutsig_1_1z[0];
  assign celloutsig_0_24z = in_data[14] ? celloutsig_0_13z[6] : celloutsig_0_17z[3];
  assign celloutsig_1_2z = ~(celloutsig_1_0z[0] & celloutsig_1_1z[2]);
  assign celloutsig_1_4z = ~(celloutsig_1_1z[0] & celloutsig_1_3z[0]);
  assign celloutsig_1_6z = ~(celloutsig_1_0z[0] & in_data[111]);
  assign celloutsig_1_17z = ~(celloutsig_1_2z & celloutsig_1_2z);
  assign celloutsig_0_7z = ~(celloutsig_0_4z & celloutsig_0_0z[18]);
  assign celloutsig_0_19z = ~(celloutsig_0_5z[0] & celloutsig_0_3z[6]);
  assign celloutsig_0_13z = { in_data[41], celloutsig_0_11z } & celloutsig_0_1z[18:9];
  assign celloutsig_0_4z = in_data[66:55] || { celloutsig_0_0z[10:0], celloutsig_0_2z };
  assign celloutsig_0_8z = { celloutsig_0_3z[4:2], celloutsig_0_6z } || celloutsig_0_3z[3:0];
  assign celloutsig_0_34z = celloutsig_0_4z & ~(celloutsig_0_8z);
  assign celloutsig_0_6z = celloutsig_0_2z & ~(celloutsig_0_2z);
  assign celloutsig_0_2z = celloutsig_0_1z[3] & ~(celloutsig_0_1z[7]);
  assign celloutsig_1_3z = - in_data[148:140];
  assign celloutsig_0_1z = - celloutsig_0_0z[20:2];
  assign celloutsig_0_21z = - { celloutsig_0_3z[6:3], celloutsig_0_19z, celloutsig_0_9z };
  assign celloutsig_0_22z = - in_data[78:64];
  assign celloutsig_0_23z = - { celloutsig_0_14z[16:4], celloutsig_0_15z };
  assign celloutsig_1_8z = { in_data[135:128], celloutsig_1_4z } !== { celloutsig_1_3z[4], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_9z = celloutsig_0_1z[18:1] !== { in_data[82:66], celloutsig_0_2z };
  assign celloutsig_0_43z = { celloutsig_0_18z[12:0], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_6z } >> { celloutsig_0_33z[11:6], celloutsig_0_34z, celloutsig_0_12z };
  assign celloutsig_0_44z = celloutsig_0_31z[8:6] >> celloutsig_0_23z[2:0];
  assign celloutsig_1_1z = in_data[167:165] >> celloutsig_1_0z[5:3];
  assign celloutsig_0_11z = celloutsig_0_1z[13:5] >> { celloutsig_0_1z[9:2], celloutsig_0_4z };
  assign celloutsig_0_12z = { celloutsig_0_10z[7:0], celloutsig_0_2z } >> { celloutsig_0_1z[8:1], celloutsig_0_9z };
  assign celloutsig_0_15z = { in_data[9:3], celloutsig_0_9z } >> { celloutsig_0_12z[8:2], celloutsig_0_4z };
  assign celloutsig_0_18z = { celloutsig_0_13z[6:1], celloutsig_0_17z, celloutsig_0_13z } >> { celloutsig_0_13z[9:1], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_12z };
  assign celloutsig_0_26z = { celloutsig_0_23z[8:7], celloutsig_0_8z } >> { celloutsig_0_5z[3:2], celloutsig_0_9z };
  assign celloutsig_0_17z = celloutsig_0_10z[9:6] >> celloutsig_0_0z[25:22];
  assign celloutsig_0_0z = in_data[81:55] - in_data[64:38];
  assign celloutsig_1_0z = in_data[185:180] - in_data[141:136];
  assign celloutsig_1_7z = in_data[173:136] - { celloutsig_1_1z[1], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_7z[25:24], celloutsig_1_6z, celloutsig_1_5z } - celloutsig_1_10z[5:2];
  assign celloutsig_0_10z = celloutsig_0_1z[18:8] - { celloutsig_0_3z[7], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_14z = { celloutsig_0_13z[4], celloutsig_0_1z } - { in_data[76:74], celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_1_10z = { celloutsig_1_3z[6:3], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z } ~^ { in_data[186:174], celloutsig_1_8z };
  assign celloutsig_1_18z = { celloutsig_1_9z[12:2], celloutsig_1_17z } ~^ { celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_5z = { in_data[43:40], celloutsig_0_2z } ^ celloutsig_0_0z[8:4];
  assign celloutsig_1_9z = { celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_3z } ^ in_data[140:122];
  assign celloutsig_0_31z = celloutsig_0_22z[12:3] ^ celloutsig_0_10z[9:0];
  always_latch
    if (!clkin_data[32]) celloutsig_0_33z = 16'h0000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_33z = { celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_26z, celloutsig_0_21z, celloutsig_0_19z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_3z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_3z = { celloutsig_0_1z[7:3], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign { out_data[139:128], out_data[99:96], out_data[47:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
