{"result": {"query": ":facetid:toc:\"db/conf/iccad/iccad1992.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "185.66"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "111", "@dc": "111", "@oc": "111", "@id": "40552053", "text": ":facetid:toc:db/conf/iccad/iccad1992.bht"}}, "hits": {"@total": "111", "@computed": "111", "@sent": "111", "@first": "0", "hit": [{"@score": "1", "@id": "6502759", "info": {"authors": {"author": [{"@pid": "29/3369", "text": "Filip Van Aelten"}, {"@pid": "91/4638", "text": "Stan Y. Liao"}, {"@pid": "43/32", "text": "Jonathan Allen"}, {"@pid": "14/3973", "text": "Srinivas Devadas"}]}, "title": "Automatic generation and verification of sufficient correctness properties for synchronous processors.", "venue": "ICCAD", "pages": "183-187", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/AeltenLAD92", "doi": "10.1109/ICCAD.1992.279377", "ee": "https://doi.org/10.1109/ICCAD.1992.279377", "url": "https://dblp.org/rec/conf/iccad/AeltenLAD92"}, "url": "URL#6502759"}, {"@score": "1", "@id": "6502760", "info": {"authors": {"author": [{"@pid": "a/VenkateshAkella", "text": "Venkatesh Akella"}, {"@pid": "g/GGopalakrishnan", "text": "Ganesh Gopalakrishnan"}]}, "title": "SHILPA: a high-level synthesis system for self-timed circuits.", "venue": "ICCAD", "pages": "587-591", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/AkellaG92", "doi": "10.1109/ICCAD.1992.279308", "ee": "https://doi.org/10.1109/ICCAD.1992.279308", "url": "https://dblp.org/rec/conf/iccad/AkellaG92"}, "url": "URL#6502760"}, {"@score": "1", "@id": "6502761", "info": {"authors": {"author": [{"@pid": "44/1877", "text": "M. Murat Alaybeyi"}, {"@pid": "45/233", "text": "John Y. Lee"}, {"@pid": "56/5001", "text": "Ronald A. Rohrer"}]}, "title": "Numerical integration algorithms and asymptotic waveform evaluation (AWE).", "venue": "ICCAD", "pages": "76-79", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/AlaybeyiLR92", "doi": "10.1109/ICCAD.1992.279394", "ee": "https://doi.org/10.1109/ICCAD.1992.279394", "url": "https://dblp.org/rec/conf/iccad/AlaybeyiLR92"}, "url": "URL#6502761"}, {"@score": "1", "@id": "6502762", "info": {"authors": {"author": [{"@pid": "72/191", "text": "Roger P. Ang"}, {"@pid": "d/NikilDDutt", "text": "Nikil D. Dutt"}]}, "title": "Equivalent design representations and transformations for interactive scheduling.", "venue": "ICCAD", "pages": "332-335", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/AngD92", "doi": "10.1109/ICCAD.1992.279351", "ee": "https://doi.org/10.1109/ICCAD.1992.279351", "url": "https://dblp.org/rec/conf/iccad/AngD92"}, "url": "URL#6502762"}, {"@score": "1", "@id": "6502763", "info": {"authors": {"author": [{"@pid": "26/971", "text": "Robert C. Armstrong"}, {"@pid": "43/32", "text": "Jonathan Allen"}]}, "title": "FICOM: a framework for incremental consistency maintenance in multi-representation, structural VLSI databases.", "venue": "ICCAD", "pages": "336-343", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ArmstrongA92", "doi": "10.1109/ICCAD.1992.279350", "ee": "https://doi.org/10.1109/ICCAD.1992.279350", "url": "https://dblp.org/rec/conf/iccad/ArmstrongA92"}, "url": "URL#6502763"}, {"@score": "1", "@id": "6502764", "info": {"authors": {"author": [{"@pid": "18/2806", "text": "Pranav Ashar"}, {"@pid": "d/SujitDey", "text": "Sujit Dey"}, {"@pid": "79/6934", "text": "Sharad Malik"}]}, "title": "Exploiting multi-cycle false paths in the performance optimization of sequential circuits.", "venue": "ICCAD", "pages": "510-517", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/AsharDM92", "doi": "10.1109/ICCAD.1992.279319", "ee": "https://doi.org/10.1109/ICCAD.1992.279319", "url": "https://dblp.org/rec/conf/iccad/AsharDM92"}, "url": "URL#6502764"}, {"@score": "1", "@id": "6502765", "info": {"authors": {"author": [{"@pid": "64/496", "text": "Toru Awashima"}, {"@pid": "74/899", "text": "Wataru Yamamoto"}, {"@pid": "05/384", "text": "Masao Sato"}, {"@pid": "93/1792", "text": "Tatsuo Ohtsuki"}]}, "title": "An optimal chip compaction method based on shortest path algorithm with automatic jog insertion.", "venue": "ICCAD", "pages": "162-165", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/AwashimaYSO92", "doi": "10.1109/ICCAD.1992.279382", "ee": "https://doi.org/10.1109/ICCAD.1992.279382", "url": "https://dblp.org/rec/conf/iccad/AwashimaYSO92"}, "url": "URL#6502765"}, {"@score": "1", "@id": "6502766", "info": {"authors": {"author": [{"@pid": "05/6905", "text": "Abdulla Bataineh"}, {"@pid": "88/759", "text": "F\u00fcsun \u00d6zg\u00fcner"}, {"@pid": "74/6106", "text": "Imre Szauter"}]}, "title": "Parallel logic and fault simulation algorithms for shared memory vector machines.", "venue": "ICCAD", "pages": "369-372", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BatainehOS92", "doi": "10.1109/ICCAD.1992.279345", "ee": "https://doi.org/10.1109/ICCAD.1992.279345", "url": "https://dblp.org/rec/conf/iccad/BatainehOS92"}, "url": "URL#6502766"}, {"@score": "1", "@id": "6502767", "info": {"authors": {"author": [{"@pid": "29/6330", "text": "Peter A. Beerel"}, {"@pid": "m/TeresaHYMeng", "text": "Teresa H.-Y. Meng"}]}, "title": "Automatic gate-level synthesis of speed-independent circuits.", "venue": "ICCAD", "pages": "581-586", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BeerelM92", "doi": "10.1109/ICCAD.1992.279309", "ee": "https://doi.org/10.1109/ICCAD.1992.279309", "url": "https://dblp.org/rec/conf/iccad/BeerelM92"}, "url": "URL#6502767"}, {"@score": "1", "@id": "6502768", "info": {"authors": {"author": [{"@pid": "47/6690", "text": "Peter Bingley"}, {"@pid": "64/1474", "text": "K. Olav ten Bosch"}, {"@pid": "42/4317", "text": "Pieter van der Wolf"}]}, "title": "Incorporating design flow management in a framework based CAD system.", "venue": "ICCAD", "pages": "538-545", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BingleyBW92", "doi": "10.1109/ICCAD.1992.279315", "ee": "https://doi.org/10.1109/ICCAD.1992.279315", "url": "https://dblp.org/rec/conf/iccad/BingleyBW92"}, "url": "URL#6502768"}, {"@score": "1", "@id": "6502769", "info": {"authors": {"author": [{"@pid": "76/5296", "text": "J. Eric Bracken"}, {"@pid": "39/5324", "text": "Vivek Raghavan"}, {"@pid": "56/5001", "text": "Ronald A. Rohrer"}]}, "title": "Extension of the asymptotic waveform evaluation technique with the method of characteristics.", "venue": "ICCAD", "pages": "71-75", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BrackenRR92", "doi": "10.1109/ICCAD.1992.279395", "ee": "https://doi.org/10.1109/ICCAD.1992.279395", "url": "https://dblp.org/rec/conf/iccad/BrackenRR92"}, "url": "URL#6502769"}, {"@score": "1", "@id": "6502770", "info": {"authors": {"author": {"@pid": "60/3264", "text": "Daniel Brand"}}, "title": "Exhaustive simulation need not require an exponential number of tests.", "venue": "ICCAD", "pages": "98-101", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Brand92", "doi": "10.1109/ICCAD.1992.279391", "ee": "https://doi.org/10.1109/ICCAD.1992.279391", "url": "https://dblp.org/rec/conf/iccad/Brand92"}, "url": "URL#6502770"}, {"@score": "1", "@id": "6502771", "info": {"authors": {"author": [{"@pid": "77/5972", "text": "Ronn B. Brashear"}, {"@pid": "67/126", "text": "Douglas R. Holberg"}, {"@pid": "m/MRayMercer", "text": "M. Ray Mercer"}, {"@pid": "p/LawrenceTPileggi", "text": "Lawrence T. Pillage"}]}, "title": "ETA: electrical-level timing analysis.", "venue": "ICCAD", "pages": "258-262", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BrashearHMP92", "doi": "10.1109/ICCAD.1992.279364", "ee": "https://doi.org/10.1109/ICCAD.1992.279364", "url": "https://dblp.org/rec/conf/iccad/BrashearHMP92"}, "url": "URL#6502771"}, {"@score": "1", "@id": "6502772", "info": {"authors": {"author": [{"@pid": "84/1003", "text": "Jerry R. Burch"}, {"@pid": "25/1925", "text": "David E. Long"}]}, "title": "Efficient Boolean function matching.", "venue": "ICCAD", "pages": "408-411", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BurchL92", "doi": "10.1109/ICCAD.1992.279337", "ee": "https://doi.org/10.1109/ICCAD.1992.279337", "url": "https://dblp.org/rec/conf/iccad/BurchL92"}, "url": "URL#6502772"}, {"@score": "1", "@id": "6502773", "info": {"authors": {"author": [{"@pid": "42/4536", "text": "Richard Burch"}, {"@pid": "n/FaridNNajm", "text": "Farid N. Najm"}, {"@pid": "86/2711-1", "text": "Ping Yang 0001"}, {"@pid": "08/5124", "text": "Timothy N. Trick"}]}, "title": "McPOWER: a Monte Carlo approach to power estimation.", "venue": "ICCAD", "pages": "90-97", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BurchNYT92", "doi": "10.1109/ICCAD.1992.279392", "ee": "https://doi.org/10.1109/ICCAD.1992.279392", "url": "https://dblp.org/rec/conf/iccad/BurchNYT92"}, "url": "URL#6502773"}, {"@score": "1", "@id": "6502774", "info": {"authors": {"author": [{"@pid": "55/2001", "text": "Timothy M. Burks"}, {"@pid": "34/5374", "text": "Karem A. Sakallah"}, {"@pid": "m/TrevorNMudge", "text": "Trevor N. Mudge"}]}, "title": "Identification of critical paths in circuits with level-sensitive latches.", "venue": "ICCAD", "pages": "137-141", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BurksSM92", "doi": "10.1109/ICCAD.1992.279386", "ee": "https://doi.org/10.1109/ICCAD.1992.279386", "url": "https://dblp.org/rec/conf/iccad/BurksSM92"}, "url": "URL#6502774"}, {"@score": "1", "@id": "6502775", "info": {"authors": {"author": [{"@pid": "74/6139", "text": "Surendra Burman"}, {"@pid": "69/4084", "text": "Chandar Kamalanathan"}, {"@pid": "85/2889", "text": "Naveed A. Sherwani"}]}, "title": "New channel segmentation model and associated routing algorithm for high performance FPGAs.", "venue": "ICCAD", "pages": "22-25", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BurmanKS92", "doi": "10.1109/ICCAD.1992.279404", "ee": "https://doi.org/10.1109/ICCAD.1992.279404", "url": "https://dblp.org/rec/conf/iccad/BurmanKS92"}, "url": "URL#6502775"}, {"@score": "1", "@id": "6502776", "info": {"authors": {"author": [{"@pid": "c/AnanthaChandrakasan", "text": "Anantha P. Chandrakasan"}, {"@pid": "p/MiodragPotkonjak", "text": "Miodrag Potkonjak"}, {"@pid": "r/JMRabaey", "text": "Jan M. Rabaey"}, {"@pid": "53/3917", "text": "Robert W. Brodersen"}]}, "title": "HYPER-LP: a system for power minimization using architectural transformations.", "venue": "ICCAD", "pages": "300-303", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChandrakasanPRB92", "doi": "10.1109/ICCAD.1992.279357", "ee": "https://doi.org/10.1109/ICCAD.1992.279357", "url": "https://dblp.org/rec/conf/iccad/ChandrakasanPRB92"}, "url": "URL#6502776"}, {"@score": "1", "@id": "6502777", "info": {"authors": {"author": [{"@pid": "21/6155", "text": "Chuan-Hua Chang"}, {"@pid": "d/ESDavidson", "text": "Edward S. Davidson"}, {"@pid": "34/5374", "text": "Karem A. Sakallah"}]}, "title": "Using constraint geometry to determine maximum rate pipeline clocking.", "venue": "ICCAD", "pages": "142-148", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChangDS92", "doi": "10.1109/ICCAD.1992.279385", "ee": "https://doi.org/10.1109/ICCAD.1992.279385", "url": "https://dblp.org/rec/conf/iccad/ChangDS92"}, "url": "URL#6502777"}, {"@score": "1", "@id": "6502778", "info": {"authors": {"author": [{"@pid": "05/2055", "text": "Yu-Hsu Chang"}, {"@pid": "88/2741", "text": "Andrew T. Yang"}]}, "title": "Analytic macromodeling and simulation fo tightly-coupled mixed analog-digital circuits.", "venue": "ICCAD", "pages": "244-247", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChangY92", "doi": "10.1109/ICCAD.1992.279366", "ee": "https://doi.org/10.1109/ICCAD.1992.279366", "url": "https://dblp.org/rec/conf/iccad/ChangY92"}, "url": "URL#6502778"}, {"@score": "1", "@id": "6502779", "info": {"authors": {"author": [{"@pid": "72/4214", "text": "Pao-Chuan Chen"}, {"@pid": "57/6119", "text": "Bin-Da Liu"}, {"@pid": "24/2878", "text": "Jhing-Fa Wang"}]}, "title": "Overall consideration of scan design and test generation.", "venue": "ICCAD", "pages": "9-12", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChenLW92", "doi": "10.1109/ICCAD.1992.279407", "ee": "https://doi.org/10.1109/ICCAD.1992.279407", "url": "https://dblp.org/rec/conf/iccad/ChenLW92"}, "url": "URL#6502779"}, {"@score": "1", "@id": "6502780", "info": {"authors": {"author": [{"@pid": "37/6490", "text": "De-Sheng Chen"}, {"@pid": "s/MajidSarrafzadeh", "text": "Majid Sarrafzadeh"}]}, "title": "A wire-length minimization algorithm for single-layer layouts.", "venue": "ICCAD", "pages": "390-393", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChenS92", "doi": "10.1109/ICCAD.1992.279340", "ee": "https://doi.org/10.1109/ICCAD.1992.279340", "url": "https://dblp.org/rec/conf/iccad/ChenS92"}, "url": "URL#6502780"}, {"@score": "1", "@id": "6502781", "info": {"authors": {"author": [{"@pid": "97/975", "text": "Chung-Hsing Chen"}, {"@pid": "44/5557", "text": "Daniel G. Saab"}]}, "title": "Behavioral synthesis for testability.", "venue": "ICCAD", "pages": "612-615", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChenS92a", "doi": "10.1109/ICCAD.1992.279304", "ee": "https://doi.org/10.1109/ICCAD.1992.279304", "url": "https://dblp.org/rec/conf/iccad/ChenS92a"}, "url": "URL#6502781"}, {"@score": "1", "@id": "6502782", "info": {"authors": {"author": {"@pid": "c/KwangTingCheng", "text": "Kwang-Ting Cheng"}}, "title": "Test generation for delay faults in non-scan and partial scan sequential circuits.", "venue": "ICCAD", "pages": "554-559", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Cheng92", "doi": "10.1109/ICCAD.1992.279313", "ee": "https://doi.org/10.1109/ICCAD.1992.279313", "url": "https://dblp.org/rec/conf/iccad/Cheng92"}, "url": "URL#6502782"}, {"@score": "1", "@id": "6502783", "info": {"authors": {"author": [{"@pid": "03/386", "text": "Vivek Chickermane"}, {"@pid": "26/3063", "text": "Jaushin Lee"}, {"@pid": "21/127", "text": "Janak H. Patel"}]}, "title": "A comparative study of design for testability methods using high-level and gate-level descriptions.", "venue": "ICCAD", "pages": "620-624", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChickermaneLP92", "doi": "10.1109/ICCAD.1992.279302", "ee": "https://doi.org/10.1109/ICCAD.1992.279302", "url": "https://dblp.org/rec/conf/iccad/ChickermaneLP92"}, "url": "URL#6502783"}, {"@score": "1", "@id": "6502784", "info": {"authors": {"author": [{"@pid": "04/4725", "text": "Massimiliano Chiodo"}, {"@pid": "36/2850", "text": "Thomas R. Shiple"}, {"@pid": "s/ALSangiovanniV", "text": "Alberto L. Sangiovanni-Vincentelli"}, {"@pid": "b/RobertKBrayton", "text": "Robert K. Brayton"}]}, "title": "Automatic compositional minimization in CTL model checking.", "venue": "ICCAD", "pages": "172-178", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChiodoSSB92", "doi": "10.1109/ICCAD.1992.279379", "ee": "https://doi.org/10.1109/ICCAD.1992.279379", "url": "https://dblp.org/rec/conf/iccad/ChiodoSSB92"}, "url": "URL#6502784"}, {"@score": "1", "@id": "6502785", "info": {"authors": {"author": [{"@pid": "01/5569", "text": "Yoon-Hwa Choi"}, {"@pid": "327/8371", "text": "Taechul Jung"}]}, "title": "Configuration of a boundary scan chain for optimal testing of clusters of non boundary scan devices.", "venue": "ICCAD", "pages": "13-16", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChoiJ92", "doi": "10.1109/ICCAD.1992.279406", "ee": "https://doi.org/10.1109/ICCAD.1992.279406", "url": "https://dblp.org/rec/conf/iccad/ChoiJ92"}, "url": "URL#6502785"}, {"@score": "1", "@id": "6502786", "info": {"authors": {"author": [{"@pid": "17/1272", "text": "Pai H. Chou"}, {"@pid": "72/5199", "text": "Ross B. Ortega"}, {"@pid": "b/GBorriello", "text": "Gaetano Borriello"}]}, "title": "Synthesis fo the hardware/software interface in microcontroller-based systems.", "venue": "ICCAD", "pages": "488-495", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChouOB92", "doi": "10.1109/ICCAD.1992.279322", "ee": "https://doi.org/10.1109/ICCAD.1992.279322", "url": "https://dblp.org/rec/conf/iccad/ChouOB92"}, "url": "URL#6502786"}, {"@score": "1", "@id": "6502787", "info": {"authors": {"author": [{"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "24/4591", "text": "Yuzheng Ding"}]}, "title": "An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs.", "venue": "ICCAD", "pages": "48-53", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/CongD92", "doi": "10.1109/ICCAD.1992.279398", "ee": "https://doi.org/10.1109/ICCAD.1992.279398", "url": "https://dblp.org/rec/conf/iccad/CongD92"}, "url": "URL#6502787"}, {"@score": "1", "@id": "6502788", "info": {"authors": {"author": [{"@pid": "14/2886", "text": "Kaushik De"}, {"@pid": "00/6635", "text": "Balkrishna Ramkumar"}, {"@pid": "b/PrithvirajBanerjee", "text": "Prithviraj Banerjee"}]}, "title": "ProperSYN: a portable parallel algorithm for logic synthesis.", "venue": "ICCAD", "pages": "412-416", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/DeRB92", "doi": "10.1109/ICCAD.1992.279336", "ee": "https://doi.org/10.1109/ICCAD.1992.279336", "url": "https://dblp.org/rec/conf/iccad/DeRB92"}, "url": "URL#6502788"}, {"@score": "1", "@id": "6502789", "info": {"authors": {"author": [{"@pid": "14/3973", "text": "Srinivas Devadas"}, {"@pid": "k/KurtKeutzer", "text": "Kurt Keutzer"}, {"@pid": "79/6934", "text": "Sharad Malik"}, {"@pid": "32/1825", "text": "Albert R. Wang"}]}, "title": "Verification of asynchronous interface circuits with bounded wire delays.", "venue": "ICCAD", "pages": "188-195", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/DevadasKMW92", "doi": "10.1109/ICCAD.1992.279376", "ee": "https://doi.org/10.1109/ICCAD.1992.279376", "url": "https://dblp.org/rec/conf/iccad/DevadasKMW92"}, "url": "URL#6502789"}, {"@score": "1", "@id": "6502790", "info": {"authors": {"author": [{"@pid": "d/SujitDey", "text": "Sujit Dey"}, {"@pid": "p/MiodragPotkonjak", "text": "Miodrag Potkonjak"}, {"@pid": "40/642", "text": "Steven G. Rothweiler"}]}, "title": "Performance optimization of sequential circuits by eliminating retiming bottlenecks.", "venue": "ICCAD", "pages": "504-509", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/DeyPR92", "doi": "10.1109/ICCAD.1992.279320", "ee": "https://doi.org/10.1109/ICCAD.1992.279320", "url": "https://dblp.org/rec/conf/iccad/DeyPR92"}, "url": "URL#6502790"}, {"@score": "1", "@id": "6502791", "info": {"authors": {"author": [{"@pid": "91/3173", "text": "Stephen W. Director"}, {"@pid": "43/32", "text": "Jonathan Allen"}, {"@pid": "66/4074", "text": "J. Duley"}]}, "title": "Engineering education: trends and needs (panel).", "venue": "ICCAD", "pages": "456", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/DirectorAD92", "ee": "https://dl.acm.org/citation.cfm?id=305617", "url": "https://dblp.org/rec/conf/iccad/DirectorAD92"}, "url": "URL#6502791"}, {"@score": "1", "@id": "6502792", "info": {"authors": {"author": [{"@pid": "78/2423", "text": "Konrad Doll"}, {"@pid": "07/6494", "text": "Frank M. Johannes"}, {"@pid": "89/4621", "text": "Georg Sigl"}]}, "title": "Accurate net models for placement improvement by network flow methods.", "venue": "ICCAD", "pages": "594-597", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/DollJS92", "doi": "10.1109/ICCAD.1992.279307", "ee": "https://doi.org/10.1109/ICCAD.1992.279307", "url": "https://dblp.org/rec/conf/iccad/DollJS92"}, "url": "URL#6502792"}, {"@score": "1", "@id": "6502793", "info": {"authors": {"author": [{"@pid": "42/4812", "text": "Ali El-Zein"}, {"@pid": "01/5463", "text": "Salim Chowdhury"}]}, "title": "An analytical method for finding the maximum crosstalk in lossless-coupled transmission lines.", "venue": "ICCAD", "pages": "443-448", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/El-ZeinC92", "doi": "10.1109/ICCAD.1992.279330", "ee": "https://doi.org/10.1109/ICCAD.1992.279330", "url": "https://dblp.org/rec/conf/iccad/El-ZeinC92"}, "url": "URL#6502793"}, {"@score": "1", "@id": "6502794", "info": {"authors": {"author": [{"@pid": "77/1553", "text": "Peter Feldmann"}, {"@pid": "16/5210", "text": "Robert C. Melville"}, {"@pid": "92/188", "text": "Shahriar Moinian"}]}, "title": "Automatic differentiation in circuit simulation and device modeling.", "venue": "ICCAD", "pages": "248-253", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/FeldmannMM92", "doi": "10.1109/ICCAD.1992.279380", "ee": "https://doi.org/10.1109/ICCAD.1992.279380", "url": "https://dblp.org/rec/conf/iccad/FeldmannMM92"}, "url": "URL#6502794"}, {"@score": "1", "@id": "6502795", "info": {"authors": {"author": [{"@pid": "f/FVFFernandez", "text": "Francisco V. Fern\u00e1ndez 0001"}, {"@pid": "42/3988", "text": "\u00c1ngel Rodr\u00edguez-V\u00e1zquez"}, {"@pid": "64/5482", "text": "J. D. Mart\u00edn"}, {"@pid": "h/JoseLuisHuertas", "text": "Jos\u00e9 L. Huertas"}]}, "title": "Accuate simplification of large symbolic formulae.", "venue": "ICCAD", "pages": "318-321", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/FernandezRMH92", "doi": "10.1109/ICCAD.1992.279354", "ee": "https://doi.org/10.1109/ICCAD.1992.279354", "url": "https://dblp.org/rec/conf/iccad/FernandezRMH92"}, "url": "URL#6502795"}, {"@score": "1", "@id": "6502796", "info": {"authors": {"author": {"@pid": "68/591", "text": "Robert J. Francis"}}, "title": "A tutorial on logic synthesis for lookup-table based FPGAs.", "venue": "ICCAD", "pages": "40-47", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Francis92", "doi": "10.1109/ICCAD.1992.279399", "ee": "https://doi.org/10.1109/ICCAD.1992.279399", "url": "https://dblp.org/rec/conf/iccad/Francis92"}, "url": "URL#6502796"}, {"@score": "1", "@id": "6502797", "info": {"authors": {"author": [{"@pid": "05/1832", "text": "Ashish S. Gadagkar"}, {"@pid": "90/6227", "text": "James R. Armstrong"}]}, "title": "Timing distribution in VHDL behavioral models.", "venue": "ICCAD", "pages": "82-89", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/GadagkarA92", "doi": "10.1109/ICCAD.1992.279393", "ee": "https://doi.org/10.1109/ICCAD.1992.279393", "url": "https://dblp.org/rec/conf/iccad/GadagkarA92"}, "url": "URL#6502797"}, {"@score": "1", "@id": "6502798", "info": {"authors": {"author": {"@pid": "00/3818", "text": "Catherine H. Gebotys"}}, "title": "Optimal synthesis of multichip architectures.", "venue": "ICCAD", "pages": "238-241", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Gebotys92", "doi": "10.1109/ICCAD.1992.279367", "ee": "https://doi.org/10.1109/ICCAD.1992.279367", "url": "https://dblp.org/rec/conf/iccad/Gebotys92"}, "url": "URL#6502798"}, {"@score": "1", "@id": "6502799", "info": {"authors": {"author": [{"@pid": "55/3209", "text": "Gary S. Greenstein"}, {"@pid": "21/127", "text": "Janak H. Patel"}]}, "title": "E-PROOFS: a CMOS bridging fault simulator.", "venue": "ICCAD", "pages": "268-271", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/GreensteinP92", "doi": "10.1109/ICCAD.1992.279362", "ee": "https://doi.org/10.1109/ICCAD.1992.279362", "url": "https://dblp.org/rec/conf/iccad/GreensteinP92"}, "url": "URL#6502799"}, {"@score": "1", "@id": "6502800", "info": {"authors": {"author": [{"@pid": "52/315", "text": "Lars W. Hagen"}, {"@pid": "k/AndrewBKahng", "text": "Andrew B. Kahng"}]}, "title": "A new approach to effective circuit clustering.", "venue": "ICCAD", "pages": "422-427", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HagenK92", "doi": "10.1109/ICCAD.1992.279334", "ee": "https://doi.org/10.1109/ICCAD.1992.279334", "url": "https://dblp.org/rec/conf/iccad/HagenK92"}, "url": "URL#6502800"}, {"@score": "1", "@id": "6502801", "info": {"authors": {"author": [{"@pid": "17/798", "text": "Uwe H\u00fcbner"}, {"@pid": "64/1275", "text": "Heinrich Theodor Vierhaus"}]}, "title": "Efficient partitioning and analysis of digital CMOS-circuits.", "venue": "ICCAD", "pages": "280-283", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HubnerV92", "doi": "10.1109/ICCAD.1992.279360", "ee": "https://doi.org/10.1109/ICCAD.1992.279360", "url": "https://dblp.org/rec/conf/iccad/HubnerV92"}, "url": "URL#6502801"}, {"@score": "1", "@id": "6502802", "info": {"authors": {"author": [{"@pid": "33/1782", "text": "L. James Hwang"}, {"@pid": "g/AbbasElGamal", "text": "Abbas El Gamal"}]}, "title": "Optimal replication for min-cut partitioning.", "venue": "ICCAD", "pages": "432-435", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HwangG92", "doi": "10.1109/ICCAD.1992.279332", "ee": "https://doi.org/10.1109/ICCAD.1992.279332", "url": "https://dblp.org/rec/conf/iccad/HwangG92"}, "url": "URL#6502802"}, {"@score": "1", "@id": "6502803", "info": {"authors": {"author": [{"@pid": "37/4781", "text": "Seh-Woong Jeong"}, {"@pid": "62/5300", "text": "Fabio Somenzi"}]}, "title": "A new algorithm for the binate covering problem and its application to the minimization of Boolean relations.", "venue": "ICCAD", "pages": "417-420", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/JeongS92", "doi": "10.1109/ICCAD.1992.279335", "ee": "https://doi.org/10.1109/ICCAD.1992.279335", "url": "https://dblp.org/rec/conf/iccad/JeongS92"}, "url": "URL#6502803"}, {"@score": "1", "@id": "6502804", "info": {"authors": {"author": [{"@pid": "84/5354", "text": "Mattan Kamon"}, {"@pid": "48/6900", "text": "Michael J. Tsuk"}, {"@pid": "98/3334", "text": "C. Smithhisler"}, {"@pid": "w/JacobKWhite", "text": "Jacob K. White 0001"}]}, "title": "Efficient techniques for inductance extraction of complex 3-D geometries.", "venue": "ICCAD", "pages": "438-442", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KamonTSW92", "doi": "10.1109/ICCAD.1992.279331", "ee": "https://doi.org/10.1109/ICCAD.1992.279331", "url": "https://dblp.org/rec/conf/iccad/KamonTSW92"}, "url": "URL#6502804"}, {"@score": "1", "@id": "6502805", "info": {"authors": {"author": [{"@pid": "70/4492", "text": "Wasim Khan"}, {"@pid": "83/1944", "text": "Moazzem Hossain"}, {"@pid": "85/2889", "text": "Naveed A. Sherwani"}]}, "title": "Zero skew clock routing in multiple-clock synchronous systems.", "venue": "ICCAD", "pages": "464-467", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KhanHS92", "doi": "10.1109/ICCAD.1992.279327", "ee": "https://doi.org/10.1109/ICCAD.1992.279327", "url": "https://dblp.org/rec/conf/iccad/KhanHS92"}, "url": "URL#6502805"}, {"@score": "1", "@id": "6502806", "info": {"authors": {"author": [{"@pid": "17/2967", "text": "Seok-Yoon Kim"}, {"@pid": "08/6753", "text": "Nanda Gopal"}, {"@pid": "p/LawrenceTPileggi", "text": "Lawrence T. Pillage"}]}, "title": "AWE macromodels of VLSI interconnect for circuit simulation.", "venue": "ICCAD", "pages": "64-70", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KimGP92", "doi": "10.1109/ICCAD.1992.279396", "ee": "https://doi.org/10.1109/ICCAD.1992.279396", "url": "https://dblp.org/rec/conf/iccad/KimGP92"}, "url": "URL#6502806"}, {"@score": "1", "@id": "6502807", "info": {"authors": {"author": [{"@pid": "94/2788", "text": "Shinji Kimura"}, {"@pid": "96/6952", "text": "Shigemi Kashima"}, {"@pid": "66/1696", "text": "Hiromasa Haneda"}]}, "title": "Precise timing verification of logic circuits under combined delay model.", "venue": "ICCAD", "pages": "526-529", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KimuraKH92", "doi": "10.1109/ICCAD.1992.279317", "ee": "https://doi.org/10.1109/ICCAD.1992.279317", "url": "https://dblp.org/rec/conf/iccad/KimuraKH92"}, "url": "URL#6502807"}, {"@score": "1", "@id": "6502808", "info": {"authors": {"author": [{"@pid": "02/1016", "text": "Hironori Komi"}, {"@pid": "39/2416", "text": "Shoichiro Yamada"}, {"@pid": "48/6982", "text": "Kunio Fukunaga"}]}, "title": "A scheduling method by stepwise expansion in high-level synthesis.", "venue": "ICCAD", "pages": "234-237", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KomiYF92", "doi": "10.1109/ICCAD.1992.279368", "ee": "https://doi.org/10.1109/ICCAD.1992.279368", "url": "https://dblp.org/rec/conf/iccad/KomiYF92"}, "url": "URL#6502808"}, {"@score": "1", "@id": "6502809", "info": {"authors": {"author": [{"@pid": "20/4075", "text": "Heinrich Kr\u00e4mer"}, {"@pid": "80/1239-8", "text": "Jens M\u00fcller 0008"}]}, "title": "Assignment of global memory elements for multi-process VHDL specifications.", "venue": "ICCAD", "pages": "496-501", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KramerM92", "doi": "10.1109/ICCAD.1992.279321", "ee": "https://doi.org/10.1109/ICCAD.1992.279321", "url": "https://dblp.org/rec/conf/iccad/KramerM92"}, "url": "URL#6502809"}, {"@score": "1", "@id": "6502810", "info": {"authors": {"author": [{"@pid": "k/AndreasKuehlmann", "text": "Andreas Kuehlmann"}, {"@pid": "43/5904", "text": "Reinaldo A. Bergamaschi"}]}, "title": "Timing analysis in high-level synthesis.", "venue": "ICCAD", "pages": "349-354", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KuehlmannB92", "doi": "10.1109/ICCAD.1992.279348", "ee": "https://doi.org/10.1109/ICCAD.1992.279348", "url": "https://dblp.org/rec/conf/iccad/KuehlmannB92"}, "url": "URL#6502810"}, {"@score": "1", "@id": "6502811", "info": {"authors": {"author": [{"@pid": "17/4193", "text": "Yuji Kukimoto"}, {"@pid": "56/1768", "text": "Masahiro Fujita"}]}, "title": "Rectification method for lookup-table type FPGA&apos;s.", "venue": "ICCAD", "pages": "54-61", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KukimotoF92", "doi": "10.1109/ICCAD.1992.279397", "ee": "https://doi.org/10.1109/ICCAD.1992.279397", "url": "https://dblp.org/rec/conf/iccad/KukimotoF92"}, "url": "URL#6502811"}, {"@score": "1", "@id": "6502812", "info": {"authors": {"author": {"@pid": "90/6531-1", "text": "David S. Kung 0001"}}, "title": "Hazard-non-increasing gate-level optimization algorithms.", "venue": "ICCAD", "pages": "631-634", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Kung92", "doi": "10.1109/ICCAD.1992.279300", "ee": "https://doi.org/10.1109/ICCAD.1992.279300", "url": "https://dblp.org/rec/conf/iccad/Kung92"}, "url": "URL#6502812"}, {"@score": "1", "@id": "6502813", "info": {"authors": {"author": [{"@pid": "48/2958", "text": "Elisabeth Kupitz"}, {"@pid": "86/1334", "text": "J\u00fcrgen Tacken"}]}, "title": "DECOR - tightly integrated Design Control and Observation.", "venue": "ICCAD", "pages": "532-537", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KupitzT92", "doi": "10.1109/ICCAD.1992.279316", "ee": "https://doi.org/10.1109/ICCAD.1992.279316", "url": "https://dblp.org/rec/conf/iccad/KupitzT92"}, "url": "URL#6502813"}, {"@score": "1", "@id": "6502814", "info": {"authors": {"author": [{"@pid": "84/4023", "text": "William K. C. Lam"}, {"@pid": "b/RobertKBrayton", "text": "Robert K. Brayton"}, {"@pid": "s/ALSangiovanniV", "text": "Alberto L. Sangiovanni-Vincentelli"}]}, "title": "Valid clocking in wavepipelined circuits.", "venue": "ICCAD", "pages": "518-525", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LamBS92", "doi": "10.1109/ICCAD.1992.279318", "ee": "https://doi.org/10.1109/ICCAD.1992.279318", "url": "https://dblp.org/rec/conf/iccad/LamBS92"}, "url": "URL#6502814"}, {"@score": "1", "@id": "6502815", "info": {"authors": {"author": [{"@pid": "57/3818", "text": "Tsung D. Lee"}, {"@pid": "39/2968", "text": "Lawrence P. McNamee"}]}, "title": "Aesthetic routing for transistor schematics.", "venue": "ICCAD", "pages": "35-38", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LeeM92", "doi": "10.1109/ICCAD.1992.279400", "ee": "https://doi.org/10.1109/ICCAD.1992.279400", "url": "https://dblp.org/rec/conf/iccad/LeeM92"}, "url": "URL#6502815"}, {"@score": "1", "@id": "6502816", "info": {"authors": {"author": [{"@pid": "64/3621", "text": "Soo Young Lee"}, {"@pid": "74/5143", "text": "Kewal K. Saluja"}]}, "title": "An algorithm to reduce test application time in full scan designs.", "venue": "ICCAD", "pages": "17-20", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LeeS92", "doi": "10.1109/ICCAD.1992.279405", "ee": "https://doi.org/10.1109/ICCAD.1992.279405", "url": "https://dblp.org/rec/conf/iccad/LeeS92"}, "url": "URL#6502816"}, {"@score": "1", "@id": "6502817", "info": {"authors": {"author": [{"@pid": "56/8358", "text": "Jin-Fuw Lee"}, {"@pid": "02/6458", "text": "Donald T. Tang"}]}, "title": "HIMALAYAS - a hierarchical compaction system with a minimized constraint set.", "venue": "ICCAD", "pages": "150-157", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LeeT92", "doi": "10.1109/ICCAD.1992.279384", "ee": "https://doi.org/10.1109/ICCAD.1992.279384", "url": "https://dblp.org/rec/conf/iccad/LeeT92"}, "url": "URL#6502817"}, {"@score": "1", "@id": "6502818", "info": {"authors": {"author": [{"@pid": "73/4470", "text": "Tsing-Fa Lee"}, {"@pid": "05/5904", "text": "Allen C.-H. Wu"}, {"@pid": "g/DanielDGajski", "text": "Daniel Gajski"}, {"@pid": "65/1027", "text": "Youn-Long Lin"}]}, "title": "An effective methodology for functional pipelining.", "venue": "ICCAD", "pages": "230-233", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LeeWGL92", "doi": "10.1109/ICCAD.1992.279369", "ee": "https://doi.org/10.1109/ICCAD.1992.279369", "url": "https://dblp.org/rec/conf/iccad/LeeWGL92"}, "url": "URL#6502818"}, {"@score": "1", "@id": "6502819", "info": {"authors": {"author": [{"@pid": "05/1763", "text": "Tien-Chien Lee"}, {"@pid": "w/WayneWolf", "text": "Wayne H. Wolf"}, {"@pid": "j/NirajKJha", "text": "Niraj K. Jha"}]}, "title": "Behavioral synthesis for easy testability in data path scheduling.", "venue": "ICCAD", "pages": "616-619", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LeeWJ92", "doi": "10.1109/ICCAD.1992.279303", "ee": "https://doi.org/10.1109/ICCAD.1992.279303", "url": "https://dblp.org/rec/conf/iccad/LeeWJ92"}, "url": "URL#6502819"}, {"@score": "1", "@id": "6502820", "info": {"authors": {"author": [{"@pid": "64/2116", "text": "Ying-Meng Li"}, {"@pid": "64/2225", "text": "Marwan A. Jabri"}]}, "title": "A zero-skew clock routing scheme for VLSI circuits.", "venue": "ICCAD", "pages": "458-463", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LiJ92", "doi": "10.1109/ICCAD.1992.279328", "ee": "https://doi.org/10.1109/ICCAD.1992.279328", "url": "https://dblp.org/rec/conf/iccad/LiJ92"}, "url": "URL#6502820"}, {"@score": "1", "@id": "6502821", "info": {"authors": {"author": [{"@pid": "81/398", "text": "Ping-Chung Li"}, {"@pid": "32/5414", "text": "Georgios I. Stamoulis"}, {"@pid": "28/3945", "text": "Ibrahim N. Hajj"}]}, "title": "A probabilistic timing approach to hot-carrier effect estimation.", "venue": "ICCAD", "pages": "210-213", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LiSH92", "doi": "10.1109/ICCAD.1992.279373", "ee": "https://doi.org/10.1109/ICCAD.1992.279373", "url": "https://dblp.org/rec/conf/iccad/LiSH92"}, "url": "URL#6502821"}, {"@score": "1", "@id": "6502822", "info": {"authors": {"author": [{"@pid": "36/269", "text": "Kuan-Jen Lin"}, {"@pid": "22/3577", "text": "Chen-Shang Lin"}]}, "title": "On the verification of state-coding in STGs.", "venue": "ICCAD", "pages": "118-122", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LinL92", "doi": "10.1109/ICCAD.1992.279388", "ee": "https://doi.org/10.1109/ICCAD.1992.279388", "url": "https://dblp.org/rec/conf/iccad/LinL92"}, "url": "URL#6502822"}, {"@score": "1", "@id": "6502823", "info": {"authors": {"author": [{"@pid": "48/934", "text": "Edward W. Y. Liu"}, {"@pid": "s/ALSangiovanniV", "text": "Alberto L. Sangiovanni-Vincentelli"}]}, "title": "Behavioral simulation for noise in mixed-mode sampled-data systems.", "venue": "ICCAD", "pages": "322-326", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LiuS92", "doi": "10.1109/ICCAD.1992.279353", "ee": "https://doi.org/10.1109/ICCAD.1992.279353", "url": "https://dblp.org/rec/conf/iccad/LiuS92"}, "url": "URL#6502823"}, {"@score": "1", "@id": "6502824", "info": {"authors": {"author": [{"@pid": "97/6648", "text": "Enrico Macii"}, {"@pid": "53/1549", "text": "Bernard Plessier"}, {"@pid": "62/5300", "text": "Fabio Somenzi"}]}, "title": "Verification of systems containing counters.", "venue": "ICCAD", "pages": "179-182", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/MaciiPS92", "doi": "10.1109/ICCAD.1992.279378", "ee": "https://doi.org/10.1109/ICCAD.1992.279378", "url": "https://dblp.org/rec/conf/iccad/MaciiPS92"}, "url": "URL#6502824"}, {"@score": "1", "@id": "6502825", "info": {"authors": {"author": [{"@pid": "94/4277", "text": "Ausif Mahmood"}, {"@pid": "63/6613", "text": "William I. Baker"}, {"@pid": "30/4128", "text": "Jayantha A. Herath"}, {"@pid": "29/1638", "text": "Anura P. Jayasumana"}]}, "title": "A logic simulation engine based on a modified data flow architecture.", "venue": "ICCAD", "pages": "377-380", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/MahmoodBHJ92", "doi": "10.1109/ICCAD.1992.279343", "ee": "https://doi.org/10.1109/ICCAD.1992.279343", "url": "https://dblp.org/rec/conf/iccad/MahmoodBHJ92"}, "url": "URL#6502825"}, {"@score": "1", "@id": "6502826", "info": {"authors": {"author": [{"@pid": "00/381", "text": "Sanjay L. Manney"}, {"@pid": "56/4034", "text": "Michel S. Nakhla"}, {"@pid": "31/1389", "text": "Qi-Jun Zhang"}]}, "title": "Time domain analysis of nonuniform frequency dependent high-speed interconnects.", "venue": "ICCAD", "pages": "449-453", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ManneyNZ92", "doi": "10.1109/ICCAD.1992.279329", "ee": "https://doi.org/10.1109/ICCAD.1992.279329", "url": "https://dblp.org/rec/conf/iccad/ManneyNZ92"}, "url": "URL#6502826"}, {"@score": "1", "@id": "6502827", "info": {"authors": {"author": [{"@pid": "40/2675", "text": "G. Menez"}, {"@pid": "26/4667", "text": "Michel Auguin"}, {"@pid": "01/1562", "text": "Fernand Bo\u00e9ri"}, {"@pid": "23/5090", "text": "C. Carri\u00e8re"}]}, "title": "A partitioning algorithm for system-level synthesis.", "venue": "ICCAD", "pages": "482-487", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/MenezABC92", "doi": "10.1109/ICCAD.1992.279323", "ee": "https://doi.org/10.1109/ICCAD.1992.279323", "url": "https://dblp.org/rec/conf/iccad/MenezABC92"}, "url": "URL#6502827"}, {"@score": "1", "@id": "6502828", "info": {"authors": {"author": [{"@pid": "45/5410", "text": "Kimon W. Michaels"}, {"@pid": "22/860", "text": "Andrzej J. Strojwas"}]}, "title": "A methodology for improved circuit simulation efficiency via topology-based variable accuracy device modeling.", "venue": "ICCAD", "pages": "254-257", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/MichaelsS92", "doi": "10.1109/ICCAD.1992.279365", "ee": "https://doi.org/10.1109/ICCAD.1992.279365", "url": "https://dblp.org/rec/conf/iccad/MichaelsS92"}, "url": "URL#6502828"}, {"@score": "1", "@id": "6502829", "info": {"authors": {"author": [{"@pid": "98/1852", "text": "Sujoy Mitra"}, {"@pid": "08/1685", "text": "Sudip Nag"}, {"@pid": "r/RobARutenbar", "text": "Rob A. Rutenbar"}, {"@pid": "86/2572", "text": "L. Richard Carley"}]}, "title": "System-level routing of mixed-signal ASICs in WREN.", "venue": "ICCAD", "pages": "394-399", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/MitraNRC92", "doi": "10.1109/ICCAD.1992.279339", "ee": "https://doi.org/10.1109/ICCAD.1992.279339", "url": "https://dblp.org/rec/conf/iccad/MitraNRC92"}, "url": "URL#6502829"}, {"@score": "1", "@id": "6502830", "info": {"authors": {"author": [{"@pid": "39/3856", "text": "Abdolreza Nabavi-Lishi"}, {"@pid": "17/866", "text": "Nicholas C. Rumin"}]}, "title": "Delay and bus current evaluation in CMOS logic circuits.", "venue": "ICCAD", "pages": "198-203", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Nabavi-LishiR92", "doi": "10.1109/ICCAD.1992.279375", "ee": "https://doi.org/10.1109/ICCAD.1992.279375", "url": "https://dblp.org/rec/conf/iccad/Nabavi-LishiR92"}, "url": "URL#6502830"}, {"@score": "1", "@id": "6502831", "info": {"authors": {"author": [{"@pid": "70/2302", "text": "Sridhar Narayanan"}, {"@pid": "g/RajeshKGupta-3", "text": "Rajesh Gupta 0003"}, {"@pid": "b/MelvinABreuer", "text": "Melvin A. Breuer"}]}, "title": "Configuring multiple scan chains for minimum test time.", "venue": "ICCAD", "pages": "4-8", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/NarayananGB92", "doi": "10.1109/ICCAD.1992.279408", "ee": "https://doi.org/10.1109/ICCAD.1992.279408", "url": "https://dblp.org/rec/conf/iccad/NarayananGB92"}, "url": "URL#6502831"}, {"@score": "1", "@id": "6502832", "info": {"authors": {"author": [{"@pid": "84/595", "text": "Steven M. Nowick"}, {"@pid": "d/DavidLDill", "text": "David L. Dill"}]}, "title": "Exact two-level minimization of hazard-free logic with multiple-input changes.", "venue": "ICCAD", "pages": "626-630", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/NowickD92", "doi": "10.1109/ICCAD.1992.279301", "ee": "https://doi.org/10.1109/ICCAD.1992.279301", "url": "https://dblp.org/rec/conf/iccad/NowickD92"}, "url": "URL#6502832"}, {"@score": "1", "@id": "6502833", "info": {"authors": {"author": [{"@pid": "72/114", "text": "Peichen Pan"}, {"@pid": "l/CLLiu", "text": "C. L. Liu 0001"}]}, "title": "Area minimization for general floorplans.", "venue": "ICCAD", "pages": "606-609", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/PanL92", "doi": "10.1109/ICCAD.1992.279305", "ee": "https://doi.org/10.1109/ICCAD.1992.279305", "url": "https://dblp.org/rec/conf/iccad/PanL92"}, "url": "URL#6502833"}, {"@score": "1", "@id": "6502834", "info": {"authors": {"author": [{"@pid": "p/IrithPomeranz", "text": "Irith Pomeranz"}, {"@pid": "r/SudhakarMReddy", "text": "Sudhakar M. Reddy"}]}, "title": "On the generation of small dictionaries for fault location.", "venue": "ICCAD", "pages": "272-279", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/PomeranzR92", "doi": "10.1109/ICCAD.1992.279361", "ee": "https://doi.org/10.1109/ICCAD.1992.279361", "url": "https://dblp.org/rec/conf/iccad/PomeranzR92"}, "url": "URL#6502834"}, {"@score": "1", "@id": "6502835", "info": {"authors": {"author": [{"@pid": "p/IrithPomeranz", "text": "Irith Pomeranz"}, {"@pid": "r/SudhakarMReddy", "text": "Sudhakar M. Reddy"}]}, "title": "An efficient non-enumerative method to estimate path delay fault coverage.", "venue": "ICCAD", "pages": "560-567", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/PomeranzR92a", "doi": "10.1109/ICCAD.1992.279312", "ee": "https://doi.org/10.1109/ICCAD.1992.279312", "url": "https://dblp.org/rec/conf/iccad/PomeranzR92a"}, "url": "URL#6502835"}, {"@score": "1", "@id": "6502836", "info": {"authors": {"author": [{"@pid": "p/MiodragPotkonjak", "text": "Miodrag Potkonjak"}, {"@pid": "r/JMRabaey", "text": "Jan M. Rabaey"}]}, "title": "Maximally fast and arbitrarily fast implementation of linear computations.", "venue": "ICCAD", "pages": "304-308", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/PotkonjakR92", "doi": "10.1109/ICCAD.1992.279356", "ee": "https://doi.org/10.1109/ICCAD.1992.279356", "url": "https://dblp.org/rec/conf/iccad/PotkonjakR92"}, "url": "URL#6502836"}, {"@score": "1", "@id": "6502837", "info": {"authors": {"author": [{"@pid": "40/2310", "text": "Champaka Ramachandran"}, {"@pid": "19/5115", "text": "Fadi J. Kurdahi"}, {"@pid": "g/DanielDGajski", "text": "Daniel Gajski"}, {"@pid": "05/5904", "text": "Allen C.-H. Wu"}, {"@pid": "04/5456", "text": "Viraphol Chaiyakul"}]}, "title": "Accurate layout area and delay modeling for system level design.", "venue": "ICCAD", "pages": "355-361", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/RamachandranKGWC92", "doi": "10.1109/ICCAD.1992.279347", "ee": "https://doi.org/10.1109/ICCAD.1992.279347", "url": "https://dblp.org/rec/conf/iccad/RamachandranKGWC92"}, "url": "URL#6502837"}, {"@score": "1", "@id": "6502838", "info": {"authors": {"author": [{"@pid": "00/6635", "text": "Balkrishna Ramkumar"}, {"@pid": "b/PrithvirajBanerjee", "text": "Prithviraj Banerjee"}]}, "title": "Portable parallel test generation for sequential circuits.", "venue": "ICCAD", "pages": "220-223", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/RamkumarB92", "doi": "10.1109/ICCAD.1992.279371", "ee": "https://doi.org/10.1109/ICCAD.1992.279371", "url": "https://dblp.org/rec/conf/iccad/RamkumarB92"}, "url": "URL#6502838"}, {"@score": "1", "@id": "6502839", "info": {"authors": {"author": [{"@pid": "04/2781", "text": "Lakshmi N. Reddy"}, {"@pid": "p/IrithPomeranz", "text": "Irith Pomeranz"}, {"@pid": "r/SudhakarMReddy", "text": "Sudhakar M. Reddy"}]}, "title": "COMPACTEST-II: a method to generate compact two-pattern test sets for combinational logic circuits.", "venue": "ICCAD", "pages": "568-574", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ReddyPR92", "doi": "10.1109/ICCAD.1992.279311", "ee": "https://doi.org/10.1109/ICCAD.1992.279311", "url": "https://dblp.org/rec/conf/iccad/ReddyPR92"}, "url": "URL#6502839"}, {"@score": "1", "@id": "6502840", "info": {"authors": {"author": [{"@pid": "09/5690", "text": "F. Rouatbi"}, {"@pid": "66/1335", "text": "Baher Haroun"}, {"@pid": "a/AsimJAlKhalili", "text": "Asim J. Al-Khalili"}]}, "title": "Power estimation tool for sub-micron CMOS VLSI circuits.", "venue": "ICCAD", "pages": "204-209", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/RouatbiHA92", "doi": "10.1109/ICCAD.1992.279374", "ee": "https://doi.org/10.1109/ICCAD.1992.279374", "url": "https://dblp.org/rec/conf/iccad/RouatbiHA92"}, "url": "URL#6502840"}, {"@score": "1", "@id": "6502841", "info": {"authors": {"author": [{"@pid": "20/4088", "text": "Rabindra K. Roy"}, {"@pid": "31/928", "text": "Abhijit Chatterjee"}, {"@pid": "21/127", "text": "Janak H. Patel"}, {"@pid": "a/JacobAAbraham", "text": "Jacob A. Abraham"}, {"@pid": "37/4503", "text": "Manuel A. d&apos;Abreu"}]}, "title": "Automatic test generation for linear digital systems with bi-level search using matrix transform methods.", "venue": "ICCAD", "pages": "224-228", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/RoyCPAd92", "doi": "10.1109/ICCAD.1992.279370", "ee": "https://doi.org/10.1109/ICCAD.1992.279370", "url": "https://dblp.org/rec/conf/iccad/RoyCPAd92"}, "url": "URL#6502841"}, {"@score": "1", "@id": "6502842", "info": {"authors": {"author": [{"@pid": "44/5557", "text": "Daniel G. Saab"}, {"@pid": "s/YoussefSaab", "text": "Youssef Saab"}, {"@pid": "a/JacobAAbraham", "text": "Jacob A. Abraham"}]}, "title": "CRIS: a test cultivation program for sequential VLSI circuits.", "venue": "ICCAD", "pages": "216-219", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SaabSA92", "doi": "10.1109/ICCAD.1992.279372", "ee": "https://doi.org/10.1109/ICCAD.1992.279372", "url": "https://dblp.org/rec/conf/iccad/SaabSA92"}, "url": "URL#6502842"}, {"@score": "1", "@id": "6502843", "info": {"authors": {"author": [{"@pid": "s/BerndSchurmann", "text": "Bernd Sch\u00fcrmann"}, {"@pid": "12/4299", "text": "Joachim Altmeyer"}, {"@pid": "z/GZimmermann", "text": "Gerhard Zimmermann"}]}, "title": "Three-phase chip planning - an improved top-down chip planning strategy.", "venue": "ICCAD", "pages": "598-605", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SchurmannAZ92", "doi": "10.1109/ICCAD.1992.279306", "ee": "https://doi.org/10.1109/ICCAD.1992.279306", "url": "https://dblp.org/rec/conf/iccad/SchurmannAZ92"}, "url": "URL#6502843"}, {"@score": "1", "@id": "6502844", "info": {"authors": {"author": [{"@pid": "30/4271", "text": "Steven J. Seda"}, {"@pid": "82/3333", "text": "Marc G. R. Degrauwe"}, {"@pid": "f/WolfgangFichtner", "text": "Wolfgang Fichtner"}]}, "title": "Lazy-expansion symbolic expression approximation in SYNAP.", "venue": "ICCAD", "pages": "310-317", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SedaDF92", "doi": "10.1109/ICCAD.1992.279355", "ee": "https://doi.org/10.1109/ICCAD.1992.279355", "url": "https://dblp.org/rec/conf/iccad/SedaDF92"}, "url": "URL#6502844"}, {"@score": "1", "@id": "6502845", "info": {"authors": {"author": [{"@pid": "33/4807", "text": "Amelia Shen"}, {"@pid": "17/3925", "text": "Abhijit Ghosh"}, {"@pid": "14/3973", "text": "Srinivas Devadas"}, {"@pid": "k/KurtKeutzer", "text": "Kurt Keutzer"}]}, "title": "On average power dissipation and random pattern testability of CMOS combinational logic networks.", "venue": "ICCAD", "pages": "402-407", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ShenGDK92", "doi": "10.1109/ICCAD.1992.279338", "ee": "https://doi.org/10.1109/ICCAD.1992.279338", "url": "https://dblp.org/rec/conf/iccad/ShenGDK92"}, "url": "URL#6502845"}, {"@score": "1", "@id": "6502846", "info": {"authors": {"author": [{"@pid": "13/6915", "text": "Narendra V. Shenoy"}, {"@pid": "b/RobertKBrayton", "text": "Robert K. Brayton"}, {"@pid": "s/ALSangiovanniV", "text": "Alberto L. Sangiovanni-Vincentelli"}]}, "title": "Graph algorithms for clock schedule optimization.", "venue": "ICCAD", "pages": "132-136", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ShenoyBS92", "doi": "10.1109/ICCAD.1992.279401", "ee": "https://doi.org/10.1109/ICCAD.1992.279401", "url": "https://dblp.org/rec/conf/iccad/ShenoyBS92"}, "url": "URL#6502846"}, {"@score": "1", "@id": "6502847", "info": {"authors": {"author": [{"@pid": "47/2624", "text": "Emily J. Shriver"}, {"@pid": "34/5374", "text": "Karem A. Sakallah"}]}, "title": "Ravel: assigned-delay compiled-code logic simulation.", "venue": "ICCAD", "pages": "364-368", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ShriverS92", "doi": "10.1109/ICCAD.1992.279346", "ee": "https://doi.org/10.1109/ICCAD.1992.279346", "url": "https://dblp.org/rec/conf/iccad/ShriverS92"}, "url": "URL#6502847"}, {"@score": "1", "@id": "6502848", "info": {"authors": {"author": {"@pid": "86/4512", "text": "Jiri Soukup"}}, "title": "Maze router without a grid map.", "venue": "ICCAD", "pages": "382-385", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Soukup92", "doi": "10.1109/ICCAD.1992.279342", "ee": "https://doi.org/10.1109/ICCAD.1992.279342", "url": "https://dblp.org/rec/conf/iccad/Soukup92"}, "url": "URL#6502848"}, {"@score": "1", "@id": "6502849", "info": {"authors": {"author": [{"@pid": "30/3648", "text": "Mysore Sriram"}, {"@pid": "57/2381", "text": "Sung-Mo Kang"}]}, "title": "Detailed layer assignment for MCM routing.", "venue": "ICCAD", "pages": "386-389", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SriramK92", "doi": "10.1109/ICCAD.1992.279341", "ee": "https://doi.org/10.1109/ICCAD.1992.279341", "url": "https://dblp.org/rec/conf/iccad/SriramK92"}, "url": "URL#6502849"}, {"@score": "1", "@id": "6502850", "info": {"authors": {"author": {"@pid": "08/4571", "text": "Leon Stok"}}, "title": "False loops through resource sharing.", "venue": "ICCAD", "pages": "345-348", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Stok92", "doi": "10.1109/ICCAD.1992.279349", "ee": "https://doi.org/10.1109/ICCAD.1992.279349", "url": "https://dblp.org/rec/conf/iccad/Stok92"}, "url": "URL#6502850"}, {"@score": "1", "@id": "6502851", "info": {"authors": {"author": [{"@pid": "89/424", "text": "Naoaki Suganuma"}, {"@pid": "20/343", "text": "Yukihiro Murata"}, {"@pid": "51/2692", "text": "Satoru Nakata"}, {"@pid": "39/750", "text": "Shinichi Nagata"}, {"@pid": "79/3698", "text": "Masahiro Tomita"}, {"@pid": "86/2638", "text": "Kotaro Hirano"}]}, "title": "Reconfigurable machine and its application to logic diagnosis.", "venue": "ICCAD", "pages": "373-376", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SuganumaMNNTH92", "doi": "10.1109/ICCAD.1992.279344", "ee": "https://doi.org/10.1109/ICCAD.1992.279344", "url": "https://dblp.org/rec/conf/iccad/SuganumaMNNTH92"}, "url": "URL#6502851"}, {"@score": "1", "@id": "6502852", "info": {"authors": {"author": [{"@pid": "50/4399", "text": "Jane S. Sun"}, {"@pid": "53/3917", "text": "Robert W. Brodersen"}]}, "title": "Design of system interface modules.", "venue": "ICCAD", "pages": "478-481", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SunB92", "doi": "10.1109/ICCAD.1992.279324", "ee": "https://doi.org/10.1109/ICCAD.1992.279324", "url": "https://dblp.org/rec/conf/iccad/SunB92"}, "url": "URL#6502852"}, {"@score": "1", "@id": "6502853", "info": {"authors": {"author": [{"@pid": "11/6125", "text": "Goro Suzuki"}, {"@pid": "37/5609", "text": "Tetsuya Yamamoto"}, {"@pid": "54/133", "text": "Kyoji Yuyama"}, {"@pid": "65/4910", "text": "Kotaro Hirasawa"}]}, "title": "MOSAIC: a tile-based datapath layout generator.", "venue": "ICCAD", "pages": "166-170", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SuzukiYYH92", "doi": "10.1109/ICCAD.1992.279381", "ee": "https://doi.org/10.1109/ICCAD.1992.279381", "url": "https://dblp.org/rec/conf/iccad/SuzukiYYH92"}, "url": "URL#6502853"}, {"@score": "1", "@id": "6502854", "info": {"authors": {"author": [{"@pid": "70/1755", "text": "Thomas G. Szymanski"}, {"@pid": "13/6915", "text": "Narendra V. Shenoy"}]}, "title": "Verifying clock schedules.", "venue": "ICCAD", "pages": "124-131", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SzymanskiS92", "doi": "10.1109/ICCAD.1992.279387", "ee": "https://doi.org/10.1109/ICCAD.1992.279387", "url": "https://dblp.org/rec/conf/iccad/SzymanskiS92"}, "url": "URL#6502854"}, {"@score": "1", "@id": "6502855", "info": {"authors": {"author": [{"@pid": "20/3395", "text": "Dirk Theune"}, {"@pid": "92/5568", "text": "Ralf Thiele"}, {"@pid": "l/TLengauer", "text": "Thomas Lengauer"}, {"@pid": "f/AnjaFeldmann", "text": "Anja Feldmann"}]}, "title": "HERO: hierarchical EMC-constrained routing.", "venue": "ICCAD", "pages": "468-472", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/TheuneTLF92", "doi": "10.1109/ICCAD.1992.279326", "ee": "https://doi.org/10.1109/ICCAD.1992.279326", "url": "https://dblp.org/rec/conf/iccad/TheuneTLF92"}, "url": "URL#6502855"}, {"@score": "1", "@id": "6502856", "info": {"authors": {"author": {"@pid": "32/1851", "text": "Akhilesh Tyagi"}}, "title": "VLSI design parsing (preliminary version).", "venue": "ICCAD", "pages": "30-34", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Tyagi92", "doi": "10.1109/ICCAD.1992.279402", "ee": "https://doi.org/10.1109/ICCAD.1992.279402", "url": "https://dblp.org/rec/conf/iccad/Tyagi92"}, "url": "URL#6502856"}, {"@score": "1", "@id": "6502857", "info": {"authors": {"author": [{"@pid": "05/5365", "text": "Peter Vanbekbergen"}, {"@pid": "l/BillLin", "text": "Bill Lin 0001"}, {"@pid": "06/2739", "text": "Gert Goossens"}, {"@pid": "04/2377", "text": "Hugo De Man"}]}, "title": "A generalized state assignment theory for transformation on signal transition graphs.", "venue": "ICCAD", "pages": "112-117", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/VanbekbergenLGM92", "doi": "10.1109/ICCAD.1992.279389", "ee": "https://doi.org/10.1109/ICCAD.1992.279389", "url": "https://dblp.org/rec/conf/iccad/VanbekbergenLGM92"}, "url": "URL#6502857"}, {"@score": "1", "@id": "6502858", "info": {"authors": {"author": [{"@pid": "45/4524", "text": "Ravi Varadarajan"}, {"@pid": "67/2225", "text": "Cyrus Bamji"}]}, "title": "Cloning techniques for hierarchical compaction.", "venue": "ICCAD", "pages": "158-161", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/VaradarajanB92", "doi": "10.1109/ICCAD.1992.279383", "ee": "https://doi.org/10.1109/ICCAD.1992.279383", "url": "https://dblp.org/rec/conf/iccad/VaradarajanB92"}, "url": "URL#6502858"}, {"@score": "1", "@id": "6502859", "info": {"authors": {"author": [{"@pid": "19/5116", "text": "Venu Vasudevan"}, {"@pid": "98/2730", "text": "Yves Mathys"}, {"@pid": "58/3730", "text": "Jim Tolar"}]}, "title": "DAMOCLES: an observer-based approach to design tracking.", "venue": "ICCAD", "pages": "546-551", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/VasudevanMT92", "doi": "10.1109/ICCAD.1992.279314", "ee": "https://doi.org/10.1109/ICCAD.1992.279314", "url": "https://dblp.org/rec/conf/iccad/VasudevanMT92"}, "url": "URL#6502859"}, {"@score": "1", "@id": "6502860", "info": {"authors": {"author": [{"@pid": "81/2399", "text": "Wim F. J. Verhaegh"}, {"@pid": "89/4260", "text": "Paul E. R. Lippens"}, {"@pid": "95/330", "text": "Emile H. L. Aarts"}, {"@pid": "17/666", "text": "Jan H. M. Korst"}, {"@pid": "14/6975", "text": "Albert van der Werf"}, {"@pid": "19/4446", "text": "Jef L. van Meerbergen"}]}, "title": "Efficiency improvements for force-directed scheduling.", "venue": "ICCAD", "pages": "286-291", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/VerhaeghLAKWM92", "doi": "10.1109/ICCAD.1992.279359", "ee": "https://doi.org/10.1109/ICCAD.1992.279359", "url": "https://dblp.org/rec/conf/iccad/VerhaeghLAKWM92"}, "url": "URL#6502860"}, {"@score": "1", "@id": "6502861", "info": {"authors": {"author": [{"@pid": "14/6975", "text": "Albert van der Werf"}, {"@pid": "45/1103", "text": "M. J. H. Peek"}, {"@pid": "95/330", "text": "Emile H. L. Aarts"}, {"@pid": "19/4446", "text": "Jef L. van Meerbergen"}, {"@pid": "89/4260", "text": "Paul E. R. Lippens"}, {"@pid": "81/2399", "text": "Wim F. J. Verhaegh"}]}, "title": "Area optimization of multi-functional processing units.", "venue": "ICCAD", "pages": "292-299", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/WerfPAMLV92", "doi": "10.1109/ICCAD.1992.279358", "ee": "https://doi.org/10.1109/ICCAD.1992.279358", "url": "https://dblp.org/rec/conf/iccad/WerfPAMLV92"}, "url": "URL#6502861"}, {"@score": "1", "@id": "6502862", "info": {"authors": {"author": [{"@pid": "05/5904", "text": "Allen C.-H. Wu"}, {"@pid": "31/2906", "text": "Tedd Hadley"}, {"@pid": "g/DanielDGajski", "text": "Daniel Gajski"}]}, "title": "An efficient multi-view design model for real-time interactive synthesis.", "venue": "ICCAD", "pages": "328-331", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/WuHG92", "doi": "10.1109/ICCAD.1992.279352", "ee": "https://doi.org/10.1109/ICCAD.1992.279352", "url": "https://dblp.org/rec/conf/iccad/WuHG92"}, "url": "URL#6502862"}, {"@score": "1", "@id": "6502863", "info": {"authors": {"author": [{"@pid": "83/4837", "text": "Alexandre Yakovlev"}, {"@pid": "36/1134", "text": "Luciano Lavagno"}, {"@pid": "s/ALSangiovanniV", "text": "Alberto L. Sangiovanni-Vincentelli"}]}, "title": "A unified signal transition graph model for asynchronous control circuit synthesis.", "venue": "ICCAD", "pages": "104-111", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/YakovlevLS92", "doi": "10.1109/ICCAD.1992.279390", "ee": "https://doi.org/10.1109/ICCAD.1992.279390", "url": "https://dblp.org/rec/conf/iccad/YakovlevLS92"}, "url": "URL#6502863"}, {"@score": "1", "@id": "6502864", "info": {"authors": {"author": [{"@pid": "41/660", "text": "So-Zen Yao"}, {"@pid": "30/1790", "text": "Nan-Chi Chou"}, {"@pid": "c/ChungKuanCheng", "text": "Chung-Kuan Cheng"}, {"@pid": "h/TCHu", "text": "T. C. Hu"}]}, "title": "An optimal probe testing algorithm for the connectivity verification of MCM substrates.", "venue": "ICCAD", "pages": "264-267", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/YaoCCH92", "doi": "10.1109/ICCAD.1992.279363", "ee": "https://doi.org/10.1109/ICCAD.1992.279363", "url": "https://dblp.org/rec/conf/iccad/YaoCCH92"}, "url": "URL#6502864"}, {"@score": "1", "@id": "6502865", "info": {"authors": {"author": [{"@pid": "y/ChingweiYeh", "text": "Ching-Wei Yeh"}, {"@pid": "c/ChungKuanCheng", "text": "Chung-Kuan Cheng"}, {"@pid": "12/3923", "text": "Ting-Ting Y. Lin"}]}, "title": "A probabilistic multicommodity-flow solution to circuit clustering problems.", "venue": "ICCAD", "pages": "428-431", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/YehCL92", "doi": "10.1109/ICCAD.1992.279333", "ee": "https://doi.org/10.1109/ICCAD.1992.279333", "url": "https://dblp.org/rec/conf/iccad/YehCL92"}, "url": "URL#6502865"}, {"@score": "1", "@id": "6502866", "info": {"authors": {"author": [{"@pid": "02/2774", "text": "Kenneth Y. Yun"}, {"@pid": "d/DavidLDill", "text": "David L. Dill"}]}, "title": "Automatic synthesis of 3D asynchronous state machines.", "venue": "ICCAD", "pages": "576-580", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/YunD92", "doi": "10.1109/ICCAD.1992.279310", "ee": "https://doi.org/10.1109/ICCAD.1992.279310", "url": "https://dblp.org/rec/conf/iccad/YunD92"}, "url": "URL#6502866"}, {"@score": "1", "@id": "6502867", "info": {"authors": {"author": [{"@pid": "74/963", "text": "Qing Zhu"}, {"@pid": "d/WWMDai", "text": "Wayne Wei-Ming Dai"}]}, "title": "Perfect-balance planar clock routing with minimal path-length.", "venue": "ICCAD", "pages": "473-476", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ZhuD92", "doi": "10.1109/ICCAD.1992.279325", "ee": "https://doi.org/10.1109/ICCAD.1992.279325", "url": "https://dblp.org/rec/conf/iccad/ZhuD92"}, "url": "URL#6502867"}, {"@score": "1", "@id": "6502868", "info": {"authors": {"author": [{"@pid": "75/4078-1", "text": "Kai Zhu 0001"}, {"@pid": "w/MartinDFWong", "text": "D. F. Wong 0001"}]}, "title": "On channel segmentation design for row-based FPGAs.", "venue": "ICCAD", "pages": "26-29", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ZhuW92", "doi": "10.1109/ICCAD.1992.279403", "ee": "https://doi.org/10.1109/ICCAD.1992.279403", "url": "https://dblp.org/rec/conf/iccad/ZhuW92"}, "url": "URL#6502868"}, {"@score": "1", "@id": "6513469", "info": {"authors": {"author": [{"@pid": "57/6444", "text": "Louise Trevillyan"}, {"@pid": "63/3825", "text": "Michael R. Lightner"}]}, "title": "1992 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 1992, Santa Clara, CA, USA, November 8-12, 1992. Digest of Technical Papers", "venue": "ICCAD", "publisher": "IEEE Computer Society / ACM", "year": "1992", "type": "Editorship", "key": "conf/iccad/1992", "ee": "https://ieeexplore.ieee.org/xpl/conhome/894/proceeding", "url": "https://dblp.org/rec/conf/iccad/1992"}, "url": "URL#6513469"}]}}}