#Build: Synplify Pro (R) R-2021.03L-SP1, Build 093R, Aug 10 2021
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: EDAWIN

# Sat Dec 16 15:10:25 2023

#Implementation: debuggerTests


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : debuggerTests
Synopsys HDL Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : debuggerTests
Synopsys Verilog Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Duncan\git\ForthCPU\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":"C:/Users/Duncan/git/ForthCPU\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debuggerTests\source\mcu.v" (library work)
@W: CG1337 :"C:\Users\Duncan\git\ForthCPU\debuggerTests\source\mcu.v":83:7:83:12|Net RESETN is not declared.
@I::"C:\Users\Duncan\git\ForthCPU\debuggerTests\test\blinkTest.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\debuggerTests\test\blinkTest.v":"C:\Users\Duncan\git\ForthCPU\debuggerTests\test\../..\constants.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\debuggerTests\test\blinkTest.v":"C:\Users\Duncan\git\ForthCPU\debuggerTests\test\../..\testSetup.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\instructionTestSetup.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\instructionTestSetup.v":"C:\Users\Duncan\git\ForthCPU\.\testSetup.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\fullALU.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\ccRegisters.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\aluBMux.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\aluAMux.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\alu.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\branchLogic\source\branchLogic.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\busController\source\busSequencer.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\busController\source\busSequencer.v":"C:\Users\Duncan\git\ForthCPU\busController\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\busController\source\busController.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugSequencer.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\oneOfEightDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\requestGenerator.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\register.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\synchronizer.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\synchronizedCounter.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\upCounter.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debuggerTests\source\debuggerTestsROM.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\instructionLatch\source\instructionLatch.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v":"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v":"C:\Users\Duncan\git\ForthCPU\mcuResources\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\memoryMapper\source\memoryMapper.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\memoryMapper\source\memoryMapper.v":"C:\Users\Duncan\git\ForthCPU\memoryMapper\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v":"C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\processorCore\source\transparentLatch.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\programCounter\source\programCounter.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registerFile.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\registerSequencer\source\registerSequencer.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\RAM\source\RAM.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\UART\source\receiver.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v":"C:\Users\Duncan\git\ForthCPU\UART\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\testSetup.v" (library work)
Verilog syntax check successful!
Selecting top level module mcu
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1032:7:1032:9|Synthesizing module PUR in library work.
Running optimization stage 1 on PUR .......
Finished optimization stage 1 on PUR (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":494:7:494:9|Synthesizing module GSR in library work.
Running optimization stage 1 on GSR .......
Finished optimization stage 1 on GSR (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\register.v":3:7:3:14|Synthesizing module register in library work.

	BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = register_16s
Running optimization stage 1 on register_16s .......
Finished optimization stage 1 on register_16s (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\oneOfEightDecoder.v":3:7:3:23|Synthesizing module oneOfEightDecoder in library work.
Running optimization stage 1 on oneOfEightDecoder .......
Finished optimization stage 1 on oneOfEightDecoder (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\synchronizer.v":3:7:3:18|Synthesizing module synchronizer in library work.

	BUS_WIDTH=32'b00000000000000000000000000000001
   Generated name = synchronizer_1s
Running optimization stage 1 on synchronizer_1s .......
Finished optimization stage 1 on synchronizer_1s (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\requestGenerator.v":10:7:10:22|Synthesizing module requestGenerator in library work.
Running optimization stage 1 on requestGenerator .......
Finished optimization stage 1 on requestGenerator (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\synchronizedCounter.v":9:7:9:25|Synthesizing module synchronizedCounter in library work.

	BUS_WIDTH=32'b00000000000000000000000000000111
   Generated name = synchronizedCounter_7s
Running optimization stage 1 on synchronizedCounter_7s .......
Finished optimization stage 1 on synchronizedCounter_7s (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\synchronizedCounter.v":9:7:9:25|Synthesizing module synchronizedCounter in library work.

	BUS_WIDTH=32'b00000000000000000000000000001000
   Generated name = synchronizedCounter_8s
Running optimization stage 1 on synchronizedCounter_8s .......
Finished optimization stage 1 on synchronizedCounter_8s (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\synchronizer.v":3:7:3:18|Synthesizing module synchronizer in library work.

	BUS_WIDTH=32'b00000000000000000000000000001000
   Generated name = synchronizer_8s
Running optimization stage 1 on synchronizer_8s .......
Finished optimization stage 1 on synchronizer_8s (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\register.v":3:7:3:14|Synthesizing module register in library work.

	BUS_WIDTH=32'b00000000000000000000000000000101
   Generated name = register_5s
Running optimization stage 1 on register_5s .......
Finished optimization stage 1 on register_5s (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\synchronizer.v":3:7:3:18|Synthesizing module synchronizer in library work.

	BUS_WIDTH=32'b00000000000000000000000000000011
   Generated name = synchronizer_3s
Running optimization stage 1 on synchronizer_3s .......
Finished optimization stage 1 on synchronizer_3s (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v":19:7:19:15|Synthesizing module debugPort in library work.
Running optimization stage 1 on debugPort .......
Finished optimization stage 1 on debugPort (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v":7:7:7:18|Synthesizing module debugDecoder in library work.
Running optimization stage 1 on debugDecoder .......
Finished optimization stage 1 on debugDecoder (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugSequencer.v":8:7:8:20|Synthesizing module debugSequencer in library work.
Running optimization stage 1 on debugSequencer .......
Finished optimization stage 1 on debugSequencer (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v":21:7:21:29|Synthesizing module instructionPhaseDecoder in library work.
Running optimization stage 1 on instructionPhaseDecoder .......
Finished optimization stage 1 on instructionPhaseDecoder (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\instructionLatch\source\instructionLatch.v":3:7:3:22|Synthesizing module instructionLatch in library work.
Running optimization stage 1 on instructionLatch .......
Finished optimization stage 1 on instructionLatch (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\aluB\source\alu.v":3:7:3:9|Synthesizing module alu in library work.
Running optimization stage 1 on alu .......
Finished optimization stage 1 on alu (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\aluB\source\aluAMux.v":6:7:6:13|Synthesizing module aluAMux in library work.
Running optimization stage 1 on aluAMux .......
Finished optimization stage 1 on aluAMux (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\aluB\source\aluBMux.v":6:7:6:13|Synthesizing module aluBMux in library work.
Running optimization stage 1 on aluBMux .......
Finished optimization stage 1 on aluBMux (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\aluB\source\ccRegisters.v":7:7:7:17|Synthesizing module ccRegisters in library work.
Running optimization stage 1 on ccRegisters .......
Finished optimization stage 1 on ccRegisters (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\aluB\source\fullALU.v":9:7:9:13|Synthesizing module fullALU in library work.
Running optimization stage 1 on fullALU .......
Finished optimization stage 1 on fullALU (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1291:7:1291:11|Synthesizing module DP8KC in library work.
Running optimization stage 1 on DP8KC .......
Finished optimization stage 1 on DP8KC (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1124:7:1124:9|Synthesizing module VLO in library work.
Running optimization stage 1 on VLO .......
Finished optimization stage 1 on VLO (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v":8:7:8:15|Synthesizing module registers in library work.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v":27:9:27:17|Removing wire scuba_vhi, as there is no assignment to it.
Running optimization stage 1 on registers .......
Finished optimization stage 1 on registers (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registerFile.v":3:7:3:18|Synthesizing module registerFile in library work.
Running optimization stage 1 on registerFile .......
Finished optimization stage 1 on registerFile (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\busController\source\busSequencer.v":7:7:7:18|Synthesizing module busSequencer in library work.
Running optimization stage 1 on busSequencer .......
Finished optimization stage 1 on busSequencer (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\busController\source\busController.v":9:7:9:19|Synthesizing module busController in library work.
Running optimization stage 1 on busController .......
Finished optimization stage 1 on busController (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\programCounter\source\programCounter.v":16:7:16:20|Synthesizing module programCounter in library work.
Running optimization stage 1 on programCounter .......
Finished optimization stage 1 on programCounter (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v":17:7:17:27|Synthesizing module interruptStateMachine in library work.
Running optimization stage 1 on interruptStateMachine .......
Finished optimization stage 1 on interruptStateMachine (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":34:7:34:21|Synthesizing module aluGroupDecoder in library work.
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":73:11:73:17|Object REGA_OP is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on aluGroupDecoder .......
Finished optimization stage 1 on aluGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":77:7:77:27|Synthesizing module loadStoreGroupDecoder in library work.
Running optimization stage 1 on loadStoreGroupDecoder .......
Finished optimization stage 1 on loadStoreGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v":29:7:29:22|Synthesizing module jumpGroupDecoder in library work.
Running optimization stage 1 on jumpGroupDecoder .......
Finished optimization stage 1 on jumpGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v":12:7:12:25|Synthesizing module generalGroupDecoder in library work.
Running optimization stage 1 on generalGroupDecoder .......
Finished optimization stage 1 on generalGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v":27:7:27:20|Synthesizing module opxMultiplexer in library work.
Running optimization stage 1 on opxMultiplexer .......
Finished optimization stage 1 on opxMultiplexer (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\registerSequencer\source\registerSequencer.v":33:7:33:23|Synthesizing module registerSequencer in library work.
Running optimization stage 1 on registerSequencer .......
Finished optimization stage 1 on registerSequencer (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":6:7:6:10|Synthesizing module core in library work.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":64:13:64:23|Removing wire DEBUG_STOPX, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":101:12:101:21|Removing wire ALU_ARGB_X, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":110:12:110:25|Removing wire DEBUG_PC_NEXTX, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":129:13:129:19|Removing wire LDS_RDX, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":134:13:134:19|Removing wire LDS_WRX, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":140:13:140:19|Removing wire JMP_RDX, as there is no assignment to it.
Running optimization stage 1 on core .......
Finished optimization stage 1 on core (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\memoryMapper\source\memoryMapper.v":11:7:11:18|Synthesizing module memoryMapper in library work.
Running optimization stage 1 on memoryMapper .......
Finished optimization stage 1 on memoryMapper (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1120:7:1120:9|Synthesizing module VHI in library work.
Running optimization stage 1 on VHI .......
Finished optimization stage 1 on VHI (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debuggerTests\source\debuggerTestsROM.v":8:7:8:9|Synthesizing module rom in library work.
Running optimization stage 1 on rom .......
Finished optimization stage 1 on rom (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":187:7:187:13|Synthesizing module FD1P3DX in library work.
Running optimization stage 1 on FD1P3DX .......
Finished optimization stage 1 on FD1P3DX (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":772:7:772:11|Synthesizing module MUX41 in library work.
Running optimization stage 1 on MUX41 .......
Finished optimization stage 1 on MUX41 (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\RAM\source\RAM.v":8:7:8:9|Synthesizing module RAM in library work.
Running optimization stage 1 on RAM .......
Finished optimization stage 1 on RAM (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\UART\source\receiver.v":14:7:14:13|Synthesizing module UART_RX in library work.
Running optimization stage 1 on UART_RX .......
Finished optimization stage 1 on UART_RX (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 101MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v":14:7:14:13|Synthesizing module UART_TX in library work.
Running optimization stage 1 on UART_TX .......
@A: CL282 :"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v":38:2:38:7|Feedback mux created for signal r_TX_Data[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v":38:2:38:7|Feedback mux created for signal r_Clock_Count[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v":38:2:38:7|Feedback mux created for signal r_Bit_Index[2:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on UART_TX (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v":26:7:26:10|Synthesizing module UART in library work.
@N: CG793 :"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v":153:5:153:12|Ignoring system task $display
Running optimization stage 1 on UART .......
@A: CL282 :"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v":95:0:95:5|Feedback mux created for signal DOUT[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on UART (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v":7:7:7:27|Synthesizing module interruptMaskRegister in library work.
Running optimization stage 1 on interruptMaskRegister .......
@W: CL208 :"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v":60:0:60:5|All reachable assignments to bit 0 of INTS_REG[7:0] assign 0, register removed by optimization.
Finished optimization stage 1 on interruptMaskRegister (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 102MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v":3:7:3:18|Synthesizing module mcuResources in library work.
Running optimization stage 1 on mcuResources .......
Finished optimization stage 1 on mcuResources (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 102MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debuggerTests\source\mcu.v":7:7:7:9|Synthesizing module mcu in library work.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\debuggerTests\source\mcu.v":30:13:30:20|Removing wire PIN_WR0N, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\debuggerTests\source\mcu.v":31:13:31:20|Removing wire PIN_WR1N, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\debuggerTests\source\mcu.v":37:19:37:25|Removing wire PIN_LED, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\debuggerTests\source\mcu.v":43:16:43:29|Removing wire PIN_DEBUG_STOP, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\debuggerTests\source\mcu.v":65:5:65:12|Removing wire DBUS_OEN, as there is no assignment to it.
Running optimization stage 1 on mcu .......
@W: CL318 :"C:\Users\Duncan\git\ForthCPU\debuggerTests\source\mcu.v":30:13:30:20|*Output PIN_WR0N has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Duncan\git\ForthCPU\debuggerTests\source\mcu.v":31:13:31:20|*Output PIN_WR1N has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Duncan\git\ForthCPU\debuggerTests\source\mcu.v":37:19:37:25|*Output PIN_LED has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Duncan\git\ForthCPU\debuggerTests\source\mcu.v":43:16:43:29|*Output PIN_DEBUG_STOP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on mcu (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 102MB)
Running optimization stage 2 on mcu .......
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\debuggerTests\source\mcu.v":65:5:65:12|*Input DBUS_OEN to expression [not] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\debuggerTests\source\mcu.v":36:13:36:21|Input PIN_DIPSW is unused.
Finished optimization stage 2 on mcu (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
Running optimization stage 2 on mcuResources .......
Finished optimization stage 2 on mcuResources (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
Running optimization stage 2 on interruptMaskRegister .......
Finished optimization stage 2 on interruptMaskRegister (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on UART .......
Finished optimization stage 2 on UART (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on UART_TX .......
@N: CL201 :"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v":38:2:38:7|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
Finished optimization stage 2 on UART_TX (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on UART_RX .......
@N: CL201 :"C:\Users\Duncan\git\ForthCPU\UART\source\receiver.v":37:2:37:7|Trying to extract state machine for register r_SM_Main.
Finished optimization stage 2 on UART_RX (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on RAM .......
Finished optimization stage 2 on RAM (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on MUX41 .......
Finished optimization stage 2 on MUX41 (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on FD1P3DX .......
Finished optimization stage 2 on FD1P3DX (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on rom .......
Finished optimization stage 2 on rom (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on VHI .......
Finished optimization stage 2 on VHI (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on memoryMapper .......
Finished optimization stage 2 on memoryMapper (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on core .......
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":110:12:110:25|*Input DEBUG_PC_NEXTX[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Finished optimization stage 2 on core (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on registerSequencer .......
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\registerSequencer\source\registerSequencer.v":38:7:38:12|Input DECODE is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\registerSequencer\source\registerSequencer.v":41:7:41:13|Input STOPPED is unused.
Finished optimization stage 2 on registerSequencer (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on opxMultiplexer .......
Finished optimization stage 2 on opxMultiplexer (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on generalGroupDecoder .......
Finished optimization stage 2 on generalGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on jumpGroupDecoder .......
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v":33:7:33:12|Input DECODE is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v":34:7:34:13|Input EXECUTE is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v":35:7:35:12|Input COMMIT is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v":37:13:37:18|Input GROUPF is unused.
Finished optimization stage 2 on jumpGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on loadStoreGroupDecoder .......
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":79:7:79:9|Input CLK is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":80:7:80:11|Input RESET is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":85:7:85:11|Input FETCH is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":86:7:86:12|Input DECODE is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":87:7:87:13|Input EXECUTE is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":88:7:88:12|Input COMMIT is unused.
Finished optimization stage 2 on loadStoreGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on aluGroupDecoder .......
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":36:7:36:9|Input CLK is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":37:7:37:11|Input RESET is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":40:7:40:11|Input FETCH is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":41:7:41:12|Input DECODE is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":42:7:42:13|Input EXECUTE is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":43:7:43:12|Input COMMIT is unused.
Finished optimization stage 2 on aluGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on interruptStateMachine .......
@N: CL201 :"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v":264:0:264:5|Trying to extract state machine for register STATE.
Extracted state machine for register STATE
State machine has 10 reachable states with original encodings of:
   0000
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
Finished optimization stage 2 on interruptStateMachine (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on programCounter .......
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\programCounter\source\programCounter.v":20:7:20:12|Input DECODE is unused.
Finished optimization stage 2 on programCounter (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 105MB)
Running optimization stage 2 on busController .......
Finished optimization stage 2 on busController (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 105MB)
Running optimization stage 2 on busSequencer .......
Finished optimization stage 2 on busSequencer (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 105MB)
Running optimization stage 2 on registerFile .......
Finished optimization stage 2 on registerFile (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 105MB)
Running optimization stage 2 on registers .......
Finished optimization stage 2 on registers (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 105MB)
Running optimization stage 2 on VLO .......
Finished optimization stage 2 on VLO (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 105MB)
Running optimization stage 2 on DP8KC .......
Finished optimization stage 2 on DP8KC (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 105MB)
Running optimization stage 2 on fullALU .......
Finished optimization stage 2 on fullALU (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 105MB)
Running optimization stage 2 on ccRegisters .......
Finished optimization stage 2 on ccRegisters (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 105MB)
Running optimization stage 2 on aluBMux .......
Finished optimization stage 2 on aluBMux (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 105MB)
Running optimization stage 2 on aluAMux .......
Finished optimization stage 2 on aluAMux (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 105MB)
Running optimization stage 2 on alu .......
Finished optimization stage 2 on alu (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on instructionLatch .......
Finished optimization stage 2 on instructionLatch (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on instructionPhaseDecoder .......
@N: CL201 :"C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v":134:0:134:5|Trying to extract state machine for register PHASE_R.
Extracted state machine for register PHASE_R
State machine has 11 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   1000
   1001
   1010
   1011
   1100
   1101
Finished optimization stage 2 on instructionPhaseDecoder (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on debugSequencer .......
Finished optimization stage 2 on debugSequencer (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on debugDecoder .......
@W: CL247 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v":9:19:9:27|Input port bit 4 of DEBUG_OPX[4:0] is unused

@W: CL247 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v":10:19:10:28|Input port bit 2 of DEBUG_ARGX[2:0] is unused

Finished optimization stage 2 on debugDecoder (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on debugPort .......
Finished optimization stage 2 on debugPort (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on synchronizer_3s .......
Finished optimization stage 2 on synchronizer_3s (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on register_5s .......
Finished optimization stage 2 on register_5s (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on synchronizer_8s .......
Finished optimization stage 2 on synchronizer_8s (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on synchronizedCounter_8s .......
Finished optimization stage 2 on synchronizedCounter_8s (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 109MB)
Running optimization stage 2 on synchronizedCounter_7s .......
Finished optimization stage 2 on synchronizedCounter_7s (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 109MB)
Running optimization stage 2 on requestGenerator .......
Finished optimization stage 2 on requestGenerator (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 109MB)
Running optimization stage 2 on synchronizer_1s .......
Finished optimization stage 2 on synchronizer_1s (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 109MB)
Running optimization stage 2 on oneOfEightDecoder .......
Finished optimization stage 2 on oneOfEightDecoder (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 109MB)
Running optimization stage 2 on register_16s .......
Finished optimization stage 2 on register_16s (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 109MB)
Running optimization stage 2 on GSR .......
Finished optimization stage 2 on GSR (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 109MB)
Running optimization stage 2 on PUR .......
Finished optimization stage 2 on PUR (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 109MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\Duncan\git\ForthCPU\debuggerTests\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 107MB peak: 109MB)

Process took 0h:00m:14s realtime, 0h:00m:13s cputime

Process completed successfully.
# Sat Dec 16 15:10:40 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : debuggerTests
Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 94MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 16 15:10:40 2023

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\Duncan\git\ForthCPU\debuggerTests\synwork\ForthCPU_debuggerTests_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 23MB peak: 23MB)

Process took 0h:00m:14s realtime, 0h:00m:14s cputime

Process completed successfully.
# Sat Dec 16 15:10:40 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : debuggerTests
Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 95MB peak: 95MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 16 15:10:41 2023

###########################################################]
Premap Report

# Sat Dec 16 15:10:42 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : debuggerTests
Synopsys Lattice Technology Pre-mapping, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 118MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 130MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Duncan\git\ForthCPU\debuggerTests\ForthCPU_debuggerTests_scck.rpt 
See clock summary report "C:\Users\Duncan\git\ForthCPU\debuggerTests\ForthCPU_debuggerTests_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 131MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 143MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)

@N: FX493 |Applying initial value "00000000" on instance r_RX_Byte[7:0].
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "0" on instance r_RX_DV.
@N: FX493 |Applying initial value "000" on instance r_SM_Main[2:0].
@N: MO111 :"c:\users\duncan\git\forthcpu\processorcore\source\core.v":319:7:319:22|Tristate driver DEBUG_PC_NEXTX (in view: work.core(verilog)) on net DEBUG_PC_NEXTX (in view: work.core(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\debuggertests\source\mcu.v":43:16:43:29|Tristate driver PIN_DEBUG_STOP (in view: work.mcu(verilog)) on net PIN_DEBUG_STOP (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\debuggertests\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_1 (in view: work.mcu(verilog)) on net PIN_LED[7] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\debuggertests\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_2 (in view: work.mcu(verilog)) on net PIN_LED[6] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\debuggertests\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_3 (in view: work.mcu(verilog)) on net PIN_LED[5] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\debuggertests\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_4 (in view: work.mcu(verilog)) on net PIN_LED[4] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\debuggertests\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_5 (in view: work.mcu(verilog)) on net PIN_LED[3] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\debuggertests\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_6 (in view: work.mcu(verilog)) on net PIN_LED[2] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\debuggertests\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_7 (in view: work.mcu(verilog)) on net PIN_LED[1] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\debuggertests\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_8 (in view: work.mcu(verilog)) on net PIN_LED[0] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Removing sequential instance RO (in view: work.synchronizedCounter_8s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :"c:\users\duncan\git\forthcpu\debugport\source\debugport.v":153:30:153:34|Removing instance dataL (in view: work.debugPort(verilog)) of type view:work.synchronizer_8s_1(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\duncan\git\forthcpu\debugport\source\debugport.v":165:30:165:34|Removing instance dataH (in view: work.debugPort(verilog)) of type view:work.synchronizer_8s_0(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":23:0:23:5|Removing sequential instance DEBUG_MODEX (in view: work.instructionLatch(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\instructionphasedecoder\source\instructionphasedecoder.v":118:0:118:5|Removing sequential instance DEBUG_ACTIVE (in view: work.instructionPhaseDecoder(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Removing sequential instance Q[7:0] (in view: work.synchronizer_8s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Removing sequential instance Q[7:0] (in view: work.synchronizer_8s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Removing sequential instance Q_PHI0[7:0] (in view: work.synchronizer_8s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Removing sequential instance Q_PHI0[7:0] (in view: work.synchronizer_8s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":25:0:25:5|Removing sequential instance Q_R[7:0] (in view: work.synchronizer_8s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":25:0:25:5|Removing sequential instance Q_R[7:0] (in view: work.synchronizer_8s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
Encoding state machine PHASE_R[10:0] (in view: work.instructionPhaseDecoder(verilog))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   1000 -> 00000100000
   1001 -> 00001000000
   1010 -> 00010000000
   1011 -> 00100000000
   1100 -> 01000000000
   1101 -> 10000000000
Encoding state machine STATE[9:0] (in view: work.interruptStateMachine(verilog))
original code -> new code
   0000 -> 0000000001
   0010 -> 0000000010
   0011 -> 0000000100
   0100 -> 0000001000
   0101 -> 0000010000
   0110 -> 0000100000
   0111 -> 0001000000
   1000 -> 0010000000
   1001 -> 0100000000
   1010 -> 1000000000
Encoding state machine r_SM_Main[3:0] (in view: work.UART_TX(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\duncan\git\forthcpu\uart\source\transmitter.v":38:2:38:7|There are no possible illegal states for state machine r_SM_Main[3:0] (in view: work.UART_TX(verilog)); safe FSM implementation is not required.

Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 179MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 180MB peak: 180MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 180MB peak: 181MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 180MB peak: 181MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=240 on top level netlist mcu 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 180MB peak: 181MB)



Clock Summary
******************

          Start                 Requested     Requested     Clock        Clock                   Clock
Level     Clock                 Frequency     Period        Type         Group                   Load 
------------------------------------------------------------------------------------------------------
0 -       mcu|PIN_CLK_X1        100.0 MHz     10.000        inferred     Inferred_clkgroup_0     392  
                                                                                                      
0 -       mcu|PIN_DEBUG_WRN     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     27   
======================================================================================================



Clock Load Summary
***********************

                      Clock     Source                  Clock Pin                                                      Non-clock Pin     Non-clock Pin                                            
Clock                 Load      Pin                     Seq Example                                                    Seq Example       Comb Example                                             
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mcu|PIN_CLK_X1        392       PIN_CLK_X1(port)        mcuResourcesInst.interruptMaskRegisterInst.INTS_REG[7:1].C     -                 mcuResourcesInst.un1_CLK.I[0](inv)                       
                                                                                                                                                                                                  
mcu|PIN_DEBUG_WRN     27        PIN_DEBUG_WRN(port)     coreInst.debugger.modeReg.Q_R[2:0].C                           -                 coreInst.debugger.requestGen.uclk_un1_DEBUG_WRN.I[1](and)
==================================================================================================================================================================================================

@W: MT529 :"c:\users\duncan\git\forthcpu\debugport\source\register.v":14:0:14:5|Found inferred clock mcu|PIN_CLK_X1 which controls 392 sequential elements including coreInst.dinLatch.DOUT[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":25:0:25:5|Found inferred clock mcu|PIN_DEBUG_WRN which controls 27 sequential elements including coreInst.debugger.requestGen.modeReqReg.Q_R[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0
For details review file gcc_ICG_report.rpt


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 392 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 27 clock pin(s) of sequential element(s)
0 instances converted, 27 sequential instances remain driven by gated/generated clocks

=============================================== Non-Gated/Non-Generated Clocks ================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                                        
-------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       PIN_CLK_X1          port                   392        mcuResourcesInst.interruptMaskRegisterInst.PRI_REG[2:0]
===============================================================================================================================
====================================================================== Gated/Generated Clocks ======================================================================
Clock Tree ID     Driving Element     Drive Element Type     Unconverted Fanout     Sample Instance                                  Explanation                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       PIN_DEBUG_WRN       port                   27                     coreInst.debugger.requestGen.dhReqReg.Q_R[0]     Clock source is invalid for GCC
====================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 180MB peak: 181MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 181MB peak: 181MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 182MB peak: 182MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 94MB peak: 182MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sat Dec 16 15:10:44 2023

###########################################################]
Map & Optimize Report

# Sat Dec 16 15:10:45 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : debuggerTests
Synopsys Lattice Technology Mapper, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 171MB peak: 171MB)

@N: MO111 :"c:\users\duncan\git\forthcpu\processorcore\source\core.v":319:7:319:22|Tristate driver DEBUG_PC_NEXTX (in view: work.core(verilog)) on net DEBUG_PC_NEXTX (in view: work.core(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\debuggertests\source\mcu.v":43:16:43:29|Tristate driver PIN_DEBUG_STOP (in view: work.mcu(verilog)) on net PIN_DEBUG_STOP (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\debuggertests\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_1 (in view: work.mcu(verilog)) on net PIN_LED[7] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\debuggertests\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_2 (in view: work.mcu(verilog)) on net PIN_LED[6] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\debuggertests\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_3 (in view: work.mcu(verilog)) on net PIN_LED[5] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\debuggertests\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_4 (in view: work.mcu(verilog)) on net PIN_LED[4] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\debuggertests\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_5 (in view: work.mcu(verilog)) on net PIN_LED[3] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\debuggertests\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_6 (in view: work.mcu(verilog)) on net PIN_LED[2] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\debuggertests\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_7 (in view: work.mcu(verilog)) on net PIN_LED[1] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\debuggertests\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_8 (in view: work.mcu(verilog)) on net PIN_LED[0] (in view: work.mcu(verilog)) has its enable tied to GND.
@W: BN132 :"c:\users\duncan\git\forthcpu\instructionphasedecoder\source\instructionphasedecoder.v":134:0:134:5|Removing sequential instance coreInst.instructionPhaseDecoderInst.DEBUG_STEP_ACK because it is equivalent to instance coreInst.instructionPhaseDecoderInst.PHASE_R[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v":264:0:264:5|Removing sequential instance coreInst.interruptStateMachineInst.PC_LD_INT1 because it is equivalent to instance coreInst.interruptStateMachineInst.STATE[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FA239 :"c:\users\duncan\git\forthcpu\alub\source\alu.v":34:3:34:6|ROM arithmetic (in view: work.alu(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\duncan\git\forthcpu\alub\source\alu.v":34:3:34:6|Found ROM arithmetic (in view: work.alu(verilog)) with 16 words by 1 bit.
@W: FA239 :"c:\users\duncan\git\forthcpu\registersequencer\source\registersequencer.v":61:1:61:4|ROM REGA_EN_R[3:0] (in view: work.registerSequencer(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\duncan\git\forthcpu\registersequencer\source\registersequencer.v":61:1:61:4|Found ROM REGA_EN_R[3:0] (in view: work.registerSequencer(verilog)) with 10 words by 4 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 177MB)

@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\register.v":14:0:14:5|Removing sequential instance debugger.opReg.DOUT[4] (in view: work.core(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\duncan\git\forthcpu\debugport\source\register.v":14:0:14:5|Boundary register debugger.opReg.DOUT[4] (in view: work.core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":23:0:23:5|Removing sequential instance instructionLatchInst.DEBUG_OPX[4] (in view: work.core(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":23:0:23:5|Boundary register instructionLatchInst.DEBUG_OPX[4] (in view: work.core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Found counter in view:work.core(verilog) instance debugger.addrH.Q[7:0] 
@N: MO231 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Found counter in view:work.core(verilog) instance debugger.addrL.Q[6:0] 
@W: MO129 :"c:\users\duncan\git\forthcpu\jumpgroupdecoder\source\jumpgroupdecoder.v":198:0:198:5|Sequential instance coreInst.jumpGroupDecoderInst.BUS_SEQX[0] is reduced to a combinational gate by constant propagation.
@W: BN132 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v":264:0:264:5|Removing instance coreInst.interruptStateMachineInst.PC_NEXTX[2] because it is equivalent to instance coreInst.interruptStateMachineInst.STATE[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: MF179 :"c:\users\duncan\git\forthcpu\uart\source\receiver.v":56:14:56:49|Found 17 by 17 bit equality operator ('==') r_Clock_Count17 (in view: work.UART_RX(verilog))

Starting factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 189MB peak: 189MB)


Finished factoring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 200MB peak: 200MB)


Available hyper_sources - for debug and ip models
	None Found


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 200MB peak: 204MB)

@N: FA113 :"c:\users\duncan\git\forthcpu\processorcore\source\core.v":319:7:319:22|Pipelining module un1_HERE[15:1]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"c:\users\duncan\git\forthcpu\programcounter\source\programcounter.v":102:0:102:5|Pushed in register HERE[15:0].
@N: MF169 :"c:\users\duncan\git\forthcpu\programcounter\source\programcounter.v":111:0:111:5|Pushed in register PC_A[15:0].

Starting Early Timing Optimization (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 202MB peak: 207MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:18s; Memory used current: 210MB peak: 210MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:18s; Memory used current: 210MB peak: 211MB)


Finished preparing to map (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:19s; Memory used current: 211MB peak: 211MB)

@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.modeReg.Q_PHI0[2] (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.modeReg.Q_PHI0[0] (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.addrH.PL_PHI0 (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.requestGen.modeReqReg.Q_PHI0[0] (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.requestGen.dhReqReg.Q_PHI0[0] (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.addrL.PL_PHI0 (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.modeReg.Q_PHI0[1] (in view: work.mcu(verilog)).

Finished technology mapping (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 225MB peak: 277MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:22s		   -32.09ns		1383 /       371
   2		0h:00m:22s		   -32.09ns		1380 /       371
   3		0h:00m:22s		   -31.56ns		1380 /       371
   4		0h:00m:22s		   -31.95ns		1380 /       371
   5		0h:00m:22s		   -31.95ns		1380 /       371
   6		0h:00m:22s		   -31.95ns		1380 /       371
   7		0h:00m:22s		   -31.95ns		1380 /       371
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.modeReg.Q_PHI0[2] (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.modeReg.Q_PHI0[0] (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.addrH.PL_PHI0 (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.requestGen.modeReqReg.Q_PHI0[0] (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.requestGen.dhReqReg.Q_PHI0[0] (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.addrL.PL_PHI0 (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.modeReg.Q_PHI0[1] (in view: work.mcu(verilog)).
@N: FX271 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":23:0:23:5|Replicating instance coreInst.instructionLatchInst.DEBUG_OPX[2] (in view: work.mcu(verilog)) with 29 loads 1 time to improve timing.
@N: FX271 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":23:0:23:5|Replicating instance coreInst.instructionLatchInst.DEBUG_OPX[3] (in view: work.mcu(verilog)) with 30 loads 1 time to improve timing.
@N: FX271 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":23:0:23:5|Replicating instance coreInst.instructionLatchInst.DEBUG_OPX[1] (in view: work.mcu(verilog)) with 29 loads 1 time to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   8		0h:00m:26s		   -31.75ns		1381 /       374
   9		0h:00m:26s		   -29.70ns		1387 /       374
  10		0h:00m:26s		   -29.56ns		1387 /       374
@N: FX271 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":23:0:23:5|Replicating instance coreInst.instructionLatchInst.INSTRUCTION[11] (in view: work.mcu(verilog)) with 39 loads 2 times to improve timing.
Added 2 Registers via timing driven replication
Added 0 LUTs via timing driven replication

  11		0h:00m:26s		   -29.71ns		1388 /       376
  12		0h:00m:26s		   -28.87ns		1393 /       376
  13		0h:00m:26s		   -28.72ns		1393 /       376
  14		0h:00m:26s		   -28.68ns		1394 /       376
  15		0h:00m:26s		   -28.88ns		1395 /       376
  16		0h:00m:26s		   -28.74ns		1395 /       376
  17		0h:00m:27s		   -28.86ns		1395 /       376
  18		0h:00m:27s		   -28.72ns		1395 /       376

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:27s; Memory used current: 225MB peak: 277MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:28s; Memory used current: 226MB peak: 277MB)


Start Writing Netlists (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:28s; Memory used current: 179MB peak: 277MB)

Writing Analyst data base C:\Users\Duncan\git\ForthCPU\debuggerTests\synwork\ForthCPU_debuggerTests_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:28s; Memory used current: 224MB peak: 277MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\Duncan\git\ForthCPU\debuggerTests\ForthCPU_debuggerTests.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:29s; Memory used current: 229MB peak: 277MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:30s; Memory used current: 229MB peak: 277MB)


Start final timing analysis (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:30s; Memory used current: 222MB peak: 277MB)

@W: MT420 |Found inferred clock mcu|PIN_CLK_X1 with period 10.00ns. Please declare a user-defined clock on port PIN_CLK_X1.
@W: MT420 |Found inferred clock mcu|PIN_DEBUG_WRN with period 10.00ns. Please declare a user-defined clock on port PIN_DEBUG_WRN.


##### START OF TIMING REPORT #####[
# Timing report written on Sat Dec 16 15:11:16 2023
#


Top view:               mcu
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -28.380

                      Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock        Frequency     Frequency     Period        Period        Slack       Type         Group              
--------------------------------------------------------------------------------------------------------------------------
mcu|PIN_CLK_X1        100.0 MHz     15.0 MHz      10.000        66.760        -28.380     inferred     Inferred_clkgroup_0
mcu|PIN_DEBUG_WRN     100.0 MHz     870.0 MHz     10.000        1.149         8.851       inferred     Inferred_clkgroup_1
==========================================================================================================================





Clock Relationships
*******************

Clocks                                |    rise  to  rise     |    fall  to  fall     |    rise  to  fall     |    fall  to  rise   
------------------------------------------------------------------------------------------------------------------------------------
Starting           Ending             |  constraint  slack    |  constraint  slack    |  constraint  slack    |  constraint  slack  
------------------------------------------------------------------------------------------------------------------------------------
mcu|PIN_CLK_X1     mcu|PIN_CLK_X1     |  10.000      -24.525  |  10.000      -17.911  |  5.000       -24.055  |  5.000       -28.380
mcu|PIN_DEBUG_WRN  mcu|PIN_CLK_X1     |  Diff grp    -        |  No paths    -        |  Diff grp    -        |  No paths    -      
mcu|PIN_DEBUG_WRN  mcu|PIN_DEBUG_WRN  |  10.000      8.851    |  No paths    -        |  No paths    -        |  No paths    -      
====================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mcu|PIN_CLK_X1
====================================



Starting Points with Worst Slack
********************************

                                                    Starting                                                     Arrival            
Instance                                            Reference          Type        Pin     Net                   Time        Slack  
                                                    Clock                                                                           
------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionLatchInst.DEBUG_OPX_fast[2]     mcu|PIN_CLK_X1     FD1P3DX     Q       DEBUG_OPX_fast[2]     1.108       -28.380
coreInst.instructionLatchInst.GROUPX[1]             mcu|PIN_CLK_X1     FD1P3DX     Q       GROUPX[1]             1.317       -27.540
coreInst.instructionLatchInst.INSTRUCTION[9]        mcu|PIN_CLK_X1     FD1P3DX     Q       INSTRUCTION[9]        1.302       -27.446
coreInst.instructionLatchInst.INSTRUCTION[8]        mcu|PIN_CLK_X1     FD1P3DX     Q       INSTRUCTION[8]        1.268       -27.411
coreInst.instructionLatchInst.DEBUG_OPX_fast[1]     mcu|PIN_CLK_X1     FD1P3DX     Q       DEBUG_OPX_fast[1]     1.148       -27.403
coreInst.instructionLatchInst.DEBUG_OPX_fast[3]     mcu|PIN_CLK_X1     FD1P3DX     Q       DEBUG_OPX_fast[3]     1.148       -27.403
coreInst.instructionLatchInst.GROUPX[0]             mcu|PIN_CLK_X1     FD1P3DX     Q       GROUPX[0]             1.365       -27.364
coreInst.instructionLatchInst.INSTRUCTION[12]       mcu|PIN_CLK_X1     FD1P3DX     Q       ALU_ALU_OPX[2]        1.339       -27.338
coreInst.instructionLatchInst.INSTRUCTION[13]       mcu|PIN_CLK_X1     FD1P3DX     Q       ALU_ALU_OPX[3]        1.329       -27.328
coreInst.instructionLatchInst.INSTRUCTION[10]       mcu|PIN_CLK_X1     FD1P3DX     Q       ALU_ALU_OPX[0]        1.324       -27.323
====================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                 Required            
Instance                                  Reference          Type        Pin     Net               Time         Slack  
                                          Clock                                                                        
-----------------------------------------------------------------------------------------------------------------------
coreInst.programCounterInst.PC_A[15]      mcu|PIN_CLK_X1     FD1P3BX     D       PC_A_NEXT[15]     5.089        -28.380
coreInst.programCounterInst.PC_A[13]      mcu|PIN_CLK_X1     FD1P3BX     D       PC_A_NEXT[13]     5.089        -28.237
coreInst.programCounterInst.PC_A[14]      mcu|PIN_CLK_X1     FD1P3BX     D       PC_A_NEXT[14]     5.089        -28.237
coreInst.programCounterInst.PC_A[11]      mcu|PIN_CLK_X1     FD1P3BX     D       PC_A_NEXT[11]     5.089        -28.095
coreInst.programCounterInst.PC_A[12]      mcu|PIN_CLK_X1     FD1P3BX     D       PC_A_NEXT[12]     5.089        -28.095
coreInst.programCounterInst.INTR0[15]     mcu|PIN_CLK_X1     FD1P3DX     D       SUM[15]           4.894        -27.958
coreInst.programCounterInst.INTR1[15]     mcu|PIN_CLK_X1     FD1P3DX     D       SUM[15]           4.894        -27.958
coreInst.programCounterInst.PC_A[9]       mcu|PIN_CLK_X1     FD1P3BX     D       PC_A_NEXT[9]      5.089        -27.952
coreInst.programCounterInst.PC_A[10]      mcu|PIN_CLK_X1     FD1P3BX     D       PC_A_NEXT[10]     5.089        -27.952
coreInst.programCounterInst.INTR0[13]     mcu|PIN_CLK_X1     FD1P3DX     D       SUM[13]           4.894        -27.815
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.089

    - Propagation time:                      33.469
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -28.380

    Number of logic level(s):                34
    Starting point:                          coreInst.instructionLatchInst.DEBUG_OPX_fast[2] / Q
    Ending point:                            coreInst.programCounterInst.PC_A[15] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [falling] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                                      Pin      Pin               Arrival      No. of    
Name                                                                   Type         Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionLatchInst.DEBUG_OPX_fast[2]                        FD1P3DX      Q        Out     1.108     1.108 r      -         
DEBUG_OPX_fast[2]                                                      Net          -        -       -         -            3         
coreInst.fullALUInst.ccRegs.m14_0_mb_N_2L1_0                           ORCALUT4     D        In      0.000     1.108 r      -         
coreInst.fullALUInst.ccRegs.m14_0_mb_N_2L1_0                           ORCALUT4     Z        Out     1.017     2.125 f      -         
m14_0_mb_N_2L1_0                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.ccRegs.m14_0_mb                                   ORCALUT4     B        In      0.000     2.125 f      -         
coreInst.fullALUInst.ccRegs.m14_0_mb                                   ORCALUT4     Z        Out     1.265     3.389 r      -         
N_27                                                                   Net          -        -       -         -            8         
coreInst.busControllerInst.sequencer.ADDR_BUSX_R_3_0_iv_i_m2_N_2L1     ORCALUT4     A        In      0.000     3.389 r      -         
coreInst.busControllerInst.sequencer.ADDR_BUSX_R_3_0_iv_i_m2_N_2L1     ORCALUT4     Z        Out     1.017     4.406 r      -         
ADDR_BUSX_R_3_0_iv_i_m2_N_2L1                                          Net          -        -       -         -            1         
coreInst.busControllerInst.sequencer.ADDR_BUSX_R_3_0_iv_i_m2[1]        ORCALUT4     C        In      0.000     4.406 r      -         
coreInst.busControllerInst.sequencer.ADDR_BUSX_R_3_0_iv_i_m2[1]        ORCALUT4     Z        Out     1.233     5.639 r      -         
N_262                                                                  Net          -        -       -         -            6         
coreInst.fullALUInst.muxB.ALUB_DATA_bm_RNO[1]                          ORCALUT4     A        In      0.000     5.639 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_bm_RNO[1]                          ORCALUT4     Z        Out     1.017     6.656 r      -         
d_N_4_i_0_li                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.muxB.ALUB_DATA_bm[1]                              ORCALUT4     A        In      0.000     6.656 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_bm[1]                              ORCALUT4     Z        Out     1.017     7.673 f      -         
ALUB_DATA_bm[1]                                                        Net          -        -       -         -            1         
coreInst.fullALUInst.muxB.ALUB_DATA[1]                                 PFUMX        ALUT     In      0.000     7.673 f      -         
coreInst.fullALUInst.muxB.ALUB_DATA[1]                                 PFUMX        Z        Out     0.660     8.332 f      -         
ALUB_DATA[1]                                                           Net          -        -       -         -            90        
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_0_0                CCU2D        D1       In      0.000     8.332 f      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_0_0                CCU2D        COUT     Out     1.544     9.877 r      -         
madd_0_cry_0                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_1_0                CCU2D        CIN      In      0.000     9.877 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_1_0                CCU2D        S0       Out     1.621     11.498 r     -         
madd_0[2]                                                              Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_8_cry_0_0                CCU2D        C1       In      0.000     11.498 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_8_cry_0_0                CCU2D        COUT     Out     1.544     13.042 r     -         
madd_8_cry_0                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_8_cry_1_0                CCU2D        CIN      In      0.000     13.042 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_8_cry_1_0                CCU2D        S1       Out     1.621     14.663 r     -         
madd_8[4]                                                              Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_0_0               CCU2D        B1       In      0.000     14.663 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_0_0               CCU2D        COUT     Out     1.544     16.208 r     -         
madd_12_cry_0                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_1_0               CCU2D        CIN      In      0.000     16.208 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_1_0               CCU2D        COUT     Out     0.143     16.351 r     -         
madd_12_cry_2                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_3_0               CCU2D        CIN      In      0.000     16.351 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_3_0               CCU2D        S1       Out     1.621     17.972 r     -         
madd_12[8]                                                             Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_0_0               CCU2D        B1       In      0.000     17.972 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_0_0               CCU2D        COUT     Out     1.544     19.516 r     -         
madd_14_cry_0                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_1_0               CCU2D        CIN      In      0.000     19.516 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_1_0               CCU2D        COUT     Out     0.143     19.659 r     -         
madd_14_cry_2                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_3_0               CCU2D        CIN      In      0.000     19.659 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_3_0               CCU2D        COUT     Out     0.143     19.802 r     -         
madd_14_cry_4                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_5_0               CCU2D        CIN      In      0.000     19.802 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_5_0               CCU2D        S1       Out     1.621     21.423 r     -         
un21_RESULT[14]                                                        Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.un5_RAM_MAPlto14_s_0_mb              ORCALUT4     B        In      0.000     21.423 r     -         
mcuResourcesInst.memoryMapperInst.un5_RAM_MAPlto14_s_0_mb              ORCALUT4     Z        Out     1.193     22.616 f     -         
un5_RAM_MAPlto14_out                                                   Net          -        -       -         -            4         
mcuResourcesInst.memoryMapperInst.INT_MAP_11_1                         ORCALUT4     D        In      0.000     22.616 f     -         
mcuResourcesInst.memoryMapperInst.INT_MAP_11_1                         ORCALUT4     Z        Out     1.089     23.704 r     -         
INT_MAP_11_1                                                           Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.GPIO_MAP                             ORCALUT4     D        In      0.000     23.704 r     -         
mcuResourcesInst.memoryMapperInst.GPIO_MAP                             ORCALUT4     Z        Out     1.325     25.029 r     -         
GPIO_MAP                                                               Net          -        -       -         -            20        
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_4_RNI3LMT              ORCALUT4     B        In      0.000     25.029 r     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_4_RNI3LMT              ORCALUT4     Z        Out     1.313     26.342 f     -         
CPU_DIN_sn_N_4_i_li                                                    Net          -        -       -         -            16        
mcuResourcesInst.memoryMapperInst.CPU_DIN_am[1]                        ORCALUT4     C        In      0.000     26.342 f     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_am[1]                        ORCALUT4     Z        Out     1.017     27.359 r     -         
CPU_DIN_am[1]                                                          Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_DIN[1]                           PFUMX        BLUT     In      0.000     27.359 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN[1]                           PFUMX        Z        Out     0.390     27.749 r     -         
CPU_DIN[1]                                                             Net          -        -       -         -            4         
coreInst.programCounterInst.ARGA_0_iv_i_a2[1]                          ORCALUT4     A        In      0.000     27.749 r     -         
coreInst.programCounterInst.ARGA_0_iv_i_a2[1]                          ORCALUT4     Z        Out     1.017     28.766 f     -         
N_607                                                                  Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_1_0                                CCU2D        B0       In      0.000     28.766 f     -         
coreInst.programCounterInst.SUM_cry_1_0                                CCU2D        COUT     Out     1.544     30.310 r     -         
SUM_cry_2                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_3_0                                CCU2D        CIN      In      0.000     30.310 r     -         
coreInst.programCounterInst.SUM_cry_3_0                                CCU2D        COUT     Out     0.143     30.453 r     -         
SUM_cry_4                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_5_0                                CCU2D        CIN      In      0.000     30.453 r     -         
coreInst.programCounterInst.SUM_cry_5_0                                CCU2D        COUT     Out     0.143     30.596 r     -         
SUM_cry_6                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_7_0                                CCU2D        CIN      In      0.000     30.596 r     -         
coreInst.programCounterInst.SUM_cry_7_0                                CCU2D        COUT     Out     0.143     30.739 r     -         
SUM_cry_8                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_9_0                                CCU2D        CIN      In      0.000     30.739 r     -         
coreInst.programCounterInst.SUM_cry_9_0                                CCU2D        COUT     Out     0.143     30.881 r     -         
SUM_cry_10                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_11_0                               CCU2D        CIN      In      0.000     30.881 r     -         
coreInst.programCounterInst.SUM_cry_11_0                               CCU2D        COUT     Out     0.143     31.024 r     -         
SUM_cry_12                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_13_0                               CCU2D        CIN      In      0.000     31.024 r     -         
coreInst.programCounterInst.SUM_cry_13_0                               CCU2D        COUT     Out     0.143     31.167 r     -         
SUM_cry_14                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_s_15_0                                 CCU2D        CIN      In      0.000     31.167 r     -         
coreInst.programCounterInst.SUM_s_15_0                                 CCU2D        S0       Out     1.685     32.852 r     -         
SUM[15]                                                                Net          -        -       -         -            3         
coreInst.programCounterInst.PC_A_NEXT_6_0[15]                          ORCALUT4     C        In      0.000     32.852 r     -         
coreInst.programCounterInst.PC_A_NEXT_6_0[15]                          ORCALUT4     Z        Out     0.617     33.469 r     -         
PC_A_NEXT[15]                                                          Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A[15]                                   FD1P3BX      D        In      0.000     33.469 r     -         
======================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.089

    - Propagation time:                      33.461
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -28.372

    Number of logic level(s):                34
    Starting point:                          coreInst.instructionLatchInst.DEBUG_OPX_fast[2] / Q
    Ending point:                            coreInst.programCounterInst.PC_A[15] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [falling] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                             Pin      Pin               Arrival      No. of    
Name                                                          Type         Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
coreInst.instructionLatchInst.DEBUG_OPX_fast[2]               FD1P3DX      Q        Out     1.108     1.108 r      -         
DEBUG_OPX_fast[2]                                             Net          -        -       -         -            3         
coreInst.fullALUInst.ccRegs.m14_0_mb_N_2L1_0                  ORCALUT4     D        In      0.000     1.108 r      -         
coreInst.fullALUInst.ccRegs.m14_0_mb_N_2L1_0                  ORCALUT4     Z        Out     1.017     2.125 f      -         
m14_0_mb_N_2L1_0                                              Net          -        -       -         -            1         
coreInst.fullALUInst.ccRegs.m14_0_mb                          ORCALUT4     B        In      0.000     2.125 f      -         
coreInst.fullALUInst.ccRegs.m14_0_mb                          ORCALUT4     Z        Out     1.265     3.389 r      -         
N_27                                                          Net          -        -       -         -            8         
coreInst.opxMultiplexerInst.ALUB_SRCX_a0[1]                   ORCALUT4     B        In      0.000     3.389 r      -         
coreInst.opxMultiplexerInst.ALUB_SRCX_a0[1]                   ORCALUT4     Z        Out     1.089     4.478 r      -         
N_566                                                         Net          -        -       -         -            2         
coreInst.opxMultiplexerInst.ALUB_SRCX_0_0[1]                  ORCALUT4     A        In      0.000     4.478 r      -         
coreInst.opxMultiplexerInst.ALUB_SRCX_0_0[1]                  ORCALUT4     Z        Out     1.153     5.631 f      -         
ALUB_SRCX_0_0[1]                                              Net          -        -       -         -            3         
coreInst.fullALUInst.muxB.ALUB_DATA_bm_RNO[1]                 ORCALUT4     B        In      0.000     5.631 f      -         
coreInst.fullALUInst.muxB.ALUB_DATA_bm_RNO[1]                 ORCALUT4     Z        Out     1.017     6.648 f      -         
d_N_4_i_0_li                                                  Net          -        -       -         -            1         
coreInst.fullALUInst.muxB.ALUB_DATA_bm[1]                     ORCALUT4     A        In      0.000     6.648 f      -         
coreInst.fullALUInst.muxB.ALUB_DATA_bm[1]                     ORCALUT4     Z        Out     1.017     7.665 r      -         
ALUB_DATA_bm[1]                                               Net          -        -       -         -            1         
coreInst.fullALUInst.muxB.ALUB_DATA[1]                        PFUMX        ALUT     In      0.000     7.665 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA[1]                        PFUMX        Z        Out     0.660     8.324 r      -         
ALUB_DATA[1]                                                  Net          -        -       -         -            90        
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_0_0       CCU2D        D1       In      0.000     8.324 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_0_0       CCU2D        COUT     Out     1.544     9.869 r      -         
madd_0_cry_0                                                  Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_1_0       CCU2D        CIN      In      0.000     9.869 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_1_0       CCU2D        S0       Out     1.621     11.490 r     -         
madd_0[2]                                                     Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_8_cry_0_0       CCU2D        C1       In      0.000     11.490 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_8_cry_0_0       CCU2D        COUT     Out     1.544     13.034 r     -         
madd_8_cry_0                                                  Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_8_cry_1_0       CCU2D        CIN      In      0.000     13.034 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_8_cry_1_0       CCU2D        S1       Out     1.621     14.655 r     -         
madd_8[4]                                                     Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_0_0      CCU2D        B1       In      0.000     14.655 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_0_0      CCU2D        COUT     Out     1.544     16.200 r     -         
madd_12_cry_0                                                 Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_1_0      CCU2D        CIN      In      0.000     16.200 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_1_0      CCU2D        COUT     Out     0.143     16.343 r     -         
madd_12_cry_2                                                 Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_3_0      CCU2D        CIN      In      0.000     16.343 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_3_0      CCU2D        S1       Out     1.621     17.964 r     -         
madd_12[8]                                                    Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_0_0      CCU2D        B1       In      0.000     17.964 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_0_0      CCU2D        COUT     Out     1.544     19.508 r     -         
madd_14_cry_0                                                 Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_1_0      CCU2D        CIN      In      0.000     19.508 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_1_0      CCU2D        COUT     Out     0.143     19.651 r     -         
madd_14_cry_2                                                 Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_3_0      CCU2D        CIN      In      0.000     19.651 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_3_0      CCU2D        COUT     Out     0.143     19.794 r     -         
madd_14_cry_4                                                 Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_5_0      CCU2D        CIN      In      0.000     19.794 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_5_0      CCU2D        S1       Out     1.621     21.415 r     -         
un21_RESULT[14]                                               Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.un5_RAM_MAPlto14_s_0_mb     ORCALUT4     B        In      0.000     21.415 r     -         
mcuResourcesInst.memoryMapperInst.un5_RAM_MAPlto14_s_0_mb     ORCALUT4     Z        Out     1.193     22.608 f     -         
un5_RAM_MAPlto14_out                                          Net          -        -       -         -            4         
mcuResourcesInst.memoryMapperInst.INT_MAP_11_1                ORCALUT4     D        In      0.000     22.608 f     -         
mcuResourcesInst.memoryMapperInst.INT_MAP_11_1                ORCALUT4     Z        Out     1.089     23.696 r     -         
INT_MAP_11_1                                                  Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.GPIO_MAP                    ORCALUT4     D        In      0.000     23.696 r     -         
mcuResourcesInst.memoryMapperInst.GPIO_MAP                    ORCALUT4     Z        Out     1.325     25.021 r     -         
GPIO_MAP                                                      Net          -        -       -         -            20        
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_4_RNI3LMT     ORCALUT4     B        In      0.000     25.021 r     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_4_RNI3LMT     ORCALUT4     Z        Out     1.313     26.334 f     -         
CPU_DIN_sn_N_4_i_li                                           Net          -        -       -         -            16        
mcuResourcesInst.memoryMapperInst.CPU_DIN_am[1]               ORCALUT4     C        In      0.000     26.334 f     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_am[1]               ORCALUT4     Z        Out     1.017     27.351 r     -         
CPU_DIN_am[1]                                                 Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_DIN[1]                  PFUMX        BLUT     In      0.000     27.351 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN[1]                  PFUMX        Z        Out     0.390     27.741 r     -         
CPU_DIN[1]                                                    Net          -        -       -         -            4         
coreInst.programCounterInst.ARGA_0_iv_i_a2[1]                 ORCALUT4     A        In      0.000     27.741 r     -         
coreInst.programCounterInst.ARGA_0_iv_i_a2[1]                 ORCALUT4     Z        Out     1.017     28.758 f     -         
N_607                                                         Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_1_0                       CCU2D        B0       In      0.000     28.758 f     -         
coreInst.programCounterInst.SUM_cry_1_0                       CCU2D        COUT     Out     1.544     30.302 r     -         
SUM_cry_2                                                     Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_3_0                       CCU2D        CIN      In      0.000     30.302 r     -         
coreInst.programCounterInst.SUM_cry_3_0                       CCU2D        COUT     Out     0.143     30.445 r     -         
SUM_cry_4                                                     Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_5_0                       CCU2D        CIN      In      0.000     30.445 r     -         
coreInst.programCounterInst.SUM_cry_5_0                       CCU2D        COUT     Out     0.143     30.588 r     -         
SUM_cry_6                                                     Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_7_0                       CCU2D        CIN      In      0.000     30.588 r     -         
coreInst.programCounterInst.SUM_cry_7_0                       CCU2D        COUT     Out     0.143     30.731 r     -         
SUM_cry_8                                                     Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_9_0                       CCU2D        CIN      In      0.000     30.731 r     -         
coreInst.programCounterInst.SUM_cry_9_0                       CCU2D        COUT     Out     0.143     30.873 r     -         
SUM_cry_10                                                    Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_11_0                      CCU2D        CIN      In      0.000     30.873 r     -         
coreInst.programCounterInst.SUM_cry_11_0                      CCU2D        COUT     Out     0.143     31.016 r     -         
SUM_cry_12                                                    Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_13_0                      CCU2D        CIN      In      0.000     31.016 r     -         
coreInst.programCounterInst.SUM_cry_13_0                      CCU2D        COUT     Out     0.143     31.159 r     -         
SUM_cry_14                                                    Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_s_15_0                        CCU2D        CIN      In      0.000     31.159 r     -         
coreInst.programCounterInst.SUM_s_15_0                        CCU2D        S0       Out     1.685     32.844 r     -         
SUM[15]                                                       Net          -        -       -         -            3         
coreInst.programCounterInst.PC_A_NEXT_6_0[15]                 ORCALUT4     C        In      0.000     32.844 r     -         
coreInst.programCounterInst.PC_A_NEXT_6_0[15]                 ORCALUT4     Z        Out     0.617     33.461 r     -         
PC_A_NEXT[15]                                                 Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A[15]                          FD1P3BX      D        In      0.000     33.461 r     -         
=============================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.089

    - Propagation time:                      33.443
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -28.354

    Number of logic level(s):                41
    Starting point:                          coreInst.instructionLatchInst.DEBUG_OPX_fast[2] / Q
    Ending point:                            coreInst.programCounterInst.PC_A[15] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [falling] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                                           Pin      Pin               Arrival      No. of    
Name                                                                        Type         Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionLatchInst.DEBUG_OPX_fast[2]                             FD1P3DX      Q        Out     1.108     1.108 r      -         
DEBUG_OPX_fast[2]                                                           Net          -        -       -         -            3         
coreInst.fullALUInst.ccRegs.m14_0_mb_N_2L1_0                                ORCALUT4     D        In      0.000     1.108 r      -         
coreInst.fullALUInst.ccRegs.m14_0_mb_N_2L1_0                                ORCALUT4     Z        Out     1.017     2.125 f      -         
m14_0_mb_N_2L1_0                                                            Net          -        -       -         -            1         
coreInst.fullALUInst.ccRegs.m14_0_mb                                        ORCALUT4     B        In      0.000     2.125 f      -         
coreInst.fullALUInst.ccRegs.m14_0_mb                                        ORCALUT4     Z        Out     1.265     3.389 r      -         
N_27                                                                        Net          -        -       -         -            8         
coreInst.busControllerInst.sequencer.ADDR_BUSX_R_3_0_iv_i_m2_N_2L1          ORCALUT4     A        In      0.000     3.389 r      -         
coreInst.busControllerInst.sequencer.ADDR_BUSX_R_3_0_iv_i_m2_N_2L1          ORCALUT4     Z        Out     1.017     4.406 r      -         
ADDR_BUSX_R_3_0_iv_i_m2_N_2L1                                               Net          -        -       -         -            1         
coreInst.busControllerInst.sequencer.ADDR_BUSX_R_3_0_iv_i_m2[1]             ORCALUT4     C        In      0.000     4.406 r      -         
coreInst.busControllerInst.sequencer.ADDR_BUSX_R_3_0_iv_i_m2[1]             ORCALUT4     Z        Out     1.233     5.639 r      -         
N_262                                                                       Net          -        -       -         -            6         
coreInst.fullALUInst.muxB.ALUB_DATA_3_1[2]                                  ORCALUT4     A        In      0.000     5.639 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_3_1[2]                                  ORCALUT4     Z        Out     1.017     6.656 r      -         
ALUB_DATA_3_1[2]                                                            Net          -        -       -         -            1         
coreInst.fullALUInst.muxB.ALUB_DATA_3[2]                                    ORCALUT4     C        In      0.000     6.656 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_3[2]                                    ORCALUT4     Z        Out     1.281     7.937 r      -         
N_35                                                                        Net          -        -       -         -            11        
coreInst.fullALUInst.muxB.ALUB_DATA_6[2]                                    ORCALUT4     B        In      0.000     7.937 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_6[2]                                    ORCALUT4     Z        Out     0.449     8.385 r      -         
ALUB_DATA[2]                                                                Net          -        -       -         -            67        
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        A1       In      0.000     8.385 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        COUT     Out     1.544     9.930 r      -         
un47_RESULT_cry_2                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        CIN      In      0.000     9.930 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        COUT     Out     0.143     10.073 r     -         
un47_RESULT_cry_4                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        CIN      In      0.000     10.073 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        COUT     Out     0.143     10.216 r     -         
un47_RESULT_cry_6                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        CIN      In      0.000     10.216 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        COUT     Out     0.143     10.358 r     -         
un47_RESULT_cry_8                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        CIN      In      0.000     10.358 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        COUT     Out     0.143     10.501 r     -         
un47_RESULT_cry_10                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        CIN      In      0.000     10.501 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        COUT     Out     0.143     10.644 r     -         
un47_RESULT_cry_12                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0              CCU2D        CIN      In      0.000     10.644 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0              CCU2D        COUT     Out     0.143     10.787 r     -         
un47_RESULT_cry_14                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0              CCU2D        CIN      In      0.000     10.787 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0              CCU2D        S0       Out     1.549     12.336 r     -         
un47_RESULT[15]                                                             Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI17SK      ORCALUT4     C        In      0.000     12.336 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI17SK      ORCALUT4     Z        Out     1.017     13.352 f     -         
OVER_i_1_a2_6                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIS1I91     ORCALUT4     A        In      0.000     13.352 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIS1I91     ORCALUT4     Z        Out     1.017     14.369 f     -         
OVER_i_1_a2_9                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIMFSF2     ORCALUT4     C        In      0.000     14.369 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIMFSF2     ORCALUT4     Z        Out     1.313     15.682 f     -         
OVER_i                                                                      Net          -        -       -         -            16        
coreInst.fullALUInst.aluInst.un53_RESULT_76                                 ORCALUT4     B        In      0.000     15.682 f     -         
coreInst.fullALUInst.aluInst.un53_RESULT_76                                 ORCALUT4     Z        Out     1.017     16.699 f     -         
un53_RESULT[7]                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11_bm[7]                                ORCALUT4     D        In      0.000     16.699 f     -         
coreInst.fullALUInst.aluInst.RESULT_11_bm[7]                                ORCALUT4     Z        Out     1.017     17.716 f     -         
RESULT_11_bm[7]                                                             Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11[7]                                   PFUMX        ALUT     In      0.000     17.716 f     -         
coreInst.fullALUInst.aluInst.RESULT_11[7]                                   PFUMX        Z        Out     0.286     18.002 f     -         
N_258                                                                       Net          -        -       -         -            2         
coreInst.busControllerInst.ADDR_BUF_i_a2_2_a3[7]                            ORCALUT4     A        In      0.000     18.002 f     -         
coreInst.busControllerInst.ADDR_BUF_i_a2_2_a3[7]                            ORCALUT4     Z        Out     1.017     19.019 f     -         
ADDR_BUF_i_a2_2_a3[7]                                                       Net          -        -       -         -            1         
coreInst.busControllerInst.ADDR_BUF_i_a2_4_3[7]                             ORCALUT4     A        In      0.000     19.019 f     -         
coreInst.busControllerInst.ADDR_BUF_i_a2_4_3[7]                             ORCALUT4     Z        Out     1.017     20.035 r     -         
ADDR_BUF_i_a2_4_3[7]                                                        Net          -        -       -         -            1         
coreInst.busControllerInst.ADDR_BUF_i_a2_4[7]                               ORCALUT4     B        In      0.000     20.035 r     -         
coreInst.busControllerInst.ADDR_BUF_i_a2_4[7]                               ORCALUT4     Z        Out     1.089     21.124 r     -         
N_474                                                                       Net          -        -       -         -            2         
coreInst.busControllerInst.ADDR_BUF_i[7]                                    ORCALUT4     A        In      0.000     21.124 r     -         
coreInst.busControllerInst.ADDR_BUF_i[7]                                    ORCALUT4     Z        Out     0.449     21.573 r     -         
N_91                                                                        Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.GPIO_MAP_8_0                              ORCALUT4     B        In      0.000     21.573 r     -         
mcuResourcesInst.memoryMapperInst.GPIO_MAP_8_0                              ORCALUT4     Z        Out     1.089     22.662 f     -         
GPIO_MAP_8_0                                                                Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.GPIO_MAP_N_4L6                            ORCALUT4     C        In      0.000     22.662 f     -         
mcuResourcesInst.memoryMapperInst.GPIO_MAP_N_4L6                            ORCALUT4     Z        Out     1.017     23.679 f     -         
GPIO_MAP_N_4L6                                                              Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.GPIO_MAP                                  ORCALUT4     C        In      0.000     23.679 f     -         
mcuResourcesInst.memoryMapperInst.GPIO_MAP                                  ORCALUT4     Z        Out     1.325     25.003 f     -         
GPIO_MAP                                                                    Net          -        -       -         -            20        
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_4_RNI3LMT                   ORCALUT4     B        In      0.000     25.003 f     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_4_RNI3LMT                   ORCALUT4     Z        Out     1.313     26.316 r     -         
CPU_DIN_sn_N_4_i_li                                                         Net          -        -       -         -            16        
mcuResourcesInst.memoryMapperInst.CPU_DIN_am[1]                             ORCALUT4     C        In      0.000     26.316 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_am[1]                             ORCALUT4     Z        Out     1.017     27.333 r     -         
CPU_DIN_am[1]                                                               Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_DIN[1]                                PFUMX        BLUT     In      0.000     27.333 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN[1]                                PFUMX        Z        Out     0.390     27.723 r     -         
CPU_DIN[1]                                                                  Net          -        -       -         -            4         
coreInst.programCounterInst.ARGA_0_iv_i_a2[1]                               ORCALUT4     A        In      0.000     27.723 r     -         
coreInst.programCounterInst.ARGA_0_iv_i_a2[1]                               ORCALUT4     Z        Out     1.017     28.740 f     -         
N_607                                                                       Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_1_0                                     CCU2D        B0       In      0.000     28.740 f     -         
coreInst.programCounterInst.SUM_cry_1_0                                     CCU2D        COUT     Out     1.544     30.285 r     -         
SUM_cry_2                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_3_0                                     CCU2D        CIN      In      0.000     30.285 r     -         
coreInst.programCounterInst.SUM_cry_3_0                                     CCU2D        COUT     Out     0.143     30.427 r     -         
SUM_cry_4                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_5_0                                     CCU2D        CIN      In      0.000     30.427 r     -         
coreInst.programCounterInst.SUM_cry_5_0                                     CCU2D        COUT     Out     0.143     30.570 r     -         
SUM_cry_6                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_7_0                                     CCU2D        CIN      In      0.000     30.570 r     -         
coreInst.programCounterInst.SUM_cry_7_0                                     CCU2D        COUT     Out     0.143     30.713 r     -         
SUM_cry_8                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_9_0                                     CCU2D        CIN      In      0.000     30.713 r     -         
coreInst.programCounterInst.SUM_cry_9_0                                     CCU2D        COUT     Out     0.143     30.856 r     -         
SUM_cry_10                                                                  Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_11_0                                    CCU2D        CIN      In      0.000     30.856 r     -         
coreInst.programCounterInst.SUM_cry_11_0                                    CCU2D        COUT     Out     0.143     30.999 r     -         
SUM_cry_12                                                                  Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_13_0                                    CCU2D        CIN      In      0.000     30.999 r     -         
coreInst.programCounterInst.SUM_cry_13_0                                    CCU2D        COUT     Out     0.143     31.141 r     -         
SUM_cry_14                                                                  Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_s_15_0                                      CCU2D        CIN      In      0.000     31.141 r     -         
coreInst.programCounterInst.SUM_s_15_0                                      CCU2D        S0       Out     1.685     32.826 r     -         
SUM[15]                                                                     Net          -        -       -         -            3         
coreInst.programCounterInst.PC_A_NEXT_6_0[15]                               ORCALUT4     C        In      0.000     32.826 r     -         
coreInst.programCounterInst.PC_A_NEXT_6_0[15]                               ORCALUT4     Z        Out     0.617     33.443 r     -         
PC_A_NEXT[15]                                                               Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A[15]                                        FD1P3BX      D        In      0.000     33.443 r     -         
===========================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.089

    - Propagation time:                      33.397
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -28.308

    Number of logic level(s):                34
    Starting point:                          coreInst.instructionLatchInst.DEBUG_OPX_fast[2] / Q
    Ending point:                            coreInst.programCounterInst.PC_A[15] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [falling] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                                      Pin      Pin               Arrival      No. of    
Name                                                                   Type         Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionLatchInst.DEBUG_OPX_fast[2]                        FD1P3DX      Q        Out     1.108     1.108 r      -         
DEBUG_OPX_fast[2]                                                      Net          -        -       -         -            3         
coreInst.fullALUInst.ccRegs.m14_0_mb_N_2L1_0                           ORCALUT4     D        In      0.000     1.108 r      -         
coreInst.fullALUInst.ccRegs.m14_0_mb_N_2L1_0                           ORCALUT4     Z        Out     1.017     2.125 f      -         
m14_0_mb_N_2L1_0                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.ccRegs.m14_0_mb                                   ORCALUT4     B        In      0.000     2.125 f      -         
coreInst.fullALUInst.ccRegs.m14_0_mb                                   ORCALUT4     Z        Out     1.265     3.389 r      -         
N_27                                                                   Net          -        -       -         -            8         
coreInst.busControllerInst.sequencer.ADDR_BUSX_R_3_0_iv_i_m2_N_2L1     ORCALUT4     A        In      0.000     3.389 r      -         
coreInst.busControllerInst.sequencer.ADDR_BUSX_R_3_0_iv_i_m2_N_2L1     ORCALUT4     Z        Out     1.017     4.406 r      -         
ADDR_BUSX_R_3_0_iv_i_m2_N_2L1                                          Net          -        -       -         -            1         
coreInst.busControllerInst.sequencer.ADDR_BUSX_R_3_0_iv_i_m2[1]        ORCALUT4     C        In      0.000     4.406 r      -         
coreInst.busControllerInst.sequencer.ADDR_BUSX_R_3_0_iv_i_m2[1]        ORCALUT4     Z        Out     1.233     5.639 r      -         
N_262                                                                  Net          -        -       -         -            6         
coreInst.fullALUInst.muxB.ALUB_DATA_bm_RNO[1]                          ORCALUT4     A        In      0.000     5.639 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_bm_RNO[1]                          ORCALUT4     Z        Out     1.017     6.656 r      -         
d_N_4_i_0_li                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.muxB.ALUB_DATA_bm[1]                              ORCALUT4     A        In      0.000     6.656 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_bm[1]                              ORCALUT4     Z        Out     1.017     7.673 f      -         
ALUB_DATA_bm[1]                                                        Net          -        -       -         -            1         
coreInst.fullALUInst.muxB.ALUB_DATA[1]                                 PFUMX        ALUT     In      0.000     7.673 f      -         
coreInst.fullALUInst.muxB.ALUB_DATA[1]                                 PFUMX        Z        Out     0.660     8.332 f      -         
ALUB_DATA[1]                                                           Net          -        -       -         -            90        
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_0_0                CCU2D        D1       In      0.000     8.332 f      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_0_0                CCU2D        COUT     Out     1.544     9.877 r      -         
madd_0_cry_0                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_1_0                CCU2D        CIN      In      0.000     9.877 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_1_0                CCU2D        S0       Out     1.621     11.498 r     -         
madd_0[2]                                                              Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_8_cry_0_0                CCU2D        C1       In      0.000     11.498 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_8_cry_0_0                CCU2D        COUT     Out     1.544     13.042 r     -         
madd_8_cry_0                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_8_cry_1_0                CCU2D        CIN      In      0.000     13.042 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_8_cry_1_0                CCU2D        COUT     Out     0.143     13.185 r     -         
madd_8_cry_2                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_8_cry_3_0                CCU2D        CIN      In      0.000     13.185 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_8_cry_3_0                CCU2D        S1       Out     1.549     14.734 r     -         
madd_8[6]                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_1_0               CCU2D        C1       In      0.000     14.734 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_1_0               CCU2D        COUT     Out     1.544     16.279 r     -         
madd_12_cry_2                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_3_0               CCU2D        CIN      In      0.000     16.279 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_3_0               CCU2D        S1       Out     1.621     17.900 r     -         
madd_12[8]                                                             Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_0_0               CCU2D        B1       In      0.000     17.900 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_0_0               CCU2D        COUT     Out     1.544     19.444 r     -         
madd_14_cry_0                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_1_0               CCU2D        CIN      In      0.000     19.444 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_1_0               CCU2D        COUT     Out     0.143     19.587 r     -         
madd_14_cry_2                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_3_0               CCU2D        CIN      In      0.000     19.587 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_3_0               CCU2D        COUT     Out     0.143     19.730 r     -         
madd_14_cry_4                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_5_0               CCU2D        CIN      In      0.000     19.730 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_5_0               CCU2D        S1       Out     1.621     21.351 r     -         
un21_RESULT[14]                                                        Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.un5_RAM_MAPlto14_s_0_mb              ORCALUT4     B        In      0.000     21.351 r     -         
mcuResourcesInst.memoryMapperInst.un5_RAM_MAPlto14_s_0_mb              ORCALUT4     Z        Out     1.193     22.544 f     -         
un5_RAM_MAPlto14_out                                                   Net          -        -       -         -            4         
mcuResourcesInst.memoryMapperInst.INT_MAP_11_1                         ORCALUT4     D        In      0.000     22.544 f     -         
mcuResourcesInst.memoryMapperInst.INT_MAP_11_1                         ORCALUT4     Z        Out     1.089     23.632 r     -         
INT_MAP_11_1                                                           Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.GPIO_MAP                             ORCALUT4     D        In      0.000     23.632 r     -         
mcuResourcesInst.memoryMapperInst.GPIO_MAP                             ORCALUT4     Z        Out     1.325     24.957 r     -         
GPIO_MAP                                                               Net          -        -       -         -            20        
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_4_RNI3LMT              ORCALUT4     B        In      0.000     24.957 r     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_4_RNI3LMT              ORCALUT4     Z        Out     1.313     26.270 f     -         
CPU_DIN_sn_N_4_i_li                                                    Net          -        -       -         -            16        
mcuResourcesInst.memoryMapperInst.CPU_DIN_am[1]                        ORCALUT4     C        In      0.000     26.270 f     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_am[1]                        ORCALUT4     Z        Out     1.017     27.287 r     -         
CPU_DIN_am[1]                                                          Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_DIN[1]                           PFUMX        BLUT     In      0.000     27.287 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN[1]                           PFUMX        Z        Out     0.390     27.677 r     -         
CPU_DIN[1]                                                             Net          -        -       -         -            4         
coreInst.programCounterInst.ARGA_0_iv_i_a2[1]                          ORCALUT4     A        In      0.000     27.677 r     -         
coreInst.programCounterInst.ARGA_0_iv_i_a2[1]                          ORCALUT4     Z        Out     1.017     28.694 f     -         
N_607                                                                  Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_1_0                                CCU2D        B0       In      0.000     28.694 f     -         
coreInst.programCounterInst.SUM_cry_1_0                                CCU2D        COUT     Out     1.544     30.238 r     -         
SUM_cry_2                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_3_0                                CCU2D        CIN      In      0.000     30.238 r     -         
coreInst.programCounterInst.SUM_cry_3_0                                CCU2D        COUT     Out     0.143     30.381 r     -         
SUM_cry_4                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_5_0                                CCU2D        CIN      In      0.000     30.381 r     -         
coreInst.programCounterInst.SUM_cry_5_0                                CCU2D        COUT     Out     0.143     30.524 r     -         
SUM_cry_6                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_7_0                                CCU2D        CIN      In      0.000     30.524 r     -         
coreInst.programCounterInst.SUM_cry_7_0                                CCU2D        COUT     Out     0.143     30.667 r     -         
SUM_cry_8                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_9_0                                CCU2D        CIN      In      0.000     30.667 r     -         
coreInst.programCounterInst.SUM_cry_9_0                                CCU2D        COUT     Out     0.143     30.809 r     -         
SUM_cry_10                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_11_0                               CCU2D        CIN      In      0.000     30.809 r     -         
coreInst.programCounterInst.SUM_cry_11_0                               CCU2D        COUT     Out     0.143     30.952 r     -         
SUM_cry_12                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_13_0                               CCU2D        CIN      In      0.000     30.952 r     -         
coreInst.programCounterInst.SUM_cry_13_0                               CCU2D        COUT     Out     0.143     31.095 r     -         
SUM_cry_14                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_s_15_0                                 CCU2D        CIN      In      0.000     31.095 r     -         
coreInst.programCounterInst.SUM_s_15_0                                 CCU2D        S0       Out     1.685     32.780 r     -         
SUM[15]                                                                Net          -        -       -         -            3         
coreInst.programCounterInst.PC_A_NEXT_6_0[15]                          ORCALUT4     C        In      0.000     32.780 r     -         
coreInst.programCounterInst.PC_A_NEXT_6_0[15]                          ORCALUT4     Z        Out     0.617     33.397 r     -         
PC_A_NEXT[15]                                                          Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A[15]                                   FD1P3BX      D        In      0.000     33.397 r     -         
======================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.089

    - Propagation time:                      33.397
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -28.308

    Number of logic level(s):                34
    Starting point:                          coreInst.instructionLatchInst.DEBUG_OPX_fast[2] / Q
    Ending point:                            coreInst.programCounterInst.PC_A[15] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [falling] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                                      Pin      Pin               Arrival      No. of    
Name                                                                   Type         Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionLatchInst.DEBUG_OPX_fast[2]                        FD1P3DX      Q        Out     1.108     1.108 r      -         
DEBUG_OPX_fast[2]                                                      Net          -        -       -         -            3         
coreInst.fullALUInst.ccRegs.m14_0_mb_N_2L1_0                           ORCALUT4     D        In      0.000     1.108 r      -         
coreInst.fullALUInst.ccRegs.m14_0_mb_N_2L1_0                           ORCALUT4     Z        Out     1.017     2.125 f      -         
m14_0_mb_N_2L1_0                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.ccRegs.m14_0_mb                                   ORCALUT4     B        In      0.000     2.125 f      -         
coreInst.fullALUInst.ccRegs.m14_0_mb                                   ORCALUT4     Z        Out     1.265     3.389 r      -         
N_27                                                                   Net          -        -       -         -            8         
coreInst.busControllerInst.sequencer.ADDR_BUSX_R_3_0_iv_i_m2_N_2L1     ORCALUT4     A        In      0.000     3.389 r      -         
coreInst.busControllerInst.sequencer.ADDR_BUSX_R_3_0_iv_i_m2_N_2L1     ORCALUT4     Z        Out     1.017     4.406 r      -         
ADDR_BUSX_R_3_0_iv_i_m2_N_2L1                                          Net          -        -       -         -            1         
coreInst.busControllerInst.sequencer.ADDR_BUSX_R_3_0_iv_i_m2[1]        ORCALUT4     C        In      0.000     4.406 r      -         
coreInst.busControllerInst.sequencer.ADDR_BUSX_R_3_0_iv_i_m2[1]        ORCALUT4     Z        Out     1.233     5.639 r      -         
N_262                                                                  Net          -        -       -         -            6         
coreInst.fullALUInst.muxB.ALUB_DATA_bm_RNO[1]                          ORCALUT4     A        In      0.000     5.639 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_bm_RNO[1]                          ORCALUT4     Z        Out     1.017     6.656 r      -         
d_N_4_i_0_li                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.muxB.ALUB_DATA_bm[1]                              ORCALUT4     A        In      0.000     6.656 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_bm[1]                              ORCALUT4     Z        Out     1.017     7.673 f      -         
ALUB_DATA_bm[1]                                                        Net          -        -       -         -            1         
coreInst.fullALUInst.muxB.ALUB_DATA[1]                                 PFUMX        ALUT     In      0.000     7.673 f      -         
coreInst.fullALUInst.muxB.ALUB_DATA[1]                                 PFUMX        Z        Out     0.660     8.332 f      -         
ALUB_DATA[1]                                                           Net          -        -       -         -            90        
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_0_0                CCU2D        D1       In      0.000     8.332 f      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_0_0                CCU2D        COUT     Out     1.544     9.877 r      -         
madd_0_cry_0                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_1_0                CCU2D        CIN      In      0.000     9.877 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_0_cry_1_0                CCU2D        S0       Out     1.621     11.498 r     -         
madd_0[2]                                                              Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_8_cry_0_0                CCU2D        C1       In      0.000     11.498 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_8_cry_0_0                CCU2D        COUT     Out     1.544     13.042 r     -         
madd_8_cry_0                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_8_cry_1_0                CCU2D        CIN      In      0.000     13.042 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_8_cry_1_0                CCU2D        S1       Out     1.621     14.663 r     -         
madd_8[4]                                                              Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_0_0               CCU2D        B1       In      0.000     14.663 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_0_0               CCU2D        COUT     Out     1.544     16.208 r     -         
madd_12_cry_0                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_1_0               CCU2D        CIN      In      0.000     16.208 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_1_0               CCU2D        COUT     Out     0.143     16.351 r     -         
madd_12_cry_2                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_3_0               CCU2D        CIN      In      0.000     16.351 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_3_0               CCU2D        COUT     Out     0.143     16.494 r     -         
madd_12_cry_4                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_5_0               CCU2D        CIN      In      0.000     16.494 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_12_cry_5_0               CCU2D        S1       Out     1.549     18.043 r     -         
madd_12[10]                                                            Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_1_0               CCU2D        C1       In      0.000     18.043 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_1_0               CCU2D        COUT     Out     1.544     19.587 r     -         
madd_14_cry_2                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_3_0               CCU2D        CIN      In      0.000     19.587 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_3_0               CCU2D        COUT     Out     0.143     19.730 r     -         
madd_14_cry_4                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_5_0               CCU2D        CIN      In      0.000     19.730 r     -         
coreInst.fullALUInst.aluInst.un21_RESULT.madd_14_cry_5_0               CCU2D        S1       Out     1.621     21.351 r     -         
un21_RESULT[14]                                                        Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.un5_RAM_MAPlto14_s_0_mb              ORCALUT4     B        In      0.000     21.351 r     -         
mcuResourcesInst.memoryMapperInst.un5_RAM_MAPlto14_s_0_mb              ORCALUT4     Z        Out     1.193     22.544 f     -         
un5_RAM_MAPlto14_out                                                   Net          -        -       -         -            4         
mcuResourcesInst.memoryMapperInst.INT_MAP_11_1                         ORCALUT4     D        In      0.000     22.544 f     -         
mcuResourcesInst.memoryMapperInst.INT_MAP_11_1                         ORCALUT4     Z        Out     1.089     23.632 r     -         
INT_MAP_11_1                                                           Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.GPIO_MAP                             ORCALUT4     D        In      0.000     23.632 r     -         
mcuResourcesInst.memoryMapperInst.GPIO_MAP                             ORCALUT4     Z        Out     1.325     24.957 r     -         
GPIO_MAP                                                               Net          -        -       -         -            20        
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_4_RNI3LMT              ORCALUT4     B        In      0.000     24.957 r     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_4_RNI3LMT              ORCALUT4     Z        Out     1.313     26.270 f     -         
CPU_DIN_sn_N_4_i_li                                                    Net          -        -       -         -            16        
mcuResourcesInst.memoryMapperInst.CPU_DIN_am[1]                        ORCALUT4     C        In      0.000     26.270 f     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_am[1]                        ORCALUT4     Z        Out     1.017     27.287 r     -         
CPU_DIN_am[1]                                                          Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_DIN[1]                           PFUMX        BLUT     In      0.000     27.287 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN[1]                           PFUMX        Z        Out     0.390     27.677 r     -         
CPU_DIN[1]                                                             Net          -        -       -         -            4         
coreInst.programCounterInst.ARGA_0_iv_i_a2[1]                          ORCALUT4     A        In      0.000     27.677 r     -         
coreInst.programCounterInst.ARGA_0_iv_i_a2[1]                          ORCALUT4     Z        Out     1.017     28.694 f     -         
N_607                                                                  Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_1_0                                CCU2D        B0       In      0.000     28.694 f     -         
coreInst.programCounterInst.SUM_cry_1_0                                CCU2D        COUT     Out     1.544     30.238 r     -         
SUM_cry_2                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_3_0                                CCU2D        CIN      In      0.000     30.238 r     -         
coreInst.programCounterInst.SUM_cry_3_0                                CCU2D        COUT     Out     0.143     30.381 r     -         
SUM_cry_4                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_5_0                                CCU2D        CIN      In      0.000     30.381 r     -         
coreInst.programCounterInst.SUM_cry_5_0                                CCU2D        COUT     Out     0.143     30.524 r     -         
SUM_cry_6                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_7_0                                CCU2D        CIN      In      0.000     30.524 r     -         
coreInst.programCounterInst.SUM_cry_7_0                                CCU2D        COUT     Out     0.143     30.667 r     -         
SUM_cry_8                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_9_0                                CCU2D        CIN      In      0.000     30.667 r     -         
coreInst.programCounterInst.SUM_cry_9_0                                CCU2D        COUT     Out     0.143     30.809 r     -         
SUM_cry_10                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_11_0                               CCU2D        CIN      In      0.000     30.809 r     -         
coreInst.programCounterInst.SUM_cry_11_0                               CCU2D        COUT     Out     0.143     30.952 r     -         
SUM_cry_12                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_13_0                               CCU2D        CIN      In      0.000     30.952 r     -         
coreInst.programCounterInst.SUM_cry_13_0                               CCU2D        COUT     Out     0.143     31.095 r     -         
SUM_cry_14                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_s_15_0                                 CCU2D        CIN      In      0.000     31.095 r     -         
coreInst.programCounterInst.SUM_s_15_0                                 CCU2D        S0       Out     1.685     32.780 r     -         
SUM[15]                                                                Net          -        -       -         -            3         
coreInst.programCounterInst.PC_A_NEXT_6_0[15]                          ORCALUT4     C        In      0.000     32.780 r     -         
coreInst.programCounterInst.PC_A_NEXT_6_0[15]                          ORCALUT4     Z        Out     0.617     33.397 r     -         
PC_A_NEXT[15]                                                          Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A[15]                                   FD1P3BX      D        In      0.000     33.397 r     -         
======================================================================================================================================




====================================
Detailed Report for Clock: mcu|PIN_DEBUG_WRN
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                                  Arrival          
Instance                            Reference             Type        Pin     Net             Time        Slack
                                    Clock                                                                      
---------------------------------------------------------------------------------------------------------------
coreInst.debugger.opReg.DOUT[0]     mcu|PIN_DEBUG_WRN     FD1P3DX     Q       DEBUG_OP[0]     1.044       8.851
===============================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                  Required          
Instance                                         Reference             Type        Pin     Net             Time         Slack
                                                 Clock                                                                       
-----------------------------------------------------------------------------------------------------------------------------
coreInst.debugger.requestGen.dhReqReg.Q_R[0]     mcu|PIN_DEBUG_WRN     FD1P3DX     D       DEBUG_OP[0]     9.894        8.851
=============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.894

    - Propagation time:                      1.044
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.851

    Number of logic level(s):                0
    Starting point:                          coreInst.debugger.opReg.DOUT[0] / Q
    Ending point:                            coreInst.debugger.requestGen.dhReqReg.Q_R[0] / D
    The start point is clocked by            mcu|PIN_DEBUG_WRN [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_DEBUG_WRN [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
coreInst.debugger.opReg.DOUT[0]                  FD1P3DX     Q        Out     1.044     1.044 r     -         
DEBUG_OP[0]                                      Net         -        -       -         -           2         
coreInst.debugger.requestGen.dhReqReg.Q_R[0]     FD1P3DX     D        In      0.000     1.044 r     -         
==============================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:30s; Memory used current: 224MB peak: 277MB)


Finished timing report (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:30s; Memory used current: 224MB peak: 277MB)

---------------------------------------
Resource Usage Report
Part: lcmxo3l_6900c-5

Register bits: 378 of 54912 (1%)
PIC Latch:       0
I/O cells:       92
Block Rams : 26 of 240 (10%)


Details:
BB:             8
CCU2D:          289
DP8KC:          26
FD1P3AX:        21
FD1P3BX:        23
FD1P3DX:        208
FD1P3IX:        10
FD1S3AX:        4
FD1S3BX:        6
FD1S3DX:        53
FD1S3IX:        38
GSR:            1
IB:             31
IFS1P3DX:       9
INV:            5
L6MUX21:        19
MUX41:          16
OB:             42
OBZ:            11
OFS1P3BX:       5
OFS1P3DX:       1
ORCALUT4:       1383
PFUMX:          134
PUR:            1
VHI:            41
VLO:            41
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:30s; Memory used current: 78MB peak: 277MB)

Process took 0h:00m:31s realtime, 0h:00m:30s cputime
# Sat Dec 16 15:11:16 2023

###########################################################]
