# ğŸ“˜ AMBA APB Masterâ€“Slave System (Verilog HDL)

A **protocol-compliant, deadlock-safe AMBA APB implementation** in Verilog HDL featuring an FSM-based master, multi-slave support, address decoding interconnect, and a protocol-aware verification testbench.

---

## ğŸ”– Overview (TL;DR)

This project implements a **fully functional AMBA APB (Advanced Peripheral Bus) system** using Verilog HDL. It strictly follows **APB3 timing and handshake rules** and demonstrates:

* Correct read/write transactions
* Wait-state handling via `PREADY`
* Error reporting using `PSLVERR`
* Clean FSM-based protocol sequencing

The design is intended for **learning, labs, and RTL/VLSI interviews**, not for high-performance production SoCs.

---

## ğŸ§  What is APB?

APB (Advanced Peripheral Bus) is part of the **ARM AMBA bus family**, optimized for:

* Low-bandwidth peripherals
* Register and control access
* Low power consumption
* Minimal hardware complexity

### Key APB Characteristics

* Single-cycle **SETUP** phase
* Single or multi-cycle **ENABLE** phase
* No burst transactions
* No pipelining
* Simple handshake using `PREADY` and `PSLVERR`

> This project follows **APB3-style behavior**.

---

## ğŸ¯ Project Scope

### âœ” Included

* Educational, interview-grade APB design
* Strict protocol correctness
* Clean and readable RTL
* Deterministic and deadlock-free behavior

### âŒ Not Included

* High-performance or production-grade fabric
* Burst or pipelined transfers
* APB4 advanced features

---

## âœ¨ Features

* FSM-based APB Master (`IDLE â†’ SETUP â†’ ENABLE`)
* Protocol-compliant signal timing
* Read and write transaction support
* Two APB slaves with address-based selection
* Deadlock-free `PREADY` aggregation
* Proper `PSLVERR` handling
* Back-to-back transfer capability
* Deterministic reset behavior
* Clean, protocol-aware testbench
* Waveform and console-based verification

---

## ğŸ—ï¸ Architecture Overview

```
User / Testbench
        â”‚
        â–¼
   APB Master (FSM)
        â”‚
        â–¼
  APB Interconnect (Top)
        â”‚
   â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”
   â–¼         â–¼
APB Slave 1  APB Slave 2
```

### Component Responsibilities

* **APB Master**: Generates all APB protocol signals
* **Interconnect**: Decodes addresses and routes responses
* **Slaves**: Memory-mapped peripherals
* **Testbench**: Drives and verifies transactions

---

## ğŸ§© Block Descriptions

### ğŸ”¹ APB Master

* Implements APB protocol sequencing
* FSM controls `SETUP` and `ENABLE` phases
* Latches address and control signals in `SETUP`
* Handles wait states via `PREADY`

### ğŸ”¹ APB Interconnect (Top Module)

* Address-based slave selection
* Aggregates `PREADY` and `PSLVERR`
* Multiplexes `PRDATA`
* Prevents deadlock on invalid address decode

### ğŸ”¹ APB Slave

* 256-byte memory-mapped peripheral
* Responds only during `ENABLE` phase
* Supports read and write accesses
* Detects invalid address accesses

### ğŸ”¹ Testbench

* Drives valid and invalid APB transactions
* Captures data at true transfer completion
* Displays transaction summaries in console
* Generates waveforms for visual inspection

---

## ğŸ”„ Finite State Machine (FSM)

### FSM States

| State  | Description                      |
| ------ | -------------------------------- |
| IDLE   | No active transaction            |
| SETUP  | Address/control phase (`PSEL=1`) |
| ENABLE | Data phase (`PENABLE=1`)         |

### FSM Behavior

* `IDLE â†’ SETUP` on transfer request
* `SETUP â†’ ENABLE` unconditionally
* `ENABLE â†’ IDLE / SETUP` based on `PREADY` and next request

---

## ğŸ”Œ Interface Signals

### Master Inputs

* `pclk` â€“ APB clock
* `presetn` â€“ Active-low reset
* `transfer` â€“ Transfer request
* `read`, `write` â€“ Operation type
* `apb_read_paddr`, `apb_write_paddr` â€“ Address inputs
* `apb_write_data` â€“ Write data

### APB Bus Signals

* `PSELx` â€“ Slave select
* `PENABLE` â€“ Data phase indicator
* `PWRITE` â€“ Read/Write control
* `PADDR` â€“ Address bus
* `PWDATA` â€“ Write data
* `PRDATA` â€“ Read data
* `PREADY` â€“ Transfer complete
* `PSLVERR` â€“ Error indicator

---

## âš™ï¸ Parameters & Configuration

### Current Design Assumptions

* Address width: **8 bits**
* Data width: **8 bits**
* Number of slaves: **2**

### Address Map

| Slave   | Address Range |
| ------- | ------------- |
| Slave 1 | `0x00 â€“ 0x7F` |
| Slave 2 | `0x80 â€“ 0xFF` |

> The design can be extended via parameterization.

---

## ğŸ” Transaction Flow

1. User asserts `transfer` with read/write
2. Master enters `SETUP` and latches signals
3. Master transitions to `ENABLE`
4. Slave processes the request
5. Slave asserts `PREADY` (and `PSLVERR` if required)
6. Master completes transfer
7. Read data captured (for read operations)

---

## â±ï¸ Timing & Clocking

* All logic synchronous to `pclk`
* Reset is asynchronous, active-low
* APB timing rules strictly followed:

  * Signals stable from `SETUP` through `ENABLE`
  * `PREADY` sampled only during `ENABLE`

---

## ğŸ§ª Simulation & Verification

Verification uses a **directed, protocol-aware testbench**:

* Timeout-protected waits
* Snapshot capture at `PENABLE && PREADY`
* Console logs for transaction summaries
* Waveform inspection using VCD

---

## ğŸ“Š Example Simulation Output

```
WRITE to 0x25 â†’ SUCCESS
READ  from 0x25 â†’ Data = 0xAB
WRITE to 0x80 â†’ PSLVERR asserted
```

### Waveform Confirms

* Correct SETUP/ENABLE sequencing
* Stable signals during ENABLE
* Proper error handling without deadlock

---

## ğŸš€ Quick Start

```
# Compile
iverilog -o apb_tb *.v

# Run simulation
vvp apb_tb

# View waveform
gtkwave waveform.vcd
```

---

## ğŸ› ï¸ Tools Used

* Verilog HDL
* Icarus Verilog (iverilog)
* GTKWave
* (Optional) ModelSim / Vivado Simulator / EPWave

---

## ğŸ“ Directory Structure

```
â”œâ”€â”€ APB_master.v
â”œâ”€â”€ APB_slave.v
â”œâ”€â”€ APB_top.v
â”œâ”€â”€ testbench.v
â”œâ”€â”€ waveform.vcd
â””â”€â”€ README.md
```

---

## âš ï¸ Limitations

* Single outstanding transaction
* Fixed address map
* APB3 only (no APB4 extensions)
* No burst or pipelined transfers
* Fixed slave response latency
* No assertion-based verification

---

## ğŸ”® Future Enhancements

* Parameterized number of slaves
* APB4 support (`PSTRB`, `PPROT`)
* Configurable address and data widths
* Assertion-based verification (SVA)
* Randomized and coverage-driven testing
* Power-aware enhancements (clock gating)

---

**Author:** Devansh Swaroop
**Domain:** RTL Design Â· AMBA Protocols Â· VLSI / SoC Design
 
