---
layout: post
comments: true
title: "Designing a SOC using a wishbone bus"
tags: [Electronics,verilog]
---

Here we go again, I'm trying to improve over my VGA controller, now
adding some processing capabilities.

## Linkography

 - [WISHBONE specification](https://zipcpu.com/doc/wbspec_b4.pdf)
 - [Building a Simple Wishbone Master](https://zipcpu.com/blog/2017/06/08/simple-wb-master.html)
 - [WISHBONE Frequently Asked Questions (FAQ)](http://www.pldworld.com/_hdl/2/_ip/-silicore.net/wishfaq.htm)
