--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml ControlUnit.twx ControlUnit.ncd -o ControlUnit.twr
ControlUnit.pcf

Design file:              ControlUnit.ncd
Physical constraint file: ControlUnit.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
opCode<0>   |    0.482(R)|      FAST  |    1.786(R)|      SLOW  |clk_BUFGP         |   0.000|
opCode<1>   |    0.456(R)|      FAST  |    1.885(R)|      SLOW  |clk_BUFGP         |   0.000|
opCode<2>   |    0.345(R)|      FAST  |    1.988(R)|      SLOW  |clk_BUFGP         |   0.000|
reset       |   -0.406(R)|      FAST  |    2.618(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
add_enable  |         6.544(R)|      SLOW  |         2.898(R)|      FAST  |clk_BUFGP         |   0.000|
div_enable  |         6.554(R)|      SLOW  |         2.908(R)|      FAST  |clk_BUFGP         |   0.000|
eq_enable   |         6.537(R)|      SLOW  |         2.892(R)|      FAST  |clk_BUFGP         |   0.000|
mul_enable  |         6.560(R)|      SLOW  |         2.915(R)|      FAST  |clk_BUFGP         |   0.000|
reset_enable|         6.535(R)|      SLOW  |         2.890(R)|      FAST  |clk_BUFGP         |   0.000|
sub_enable  |         6.546(R)|      SLOW  |         2.900(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+


Analysis completed Tue May 23 20:01:46 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 753 MB



