
*** Running vivado
    with args -log spi_flash_read.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source spi_flash_read.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'D:/wyc/vivado2019.2/Vivado/2019.2/scripts/Vivado_init.tcl'
source spi_flash_read.tcl -notrace
Command: synth_design -top spi_flash_read -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6856 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1021.484 ; gain = 234.551
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'spi_flash_read' [E:/my_work/A3P250/vivado/RD_FLASH/RD_FLASH.srcs/sources_1/new/spi_flash_read.v:5]
	Parameter CNT_MAX bound to: 20'b11110100001000111111 
	Parameter UART_BPS bound to: 14'b10010110000000 
	Parameter CLK_FREQ bound to: 26'b00100110001001011010000000 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [E:/my_work/A3P250/vivado/RD_FLASH/RD_FLASH.runs/synth_1/.Xil/Vivado-20664-DESKTOP-I9U844P/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [E:/my_work/A3P250/vivado/RD_FLASH/RD_FLASH.runs/synth_1/.Xil/Vivado-20664-DESKTOP-I9U844P/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'key_filter' [E:/my_work/A3P250/vivado/RD_FLASH/RD_FLASH.srcs/sources_1/new/key_filter.v:3]
	Parameter CNT_MAX bound to: 20'b11110100001000111111 
INFO: [Synth 8-6155] done synthesizing module 'key_filter' (2#1) [E:/my_work/A3P250/vivado/RD_FLASH/RD_FLASH.srcs/sources_1/new/key_filter.v:3]
INFO: [Synth 8-6157] synthesizing module 'flash_read_ctrl' [E:/my_work/A3P250/vivado/RD_FLASH/RD_FLASH.srcs/sources_1/new/flash_read_ctrl.v:4]
	Parameter IDLE bound to: 3'b001 
	Parameter READ bound to: 3'b010 
	Parameter SEND bound to: 3'b100 
	Parameter READ_INST bound to: 8'b00000011 
	Parameter NUM_DATA bound to: 16'b0000000001100100 
	Parameter SECTOR_ADDR bound to: 8'b00000000 
	Parameter PAGE_ADDR bound to: 8'b00000000 
	Parameter BYTE_ADDR bound to: 8'b00000000 
	Parameter CNT_WAIT_MAX bound to: 16'b0100111000100000 
INFO: [Synth 8-6157] synthesizing module 'uart_rx_data' [E:/my_work/A3P250/vivado/RD_FLASH/RD_FLASH.runs/synth_1/.Xil/Vivado-20664-DESKTOP-I9U844P/realtime/uart_rx_data_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx_data' (3#1) [E:/my_work/A3P250/vivado/RD_FLASH/RD_FLASH.runs/synth_1/.Xil/Vivado-20664-DESKTOP-I9U844P/realtime/uart_rx_data_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/my_work/A3P250/vivado/RD_FLASH/RD_FLASH.srcs/sources_1/new/flash_read_ctrl.v:249]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [E:/my_work/A3P250/vivado/RD_FLASH/RD_FLASH.runs/synth_1/.Xil/Vivado-20664-DESKTOP-I9U844P/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (4#1) [E:/my_work/A3P250/vivado/RD_FLASH/RD_FLASH.runs/synth_1/.Xil/Vivado-20664-DESKTOP-I9U844P/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'READ_ILA'. This will prevent further optimization [E:/my_work/A3P250/vivado/RD_FLASH/RD_FLASH.srcs/sources_1/new/flash_read_ctrl.v:249]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'your_instance_name'. This will prevent further optimization [E:/my_work/A3P250/vivado/RD_FLASH/RD_FLASH.srcs/sources_1/new/flash_read_ctrl.v:238]
INFO: [Synth 8-6155] done synthesizing module 'flash_read_ctrl' (5#1) [E:/my_work/A3P250/vivado/RD_FLASH/RD_FLASH.srcs/sources_1/new/flash_read_ctrl.v:4]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [E:/my_work/A3P250/vivado/RD_FLASH/RD_FLASH.srcs/sources_1/new/uart_tx.v:3]
	Parameter UART_BPS bound to: 14'b10010110000000 
	Parameter CLK_FREQ bound to: 26'b00100110001001011010000000 
	Parameter BAUD_CNT_MAX bound to: 26'b00000000000000010000010001 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (6#1) [E:/my_work/A3P250/vivado/RD_FLASH/RD_FLASH.srcs/sources_1/new/uart_tx.v:3]
INFO: [Synth 8-6155] done synthesizing module 'spi_flash_read' (7#1) [E:/my_work/A3P250/vivado/RD_FLASH/RD_FLASH.srcs/sources_1/new/spi_flash_read.v:5]
WARNING: [Synth 8-3331] design spi_flash_read has unconnected port key[3]
WARNING: [Synth 8-3331] design spi_flash_read has unconnected port key[2]
WARNING: [Synth 8-3331] design spi_flash_read has unconnected port key[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1097.594 ; gain = 310.660
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1097.594 ; gain = 310.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1097.594 ; gain = 310.660
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1097.594 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/my_work/A3P250/vivado/RD_FLASH/RD_FLASH.srcs/sources_1/ip/uart_rx_data/uart_rx_data/uart_rx_data_in_context.xdc] for cell 'flash_read_ctrl_inst/your_instance_name'
Finished Parsing XDC File [e:/my_work/A3P250/vivado/RD_FLASH/RD_FLASH.srcs/sources_1/ip/uart_rx_data/uart_rx_data/uart_rx_data_in_context.xdc] for cell 'flash_read_ctrl_inst/your_instance_name'
Parsing XDC File [e:/my_work/A3P250/vivado/RD_FLASH/RD_FLASH.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'flash_read_ctrl_inst/READ_ILA'
Finished Parsing XDC File [e:/my_work/A3P250/vivado/RD_FLASH/RD_FLASH.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'flash_read_ctrl_inst/READ_ILA'
Parsing XDC File [e:/my_work/A3P250/vivado/RD_FLASH/RD_FLASH.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [e:/my_work/A3P250/vivado/RD_FLASH/RD_FLASH.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Parsing XDC File [E:/my_work/A3P250/vivado/RD_FLASH/RD_FLASH.srcs/constrs_1/new/top.xdc]
WARNING: [Vivado 12-584] No ports matched 'rx'. [E:/my_work/A3P250/vivado/RD_FLASH/RD_FLASH.srcs/constrs_1/new/top.xdc:12]
Finished Parsing XDC File [E:/my_work/A3P250/vivado/RD_FLASH/RD_FLASH.srcs/constrs_1/new/top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/my_work/A3P250/vivado/RD_FLASH/RD_FLASH.srcs/constrs_1/new/top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/spi_flash_read_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/my_work/A3P250/vivado/RD_FLASH/RD_FLASH.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi_flash_read_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spi_flash_read_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1204.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1204.191 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1204.191 ; gain = 417.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1204.191 ; gain = 417.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for flash_read_ctrl_inst/your_instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for flash_read_ctrl_inst/READ_ILA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1204.191 ; gain = 417.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                              001 |                              001
                    READ |                              010 |                              010
                    SEND |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'flash_read_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1204.191 ; gain = 417.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module key_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module flash_read_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design spi_flash_read has unconnected port key[3]
WARNING: [Synth 8-3331] design spi_flash_read has unconnected port key[2]
WARNING: [Synth 8-3331] design spi_flash_read has unconnected port key[1]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1204.191 ; gain = 417.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1204.191 ; gain = 417.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1204.191 ; gain = 417.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1204.191 ; gain = 417.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1206.410 ; gain = 419.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1206.410 ; gain = 419.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1206.410 ; gain = 419.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1206.410 ; gain = 419.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1206.410 ; gain = 419.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1206.410 ; gain = 419.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |uart_rx_data  |         1|
|2     |ila_0         |         1|
|3     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |clk_wiz_0    |     1|
|2     |ila_0        |     1|
|3     |uart_rx_data |     1|
|4     |CARRY4       |    19|
|5     |LUT1         |     5|
|6     |LUT2         |    32|
|7     |LUT3         |    31|
|8     |LUT4         |    43|
|9     |LUT5         |    28|
|10    |LUT6         |    19|
|11    |MUXF7        |     1|
|12    |FDCE         |   124|
|13    |FDPE         |     3|
|14    |IBUF         |     4|
|15    |OBUF         |     4|
+------+-------------+------+

Report Instance Areas: 
+------+-----------------------+----------------+------+
|      |Instance               |Module          |Cells |
+------+-----------------------+----------------+------+
|1     |top                    |                |   339|
|2     |  flash_read_ctrl_inst |flash_read_ctrl |   218|
|3     |  key_filter_inst      |key_filter      |    54|
|4     |  uart_tx_inst         |uart_tx         |    56|
+------+-----------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1206.410 ; gain = 419.477
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1206.410 ; gain = 312.879
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1206.410 ; gain = 419.477
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1218.473 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1224.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1224.668 ; gain = 739.281
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1224.668 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/my_work/A3P250/vivado/RD_FLASH/RD_FLASH.runs/synth_1/spi_flash_read.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file spi_flash_read_utilization_synth.rpt -pb spi_flash_read_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug 21 11:08:43 2024...
