# FPGA-Verilog
Projects implemented in Nexys A7 for the 'Digital Systems Lab' class
