0.6
2018.3
Dec  7 2018
00:33:28
D:/Counter/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Counter/project_1/project_1.srcs/sources_1/new/clk_counter.v,1741803870,verilog,,,,clk_counter;clockdivider;counter,,,,,,,,
