

================================================================
== Vitis HLS Report for 'ImageTransform_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8'
================================================================
* Date:           Fri Jun 14 11:19:42 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        HLS_examen
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.840 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_63_7_VITIS_LOOP_64_8  |        ?|        ?|        21|          3|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1037|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    182|    -|
|Register         |        -|    -|    1194|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1194|   1283|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln63_1_fu_221_p2       |         +|   0|  0|   71|          64|           1|
    |add_ln63_fu_204_p2         |         +|   0|  0|  135|         128|           1|
    |add_ln64_1_fu_296_p2       |         +|   0|  0|   71|          64|          64|
    |add_ln64_2_fu_300_p2       |         +|   0|  0|   71|          64|          64|
    |add_ln64_3_fu_286_p2       |         +|   0|  0|   71|          64|           1|
    |add_ln64_4_fu_277_p2       |         +|   0|  0|   64|          64|          64|
    |add_ln64_fu_281_p2         |         +|   0|  0|   64|          64|          64|
    |sub_ln63_fu_250_p2         |         -|   0|  0|   71|          64|          64|
    |sub_ln64_fu_262_p2         |         -|   0|  0|   71|          64|          64|
    |ap_block_pp0_stage1_01001  |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage2_01001  |       and|   0|  0|    2|           1|           1|
    |icmp_ln63_fu_199_p2        |      icmp|   0|  0|  135|         128|         128|
    |icmp_ln64_fu_216_p2        |      icmp|   0|  0|   71|          64|          64|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001  |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage2_11001  |        or|   0|  0|    2|           1|           1|
    |select_ln63_fu_233_p3      |    select|   0|  0|   64|           1|          64|
    |select_ln64_fu_227_p3      |    select|   0|  0|   64|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 1037|         841|         652|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  20|          4|    1|          4|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg  |   9|          2|    1|          2|
    |indvar26_fu_84                    |   9|          2|   64|        128|
    |indvar28_fu_80                    |   9|          2|   64|        128|
    |indvar_flatten13_fu_88            |   9|          2|  128|        256|
    |input_r_blk_n_AR                  |   9|          2|    1|          2|
    |input_r_blk_n_R                   |   9|          2|    1|          2|
    |output_r_blk_n_AW                 |   9|          2|    1|          2|
    |output_r_blk_n_B                  |   9|          2|    1|          2|
    |output_r_blk_n_W                  |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 182|         40|  272|        546|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |add_ln63_1_reg_387                |   64|   0|   64|          0|
    |add_ln63_reg_366                  |  128|   0|  128|          0|
    |add_ln64_reg_407                  |   64|   0|   64|          0|
    |ap_CS_fsm                         |    3|   0|    3|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |    1|   0|    1|          0|
    |icmp_ln63_reg_362                 |    1|   0|    1|          0|
    |icmp_ln64_reg_381                 |    1|   0|    1|          0|
    |indvar26_fu_84                    |   64|   0|   64|          0|
    |indvar26_load_reg_376             |   64|   0|   64|          0|
    |indvar28_fu_80                    |   64|   0|   64|          0|
    |indvar28_load_reg_371             |   64|   0|   64|          0|
    |indvar_flatten13_fu_88            |  128|   0|  128|          0|
    |input_r_addr_reg_413              |   64|   0|   64|          0|
    |output_r_addr_reg_419             |   64|   0|   64|          0|
    |reg_166                           |    8|   0|    8|          0|
    |select_ln64_reg_392               |   64|   0|   64|          0|
    |sext_ln27_cast_reg_357            |   64|   0|   64|          0|
    |sub_ln63_reg_397                  |   57|   0|   64|          7|
    |sub_ln64_reg_402                  |   64|   0|   64|          0|
    |zext_ln28_1_cast_reg_352          |   21|   0|   64|         43|
    |icmp_ln63_reg_362                 |   64|  32|    1|          0|
    |output_r_addr_reg_419             |   64|  32|   64|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 1194|  64| 1181|         50|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+-------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  ImageTransform_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  ImageTransform_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  ImageTransform_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  ImageTransform_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  ImageTransform_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  ImageTransform_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8|  return value|
|m_axi_input_r_AWVALID    |  out|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_AWREADY    |   in|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_AWADDR     |  out|   64|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_AWID       |  out|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_AWLEN      |  out|   32|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_AWSIZE     |  out|    3|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_AWBURST    |  out|    2|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_AWLOCK     |  out|    2|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_AWCACHE    |  out|    4|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_AWPROT     |  out|    3|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_AWQOS      |  out|    4|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_AWREGION   |  out|    4|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_AWUSER     |  out|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_WVALID     |  out|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_WREADY     |   in|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_WDATA      |  out|    8|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_WSTRB      |  out|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_WLAST      |  out|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_WID        |  out|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_WUSER      |  out|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_ARVALID    |  out|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_ARREADY    |   in|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_ARADDR     |  out|   64|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_ARID       |  out|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_ARLEN      |  out|   32|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_ARSIZE     |  out|    3|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_ARBURST    |  out|    2|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_ARLOCK     |  out|    2|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_ARCACHE    |  out|    4|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_ARPROT     |  out|    3|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_ARQOS      |  out|    4|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_ARREGION   |  out|    4|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_ARUSER     |  out|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_RVALID     |   in|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_RREADY     |  out|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_RDATA      |   in|    8|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_RLAST      |   in|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_RID        |   in|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_RFIFONUM   |   in|   11|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_RUSER      |   in|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_RRESP      |   in|    2|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_BVALID     |   in|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_BREADY     |  out|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_BRESP      |   in|    2|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_BID        |   in|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_BUSER      |   in|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_output_r_AWVALID   |  out|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_AWREADY   |   in|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_AWADDR    |  out|   64|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_AWID      |  out|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_AWLEN     |  out|   32|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_AWSIZE    |  out|    3|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_AWBURST   |  out|    2|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_AWLOCK    |  out|    2|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_AWCACHE   |  out|    4|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_AWPROT    |  out|    3|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_AWQOS     |  out|    4|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_AWREGION  |  out|    4|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_AWUSER    |  out|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_WVALID    |  out|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_WREADY    |   in|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_WDATA     |  out|    8|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_WSTRB     |  out|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_WLAST     |  out|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_WID       |  out|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_WUSER     |  out|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_ARVALID   |  out|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_ARREADY   |   in|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_ARADDR    |  out|   64|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_ARID      |  out|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_ARLEN     |  out|   32|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_ARSIZE    |  out|    3|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_ARBURST   |  out|    2|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_ARLOCK    |  out|    2|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_ARCACHE   |  out|    4|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_ARPROT    |  out|    3|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_ARQOS     |  out|    4|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_ARREGION  |  out|    4|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_ARUSER    |  out|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_RVALID    |   in|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_RREADY    |  out|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_RDATA     |   in|    8|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_RLAST     |   in|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_RID       |   in|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_RFIFONUM  |   in|   11|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_RUSER     |   in|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_RRESP     |   in|    2|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_BVALID    |   in|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_BREADY    |  out|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_BRESP     |   in|    2|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_BID       |   in|    1|       m_axi|                                                 output_r|       pointer|
|m_axi_output_r_BUSER     |   in|    1|       m_axi|                                                 output_r|       pointer|
|mul_ln31                 |   in|  128|     ap_none|                                                 mul_ln31|        scalar|
|sext_ln27                |   in|   11|     ap_none|                                                sext_ln27|        scalar|
|zext_ln28_1              |   in|   21|     ap_none|                                              zext_ln28_1|        scalar|
|output_r_offset          |   in|   64|     ap_none|                                          output_r_offset|        scalar|
|imageRGBA                |   in|   64|     ap_none|                                                imageRGBA|        scalar|
+-------------------------+-----+-----+------------+---------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 3, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar28 = alloca i32 1"   --->   Operation 24 'alloca' 'indvar28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar26 = alloca i32 1"   --->   Operation 25 'alloca' 'indvar26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 26 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%imageRGBA_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %imageRGBA"   --->   Operation 27 'read' 'imageRGBA_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%output_r_offset_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r_offset"   --->   Operation 28 'read' 'output_r_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln28_1_read = read i21 @_ssdm_op_Read.ap_auto.i21, i21 %zext_ln28_1"   --->   Operation 29 'read' 'zext_ln28_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln27_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %sext_ln27"   --->   Operation 30 'read' 'sext_ln27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mul_ln31_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %mul_ln31"   --->   Operation 31 'read' 'mul_ln31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln28_1_cast = zext i21 %zext_ln28_1_read"   --->   Operation 32 'zext' 'zext_ln28_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln27_cast = sext i11 %sext_ln27_read"   --->   Operation 33 'sext' 'sext_ln27_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty_11, i32 0, i32 0, void @empty_12, i32 0, i32 65536, void @empty_1, void @empty_0, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty_11, i32 0, i32 0, void @empty_12, i32 0, i32 65536, void @empty, void @empty_0, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i128 0, i128 %indvar_flatten13"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar26"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar28"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond102"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.35>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i128 %indvar_flatten13" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 40 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_r"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_r"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (5.35ns)   --->   "%icmp_ln63 = icmp_eq  i128 %indvar_flatten13_load, i128 %mul_ln31_read" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 43 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 5.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 5.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (5.35ns)   --->   "%add_ln63 = add i128 %indvar_flatten13_load, i128 1" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 44 'add' 'add_ln63' <Predicate = true> <Delay = 5.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %for.inc135, void %for.inc138.loopexit.exitStub" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 45 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%indvar28_load = load i64 %indvar28" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 46 'load' 'indvar28_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%indvar26_load = load i64 %indvar26" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 47 'load' 'indvar26_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (3.52ns)   --->   "%icmp_ln64 = icmp_eq  i64 %indvar28_load, i64 %sext_ln27_cast" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 48 'icmp' 'icmp_ln64' <Predicate = (!icmp_ln63)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (3.52ns)   --->   "%add_ln63_1 = add i64 %indvar26_load, i64 1" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 49 'add' 'add_ln63_1' <Predicate = (!icmp_ln63)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.00>
ST_3 : Operation 50 [1/1] (1.48ns)   --->   "%select_ln64 = select i1 %icmp_ln64, i64 0, i64 %indvar28_load" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 50 'select' 'select_ln64' <Predicate = (!icmp_ln63)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.48ns)   --->   "%select_ln63 = select i1 %icmp_ln64, i64 %add_ln63_1, i64 %indvar26_load" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 51 'select' 'select_ln63' <Predicate = (!icmp_ln63)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node sub_ln63)   --->   "%shl_ln63 = shl i64 %select_ln63, i64 11" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 52 'shl' 'shl_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node sub_ln63)   --->   "%shl_ln63_1 = shl i64 %select_ln63, i64 7" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 53 'shl' 'shl_ln63_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (3.52ns) (out node of the LUT)   --->   "%sub_ln63 = sub i64 %shl_ln63, i64 %shl_ln63_1" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 54 'sub' 'sub_ln63' <Predicate = (!icmp_ln63)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node sub_ln64)   --->   "%shl_ln64 = shl i64 %select_ln64, i64 2" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 55 'shl' 'shl_ln64' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (3.52ns) (out node of the LUT)   --->   "%sub_ln64 = sub i64 %shl_ln64, i64 %select_ln64" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 56 'sub' 'sub_ln64' <Predicate = (!icmp_ln63)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln63 = store i128 %add_ln63, i128 %indvar_flatten13" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 57 'store' 'store_ln63' <Predicate = (!icmp_ln63)> <Delay = 1.58>
ST_3 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln63 = store i64 %select_ln63, i64 %indvar26" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 58 'store' 'store_ln63' <Predicate = (!icmp_ln63)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.30>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_4 = add i64 %zext_ln28_1_cast, i64 %sub_ln64" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 59 'add' 'add_ln64_4' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 60 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln64 = add i64 %add_ln64_4, i64 %sub_ln63" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 60 'add' 'add_ln64' <Predicate = (!icmp_ln63)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 61 [1/1] (3.52ns)   --->   "%add_ln64_3 = add i64 %select_ln64, i64 1" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 61 'add' 'add_ln64_3' <Predicate = (!icmp_ln63)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln64 = store i64 %add_ln64_3, i64 %indvar28" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 62 'store' 'store_ln64' <Predicate = (!icmp_ln63)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 3.52>
ST_5 : Operation 63 [1/1] (3.52ns)   --->   "%add_ln64_1 = add i64 %add_ln64, i64 %output_r_offset_read" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 63 'add' 'add_ln64_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (3.52ns)   --->   "%add_ln64_2 = add i64 %add_ln64, i64 %imageRGBA_read" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 64 'add' 'add_ln64_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i8 %input_r, i64 %add_ln64_2" [HLS_examen/sources/hls_examen.c:66]   --->   Operation 65 'getelementptr' 'input_r_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i8 %output_r, i64 %add_ln64_1" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 66 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.84>
ST_6 : Operation 67 [8/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr, i32 3" [HLS_examen/sources/hls_examen.c:66]   --->   Operation 67 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 5.84>
ST_7 : Operation 68 [7/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr, i32 3" [HLS_examen/sources/hls_examen.c:66]   --->   Operation 68 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 5.84>
ST_8 : Operation 69 [6/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr, i32 3" [HLS_examen/sources/hls_examen.c:66]   --->   Operation 69 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 5.84>
ST_9 : Operation 70 [5/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr, i32 3" [HLS_examen/sources/hls_examen.c:66]   --->   Operation 70 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 5.84>
ST_10 : Operation 71 [4/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr, i32 3" [HLS_examen/sources/hls_examen.c:66]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 5.84>
ST_11 : Operation 72 [3/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr, i32 3" [HLS_examen/sources/hls_examen.c:66]   --->   Operation 72 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 5.84>
ST_12 : Operation 73 [2/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr, i32 3" [HLS_examen/sources/hls_examen.c:66]   --->   Operation 73 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 5.84>
ST_13 : Operation 74 [1/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr, i32 3" [HLS_examen/sources/hls_examen.c:66]   --->   Operation 74 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 5.84>
ST_14 : Operation 75 [1/1] (5.84ns)   --->   "%input_r_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %input_r_addr" [HLS_examen/sources/hls_examen.c:66]   --->   Operation 75 'read' 'input_r_addr_read' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 76 [1/1] (5.84ns)   --->   "%empty_256 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i64 %output_r_addr, i32 3" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 76 'writereq' 'empty_256' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 5.84>
ST_15 : Operation 77 [1/1] (5.84ns)   --->   "%input_r_addr_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %input_r_addr" [HLS_examen/sources/hls_examen.c:66]   --->   Operation 77 'read' 'input_r_addr_read_1' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 78 [1/1] (5.84ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.m_axi.p1i8, i64 %output_r_addr, i8 %input_r_addr_read, i1 1" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 78 'write' 'write_ln64' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 5.84>
ST_16 : Operation 79 [1/1] (5.84ns)   --->   "%input_r_addr_read_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %input_r_addr" [HLS_examen/sources/hls_examen.c:66]   --->   Operation 79 'read' 'input_r_addr_read_2' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 80 [1/1] (5.84ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.m_axi.p1i8, i64 %output_r_addr, i8 %input_r_addr_read_1, i1 1" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 80 'write' 'write_ln64' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 5.84>
ST_17 : Operation 81 [1/1] (5.84ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.m_axi.p1i8, i64 %output_r_addr, i8 %input_r_addr_read_2, i1 1" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 81 'write' 'write_ln64' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 5.84>
ST_18 : Operation 82 [5/5] (5.84ns)   --->   "%empty_257 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %output_r_addr" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 82 'writeresp' 'empty_257' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 5.84>
ST_19 : Operation 83 [4/5] (5.84ns)   --->   "%empty_257 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %output_r_addr" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 83 'writeresp' 'empty_257' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 90 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 90 'ret' 'ret_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 5.84>
ST_20 : Operation 84 [3/5] (5.84ns)   --->   "%empty_257 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %output_r_addr" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 84 'writeresp' 'empty_257' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 5.84>
ST_21 : Operation 85 [2/5] (5.84ns)   --->   "%empty_257 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %output_r_addr" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 85 'writeresp' 'empty_257' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 5.84>
ST_22 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_63_7_VITIS_LOOP_64_8_str"   --->   Operation 86 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln66 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [HLS_examen/sources/hls_examen.c:66]   --->   Operation 87 'specpipeline' 'specpipeline_ln66' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 88 [1/5] (5.84ns)   --->   "%empty_257 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %output_r_addr" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 88 'writeresp' 'empty_257' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.cond102" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 89 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ mul_ln31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln28_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ imageRGBA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar28              (alloca       ) [ 01111000000000000000000]
indvar26              (alloca       ) [ 01110000000000000000000]
indvar_flatten13      (alloca       ) [ 01110000000000000000000]
imageRGBA_read        (read         ) [ 01111100000000000000000]
output_r_offset_read  (read         ) [ 01111100000000000000000]
zext_ln28_1_read      (read         ) [ 00000000000000000000000]
sext_ln27_read        (read         ) [ 00000000000000000000000]
mul_ln31_read         (read         ) [ 00100000000000000000000]
zext_ln28_1_cast      (zext         ) [ 01111000000000000000000]
sext_ln27_cast        (sext         ) [ 00100000000000000000000]
specinterface_ln0     (specinterface) [ 00000000000000000000000]
specinterface_ln0     (specinterface) [ 00000000000000000000000]
store_ln0             (store        ) [ 00000000000000000000000]
store_ln0             (store        ) [ 00000000000000000000000]
store_ln0             (store        ) [ 00000000000000000000000]
br_ln0                (br           ) [ 00000000000000000000000]
indvar_flatten13_load (load         ) [ 00000000000000000000000]
specbitsmap_ln0       (specbitsmap  ) [ 00000000000000000000000]
specbitsmap_ln0       (specbitsmap  ) [ 00000000000000000000000]
icmp_ln63             (icmp         ) [ 01111111111111111111000]
add_ln63              (add          ) [ 00010000000000000000000]
br_ln63               (br           ) [ 00000000000000000000000]
indvar28_load         (load         ) [ 00010000000000000000000]
indvar26_load         (load         ) [ 00010000000000000000000]
icmp_ln64             (icmp         ) [ 00010000000000000000000]
add_ln63_1            (add          ) [ 00010000000000000000000]
select_ln64           (select       ) [ 01001000000000000000000]
select_ln63           (select       ) [ 00000000000000000000000]
shl_ln63              (shl          ) [ 00000000000000000000000]
shl_ln63_1            (shl          ) [ 00000000000000000000000]
sub_ln63              (sub          ) [ 01001000000000000000000]
shl_ln64              (shl          ) [ 00000000000000000000000]
sub_ln64              (sub          ) [ 01001000000000000000000]
store_ln63            (store        ) [ 00000000000000000000000]
store_ln63            (store        ) [ 00000000000000000000000]
add_ln64_4            (add          ) [ 00000000000000000000000]
add_ln64              (add          ) [ 00100100000000000000000]
add_ln64_3            (add          ) [ 00000000000000000000000]
store_ln64            (store        ) [ 00000000000000000000000]
add_ln64_1            (add          ) [ 00000000000000000000000]
add_ln64_2            (add          ) [ 00000000000000000000000]
input_r_addr          (getelementptr) [ 01110011111111111000000]
output_r_addr         (getelementptr) [ 01110011111111111111111]
empty                 (readreq      ) [ 00000000000000000000000]
input_r_addr_read     (read         ) [ 00010000000000010000000]
empty_256             (writereq     ) [ 00000000000000000000000]
input_r_addr_read_1   (read         ) [ 01000000000000001000000]
write_ln64            (write        ) [ 00000000000000000000000]
input_r_addr_read_2   (read         ) [ 00100000000000000100000]
write_ln64            (write        ) [ 00000000000000000000000]
write_ln64            (write        ) [ 00000000000000000000000]
specloopname_ln0      (specloopname ) [ 00000000000000000000000]
specpipeline_ln66     (specpipeline ) [ 00000000000000000000000]
empty_257             (writeresp    ) [ 00000000000000000000000]
br_ln64               (br           ) [ 00000000000000000000000]
ret_ln0               (ret          ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mul_ln31">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln31"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln27">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln27"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln28_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln28_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_r_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="imageRGBA">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imageRGBA"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i21"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_63_7_VITIS_LOOP_64_8_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="indvar28_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar28/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="indvar26_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar26/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="indvar_flatten13_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten13/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="imageRGBA_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imageRGBA_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="output_r_offset_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_r_offset_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln28_1_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="21" slack="0"/>
<pin id="106" dir="0" index="1" bw="21" slack="0"/>
<pin id="107" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln28_1_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="sext_ln27_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="11" slack="0"/>
<pin id="112" dir="0" index="1" bw="11" slack="0"/>
<pin id="113" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln27_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="mul_ln31_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="128" slack="0"/>
<pin id="118" dir="0" index="1" bw="128" slack="0"/>
<pin id="119" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln31_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_readreq_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="1"/>
<pin id="125" dir="0" index="2" bw="3" slack="0"/>
<pin id="126" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/6 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_read_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="8" slack="9"/>
<pin id="132" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_addr_read/14 input_r_addr_read_1/15 input_r_addr_read_2/16 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_writeresp_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="9"/>
<pin id="137" dir="0" index="2" bw="3" slack="0"/>
<pin id="138" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_256/14 empty_257/18 "/>
</bind>
</comp>

<comp id="141" class="1004" name="write_ln64_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="8" slack="10"/>
<pin id="144" dir="0" index="2" bw="8" slack="1"/>
<pin id="145" dir="0" index="3" bw="1" slack="0"/>
<pin id="146" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln64/15 "/>
</bind>
</comp>

<comp id="149" class="1004" name="write_ln64_write_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="8" slack="11"/>
<pin id="152" dir="0" index="2" bw="8" slack="1"/>
<pin id="153" dir="0" index="3" bw="1" slack="0"/>
<pin id="154" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln64/16 "/>
</bind>
</comp>

<comp id="157" class="1004" name="write_ln64_write_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="8" slack="12"/>
<pin id="160" dir="0" index="2" bw="8" slack="1"/>
<pin id="161" dir="0" index="3" bw="1" slack="0"/>
<pin id="162" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln64/17 "/>
</bind>
</comp>

<comp id="166" class="1005" name="reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="1"/>
<pin id="168" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_read input_r_addr_read_1 input_r_addr_read_2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="zext_ln28_1_cast_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="21" slack="0"/>
<pin id="175" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1_cast/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="sext_ln27_cast_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="11" slack="0"/>
<pin id="179" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_cast/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln0_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="128" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln0_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln0_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="64" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="indvar_flatten13_load_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="128" slack="1"/>
<pin id="198" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln63_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="128" slack="0"/>
<pin id="201" dir="0" index="1" bw="128" slack="1"/>
<pin id="202" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln63_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="128" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="indvar28_load_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="1"/>
<pin id="212" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar28_load/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="indvar26_load_load_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="1"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar26_load/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln64_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="1"/>
<pin id="219" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln63_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_1/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="select_ln64_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="64" slack="0"/>
<pin id="230" dir="0" index="2" bw="64" slack="1"/>
<pin id="231" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln64/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="select_ln63_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="64" slack="1"/>
<pin id="236" dir="0" index="2" bw="64" slack="1"/>
<pin id="237" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="shl_ln63_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="0"/>
<pin id="240" dir="0" index="1" bw="5" slack="0"/>
<pin id="241" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln63/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="shl_ln63_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="0" index="1" bw="4" slack="0"/>
<pin id="247" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln63_1/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="sub_ln63_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="0"/>
<pin id="252" dir="0" index="1" bw="64" slack="0"/>
<pin id="253" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln63/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="shl_ln64_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="0"/>
<pin id="258" dir="0" index="1" bw="3" slack="0"/>
<pin id="259" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln64/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="sub_ln64_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="0"/>
<pin id="264" dir="0" index="1" bw="64" slack="0"/>
<pin id="265" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln64/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln63_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="128" slack="1"/>
<pin id="270" dir="0" index="1" bw="128" slack="2"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln63_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="0"/>
<pin id="274" dir="0" index="1" bw="64" slack="2"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln64_4_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="21" slack="3"/>
<pin id="279" dir="0" index="1" bw="64" slack="1"/>
<pin id="280" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64_4/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln64_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="0"/>
<pin id="283" dir="0" index="1" bw="64" slack="1"/>
<pin id="284" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln64_3_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="1"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64_3/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln64_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="0"/>
<pin id="293" dir="0" index="1" bw="64" slack="3"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="add_ln64_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="1"/>
<pin id="298" dir="0" index="1" bw="64" slack="4"/>
<pin id="299" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64_1/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_ln64_2_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="1"/>
<pin id="302" dir="0" index="1" bw="64" slack="4"/>
<pin id="303" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64_2/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="input_r_addr_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="0"/>
<pin id="306" dir="0" index="1" bw="64" slack="0"/>
<pin id="307" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr/5 "/>
</bind>
</comp>

<comp id="310" class="1004" name="output_r_addr_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="0"/>
<pin id="312" dir="0" index="1" bw="64" slack="0"/>
<pin id="313" dir="1" index="2" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr/5 "/>
</bind>
</comp>

<comp id="316" class="1005" name="indvar28_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="0"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar28 "/>
</bind>
</comp>

<comp id="323" class="1005" name="indvar26_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="64" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar26 "/>
</bind>
</comp>

<comp id="330" class="1005" name="indvar_flatten13_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="128" slack="0"/>
<pin id="332" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten13 "/>
</bind>
</comp>

<comp id="337" class="1005" name="imageRGBA_read_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="4"/>
<pin id="339" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="imageRGBA_read "/>
</bind>
</comp>

<comp id="342" class="1005" name="output_r_offset_read_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="4"/>
<pin id="344" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="output_r_offset_read "/>
</bind>
</comp>

<comp id="347" class="1005" name="mul_ln31_read_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="128" slack="1"/>
<pin id="349" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln31_read "/>
</bind>
</comp>

<comp id="352" class="1005" name="zext_ln28_1_cast_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="3"/>
<pin id="354" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln28_1_cast "/>
</bind>
</comp>

<comp id="357" class="1005" name="sext_ln27_cast_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="64" slack="1"/>
<pin id="359" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln27_cast "/>
</bind>
</comp>

<comp id="362" class="1005" name="icmp_ln63_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="1"/>
<pin id="364" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln63 "/>
</bind>
</comp>

<comp id="366" class="1005" name="add_ln63_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="128" slack="1"/>
<pin id="368" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="add_ln63 "/>
</bind>
</comp>

<comp id="371" class="1005" name="indvar28_load_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="64" slack="1"/>
<pin id="373" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar28_load "/>
</bind>
</comp>

<comp id="376" class="1005" name="indvar26_load_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="1"/>
<pin id="378" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar26_load "/>
</bind>
</comp>

<comp id="381" class="1005" name="icmp_ln64_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="1"/>
<pin id="383" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln64 "/>
</bind>
</comp>

<comp id="387" class="1005" name="add_ln63_1_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="64" slack="1"/>
<pin id="389" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln63_1 "/>
</bind>
</comp>

<comp id="392" class="1005" name="select_ln64_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="64" slack="1"/>
<pin id="394" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln64 "/>
</bind>
</comp>

<comp id="397" class="1005" name="sub_ln63_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="64" slack="1"/>
<pin id="399" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln63 "/>
</bind>
</comp>

<comp id="402" class="1005" name="sub_ln64_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="64" slack="1"/>
<pin id="404" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln64 "/>
</bind>
</comp>

<comp id="407" class="1005" name="add_ln64_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="64" slack="1"/>
<pin id="409" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln64 "/>
</bind>
</comp>

<comp id="413" class="1005" name="input_r_addr_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="1"/>
<pin id="415" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr "/>
</bind>
</comp>

<comp id="419" class="1005" name="output_r_addr_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="9"/>
<pin id="421" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="output_r_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="60" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="62" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="133"><net_src comp="64" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="66" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="62" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="147"><net_src comp="68" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="70" pin="0"/><net_sink comp="141" pin=3"/></net>

<net id="155"><net_src comp="68" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="70" pin="0"/><net_sink comp="149" pin=3"/></net>

<net id="163"><net_src comp="68" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="70" pin="0"/><net_sink comp="157" pin=3"/></net>

<net id="165"><net_src comp="72" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="169"><net_src comp="129" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="171"><net_src comp="166" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="172"><net_src comp="166" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="176"><net_src comp="104" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="110" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="44" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="46" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="46" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="203"><net_src comp="196" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="196" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="50" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="213" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="52" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="46" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="242"><net_src comp="233" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="54" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="233" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="56" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="238" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="244" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="227" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="58" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="227" pin="3"/><net_sink comp="262" pin=1"/></net>

<net id="276"><net_src comp="233" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="285"><net_src comp="277" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="52" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="286" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="308"><net_src comp="2" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="300" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="0" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="296" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="80" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="322"><net_src comp="316" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="326"><net_src comp="84" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="329"><net_src comp="323" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="333"><net_src comp="88" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="336"><net_src comp="330" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="340"><net_src comp="92" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="345"><net_src comp="98" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="350"><net_src comp="116" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="355"><net_src comp="173" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="360"><net_src comp="177" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="365"><net_src comp="199" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="204" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="374"><net_src comp="210" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="379"><net_src comp="213" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="384"><net_src comp="216" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="390"><net_src comp="221" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="395"><net_src comp="227" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="400"><net_src comp="250" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="405"><net_src comp="262" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="410"><net_src comp="281" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="416"><net_src comp="304" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="422"><net_src comp="310" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="425"><net_src comp="419" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="426"><net_src comp="419" pin="1"/><net_sink comp="157" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {14 15 16 17 18 19 20 21 22 }
	Port: input_r | {}
 - Input state : 
	Port: ImageTransform_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8 : output_r | {}
	Port: ImageTransform_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8 : input_r | {6 7 8 9 10 11 12 13 14 15 16 }
	Port: ImageTransform_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8 : mul_ln31 | {1 }
	Port: ImageTransform_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8 : sext_ln27 | {1 }
	Port: ImageTransform_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8 : zext_ln28_1 | {1 }
	Port: ImageTransform_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8 : output_r_offset | {1 }
	Port: ImageTransform_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8 : imageRGBA | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln63 : 1
		add_ln63 : 1
		br_ln63 : 2
		icmp_ln64 : 1
		add_ln63_1 : 1
	State 3
		shl_ln63 : 1
		shl_ln63_1 : 1
		sub_ln63 : 1
		shl_ln64 : 1
		sub_ln64 : 1
		store_ln63 : 1
	State 4
		add_ln64 : 1
		store_ln64 : 1
	State 5
		input_r_addr : 1
		output_r_addr : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |         add_ln63_fu_204         |    0    |   135   |
|          |        add_ln63_1_fu_221        |    0    |    71   |
|          |        add_ln64_4_fu_277        |    0    |    64   |
|    add   |         add_ln64_fu_281         |    0    |    64   |
|          |        add_ln64_3_fu_286        |    0    |    71   |
|          |        add_ln64_1_fu_296        |    0    |    71   |
|          |        add_ln64_2_fu_300        |    0    |    71   |
|----------|---------------------------------|---------|---------|
|   icmp   |         icmp_ln63_fu_199        |    0    |   135   |
|          |         icmp_ln64_fu_216        |    0    |    71   |
|----------|---------------------------------|---------|---------|
|    sub   |         sub_ln63_fu_250         |    0    |    71   |
|          |         sub_ln64_fu_262         |    0    |    71   |
|----------|---------------------------------|---------|---------|
|  select  |        select_ln64_fu_227       |    0    |    64   |
|          |        select_ln63_fu_233       |    0    |    64   |
|----------|---------------------------------|---------|---------|
|          |    imageRGBA_read_read_fu_92    |    0    |    0    |
|          | output_r_offset_read_read_fu_98 |    0    |    0    |
|   read   |   zext_ln28_1_read_read_fu_104  |    0    |    0    |
|          |    sext_ln27_read_read_fu_110   |    0    |    0    |
|          |    mul_ln31_read_read_fu_116    |    0    |    0    |
|          |         grp_read_fu_129         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|  readreq |        grp_readreq_fu_122       |    0    |    0    |
|----------|---------------------------------|---------|---------|
| writeresp|       grp_writeresp_fu_134      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |     write_ln64_write_fu_141     |    0    |    0    |
|   write  |     write_ln64_write_fu_149     |    0    |    0    |
|          |     write_ln64_write_fu_157     |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   zext   |     zext_ln28_1_cast_fu_173     |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   sext   |      sext_ln27_cast_fu_177      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |         shl_ln63_fu_238         |    0    |    0    |
|    shl   |        shl_ln63_1_fu_244        |    0    |    0    |
|          |         shl_ln64_fu_256         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   1023  |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln63_1_reg_387     |   64   |
|      add_ln63_reg_366      |   128  |
|      add_ln64_reg_407      |   64   |
|      icmp_ln63_reg_362     |    1   |
|      icmp_ln64_reg_381     |    1   |
|   imageRGBA_read_reg_337   |   64   |
|    indvar26_load_reg_376   |   64   |
|      indvar26_reg_323      |   64   |
|    indvar28_load_reg_371   |   64   |
|      indvar28_reg_316      |   64   |
|  indvar_flatten13_reg_330  |   128  |
|    input_r_addr_reg_413    |    8   |
|    mul_ln31_read_reg_347   |   128  |
|    output_r_addr_reg_419   |    8   |
|output_r_offset_read_reg_342|   64   |
|           reg_166          |    8   |
|     select_ln64_reg_392    |   64   |
|   sext_ln27_cast_reg_357   |   64   |
|      sub_ln63_reg_397      |   64   |
|      sub_ln64_reg_402      |   64   |
|  zext_ln28_1_cast_reg_352  |   64   |
+----------------------------+--------+
|            Total           |  1242  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  |
|----------------------|------|------|------|--------||---------|
| grp_writeresp_fu_134 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------|
|         Total        |      |      |      |    2   ||  1.588  |
|----------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1023  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    -   |
|  Register |    -   |  1242  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  1242  |  1023  |
+-----------+--------+--------+--------+
