TimeQuest Timing Analyzer report for pil8
Wed Apr 17 20:44:07 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'CLK_DIV:myclock|CLK_5hz'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Hold: 'CLK_DIV:myclock|CLK_5hz'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_DIV:myclock|CLK_5hz'
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 28. Slow 1200mV 0C Model Setup: 'CLK_DIV:myclock|CLK_5hz'
 29. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 30. Slow 1200mV 0C Model Hold: 'CLK_DIV:myclock|CLK_5hz'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_DIV:myclock|CLK_5hz'
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 42. Fast 1200mV 0C Model Setup: 'CLK_DIV:myclock|CLK_5hz'
 43. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 44. Fast 1200mV 0C Model Hold: 'CLK_DIV:myclock|CLK_5hz'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 46. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_DIV:myclock|CLK_5hz'
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Fast 1200mV 0C Model Metastability Report
 50. Multicorner Timing Analysis Summary
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Board Trace Model Assignments
 54. Input Transition Times
 55. Slow Corner Signal Integrity Metrics
 56. Fast Corner Signal Integrity Metrics
 57. Setup Transfers
 58. Hold Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; pil8                                               ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                           ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+
; Clock Name              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                     ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+
; CLK_DIV:myclock|CLK_5hz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_DIV:myclock|CLK_5hz } ;
; CLOCK_50                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                     ;
+------------+-----------------+-------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name              ; Note                                                          ;
+------------+-----------------+-------------------------+---------------------------------------------------------------+
; 288.27 MHz ; 250.0 MHz       ; CLOCK_50                ; limit due to minimum period restriction (max I/O toggle rate) ;
; 865.05 MHz ; 500.0 MHz       ; CLK_DIV:myclock|CLK_5hz ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+-------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary              ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLOCK_50                ; -2.469 ; -50.076       ;
; CLK_DIV:myclock|CLK_5hz ; -0.156 ; -0.229        ;
+-------------------------+--------+---------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary               ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLOCK_50                ; -0.136 ; -0.136        ;
; CLK_DIV:myclock|CLK_5hz ; 0.360  ; 0.000         ;
+-------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------------------------+--------+----------------+
; Clock                   ; Slack  ; End Point TNS  ;
+-------------------------+--------+----------------+
; CLOCK_50                ; -3.000 ; -27.000        ;
; CLK_DIV:myclock|CLK_5hz ; -1.000 ; -4.000         ;
+-------------------------+--------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -2.469 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|CLK_5hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.403      ;
; -2.461 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|CLK_5hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.395      ;
; -2.350 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|CLK_5hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.284      ;
; -2.291 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.225      ;
; -2.291 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.225      ;
; -2.291 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.225      ;
; -2.291 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.225      ;
; -2.291 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.225      ;
; -2.291 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.225      ;
; -2.291 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.225      ;
; -2.291 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.225      ;
; -2.291 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.225      ;
; -2.291 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.225      ;
; -2.291 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.225      ;
; -2.291 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.225      ;
; -2.283 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.217      ;
; -2.283 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.217      ;
; -2.283 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.217      ;
; -2.283 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.217      ;
; -2.283 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.217      ;
; -2.283 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.217      ;
; -2.283 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.217      ;
; -2.283 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.217      ;
; -2.283 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.217      ;
; -2.283 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.217      ;
; -2.283 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.217      ;
; -2.283 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.217      ;
; -2.263 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.196      ;
; -2.255 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.188      ;
; -2.251 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|CLK_5hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.185      ;
; -2.242 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|CLK_5hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.176      ;
; -2.231 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|CLK_5hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.166      ;
; -2.186 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.120      ;
; -2.186 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.120      ;
; -2.186 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.120      ;
; -2.186 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.120      ;
; -2.186 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.120      ;
; -2.186 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.120      ;
; -2.186 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.120      ;
; -2.186 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.120      ;
; -2.186 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.120      ;
; -2.186 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.120      ;
; -2.186 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.120      ;
; -2.186 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.120      ;
; -2.182 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|CLK_5hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.116      ;
; -2.158 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.091      ;
; -2.112 ; CLK_DIV:myclock|count_5hz[0]  ; CLK_DIV:myclock|count_5hz[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.045      ;
; -2.091 ; CLK_DIV:myclock|count_5hz[1]  ; CLK_DIV:myclock|count_5hz[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.024      ;
; -2.077 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.011      ;
; -2.077 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.011      ;
; -2.077 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.011      ;
; -2.077 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.011      ;
; -2.077 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.011      ;
; -2.077 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.011      ;
; -2.077 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.011      ;
; -2.077 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.011      ;
; -2.077 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.011      ;
; -2.077 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.011      ;
; -2.077 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.011      ;
; -2.077 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.011      ;
; -2.049 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.982      ;
; -2.039 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.974      ;
; -2.039 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.974      ;
; -2.039 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.974      ;
; -2.039 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.974      ;
; -2.039 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.974      ;
; -2.039 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.974      ;
; -2.039 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.974      ;
; -2.039 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.974      ;
; -2.039 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.974      ;
; -2.039 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.974      ;
; -2.039 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.974      ;
; -2.039 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.974      ;
; -2.039 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.973      ;
; -2.039 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.973      ;
; -2.039 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.973      ;
; -2.039 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.973      ;
; -2.039 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.973      ;
; -2.039 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.973      ;
; -2.039 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.973      ;
; -2.039 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.973      ;
; -2.039 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.973      ;
; -2.039 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.973      ;
; -2.039 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.973      ;
; -2.039 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.973      ;
; -2.012 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.945      ;
; -2.011 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.945      ;
; -1.999 ; CLK_DIV:myclock|count_5hz[2]  ; CLK_DIV:myclock|count_5hz[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.932      ;
; -1.979 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.913      ;
; -1.979 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.913      ;
; -1.979 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.913      ;
; -1.979 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.913      ;
; -1.979 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.913      ;
; -1.979 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.913      ;
; -1.979 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.913      ;
; -1.979 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.913      ;
; -1.979 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.913      ;
; -1.979 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.913      ;
; -1.979 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.913      ;
; -1.979 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.913      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_DIV:myclock|CLK_5hz'                                                                     ;
+--------+-----------+----------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+-------------------------+-------------------------+--------------+------------+------------+
; -0.156 ; count[2]  ; count[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.060     ; 1.091      ;
; -0.073 ; count[3]  ; count[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.060     ; 1.008      ;
; -0.030 ; count[1]  ; count[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.060     ; 0.965      ;
; -0.029 ; count[1]  ; count[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.060     ; 0.964      ;
; 0.200  ; count[0]  ; count[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.060     ; 0.735      ;
; 0.200  ; count[0]  ; count[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.060     ; 0.735      ;
; 0.201  ; count[0]  ; count[1] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.060     ; 0.734      ;
; 0.276  ; count[0]  ; count[0] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.060     ; 0.659      ;
; 0.276  ; count[3]  ; count[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.060     ; 0.659      ;
; 0.276  ; count[2]  ; count[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.060     ; 0.659      ;
; 0.276  ; count[1]  ; count[1] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.060     ; 0.659      ;
+--------+-----------+----------+-------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                  ;
+--------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+
; -0.136 ; CLK_DIV:myclock|CLK_5hz       ; CLK_DIV:myclock|CLK_5hz       ; CLK_DIV:myclock|CLK_5hz ; CLOCK_50    ; 0.000        ; 2.411      ; 2.661      ;
; 0.418  ; CLK_DIV:myclock|CLK_5hz       ; CLK_DIV:myclock|CLK_5hz       ; CLK_DIV:myclock|CLK_5hz ; CLOCK_50    ; -0.500       ; 2.411      ; 2.715      ;
; 0.483  ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.426      ; 1.066      ;
; 0.489  ; CLK_DIV:myclock|count_5hz[21] ; CLK_DIV:myclock|count_5hz[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.427      ; 1.073      ;
; 0.495  ; CLK_DIV:myclock|count_5hz[20] ; CLK_DIV:myclock|count_5hz[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.427      ; 1.079      ;
; 0.544  ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.075      ; 0.776      ;
; 0.545  ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.075      ; 0.777      ;
; 0.546  ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.075      ; 0.778      ;
; 0.548  ; CLK_DIV:myclock|count_5hz[22] ; CLK_DIV:myclock|count_5hz[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.075      ; 0.780      ;
; 0.550  ; CLK_DIV:myclock|count_5hz[1]  ; CLK_DIV:myclock|count_5hz[1]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 0.768      ;
; 0.553  ; CLK_DIV:myclock|count_5hz[3]  ; CLK_DIV:myclock|count_5hz[3]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 0.771      ;
; 0.553  ; CLK_DIV:myclock|count_5hz[5]  ; CLK_DIV:myclock|count_5hz[5]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 0.771      ;
; 0.555  ; CLK_DIV:myclock|count_5hz[2]  ; CLK_DIV:myclock|count_5hz[2]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 0.773      ;
; 0.555  ; CLK_DIV:myclock|count_5hz[4]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 0.773      ;
; 0.558  ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 0.776      ;
; 0.558  ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 0.776      ;
; 0.558  ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 0.776      ;
; 0.559  ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 0.777      ;
; 0.559  ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 0.777      ;
; 0.559  ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[15] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.062      ; 0.778      ;
; 0.561  ; CLK_DIV:myclock|count_5hz[19] ; CLK_DIV:myclock|count_5hz[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.062      ; 0.780      ;
; 0.563  ; CLK_DIV:myclock|count_5hz[18] ; CLK_DIV:myclock|count_5hz[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.062      ; 0.782      ;
; 0.569  ; CLK_DIV:myclock|count_5hz[0]  ; CLK_DIV:myclock|count_5hz[0]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 0.787      ;
; 0.571  ; CLK_DIV:myclock|count_5hz[20] ; CLK_DIV:myclock|count_5hz[20] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.062      ; 0.790      ;
; 0.578  ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.427      ; 1.162      ;
; 0.580  ; CLK_DIV:myclock|count_5hz[21] ; CLK_DIV:myclock|count_5hz[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.062      ; 0.799      ;
; 0.580  ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.426      ; 1.163      ;
; 0.582  ; CLK_DIV:myclock|count_5hz[19] ; CLK_DIV:myclock|count_5hz[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.427      ; 1.166      ;
; 0.595  ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.426      ; 1.178      ;
; 0.595  ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.426      ; 1.178      ;
; 0.599  ; CLK_DIV:myclock|count_5hz[18] ; CLK_DIV:myclock|count_5hz[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.427      ; 1.183      ;
; 0.634  ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.427      ; 1.218      ;
; 0.692  ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.426      ; 1.275      ;
; 0.692  ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.426      ; 1.275      ;
; 0.707  ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.426      ; 1.290      ;
; 0.707  ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.426      ; 1.290      ;
; 0.712  ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.062      ; 0.931      ;
; 0.798  ; CLK_DIV:myclock|count_5hz[5]  ; CLK_DIV:myclock|count_5hz[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.426      ; 1.381      ;
; 0.804  ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.427      ; 1.388      ;
; 0.804  ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.426      ; 1.387      ;
; 0.815  ; CLK_DIV:myclock|count_5hz[4]  ; CLK_DIV:myclock|count_5hz[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.426      ; 1.398      ;
; 0.817  ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.426      ; 1.400      ;
; 0.819  ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.426      ; 1.402      ;
; 0.825  ; CLK_DIV:myclock|count_5hz[1]  ; CLK_DIV:myclock|count_5hz[2]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.043      ;
; 0.827  ; CLK_DIV:myclock|count_5hz[3]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.045      ;
; 0.827  ; CLK_DIV:myclock|count_5hz[5]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.045      ;
; 0.833  ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.051      ;
; 0.833  ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.051      ;
; 0.833  ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.062      ; 1.052      ;
; 0.835  ; CLK_DIV:myclock|count_5hz[19] ; CLK_DIV:myclock|count_5hz[20] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.062      ; 1.054      ;
; 0.835  ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.075      ; 1.067      ;
; 0.839  ; CLK_DIV:myclock|count_5hz[0]  ; CLK_DIV:myclock|count_5hz[1]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.057      ;
; 0.841  ; CLK_DIV:myclock|count_5hz[0]  ; CLK_DIV:myclock|count_5hz[2]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.059      ;
; 0.842  ; CLK_DIV:myclock|count_5hz[2]  ; CLK_DIV:myclock|count_5hz[3]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.060      ;
; 0.842  ; CLK_DIV:myclock|count_5hz[4]  ; CLK_DIV:myclock|count_5hz[5]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.060      ;
; 0.844  ; CLK_DIV:myclock|count_5hz[2]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.062      ;
; 0.844  ; CLK_DIV:myclock|count_5hz[4]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.062      ;
; 0.846  ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.064      ;
; 0.846  ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.064      ;
; 0.848  ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.066      ;
; 0.848  ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.066      ;
; 0.850  ; CLK_DIV:myclock|count_5hz[18] ; CLK_DIV:myclock|count_5hz[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.062      ; 1.069      ;
; 0.852  ; CLK_DIV:myclock|count_5hz[18] ; CLK_DIV:myclock|count_5hz[20] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.062      ; 1.071      ;
; 0.858  ; CLK_DIV:myclock|count_5hz[20] ; CLK_DIV:myclock|count_5hz[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.062      ; 1.077      ;
; 0.860  ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.427      ; 1.444      ;
; 0.903  ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.426      ; 1.486      ;
; 0.910  ; CLK_DIV:myclock|count_5hz[3]  ; CLK_DIV:myclock|count_5hz[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.426      ; 1.493      ;
; 0.910  ; CLK_DIV:myclock|count_5hz[5]  ; CLK_DIV:myclock|count_5hz[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.426      ; 1.493      ;
; 0.914  ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.426      ; 1.497      ;
; 0.927  ; CLK_DIV:myclock|count_5hz[2]  ; CLK_DIV:myclock|count_5hz[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.426      ; 1.510      ;
; 0.927  ; CLK_DIV:myclock|count_5hz[4]  ; CLK_DIV:myclock|count_5hz[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.426      ; 1.510      ;
; 0.929  ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.426      ; 1.512      ;
; 0.935  ; CLK_DIV:myclock|count_5hz[1]  ; CLK_DIV:myclock|count_5hz[3]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.153      ;
; 0.937  ; CLK_DIV:myclock|count_5hz[3]  ; CLK_DIV:myclock|count_5hz[5]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.155      ;
; 0.937  ; CLK_DIV:myclock|count_5hz[1]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.155      ;
; 0.937  ; CLK_DIV:myclock|count_5hz[5]  ; CLK_DIV:myclock|count_5hz[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.155      ;
; 0.939  ; CLK_DIV:myclock|count_5hz[3]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.157      ;
; 0.939  ; CLK_DIV:myclock|count_5hz[5]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.157      ;
; 0.943  ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.161      ;
; 0.944  ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.075      ; 1.176      ;
; 0.945  ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.062      ; 1.164      ;
; 0.945  ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.163      ;
; 0.945  ; CLK_DIV:myclock|count_5hz[19] ; CLK_DIV:myclock|count_5hz[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.062      ; 1.164      ;
; 0.951  ; CLK_DIV:myclock|count_5hz[0]  ; CLK_DIV:myclock|count_5hz[3]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.169      ;
; 0.953  ; CLK_DIV:myclock|count_5hz[0]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.171      ;
; 0.954  ; CLK_DIV:myclock|count_5hz[2]  ; CLK_DIV:myclock|count_5hz[5]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.172      ;
; 0.954  ; CLK_DIV:myclock|count_5hz[4]  ; CLK_DIV:myclock|count_5hz[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.172      ;
; 0.956  ; CLK_DIV:myclock|count_5hz[2]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.174      ;
; 0.956  ; CLK_DIV:myclock|count_5hz[4]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.174      ;
; 0.958  ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.176      ;
; 0.960  ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.061      ; 1.178      ;
; 0.962  ; CLK_DIV:myclock|count_5hz[18] ; CLK_DIV:myclock|count_5hz[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.062      ; 1.181      ;
; 1.001  ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.062      ; 1.220      ;
; 1.005  ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.427      ; 1.589      ;
; 1.015  ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.426      ; 1.598      ;
; 1.020  ; CLK_DIV:myclock|count_5hz[1]  ; CLK_DIV:myclock|count_5hz[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.426      ; 1.603      ;
; 1.022  ; CLK_DIV:myclock|count_5hz[3]  ; CLK_DIV:myclock|count_5hz[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.426      ; 1.605      ;
; 1.026  ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.426      ; 1.609      ;
; 1.036  ; CLK_DIV:myclock|count_5hz[0]  ; CLK_DIV:myclock|count_5hz[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.426      ; 1.619      ;
; 1.039  ; CLK_DIV:myclock|count_5hz[2]  ; CLK_DIV:myclock|count_5hz[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.426      ; 1.622      ;
+--------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_DIV:myclock|CLK_5hz'                                                                     ;
+-------+-----------+----------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+-------------------------+-------------------------+--------------+------------+------------+
; 0.360 ; count[3]  ; count[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; count[2]  ; count[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; count[1]  ; count[1] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.060      ; 0.577      ;
; 0.363 ; count[0]  ; count[0] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.060      ; 0.580      ;
; 0.408 ; count[0]  ; count[1] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.060      ; 0.625      ;
; 0.409 ; count[0]  ; count[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.060      ; 0.626      ;
; 0.409 ; count[0]  ; count[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.060      ; 0.626      ;
; 0.584 ; count[1]  ; count[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.060      ; 0.801      ;
; 0.595 ; count[1]  ; count[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.060      ; 0.812      ;
; 0.646 ; count[3]  ; count[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.060      ; 0.863      ;
; 0.717 ; count[2]  ; count[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.060      ; 0.934      ;
+-------+-----------+----------+-------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                              ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|CLK_5hz        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[9]   ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[12]  ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[14]  ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[17]  ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[22]  ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[13]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|CLK_5hz        ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[0]   ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[10]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[11]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[15]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[16]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[18]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[19]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[1]   ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[20]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[21]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[2]   ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[3]   ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[4]   ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[5]   ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[6]   ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[7]   ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[8]   ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[9]   ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[12]|clk      ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[14]|clk      ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[17]|clk      ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[22]|clk      ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o               ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|CLK_5hz|clk            ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[0]|clk       ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[10]|clk      ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[11]|clk      ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[13]|clk      ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[15]|clk      ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[16]|clk      ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[18]|clk      ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[19]|clk      ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[1]|clk       ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[20]|clk      ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[21]|clk      ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[2]|clk       ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[3]|clk       ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[4]|clk       ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[5]|clk       ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[6]|clk       ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[7]|clk       ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[8]|clk       ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[9]|clk       ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0] ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk   ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|CLK_5hz        ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[0]   ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[10]  ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[11]  ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[13]  ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[15]  ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[16]  ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[18]  ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[19]  ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[1]   ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[20]  ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[21]  ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[2]   ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[3]   ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[4]   ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[5]   ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[6]   ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[7]   ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[8]   ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[9]   ;
; 0.428  ; 0.644        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[12]  ;
; 0.428  ; 0.644        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[14]  ;
; 0.428  ; 0.644        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[17]  ;
; 0.428  ; 0.644        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[22]  ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_DIV:myclock|CLK_5hz'                                                                ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[1]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[2]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[3]                         ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[0]                         ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[1]                         ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[2]                         ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[3]                         ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[0]                         ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[1]                         ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[2]                         ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[3]                         ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[0]|clk                     ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[1]|clk                     ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[2]|clk                     ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[3]|clk                     ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; myclock|CLK_5hz~clkctrl|inclk[0] ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; myclock|CLK_5hz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; myclock|CLK_5hz|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; myclock|CLK_5hz|q                ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; myclock|CLK_5hz~clkctrl|inclk[0] ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; myclock|CLK_5hz~clkctrl|outclk   ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[0]|clk                     ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[1]|clk                     ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[2]|clk                     ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[3]|clk                     ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; LEDG[*]   ; CLK_DIV:myclock|CLK_5hz ; 7.341 ; 7.493 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[0]  ; CLK_DIV:myclock|CLK_5hz ; 6.310 ; 6.245 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[1]  ; CLK_DIV:myclock|CLK_5hz ; 5.210 ; 5.262 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[2]  ; CLK_DIV:myclock|CLK_5hz ; 7.341 ; 7.493 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[3]  ; CLK_DIV:myclock|CLK_5hz ; 6.182 ; 6.206 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[4]  ; CLK_DIV:myclock|CLK_5hz ; 5.906 ; 5.884 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[5]  ; CLK_DIV:myclock|CLK_5hz ; 5.897 ; 5.873 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[6]  ; CLK_DIV:myclock|CLK_5hz ; 5.902 ; 5.903 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[7]  ; CLK_DIV:myclock|CLK_5hz ; 6.217 ; 6.231 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
+-----------+-------------------------+-------+-------+------------+-------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; LEDG[*]   ; CLK_DIV:myclock|CLK_5hz ; 5.082 ; 5.115 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[0]  ; CLK_DIV:myclock|CLK_5hz ; 5.544 ; 5.593 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[1]  ; CLK_DIV:myclock|CLK_5hz ; 5.082 ; 5.131 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[2]  ; CLK_DIV:myclock|CLK_5hz ; 6.581 ; 6.763 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[3]  ; CLK_DIV:myclock|CLK_5hz ; 5.395 ; 5.403 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[4]  ; CLK_DIV:myclock|CLK_5hz ; 5.131 ; 5.115 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[5]  ; CLK_DIV:myclock|CLK_5hz ; 5.107 ; 5.126 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[6]  ; CLK_DIV:myclock|CLK_5hz ; 5.384 ; 5.406 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[7]  ; CLK_DIV:myclock|CLK_5hz ; 5.507 ; 5.444 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
+-----------+-------------------------+-------+-------+------------+-------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                      ;
+------------+-----------------+-------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name              ; Note                                                          ;
+------------+-----------------+-------------------------+---------------------------------------------------------------+
; 317.26 MHz ; 250.0 MHz       ; CLOCK_50                ; limit due to minimum period restriction (max I/O toggle rate) ;
; 978.47 MHz ; 500.0 MHz       ; CLK_DIV:myclock|CLK_5hz ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+-------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary               ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLOCK_50                ; -2.152 ; -43.331       ;
; CLK_DIV:myclock|CLK_5hz ; -0.022 ; -0.022        ;
+-------------------------+--------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLOCK_50                ; -0.128 ; -0.128        ;
; CLK_DIV:myclock|CLK_5hz ; 0.311  ; 0.000         ;
+-------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLOCK_50                ; -3.000 ; -27.000       ;
; CLK_DIV:myclock|CLK_5hz ; -1.000 ; -4.000        ;
+-------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                       ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -2.152 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|CLK_5hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.093      ;
; -2.145 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|CLK_5hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.086      ;
; -2.052 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|CLK_5hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.993      ;
; -1.989 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.930      ;
; -1.989 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.930      ;
; -1.989 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.930      ;
; -1.989 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.930      ;
; -1.989 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.930      ;
; -1.989 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.930      ;
; -1.989 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.930      ;
; -1.989 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.930      ;
; -1.989 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.930      ;
; -1.989 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.930      ;
; -1.989 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.930      ;
; -1.989 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.930      ;
; -1.985 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.926      ;
; -1.985 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.926      ;
; -1.985 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.926      ;
; -1.985 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.926      ;
; -1.985 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.926      ;
; -1.985 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.926      ;
; -1.985 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.926      ;
; -1.985 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.926      ;
; -1.985 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.926      ;
; -1.985 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.926      ;
; -1.985 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.926      ;
; -1.985 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.926      ;
; -1.963 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.903      ;
; -1.959 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|CLK_5hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.900      ;
; -1.959 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.899      ;
; -1.943 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|CLK_5hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.884      ;
; -1.931 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|CLK_5hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.872      ;
; -1.894 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.835      ;
; -1.894 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.835      ;
; -1.894 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.835      ;
; -1.894 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.835      ;
; -1.894 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.835      ;
; -1.894 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.835      ;
; -1.894 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.835      ;
; -1.894 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.835      ;
; -1.894 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.835      ;
; -1.894 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.835      ;
; -1.894 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.835      ;
; -1.894 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.835      ;
; -1.889 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|CLK_5hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.830      ;
; -1.868 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.808      ;
; -1.797 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.738      ;
; -1.797 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.738      ;
; -1.797 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.738      ;
; -1.797 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.738      ;
; -1.797 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.738      ;
; -1.797 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.738      ;
; -1.797 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.738      ;
; -1.797 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.738      ;
; -1.797 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.738      ;
; -1.797 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.738      ;
; -1.797 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.738      ;
; -1.797 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.738      ;
; -1.792 ; CLK_DIV:myclock|count_5hz[0]  ; CLK_DIV:myclock|count_5hz[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.732      ;
; -1.778 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.719      ;
; -1.778 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.719      ;
; -1.778 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.719      ;
; -1.778 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.719      ;
; -1.778 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.719      ;
; -1.778 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.719      ;
; -1.778 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.719      ;
; -1.778 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.719      ;
; -1.778 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.719      ;
; -1.778 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.719      ;
; -1.778 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.719      ;
; -1.778 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.719      ;
; -1.771 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.711      ;
; -1.754 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.695      ;
; -1.754 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.695      ;
; -1.754 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.695      ;
; -1.754 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.695      ;
; -1.754 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.695      ;
; -1.754 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.695      ;
; -1.754 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.695      ;
; -1.754 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.695      ;
; -1.754 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.695      ;
; -1.754 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.695      ;
; -1.754 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.695      ;
; -1.754 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.695      ;
; -1.752 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.692      ;
; -1.744 ; CLK_DIV:myclock|count_5hz[1]  ; CLK_DIV:myclock|count_5hz[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.684      ;
; -1.733 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.673      ;
; -1.700 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.641      ;
; -1.700 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.641      ;
; -1.700 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.641      ;
; -1.700 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.641      ;
; -1.700 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.641      ;
; -1.700 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.641      ;
; -1.700 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.641      ;
; -1.700 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.641      ;
; -1.700 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.641      ;
; -1.700 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.641      ;
; -1.700 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.641      ;
; -1.700 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.641      ;
; -1.696 ; CLK_DIV:myclock|count_5hz[2]  ; CLK_DIV:myclock|count_5hz[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.636      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_DIV:myclock|CLK_5hz'                                                                      ;
+--------+-----------+----------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+-------------------------+-------------------------+--------------+------------+------------+
; -0.022 ; count[2]  ; count[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.056     ; 0.961      ;
; 0.045  ; count[3]  ; count[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.056     ; 0.894      ;
; 0.076  ; count[1]  ; count[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.056     ; 0.863      ;
; 0.077  ; count[1]  ; count[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.056     ; 0.862      ;
; 0.278  ; count[0]  ; count[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.056     ; 0.661      ;
; 0.279  ; count[0]  ; count[1] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.056     ; 0.660      ;
; 0.279  ; count[0]  ; count[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.056     ; 0.660      ;
; 0.356  ; count[0]  ; count[0] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.056     ; 0.583      ;
; 0.356  ; count[3]  ; count[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.056     ; 0.583      ;
; 0.356  ; count[2]  ; count[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.056     ; 0.583      ;
; 0.356  ; count[1]  ; count[1] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.056     ; 0.583      ;
+--------+-----------+----------+-------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                   ;
+--------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+
; -0.128 ; CLK_DIV:myclock|CLK_5hz       ; CLK_DIV:myclock|CLK_5hz       ; CLK_DIV:myclock|CLK_5hz ; CLOCK_50    ; 0.000        ; 2.221      ; 2.447      ;
; 0.375  ; CLK_DIV:myclock|CLK_5hz       ; CLK_DIV:myclock|CLK_5hz       ; CLK_DIV:myclock|CLK_5hz ; CLOCK_50    ; -0.500       ; 2.221      ; 2.450      ;
; 0.425  ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 0.955      ;
; 0.436  ; CLK_DIV:myclock|count_5hz[21] ; CLK_DIV:myclock|count_5hz[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 0.966      ;
; 0.437  ; CLK_DIV:myclock|count_5hz[20] ; CLK_DIV:myclock|count_5hz[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 0.967      ;
; 0.488  ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.068      ; 0.700      ;
; 0.489  ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.068      ; 0.701      ;
; 0.489  ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.068      ; 0.701      ;
; 0.490  ; CLK_DIV:myclock|count_5hz[22] ; CLK_DIV:myclock|count_5hz[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.068      ; 0.702      ;
; 0.494  ; CLK_DIV:myclock|count_5hz[1]  ; CLK_DIV:myclock|count_5hz[1]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.692      ;
; 0.497  ; CLK_DIV:myclock|count_5hz[3]  ; CLK_DIV:myclock|count_5hz[3]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.695      ;
; 0.497  ; CLK_DIV:myclock|count_5hz[5]  ; CLK_DIV:myclock|count_5hz[5]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.695      ;
; 0.499  ; CLK_DIV:myclock|count_5hz[2]  ; CLK_DIV:myclock|count_5hz[2]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.697      ;
; 0.499  ; CLK_DIV:myclock|count_5hz[4]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.697      ;
; 0.500  ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.698      ;
; 0.501  ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.699      ;
; 0.502  ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.700      ;
; 0.502  ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.700      ;
; 0.502  ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.700      ;
; 0.503  ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[15] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.701      ;
; 0.504  ; CLK_DIV:myclock|count_5hz[19] ; CLK_DIV:myclock|count_5hz[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.702      ;
; 0.505  ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.035      ;
; 0.507  ; CLK_DIV:myclock|count_5hz[18] ; CLK_DIV:myclock|count_5hz[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.705      ;
; 0.510  ; CLK_DIV:myclock|count_5hz[0]  ; CLK_DIV:myclock|count_5hz[0]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.708      ;
; 0.511  ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.041      ;
; 0.513  ; CLK_DIV:myclock|count_5hz[20] ; CLK_DIV:myclock|count_5hz[20] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.711      ;
; 0.513  ; CLK_DIV:myclock|count_5hz[19] ; CLK_DIV:myclock|count_5hz[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.043      ;
; 0.520  ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.050      ;
; 0.521  ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.051      ;
; 0.523  ; CLK_DIV:myclock|count_5hz[21] ; CLK_DIV:myclock|count_5hz[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.721      ;
; 0.527  ; CLK_DIV:myclock|count_5hz[18] ; CLK_DIV:myclock|count_5hz[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.057      ;
; 0.569  ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.099      ;
; 0.607  ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.137      ;
; 0.607  ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.137      ;
; 0.616  ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.146      ;
; 0.618  ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.148      ;
; 0.652  ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.850      ;
; 0.698  ; CLK_DIV:myclock|count_5hz[5]  ; CLK_DIV:myclock|count_5hz[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.228      ;
; 0.703  ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.233      ;
; 0.704  ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.234      ;
; 0.706  ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.236      ;
; 0.711  ; CLK_DIV:myclock|count_5hz[4]  ; CLK_DIV:myclock|count_5hz[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.241      ;
; 0.714  ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.244      ;
; 0.738  ; CLK_DIV:myclock|count_5hz[1]  ; CLK_DIV:myclock|count_5hz[2]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.936      ;
; 0.742  ; CLK_DIV:myclock|count_5hz[3]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.940      ;
; 0.742  ; CLK_DIV:myclock|count_5hz[5]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.940      ;
; 0.744  ; CLK_DIV:myclock|count_5hz[0]  ; CLK_DIV:myclock|count_5hz[1]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.942      ;
; 0.745  ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.068      ; 0.957      ;
; 0.747  ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.945      ;
; 0.747  ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.945      ;
; 0.748  ; CLK_DIV:myclock|count_5hz[2]  ; CLK_DIV:myclock|count_5hz[3]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.946      ;
; 0.748  ; CLK_DIV:myclock|count_5hz[4]  ; CLK_DIV:myclock|count_5hz[5]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.946      ;
; 0.748  ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.946      ;
; 0.749  ; CLK_DIV:myclock|count_5hz[19] ; CLK_DIV:myclock|count_5hz[20] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.947      ;
; 0.749  ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.947      ;
; 0.751  ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.949      ;
; 0.751  ; CLK_DIV:myclock|count_5hz[0]  ; CLK_DIV:myclock|count_5hz[2]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.949      ;
; 0.755  ; CLK_DIV:myclock|count_5hz[2]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.953      ;
; 0.755  ; CLK_DIV:myclock|count_5hz[4]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.953      ;
; 0.756  ; CLK_DIV:myclock|count_5hz[18] ; CLK_DIV:myclock|count_5hz[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.954      ;
; 0.756  ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.954      ;
; 0.758  ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.956      ;
; 0.762  ; CLK_DIV:myclock|count_5hz[20] ; CLK_DIV:myclock|count_5hz[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.960      ;
; 0.763  ; CLK_DIV:myclock|count_5hz[18] ; CLK_DIV:myclock|count_5hz[20] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 0.961      ;
; 0.768  ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.298      ;
; 0.792  ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.322      ;
; 0.794  ; CLK_DIV:myclock|count_5hz[3]  ; CLK_DIV:myclock|count_5hz[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.324      ;
; 0.794  ; CLK_DIV:myclock|count_5hz[5]  ; CLK_DIV:myclock|count_5hz[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.324      ;
; 0.801  ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.331      ;
; 0.807  ; CLK_DIV:myclock|count_5hz[2]  ; CLK_DIV:myclock|count_5hz[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.337      ;
; 0.807  ; CLK_DIV:myclock|count_5hz[4]  ; CLK_DIV:myclock|count_5hz[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.337      ;
; 0.826  ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.356      ;
; 0.827  ; CLK_DIV:myclock|count_5hz[1]  ; CLK_DIV:myclock|count_5hz[3]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 1.025      ;
; 0.831  ; CLK_DIV:myclock|count_5hz[3]  ; CLK_DIV:myclock|count_5hz[5]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 1.029      ;
; 0.831  ; CLK_DIV:myclock|count_5hz[5]  ; CLK_DIV:myclock|count_5hz[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 1.029      ;
; 0.833  ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.068      ; 1.045      ;
; 0.834  ; CLK_DIV:myclock|count_5hz[1]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 1.032      ;
; 0.836  ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 1.034      ;
; 0.838  ; CLK_DIV:myclock|count_5hz[3]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 1.036      ;
; 0.838  ; CLK_DIV:myclock|count_5hz[5]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 1.036      ;
; 0.838  ; CLK_DIV:myclock|count_5hz[19] ; CLK_DIV:myclock|count_5hz[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 1.036      ;
; 0.840  ; CLK_DIV:myclock|count_5hz[0]  ; CLK_DIV:myclock|count_5hz[3]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 1.038      ;
; 0.843  ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 1.041      ;
; 0.844  ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 1.042      ;
; 0.844  ; CLK_DIV:myclock|count_5hz[2]  ; CLK_DIV:myclock|count_5hz[5]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 1.042      ;
; 0.844  ; CLK_DIV:myclock|count_5hz[4]  ; CLK_DIV:myclock|count_5hz[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 1.042      ;
; 0.847  ; CLK_DIV:myclock|count_5hz[0]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 1.045      ;
; 0.847  ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 1.045      ;
; 0.851  ; CLK_DIV:myclock|count_5hz[2]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 1.049      ;
; 0.851  ; CLK_DIV:myclock|count_5hz[4]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 1.049      ;
; 0.852  ; CLK_DIV:myclock|count_5hz[18] ; CLK_DIV:myclock|count_5hz[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 1.050      ;
; 0.854  ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 1.052      ;
; 0.886  ; CLK_DIV:myclock|count_5hz[1]  ; CLK_DIV:myclock|count_5hz[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.416      ;
; 0.888  ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.418      ;
; 0.890  ; CLK_DIV:myclock|count_5hz[3]  ; CLK_DIV:myclock|count_5hz[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.420      ;
; 0.899  ; CLK_DIV:myclock|count_5hz[0]  ; CLK_DIV:myclock|count_5hz[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.429      ;
; 0.899  ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.429      ;
; 0.903  ; CLK_DIV:myclock|count_5hz[2]  ; CLK_DIV:myclock|count_5hz[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.433      ;
; 0.905  ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.386      ; 1.435      ;
; 0.908  ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.054      ; 1.106      ;
+--------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_DIV:myclock|CLK_5hz'                                                                      ;
+-------+-----------+----------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+-------------------------+-------------------------+--------------+------------+------------+
; 0.311 ; count[3]  ; count[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; count[2]  ; count[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; count[1]  ; count[1] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.056      ; 0.511      ;
; 0.319 ; count[0]  ; count[0] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.056      ; 0.519      ;
; 0.362 ; count[0]  ; count[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.056      ; 0.562      ;
; 0.362 ; count[0]  ; count[1] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.056      ; 0.562      ;
; 0.363 ; count[0]  ; count[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.056      ; 0.563      ;
; 0.521 ; count[1]  ; count[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.056      ; 0.721      ;
; 0.533 ; count[1]  ; count[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.056      ; 0.733      ;
; 0.564 ; count[3]  ; count[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.056      ; 0.764      ;
; 0.651 ; count[2]  ; count[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.056      ; 0.851      ;
+-------+-----------+----------+-------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|CLK_5hz        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[9]   ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[12]  ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[14]  ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[17]  ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[22]  ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|CLK_5hz        ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[0]   ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[10]  ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[11]  ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[13]  ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[1]   ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[2]   ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[3]   ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[4]   ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[5]   ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[6]   ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[7]   ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[8]   ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[9]   ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[15]  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[16]  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[18]  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[19]  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[20]  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[21]  ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[12]|clk      ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[14]|clk      ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[17]|clk      ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[22]|clk      ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o               ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|CLK_5hz|clk            ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[0]|clk       ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[10]|clk      ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[11]|clk      ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[13]|clk      ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[1]|clk       ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[2]|clk       ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[3]|clk       ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[4]|clk       ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[5]|clk       ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[6]|clk       ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[7]|clk       ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[8]|clk       ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[9]|clk       ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[15]|clk      ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[16]|clk      ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[18]|clk      ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[19]|clk      ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[20]|clk      ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[21]|clk      ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0] ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk   ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|CLK_5hz        ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[0]   ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[10]  ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[11]  ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[13]  ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[15]  ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[16]  ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[18]  ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[19]  ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[1]   ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[20]  ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[21]  ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[2]   ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[3]   ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[4]   ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[5]   ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[6]   ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[7]   ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[8]   ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[9]   ;
; 0.421  ; 0.637        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[12]  ;
; 0.421  ; 0.637        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[14]  ;
; 0.421  ; 0.637        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[17]  ;
; 0.421  ; 0.637        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[22]  ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_DIV:myclock|CLK_5hz'                                                                 ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[1]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[2]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[3]                         ;
; 0.292  ; 0.476        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[0]                         ;
; 0.292  ; 0.476        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[1]                         ;
; 0.292  ; 0.476        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[2]                         ;
; 0.292  ; 0.476        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[3]                         ;
; 0.306  ; 0.522        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[0]                         ;
; 0.306  ; 0.522        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[1]                         ;
; 0.306  ; 0.522        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[2]                         ;
; 0.306  ; 0.522        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[3]                         ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[0]|clk                     ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[1]|clk                     ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[2]|clk                     ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[3]|clk                     ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; myclock|CLK_5hz~clkctrl|inclk[0] ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; myclock|CLK_5hz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; myclock|CLK_5hz|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; myclock|CLK_5hz|q                ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; myclock|CLK_5hz~clkctrl|inclk[0] ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; myclock|CLK_5hz~clkctrl|outclk   ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[0]|clk                     ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[1]|clk                     ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[2]|clk                     ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[3]|clk                     ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; LEDG[*]   ; CLK_DIV:myclock|CLK_5hz ; 6.928 ; 7.052 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[0]  ; CLK_DIV:myclock|CLK_5hz ; 5.892 ; 5.817 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[1]  ; CLK_DIV:myclock|CLK_5hz ; 4.904 ; 4.924 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[2]  ; CLK_DIV:myclock|CLK_5hz ; 6.928 ; 7.052 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[3]  ; CLK_DIV:myclock|CLK_5hz ; 5.768 ; 5.760 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[4]  ; CLK_DIV:myclock|CLK_5hz ; 5.513 ; 5.479 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[5]  ; CLK_DIV:myclock|CLK_5hz ; 5.490 ; 5.485 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[6]  ; CLK_DIV:myclock|CLK_5hz ; 5.508 ; 5.517 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[7]  ; CLK_DIV:myclock|CLK_5hz ; 5.794 ; 5.813 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
+-----------+-------------------------+-------+-------+------------+-------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; LEDG[*]   ; CLK_DIV:myclock|CLK_5hz ; 4.788 ; 4.803 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[0]  ; CLK_DIV:myclock|CLK_5hz ; 5.221 ; 5.239 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[1]  ; CLK_DIV:myclock|CLK_5hz ; 4.788 ; 4.807 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[2]  ; CLK_DIV:myclock|CLK_5hz ; 6.259 ; 6.406 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[3]  ; CLK_DIV:myclock|CLK_5hz ; 5.073 ; 5.054 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[4]  ; CLK_DIV:myclock|CLK_5hz ; 4.832 ; 4.803 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[5]  ; CLK_DIV:myclock|CLK_5hz ; 4.796 ; 4.827 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[6]  ; CLK_DIV:myclock|CLK_5hz ; 5.057 ; 5.084 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[7]  ; CLK_DIV:myclock|CLK_5hz ; 5.162 ; 5.119 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
+-----------+-------------------------+-------+-------+------------+-------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary               ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLOCK_50                ; -0.934 ; -16.525       ;
; CLK_DIV:myclock|CLK_5hz ; 0.349  ; 0.000         ;
+-------------------------+--------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLOCK_50                ; -0.165 ; -0.165        ;
; CLK_DIV:myclock|CLK_5hz ; 0.188  ; 0.000         ;
+-------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLOCK_50                ; -3.000 ; -28.455       ;
; CLK_DIV:myclock|CLK_5hz ; -1.000 ; -4.000        ;
+-------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                       ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -0.934 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|CLK_5hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.886      ;
; -0.927 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|CLK_5hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.879      ;
; -0.857 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|CLK_5hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.809      ;
; -0.809 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|CLK_5hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.761      ;
; -0.806 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|CLK_5hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.758      ;
; -0.805 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|CLK_5hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.757      ;
; -0.798 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.750      ;
; -0.798 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.750      ;
; -0.798 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.750      ;
; -0.798 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.750      ;
; -0.798 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.750      ;
; -0.798 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.750      ;
; -0.798 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.750      ;
; -0.798 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.750      ;
; -0.798 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.750      ;
; -0.798 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.750      ;
; -0.798 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.750      ;
; -0.798 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.750      ;
; -0.798 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.750      ;
; -0.798 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.750      ;
; -0.798 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.750      ;
; -0.798 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.750      ;
; -0.798 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.750      ;
; -0.798 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.750      ;
; -0.798 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.750      ;
; -0.798 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.750      ;
; -0.798 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.750      ;
; -0.798 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.750      ;
; -0.798 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.750      ;
; -0.798 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.750      ;
; -0.787 ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.739      ;
; -0.783 ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.735      ;
; -0.778 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|CLK_5hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.730      ;
; -0.749 ; CLK_DIV:myclock|count_5hz[1]  ; CLK_DIV:myclock|count_5hz[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.701      ;
; -0.743 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.695      ;
; -0.743 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.695      ;
; -0.743 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.695      ;
; -0.743 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.695      ;
; -0.743 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.695      ;
; -0.743 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.695      ;
; -0.743 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.695      ;
; -0.743 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.695      ;
; -0.743 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.695      ;
; -0.743 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.695      ;
; -0.743 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.695      ;
; -0.743 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.695      ;
; -0.738 ; CLK_DIV:myclock|count_5hz[0]  ; CLK_DIV:myclock|count_5hz[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.690      ;
; -0.728 ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.680      ;
; -0.689 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.641      ;
; -0.685 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.637      ;
; -0.685 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.637      ;
; -0.685 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.637      ;
; -0.685 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.637      ;
; -0.685 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.637      ;
; -0.685 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.637      ;
; -0.685 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.637      ;
; -0.685 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.637      ;
; -0.685 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.637      ;
; -0.685 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.637      ;
; -0.685 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.637      ;
; -0.685 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.637      ;
; -0.684 ; CLK_DIV:myclock|count_5hz[3]  ; CLK_DIV:myclock|count_5hz[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.636      ;
; -0.673 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.625      ;
; -0.673 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.625      ;
; -0.673 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.625      ;
; -0.673 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.625      ;
; -0.673 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.625      ;
; -0.673 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.625      ;
; -0.673 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.625      ;
; -0.673 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.625      ;
; -0.673 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.625      ;
; -0.673 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.625      ;
; -0.673 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.625      ;
; -0.673 ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.625      ;
; -0.670 ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.622      ;
; -0.670 ; CLK_DIV:myclock|count_5hz[2]  ; CLK_DIV:myclock|count_5hz[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.622      ;
; -0.669 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.621      ;
; -0.669 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.621      ;
; -0.669 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.621      ;
; -0.669 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.621      ;
; -0.669 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.621      ;
; -0.669 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.621      ;
; -0.669 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.621      ;
; -0.669 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.621      ;
; -0.669 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.621      ;
; -0.669 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.621      ;
; -0.669 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.621      ;
; -0.669 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.621      ;
; -0.658 ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.610      ;
; -0.642 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.594      ;
; -0.642 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.594      ;
; -0.642 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.594      ;
; -0.642 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.594      ;
; -0.642 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.594      ;
; -0.642 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.594      ;
; -0.642 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.594      ;
; -0.642 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.594      ;
; -0.642 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.594      ;
; -0.642 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.594      ;
; -0.642 ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.594      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_DIV:myclock|CLK_5hz'                                                                     ;
+-------+-----------+----------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+-------------------------+-------------------------+--------------+------------+------------+
; 0.349 ; count[2]  ; count[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.035     ; 0.603      ;
; 0.396 ; count[3]  ; count[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.035     ; 0.556      ;
; 0.421 ; count[1]  ; count[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.035     ; 0.531      ;
; 0.423 ; count[1]  ; count[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.035     ; 0.529      ;
; 0.551 ; count[0]  ; count[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.035     ; 0.401      ;
; 0.551 ; count[0]  ; count[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.035     ; 0.401      ;
; 0.552 ; count[0]  ; count[1] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.035     ; 0.400      ;
; 0.593 ; count[0]  ; count[0] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.035     ; 0.359      ;
; 0.593 ; count[3]  ; count[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.035     ; 0.359      ;
; 0.593 ; count[2]  ; count[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.035     ; 0.359      ;
; 0.593 ; count[1]  ; count[1] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 1.000        ; -0.035     ; 0.359      ;
+-------+-----------+----------+-------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                   ;
+--------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+
; -0.165 ; CLK_DIV:myclock|CLK_5hz       ; CLK_DIV:myclock|CLK_5hz       ; CLK_DIV:myclock|CLK_5hz ; CLOCK_50    ; 0.000        ; 1.405      ; 1.459      ;
; 0.264  ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.231      ; 0.579      ;
; 0.264  ; CLK_DIV:myclock|count_5hz[21] ; CLK_DIV:myclock|count_5hz[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.232      ; 0.580      ;
; 0.270  ; CLK_DIV:myclock|count_5hz[20] ; CLK_DIV:myclock|count_5hz[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.232      ; 0.586      ;
; 0.290  ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.044      ; 0.418      ;
; 0.291  ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.044      ; 0.419      ;
; 0.291  ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.044      ; 0.419      ;
; 0.292  ; CLK_DIV:myclock|count_5hz[22] ; CLK_DIV:myclock|count_5hz[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.044      ; 0.420      ;
; 0.294  ; CLK_DIV:myclock|count_5hz[1]  ; CLK_DIV:myclock|count_5hz[1]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.413      ;
; 0.295  ; CLK_DIV:myclock|count_5hz[3]  ; CLK_DIV:myclock|count_5hz[3]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.414      ;
; 0.295  ; CLK_DIV:myclock|count_5hz[5]  ; CLK_DIV:myclock|count_5hz[5]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.414      ;
; 0.296  ; CLK_DIV:myclock|count_5hz[2]  ; CLK_DIV:myclock|count_5hz[2]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.415      ;
; 0.296  ; CLK_DIV:myclock|count_5hz[4]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.415      ;
; 0.298  ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.417      ;
; 0.299  ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.418      ;
; 0.299  ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.418      ;
; 0.299  ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.418      ;
; 0.300  ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.419      ;
; 0.300  ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[15] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.419      ;
; 0.301  ; CLK_DIV:myclock|count_5hz[19] ; CLK_DIV:myclock|count_5hz[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.420      ;
; 0.302  ; CLK_DIV:myclock|count_5hz[18] ; CLK_DIV:myclock|count_5hz[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.421      ;
; 0.304  ; CLK_DIV:myclock|count_5hz[0]  ; CLK_DIV:myclock|count_5hz[0]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.423      ;
; 0.306  ; CLK_DIV:myclock|count_5hz[20] ; CLK_DIV:myclock|count_5hz[20] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.425      ;
; 0.312  ; CLK_DIV:myclock|count_5hz[21] ; CLK_DIV:myclock|count_5hz[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.431      ;
; 0.315  ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.232      ; 0.631      ;
; 0.317  ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.231      ; 0.632      ;
; 0.319  ; CLK_DIV:myclock|count_5hz[19] ; CLK_DIV:myclock|count_5hz[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.232      ; 0.635      ;
; 0.330  ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.231      ; 0.645      ;
; 0.330  ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.231      ; 0.645      ;
; 0.332  ; CLK_DIV:myclock|count_5hz[18] ; CLK_DIV:myclock|count_5hz[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.232      ; 0.648      ;
; 0.337  ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.232      ; 0.653      ;
; 0.376  ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.495      ;
; 0.383  ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.231      ; 0.698      ;
; 0.384  ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.231      ; 0.699      ;
; 0.396  ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.231      ; 0.711      ;
; 0.397  ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.231      ; 0.712      ;
; 0.443  ; CLK_DIV:myclock|count_5hz[1]  ; CLK_DIV:myclock|count_5hz[2]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.562      ;
; 0.444  ; CLK_DIV:myclock|count_5hz[3]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.563      ;
; 0.444  ; CLK_DIV:myclock|count_5hz[5]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.563      ;
; 0.446  ; CLK_DIV:myclock|count_5hz[5]  ; CLK_DIV:myclock|count_5hz[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.231      ; 0.761      ;
; 0.447  ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.566      ;
; 0.448  ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.567      ;
; 0.449  ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.568      ;
; 0.450  ; CLK_DIV:myclock|count_5hz[19] ; CLK_DIV:myclock|count_5hz[20] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.569      ;
; 0.450  ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.232      ; 0.766      ;
; 0.450  ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.231      ; 0.765      ;
; 0.452  ; CLK_DIV:myclock|count_5hz[12] ; CLK_DIV:myclock|count_5hz[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.044      ; 0.580      ;
; 0.453  ; CLK_DIV:myclock|count_5hz[0]  ; CLK_DIV:myclock|count_5hz[1]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.572      ;
; 0.454  ; CLK_DIV:myclock|count_5hz[2]  ; CLK_DIV:myclock|count_5hz[3]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.573      ;
; 0.454  ; CLK_DIV:myclock|count_5hz[4]  ; CLK_DIV:myclock|count_5hz[5]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.573      ;
; 0.456  ; CLK_DIV:myclock|count_5hz[0]  ; CLK_DIV:myclock|count_5hz[2]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.575      ;
; 0.457  ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.576      ;
; 0.457  ; CLK_DIV:myclock|count_5hz[2]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.576      ;
; 0.457  ; CLK_DIV:myclock|count_5hz[4]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.576      ;
; 0.458  ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.577      ;
; 0.459  ; CLK_DIV:myclock|count_5hz[10] ; CLK_DIV:myclock|count_5hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.231      ; 0.774      ;
; 0.459  ; CLK_DIV:myclock|count_5hz[4]  ; CLK_DIV:myclock|count_5hz[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.231      ; 0.774      ;
; 0.460  ; CLK_DIV:myclock|count_5hz[18] ; CLK_DIV:myclock|count_5hz[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.579      ;
; 0.460  ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.579      ;
; 0.461  ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.580      ;
; 0.463  ; CLK_DIV:myclock|count_5hz[18] ; CLK_DIV:myclock|count_5hz[20] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.582      ;
; 0.463  ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.231      ; 0.778      ;
; 0.464  ; CLK_DIV:myclock|count_5hz[20] ; CLK_DIV:myclock|count_5hz[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.583      ;
; 0.472  ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.232      ; 0.788      ;
; 0.486  ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.231      ; 0.801      ;
; 0.506  ; CLK_DIV:myclock|count_5hz[1]  ; CLK_DIV:myclock|count_5hz[3]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.625      ;
; 0.507  ; CLK_DIV:myclock|count_5hz[3]  ; CLK_DIV:myclock|count_5hz[5]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.626      ;
; 0.507  ; CLK_DIV:myclock|count_5hz[5]  ; CLK_DIV:myclock|count_5hz[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.626      ;
; 0.509  ; CLK_DIV:myclock|count_5hz[1]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.628      ;
; 0.510  ; CLK_DIV:myclock|count_5hz[3]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.629      ;
; 0.510  ; CLK_DIV:myclock|count_5hz[5]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.629      ;
; 0.511  ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.630      ;
; 0.511  ; CLK_DIV:myclock|CLK_5hz       ; CLK_DIV:myclock|CLK_5hz       ; CLK_DIV:myclock|CLK_5hz ; CLOCK_50    ; -0.500       ; 1.405      ; 1.635      ;
; 0.512  ; CLK_DIV:myclock|count_5hz[9]  ; CLK_DIV:myclock|count_5hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.231      ; 0.827      ;
; 0.512  ; CLK_DIV:myclock|count_5hz[3]  ; CLK_DIV:myclock|count_5hz[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.231      ; 0.827      ;
; 0.512  ; CLK_DIV:myclock|count_5hz[5]  ; CLK_DIV:myclock|count_5hz[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.231      ; 0.827      ;
; 0.513  ; CLK_DIV:myclock|count_5hz[19] ; CLK_DIV:myclock|count_5hz[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.632      ;
; 0.514  ; CLK_DIV:myclock|count_5hz[7]  ; CLK_DIV:myclock|count_5hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.633      ;
; 0.515  ; CLK_DIV:myclock|count_5hz[15] ; CLK_DIV:myclock|count_5hz[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.634      ;
; 0.515  ; CLK_DIV:myclock|count_5hz[14] ; CLK_DIV:myclock|count_5hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.044      ; 0.643      ;
; 0.519  ; CLK_DIV:myclock|count_5hz[0]  ; CLK_DIV:myclock|count_5hz[3]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.638      ;
; 0.520  ; CLK_DIV:myclock|count_5hz[2]  ; CLK_DIV:myclock|count_5hz[5]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.639      ;
; 0.520  ; CLK_DIV:myclock|count_5hz[4]  ; CLK_DIV:myclock|count_5hz[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.639      ;
; 0.522  ; CLK_DIV:myclock|count_5hz[0]  ; CLK_DIV:myclock|count_5hz[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.641      ;
; 0.523  ; CLK_DIV:myclock|count_5hz[2]  ; CLK_DIV:myclock|count_5hz[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.642      ;
; 0.523  ; CLK_DIV:myclock|count_5hz[4]  ; CLK_DIV:myclock|count_5hz[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.642      ;
; 0.524  ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.643      ;
; 0.525  ; CLK_DIV:myclock|count_5hz[8]  ; CLK_DIV:myclock|count_5hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.231      ; 0.840      ;
; 0.525  ; CLK_DIV:myclock|count_5hz[2]  ; CLK_DIV:myclock|count_5hz[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.231      ; 0.840      ;
; 0.525  ; CLK_DIV:myclock|count_5hz[4]  ; CLK_DIV:myclock|count_5hz[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.231      ; 0.840      ;
; 0.526  ; CLK_DIV:myclock|count_5hz[18] ; CLK_DIV:myclock|count_5hz[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.645      ;
; 0.527  ; CLK_DIV:myclock|count_5hz[6]  ; CLK_DIV:myclock|count_5hz[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.646      ;
; 0.537  ; CLK_DIV:myclock|count_5hz[16] ; CLK_DIV:myclock|count_5hz[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.656      ;
; 0.539  ; CLK_DIV:myclock|count_5hz[13] ; CLK_DIV:myclock|count_5hz[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.231      ; 0.854      ;
; 0.552  ; CLK_DIV:myclock|count_5hz[11] ; CLK_DIV:myclock|count_5hz[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.231      ; 0.867      ;
; 0.568  ; CLK_DIV:myclock|count_5hz[22] ; CLK_DIV:myclock|count_5hz[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.044      ; 0.696      ;
; 0.568  ; CLK_DIV:myclock|count_5hz[22] ; CLK_DIV:myclock|count_5hz[14] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.044      ; 0.696      ;
; 0.568  ; CLK_DIV:myclock|count_5hz[22] ; CLK_DIV:myclock|count_5hz[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.044      ; 0.696      ;
; 0.571  ; CLK_DIV:myclock|count_5hz[17] ; CLK_DIV:myclock|count_5hz[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.044      ; 0.699      ;
; 0.572  ; CLK_DIV:myclock|count_5hz[1]  ; CLK_DIV:myclock|count_5hz[5]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.035      ; 0.691      ;
+--------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_DIV:myclock|CLK_5hz'                                                                      ;
+-------+-----------+----------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+-------------------------+-------------------------+--------------+------------+------------+
; 0.188 ; count[3]  ; count[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; count[2]  ; count[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; count[1]  ; count[1] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.035      ; 0.307      ;
; 0.195 ; count[0]  ; count[0] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.035      ; 0.314      ;
; 0.217 ; count[0]  ; count[1] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.035      ; 0.336      ;
; 0.218 ; count[0]  ; count[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.035      ; 0.337      ;
; 0.218 ; count[0]  ; count[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.035      ; 0.337      ;
; 0.313 ; count[1]  ; count[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.035      ; 0.432      ;
; 0.318 ; count[1]  ; count[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.035      ; 0.437      ;
; 0.348 ; count[3]  ; count[2] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.035      ; 0.467      ;
; 0.378 ; count[2]  ; count[3] ; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 0.000        ; 0.035      ; 0.497      ;
+-------+-----------+----------+-------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|CLK_5hz        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[9]   ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[12]  ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[14]  ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[17]  ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[22]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|CLK_5hz        ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[0]   ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[10]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[11]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[15]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[16]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[18]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[19]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[1]   ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[20]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[21]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[2]   ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[3]   ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[4]   ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[5]   ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[6]   ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[7]   ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[8]   ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[9]   ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[13]  ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[12]|clk      ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[14]|clk      ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[17]|clk      ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[22]|clk      ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o               ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[15]|clk      ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[16]|clk      ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[18]|clk      ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[19]|clk      ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[20]|clk      ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[21]|clk      ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|CLK_5hz|clk            ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[0]|clk       ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[10]|clk      ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[11]|clk      ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[13]|clk      ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[1]|clk       ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[2]|clk       ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[3]|clk       ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[4]|clk       ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[5]|clk       ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[6]|clk       ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[7]|clk       ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[8]|clk       ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; myclock|count_5hz[9]|clk       ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0] ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i               ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|CLK_5hz        ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[0]   ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[10]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[11]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[13]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[1]   ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[2]   ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[3]   ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[4]   ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[5]   ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[6]   ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[7]   ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[8]   ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[9]   ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[15]  ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[16]  ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[18]  ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[19]  ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[20]  ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[21]  ;
; 0.683  ; 0.899        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[12]  ;
; 0.683  ; 0.899        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:myclock|count_5hz[14]  ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_DIV:myclock|CLK_5hz'                                                                 ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[1]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[2]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[3]                         ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[0]                         ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[1]                         ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[2]                         ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[3]                         ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[0]                         ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[1]                         ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[2]                         ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[3]                         ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[0]|clk                     ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[1]|clk                     ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[2]|clk                     ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[3]|clk                     ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; myclock|CLK_5hz~clkctrl|inclk[0] ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; myclock|CLK_5hz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; myclock|CLK_5hz|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_DIV:myclock|CLK_5hz ; Rise       ; myclock|CLK_5hz|q                ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; myclock|CLK_5hz~clkctrl|inclk[0] ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; myclock|CLK_5hz~clkctrl|outclk   ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[0]|clk                     ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[1]|clk                     ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[2]|clk                     ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; CLK_DIV:myclock|CLK_5hz ; Rise       ; count[3]|clk                     ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; LEDG[*]   ; CLK_DIV:myclock|CLK_5hz ; 4.517 ; 4.701 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[0]  ; CLK_DIV:myclock|CLK_5hz ; 3.779 ; 3.781 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[1]  ; CLK_DIV:myclock|CLK_5hz ; 3.174 ; 3.215 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[2]  ; CLK_DIV:myclock|CLK_5hz ; 4.517 ; 4.701 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[3]  ; CLK_DIV:myclock|CLK_5hz ; 3.731 ; 3.754 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[4]  ; CLK_DIV:myclock|CLK_5hz ; 3.573 ; 3.558 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[5]  ; CLK_DIV:myclock|CLK_5hz ; 3.567 ; 3.548 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[6]  ; CLK_DIV:myclock|CLK_5hz ; 3.597 ; 3.574 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[7]  ; CLK_DIV:myclock|CLK_5hz ; 3.783 ; 3.770 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
+-----------+-------------------------+-------+-------+------------+-------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; LEDG[*]   ; CLK_DIV:myclock|CLK_5hz ; 3.100 ; 3.110 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[0]  ; CLK_DIV:myclock|CLK_5hz ; 3.331 ; 3.403 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[1]  ; CLK_DIV:myclock|CLK_5hz ; 3.100 ; 3.139 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[2]  ; CLK_DIV:myclock|CLK_5hz ; 4.073 ; 4.279 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[3]  ; CLK_DIV:myclock|CLK_5hz ; 3.268 ; 3.292 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[4]  ; CLK_DIV:myclock|CLK_5hz ; 3.114 ; 3.117 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[5]  ; CLK_DIV:myclock|CLK_5hz ; 3.112 ; 3.110 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[6]  ; CLK_DIV:myclock|CLK_5hz ; 3.297 ; 3.276 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[7]  ; CLK_DIV:myclock|CLK_5hz ; 3.374 ; 3.306 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
+-----------+-------------------------+-------+-------+------------+-------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                    ;
+--------------------------+---------+--------+----------+---------+---------------------+
; Clock                    ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack         ; -2.469  ; -0.165 ; N/A      ; N/A     ; -3.000              ;
;  CLK_DIV:myclock|CLK_5hz ; -0.156  ; 0.188  ; N/A      ; N/A     ; -1.000              ;
;  CLOCK_50                ; -2.469  ; -0.165 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS          ; -50.305 ; -0.165 ; 0.0      ; 0.0     ; -32.455             ;
;  CLK_DIV:myclock|CLK_5hz ; -0.229  ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  CLOCK_50                ; -50.076 ; -0.165 ; N/A      ; N/A     ; -28.455             ;
+--------------------------+---------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; LEDG[*]   ; CLK_DIV:myclock|CLK_5hz ; 7.341 ; 7.493 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[0]  ; CLK_DIV:myclock|CLK_5hz ; 6.310 ; 6.245 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[1]  ; CLK_DIV:myclock|CLK_5hz ; 5.210 ; 5.262 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[2]  ; CLK_DIV:myclock|CLK_5hz ; 7.341 ; 7.493 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[3]  ; CLK_DIV:myclock|CLK_5hz ; 6.182 ; 6.206 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[4]  ; CLK_DIV:myclock|CLK_5hz ; 5.906 ; 5.884 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[5]  ; CLK_DIV:myclock|CLK_5hz ; 5.897 ; 5.873 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[6]  ; CLK_DIV:myclock|CLK_5hz ; 5.902 ; 5.903 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[7]  ; CLK_DIV:myclock|CLK_5hz ; 6.217 ; 6.231 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
+-----------+-------------------------+-------+-------+------------+-------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; LEDG[*]   ; CLK_DIV:myclock|CLK_5hz ; 3.100 ; 3.110 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[0]  ; CLK_DIV:myclock|CLK_5hz ; 3.331 ; 3.403 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[1]  ; CLK_DIV:myclock|CLK_5hz ; 3.100 ; 3.139 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[2]  ; CLK_DIV:myclock|CLK_5hz ; 4.073 ; 4.279 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[3]  ; CLK_DIV:myclock|CLK_5hz ; 3.268 ; 3.292 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[4]  ; CLK_DIV:myclock|CLK_5hz ; 3.114 ; 3.117 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[5]  ; CLK_DIV:myclock|CLK_5hz ; 3.112 ; 3.110 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[6]  ; CLK_DIV:myclock|CLK_5hz ; 3.297 ; 3.276 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
;  LEDG[7]  ; CLK_DIV:myclock|CLK_5hz ; 3.374 ; 3.306 ; Rise       ; CLK_DIV:myclock|CLK_5hz ;
+-----------+-------------------------+-------+-------+------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Transfers                                                                               ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 11       ; 0        ; 0        ; 0        ;
; CLK_DIV:myclock|CLK_5hz ; CLOCK_50                ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                ; CLOCK_50                ; 732      ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; CLK_DIV:myclock|CLK_5hz ; CLK_DIV:myclock|CLK_5hz ; 11       ; 0        ; 0        ; 0        ;
; CLK_DIV:myclock|CLK_5hz ; CLOCK_50                ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                ; CLOCK_50                ; 732      ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 4     ; 4    ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 28    ; 28   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed Apr 17 20:44:05 2024
Info: Command: quartus_sta pil8 -c pil8
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pil8.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name CLK_DIV:myclock|CLK_5hz CLK_DIV:myclock|CLK_5hz
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.469
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.469             -50.076 CLOCK_50 
    Info (332119):    -0.156              -0.229 CLK_DIV:myclock|CLK_5hz 
Info (332146): Worst-case hold slack is -0.136
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.136              -0.136 CLOCK_50 
    Info (332119):     0.360               0.000 CLK_DIV:myclock|CLK_5hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -27.000 CLOCK_50 
    Info (332119):    -1.000              -4.000 CLK_DIV:myclock|CLK_5hz 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.152
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.152             -43.331 CLOCK_50 
    Info (332119):    -0.022              -0.022 CLK_DIV:myclock|CLK_5hz 
Info (332146): Worst-case hold slack is -0.128
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.128              -0.128 CLOCK_50 
    Info (332119):     0.311               0.000 CLK_DIV:myclock|CLK_5hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -27.000 CLOCK_50 
    Info (332119):    -1.000              -4.000 CLK_DIV:myclock|CLK_5hz 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.934
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.934             -16.525 CLOCK_50 
    Info (332119):     0.349               0.000 CLK_DIV:myclock|CLK_5hz 
Info (332146): Worst-case hold slack is -0.165
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.165              -0.165 CLOCK_50 
    Info (332119):     0.188               0.000 CLK_DIV:myclock|CLK_5hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -28.455 CLOCK_50 
    Info (332119):    -1.000              -4.000 CLK_DIV:myclock|CLK_5hz 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4674 megabytes
    Info: Processing ended: Wed Apr 17 20:44:07 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


