[{"label": "ADDI (RISC-V)", "url": "risc-v/addi/", "summary": "Adds a register and a sign-extended 12-bit immediate value.", "arch": "RISC-V"}, {"label": "ADD (RISC-V)", "url": "risc-v/add/", "summary": "Adds the contents of two registers.", "arch": "RISC-V"}, {"label": "SUB (RISC-V)", "url": "risc-v/sub/", "summary": "Subtracts rs2 from rs1.", "arch": "RISC-V"}, {"label": "LUI (RISC-V)", "url": "risc-v/lui/", "summary": "Loads the 20-bit immediate into the upper 20 bits of the register.", "arch": "RISC-V"}, {"label": "AUIPC (RISC-V)", "url": "risc-v/auipc/", "summary": "Adds a 20-bit upper immediate to the Program Counter.", "arch": "RISC-V"}, {"label": "JAL (RISC-V)", "url": "risc-v/jal/", "summary": "Jumps to an offset and saves return address.", "arch": "RISC-V"}, {"label": "BEQ (RISC-V)", "url": "risc-v/beq/", "summary": "Branches if two registers are equal.", "arch": "RISC-V"}, {"label": "LW (RISC-V)", "url": "risc-v/lw/", "summary": "Loads a 32-bit word from memory.", "arch": "RISC-V"}, {"label": "SW (RISC-V)", "url": "risc-v/sw/", "summary": "Stores a 32-bit word to memory.", "arch": "RISC-V"}, {"label": "ECALL (RISC-V)", "url": "risc-v/ecall/", "summary": "Triggers a service request to the execution environment (OS).", "arch": "RISC-V"}, {"label": "ADDW (RISC-V)", "url": "risc-v/addw/", "summary": "Adds two 32-bit registers and sign-extends the result to 64 bits.", "arch": "RISC-V"}, {"label": "ADDIW (RISC-V)", "url": "risc-v/addiw/", "summary": "Adds a 12-bit immediate to a register (32-bit arithmetic) and sign-extends to 64 bits.", "arch": "RISC-V"}, {"label": "AND (RISC-V)", "url": "risc-v/and/", "summary": "Performs a bitwise logical AND operation between two registers.", "arch": "RISC-V"}, {"label": "ANDI (RISC-V)", "url": "risc-v/andi/", "summary": "Performs a bitwise logical AND between a register and a sign-extended 12-bit immediate.", "arch": "RISC-V"}, {"label": "AMOADD.W (RISC-V)", "url": "risc-v/amoadd.w/", "summary": "Atomically adds a value to a word in memory.", "arch": "RISC-V"}, {"label": "AMOSWAP.W (RISC-V)", "url": "risc-v/amoswap.w/", "summary": "Atomically swaps a value in memory with a register.", "arch": "RISC-V"}, {"label": "AMOAND.W (RISC-V)", "url": "risc-v/amoand.w/", "summary": "Atomically performs bitwise AND on a word in memory.", "arch": "RISC-V"}, {"label": "BNE (RISC-V)", "url": "risc-v/bne/", "summary": "Take the branch if registers rs1 and rs2 are not equal.", "arch": "RISC-V"}, {"label": "BLT (RISC-V)", "url": "risc-v/blt/", "summary": "Take the branch if rs1 is less than rs2 (signed).", "arch": "RISC-V"}, {"label": "BGE (RISC-V)", "url": "risc-v/bge/", "summary": "Take the branch if rs1 is greater than or equal to rs2 (signed).", "arch": "RISC-V"}, {"label": "CSRRW (RISC-V)", "url": "risc-v/csrrw/", "summary": "Atomically swaps values in the CSRs. Reads the old value of the CSR into rd, then writes rs1 to the CSR.", "arch": "RISC-V"}, {"label": "CSRRS (RISC-V)", "url": "risc-v/csrrs/", "summary": "Reads the value of the CSR into rd, then bitwise ORs the value in rs1 into the CSR (setting bits).", "arch": "RISC-V"}, {"label": "DIV (RISC-V)", "url": "risc-v/div/", "summary": "Performs signed integer division.", "arch": "RISC-V"}, {"label": "DIVU (RISC-V)", "url": "risc-v/divu/", "summary": "Performs unsigned integer division.", "arch": "RISC-V"}, {"label": "EBREAK (RISC-V)", "url": "risc-v/ebreak/", "summary": "Used by debuggers to cause control to be transferred back to a debugging environment.", "arch": "RISC-V"}, {"label": "FENCE (RISC-V)", "url": "risc-v/fence/", "summary": "Orders device I/O and memory accesses.", "arch": "RISC-V"}, {"label": "FLW (RISC-V)", "url": "risc-v/flw/", "summary": "Loads a single-precision floating-point value from memory.", "arch": "RISC-V"}, {"label": "FSW (RISC-V)", "url": "risc-v/fsw/", "summary": "Stores a single-precision floating-point value to memory.", "arch": "RISC-V"}, {"label": "FADD.S (RISC-V)", "url": "risc-v/fadd.s/", "summary": "Performs single-precision floating-point addition.", "arch": "RISC-V"}, {"label": "HFENCE.GVMA (RISC-V)", "url": "risc-v/hfence.gvma/", "summary": "Synchronizes updates to guest physical address translation data structures.", "arch": "RISC-V"}, {"label": "HFENCE.VVMA (RISC-V)", "url": "risc-v/hfence.vvma/", "summary": "Synchronizes updates to VS-stage address translation data structures.", "arch": "RISC-V"}, {"label": "JALR (RISC-V)", "url": "risc-v/jalr/", "summary": "Jumps to address in rs1 + offset, saving return address to rd.", "arch": "RISC-V"}, {"label": "LB (RISC-V)", "url": "risc-v/lb/", "summary": "Loads an 8-bit byte from memory and sign-extends it to the register width.", "arch": "RISC-V"}, {"label": "LH (RISC-V)", "url": "risc-v/lh/", "summary": "Loads a 16-bit halfword from memory and sign-extends it.", "arch": "RISC-V"}, {"label": "LBU (RISC-V)", "url": "risc-v/lbu/", "summary": "Loads an 8-bit byte from memory and zero-extends it.", "arch": "RISC-V"}, {"label": "LHU (RISC-V)", "url": "risc-v/lhu/", "summary": "Loads a 16-bit halfword from memory and zero-extends it.", "arch": "RISC-V"}, {"label": "LD (RISC-V)", "url": "risc-v/ld/", "summary": "Loads a 64-bit doubleword from memory.", "arch": "RISC-V"}, {"label": "LWU (RISC-V)", "url": "risc-v/lwu/", "summary": "Loads a 32-bit word from memory and zero-extends it to 64 bits.", "arch": "RISC-V"}, {"label": "LR.W (RISC-V)", "url": "risc-v/lr.w/", "summary": "Loads a word from memory and registers a reservation set for the address.", "arch": "RISC-V"}, {"label": "LR.D (RISC-V)", "url": "risc-v/lr.d/", "summary": "Loads a doubleword from memory and registers a reservation set.", "arch": "RISC-V"}, {"label": "MUL (RISC-V)", "url": "risc-v/mul/", "summary": "Performs a 32-bit (or 64-bit) multiplication of rs1 and rs2 and stores the lower bits in rd.", "arch": "RISC-V"}, {"label": "MULH (RISC-V)", "url": "risc-v/mulh/", "summary": "Performs a signed multiplication and stores the upper bits of the result.", "arch": "RISC-V"}, {"label": "MRET (RISC-V)", "url": "risc-v/mret/", "summary": "Returns from a machine-mode trap handler.", "arch": "RISC-V"}, {"label": "OR (RISC-V)", "url": "risc-v/or/", "summary": "Performs a bitwise logical OR operation.", "arch": "RISC-V"}, {"label": "ORI (RISC-V)", "url": "risc-v/ori/", "summary": "Performs a bitwise logical OR with a sign-extended immediate.", "arch": "RISC-V"}, {"label": "REM (RISC-V)", "url": "risc-v/rem/", "summary": "Computes the signed remainder of division.", "arch": "RISC-V"}, {"label": "SB (RISC-V)", "url": "risc-v/sb/", "summary": "Stores the lowest 8 bits of a register to memory.", "arch": "RISC-V"}, {"label": "SH (RISC-V)", "url": "risc-v/sh/", "summary": "Stores the lowest 16 bits of a register to memory.", "arch": "RISC-V"}, {"label": "SD (RISC-V)", "url": "risc-v/sd/", "summary": "Stores a 64-bit doubleword to memory.", "arch": "RISC-V"}, {"label": "SLL (RISC-V)", "url": "risc-v/sll/", "summary": "Shifts a register left by the number of bits specified in another register.", "arch": "RISC-V"}, {"label": "SLLI (RISC-V)", "url": "risc-v/slli/", "summary": "Shifts a register left by a constant amount.", "arch": "RISC-V"}, {"label": "SRL (RISC-V)", "url": "risc-v/srl/", "summary": "Shifts a register right, shifting in zeros.", "arch": "RISC-V"}, {"label": "SRA (RISC-V)", "url": "risc-v/sra/", "summary": "Shifts a register right, preserving the sign bit.", "arch": "RISC-V"}, {"label": "SLT (RISC-V)", "url": "risc-v/slt/", "summary": "Sets rd to 1 if rs1 < rs2 (signed), otherwise 0.", "arch": "RISC-V"}, {"label": "SLTI (RISC-V)", "url": "risc-v/slti/", "summary": "Sets rd to 1 if rs1 < immediate (signed), otherwise 0.", "arch": "RISC-V"}, {"label": "SC.W (RISC-V)", "url": "risc-v/sc.w/", "summary": "Conditionally stores a word to memory if the reservation (from LR) is still valid.", "arch": "RISC-V"}, {"label": "SFENCE.VMA (RISC-V)", "url": "risc-v/sfence.vma/", "summary": "Synchronizes updates to in-memory address translation data structures (TLB flush).", "arch": "RISC-V"}, {"label": "SRET (RISC-V)", "url": "risc-v/sret/", "summary": "Returns from a supervisor-mode trap handler.", "arch": "RISC-V"}, {"label": "WFI (RISC-V)", "url": "risc-v/wfi/", "summary": "Provides a hint to the implementation that the current hart can be stalled until an interrupt occurs.", "arch": "RISC-V"}, {"label": "XOR (RISC-V)", "url": "risc-v/xor/", "summary": "Performs a bitwise logical Exclusive-OR operation.", "arch": "RISC-V"}, {"label": "XORI (RISC-V)", "url": "risc-v/xori/", "summary": "Performs a bitwise logical Exclusive-OR with a sign-extended immediate.", "arch": "RISC-V"}, {"label": "CSRRC (RISC-V)", "url": "risc-v/csrrc/", "summary": "Reads the old value of the CSR, then clears bits in the CSR based on the mask in rs1.", "arch": "RISC-V"}, {"label": "CSRRWI (RISC-V)", "url": "risc-v/csrrwi/", "summary": "Updates a CSR using a 5-bit unsigned immediate (zimm) instead of a register.", "arch": "RISC-V"}, {"label": "CSRRSI (RISC-V)", "url": "risc-v/csrrsi/", "summary": "Sets bits in a CSR using a 5-bit unsigned immediate.", "arch": "RISC-V"}, {"label": "CSRRCI (RISC-V)", "url": "risc-v/csrrci/", "summary": "Clears bits in a CSR using a 5-bit unsigned immediate.", "arch": "RISC-V"}, {"label": "FLD (RISC-V)", "url": "risc-v/fld/", "summary": "Loads a 64-bit double-precision floating-point value from memory.", "arch": "RISC-V"}, {"label": "FSD (RISC-V)", "url": "risc-v/fsd/", "summary": "Stores a 64-bit double-precision floating-point value to memory.", "arch": "RISC-V"}, {"label": "FADD.D (RISC-V)", "url": "risc-v/fadd.d/", "summary": "Performs double-precision floating-point addition.", "arch": "RISC-V"}, {"label": "FSUB.D (RISC-V)", "url": "risc-v/fsub.d/", "summary": "Performs double-precision floating-point subtraction.", "arch": "RISC-V"}, {"label": "FMUL.D (RISC-V)", "url": "risc-v/fmul.d/", "summary": "Performs double-precision floating-point multiplication.", "arch": "RISC-V"}, {"label": "FDIV.D (RISC-V)", "url": "risc-v/fdiv.d/", "summary": "Performs double-precision floating-point division.", "arch": "RISC-V"}, {"label": "AMOOR.W (RISC-V)", "url": "risc-v/amoor.w/", "summary": "Atomically performs bitwise OR on a word in memory.", "arch": "RISC-V"}, {"label": "AMOXOR.W (RISC-V)", "url": "risc-v/amoxor.w/", "summary": "Atomically performs bitwise XOR on a word in memory.", "arch": "RISC-V"}, {"label": "AMOMAX.W (RISC-V)", "url": "risc-v/amomax.w/", "summary": "Atomically updates memory with the maximum of the memory value and register value (Signed).", "arch": "RISC-V"}, {"label": "AMOMIN.W (RISC-V)", "url": "risc-v/amomin.w/", "summary": "Atomically updates memory with the minimum of the memory value and register value (Signed).", "arch": "RISC-V"}, {"label": "URET (RISC-V)", "url": "risc-v/uret/", "summary": "Returns from a user-mode trap handler (requires N extension).", "arch": "RISC-V"}, {"label": "MOV (x86-64)", "url": "x86-64/mov/", "summary": "Copies data from source to destination.", "arch": "x86-64"}, {"label": "ADD (x86-64)", "url": "x86-64/add/", "summary": "Adds source to destination.", "arch": "x86-64"}, {"label": "SUB (x86-64)", "url": "x86-64/sub/", "summary": "Subtracts source from destination.", "arch": "x86-64"}, {"label": "LEA (x86-64)", "url": "x86-64/lea/", "summary": "Computes effective address and stores it in register.", "arch": "x86-64"}, {"label": "JMP (x86-64)", "url": "x86-64/jmp/", "summary": "Unconditionally jumps to target address.", "arch": "x86-64"}, {"label": "JE (x86-64)", "url": "x86-64/je/", "summary": "Jumps if ZF (Zero Flag) is set.", "arch": "x86-64"}, {"label": "PUSH (x86-64)", "url": "x86-64/push/", "summary": "Pushes a value onto the stack.", "arch": "x86-64"}, {"label": "POP (x86-64)", "url": "x86-64/pop/", "summary": "Pops a value from the stack.", "arch": "x86-64"}, {"label": "CALL (x86-64)", "url": "x86-64/call/", "summary": "Pushes return address and jumps to target.", "arch": "x86-64"}, {"label": "RET (x86-64)", "url": "x86-64/ret/", "summary": "Returns from procedure.", "arch": "x86-64"}, {"label": "ADD (shifted) (ARMv8)", "url": "armv8/add_(shifted)/", "summary": "Adds a register value and an optionally-shifted register value.", "arch": "ARMv8"}, {"label": "SUB (extended) (ARMv8)", "url": "armv8/sub_(extended)/", "summary": "Subtracts an optionally-extended register value.", "arch": "ARMv8"}, {"label": "MOV (register) (ARMv8)", "url": "armv8/mov_(register)/", "summary": "Copies a value from one register to another (Alias of ORR).", "arch": "ARMv8"}, {"label": "LDR (register) (ARMv8)", "url": "armv8/ldr_(register)/", "summary": "Loads a word or doubleword from memory.", "arch": "ARMv8"}, {"label": "STR (immediate) (ARMv8)", "url": "armv8/str_(immediate)/", "summary": "Stores a word or doubleword to memory.", "arch": "ARMv8"}, {"label": "B (ARMv8)", "url": "armv8/b/", "summary": "Unconditionally branches to a PC-relative offset.", "arch": "ARMv8"}, {"label": "BL (ARMv8)", "url": "armv8/bl/", "summary": "Calls a subroutine, storing return address in X30 (LR).", "arch": "ARMv8"}, {"label": "CBZ (ARMv8)", "url": "armv8/cbz/", "summary": "Branches if the register is zero.", "arch": "ARMv8"}, {"label": "CMP (immediate) (ARMv8)", "url": "armv8/cmp_(immediate)/", "summary": "Compares register with immediate (Alias of SUBS).", "arch": "ARMv8"}, {"label": "ADR (ARMv8)", "url": "armv8/adr/", "summary": "Calculates the address of a label.", "arch": "ARMv8"}]