<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4822" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4822{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4822{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4822{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4822{left:189px;bottom:943px;letter-spacing:-0.14px;}
#t5_4822{left:526px;bottom:943px;letter-spacing:-0.12px;}
#t6_4822{left:526px;bottom:921px;letter-spacing:-0.11px;}
#t7_4822{left:526px;bottom:904px;letter-spacing:-0.11px;}
#t8_4822{left:526px;bottom:888px;letter-spacing:-0.11px;}
#t9_4822{left:526px;bottom:866px;letter-spacing:-0.11px;}
#ta_4822{left:526px;bottom:849px;letter-spacing:-0.1px;}
#tb_4822{left:189px;bottom:825px;letter-spacing:-0.13px;}
#tc_4822{left:526px;bottom:825px;letter-spacing:-0.12px;}
#td_4822{left:526px;bottom:804px;letter-spacing:-0.11px;}
#te_4822{left:526px;bottom:787px;letter-spacing:-0.11px;}
#tf_4822{left:526px;bottom:770px;letter-spacing:-0.12px;}
#tg_4822{left:526px;bottom:749px;letter-spacing:-0.11px;}
#th_4822{left:526px;bottom:732px;letter-spacing:-0.1px;}
#ti_4822{left:189px;bottom:707px;letter-spacing:-0.14px;}
#tj_4822{left:526px;bottom:707px;letter-spacing:-0.14px;}
#tk_4822{left:81px;bottom:683px;letter-spacing:-0.14px;}
#tl_4822{left:138px;bottom:683px;letter-spacing:-0.15px;}
#tm_4822{left:189px;bottom:683px;letter-spacing:-0.15px;}
#tn_4822{left:433px;bottom:683px;letter-spacing:-0.14px;}
#to_4822{left:526px;bottom:683px;letter-spacing:-0.11px;word-spacing:-0.86px;}
#tp_4822{left:526px;bottom:666px;letter-spacing:-0.13px;}
#tq_4822{left:526px;bottom:645px;letter-spacing:-0.11px;}
#tr_4822{left:189px;bottom:620px;}
#ts_4822{left:526px;bottom:620px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tt_4822{left:526px;bottom:599px;letter-spacing:-0.11px;}
#tu_4822{left:526px;bottom:582px;letter-spacing:-0.13px;}
#tv_4822{left:189px;bottom:558px;}
#tw_4822{left:526px;bottom:558px;letter-spacing:-0.12px;}
#tx_4822{left:526px;bottom:536px;letter-spacing:-0.12px;word-spacing:-0.37px;}
#ty_4822{left:189px;bottom:512px;letter-spacing:-0.12px;}
#tz_4822{left:526px;bottom:512px;letter-spacing:-0.14px;}
#t10_4822{left:189px;bottom:487px;}
#t11_4822{left:526px;bottom:487px;letter-spacing:-0.12px;}
#t12_4822{left:526px;bottom:466px;letter-spacing:-0.11px;word-spacing:-0.73px;}
#t13_4822{left:526px;bottom:449px;letter-spacing:-0.09px;}
#t14_4822{left:189px;bottom:425px;}
#t15_4822{left:526px;bottom:425px;letter-spacing:-0.12px;}
#t16_4822{left:526px;bottom:403px;letter-spacing:-0.12px;}
#t17_4822{left:526px;bottom:386px;letter-spacing:-0.12px;}
#t18_4822{left:189px;bottom:362px;}
#t19_4822{left:526px;bottom:362px;letter-spacing:-0.12px;}
#t1a_4822{left:526px;bottom:341px;letter-spacing:-0.12px;}
#t1b_4822{left:189px;bottom:316px;}
#t1c_4822{left:526px;bottom:316px;letter-spacing:-0.12px;}
#t1d_4822{left:526px;bottom:295px;letter-spacing:-0.11px;}
#t1e_4822{left:526px;bottom:278px;letter-spacing:-0.11px;}
#t1f_4822{left:189px;bottom:254px;}
#t1g_4822{left:526px;bottom:254px;letter-spacing:-0.14px;}
#t1h_4822{left:189px;bottom:229px;letter-spacing:-0.15px;}
#t1i_4822{left:526px;bottom:229px;letter-spacing:-0.12px;}
#t1j_4822{left:526px;bottom:212px;letter-spacing:-0.11px;}
#t1k_4822{left:526px;bottom:191px;letter-spacing:-0.12px;}
#t1l_4822{left:526px;bottom:174px;letter-spacing:-0.12px;}
#t1m_4822{left:89px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1n_4822{left:175px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1o_4822{left:124px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1p_4822{left:90px;bottom:1049px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t1q_4822{left:213px;bottom:1031px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1r_4822{left:100px;bottom:1008px;letter-spacing:-0.12px;}
#t1s_4822{left:101px;bottom:991px;letter-spacing:-0.13px;}
#t1t_4822{left:224px;bottom:991px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1u_4822{left:455px;bottom:991px;letter-spacing:-0.16px;}
#t1v_4822{left:640px;bottom:991px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1w_4822{left:87px;bottom:967px;letter-spacing:-0.18px;}
#t1x_4822{left:143px;bottom:967px;letter-spacing:-0.14px;}

.s1_4822{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4822{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4822{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4822{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4822{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4822" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4822Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4822" style="-webkit-user-select: none;"><object width="935" height="1210" data="4822/4822.svg" type="image/svg+xml" id="pdf4822" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4822" class="t s1_4822">2-300 </span><span id="t2_4822" class="t s1_4822">Vol. 4 </span>
<span id="t3_4822" class="t s2_4822">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4822" class="t s3_4822">27 </span><span id="t5_4822" class="t s3_4822">Package/Platform-Level PL2 Power Limiting Log </span>
<span id="t6_4822" class="t s3_4822">When set, indicates that the Package/Platform Level </span>
<span id="t7_4822" class="t s3_4822">PL2 Power Limiting Status bit has asserted since the </span>
<span id="t8_4822" class="t s3_4822">log bit was last cleared. </span>
<span id="t9_4822" class="t s3_4822">This log bit will remain set until cleared by software </span>
<span id="ta_4822" class="t s3_4822">writing 0. </span>
<span id="tb_4822" class="t s3_4822">28 </span><span id="tc_4822" class="t s3_4822">Inefficient Operation Log </span>
<span id="td_4822" class="t s3_4822">When set, indicates that the Inefficient Operation </span>
<span id="te_4822" class="t s3_4822">Status bit has asserted since the log bit was last </span>
<span id="tf_4822" class="t s3_4822">cleared. </span>
<span id="tg_4822" class="t s3_4822">This log bit will remain set until cleared by software </span>
<span id="th_4822" class="t s3_4822">writing 0. </span>
<span id="ti_4822" class="t s3_4822">63:29 </span><span id="tj_4822" class="t s3_4822">Reserved </span>
<span id="tk_4822" class="t s3_4822">6B1H </span><span id="tl_4822" class="t s3_4822">1713 </span><span id="tm_4822" class="t s3_4822">MSR_RING_PERF_LIMIT_REASONS </span><span id="tn_4822" class="t s3_4822">Package </span><span id="to_4822" class="t s3_4822">Indicator of Frequency Clipping in the Ring Interconnect </span>
<span id="tp_4822" class="t s3_4822">(R/W) </span>
<span id="tq_4822" class="t s3_4822">(Frequency refers to ring interconnect in the uncore.) </span>
<span id="tr_4822" class="t s3_4822">0 </span><span id="ts_4822" class="t s3_4822">PROCHOT Status (R0) </span>
<span id="tt_4822" class="t s3_4822">When set, frequency is reduced due to assertion of </span>
<span id="tu_4822" class="t s3_4822">external PROCHOT. </span>
<span id="tv_4822" class="t s3_4822">1 </span><span id="tw_4822" class="t s3_4822">Thermal Status (R0) </span>
<span id="tx_4822" class="t s3_4822">When set, frequency is reduced due to a thermal event. </span>
<span id="ty_4822" class="t s3_4822">4:2 </span><span id="tz_4822" class="t s3_4822">Reserved </span>
<span id="t10_4822" class="t s3_4822">5 </span><span id="t11_4822" class="t s3_4822">Running Average Thermal Limit Status (R0) </span>
<span id="t12_4822" class="t s3_4822">When set, frequency is reduced due to running average </span>
<span id="t13_4822" class="t s3_4822">thermal limit. </span>
<span id="t14_4822" class="t s3_4822">6 </span><span id="t15_4822" class="t s3_4822">VR Therm Alert Status (R0) </span>
<span id="t16_4822" class="t s3_4822">When set, frequency is reduced due to a thermal alert </span>
<span id="t17_4822" class="t s3_4822">from a processor Voltage Regulator. </span>
<span id="t18_4822" class="t s3_4822">7 </span><span id="t19_4822" class="t s3_4822">VR Thermal Design Current Status (R0) </span>
<span id="t1a_4822" class="t s3_4822">When set, frequency is reduced due to VR TDC limit. </span>
<span id="t1b_4822" class="t s3_4822">8 </span><span id="t1c_4822" class="t s3_4822">Other Status (R0) </span>
<span id="t1d_4822" class="t s3_4822">When set, frequency is reduced due to electrical or </span>
<span id="t1e_4822" class="t s3_4822">other constraints. </span>
<span id="t1f_4822" class="t s3_4822">9 </span><span id="t1g_4822" class="t s3_4822">Reserved </span>
<span id="t1h_4822" class="t s3_4822">10 </span><span id="t1i_4822" class="t s3_4822">Package/Platform-Level Power Limiting PL1 Status </span>
<span id="t1j_4822" class="t s3_4822">(R0) </span>
<span id="t1k_4822" class="t s3_4822">When set, frequency is reduced due to </span>
<span id="t1l_4822" class="t s3_4822">package/Platform-level power limiting PL1. </span>
<span id="t1m_4822" class="t s4_4822">Table 2-39. </span><span id="t1n_4822" class="t s4_4822">Additional MSRs Supported by 6th Generation, 7th Generation, 8th Generation, 9th Generation, </span>
<span id="t1o_4822" class="t s4_4822">10th Generation, 11th Generation, 12th Generation, and 13th Generation Intel® Core™ Processors, </span>
<span id="t1p_4822" class="t s4_4822">Intel® Xeon® Scalable Processor Family, 2nd, 3rd, and 4th Generation Intel® Xeon® Scalable Processor Family, </span>
<span id="t1q_4822" class="t s4_4822">8th Generation Intel® Core™ i3 Processors, and Intel® Xeon® E Processors </span>
<span id="t1r_4822" class="t s5_4822">Register </span>
<span id="t1s_4822" class="t s5_4822">Address </span><span id="t1t_4822" class="t s5_4822">Register Name / Bit Fields </span><span id="t1u_4822" class="t s5_4822">Scope </span><span id="t1v_4822" class="t s5_4822">Bit Description </span>
<span id="t1w_4822" class="t s5_4822">Hex </span><span id="t1x_4822" class="t s5_4822">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
