0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/Peter/Desktop/VivadoProjects/Verilog/Clock_Div/clock_divider/clock_divider.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/Peter/Desktop/VivadoProjects/Verilog/Clock_Div/clock_divider/clock_divider.srcs/sim_1/new/divider_sim.v,1591747442,verilog,,,,divider_sim,,,,,,,,
C:/Users/Peter/Desktop/VivadoProjects/Verilog/Clock_Div/clock_divider/clock_divider.srcs/sources_1/new/main.v,1591747024,verilog,,C:/Users/Peter/Desktop/VivadoProjects/Verilog/Clock_Div/clock_divider/clock_divider.srcs/sim_1/new/divider_sim.v,,main,,,,,,,,
