read -sv run_verilog_mid/adder_32b_11_72_c360a92fb24a2785f334788bf829adca.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_11_72_c360a92fb24a2785f334788bf829adca_yosys.v
