<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.3 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="17" Path="/home/tage/git/NoC/programmableCh/dfs/project/project.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="a42a6cd5a7a8482aa4ee53184d8b5a12"/>
    <Option Name="Part" Val="xc7z020clg484-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val="xilinx.com:zc702:part0:1.2"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo/kth_axi_Mesh_2D_Nostrum_2x2x1_1.0"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/project.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/project.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSABoardId" Val="zc702"/>
    <Option Name="DSANumComputeUnits" Val="16"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="0"/>
    <Option Name="WTModelSimExportSim" Val="0"/>
    <Option Name="WTQuestaExportSim" Val="0"/>
    <Option Name="WTIesExportSim" Val="0"/>
    <Option Name="WTVcsExportSim" Val="0"/>
    <Option Name="WTRivieraExportSim" Val="0"/>
    <Option Name="WTActivehdlExportSim" Val="0"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="64"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/BD/BD.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_xbar_1/BD_xbar_1.xci">
          <Proxy FileSetName="BD_xbar_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_microblaze_3_xlconcat_0/BD_microblaze_3_xlconcat_0.xci">
          <Proxy FileSetName="BD_microblaze_3_xlconcat_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_axi_pwm_pause_1_0/BD_axi_pwm_pause_1_0.xci">
          <Proxy FileSetName="BD_axi_pwm_pause_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_xbar_4/BD_xbar_4.xci">
          <Proxy FileSetName="BD_xbar_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_microblaze_3_0/BD_microblaze_3_0.xci">
          <Proxy FileSetName="BD_microblaze_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_xbar_2/BD_xbar_2.xci">
          <Proxy FileSetName="BD_xbar_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_processing_system7_0_0/BD_processing_system7_0_0.xci">
          <Proxy FileSetName="BD_processing_system7_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_axi_protocol_converter_0_0/BD_axi_protocol_converter_0_0.xci">
          <Proxy FileSetName="BD_axi_protocol_converter_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_ilmb_bram_if_cntlr_1/BD_ilmb_bram_if_cntlr_1.xci">
          <Proxy FileSetName="BD_ilmb_bram_if_cntlr_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_dlmb_v10_1/BD_dlmb_v10_1.xci">
          <Proxy FileSetName="BD_dlmb_v10_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_xbar_0/BD_xbar_0.xci">
          <Proxy FileSetName="BD_xbar_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_microblaze_1_xlconcat_0/BD_microblaze_1_xlconcat_0.xci">
          <Proxy FileSetName="BD_microblaze_1_xlconcat_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_microblaze_2_0/BD_microblaze_2_0.xci">
          <Proxy FileSetName="BD_microblaze_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_axi_interconnect_0_0/BD_axi_interconnect_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_auto_pc_3/BD_auto_pc_3.xci">
          <Proxy FileSetName="BD_auto_pc_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_dlmb_bram_if_cntlr_0/BD_dlmb_bram_if_cntlr_0.xci">
          <Proxy FileSetName="BD_dlmb_bram_if_cntlr_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xci">
          <Proxy FileSetName="BD_axi_perf_mon_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_s01_data_fifo_0/BD_s01_data_fifo_0.xci">
          <Proxy FileSetName="BD_s01_data_fifo_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="hdl/BD.hwdef"/>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_dlmb_v10_2/BD_dlmb_v10_2.xci">
          <Proxy FileSetName="BD_dlmb_v10_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_rst_clk_wiz_0_100M_0/BD_rst_clk_wiz_0_100M_0.xci">
          <Proxy FileSetName="BD_rst_clk_wiz_0_100M_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_axi_pwm_pause_2_0/BD_axi_pwm_pause_2_0.xci">
          <Proxy FileSetName="BD_axi_pwm_pause_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_ilmb_v10_1/BD_ilmb_v10_1.xci">
          <Proxy FileSetName="BD_ilmb_v10_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_mdm_1_0/BD_mdm_1_0.xci">
          <Proxy FileSetName="BD_mdm_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_ilmb_bram_if_cntlr_0/BD_ilmb_bram_if_cntlr_0.xci">
          <Proxy FileSetName="BD_ilmb_bram_if_cntlr_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_microblaze_1_axi_intc_0/BD_microblaze_1_axi_intc_0.xci">
          <Proxy FileSetName="BD_microblaze_1_axi_intc_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_lmb_bram_0/BD_lmb_bram_0.xci">
          <Proxy FileSetName="BD_lmb_bram_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_dlmb_v10_0/BD_dlmb_v10_0.xci">
          <Proxy FileSetName="BD_dlmb_v10_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_axi_pwm_pause_3_0/BD_axi_pwm_pause_3_0.xci">
          <Proxy FileSetName="BD_axi_pwm_pause_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_axi_gpio_1_0/BD_axi_gpio_1_0.xci">
          <Proxy FileSetName="BD_axi_gpio_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_microblaze_1_0/BD_microblaze_1_0.xci">
          <Proxy FileSetName="BD_microblaze_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_axi_gpio_2_0/BD_axi_gpio_2_0.xci">
          <Proxy FileSetName="BD_axi_gpio_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="hw_handoff/BD_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="BD_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="BD.bmm"/>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="hdl/BD.vhd"/>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="hw_handoff/BD.hwh"/>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_auto_pc_1/BD_auto_pc_1.xci">
          <Proxy FileSetName="BD_auto_pc_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_s03_data_fifo_0/BD_s03_data_fifo_0.xci">
          <Proxy FileSetName="BD_s03_data_fifo_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_auto_pc_0/BD_auto_pc_0.xci">
          <Proxy FileSetName="BD_auto_pc_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_m00_data_fifo_0/BD_m00_data_fifo_0.xci">
          <Proxy FileSetName="BD_m00_data_fifo_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_s02_data_fifo_0/BD_s02_data_fifo_0.xci">
          <Proxy FileSetName="BD_s02_data_fifo_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_auto_pc_2/BD_auto_pc_2.xci">
          <Proxy FileSetName="BD_auto_pc_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_s00_data_fifo_0/BD_s00_data_fifo_0.xci">
          <Proxy FileSetName="BD_s00_data_fifo_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_axi_clock_converter_ni3_0/BD_axi_clock_converter_ni3_0.xci">
          <Proxy FileSetName="BD_axi_clock_converter_ni3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_axi_clock_converter_ni0_0/BD_axi_clock_converter_ni0_0.xci">
          <Proxy FileSetName="BD_axi_clock_converter_ni0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_axi_timer_3_0/BD_axi_timer_3_0.xci">
          <Proxy FileSetName="BD_axi_timer_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_axi_clock_converter_mdm_0/BD_axi_clock_converter_mdm_0.xci">
          <Proxy FileSetName="BD_axi_clock_converter_mdm_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_axi_timer_1_0/BD_axi_timer_1_0.xci">
          <Proxy FileSetName="BD_axi_timer_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_axi_clock_converter_ni2_0/BD_axi_clock_converter_ni2_0.xci">
          <Proxy FileSetName="BD_axi_clock_converter_ni2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_axi_clock_converter_ni1_0/BD_axi_clock_converter_ni1_0.xci">
          <Proxy FileSetName="BD_axi_clock_converter_ni1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_axi_timer_2_0/BD_axi_timer_2_0.xci">
          <Proxy FileSetName="BD_axi_timer_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_axi_perf_mon_1_0/BD_axi_perf_mon_1_0.xci">
          <Proxy FileSetName="BD_axi_perf_mon_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_axi_perf_mon_3_0/BD_axi_perf_mon_3_0.xci">
          <Proxy FileSetName="BD_axi_perf_mon_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_util_vector_logic_1_0/BD_util_vector_logic_1_0.xci">
          <Proxy FileSetName="BD_util_vector_logic_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_axi_timer_0_0/BD_axi_timer_0_0.xci">
          <Proxy FileSetName="BD_axi_timer_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_axi_perf_mon_2_0/BD_axi_perf_mon_2_0.xci">
          <Proxy FileSetName="BD_axi_perf_mon_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_xbar_3/BD_xbar_3.xci">
          <Proxy FileSetName="BD_xbar_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_ps7_0_axi_periph_0/BD_ps7_0_axi_periph_0.xci"/>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0/BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0.xci">
          <Proxy FileSetName="BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_microblaze_3_axi_intc_0/BD_microblaze_3_axi_intc_0.xci">
          <Proxy FileSetName="BD_microblaze_3_axi_intc_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_util_vector_logic_0_0/BD_util_vector_logic_0_0.xci">
          <Proxy FileSetName="BD_util_vector_logic_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_microblaze_3_axi_periph_0/BD_microblaze_3_axi_periph_0.xci"/>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_ilmb_bram_if_cntlr_2/BD_ilmb_bram_if_cntlr_2.xci">
          <Proxy FileSetName="BD_ilmb_bram_if_cntlr_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_ilmb_v10_2/BD_ilmb_v10_2.xci">
          <Proxy FileSetName="BD_ilmb_v10_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_lmb_bram_1/BD_lmb_bram_1.xci">
          <Proxy FileSetName="BD_lmb_bram_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_microblaze_2_axi_intc_0/BD_microblaze_2_axi_intc_0.xci">
          <Proxy FileSetName="BD_microblaze_2_axi_intc_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_microblaze_2_xlconcat_0/BD_microblaze_2_xlconcat_0.xci">
          <Proxy FileSetName="BD_microblaze_2_xlconcat_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_microblaze_2_axi_periph_0/BD_microblaze_2_axi_periph_0.xci"/>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_dlmb_bram_if_cntlr_1/BD_dlmb_bram_if_cntlr_1.xci">
          <Proxy FileSetName="BD_dlmb_bram_if_cntlr_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_microblaze_1_axi_periph_0/BD_microblaze_1_axi_periph_0.xci"/>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_ilmb_v10_0/BD_ilmb_v10_0.xci">
          <Proxy FileSetName="BD_ilmb_v10_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_dlmb_bram_if_cntlr_2/BD_dlmb_bram_if_cntlr_2.xci">
          <Proxy FileSetName="BD_dlmb_bram_if_cntlr_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_axi_gpio_3_0/BD_axi_gpio_3_0.xci">
          <Proxy FileSetName="BD_axi_gpio_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD.bd" FileRelPathName="ip/BD_lmb_bram_2/BD_lmb_bram_2.xci">
          <Proxy FileSetName="BD_lmb_bram_2"/>
        </CompFileExtendedInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/BD/hdl/BD_wrapper.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/sw/microblaze_1/Debug/microblaze_1.elf">
        <FileInfo>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="ScopedToRef" Val="BD"/>
          <Attr Name="ScopedToCell" Val="microblaze_1"/>
          <Attr Name="IsVisible" Val="1"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/sw/microblaze_2/Debug/microblaze_2.elf">
        <FileInfo>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="ScopedToRef" Val="BD"/>
          <Attr Name="ScopedToCell" Val="microblaze_2"/>
          <Attr Name="IsVisible" Val="1"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/sw/microblaze_3/Debug/microblaze_3.elf">
        <FileInfo>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="ScopedToRef" Val="BD"/>
          <Attr Name="ScopedToCell" Val="microblaze_3"/>
          <Attr Name="IsVisible" Val="1"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="BD_wrapper"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/dfs/constraints.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../constraints.xdc"/>
          <Attr Name="ImportTime" Val="1493759079"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PPRDIR/sw/microblaze_1/Debug/microblaze_1.elf">
        <FileInfo>
          <Attr Name="ScopedToRef" Val="BD"/>
          <Attr Name="ScopedToCell" Val="microblaze_1"/>
          <Attr Name="IsVisible" Val="1"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/sw/microblaze_2/Debug/microblaze_2.elf">
        <FileInfo>
          <Attr Name="ScopedToRef" Val="BD"/>
          <Attr Name="ScopedToCell" Val="microblaze_2"/>
          <Attr Name="IsVisible" Val="1"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/sw/microblaze_3/Debug/microblaze_3.elf">
        <FileInfo>
          <Attr Name="ScopedToRef" Val="BD"/>
          <Attr Name="ScopedToCell" Val="microblaze_3"/>
          <Attr Name="IsVisible" Val="1"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="BD_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_s01_data_fifo_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_s01_data_fifo_0">
      <Config>
        <Option Name="TopModule" Val="BD_s01_data_fifo_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_util_vector_logic_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_util_vector_logic_0_0">
      <Config>
        <Option Name="TopModule" Val="BD_util_vector_logic_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_auto_pc_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_auto_pc_1">
      <Config>
        <Option Name="TopModule" Val="BD_auto_pc_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_s03_data_fifo_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_s03_data_fifo_0">
      <Config>
        <Option Name="TopModule" Val="BD_s03_data_fifo_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_auto_pc_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_auto_pc_2">
      <Config>
        <Option Name="TopModule" Val="BD_auto_pc_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_auto_pc_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_auto_pc_0">
      <Config>
        <Option Name="TopModule" Val="BD_auto_pc_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_s02_data_fifo_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_s02_data_fifo_0">
      <Config>
        <Option Name="TopModule" Val="BD_s02_data_fifo_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_axi_timer_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_axi_timer_3_0">
      <Config>
        <Option Name="TopModule" Val="BD_axi_timer_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_m00_data_fifo_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_m00_data_fifo_0">
      <Config>
        <Option Name="TopModule" Val="BD_m00_data_fifo_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_axi_clock_converter_ni0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_axi_clock_converter_ni0_0">
      <Config>
        <Option Name="TopModule" Val="BD_axi_clock_converter_ni0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_axi_perf_mon_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_axi_perf_mon_0_0">
      <Config>
        <Option Name="TopModule" Val="BD_axi_perf_mon_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_dlmb_bram_if_cntlr_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_dlmb_bram_if_cntlr_2">
      <Config>
        <Option Name="TopModule" Val="BD_dlmb_bram_if_cntlr_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_axi_gpio_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_axi_gpio_3_0">
      <Config>
        <Option Name="TopModule" Val="BD_axi_gpio_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_microblaze_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_microblaze_3_0">
      <Config>
        <Option Name="TopModule" Val="BD_microblaze_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_xbar_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_xbar_2">
      <Config>
        <Option Name="TopModule" Val="BD_xbar_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_dlmb_v10_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_dlmb_v10_2">
      <Config>
        <Option Name="TopModule" Val="BD_dlmb_v10_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_processing_system7_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_processing_system7_0_0">
      <Config>
        <Option Name="TopModule" Val="BD_processing_system7_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_xbar_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_xbar_4">
      <Config>
        <Option Name="TopModule" Val="BD_xbar_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_microblaze_3_xlconcat_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_microblaze_3_xlconcat_0">
      <Config>
        <Option Name="TopModule" Val="BD_microblaze_3_xlconcat_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_axi_pwm_pause_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_axi_pwm_pause_1_0">
      <Config>
        <Option Name="TopModule" Val="BD_axi_pwm_pause_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_xbar_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_xbar_1">
      <Config>
        <Option Name="TopModule" Val="BD_xbar_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_microblaze_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_microblaze_1_0">
      <Config>
        <Option Name="TopModule" Val="BD_microblaze_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_dlmb_v10_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_dlmb_v10_0">
      <Config>
        <Option Name="TopModule" Val="BD_dlmb_v10_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_axi_pwm_pause_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_axi_pwm_pause_3_0">
      <Config>
        <Option Name="TopModule" Val="BD_axi_pwm_pause_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_axi_gpio_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_axi_gpio_2_0">
      <Config>
        <Option Name="TopModule" Val="BD_axi_gpio_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_axi_gpio_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_axi_gpio_1_0">
      <Config>
        <Option Name="TopModule" Val="BD_axi_gpio_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_axi_clock_converter_ni3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_axi_clock_converter_ni3_0">
      <Config>
        <Option Name="TopModule" Val="BD_axi_clock_converter_ni3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_auto_pc_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_auto_pc_3">
      <Config>
        <Option Name="TopModule" Val="BD_auto_pc_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_s00_data_fifo_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_s00_data_fifo_0">
      <Config>
        <Option Name="TopModule" Val="BD_s00_data_fifo_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_axi_clock_converter_ni2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_axi_clock_converter_ni2_0">
      <Config>
        <Option Name="TopModule" Val="BD_axi_clock_converter_ni2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_util_vector_logic_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_util_vector_logic_1_0">
      <Config>
        <Option Name="TopModule" Val="BD_util_vector_logic_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_axi_clock_converter_mdm_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_axi_clock_converter_mdm_0">
      <Config>
        <Option Name="TopModule" Val="BD_axi_clock_converter_mdm_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_axi_timer_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_axi_timer_2_0">
      <Config>
        <Option Name="TopModule" Val="BD_axi_timer_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_axi_timer_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_axi_timer_0_0">
      <Config>
        <Option Name="TopModule" Val="BD_axi_timer_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_axi_perf_mon_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_axi_perf_mon_3_0">
      <Config>
        <Option Name="TopModule" Val="BD_axi_perf_mon_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_axi_perf_mon_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_axi_perf_mon_2_0">
      <Config>
        <Option Name="TopModule" Val="BD_axi_perf_mon_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_axi_perf_mon_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_axi_perf_mon_1_0">
      <Config>
        <Option Name="TopModule" Val="BD_axi_perf_mon_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_axi_protocol_converter_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_axi_protocol_converter_0_0">
      <Config>
        <Option Name="TopModule" Val="BD_axi_protocol_converter_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_xbar_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_xbar_3">
      <Config>
        <Option Name="TopModule" Val="BD_xbar_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_xbar_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_xbar_0">
      <Config>
        <Option Name="TopModule" Val="BD_xbar_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0">
      <Config>
        <Option Name="TopModule" Val="BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_axi_timer_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_axi_timer_1_0">
      <Config>
        <Option Name="TopModule" Val="BD_axi_timer_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_axi_clock_converter_ni1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_axi_clock_converter_ni1_0">
      <Config>
        <Option Name="TopModule" Val="BD_axi_clock_converter_ni1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_ilmb_bram_if_cntlr_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_ilmb_bram_if_cntlr_2">
      <Config>
        <Option Name="TopModule" Val="BD_ilmb_bram_if_cntlr_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_ilmb_v10_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_ilmb_v10_2">
      <Config>
        <Option Name="TopModule" Val="BD_ilmb_v10_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_lmb_bram_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_lmb_bram_1">
      <Config>
        <Option Name="TopModule" Val="BD_lmb_bram_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_microblaze_2_xlconcat_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_microblaze_2_xlconcat_0">
      <Config>
        <Option Name="TopModule" Val="BD_microblaze_2_xlconcat_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_rst_clk_wiz_0_100M_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_rst_clk_wiz_0_100M_0">
      <Config>
        <Option Name="TopModule" Val="BD_rst_clk_wiz_0_100M_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_dlmb_bram_if_cntlr_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_dlmb_bram_if_cntlr_1">
      <Config>
        <Option Name="TopModule" Val="BD_dlmb_bram_if_cntlr_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_microblaze_2_axi_intc_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_microblaze_2_axi_intc_0">
      <Config>
        <Option Name="TopModule" Val="BD_microblaze_2_axi_intc_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_ilmb_bram_if_cntlr_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_ilmb_bram_if_cntlr_1">
      <Config>
        <Option Name="TopModule" Val="BD_ilmb_bram_if_cntlr_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_axi_pwm_pause_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_axi_pwm_pause_2_0">
      <Config>
        <Option Name="TopModule" Val="BD_axi_pwm_pause_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_microblaze_3_axi_intc_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_microblaze_3_axi_intc_0">
      <Config>
        <Option Name="TopModule" Val="BD_microblaze_3_axi_intc_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_ilmb_v10_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_ilmb_v10_0">
      <Config>
        <Option Name="TopModule" Val="BD_ilmb_v10_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_dlmb_v10_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_dlmb_v10_1">
      <Config>
        <Option Name="TopModule" Val="BD_dlmb_v10_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_ilmb_v10_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_ilmb_v10_1">
      <Config>
        <Option Name="TopModule" Val="BD_ilmb_v10_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_microblaze_1_xlconcat_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_microblaze_1_xlconcat_0">
      <Config>
        <Option Name="TopModule" Val="BD_microblaze_1_xlconcat_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_microblaze_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_microblaze_2_0">
      <Config>
        <Option Name="TopModule" Val="BD_microblaze_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_mdm_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_mdm_1_0">
      <Config>
        <Option Name="TopModule" Val="BD_mdm_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_ilmb_bram_if_cntlr_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_ilmb_bram_if_cntlr_0">
      <Config>
        <Option Name="TopModule" Val="BD_ilmb_bram_if_cntlr_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_dlmb_bram_if_cntlr_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_dlmb_bram_if_cntlr_0">
      <Config>
        <Option Name="TopModule" Val="BD_dlmb_bram_if_cntlr_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_microblaze_1_axi_intc_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_microblaze_1_axi_intc_0">
      <Config>
        <Option Name="TopModule" Val="BD_microblaze_1_axi_intc_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_lmb_bram_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_lmb_bram_0">
      <Config>
        <Option Name="TopModule" Val="BD_lmb_bram_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_lmb_bram_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_lmb_bram_2">
      <Config>
        <Option Name="TopModule" Val="BD_lmb_bram_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_s01_data_fifo_0_synth_1" Type="Ft3:Synth" SrcSet="BD_s01_data_fifo_0" Part="xc7z020clg484-1" ConstrsSet="BD_s01_data_fifo_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_s01_data_fifo_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_util_vector_logic_0_0_synth_1" Type="Ft3:Synth" SrcSet="BD_util_vector_logic_0_0" Part="xc7z020clg484-1" ConstrsSet="BD_util_vector_logic_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_util_vector_logic_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_auto_pc_1_synth_1" Type="Ft3:Synth" SrcSet="BD_auto_pc_1" Part="xc7z020clg484-1" ConstrsSet="BD_auto_pc_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_auto_pc_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_s03_data_fifo_0_synth_1" Type="Ft3:Synth" SrcSet="BD_s03_data_fifo_0" Part="xc7z020clg484-1" ConstrsSet="BD_s03_data_fifo_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_s03_data_fifo_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_auto_pc_2_synth_1" Type="Ft3:Synth" SrcSet="BD_auto_pc_2" Part="xc7z020clg484-1" ConstrsSet="BD_auto_pc_2" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_auto_pc_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_auto_pc_0_synth_1" Type="Ft3:Synth" SrcSet="BD_auto_pc_0" Part="xc7z020clg484-1" ConstrsSet="BD_auto_pc_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_auto_pc_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_s02_data_fifo_0_synth_1" Type="Ft3:Synth" SrcSet="BD_s02_data_fifo_0" Part="xc7z020clg484-1" ConstrsSet="BD_s02_data_fifo_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_s02_data_fifo_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_timer_3_0_synth_1" Type="Ft3:Synth" SrcSet="BD_axi_timer_3_0" Part="xc7z020clg484-1" ConstrsSet="BD_axi_timer_3_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_axi_timer_3_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_m00_data_fifo_0_synth_1" Type="Ft3:Synth" SrcSet="BD_m00_data_fifo_0" Part="xc7z020clg484-1" ConstrsSet="BD_m00_data_fifo_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_m00_data_fifo_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_clock_converter_ni0_0_synth_1" Type="Ft3:Synth" SrcSet="BD_axi_clock_converter_ni0_0" Part="xc7z020clg484-1" ConstrsSet="BD_axi_clock_converter_ni0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_axi_clock_converter_ni0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_perf_mon_0_0_synth_1" Type="Ft3:Synth" SrcSet="BD_axi_perf_mon_0_0" Part="xc7z020clg484-1" ConstrsSet="BD_axi_perf_mon_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_axi_perf_mon_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_dlmb_bram_if_cntlr_2_synth_1" Type="Ft3:Synth" SrcSet="BD_dlmb_bram_if_cntlr_2" Part="xc7z020clg484-1" ConstrsSet="BD_dlmb_bram_if_cntlr_2" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_dlmb_bram_if_cntlr_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_gpio_3_0_synth_1" Type="Ft3:Synth" SrcSet="BD_axi_gpio_3_0" Part="xc7z020clg484-1" ConstrsSet="BD_axi_gpio_3_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_axi_gpio_3_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_microblaze_3_0_synth_1" Type="Ft3:Synth" SrcSet="BD_microblaze_3_0" Part="xc7z020clg484-1" ConstrsSet="BD_microblaze_3_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_microblaze_3_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_xbar_2_synth_1" Type="Ft3:Synth" SrcSet="BD_xbar_2" Part="xc7z020clg484-1" ConstrsSet="BD_xbar_2" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_xbar_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_dlmb_v10_2_synth_1" Type="Ft3:Synth" SrcSet="BD_dlmb_v10_2" Part="xc7z020clg484-1" ConstrsSet="BD_dlmb_v10_2" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_dlmb_v10_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_processing_system7_0_0_synth_1" Type="Ft3:Synth" SrcSet="BD_processing_system7_0_0" Part="xc7z020clg484-1" ConstrsSet="BD_processing_system7_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_processing_system7_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_xbar_4_synth_1" Type="Ft3:Synth" SrcSet="BD_xbar_4" Part="xc7z020clg484-1" ConstrsSet="BD_xbar_4" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_xbar_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_microblaze_3_xlconcat_0_synth_1" Type="Ft3:Synth" SrcSet="BD_microblaze_3_xlconcat_0" Part="xc7z020clg484-1" ConstrsSet="BD_microblaze_3_xlconcat_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_microblaze_3_xlconcat_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_pwm_pause_1_0_synth_1" Type="Ft3:Synth" SrcSet="BD_axi_pwm_pause_1_0" Part="xc7z020clg484-1" ConstrsSet="BD_axi_pwm_pause_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_axi_pwm_pause_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_xbar_1_synth_1" Type="Ft3:Synth" SrcSet="BD_xbar_1" Part="xc7z020clg484-1" ConstrsSet="BD_xbar_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_xbar_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_microblaze_1_0_synth_1" Type="Ft3:Synth" SrcSet="BD_microblaze_1_0" Part="xc7z020clg484-1" ConstrsSet="BD_microblaze_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_microblaze_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_dlmb_v10_0_synth_1" Type="Ft3:Synth" SrcSet="BD_dlmb_v10_0" Part="xc7z020clg484-1" ConstrsSet="BD_dlmb_v10_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_dlmb_v10_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_pwm_pause_3_0_synth_1" Type="Ft3:Synth" SrcSet="BD_axi_pwm_pause_3_0" Part="xc7z020clg484-1" ConstrsSet="BD_axi_pwm_pause_3_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_axi_pwm_pause_3_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_gpio_2_0_synth_1" Type="Ft3:Synth" SrcSet="BD_axi_gpio_2_0" Part="xc7z020clg484-1" ConstrsSet="BD_axi_gpio_2_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_axi_gpio_2_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_gpio_1_0_synth_1" Type="Ft3:Synth" SrcSet="BD_axi_gpio_1_0" Part="xc7z020clg484-1" ConstrsSet="BD_axi_gpio_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_axi_gpio_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_clock_converter_ni3_0_synth_1" Type="Ft3:Synth" SrcSet="BD_axi_clock_converter_ni3_0" Part="xc7z020clg484-1" ConstrsSet="BD_axi_clock_converter_ni3_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_axi_clock_converter_ni3_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_auto_pc_3_synth_1" Type="Ft3:Synth" SrcSet="BD_auto_pc_3" Part="xc7z020clg484-1" ConstrsSet="BD_auto_pc_3" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_auto_pc_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_s00_data_fifo_0_synth_1" Type="Ft3:Synth" SrcSet="BD_s00_data_fifo_0" Part="xc7z020clg484-1" ConstrsSet="BD_s00_data_fifo_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_s00_data_fifo_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_clock_converter_ni2_0_synth_1" Type="Ft3:Synth" SrcSet="BD_axi_clock_converter_ni2_0" Part="xc7z020clg484-1" ConstrsSet="BD_axi_clock_converter_ni2_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_axi_clock_converter_ni2_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_util_vector_logic_1_0_synth_1" Type="Ft3:Synth" SrcSet="BD_util_vector_logic_1_0" Part="xc7z020clg484-1" ConstrsSet="BD_util_vector_logic_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_util_vector_logic_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_clock_converter_mdm_0_synth_1" Type="Ft3:Synth" SrcSet="BD_axi_clock_converter_mdm_0" Part="xc7z020clg484-1" ConstrsSet="BD_axi_clock_converter_mdm_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_axi_clock_converter_mdm_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_timer_2_0_synth_1" Type="Ft3:Synth" SrcSet="BD_axi_timer_2_0" Part="xc7z020clg484-1" ConstrsSet="BD_axi_timer_2_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_axi_timer_2_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_timer_0_0_synth_1" Type="Ft3:Synth" SrcSet="BD_axi_timer_0_0" Part="xc7z020clg484-1" ConstrsSet="BD_axi_timer_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_axi_timer_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_perf_mon_3_0_synth_1" Type="Ft3:Synth" SrcSet="BD_axi_perf_mon_3_0" Part="xc7z020clg484-1" ConstrsSet="BD_axi_perf_mon_3_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_axi_perf_mon_3_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_perf_mon_2_0_synth_1" Type="Ft3:Synth" SrcSet="BD_axi_perf_mon_2_0" Part="xc7z020clg484-1" ConstrsSet="BD_axi_perf_mon_2_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_axi_perf_mon_2_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_perf_mon_1_0_synth_1" Type="Ft3:Synth" SrcSet="BD_axi_perf_mon_1_0" Part="xc7z020clg484-1" ConstrsSet="BD_axi_perf_mon_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_axi_perf_mon_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_protocol_converter_0_0_synth_1" Type="Ft3:Synth" SrcSet="BD_axi_protocol_converter_0_0" Part="xc7z020clg484-1" ConstrsSet="BD_axi_protocol_converter_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_axi_protocol_converter_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_xbar_3_synth_1" Type="Ft3:Synth" SrcSet="BD_xbar_3" Part="xc7z020clg484-1" ConstrsSet="BD_xbar_3" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_xbar_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_xbar_0_synth_1" Type="Ft3:Synth" SrcSet="BD_xbar_0" Part="xc7z020clg484-1" ConstrsSet="BD_xbar_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_xbar_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0_synth_1" Type="Ft3:Synth" SrcSet="BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0" Part="xc7z020clg484-1" ConstrsSet="BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_timer_1_0_synth_1" Type="Ft3:Synth" SrcSet="BD_axi_timer_1_0" Part="xc7z020clg484-1" ConstrsSet="BD_axi_timer_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_axi_timer_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_clock_converter_ni1_0_synth_1" Type="Ft3:Synth" SrcSet="BD_axi_clock_converter_ni1_0" Part="xc7z020clg484-1" ConstrsSet="BD_axi_clock_converter_ni1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_axi_clock_converter_ni1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_ilmb_bram_if_cntlr_2_synth_1" Type="Ft3:Synth" SrcSet="BD_ilmb_bram_if_cntlr_2" Part="xc7z020clg484-1" ConstrsSet="BD_ilmb_bram_if_cntlr_2" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_ilmb_bram_if_cntlr_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_ilmb_v10_2_synth_1" Type="Ft3:Synth" SrcSet="BD_ilmb_v10_2" Part="xc7z020clg484-1" ConstrsSet="BD_ilmb_v10_2" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_ilmb_v10_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_lmb_bram_1_synth_1" Type="Ft3:Synth" SrcSet="BD_lmb_bram_1" Part="xc7z020clg484-1" ConstrsSet="BD_lmb_bram_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_lmb_bram_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_microblaze_2_xlconcat_0_synth_1" Type="Ft3:Synth" SrcSet="BD_microblaze_2_xlconcat_0" Part="xc7z020clg484-1" ConstrsSet="BD_microblaze_2_xlconcat_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_microblaze_2_xlconcat_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_rst_clk_wiz_0_100M_0_synth_1" Type="Ft3:Synth" SrcSet="BD_rst_clk_wiz_0_100M_0" Part="xc7z020clg484-1" ConstrsSet="BD_rst_clk_wiz_0_100M_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_rst_clk_wiz_0_100M_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_dlmb_bram_if_cntlr_1_synth_1" Type="Ft3:Synth" SrcSet="BD_dlmb_bram_if_cntlr_1" Part="xc7z020clg484-1" ConstrsSet="BD_dlmb_bram_if_cntlr_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_dlmb_bram_if_cntlr_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_microblaze_2_axi_intc_0_synth_1" Type="Ft3:Synth" SrcSet="BD_microblaze_2_axi_intc_0" Part="xc7z020clg484-1" ConstrsSet="BD_microblaze_2_axi_intc_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_microblaze_2_axi_intc_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_ilmb_bram_if_cntlr_1_synth_1" Type="Ft3:Synth" SrcSet="BD_ilmb_bram_if_cntlr_1" Part="xc7z020clg484-1" ConstrsSet="BD_ilmb_bram_if_cntlr_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_ilmb_bram_if_cntlr_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_pwm_pause_2_0_synth_1" Type="Ft3:Synth" SrcSet="BD_axi_pwm_pause_2_0" Part="xc7z020clg484-1" ConstrsSet="BD_axi_pwm_pause_2_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_axi_pwm_pause_2_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_microblaze_3_axi_intc_0_synth_1" Type="Ft3:Synth" SrcSet="BD_microblaze_3_axi_intc_0" Part="xc7z020clg484-1" ConstrsSet="BD_microblaze_3_axi_intc_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_microblaze_3_axi_intc_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_ilmb_v10_0_synth_1" Type="Ft3:Synth" SrcSet="BD_ilmb_v10_0" Part="xc7z020clg484-1" ConstrsSet="BD_ilmb_v10_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_ilmb_v10_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_dlmb_v10_1_synth_1" Type="Ft3:Synth" SrcSet="BD_dlmb_v10_1" Part="xc7z020clg484-1" ConstrsSet="BD_dlmb_v10_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_dlmb_v10_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_ilmb_v10_1_synth_1" Type="Ft3:Synth" SrcSet="BD_ilmb_v10_1" Part="xc7z020clg484-1" ConstrsSet="BD_ilmb_v10_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_ilmb_v10_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_microblaze_1_xlconcat_0_synth_1" Type="Ft3:Synth" SrcSet="BD_microblaze_1_xlconcat_0" Part="xc7z020clg484-1" ConstrsSet="BD_microblaze_1_xlconcat_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_microblaze_1_xlconcat_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_microblaze_2_0_synth_1" Type="Ft3:Synth" SrcSet="BD_microblaze_2_0" Part="xc7z020clg484-1" ConstrsSet="BD_microblaze_2_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_microblaze_2_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_mdm_1_0_synth_1" Type="Ft3:Synth" SrcSet="BD_mdm_1_0" Part="xc7z020clg484-1" ConstrsSet="BD_mdm_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_mdm_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_ilmb_bram_if_cntlr_0_synth_1" Type="Ft3:Synth" SrcSet="BD_ilmb_bram_if_cntlr_0" Part="xc7z020clg484-1" ConstrsSet="BD_ilmb_bram_if_cntlr_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_ilmb_bram_if_cntlr_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_dlmb_bram_if_cntlr_0_synth_1" Type="Ft3:Synth" SrcSet="BD_dlmb_bram_if_cntlr_0" Part="xc7z020clg484-1" ConstrsSet="BD_dlmb_bram_if_cntlr_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_dlmb_bram_if_cntlr_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_microblaze_1_axi_intc_0_synth_1" Type="Ft3:Synth" SrcSet="BD_microblaze_1_axi_intc_0" Part="xc7z020clg484-1" ConstrsSet="BD_microblaze_1_axi_intc_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_microblaze_1_axi_intc_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_lmb_bram_0_synth_1" Type="Ft3:Synth" SrcSet="BD_lmb_bram_0" Part="xc7z020clg484-1" ConstrsSet="BD_lmb_bram_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_lmb_bram_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_lmb_bram_2_synth_1" Type="Ft3:Synth" SrcSet="BD_lmb_bram_2" Part="xc7z020clg484-1" ConstrsSet="BD_lmb_bram_2" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_lmb_bram_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_s01_data_fifo_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_s01_data_fifo_0" Description="Default settings for Implementation." SynthRun="BD_s01_data_fifo_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_util_vector_logic_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_util_vector_logic_0_0" Description="Default settings for Implementation." SynthRun="BD_util_vector_logic_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_auto_pc_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_auto_pc_1" Description="Default settings for Implementation." SynthRun="BD_auto_pc_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_s03_data_fifo_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_s03_data_fifo_0" Description="Default settings for Implementation." SynthRun="BD_s03_data_fifo_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_auto_pc_2_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_auto_pc_2" Description="Default settings for Implementation." SynthRun="BD_auto_pc_2_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_auto_pc_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_auto_pc_0" Description="Default settings for Implementation." SynthRun="BD_auto_pc_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_s02_data_fifo_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_s02_data_fifo_0" Description="Default settings for Implementation." SynthRun="BD_s02_data_fifo_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_timer_3_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_axi_timer_3_0" Description="Default settings for Implementation." SynthRun="BD_axi_timer_3_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_m00_data_fifo_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_m00_data_fifo_0" Description="Default settings for Implementation." SynthRun="BD_m00_data_fifo_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_clock_converter_ni0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_axi_clock_converter_ni0_0" Description="Default settings for Implementation." SynthRun="BD_axi_clock_converter_ni0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_perf_mon_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_axi_perf_mon_0_0" Description="Default settings for Implementation." SynthRun="BD_axi_perf_mon_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_dlmb_bram_if_cntlr_2_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_dlmb_bram_if_cntlr_2" Description="Default settings for Implementation." SynthRun="BD_dlmb_bram_if_cntlr_2_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_gpio_3_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_axi_gpio_3_0" Description="Default settings for Implementation." SynthRun="BD_axi_gpio_3_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_microblaze_3_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_microblaze_3_0" Description="Default settings for Implementation." SynthRun="BD_microblaze_3_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_xbar_2_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_xbar_2" Description="Default settings for Implementation." SynthRun="BD_xbar_2_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_dlmb_v10_2_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_dlmb_v10_2" Description="Default settings for Implementation." SynthRun="BD_dlmb_v10_2_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_processing_system7_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_processing_system7_0_0" Description="Default settings for Implementation." SynthRun="BD_processing_system7_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_xbar_4_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_xbar_4" Description="Default settings for Implementation." SynthRun="BD_xbar_4_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_microblaze_3_xlconcat_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_microblaze_3_xlconcat_0" Description="Default settings for Implementation." SynthRun="BD_microblaze_3_xlconcat_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_pwm_pause_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_axi_pwm_pause_1_0" Description="Default settings for Implementation." SynthRun="BD_axi_pwm_pause_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_xbar_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_xbar_1" Description="Default settings for Implementation." SynthRun="BD_xbar_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_microblaze_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_microblaze_1_0" Description="Default settings for Implementation." SynthRun="BD_microblaze_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_dlmb_v10_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_dlmb_v10_0" Description="Default settings for Implementation." SynthRun="BD_dlmb_v10_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_pwm_pause_3_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_axi_pwm_pause_3_0" Description="Default settings for Implementation." SynthRun="BD_axi_pwm_pause_3_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_gpio_2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_axi_gpio_2_0" Description="Default settings for Implementation." SynthRun="BD_axi_gpio_2_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_gpio_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_axi_gpio_1_0" Description="Default settings for Implementation." SynthRun="BD_axi_gpio_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_clock_converter_ni3_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_axi_clock_converter_ni3_0" Description="Default settings for Implementation." SynthRun="BD_axi_clock_converter_ni3_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_auto_pc_3_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_auto_pc_3" Description="Default settings for Implementation." SynthRun="BD_auto_pc_3_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_s00_data_fifo_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_s00_data_fifo_0" Description="Default settings for Implementation." SynthRun="BD_s00_data_fifo_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_clock_converter_ni2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_axi_clock_converter_ni2_0" Description="Default settings for Implementation." SynthRun="BD_axi_clock_converter_ni2_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_util_vector_logic_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_util_vector_logic_1_0" Description="Default settings for Implementation." SynthRun="BD_util_vector_logic_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_clock_converter_mdm_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_axi_clock_converter_mdm_0" Description="Default settings for Implementation." SynthRun="BD_axi_clock_converter_mdm_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_timer_2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_axi_timer_2_0" Description="Default settings for Implementation." SynthRun="BD_axi_timer_2_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_timer_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_axi_timer_0_0" Description="Default settings for Implementation." SynthRun="BD_axi_timer_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_perf_mon_3_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_axi_perf_mon_3_0" Description="Default settings for Implementation." SynthRun="BD_axi_perf_mon_3_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_perf_mon_2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_axi_perf_mon_2_0" Description="Default settings for Implementation." SynthRun="BD_axi_perf_mon_2_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_perf_mon_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_axi_perf_mon_1_0" Description="Default settings for Implementation." SynthRun="BD_axi_perf_mon_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_protocol_converter_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_axi_protocol_converter_0_0" Description="Default settings for Implementation." SynthRun="BD_axi_protocol_converter_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_xbar_3_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_xbar_3" Description="Default settings for Implementation." SynthRun="BD_xbar_3_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_xbar_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_xbar_0" Description="Default settings for Implementation." SynthRun="BD_xbar_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0" Description="Default settings for Implementation." SynthRun="BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_timer_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_axi_timer_1_0" Description="Default settings for Implementation." SynthRun="BD_axi_timer_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_clock_converter_ni1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_axi_clock_converter_ni1_0" Description="Default settings for Implementation." SynthRun="BD_axi_clock_converter_ni1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_ilmb_bram_if_cntlr_2_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_ilmb_bram_if_cntlr_2" Description="Default settings for Implementation." SynthRun="BD_ilmb_bram_if_cntlr_2_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_ilmb_v10_2_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_ilmb_v10_2" Description="Default settings for Implementation." SynthRun="BD_ilmb_v10_2_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_lmb_bram_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_lmb_bram_1" Description="Default settings for Implementation." SynthRun="BD_lmb_bram_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_microblaze_2_xlconcat_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_microblaze_2_xlconcat_0" Description="Default settings for Implementation." SynthRun="BD_microblaze_2_xlconcat_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_rst_clk_wiz_0_100M_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_rst_clk_wiz_0_100M_0" Description="Default settings for Implementation." SynthRun="BD_rst_clk_wiz_0_100M_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_dlmb_bram_if_cntlr_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_dlmb_bram_if_cntlr_1" Description="Default settings for Implementation." SynthRun="BD_dlmb_bram_if_cntlr_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_microblaze_2_axi_intc_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_microblaze_2_axi_intc_0" Description="Default settings for Implementation." SynthRun="BD_microblaze_2_axi_intc_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_ilmb_bram_if_cntlr_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_ilmb_bram_if_cntlr_1" Description="Default settings for Implementation." SynthRun="BD_ilmb_bram_if_cntlr_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_axi_pwm_pause_2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_axi_pwm_pause_2_0" Description="Default settings for Implementation." SynthRun="BD_axi_pwm_pause_2_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_microblaze_3_axi_intc_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_microblaze_3_axi_intc_0" Description="Default settings for Implementation." SynthRun="BD_microblaze_3_axi_intc_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_ilmb_v10_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_ilmb_v10_0" Description="Default settings for Implementation." SynthRun="BD_ilmb_v10_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_dlmb_v10_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_dlmb_v10_1" Description="Default settings for Implementation." SynthRun="BD_dlmb_v10_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_ilmb_v10_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_ilmb_v10_1" Description="Default settings for Implementation." SynthRun="BD_ilmb_v10_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_microblaze_1_xlconcat_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_microblaze_1_xlconcat_0" Description="Default settings for Implementation." SynthRun="BD_microblaze_1_xlconcat_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_microblaze_2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_microblaze_2_0" Description="Default settings for Implementation." SynthRun="BD_microblaze_2_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_mdm_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_mdm_1_0" Description="Default settings for Implementation." SynthRun="BD_mdm_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_ilmb_bram_if_cntlr_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_ilmb_bram_if_cntlr_0" Description="Default settings for Implementation." SynthRun="BD_ilmb_bram_if_cntlr_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_dlmb_bram_if_cntlr_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_dlmb_bram_if_cntlr_0" Description="Default settings for Implementation." SynthRun="BD_dlmb_bram_if_cntlr_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_microblaze_1_axi_intc_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_microblaze_1_axi_intc_0" Description="Default settings for Implementation." SynthRun="BD_microblaze_1_axi_intc_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_lmb_bram_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_lmb_bram_0" Description="Default settings for Implementation." SynthRun="BD_lmb_bram_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_lmb_bram_2_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_lmb_bram_2" Description="Default settings for Implementation." SynthRun="BD_lmb_bram_2_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
</Project>
