

================================================================
== Vivado HLS Report for 'popcntdata'
================================================================
* Date:           Mon Nov 18 16:03:50 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        tancoeff
* Solution:       tancoeff
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.373|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.37>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%x_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x_V)" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 2 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_V_read, i32 0)" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 3 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%zext_ln791 = zext i1 %p_Result_s to i2" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 4 'zext' 'zext_ln791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_V_read, i32 1)" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 5 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i1 %p_Result_1 to i2" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 6 'zext' 'zext_ln700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_V_read, i32 2)" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 7 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln700_3 = zext i1 %p_Result_2 to i2" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 8 'zext' 'zext_ln700_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_1 = add i2 %zext_ln700, %zext_ln700_3" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 9 'add' 'add_ln700_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 10 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln700 = add i2 %add_ln700_1, %zext_ln791" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 10 'add' 'add_ln700' <Predicate = true> <Delay = 0.14> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln700_4 = zext i2 %add_ln700 to i3" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 11 'zext' 'zext_ln700_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_V_read, i32 3)" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 12 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln700_5 = zext i1 %p_Result_3 to i3" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 13 'zext' 'zext_ln700_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_V_read, i32 4)" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 14 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln791_1 = zext i1 %p_Result_4 to i2" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 15 'zext' 'zext_ln791_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_V_read, i32 5)" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 16 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln791_2 = zext i1 %p_Result_5 to i2" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 17 'zext' 'zext_ln791_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_V_read, i32 6)" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 18 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln700_6 = zext i1 %p_Result_6 to i2" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 19 'zext' 'zext_ln700_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_2 = add i3 %zext_ln700_4, %zext_ln700_5" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 20 'add' 'add_ln700_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_3 = add i2 %zext_ln791_2, %zext_ln700_6" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 21 'add' 'add_ln700_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln700_4 = add i2 %add_ln700_3, %zext_ln791_1" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 22 'add' 'add_ln700_4' <Predicate = true> <Delay = 0.14> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln700_7 = zext i2 %add_ln700_4 to i3" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 23 'zext' 'zext_ln700_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.26ns) (root node of TernaryAdder)   --->   "%add_ln700_5 = add i3 %zext_ln700_7, %add_ln700_2" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 24 'add' 'add_ln700_5' <Predicate = true> <Delay = 0.26> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln700_8 = zext i3 %add_ln700_5 to i4" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 25 'zext' 'zext_ln700_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_V_read, i32 7)" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 26 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln700_9 = zext i1 %p_Result_7 to i4" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 27 'zext' 'zext_ln700_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_V_read, i32 8)" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 28 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln791_3 = zext i1 %p_Result_8 to i2" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 29 'zext' 'zext_ln791_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_V_read, i32 9)" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 30 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln791_4 = zext i1 %p_Result_9 to i2" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 31 'zext' 'zext_ln791_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_s_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_V_read, i32 10)" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 32 'bitselect' 'p_Result_s_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln791_5 = zext i1 %p_Result_s_13 to i2" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 33 'zext' 'zext_ln791_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_V_read, i32 11)" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 34 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln791_6 = zext i1 %p_Result_10 to i2" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 35 'zext' 'zext_ln791_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_V_read, i32 12)" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 36 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln791_7 = zext i1 %p_Result_11 to i2" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 37 'zext' 'zext_ln791_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_V_read, i32 13)" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 38 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln791_8 = zext i1 %p_Result_12 to i2" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 39 'zext' 'zext_ln791_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_V_read, i32 14)" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 40 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln700_10 = zext i1 %p_Result_13 to i2" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 41 'zext' 'zext_ln700_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.26ns)   --->   "%add_ln700_6 = add i4 %zext_ln700_8, %zext_ln700_9" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 42 'add' 'add_ln700_6' <Predicate = true> <Delay = 0.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.13ns)   --->   "%add_ln700_7 = add i2 %zext_ln791_3, %zext_ln791_4" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 43 'add' 'add_ln700_7' <Predicate = true> <Delay = 0.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln700_11 = zext i2 %add_ln700_7 to i4" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 44 'zext' 'zext_ln700_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_8 = add i4 %zext_ln700_11, %add_ln700_6" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 45 'add' 'add_ln700_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 46 [1/1] (0.13ns)   --->   "%add_ln700_9 = add i2 %zext_ln791_5, %zext_ln791_6" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 46 'add' 'add_ln700_9' <Predicate = true> <Delay = 0.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln700_12 = zext i2 %add_ln700_9 to i3" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 47 'zext' 'zext_ln700_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_10 = add i2 %zext_ln791_8, %zext_ln700_10" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 48 'add' 'add_ln700_10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 49 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln700_11 = add i2 %add_ln700_10, %zext_ln791_7" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 49 'add' 'add_ln700_11' <Predicate = true> <Delay = 0.14> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln700_13 = zext i2 %add_ln700_11 to i3" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 50 'zext' 'zext_ln700_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.23ns)   --->   "%add_ln700_12 = add i3 %zext_ln700_13, %zext_ln700_12" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 51 'add' 'add_ln700_12' <Predicate = true> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln700_14 = zext i3 %add_ln700_12 to i4" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 52 'zext' 'zext_ln700_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.37ns) (root node of TernaryAdder)   --->   "%add_ln700_13 = add i4 %zext_ln700_14, %add_ln700_8" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 53 'add' 'add_ln700_13' <Predicate = true> <Delay = 0.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln700_15 = zext i4 %add_ln700_13 to i5" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 54 'zext' 'zext_ln700_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_V_read, i32 15)" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 55 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln700_16 = zext i1 %p_Result_14 to i5" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 56 'zext' 'zext_ln700_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_V_read, i32 16)" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 57 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln791_9 = zext i1 %p_Result_15 to i2" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 58 'zext' 'zext_ln791_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_V_read, i32 17)" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 59 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln791_10 = zext i1 %p_Result_16 to i2" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 60 'zext' 'zext_ln791_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_17 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_V_read, i32 18)" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 61 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln791_11 = zext i1 %p_Result_17 to i2" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 62 'zext' 'zext_ln791_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_V_read, i32 19)" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 63 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln791_12 = zext i1 %p_Result_18 to i2" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 64 'zext' 'zext_ln791_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_19 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_V_read, i32 20)" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 65 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln791_13 = zext i1 %p_Result_19 to i2" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 66 'zext' 'zext_ln791_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_20 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_V_read, i32 21)" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 67 'bitselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln791_14 = zext i1 %p_Result_20 to i2" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 68 'zext' 'zext_ln791_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_21 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_V_read, i32 22)" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 69 'bitselect' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln791_15 = zext i1 %p_Result_21 to i2" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 70 'zext' 'zext_ln791_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_22 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_V_read, i32 23)" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 71 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln791_16 = zext i1 %p_Result_22 to i2" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 72 'zext' 'zext_ln791_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_23 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_V_read, i32 24)" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 73 'bitselect' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln791_17 = zext i1 %p_Result_23 to i2" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 74 'zext' 'zext_ln791_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_24 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_V_read, i32 25)" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 75 'bitselect' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln791_18 = zext i1 %p_Result_24 to i2" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 76 'zext' 'zext_ln791_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_Result_25 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_V_read, i32 26)" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 77 'bitselect' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln791_19 = zext i1 %p_Result_25 to i2" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 78 'zext' 'zext_ln791_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_V_read, i32 27)" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 79 'bitselect' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln791_20 = zext i1 %p_Result_26 to i2" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 80 'zext' 'zext_ln791_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_27 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_V_read, i32 28)" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 81 'bitselect' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln791_21 = zext i1 %p_Result_27 to i2" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 82 'zext' 'zext_ln791_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_Result_28 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_V_read, i32 29)" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 83 'bitselect' 'p_Result_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln791_22 = zext i1 %p_Result_28 to i2" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 84 'zext' 'zext_ln791_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_29 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_V_read, i32 30)" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 85 'bitselect' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln700_17 = zext i1 %p_Result_29 to i2" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 86 'zext' 'zext_ln700_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_14 = add i5 %zext_ln700_15, %zext_ln700_16" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 87 'add' 'add_ln700_14' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 88 [1/1] (0.13ns)   --->   "%add_ln700_15 = add i2 %zext_ln791_9, %zext_ln791_10" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 88 'add' 'add_ln700_15' <Predicate = true> <Delay = 0.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln700_18 = zext i2 %add_ln700_15 to i5" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 89 'zext' 'zext_ln700_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.49ns) (root node of TernaryAdder)   --->   "%add_ln700_16 = add i5 %zext_ln700_18, %add_ln700_14" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 90 'add' 'add_ln700_16' <Predicate = true> <Delay = 0.49> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 91 [1/1] (0.13ns)   --->   "%add_ln700_17 = add i2 %zext_ln791_11, %zext_ln791_12" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 91 'add' 'add_ln700_17' <Predicate = true> <Delay = 0.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln700_19 = zext i2 %add_ln700_17 to i3" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 92 'zext' 'zext_ln700_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.13ns)   --->   "%add_ln700_18 = add i2 %zext_ln791_13, %zext_ln791_14" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 93 'add' 'add_ln700_18' <Predicate = true> <Delay = 0.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln700_20 = zext i2 %add_ln700_18 to i3" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 94 'zext' 'zext_ln700_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.23ns)   --->   "%add_ln700_19 = add i3 %zext_ln700_20, %zext_ln700_19" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 95 'add' 'add_ln700_19' <Predicate = true> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln700_21 = zext i3 %add_ln700_19 to i5" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 96 'zext' 'zext_ln700_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_20 = add i5 %zext_ln700_21, %add_ln700_16" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 97 'add' 'add_ln700_20' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 98 [1/1] (0.13ns)   --->   "%add_ln700_21 = add i2 %zext_ln791_15, %zext_ln791_16" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 98 'add' 'add_ln700_21' <Predicate = true> <Delay = 0.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln700_22 = zext i2 %add_ln700_21 to i3" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 99 'zext' 'zext_ln700_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.13ns)   --->   "%add_ln700_22 = add i2 %zext_ln791_17, %zext_ln791_18" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 100 'add' 'add_ln700_22' <Predicate = true> <Delay = 0.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln700_23 = zext i2 %add_ln700_22 to i3" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 101 'zext' 'zext_ln700_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.23ns)   --->   "%add_ln700_23 = add i3 %zext_ln700_23, %zext_ln700_22" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 102 'add' 'add_ln700_23' <Predicate = true> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln700_24 = zext i3 %add_ln700_23 to i4" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 103 'zext' 'zext_ln700_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.13ns)   --->   "%add_ln700_24 = add i2 %zext_ln791_19, %zext_ln791_20" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 104 'add' 'add_ln700_24' <Predicate = true> <Delay = 0.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln700_25 = zext i2 %add_ln700_24 to i3" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 105 'zext' 'zext_ln700_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_25 = add i2 %zext_ln791_22, %zext_ln700_17" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 106 'add' 'add_ln700_25' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 107 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln700_26 = add i2 %add_ln700_25, %zext_ln791_21" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 107 'add' 'add_ln700_26' <Predicate = true> <Delay = 0.14> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln700_26 = zext i2 %add_ln700_26 to i3" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 108 'zext' 'zext_ln700_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.23ns)   --->   "%add_ln700_27 = add i3 %zext_ln700_26, %zext_ln700_25" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 109 'add' 'add_ln700_27' <Predicate = true> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln700_27 = zext i3 %add_ln700_27 to i4" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 110 'zext' 'zext_ln700_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.26ns)   --->   "%add_ln700_28 = add i4 %zext_ln700_27, %zext_ln700_24" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 111 'add' 'add_ln700_28' <Predicate = true> <Delay = 0.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln700_28 = zext i4 %add_ln700_28 to i5" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 112 'zext' 'zext_ln700_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.49ns) (root node of TernaryAdder)   --->   "%add_ln700_29 = add i5 %zext_ln700_28, %add_ln700_20" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 113 'add' 'add_ln700_29' <Predicate = true> <Delay = 0.49> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln700_29 = zext i5 %add_ln700_29 to i6" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 114 'zext' 'zext_ln700_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%p_Result_30 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_V_read, i32 31)" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 115 'bitselect' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln700_30 = zext i1 %p_Result_30 to i6" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 116 'zext' 'zext_ln700_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.34ns)   --->   "%add_ln700_30 = add i6 %zext_ln700_29, %zext_ln700_30" [tancoeff/tancoeff/tancalc.cpp:18]   --->   Operation 117 'add' 'add_ln700_30' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "ret i6 %add_ln700_30" [tancoeff/tancoeff/tancalc.cpp:20]   --->   Operation 118 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2.37ns
The critical path consists of the following:
	wire read on port 'x_V' (tancoeff/tancoeff/tancalc.cpp:18) [2]  (0 ns)
	'add' operation ('add_ln700', tancoeff/tancoeff/tancalc.cpp:18) [10]  (0.145 ns)
	'add' operation ('add_ln700_2', tancoeff/tancoeff/tancalc.cpp:18) [20]  (0 ns)
	'add' operation ('add_ln700_5', tancoeff/tancoeff/tancalc.cpp:18) [24]  (0.262 ns)
	'add' operation ('add_ln700_6', tancoeff/tancoeff/tancalc.cpp:18) [42]  (0.261 ns)
	'add' operation ('add_ln700_8', tancoeff/tancoeff/tancalc.cpp:18) [45]  (0 ns)
	'add' operation ('add_ln700_13', tancoeff/tancoeff/tancalc.cpp:18) [53]  (0.378 ns)
	'add' operation ('add_ln700_14', tancoeff/tancoeff/tancalc.cpp:18) [87]  (0 ns)
	'add' operation ('add_ln700_16', tancoeff/tancoeff/tancalc.cpp:18) [90]  (0.493 ns)
	'add' operation ('add_ln700_20', tancoeff/tancoeff/tancalc.cpp:18) [97]  (0 ns)
	'add' operation ('add_ln700_29', tancoeff/tancoeff/tancalc.cpp:18) [113]  (0.493 ns)
	'add' operation ('add_ln700_30', tancoeff/tancoeff/tancalc.cpp:18) [117]  (0.341 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
