/*
 * File: SR1B_BLUEN_ac.c
 *
 * Code generated for Simulink model 'SR1B_BLUEN_ac'.
 *
 * Model version                  : 1.193
 * Simulink Coder version         : 9.4 (R2020b) 29-Jul-2020
 * C/C++ source code generated on : Sat Apr  6 19:12:24 2024
 *
 * Target selection: autosar.tlc
 * Embedded hardware selection: Freescale->MPC55xx
 * Emulation hardware selection:
 *    Differs from embedded hardware (Generic->MATLAB Host Computer)
 * Code generation objectives: Unspecified
 * Validation result: Not run
 */

#include "SR1B_BLUEN_ac.h"



uint8 VeRxPDU_EPS_FD_1_FD14_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_PIM_A_FD5_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_MCPB_DATA_FD5_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_PARK_DATA_FD5_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_IMPACT_INFO_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_MCPA_DATA_FD5_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_ORC_FD_1_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BATTERY_HV2_FD5_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_MCPA_PROPULSION_FD16_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_MCPB_DATA2_FD5_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_ENGINE_FD_1_FD5_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BRAKE_FD_1_FD14_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_PIM_B_FD11_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BRAKE_FD_3_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BRAKE_FD_4_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_ADAS_FD_INFO_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BCM_FD_13_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_ORC_FD_3_FD14_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_IPC_FD_4_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_PIM_A_FD11_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_ADAS_FD_INFO_FD14_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BCM_FD_9_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_OBD_CONTENT_FRAME_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_MCPA_DATA2_FD5_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BATTERY_HV_POWERLIMITS_FD5_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BCM_FD_12_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_PARK_DATA_FD16_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_PIM_B_FD5_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_RFHUB_FD_1_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_AGSM_FD_2_FD16_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BATTERY_HV_STATUS1_FD5_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BCM_FD_11_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_DRIVETRAIN_FD_1_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_ENGINE_FD_2_FD5_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_IPC_VEHICLE_SETUP_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BATTERY_HV2_FD11_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_DRIVETRAIN_FD_3_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BATTERY_HV_FD11_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_MCPB_DATA_FD11_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_PCU_FD_1_FD5_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BATTERY_HV_VLIMITS_FD5_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_APM_VDCM_FD5_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BATTERY_HV_FD5_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_MCPB_PROPULSION_FD16_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BCM_FD_26_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_ADAS_FD_INFO_C2_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_AGSM_FD_2_FD11_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BATTERY_HV_STATUS1_FD11_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BRAKE_FD_5_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BRAKE_FD_7_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BCM_FD_2_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_ENGINE_HYBD_FD_1_FD11_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_IBS3_DATA_2_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BRAKE_FD_7_FD14_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BRAKE_FD_1_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BATTERY_HV_POWERLIMITS_FD11_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_AGSM_FD_2_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BCM_FD_18_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_MCPA_DATA2_FD11_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_PARK_DATA_FD11_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_PCU_FD_1_FD11_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_ENGINE_FD_2_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BRAKE_FD_2_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BRAKE_FD_6_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BRAKE_FD_3_FD14_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_OBD_CONTENT_FRAME_FD11_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BCM_FD_10_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_ENGINE_HYBD_FD_3_FD11_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_IMPACT_INFO_FD14_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BATTERY_HV_VLIMITS_FD11_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_MCPA_DATA_FD11_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BRAKE_FD_6_FD14_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_ENGINE_HYBD_FD_4_FD11_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_FOTA_MASTER_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_ADAS_FD_INFO2_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BCM_FD_4_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_MCPB_DATA2_FD11_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_BRAKE_FD_2_FD14_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_IBS3_DATA_1_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1;
uint8 VeRxPDU_APM_VDCM_FD11_E2E_Sts_SR1B_BLUEN_ac_Test_1;
#ifndef UCHAR_MAX
#include <limits.h>
#endif

#if ( UCHAR_MAX != (0xFFU) ) || ( SCHAR_MAX != (0x7F) )
#error Code was generated for compiler with different sized uchar/char. \
Consider adjusting Test hardware word size settings on the \
Hardware Implementation pane to match your compiler word sizes as \
defined in limits.h of the compiler. Alternatively, you can \
select the Test hardware is the same as production hardware option and \
select the Enable portable word sizes option on the Code Generation > \
Verification pane for ERT based targets, which will disable the \
preprocessor word size checks.
#endif

#if ( USHRT_MAX != (0xFFFFU) ) || ( SHRT_MAX != (0x7FFF) )
#error Code was generated for compiler with different sized ushort/short. \
Consider adjusting Test hardware word size settings on the \
Hardware Implementation pane to match your compiler word sizes as \
defined in limits.h of the compiler. Alternatively, you can \
select the Test hardware is the same as production hardware option and \
select the Enable portable word sizes option on the Code Generation > \
Verification pane for ERT based targets, which will disable the \
preprocessor word size checks.
#endif

#if ( UINT_MAX != (0xFFFFFFFFU) ) || ( INT_MAX != (0x7FFFFFFF) )
#error Code was generated for compiler with different sized uint/int. \
Consider adjusting Test hardware word size settings on the \
Hardware Implementation pane to match your compiler word sizes as \
defined in limits.h of the compiler. Alternatively, you can \
select the Test hardware is the same as production hardware option and \
select the Enable portable word sizes option on the Code Generation > \
Verification pane for ERT based targets, which will disable the \
preprocessor word size checks.
#endif

#if ( ULONG_MAX != (0xFFFFFFFFU) ) || ( LONG_MAX != (0x7FFFFFFF) )
#error Code was generated for compiler with different sized ulong/long. \
Consider adjusting Test hardware word size settings on the \
Hardware Implementation pane to match your compiler word sizes as \
defined in limits.h of the compiler. Alternatively, you can \
select the Test hardware is the same as production hardware option and \
select the Enable portable word sizes option on the Code Generation > \
Verification pane for ERT based targets, which will disable the \
preprocessor word size checks.
#endif

/* Skipping ulong_long/long_long check: insufficient preprocessor integer range. */

/* user code (top of source file) */
/*
   PRODUCTION CONFIGURATION
 */

/* Exported data definition */
#define START_SEC_CALIB_UNSPECIFIED_SR1B_BLUEN
#include "MemMap.h"

/* Definition for custom storage class: FCALocalParameter */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ADAS_FD_INFO2_FD3_CRC_Inc = 3U;/* Referenced by: '<S95>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ADAS_FD_INFO2_FD3_CRC_Lim = 15U;/* Referenced by: '<S96>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ADAS_FD_INFO2_FD3_MC_Inc = 3U;/* Referenced by: '<S97>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ADAS_FD_INFO2_FD3_MC_Lim = 15U;/* Referenced by: '<S98>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ADAS_FD_INFO2_FD3_MM_Lim = 250U;/* Referenced by: '<S99>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ADAS_FD_INFO_C2_FD3_CRC_Inc = 3U;/* Referenced by: '<S119>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ADAS_FD_INFO_C2_FD3_CRC_Lim = 15U;/* Referenced by: '<S120>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ADAS_FD_INFO_C2_FD3_MC_Inc = 3U;/* Referenced by: '<S121>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ADAS_FD_INFO_C2_FD3_MC_Lim = 15U;/* Referenced by: '<S122>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ADAS_FD_INFO_C2_FD3_MM_Lim = 250U;/* Referenced by: '<S123>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ADAS_FD_INFO_FD14_CRC_Inc = 3U;/* Referenced by: '<S143>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ADAS_FD_INFO_FD14_CRC_Lim = 15U;/* Referenced by: '<S144>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ADAS_FD_INFO_FD14_MC_Inc = 3U;/* Referenced by: '<S145>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ADAS_FD_INFO_FD14_MC_Lim = 15U;/* Referenced by: '<S146>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ADAS_FD_INFO_FD14_MM_Lim = 250U;/* Referenced by: '<S147>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ADAS_FD_INFO_FD3_CRC_Inc = 3U;/* Referenced by: '<S170>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ADAS_FD_INFO_FD3_CRC_Lim = 15U;/* Referenced by: '<S171>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ADAS_FD_INFO_FD3_MC_Inc = 3U;/* Referenced by: '<S172>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ADAS_FD_INFO_FD3_MC_Lim = 15U;/* Referenced by: '<S173>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ADAS_FD_INFO_FD3_MM_Lim = 250U;/* Referenced by: '<S174>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_AGSM_FD_2_FD11_CRC_Inc = 3U;/* Referenced by: '<S194>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_AGSM_FD_2_FD11_CRC_Lim = 15U;/* Referenced by: '<S195>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_AGSM_FD_2_FD11_MC_Inc = 3U;/* Referenced by: '<S196>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_AGSM_FD_2_FD11_MC_Lim = 15U;/* Referenced by: '<S197>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_AGSM_FD_2_FD11_MM_Lim = 250U;/* Referenced by: '<S198>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_AGSM_FD_2_FD16_CRC_Inc = 3U;/* Referenced by: '<S218>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_AGSM_FD_2_FD16_CRC_Lim = 15U;/* Referenced by: '<S219>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_AGSM_FD_2_FD16_MC_Inc = 3U;/* Referenced by: '<S220>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_AGSM_FD_2_FD16_MC_Lim = 15U;/* Referenced by: '<S221>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_AGSM_FD_2_FD16_MM_Lim = 250U;/* Referenced by: '<S222>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_AGSM_FD_2_FD3_CRC_Inc = 3U;/* Referenced by: '<S245>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_AGSM_FD_2_FD3_CRC_Lim = 15U;/* Referenced by: '<S246>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_AGSM_FD_2_FD3_MC_Inc = 3U;/* Referenced by: '<S247>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_AGSM_FD_2_FD3_MC_Lim = 15U;/* Referenced by: '<S248>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_AGSM_FD_2_FD3_MM_Lim = 250U;/* Referenced by: '<S249>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_APM_VDCM_FD11_CRC_Inc = 3U;/* Referenced by: '<S272>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_APM_VDCM_FD11_CRC_Lim = 15U;/* Referenced by: '<S273>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_APM_VDCM_FD11_MC_Inc = 3U;/* Referenced by: '<S274>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_APM_VDCM_FD11_MC_Lim = 15U;/* Referenced by: '<S275>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_APM_VDCM_FD11_MM_Lim = 250U;/* Referenced by: '<S276>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_APM_VDCM_FD5_CRC_Inc = 3U;/* Referenced by: '<S320>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_APM_VDCM_FD5_CRC_Lim = 15U;/* Referenced by: '<S321>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_APM_VDCM_FD5_MC_Inc
    = 3U;                              /* Referenced by: '<S322>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_APM_VDCM_FD5_MC_Lim
    = 15U;                             /* Referenced by: '<S323>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_APM_VDCM_FD5_MM_Lim
    = 250U;                            /* Referenced by: '<S324>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV2_FD11_CRC_Inc = 3U;/* Referenced by: '<S368>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV2_FD11_CRC_Lim = 15U;/* Referenced by: '<S369>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV2_FD11_MC_Inc = 3U;/* Referenced by: '<S370>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV2_FD11_MC_Lim = 15U;/* Referenced by: '<S371>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV2_FD11_MM_Lim = 250U;/* Referenced by: '<S372>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV2_FD5_CRC_Inc = 3U;/* Referenced by: '<S400>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV2_FD5_CRC_Lim = 15U;/* Referenced by: '<S401>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV2_FD5_MC_Inc = 3U;/* Referenced by: '<S402>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV2_FD5_MC_Lim = 15U;/* Referenced by: '<S403>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV2_FD5_MM_Lim = 250U;/* Referenced by: '<S404>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_FD11_CRC_Inc = 3U;/* Referenced by: '<S432>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_FD11_CRC_Lim = 15U;/* Referenced by: '<S433>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_FD11_MC_Inc = 3U;/* Referenced by: '<S434>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_FD11_MC_Lim = 15U;/* Referenced by: '<S435>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_FD11_MM_Lim = 250U;/* Referenced by: '<S436>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_FD5_CRC_Inc = 3U;/* Referenced by: '<S458>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_FD5_CRC_Lim = 15U;/* Referenced by: '<S459>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_FD5_MC_Inc = 3U;/* Referenced by: '<S460>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_FD5_MC_Lim = 15U;/* Referenced by: '<S461>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_FD5_MM_Lim = 250U;/* Referenced by: '<S462>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD11_CRC_Inc = 3U;/* Referenced by: '<S484>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD11_CRC_Lim = 15U;/* Referenced by: '<S485>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD11_MC_Inc = 3U;/* Referenced by: '<S486>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD11_MC_Lim = 15U;/* Referenced by: '<S487>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD11_MM_Lim = 250U;/* Referenced by: '<S488>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD5_CRC_Inc = 3U;/* Referenced by: '<S523>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD5_CRC_Lim = 15U;/* Referenced by: '<S524>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD5_MC_Inc = 3U;/* Referenced by: '<S525>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD5_MC_Lim = 15U;/* Referenced by: '<S526>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD5_MM_Lim = 250U;/* Referenced by: '<S527>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_STATUS1_FD11_CRC_Inc = 3U;/* Referenced by: '<S562>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_STATUS1_FD11_CRC_Lim = 15U;/* Referenced by: '<S563>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_STATUS1_FD11_MC_Inc = 3U;/* Referenced by: '<S564>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_STATUS1_FD11_MC_Lim = 15U;/* Referenced by: '<S565>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_STATUS1_FD11_MM_Lim = 250U;/* Referenced by: '<S566>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_STATUS1_FD5_CRC_Inc = 3U;/* Referenced by: '<S622>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_STATUS1_FD5_CRC_Lim = 15U;/* Referenced by: '<S623>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_STATUS1_FD5_MC_Inc = 3U;/* Referenced by: '<S624>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_STATUS1_FD5_MC_Lim = 15U;/* Referenced by: '<S625>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_STATUS1_FD5_MM_Lim = 250U;/* Referenced by: '<S626>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_VLIMITS_FD11_CRC_Inc = 3U;/* Referenced by: '<S682>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_VLIMITS_FD11_CRC_Lim = 15U;/* Referenced by: '<S683>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_VLIMITS_FD11_MC_Inc = 3U;/* Referenced by: '<S684>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_VLIMITS_FD11_MC_Lim = 15U;/* Referenced by: '<S685>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_VLIMITS_FD11_MM_Lim = 250U;/* Referenced by: '<S686>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_VLIMITS_FD5_CRC_Inc = 3U;/* Referenced by: '<S720>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_VLIMITS_FD5_CRC_Lim = 15U;/* Referenced by: '<S721>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_VLIMITS_FD5_MC_Inc = 3U;/* Referenced by: '<S722>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_VLIMITS_FD5_MC_Lim = 15U;/* Referenced by: '<S723>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BATTERY_HV_VLIMITS_FD5_MM_Lim = 250U;/* Referenced by: '<S724>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BCM_FD_10_FD3_CRC_Inc = 3U;/* Referenced by: '<S758>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BCM_FD_10_FD3_CRC_Lim = 15U;/* Referenced by: '<S759>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BCM_FD_10_FD3_MC_Inc = 3U;/* Referenced by: '<S760>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BCM_FD_10_FD3_MC_Lim = 15U;/* Referenced by: '<S761>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BCM_FD_10_FD3_MM_Lim = 250U;/* Referenced by: '<S762>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BCM_FD_11_FD3_CRC_Inc = 3U;/* Referenced by: '<S785>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BCM_FD_11_FD3_CRC_Lim = 15U;/* Referenced by: '<S786>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BCM_FD_11_FD3_MC_Inc = 3U;/* Referenced by: '<S787>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BCM_FD_11_FD3_MC_Lim = 15U;/* Referenced by: '<S788>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BCM_FD_11_FD3_MM_Lim = 250U;/* Referenced by: '<S789>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BCM_FD_12_FD3_CRC_Inc = 3U;/* Referenced by: '<S809>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BCM_FD_12_FD3_CRC_Lim = 15U;/* Referenced by: '<S810>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BCM_FD_12_FD3_MC_Inc = 3U;/* Referenced by: '<S811>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BCM_FD_12_FD3_MC_Lim = 15U;/* Referenced by: '<S812>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BCM_FD_12_FD3_MM_Lim = 250U;/* Referenced by: '<S813>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BCM_FD_13_FD3_CRC_Inc = 3U;/* Referenced by: '<S834>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BCM_FD_13_FD3_CRC_Lim = 15U;/* Referenced by: '<S835>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BCM_FD_13_FD3_MC_Inc = 3U;/* Referenced by: '<S836>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BCM_FD_13_FD3_MC_Lim = 15U;/* Referenced by: '<S837>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BCM_FD_13_FD3_MM_Lim = 250U;/* Referenced by: '<S838>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BCM_FD_18_FD3_CRC_Inc = 3U;/* Referenced by: '<S866>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BCM_FD_18_FD3_CRC_Lim = 15U;/* Referenced by: '<S867>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BCM_FD_18_FD3_MC_Inc = 3U;/* Referenced by: '<S868>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BCM_FD_18_FD3_MC_Lim = 15U;/* Referenced by: '<S869>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BCM_FD_18_FD3_MM_Lim = 250U;/* Referenced by: '<S870>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BCM_FD_26_FD3_CRC_Inc = 3U;/* Referenced by: '<S892>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BCM_FD_26_FD3_CRC_Lim = 15U;/* Referenced by: '<S893>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BCM_FD_26_FD3_MC_Inc = 3U;/* Referenced by: '<S894>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BCM_FD_26_FD3_MC_Lim = 15U;/* Referenced by: '<S895>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BCM_FD_26_FD3_MM_Lim = 250U;/* Referenced by: '<S896>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BCM_FD_2_FD3_CRC_Inc = 3U;/* Referenced by: '<S925>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BCM_FD_2_FD3_CRC_Lim = 15U;/* Referenced by: '<S926>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_BCM_FD_2_FD3_MC_Inc
    = 3U;                              /* Referenced by: '<S927>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_BCM_FD_2_FD3_MC_Lim
    = 15U;                             /* Referenced by: '<S928>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_BCM_FD_2_FD3_MM_Lim
    = 250U;                            /* Referenced by: '<S929>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BCM_FD_4_FD3_CRC_Inc = 3U;/* Referenced by: '<S953>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BCM_FD_4_FD3_CRC_Lim = 15U;/* Referenced by: '<S954>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_BCM_FD_4_FD3_MC_Inc
    = 3U;                              /* Referenced by: '<S955>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_BCM_FD_4_FD3_MC_Lim
    = 15U;                             /* Referenced by: '<S956>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_BCM_FD_4_FD3_MM_Lim
    = 250U;                            /* Referenced by: '<S957>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BCM_FD_9_FD3_CRC_Inc = 3U;/* Referenced by: '<S991>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BCM_FD_9_FD3_CRC_Lim = 15U;/* Referenced by: '<S992>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_BCM_FD_9_FD3_MC_Inc
    = 3U;                              /* Referenced by: '<S993>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_BCM_FD_9_FD3_MC_Lim
    = 15U;                             /* Referenced by: '<S994>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_BCM_FD_9_FD3_MM_Lim
    = 250U;                            /* Referenced by: '<S995>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_1_FD14_CRC_Inc = 3U;/* Referenced by: '<S1023>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_1_FD14_CRC_Lim = 15U;/* Referenced by: '<S1024>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_1_FD14_MC_Inc = 3U;/* Referenced by: '<S1025>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_1_FD14_MC_Lim = 15U;/* Referenced by: '<S1026>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_1_FD14_MM_Lim = 250U;/* Referenced by: '<S1027>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_1_FD3_CRC_Inc = 3U;/* Referenced by: '<S1051>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_1_FD3_CRC_Lim = 15U;/* Referenced by: '<S1052>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_1_FD3_MC_Inc = 3U;/* Referenced by: '<S1053>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_1_FD3_MC_Lim = 15U;/* Referenced by: '<S1054>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_1_FD3_MM_Lim = 250U;/* Referenced by: '<S1055>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_2_FD14_CRC_Inc = 3U;/* Referenced by: '<S1082>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_2_FD14_CRC_Lim = 15U;/* Referenced by: '<S1083>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_2_FD14_MC_Inc = 3U;/* Referenced by: '<S1084>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_2_FD14_MC_Lim = 15U;/* Referenced by: '<S1085>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_2_FD14_MM_Lim = 250U;/* Referenced by: '<S1086>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_2_FD3_CRC_Inc = 3U;/* Referenced by: '<S1111>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_2_FD3_CRC_Lim = 15U;/* Referenced by: '<S1112>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_2_FD3_MC_Inc = 3U;/* Referenced by: '<S1113>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_2_FD3_MC_Lim = 15U;/* Referenced by: '<S1114>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_2_FD3_MM_Lim = 250U;/* Referenced by: '<S1115>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_3_FD14_CRC_Inc = 3U;/* Referenced by: '<S1147>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_3_FD14_CRC_Lim = 15U;/* Referenced by: '<S1148>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_3_FD14_MC_Inc = 3U;/* Referenced by: '<S1149>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_3_FD14_MC_Lim = 15U;/* Referenced by: '<S1150>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_3_FD14_MM_Lim = 250U;/* Referenced by: '<S1151>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_3_FD3_CRC_Inc = 3U;/* Referenced by: '<S1189>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_3_FD3_CRC_Lim = 15U;/* Referenced by: '<S1190>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_3_FD3_MC_Inc = 3U;/* Referenced by: '<S1191>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_3_FD3_MC_Lim = 15U;/* Referenced by: '<S1192>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_3_FD3_MM_Lim = 250U;/* Referenced by: '<S1193>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_4_FD3_CRC_Inc = 3U;/* Referenced by: '<S1228>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_4_FD3_CRC_Lim = 15U;/* Referenced by: '<S1229>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_4_FD3_MC_Inc = 3U;/* Referenced by: '<S1230>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_4_FD3_MC_Lim = 15U;/* Referenced by: '<S1231>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_4_FD3_MM_Lim = 250U;/* Referenced by: '<S1232>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_5_FD3_CRC_Inc = 3U;/* Referenced by: '<S1255>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_5_FD3_CRC_Lim = 15U;/* Referenced by: '<S1256>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_5_FD3_MC_Inc = 3U;/* Referenced by: '<S1257>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_5_FD3_MC_Lim = 15U;/* Referenced by: '<S1258>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_5_FD3_MM_Lim = 250U;/* Referenced by: '<S1259>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_6_FD14_CRC_Inc = 3U;/* Referenced by: '<S1282>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_6_FD14_CRC_Lim = 15U;/* Referenced by: '<S1283>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_6_FD14_MC_Inc = 3U;/* Referenced by: '<S1284>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_6_FD14_MC_Lim = 15U;/* Referenced by: '<S1285>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_6_FD14_MM_Lim = 250U;/* Referenced by: '<S1286>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_6_FD3_CRC_Inc = 3U;/* Referenced by: '<S1318>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_6_FD3_CRC_Lim = 15U;/* Referenced by: '<S1319>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_6_FD3_MC_Inc = 3U;/* Referenced by: '<S1320>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_6_FD3_MC_Lim = 15U;/* Referenced by: '<S1321>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_6_FD3_MM_Lim = 250U;/* Referenced by: '<S1322>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_7_FD14_CRC_Inc = 3U;/* Referenced by: '<S1357>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_7_FD14_CRC_Lim = 15U;/* Referenced by: '<S1358>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_7_FD14_MC_Inc = 3U;/* Referenced by: '<S1359>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_7_FD14_MC_Lim = 15U;/* Referenced by: '<S1360>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_7_FD14_MM_Lim = 250U;/* Referenced by: '<S1361>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_7_FD3_CRC_Inc = 3U;/* Referenced by: '<S1383>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_7_FD3_CRC_Lim = 15U;/* Referenced by: '<S1384>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_7_FD3_MC_Inc = 3U;/* Referenced by: '<S1385>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_7_FD3_MC_Lim = 15U;/* Referenced by: '<S1386>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_BRAKE_FD_7_FD3_MM_Lim = 250U;/* Referenced by: '<S1387>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_DRIVETRAIN_FD_1_FD3_CRC_Inc = 3U;/* Referenced by: '<S1410>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_DRIVETRAIN_FD_1_FD3_CRC_Lim = 15U;/* Referenced by: '<S1411>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_DRIVETRAIN_FD_1_FD3_MC_Inc = 3U;/* Referenced by: '<S1412>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_DRIVETRAIN_FD_1_FD3_MC_Lim = 15U;/* Referenced by: '<S1413>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_DRIVETRAIN_FD_1_FD3_MM_Lim = 250U;/* Referenced by: '<S1414>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_DRIVETRAIN_FD_3_FD3_CRC_Inc = 3U;/* Referenced by: '<S1443>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_DRIVETRAIN_FD_3_FD3_CRC_Lim = 15U;/* Referenced by: '<S1444>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_DRIVETRAIN_FD_3_FD3_MC_Inc = 3U;/* Referenced by: '<S1445>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_DRIVETRAIN_FD_3_FD3_MC_Lim = 15U;/* Referenced by: '<S1446>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_DRIVETRAIN_FD_3_FD3_MM_Lim = 250U;/* Referenced by: '<S1447>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ENGINE_FD_1_FD5_CRC_Inc = 3U;/* Referenced by: '<S1467>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ENGINE_FD_1_FD5_CRC_Lim = 15U;/* Referenced by: '<S1468>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ENGINE_FD_1_FD5_MC_Inc = 3U;/* Referenced by: '<S1469>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ENGINE_FD_1_FD5_MC_Lim = 15U;/* Referenced by: '<S1470>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ENGINE_FD_1_FD5_MM_Lim = 250U;/* Referenced by: '<S1471>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ENGINE_FD_2_FD3_CRC_Inc = 3U;/* Referenced by: '<S1492>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ENGINE_FD_2_FD3_CRC_Lim = 15U;/* Referenced by: '<S1493>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ENGINE_FD_2_FD3_MC_Inc = 3U;/* Referenced by: '<S1494>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ENGINE_FD_2_FD3_MC_Lim = 15U;/* Referenced by: '<S1495>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ENGINE_FD_2_FD3_MM_Lim = 250U;/* Referenced by: '<S1496>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ENGINE_FD_2_FD5_CRC_Inc = 3U;/* Referenced by: '<S1530>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ENGINE_FD_2_FD5_CRC_Lim = 15U;/* Referenced by: '<S1531>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ENGINE_FD_2_FD5_MC_Inc = 3U;/* Referenced by: '<S1532>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ENGINE_FD_2_FD5_MC_Lim = 15U;/* Referenced by: '<S1533>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ENGINE_FD_2_FD5_MM_Lim = 250U;/* Referenced by: '<S1534>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ENGINE_HYBD_FD_1_FD11_CRC_Inc = 3U;/* Referenced by: '<S1569>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ENGINE_HYBD_FD_1_FD11_CRC_Lim = 15U;/* Referenced by: '<S1570>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ENGINE_HYBD_FD_1_FD11_MC_Inc = 3U;/* Referenced by: '<S1571>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ENGINE_HYBD_FD_1_FD11_MC_Lim = 15U;/* Referenced by: '<S1572>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ENGINE_HYBD_FD_1_FD11_MM_Lim = 250U;/* Referenced by: '<S1573>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ENGINE_HYBD_FD_3_FD11_CRC_Inc = 3U;/* Referenced by: '<S1634>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ENGINE_HYBD_FD_3_FD11_CRC_Lim = 15U;/* Referenced by: '<S1635>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ENGINE_HYBD_FD_3_FD11_MC_Inc = 3U;/* Referenced by: '<S1636>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ENGINE_HYBD_FD_3_FD11_MC_Lim = 15U;/* Referenced by: '<S1637>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ENGINE_HYBD_FD_3_FD11_MM_Lim = 250U;/* Referenced by: '<S1638>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ENGINE_HYBD_FD_4_FD11_CRC_Inc = 3U;/* Referenced by: '<S1667>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ENGINE_HYBD_FD_4_FD11_CRC_Lim = 15U;/* Referenced by: '<S1668>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ENGINE_HYBD_FD_4_FD11_MC_Inc = 3U;/* Referenced by: '<S1669>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ENGINE_HYBD_FD_4_FD11_MC_Lim = 15U;/* Referenced by: '<S1670>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ENGINE_HYBD_FD_4_FD11_MM_Lim = 250U;/* Referenced by: '<S1671>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_EPS_FD_1_FD14_CRC_Inc = 3U;/* Referenced by: '<S1699>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_EPS_FD_1_FD14_CRC_Lim = 15U;/* Referenced by: '<S1700>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_EPS_FD_1_FD14_MC_Inc = 3U;/* Referenced by: '<S1701>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_EPS_FD_1_FD14_MC_Lim = 15U;/* Referenced by: '<S1702>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_EPS_FD_1_FD14_MM_Lim = 250U;/* Referenced by: '<S1703>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_FOTA_MASTER_FD3_CRC_Inc = 3U;/* Referenced by: '<S1724>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_FOTA_MASTER_FD3_CRC_Lim = 15U;/* Referenced by: '<S1725>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_FOTA_MASTER_FD3_MC_Inc = 3U;/* Referenced by: '<S1726>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_FOTA_MASTER_FD3_MC_Lim = 15U;/* Referenced by: '<S1727>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_FOTA_MASTER_FD3_MM_Lim = 250U;/* Referenced by: '<S1728>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_IBS3_DATA_1_FD3_CRC_Inc = 3U;/* Referenced by: '<S1751>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_IBS3_DATA_1_FD3_CRC_Lim = 15U;/* Referenced by: '<S1752>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_IBS3_DATA_1_FD3_MC_Inc = 3U;/* Referenced by: '<S1753>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_IBS3_DATA_1_FD3_MC_Lim = 15U;/* Referenced by: '<S1754>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_IBS3_DATA_1_FD3_MM_Lim = 250U;/* Referenced by: '<S1755>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_IBS3_DATA_2_FD3_CRC_Inc = 3U;/* Referenced by: '<S1782>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_IBS3_DATA_2_FD3_CRC_Lim = 15U;/* Referenced by: '<S1783>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_IBS3_DATA_2_FD3_MC_Inc = 3U;/* Referenced by: '<S1784>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_IBS3_DATA_2_FD3_MC_Lim = 15U;/* Referenced by: '<S1785>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_IBS3_DATA_2_FD3_MM_Lim = 250U;/* Referenced by: '<S1786>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_IMMO_CODE_RESPONSE_FD3_CRC_Inc = 3U;/* Referenced by: '<S1824>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_IMMO_CODE_RESPONSE_FD3_CRC_Lim = 15U;/* Referenced by: '<S1825>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_IMMO_CODE_RESPONSE_FD3_MC_Inc = 3U;/* Referenced by: '<S1826>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_IMMO_CODE_RESPONSE_FD3_MC_Lim = 15U;/* Referenced by: '<S1827>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_IMMO_CODE_RESPONSE_FD3_MM_Lim = 250U;/* Referenced by: '<S1828>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_IMPACT_INFO_FD14_CRC_Inc = 3U;/* Referenced by: '<S1855>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_IMPACT_INFO_FD14_CRC_Lim = 15U;/* Referenced by: '<S1856>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_IMPACT_INFO_FD14_MC_Inc = 3U;/* Referenced by: '<S1857>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_IMPACT_INFO_FD14_MC_Lim = 15U;/* Referenced by: '<S1858>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_IMPACT_INFO_FD14_MM_Lim = 250U;/* Referenced by: '<S1859>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_IMPACT_INFO_FD3_CRC_Inc = 3U;/* Referenced by: '<S1880>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_IMPACT_INFO_FD3_CRC_Lim = 15U;/* Referenced by: '<S1881>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_IMPACT_INFO_FD3_MC_Inc = 3U;/* Referenced by: '<S1882>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_IMPACT_INFO_FD3_MC_Lim = 15U;/* Referenced by: '<S1883>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_IMPACT_INFO_FD3_MM_Lim = 250U;/* Referenced by: '<S1884>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_IPC_FD_4_FD3_CRC_Inc = 3U;/* Referenced by: '<S1905>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_IPC_FD_4_FD3_CRC_Lim = 15U;/* Referenced by: '<S1906>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_IPC_FD_4_FD3_MC_Inc
    = 3U;                              /* Referenced by: '<S1907>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_IPC_FD_4_FD3_MC_Lim
    = 15U;                             /* Referenced by: '<S1908>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_IPC_FD_4_FD3_MM_Lim
    = 250U;                            /* Referenced by: '<S1909>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_IPC_VEHICLE_SETUP_FD3_CRC_Inc = 3U;/* Referenced by: '<S1929>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_IPC_VEHICLE_SETUP_FD3_CRC_Lim = 15U;/* Referenced by: '<S1930>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_IPC_VEHICLE_SETUP_FD3_MC_Inc = 3U;/* Referenced by: '<S1931>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_IPC_VEHICLE_SETUP_FD3_MC_Lim = 15U;/* Referenced by: '<S1932>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_IPC_VEHICLE_SETUP_FD3_MM_Lim = 250U;/* Referenced by: '<S1933>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPA_DATA2_FD11_CRC_Inc = 3U;/* Referenced by: '<S1958>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPA_DATA2_FD11_CRC_Lim = 15U;/* Referenced by: '<S1959>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPA_DATA2_FD11_MC_Inc = 3U;/* Referenced by: '<S1960>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPA_DATA2_FD11_MC_Lim = 15U;/* Referenced by: '<S1961>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPA_DATA2_FD11_MM_Lim = 250U;/* Referenced by: '<S1962>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPA_DATA2_FD5_CRC_Inc = 3U;/* Referenced by: '<S1989>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPA_DATA2_FD5_CRC_Lim = 15U;/* Referenced by: '<S1990>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPA_DATA2_FD5_MC_Inc = 3U;/* Referenced by: '<S1991>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPA_DATA2_FD5_MC_Lim = 15U;/* Referenced by: '<S1992>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPA_DATA2_FD5_MM_Lim = 250U;/* Referenced by: '<S1993>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPA_DATA_FD11_CRC_Inc = 3U;/* Referenced by: '<S2020>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPA_DATA_FD11_CRC_Lim = 15U;/* Referenced by: '<S2021>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPA_DATA_FD11_MC_Inc = 3U;/* Referenced by: '<S2022>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPA_DATA_FD11_MC_Lim = 15U;/* Referenced by: '<S2023>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPA_DATA_FD11_MM_Lim = 250U;/* Referenced by: '<S2024>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPA_DATA_FD5_CRC_Inc = 3U;/* Referenced by: '<S2045>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPA_DATA_FD5_CRC_Lim = 15U;/* Referenced by: '<S2046>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPA_DATA_FD5_MC_Inc = 3U;/* Referenced by: '<S2047>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPA_DATA_FD5_MC_Lim = 15U;/* Referenced by: '<S2048>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPA_DATA_FD5_MM_Lim = 250U;/* Referenced by: '<S2049>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPA_PROPULSION_FD16_CRC_Inc = 3U;/* Referenced by: '<S2070>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPA_PROPULSION_FD16_CRC_Lim = 15U;/* Referenced by: '<S2071>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPA_PROPULSION_FD16_MC_Inc = 3U;/* Referenced by: '<S2072>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPA_PROPULSION_FD16_MC_Lim = 15U;/* Referenced by: '<S2073>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPA_PROPULSION_FD16_MM_Lim = 250U;/* Referenced by: '<S2074>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPB_DATA2_FD11_CRC_Inc = 3U;/* Referenced by: '<S2119>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPB_DATA2_FD11_CRC_Lim = 15U;/* Referenced by: '<S2120>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPB_DATA2_FD11_MC_Inc = 3U;/* Referenced by: '<S2121>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPB_DATA2_FD11_MC_Lim = 15U;/* Referenced by: '<S2122>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPB_DATA2_FD11_MM_Lim = 250U;/* Referenced by: '<S2123>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPB_DATA2_FD5_CRC_Inc = 3U;/* Referenced by: '<S2150>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPB_DATA2_FD5_CRC_Lim = 15U;/* Referenced by: '<S2151>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPB_DATA2_FD5_MC_Inc = 3U;/* Referenced by: '<S2152>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPB_DATA2_FD5_MC_Lim = 15U;/* Referenced by: '<S2153>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPB_DATA2_FD5_MM_Lim = 250U;/* Referenced by: '<S2154>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPB_DATA_FD11_CRC_Inc = 3U;/* Referenced by: '<S2181>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPB_DATA_FD11_CRC_Lim = 15U;/* Referenced by: '<S2182>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPB_DATA_FD11_MC_Inc = 3U;/* Referenced by: '<S2183>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPB_DATA_FD11_MC_Lim = 15U;/* Referenced by: '<S2184>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPB_DATA_FD11_MM_Lim = 250U;/* Referenced by: '<S2185>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPB_DATA_FD5_CRC_Inc = 3U;/* Referenced by: '<S2206>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPB_DATA_FD5_CRC_Lim = 15U;/* Referenced by: '<S2207>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPB_DATA_FD5_MC_Inc = 3U;/* Referenced by: '<S2208>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPB_DATA_FD5_MC_Lim = 15U;/* Referenced by: '<S2209>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPB_DATA_FD5_MM_Lim = 250U;/* Referenced by: '<S2210>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPB_PROPULSION_FD16_CRC_Inc = 3U;/* Referenced by: '<S2231>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPB_PROPULSION_FD16_CRC_Lim = 15U;/* Referenced by: '<S2232>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPB_PROPULSION_FD16_MC_Inc = 3U;/* Referenced by: '<S2233>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPB_PROPULSION_FD16_MC_Lim = 15U;/* Referenced by: '<S2234>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_MCPB_PROPULSION_FD16_MM_Lim = 250U;/* Referenced by: '<S2235>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_OBD_CONTENT_FRAME_FD11_CRC_Inc = 3U;/* Referenced by: '<S2285>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_OBD_CONTENT_FRAME_FD11_CRC_Lim = 15U;/* Referenced by: '<S2286>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_OBD_CONTENT_FRAME_FD11_MC_Inc = 3U;/* Referenced by: '<S2287>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_OBD_CONTENT_FRAME_FD11_MC_Lim = 15U;/* Referenced by: '<S2288>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_OBD_CONTENT_FRAME_FD11_MM_Lim = 250U;/* Referenced by: '<S2289>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_OBD_CONTENT_FRAME_FD3_CRC_Inc = 3U;/* Referenced by: '<S2313>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_OBD_CONTENT_FRAME_FD3_CRC_Lim = 15U;/* Referenced by: '<S2314>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_OBD_CONTENT_FRAME_FD3_MC_Inc = 3U;/* Referenced by: '<S2315>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_OBD_CONTENT_FRAME_FD3_MC_Lim = 15U;/* Referenced by: '<S2316>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_OBD_CONTENT_FRAME_FD3_MM_Lim = 250U;/* Referenced by: '<S2317>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ORC_FD_1_FD3_CRC_Inc = 3U;/* Referenced by: '<S2343>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ORC_FD_1_FD3_CRC_Lim = 15U;/* Referenced by: '<S2344>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_ORC_FD_1_FD3_MC_Inc
    = 3U;                              /* Referenced by: '<S2345>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_ORC_FD_1_FD3_MC_Lim
    = 15U;                             /* Referenced by: '<S2346>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_ORC_FD_1_FD3_MM_Lim
    = 250U;                            /* Referenced by: '<S2347>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ORC_FD_3_FD14_CRC_Inc = 3U;/* Referenced by: '<S2368>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ORC_FD_3_FD14_CRC_Lim = 15U;/* Referenced by: '<S2369>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ORC_FD_3_FD14_MC_Inc = 3U;/* Referenced by: '<S2370>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ORC_FD_3_FD14_MC_Lim = 15U;/* Referenced by: '<S2371>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_ORC_FD_3_FD14_MM_Lim = 250U;/* Referenced by: '<S2372>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_PARK_DATA_FD11_CRC_Inc = 3U;/* Referenced by: '<S2397>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_PARK_DATA_FD11_CRC_Lim = 15U;/* Referenced by: '<S2398>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_PARK_DATA_FD11_MC_Inc = 3U;/* Referenced by: '<S2399>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_PARK_DATA_FD11_MC_Lim = 15U;/* Referenced by: '<S2400>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_PARK_DATA_FD11_MM_Lim = 250U;/* Referenced by: '<S2401>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_PARK_DATA_FD16_CRC_Inc = 3U;/* Referenced by: '<S2424>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_PARK_DATA_FD16_CRC_Lim = 15U;/* Referenced by: '<S2425>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_PARK_DATA_FD16_MC_Inc = 3U;/* Referenced by: '<S2426>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_PARK_DATA_FD16_MC_Lim = 15U;/* Referenced by: '<S2427>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_PARK_DATA_FD16_MM_Lim = 250U;/* Referenced by: '<S2428>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_PARK_DATA_FD5_CRC_Inc = 3U;/* Referenced by: '<S2448>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_PARK_DATA_FD5_CRC_Lim = 15U;/* Referenced by: '<S2449>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_PARK_DATA_FD5_MC_Inc = 3U;/* Referenced by: '<S2450>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_PARK_DATA_FD5_MC_Lim = 15U;/* Referenced by: '<S2451>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_PARK_DATA_FD5_MM_Lim = 250U;/* Referenced by: '<S2452>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_PCU_FD_1_FD11_CRC_Inc = 3U;/* Referenced by: '<S2475>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_PCU_FD_1_FD11_CRC_Lim = 15U;/* Referenced by: '<S2476>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_PCU_FD_1_FD11_MC_Inc = 3U;/* Referenced by: '<S2477>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_PCU_FD_1_FD11_MC_Lim = 15U;/* Referenced by: '<S2478>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_PCU_FD_1_FD11_MM_Lim = 250U;/* Referenced by: '<S2479>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_PCU_FD_1_FD5_CRC_Inc = 3U;/* Referenced by: '<S2518>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_PCU_FD_1_FD5_CRC_Lim = 15U;/* Referenced by: '<S2519>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_PCU_FD_1_FD5_MC_Inc
    = 3U;                              /* Referenced by: '<S2520>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_PCU_FD_1_FD5_MC_Lim
    = 15U;                             /* Referenced by: '<S2521>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_PCU_FD_1_FD5_MM_Lim
    = 250U;                            /* Referenced by: '<S2522>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_PIM_A_FD11_CRC_Inc =
    3U;                                /* Referenced by: '<S2561>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_PIM_A_FD11_CRC_Lim =
    15U;                               /* Referenced by: '<S2562>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_PIM_A_FD11_MC_Inc =
    3U;                                /* Referenced by: '<S2563>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_PIM_A_FD11_MC_Lim =
    15U;                               /* Referenced by: '<S2564>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_PIM_A_FD11_MM_Lim =
    250U;                              /* Referenced by: '<S2565>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_PIM_A_FD5_CRC_Inc =
    3U;                                /* Referenced by: '<S2616>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_PIM_A_FD5_CRC_Lim =
    15U;                               /* Referenced by: '<S2617>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_PIM_A_FD5_MC_Inc =
    3U;                                /* Referenced by: '<S2618>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_PIM_A_FD5_MC_Lim =
    15U;                               /* Referenced by: '<S2619>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_PIM_A_FD5_MM_Lim =
    250U;                              /* Referenced by: '<S2620>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_PIM_B_FD11_CRC_Inc =
    3U;                                /* Referenced by: '<S2671>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_PIM_B_FD11_CRC_Lim =
    15U;                               /* Referenced by: '<S2672>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_PIM_B_FD11_MC_Inc =
    3U;                                /* Referenced by: '<S2673>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_PIM_B_FD11_MC_Lim =
    15U;                               /* Referenced by: '<S2674>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_PIM_B_FD11_MM_Lim =
    250U;                              /* Referenced by: '<S2675>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_PIM_B_FD5_CRC_Inc =
    3U;                                /* Referenced by: '<S2726>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_PIM_B_FD5_CRC_Lim =
    15U;                               /* Referenced by: '<S2727>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_PIM_B_FD5_MC_Inc =
    3U;                                /* Referenced by: '<S2728>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_PIM_B_FD5_MC_Lim =
    15U;                               /* Referenced by: '<S2729>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_Cnt_PIM_B_FD5_MM_Lim =
    250U;                              /* Referenced by: '<S2730>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_RFHUB_FD_1_FD3_CRC_Inc = 3U;/* Referenced by: '<S2781>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_RFHUB_FD_1_FD3_CRC_Lim = 15U;/* Referenced by: '<S2782>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_RFHUB_FD_1_FD3_MC_Inc = 3U;/* Referenced by: '<S2783>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_RFHUB_FD_1_FD3_MC_Lim = 15U;/* Referenced by: '<S2784>/Calib' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_Cnt_RFHUB_FD_1_FD3_MM_Lim = 250U;/* Referenced by: '<S2785>/Calib' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_ADAS_FD_INFO2_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S91>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_ADAS_FD_INFO2_FD3_Enbl = 1;/* Referenced by:
                                         * '<S87>/Calib'
                                         * '<S90>/Calib'
                                         * '<S106>/Calib'
                                         */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_ADAS_FD_INFO_C2_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S115>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_ADAS_FD_INFO_C2_FD3_Enbl = 1;/* Referenced by:
                                           * '<S111>/Calib'
                                           * '<S114>/Calib'
                                           * '<S130>/Calib'
                                           */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_ADAS_FD_INFO_FD14_E2E_BypEnbl = 0;/* Referenced by: '<S139>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_ADAS_FD_INFO_FD14_Enbl = 1;/* Referenced by:
                                         * '<S135>/Calib'
                                         * '<S138>/Calib'
                                         * '<S154>/Calib'
                                         */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_ADAS_FD_INFO_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S166>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_ADAS_FD_INFO_FD3_Enbl = 1;/* Referenced by:
                                        * '<S162>/Calib'
                                        * '<S165>/Calib'
                                        * '<S181>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_AGSM_FD_2_FD11_E2E_BypEnbl = 0;/* Referenced by: '<S190>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_AGSM_FD_2_FD11_Enbl
    = 1;                               /* Referenced by:
                                        * '<S186>/Calib'
                                        * '<S189>/Calib'
                                        * '<S205>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_AGSM_FD_2_FD16_E2E_BypEnbl = 0;/* Referenced by: '<S214>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_AGSM_FD_2_FD16_Enbl
    = 1;                               /* Referenced by:
                                        * '<S210>/Calib'
                                        * '<S213>/Calib'
                                        * '<S229>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_AGSM_FD_2_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S241>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_AGSM_FD_2_FD3_Enbl =
    1;                                 /* Referenced by:
                                        * '<S237>/Calib'
                                        * '<S240>/Calib'
                                        * '<S256>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_APM_VDCM_FD11_E2E_BypEnbl = 0;/* Referenced by: '<S268>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_APM_VDCM_FD11_Enbl =
    1;                                 /* Referenced by:
                                        * '<S264>/Calib'
                                        * '<S267>/Calib'
                                        * '<S283>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_APM_VDCM_FD5_E2E_BypEnbl = 0;/* Referenced by: '<S316>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_APM_VDCM_FD5_Enbl =
    1;                                 /* Referenced by:
                                        * '<S312>/Calib'
                                        * '<S315>/Calib'
                                        * '<S331>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BATTERY_HV2_FD11_E2E_BypEnbl = 0;/* Referenced by: '<S364>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BATTERY_HV2_FD11_Enbl = 1;/* Referenced by:
                                        * '<S360>/Calib'
                                        * '<S363>/Calib'
                                        * '<S379>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BATTERY_HV2_FD5_E2E_BypEnbl = 0;/* Referenced by: '<S396>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BATTERY_HV2_FD5_Enbl = 1; /* Referenced by:
                                        * '<S392>/Calib'
                                        * '<S395>/Calib'
                                        * '<S411>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BATTERY_HV_FD11_E2E_BypEnbl = 0;/* Referenced by: '<S428>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BATTERY_HV_FD11_Enbl = 1; /* Referenced by:
                                        * '<S424>/Calib'
                                        * '<S427>/Calib'
                                        * '<S443>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BATTERY_HV_FD5_E2E_BypEnbl = 0;/* Referenced by: '<S454>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_BATTERY_HV_FD5_Enbl
    = 1;                               /* Referenced by:
                                        * '<S450>/Calib'
                                        * '<S453>/Calib'
                                        * '<S469>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BATTERY_HV_POWERLIMITS_FD11_E2E_BypEnbl = 0;/* Referenced by: '<S480>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BATTERY_HV_POWERLIMITS_FD11_Enbl = 1;/* Referenced by:
                                                   * '<S476>/Calib'
                                                   * '<S479>/Calib'
                                                   * '<S495>/Calib'
                                                   */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BATTERY_HV_POWERLIMITS_FD5_E2E_BypEnbl = 0;/* Referenced by: '<S519>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BATTERY_HV_POWERLIMITS_FD5_Enbl = 1;/* Referenced by:
                                                  * '<S515>/Calib'
                                                  * '<S518>/Calib'
                                                  * '<S534>/Calib'
                                                  */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BATTERY_HV_STATUS1_FD11_E2E_BypEnbl = 0;/* Referenced by: '<S558>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BATTERY_HV_STATUS1_FD11_Enbl = 1;/* Referenced by:
                                               * '<S554>/Calib'
                                               * '<S557>/Calib'
                                               * '<S573>/Calib'
                                               */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BATTERY_HV_STATUS1_FD5_E2E_BypEnbl = 0;/* Referenced by: '<S618>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BATTERY_HV_STATUS1_FD5_Enbl = 1;/* Referenced by:
                                              * '<S614>/Calib'
                                              * '<S617>/Calib'
                                              * '<S633>/Calib'
                                              */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BATTERY_HV_VLIMITS_FD11_E2E_BypEnbl = 0;/* Referenced by: '<S678>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BATTERY_HV_VLIMITS_FD11_Enbl = 1;/* Referenced by:
                                               * '<S674>/Calib'
                                               * '<S677>/Calib'
                                               * '<S693>/Calib'
                                               */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BATTERY_HV_VLIMITS_FD5_E2E_BypEnbl = 0;/* Referenced by: '<S716>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BATTERY_HV_VLIMITS_FD5_Enbl = 1;/* Referenced by:
                                              * '<S712>/Calib'
                                              * '<S715>/Calib'
                                              * '<S731>/Calib'
                                              */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BCM_FD_10_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S754>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_BCM_FD_10_FD3_Enbl =
    1;                                 /* Referenced by:
                                        * '<S750>/Calib'
                                        * '<S753>/Calib'
                                        * '<S769>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BCM_FD_11_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S781>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_BCM_FD_11_FD3_Enbl =
    1;                                 /* Referenced by:
                                        * '<S777>/Calib'
                                        * '<S780>/Calib'
                                        * '<S796>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BCM_FD_12_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S805>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_BCM_FD_12_FD3_Enbl =
    1;                                 /* Referenced by:
                                        * '<S801>/Calib'
                                        * '<S804>/Calib'
                                        * '<S820>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BCM_FD_13_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S830>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_BCM_FD_13_FD3_Enbl =
    1;                                 /* Referenced by:
                                        * '<S826>/Calib'
                                        * '<S829>/Calib'
                                        * '<S845>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BCM_FD_18_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S862>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_BCM_FD_18_FD3_Enbl =
    1;                                 /* Referenced by:
                                        * '<S858>/Calib'
                                        * '<S861>/Calib'
                                        * '<S877>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BCM_FD_26_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S888>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_BCM_FD_26_FD3_Enbl =
    1;                                 /* Referenced by:
                                        * '<S884>/Calib'
                                        * '<S887>/Calib'
                                        * '<S903>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BCM_FD_2_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S921>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_BCM_FD_2_FD3_Enbl =
    1;                                 /* Referenced by:
                                        * '<S917>/Calib'
                                        * '<S920>/Calib'
                                        * '<S936>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BCM_FD_4_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S949>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_BCM_FD_4_FD3_Enbl =
    1;                                 /* Referenced by:
                                        * '<S945>/Calib'
                                        * '<S948>/Calib'
                                        * '<S964>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BCM_FD_9_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S987>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_BCM_FD_9_FD3_Enbl =
    1;                                 /* Referenced by:
                                        * '<S983>/Calib'
                                        * '<S986>/Calib'
                                        * '<S1002>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BRAKE_FD_1_FD14_E2E_BypEnbl = 0;/* Referenced by: '<S1019>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BRAKE_FD_1_FD14_Enbl = 1; /* Referenced by:
                                        * '<S1015>/Calib'
                                        * '<S1018>/Calib'
                                        * '<S1034>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BRAKE_FD_1_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S1047>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_BRAKE_FD_1_FD3_Enbl
    = 1;                               /* Referenced by:
                                        * '<S1043>/Calib'
                                        * '<S1046>/Calib'
                                        * '<S1062>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BRAKE_FD_2_FD14_E2E_BypEnbl = 0;/* Referenced by: '<S1078>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BRAKE_FD_2_FD14_Enbl = 1; /* Referenced by:
                                        * '<S1074>/Calib'
                                        * '<S1077>/Calib'
                                        * '<S1093>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BRAKE_FD_2_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S1107>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_BRAKE_FD_2_FD3_Enbl
    = 1;                               /* Referenced by:
                                        * '<S1103>/Calib'
                                        * '<S1106>/Calib'
                                        * '<S1122>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BRAKE_FD_3_FD14_E2E_BypEnbl = 0;/* Referenced by: '<S1143>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BRAKE_FD_3_FD14_Enbl = 1; /* Referenced by:
                                        * '<S1139>/Calib'
                                        * '<S1142>/Calib'
                                        * '<S1158>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BRAKE_FD_3_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S1185>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_BRAKE_FD_3_FD3_Enbl
    = 1;                               /* Referenced by:
                                        * '<S1181>/Calib'
                                        * '<S1184>/Calib'
                                        * '<S1200>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BRAKE_FD_4_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S1224>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_BRAKE_FD_4_FD3_Enbl
    = 1;                               /* Referenced by:
                                        * '<S1220>/Calib'
                                        * '<S1223>/Calib'
                                        * '<S1239>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BRAKE_FD_5_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S1251>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_BRAKE_FD_5_FD3_Enbl
    = 1;                               /* Referenced by:
                                        * '<S1247>/Calib'
                                        * '<S1250>/Calib'
                                        * '<S1266>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BRAKE_FD_6_FD14_E2E_BypEnbl = 0;/* Referenced by: '<S1278>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BRAKE_FD_6_FD14_Enbl = 1; /* Referenced by:
                                        * '<S1274>/Calib'
                                        * '<S1277>/Calib'
                                        * '<S1293>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BRAKE_FD_6_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S1314>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_BRAKE_FD_6_FD3_Enbl
    = 1;                               /* Referenced by:
                                        * '<S1310>/Calib'
                                        * '<S1313>/Calib'
                                        * '<S1329>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BRAKE_FD_7_FD14_E2E_BypEnbl = 0;/* Referenced by: '<S1353>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BRAKE_FD_7_FD14_Enbl = 1; /* Referenced by:
                                        * '<S1349>/Calib'
                                        * '<S1352>/Calib'
                                        * '<S1368>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_BRAKE_FD_7_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S1379>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_BRAKE_FD_7_FD3_Enbl
    = 1;                               /* Referenced by:
                                        * '<S1375>/Calib'
                                        * '<S1378>/Calib'
                                        * '<S1394>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_DRIVETRAIN_FD_1_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S1406>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_DRIVETRAIN_FD_1_FD3_Enbl = 1;/* Referenced by:
                                           * '<S1402>/Calib'
                                           * '<S1405>/Calib'
                                           * '<S1421>/Calib'
                                           */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_DRIVETRAIN_FD_3_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S1439>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_DRIVETRAIN_FD_3_FD3_Enbl = 1;/* Referenced by:
                                           * '<S1435>/Calib'
                                           * '<S1438>/Calib'
                                           * '<S1454>/Calib'
                                           */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_E2E_GlobalBypEnbld =
    0;                                 /* Referenced by: '<S1738>/Calib' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_ENGINE_FD_1_FD5_E2E_BypEnbl = 0;/* Referenced by: '<S1463>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_ENGINE_FD_1_FD5_Enbl = 1; /* Referenced by:
                                        * '<S1459>/Calib'
                                        * '<S1462>/Calib'
                                        * '<S1478>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_ENGINE_FD_2_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S1488>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_ENGINE_FD_2_FD3_Enbl = 1; /* Referenced by:
                                        * '<S1484>/Calib'
                                        * '<S1487>/Calib'
                                        * '<S1503>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_ENGINE_FD_2_FD5_E2E_BypEnbl = 0;/* Referenced by: '<S1526>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_ENGINE_FD_2_FD5_Enbl = 1; /* Referenced by:
                                        * '<S1522>/Calib'
                                        * '<S1525>/Calib'
                                        * '<S1541>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_ENGINE_HYBD_FD_1_FD11_E2E_BypEnbl = 0;/* Referenced by: '<S1565>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_ENGINE_HYBD_FD_1_FD11_Enbl = 1;/* Referenced by:
                                             * '<S1561>/Calib'
                                             * '<S1564>/Calib'
                                             * '<S1580>/Calib'
                                             */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_ENGINE_HYBD_FD_3_FD11_E2E_BypEnbl = 0;/* Referenced by: '<S1630>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_ENGINE_HYBD_FD_3_FD11_Enbl = 1;/* Referenced by:
                                             * '<S1626>/Calib'
                                             * '<S1629>/Calib'
                                             * '<S1645>/Calib'
                                             */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_ENGINE_HYBD_FD_4_FD11_E2E_BypEnbl = 0;/* Referenced by: '<S1663>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_ENGINE_HYBD_FD_4_FD11_Enbl = 1;/* Referenced by:
                                             * '<S1659>/Calib'
                                             * '<S1662>/Calib'
                                             * '<S1678>/Calib'
                                             */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_EPS_FD_1_FD14_E2E_BypEnbl = 0;/* Referenced by: '<S1695>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_EPS_FD_1_FD14_Enbl =
    1;                                 /* Referenced by:
                                        * '<S1691>/Calib'
                                        * '<S1694>/Calib'
                                        * '<S1710>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_FOTA_MASTER_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S1720>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_FOTA_MASTER_FD3_Enbl = 1; /* Referenced by:
                                        * '<S1716>/Calib'
                                        * '<S1719>/Calib'
                                        * '<S1735>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_IBS3_DATA_1_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S1747>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_IBS3_DATA_1_FD3_Enbl = 1; /* Referenced by:
                                        * '<S1743>/Calib'
                                        * '<S1746>/Calib'
                                        * '<S1762>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_IBS3_DATA_2_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S1778>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_IBS3_DATA_2_FD3_Enbl = 1; /* Referenced by:
                                        * '<S1774>/Calib'
                                        * '<S1777>/Calib'
                                        * '<S1793>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_IMMO_CODE_RESPONSE_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S1820>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_IMMO_CODE_RESPONSE_FD3_Enbl = 1;/* Referenced by:
                                              * '<S1816>/Calib'
                                              * '<S1819>/Calib'
                                              * '<S1835>/Calib'
                                              */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_IMPACT_INFO_FD14_E2E_BypEnbl = 0;/* Referenced by: '<S1851>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_IMPACT_INFO_FD14_Enbl = 1;/* Referenced by:
                                        * '<S1847>/Calib'
                                        * '<S1850>/Calib'
                                        * '<S1866>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_IMPACT_INFO_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S1876>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_IMPACT_INFO_FD3_Enbl = 1; /* Referenced by:
                                        * '<S1872>/Calib'
                                        * '<S1875>/Calib'
                                        * '<S1891>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_IPC_FD_4_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S1901>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_IPC_FD_4_FD3_Enbl =
    1;                                 /* Referenced by:
                                        * '<S1897>/Calib'
                                        * '<S1900>/Calib'
                                        * '<S1916>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_IPC_VEHICLE_SETUP_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S1925>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_IPC_VEHICLE_SETUP_FD3_Enbl = 1;/* Referenced by:
                                             * '<S1921>/Calib'
                                             * '<S1924>/Calib'
                                             * '<S1940>/Calib'
                                             */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_MCPA_DATA2_FD11_E2E_BypEnbl = 0;/* Referenced by: '<S1954>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_MCPA_DATA2_FD11_Enbl = 1; /* Referenced by:
                                        * '<S1950>/Calib'
                                        * '<S1952>/Calib'
                                        * '<S1968>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_MCPA_DATA2_FD5_E2E_BypEnbl = 0;/* Referenced by: '<S1985>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_MCPA_DATA2_FD5_Enbl
    = 1;                               /* Referenced by:
                                        * '<S1981>/Calib'
                                        * '<S1983>/Calib'
                                        * '<S1999>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_MCPA_DATA_FD11_E2E_BypEnbl = 0;/* Referenced by: '<S2016>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_MCPA_DATA_FD11_Enbl
    = 1;                               /* Referenced by:
                                        * '<S2012>/Calib'
                                        * '<S2014>/Calib'
                                        * '<S2030>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_MCPA_DATA_FD5_E2E_BypEnbl = 0;/* Referenced by: '<S2041>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_MCPA_DATA_FD5_Enbl =
    1;                                 /* Referenced by:
                                        * '<S2037>/Calib'
                                        * '<S2039>/Calib'
                                        * '<S2055>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_MCPA_PROPULSION_FD16_E2E_BypEnbl = 0;/* Referenced by: '<S2066>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_MCPA_PROPULSION_FD16_Enbl = 1;/* Referenced by:
                                            * '<S2062>/Calib'
                                            * '<S2064>/Calib'
                                            * '<S2080>/Calib'
                                            */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_MCPB_DATA2_FD11_E2E_BypEnbl = 0;/* Referenced by: '<S2115>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_MCPB_DATA2_FD11_Enbl = 1; /* Referenced by:
                                        * '<S2111>/Calib'
                                        * '<S2113>/Calib'
                                        * '<S2129>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_MCPB_DATA2_FD5_E2E_BypEnbl = 0;/* Referenced by: '<S2146>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_MCPB_DATA2_FD5_Enbl
    = 1;                               /* Referenced by:
                                        * '<S2142>/Calib'
                                        * '<S2144>/Calib'
                                        * '<S2160>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_MCPB_DATA_FD11_E2E_BypEnbl = 0;/* Referenced by: '<S2177>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_MCPB_DATA_FD11_Enbl
    = 1;                               /* Referenced by:
                                        * '<S2173>/Calib'
                                        * '<S2175>/Calib'
                                        * '<S2191>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_MCPB_DATA_FD5_E2E_BypEnbl = 0;/* Referenced by: '<S2202>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_MCPB_DATA_FD5_Enbl =
    1;                                 /* Referenced by:
                                        * '<S2198>/Calib'
                                        * '<S2200>/Calib'
                                        * '<S2216>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_MCPB_PROPULSION_FD16_E2E_BypEnbl = 0;/* Referenced by: '<S2227>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_MCPB_PROPULSION_FD16_Enbl = 1;/* Referenced by:
                                            * '<S2223>/Calib'
                                            * '<S2225>/Calib'
                                            * '<S2241>/Calib'
                                            */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_MM_Enbl = 1;/* Referenced by: '<S1739>/Calib' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_OBD_CONTENT_FRAME_FD11_E2E_BypEnbl = 0;/* Referenced by: '<S2281>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_OBD_CONTENT_FRAME_FD11_Enbl = 1;/* Referenced by:
                                              * '<S2277>/Calib'
                                              * '<S2279>/Calib'
                                              * '<S2295>/Calib'
                                              */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_OBD_CONTENT_FRAME_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S2309>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_OBD_CONTENT_FRAME_FD3_Enbl = 1;/* Referenced by:
                                             * '<S2305>/Calib'
                                             * '<S2307>/Calib'
                                             * '<S2323>/Calib'
                                             */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_ORC_FD_1_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S2339>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_ORC_FD_1_FD3_Enbl =
    1;                                 /* Referenced by:
                                        * '<S2335>/Calib'
                                        * '<S2337>/Calib'
                                        * '<S2353>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_ORC_FD_3_FD14_E2E_BypEnbl = 0;/* Referenced by: '<S2364>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_ORC_FD_3_FD14_Enbl =
    1;                                 /* Referenced by:
                                        * '<S2360>/Calib'
                                        * '<S2362>/Calib'
                                        * '<S2378>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_PARK_DATA_FD11_E2E_BypEnbl = 0;/* Referenced by: '<S2393>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_PARK_DATA_FD11_Enbl
    = 1;                               /* Referenced by:
                                        * '<S2389>/Calib'
                                        * '<S2391>/Calib'
                                        * '<S2407>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_PARK_DATA_FD16_E2E_BypEnbl = 0;/* Referenced by: '<S2420>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_PARK_DATA_FD16_Enbl
    = 1;                               /* Referenced by:
                                        * '<S2416>/Calib'
                                        * '<S2418>/Calib'
                                        * '<S2434>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_PARK_DATA_FD5_E2E_BypEnbl = 0;/* Referenced by: '<S2444>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_PARK_DATA_FD5_Enbl =
    1;                                 /* Referenced by:
                                        * '<S2440>/Calib'
                                        * '<S2442>/Calib'
                                        * '<S2458>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_PCU_FD_1_FD11_E2E_BypEnbl = 0;/* Referenced by: '<S2471>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_PCU_FD_1_FD11_Enbl =
    1;                                 /* Referenced by:
                                        * '<S2467>/Calib'
                                        * '<S2469>/Calib'
                                        * '<S2485>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_PCU_FD_1_FD5_E2E_BypEnbl = 0;/* Referenced by: '<S2514>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_PCU_FD_1_FD5_Enbl =
    1;                                 /* Referenced by:
                                        * '<S2510>/Calib'
                                        * '<S2512>/Calib'
                                        * '<S2528>/Calib'
                                        */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_PIM_A_FD11_E2E_BypEnbl = 0;/* Referenced by: '<S2557>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_PIM_A_FD11_Enbl = 1;/* Referenced by:
                                                                      * '<S2553>/Calib'
                                                                      * '<S2555>/Calib'
                                                                      * '<S2571>/Calib'
                                                                      */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_PIM_A_FD5_E2E_BypEnbl = 0;/* Referenced by: '<S2612>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_PIM_A_FD5_Enbl = 1;/* Referenced by:
                                                                      * '<S2608>/Calib'
                                                                      * '<S2610>/Calib'
                                                                      * '<S2626>/Calib'
                                                                      */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_PIM_B_FD11_E2E_BypEnbl = 0;/* Referenced by: '<S2667>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_PIM_B_FD11_Enbl = 1;/* Referenced by:
                                                                      * '<S2663>/Calib'
                                                                      * '<S2665>/Calib'
                                                                      * '<S2681>/Calib'
                                                                      */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_PIM_B_FD5_E2E_BypEnbl = 0;/* Referenced by: '<S2722>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_PIM_B_FD5_Enbl = 1;/* Referenced by:
                                                                      * '<S2718>/Calib'
                                                                      * '<S2720>/Calib'
                                                                      * '<S2736>/Calib'
                                                                      */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT)
    KeSR1B_b_RFHUB_FD_1_FD3_E2E_BypEnbl = 0;/* Referenced by: '<S2777>/Constant' */
static volatile CONST(boolean, SR1B_BLUEN_VAR_INIT) KeSR1B_b_RFHUB_FD_1_FD3_Enbl
    = 1;                               /* Referenced by:
                                        * '<S2773>/Calib'
                                        * '<S2775>/Calib'
                                        * '<S2791>/Calib'
                                        */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_ADAS_FD_INFO2_FD3_E2E_Byp = 0U;/* Referenced by: '<S91>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_ADAS_FD_INFO_C2_FD3_E2E_Byp = 0U;/* Referenced by: '<S115>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_ADAS_FD_INFO_FD14_E2E_Byp = 0U;/* Referenced by: '<S139>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_ADAS_FD_INFO_FD3_E2E_Byp = 0U;/* Referenced by: '<S166>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_AGSM_FD_2_FD11_E2E_Byp = 0U;/* Referenced by: '<S190>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_AGSM_FD_2_FD16_E2E_Byp = 0U;/* Referenced by: '<S214>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_y_AGSM_FD_2_FD3_E2E_Byp
    = 0U;                              /* Referenced by: '<S241>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_y_APM_VDCM_FD11_E2E_Byp
    = 0U;                              /* Referenced by: '<S268>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_y_APM_VDCM_FD5_E2E_Byp =
    0U;                                /* Referenced by: '<S316>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_BATTERY_HV2_FD11_E2E_Byp = 0U;/* Referenced by: '<S364>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_BATTERY_HV2_FD5_E2E_Byp = 0U;/* Referenced by: '<S396>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_BATTERY_HV_FD11_E2E_Byp = 0U;/* Referenced by: '<S428>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_BATTERY_HV_FD5_E2E_Byp = 0U;/* Referenced by: '<S454>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_BATTERY_HV_POWERLIMITS_FD11_E2E_Byp = 0U;/* Referenced by: '<S480>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_BATTERY_HV_POWERLIMITS_FD5_E2E_Byp = 0U;/* Referenced by: '<S519>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_BATTERY_HV_STATUS1_FD11_E2E_Byp = 0U;/* Referenced by: '<S558>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_BATTERY_HV_STATUS1_FD5_E2E_Byp = 0U;/* Referenced by: '<S618>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_BATTERY_HV_VLIMITS_FD11_E2E_Byp = 0U;/* Referenced by: '<S678>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_BATTERY_HV_VLIMITS_FD5_E2E_Byp = 0U;/* Referenced by: '<S716>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_y_BCM_FD_10_FD3_E2E_Byp
    = 0U;                              /* Referenced by: '<S754>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_y_BCM_FD_11_FD3_E2E_Byp
    = 0U;                              /* Referenced by: '<S781>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_y_BCM_FD_12_FD3_E2E_Byp
    = 0U;                              /* Referenced by: '<S805>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_y_BCM_FD_13_FD3_E2E_Byp
    = 0U;                              /* Referenced by: '<S830>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_y_BCM_FD_18_FD3_E2E_Byp
    = 0U;                              /* Referenced by: '<S862>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_y_BCM_FD_26_FD3_E2E_Byp
    = 0U;                              /* Referenced by: '<S888>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_y_BCM_FD_2_FD3_E2E_Byp =
    0U;                                /* Referenced by: '<S921>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_y_BCM_FD_4_FD3_E2E_Byp =
    0U;                                /* Referenced by: '<S949>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_y_BCM_FD_9_FD3_E2E_Byp =
    0U;                                /* Referenced by: '<S987>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_BRAKE_FD_1_FD14_E2E_Byp = 0U;/* Referenced by: '<S1019>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_BRAKE_FD_1_FD3_E2E_Byp = 0U;/* Referenced by: '<S1047>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_BRAKE_FD_2_FD14_E2E_Byp = 0U;/* Referenced by: '<S1078>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_BRAKE_FD_2_FD3_E2E_Byp = 0U;/* Referenced by: '<S1107>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_BRAKE_FD_3_FD14_E2E_Byp = 0U;/* Referenced by: '<S1143>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_BRAKE_FD_3_FD3_E2E_Byp = 0U;/* Referenced by: '<S1185>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_BRAKE_FD_4_FD3_E2E_Byp = 0U;/* Referenced by: '<S1224>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_BRAKE_FD_5_FD3_E2E_Byp = 0U;/* Referenced by: '<S1251>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_BRAKE_FD_6_FD14_E2E_Byp = 0U;/* Referenced by: '<S1278>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_BRAKE_FD_6_FD3_E2E_Byp = 0U;/* Referenced by: '<S1314>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_BRAKE_FD_7_FD14_E2E_Byp = 0U;/* Referenced by: '<S1353>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_BRAKE_FD_7_FD3_E2E_Byp = 0U;/* Referenced by: '<S1379>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_DRIVETRAIN_FD_1_FD3_E2E_Byp = 0U;/* Referenced by: '<S1406>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_DRIVETRAIN_FD_3_FD3_E2E_Byp = 0U;/* Referenced by: '<S1439>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_ENGINE_FD_1_FD5_E2E_Byp = 0U;/* Referenced by: '<S1463>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_ENGINE_FD_2_FD3_E2E_Byp = 0U;/* Referenced by: '<S1488>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_ENGINE_FD_2_FD5_E2E_Byp = 0U;/* Referenced by: '<S1526>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_ENGINE_HYBD_FD_1_FD11_E2E_Byp = 0U;/* Referenced by: '<S1565>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_ENGINE_HYBD_FD_3_FD11_E2E_Byp = 0U;/* Referenced by: '<S1630>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_ENGINE_HYBD_FD_4_FD11_E2E_Byp = 0U;/* Referenced by: '<S1663>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_y_EPS_FD_1_FD14_E2E_Byp
    = 0U;                              /* Referenced by: '<S1695>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_FOTA_MASTER_FD3_E2E_Byp = 0U;/* Referenced by: '<S1720>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_IBS3_DATA_1_FD3_E2E_Byp = 0U;/* Referenced by: '<S1747>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_IBS3_DATA_2_FD3_E2E_Byp = 0U;/* Referenced by: '<S1778>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_IMMO_CODE_RESPONSE_FD3_E2E_Byp = 0U;/* Referenced by: '<S1820>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_IMPACT_INFO_FD14_E2E_Byp = 0U;/* Referenced by: '<S1851>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_IMPACT_INFO_FD3_E2E_Byp = 0U;/* Referenced by: '<S1876>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_y_IPC_FD_4_FD3_E2E_Byp =
    0U;                                /* Referenced by: '<S1901>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_IPC_VEHICLE_SETUP_FD3_E2E_Byp = 0U;/* Referenced by: '<S1925>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_MCPA_DATA2_FD11_E2E_Byp = 0U;/* Referenced by: '<S1954>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_MCPA_DATA2_FD5_E2E_Byp = 0U;/* Referenced by: '<S1985>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_MCPA_DATA_FD11_E2E_Byp = 0U;/* Referenced by: '<S2016>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_y_MCPA_DATA_FD5_E2E_Byp
    = 0U;                              /* Referenced by: '<S2041>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_MCPA_PROPULSION_FD16_E2E_Byp = 0U;/* Referenced by: '<S2066>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_MCPB_DATA2_FD11_E2E_Byp = 0U;/* Referenced by: '<S2115>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_MCPB_DATA2_FD5_E2E_Byp = 0U;/* Referenced by: '<S2146>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_MCPB_DATA_FD11_E2E_Byp = 0U;/* Referenced by: '<S2177>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_y_MCPB_DATA_FD5_E2E_Byp
    = 0U;                              /* Referenced by: '<S2202>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_MCPB_PROPULSION_FD16_E2E_Byp = 0U;/* Referenced by: '<S2227>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_OBD_CONTENT_FRAME_FD11_E2E_Byp = 0U;/* Referenced by: '<S2281>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_OBD_CONTENT_FRAME_FD3_E2E_Byp = 0U;/* Referenced by: '<S2309>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_y_ORC_FD_1_FD3_E2E_Byp =
    0U;                                /* Referenced by: '<S2339>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_y_ORC_FD_3_FD14_E2E_Byp
    = 0U;                              /* Referenced by: '<S2364>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_PARK_DATA_FD11_E2E_Byp = 0U;/* Referenced by: '<S2393>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_PARK_DATA_FD16_E2E_Byp = 0U;/* Referenced by: '<S2420>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_y_PARK_DATA_FD5_E2E_Byp
    = 0U;                              /* Referenced by: '<S2444>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_y_PCU_FD_1_FD11_E2E_Byp
    = 0U;                              /* Referenced by: '<S2471>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_y_PCU_FD_1_FD5_E2E_Byp =
    0U;                                /* Referenced by: '<S2514>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_y_PIM_A_FD11_E2E_Byp =
    0U;                                /* Referenced by: '<S2557>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_y_PIM_A_FD5_E2E_Byp =
    0U;                                /* Referenced by: '<S2612>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_y_PIM_B_FD11_E2E_Byp =
    0U;                                /* Referenced by: '<S2667>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT) KeSR1B_y_PIM_B_FD5_E2E_Byp =
    0U;                                /* Referenced by: '<S2722>/Constant1' */
static volatile CONST(uint8, SR1B_BLUEN_VAR_INIT)
    KeSR1B_y_RFHUB_FD_1_FD3_E2E_Byp = 0U;/* Referenced by: '<S2777>/Constant1' */

#define STOP_SEC_CALIB_UNSPECIFIED_SR1B_BLUEN
#include "MemMap.h"
#define START_SEC_VAR_CLEARED_UNSPECIFIED_SR1B_BLUEN
#include "MemMap.h"

/* Definition for custom storage class: FCALocalSignal */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_ADAS_FD_INFO2_FD3_CRC_DebCntr;/* '<S102>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_ADAS_FD_INFO2_FD3_MC_DebCntr;/* '<S103>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT)
    VeSR1B_Cnt_ADAS_FD_INFO_C2_FD3_CRC_DebCntr;/* '<S126>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_ADAS_FD_INFO_C2_FD3_MC_DebCntr;/* '<S127>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_ADAS_FD_INFO_FD14_CRC_DebCntr;/* '<S150>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_ADAS_FD_INFO_FD14_MC_DebCntr;/* '<S151>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_ADAS_FD_INFO_FD3_CRC_DebCntr;/* '<S177>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_ADAS_FD_INFO_FD3_MC_DebCntr;/* '<S178>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_AGSM_FD_2_FD11_CRC_DebCntr;/* '<S201>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_AGSM_FD_2_FD11_MC_DebCntr;/* '<S202>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_AGSM_FD_2_FD16_CRC_DebCntr;/* '<S225>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_AGSM_FD_2_FD16_MC_DebCntr;/* '<S226>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_AGSM_FD_2_FD3_CRC_DebCntr;/* '<S252>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_AGSM_FD_2_FD3_MC_DebCntr;/* '<S253>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_APM_VDCM_FD11_CRC_DebCntr;/* '<S279>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_APM_VDCM_FD11_MC_DebCntr;/* '<S280>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_APM_VDCM_FD5_CRC_DebCntr;/* '<S327>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_APM_VDCM_FD5_MC_DebCntr;/* '<S328>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BATTERY_HV2_FD11_CRC_DebCntr;/* '<S375>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BATTERY_HV2_FD11_MC_DebCntr;/* '<S376>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BATTERY_HV2_FD5_CRC_DebCntr;/* '<S407>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BATTERY_HV2_FD5_MC_DebCntr;/* '<S408>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BATTERY_HV_FD11_CRC_DebCntr;/* '<S439>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BATTERY_HV_FD11_MC_DebCntr;/* '<S440>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BATTERY_HV_FD5_CRC_DebCntr;/* '<S465>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BATTERY_HV_FD5_MC_DebCntr;/* '<S466>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT)
    VeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD11_CRC_DebCntr;/* '<S491>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT)
    VeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD11_MC_DebCntr;/* '<S492>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT)
    VeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD5_CRC_DebCntr;/* '<S530>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT)
    VeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD5_MC_DebCntr;/* '<S531>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT)
    VeSR1B_Cnt_BATTERY_HV_STATUS1_FD11_CRC_DebCntr;/* '<S569>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT)
    VeSR1B_Cnt_BATTERY_HV_STATUS1_FD11_MC_DebCntr;/* '<S570>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT)
    VeSR1B_Cnt_BATTERY_HV_STATUS1_FD5_CRC_DebCntr;/* '<S629>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT)
    VeSR1B_Cnt_BATTERY_HV_STATUS1_FD5_MC_DebCntr;/* '<S630>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT)
    VeSR1B_Cnt_BATTERY_HV_VLIMITS_FD11_CRC_DebCntr;/* '<S689>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT)
    VeSR1B_Cnt_BATTERY_HV_VLIMITS_FD11_MC_DebCntr;/* '<S690>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT)
    VeSR1B_Cnt_BATTERY_HV_VLIMITS_FD5_CRC_DebCntr;/* '<S727>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT)
    VeSR1B_Cnt_BATTERY_HV_VLIMITS_FD5_MC_DebCntr;/* '<S728>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BCM_FD_10_FD3_CRC_DebCntr;/* '<S765>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BCM_FD_10_FD3_MC_DebCntr;/* '<S766>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BCM_FD_11_FD3_CRC_DebCntr;/* '<S792>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BCM_FD_11_FD3_MC_DebCntr;/* '<S793>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BCM_FD_12_FD3_CRC_DebCntr;/* '<S816>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BCM_FD_12_FD3_MC_DebCntr;/* '<S817>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BCM_FD_13_FD3_CRC_DebCntr;/* '<S841>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BCM_FD_13_FD3_MC_DebCntr;/* '<S842>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BCM_FD_18_FD3_CRC_DebCntr;/* '<S873>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BCM_FD_18_FD3_MC_DebCntr;/* '<S874>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BCM_FD_26_FD3_CRC_DebCntr;/* '<S899>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BCM_FD_26_FD3_MC_DebCntr;/* '<S900>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BCM_FD_2_FD3_CRC_DebCntr;/* '<S932>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BCM_FD_2_FD3_MC_DebCntr;/* '<S933>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BCM_FD_4_FD3_CRC_DebCntr;/* '<S960>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BCM_FD_4_FD3_MC_DebCntr;/* '<S961>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BCM_FD_9_FD3_CRC_DebCntr;/* '<S998>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BCM_FD_9_FD3_MC_DebCntr;/* '<S999>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BRAKE_FD_1_FD14_CRC_DebCntr;/* '<S1030>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BRAKE_FD_1_FD14_MC_DebCntr;/* '<S1031>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BRAKE_FD_1_FD3_CRC_DebCntr;/* '<S1058>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BRAKE_FD_1_FD3_MC_DebCntr;/* '<S1059>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BRAKE_FD_2_FD14_CRC_DebCntr;/* '<S1089>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BRAKE_FD_2_FD14_MC_DebCntr;/* '<S1090>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BRAKE_FD_2_FD3_CRC_DebCntr;/* '<S1118>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BRAKE_FD_2_FD3_MC_DebCntr;/* '<S1119>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BRAKE_FD_3_FD14_CRC_DebCntr;/* '<S1154>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BRAKE_FD_3_FD14_MC_DebCntr;/* '<S1155>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BRAKE_FD_3_FD3_CRC_DebCntr;/* '<S1196>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BRAKE_FD_3_FD3_MC_DebCntr;/* '<S1197>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BRAKE_FD_4_FD3_CRC_DebCntr;/* '<S1235>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BRAKE_FD_4_FD3_MC_DebCntr;/* '<S1236>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BRAKE_FD_5_FD3_CRC_DebCntr;/* '<S1262>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BRAKE_FD_5_FD3_MC_DebCntr;/* '<S1263>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BRAKE_FD_6_FD14_CRC_DebCntr;/* '<S1289>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BRAKE_FD_6_FD14_MC_DebCntr;/* '<S1290>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BRAKE_FD_6_FD3_CRC_DebCntr;/* '<S1325>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BRAKE_FD_6_FD3_MC_DebCntr;/* '<S1326>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BRAKE_FD_7_FD14_CRC_DebCntr;/* '<S1364>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BRAKE_FD_7_FD14_MC_DebCntr;/* '<S1365>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BRAKE_FD_7_FD3_CRC_DebCntr;/* '<S1390>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_BRAKE_FD_7_FD3_MC_DebCntr;/* '<S1391>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT)
    VeSR1B_Cnt_DRIVETRAIN_FD_1_FD3_CRC_DebCntr;/* '<S1417>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_DRIVETRAIN_FD_1_FD3_MC_DebCntr;/* '<S1418>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT)
    VeSR1B_Cnt_DRIVETRAIN_FD_3_FD3_CRC_DebCntr;/* '<S1450>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_DRIVETRAIN_FD_3_FD3_MC_DebCntr;/* '<S1451>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_ENGINE_FD_1_FD5_CRC_DebCntr;/* '<S1474>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_ENGINE_FD_1_FD5_MC_DebCntr;/* '<S1475>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_ENGINE_FD_2_FD3_CRC_DebCntr;/* '<S1499>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_ENGINE_FD_2_FD3_MC_DebCntr;/* '<S1500>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_ENGINE_FD_2_FD5_CRC_DebCntr;/* '<S1537>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_ENGINE_FD_2_FD5_MC_DebCntr;/* '<S1538>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT)
    VeSR1B_Cnt_ENGINE_HYBD_FD_1_FD11_CRC_DebCntr;/* '<S1576>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT)
    VeSR1B_Cnt_ENGINE_HYBD_FD_1_FD11_MC_DebCntr;/* '<S1577>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT)
    VeSR1B_Cnt_ENGINE_HYBD_FD_3_FD11_CRC_DebCntr;/* '<S1641>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT)
    VeSR1B_Cnt_ENGINE_HYBD_FD_3_FD11_MC_DebCntr;/* '<S1642>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT)
    VeSR1B_Cnt_ENGINE_HYBD_FD_4_FD11_CRC_DebCntr;/* '<S1674>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT)
    VeSR1B_Cnt_ENGINE_HYBD_FD_4_FD11_MC_DebCntr;/* '<S1675>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_EPS_FD_1_FD14_CRC_DebCntr;/* '<S1706>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_EPS_FD_1_FD14_MC_DebCntr;/* '<S1707>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_FOTA_MASTER_FD3_CRC_DebCntr;/* '<S1731>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_FOTA_MASTER_FD3_MC_DebCntr;/* '<S1732>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_IBS3_DATA_1_FD3_CRC_DebCntr;/* '<S1758>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_IBS3_DATA_1_FD3_MC_DebCntr;/* '<S1759>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_IBS3_DATA_2_FD3_CRC_DebCntr;/* '<S1789>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_IBS3_DATA_2_FD3_MC_DebCntr;/* '<S1790>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_IMPACT_INFO_FD14_CRC_DebCntr;/* '<S1862>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_IMPACT_INFO_FD14_MC_DebCntr;/* '<S1863>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_IMPACT_INFO_FD3_CRC_DebCntr;/* '<S1887>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_IMPACT_INFO_FD3_MC_DebCntr;/* '<S1888>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_IPC_FD_4_FD3_CRC_DebCntr;/* '<S1912>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_IPC_FD_4_FD3_MC_DebCntr;/* '<S1913>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT)
    VeSR1B_Cnt_IPC_VEHICLE_SETUP_FD3_CRC_DebCntr;/* '<S1936>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT)
    VeSR1B_Cnt_IPC_VEHICLE_SETUP_FD3_MC_DebCntr;/* '<S1937>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_MCPA_DATA2_FD11_CRC_DebCntr;/* '<S1965>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_MCPA_DATA2_FD11_MC_DebCntr;/* '<S1966>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_MCPA_DATA2_FD5_CRC_DebCntr;/* '<S1996>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_MCPA_DATA2_FD5_MC_DebCntr;/* '<S1997>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_MCPA_DATA_FD11_CRC_DebCntr;/* '<S2027>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_MCPA_DATA_FD11_MC_DebCntr;/* '<S2028>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_MCPA_DATA_FD5_CRC_DebCntr;/* '<S2052>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_MCPA_DATA_FD5_MC_DebCntr;/* '<S2053>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT)
    VeSR1B_Cnt_MCPA_PROPULSION_FD16_CRC_DebCntr;/* '<S2077>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT)
    VeSR1B_Cnt_MCPA_PROPULSION_FD16_MC_DebCntr;/* '<S2078>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_MCPB_DATA2_FD11_CRC_DebCntr;/* '<S2126>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_MCPB_DATA2_FD11_MC_DebCntr;/* '<S2127>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_MCPB_DATA2_FD5_CRC_DebCntr;/* '<S2157>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_MCPB_DATA2_FD5_MC_DebCntr;/* '<S2158>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_MCPB_DATA_FD11_CRC_DebCntr;/* '<S2188>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_MCPB_DATA_FD11_MC_DebCntr;/* '<S2189>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_MCPB_DATA_FD5_CRC_DebCntr;/* '<S2213>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_MCPB_DATA_FD5_MC_DebCntr;/* '<S2214>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT)
    VeSR1B_Cnt_MCPB_PROPULSION_FD16_CRC_DebCntr;/* '<S2238>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT)
    VeSR1B_Cnt_MCPB_PROPULSION_FD16_MC_DebCntr;/* '<S2239>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT)
    VeSR1B_Cnt_OBD_CONTENT_FRAME_FD11_CRC_DebCntr;/* '<S2292>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT)
    VeSR1B_Cnt_OBD_CONTENT_FRAME_FD11_MC_DebCntr;/* '<S2293>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT)
    VeSR1B_Cnt_OBD_CONTENT_FRAME_FD3_CRC_DebCntr;/* '<S2320>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT)
    VeSR1B_Cnt_OBD_CONTENT_FRAME_FD3_MC_DebCntr;/* '<S2321>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_ORC_FD_1_FD3_CRC_DebCntr;/* '<S2350>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_ORC_FD_1_FD3_MC_DebCntr;/* '<S2351>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_ORC_FD_3_FD14_CRC_DebCntr;/* '<S2375>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_ORC_FD_3_FD14_MC_DebCntr;/* '<S2376>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_PARK_DATA_FD11_CRC_DebCntr;/* '<S2404>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_PARK_DATA_FD11_MC_DebCntr;/* '<S2405>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_PARK_DATA_FD16_CRC_DebCntr;/* '<S2431>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_PARK_DATA_FD16_MC_DebCntr;/* '<S2432>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_PARK_DATA_FD5_CRC_DebCntr;/* '<S2455>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_PARK_DATA_FD5_MC_DebCntr;/* '<S2456>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_PCU_FD_1_FD11_CRC_DebCntr;/* '<S2482>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_PCU_FD_1_FD11_MC_DebCntr;/* '<S2483>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_PCU_FD_1_FD5_CRC_DebCntr;/* '<S2525>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_PCU_FD_1_FD5_MC_DebCntr;/* '<S2526>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_PIM_A_FD11_CRC_DebCntr;/* '<S2568>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_PIM_A_FD11_MC_DebCntr;/* '<S2569>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_PIM_A_FD5_CRC_DebCntr;/* '<S2623>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_PIM_A_FD5_MC_DebCntr;/* '<S2624>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_PIM_B_FD11_CRC_DebCntr;/* '<S2678>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_PIM_B_FD11_MC_DebCntr;/* '<S2679>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_PIM_B_FD5_CRC_DebCntr;/* '<S2733>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_PIM_B_FD5_MC_DebCntr;/* '<S2734>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_RFHUB_FD_1_FD3_CRC_DebCntr;/* '<S2788>/dec if Ok else inc2' */
static VAR(uint8, SR1B_BLUEN_VAR_INIT) VeSR1B_Cnt_RFHUB_FD_1_FD3_MC_DebCntr;/* '<S2789>/dec if Ok else inc2' */

#define STOP_SEC_VAR_CLEARED_UNSPECIFIED_SR1B_BLUEN
#include "MemMap.h"

/* Block signals (default storage) */
#define START_SEC_VAR_CLEARED_UNSPECIFIED_SR1B_BLUEN
#include "MemMap.h"

VAR(B_SR1B_BLUEN_ac_T, SR1B_BLUEN_VAR_INIT) SR1B_BLUEN_ac_B;

#define STOP_SEC_VAR_CLEARED_UNSPECIFIED_SR1B_BLUEN
#include "MemMap.h"

/* Block states (default storage) */
#define START_SEC_VAR_CLEARED_UNSPECIFIED_SR1B_BLUEN
#include "MemMap.h"

VAR(DW_SR1B_BLUEN_ac_T, SR1B_BLUEN_VAR_INIT) SR1B_BLUEN_ac_DW;

#define STOP_SEC_VAR_CLEARED_UNSPECIFIED_SR1B_BLUEN
#include "MemMap.h"

static FUNC(void, SR1B_BLUEN_CODE_LOCAL) SR1B_BLUEN_ac_MM_FailgLogic(VAR(boolean,
    AUTOMATIC) rtu_Enable, P2VAR(B_MM_FailgLogic_SR1B_BLUEN_ac_T, AUTOMATIC,
    SR1B_BLUEN_VAR_INIT) localB);
static FUNC(void, SR1B_BLUEN_CODE_LOCAL) SR1B_BLUEN_ac_E2E_Sts_Check(VAR(uint8,
    AUTOMATIC) rtu_VeRxPDU_XX_E2E_Sts_OpRetVal, VAR(uint8, AUTOMATIC)
    rtu_VeSR1N_e_XX_E2E_Sts, P2VAR(B_E2E_Sts_Check_SR1B_BLUEN_ac_T, AUTOMATIC,
    SR1B_BLUEN_VAR_INIT) localB);
static FUNC(void, SR1B_BLUEN_CODE_LOCAL) SR1B_BLUEN_ac_Reset_MM_Failing(VAR
    (boolean, AUTOMATIC) rtu_Enable, VAR(uint8, AUTOMATIC)
    rtu_VeSR1N_Cnt_XX_MM_Cntr_read, VAR(uint8, AUTOMATIC)
    rtu_KeSR1N_Cnt_XX_MM_Lim, P2VAR(B_Reset_MM_Failing_SR1B_BLUEN_T, AUTOMATIC,
    SR1B_BLUEN_VAR_INIT) localB);

/*
 * Output and update for enable system:
 *    '<S84>/MM_FailgLogic'
 *    '<S108>/MM_FailgLogic'
 *    '<S132>/MM_FailgLogic'
 *    '<S159>/MM_FailgLogic'
 *    '<S183>/MM_FailgLogic'
 *    '<S207>/MM_FailgLogic'
 *    '<S234>/MM_FailgLogic'
 *    '<S261>/MM_FailgLogic'
 *    '<S309>/MM_FailgLogic'
 *    '<S357>/MM_FailgLogic'
 *    ...
 */
static FUNC(void, SR1B_BLUEN_CODE_LOCAL) SR1B_BLUEN_ac_MM_FailgLogic(VAR(boolean,
    AUTOMATIC) rtu_Enable, P2VAR(B_MM_FailgLogic_SR1B_BLUEN_ac_T, AUTOMATIC,
    SR1B_BLUEN_VAR_INIT) localB)
{
    /* Outputs for Enabled SubSystem: '<S84>/MM_FailgLogic' incorporates:
     *  EnablePort: '<S88>/Enable'
     */
    if (rtu_Enable)
    {
        /* Gain: '<S88>/Gain' */
        localB->Gain = true;

        /* Gain: '<S88>/Gain1' incorporates:
         *  Constant: '<S88>/Constant1'
         */
        localB->Gain1 = MAX_uint8_T;

        /* Gain: '<S88>/Gain2' */
        localB->Gain2 = true;
    }

    /* End of Outputs for SubSystem: '<S84>/MM_FailgLogic' */
}

/*
 * Output and update for atomic system:
 *    '<S92>/E2E_Sts_Check'
 *    '<S116>/E2E_Sts_Check'
 *    '<S140>/E2E_Sts_Check'
 *    '<S167>/E2E_Sts_Check'
 *    '<S191>/E2E_Sts_Check'
 *    '<S215>/E2E_Sts_Check'
 *    '<S242>/E2E_Sts_Check'
 *    '<S269>/E2E_Sts_Check'
 *    '<S317>/E2E_Sts_Check'
 *    '<S365>/E2E_Sts_Check'
 *    ...
 */
static FUNC(void, SR1B_BLUEN_CODE_LOCAL) SR1B_BLUEN_ac_E2E_Sts_Check(VAR(uint8,
    AUTOMATIC) rtu_VeRxPDU_XX_E2E_Sts_OpRetVal, VAR(uint8, AUTOMATIC)
    rtu_VeSR1N_e_XX_E2E_Sts, P2VAR(B_E2E_Sts_Check_SR1B_BLUEN_ac_T, AUTOMATIC,
    SR1B_BLUEN_VAR_INIT) localB)
{
    boolean guard1 = false;

    /* Chart: '<S92>/E2E_Sts_Check' */
    /* Gateway: E2E_Sts_Check_2021/E2E_Sts_Check */
    /* During: E2E_Sts_Check_2021/E2E_Sts_Check */
    /* Entry Internal: E2E_Sts_Check_2021/E2E_Sts_Check */
    /* Transition: '<S101>:388' */
    guard1 = false;
    if (((sint32)rtu_VeRxPDU_XX_E2E_Sts_OpRetVal) == 0)
    {
        /* Transition: '<S101>:391' */
        /* Transition: '<S101>:98' */
        if (((sint32)rtu_VeSR1N_e_XX_E2E_Sts) == 0)
        {
            /* Transition: '<S101>:95' */
            /* E2E_P_OK (0x00) */
            /* Transition: '<S101>:97' */
            localB->VeSR1N_b_XX_CRC_Failg = false;
            localB->VeSR1N_b_XX_MC_Failg = false;
            localB->VeSR1N_b_XX_E2E_Faild = false;

            /* Transition: '<S101>:393' */
        }
        else if (((sint32)rtu_VeSR1N_e_XX_E2E_Sts) == 3)
        {
            /* Transition: '<S101>:265' */
            /* E2E_P_ERROR (0x03) */
            /* Transition: '<S101>:266' */
            /*  CRC 	 */
            localB->VeSR1N_b_XX_CRC_Failg = true;
            localB->VeSR1N_b_XX_MC_Failg = false;
            localB->VeSR1N_b_XX_E2E_Faild = false;

            /* Transition: '<S101>:393' */
        }
        else if ((((sint32)rtu_VeSR1N_e_XX_E2E_Sts) == 1) || (((sint32)
                   rtu_VeSR1N_e_XX_E2E_Sts) == 2))
        {
            /* Transition: '<S101>:268' */
            /* E2E_P_REPEATED (0x01),
               E2E_P_WRONGSEQUENCE (0x02) */
            /* Transition: '<S101>:269' */
            /* MC */
            localB->VeSR1N_b_XX_CRC_Failg = false;
            localB->VeSR1N_b_XX_MC_Failg = true;
            localB->VeSR1N_b_XX_E2E_Faild = false;

            /* Transition: '<S101>:393' */
        }
        else if (((sint32)rtu_VeSR1N_e_XX_E2E_Sts) != 5)
        {
            /* Transition: '<S101>:375' */
            /* E2E_P_NONEWDATA (0x05) */
            /* Transition: '<S101>:377' */
            localB->VeSR1N_b_XX_CRC_Failg = false;
            localB->VeSR1N_b_XX_MC_Failg = false;
            localB->VeSR1N_b_XX_E2E_Faild = true;

            /* Transition: '<S101>:393' */
        }
        else
        {
            guard1 = true;
        }
    }
    else
    {
        guard1 = true;
    }

    if (guard1)
    {
        /* Transition: '<S101>:392' */
        localB->VeSR1N_b_XX_CRC_Failg = false;
        localB->VeSR1N_b_XX_MC_Failg = false;
        localB->VeSR1N_b_XX_E2E_Faild = true;
    }

    /* End of Chart: '<S92>/E2E_Sts_Check' */
    /* Transition: '<S101>:395' */
}

/*
 * Output and update for enable system:
 *    '<S89>/Reset_MM_Failing'
 *    '<S113>/Reset_MM_Failing'
 *    '<S137>/Reset_MM_Failing'
 *    '<S164>/Reset_MM_Failing'
 *    '<S188>/Reset_MM_Failing'
 *    '<S212>/Reset_MM_Failing'
 *    '<S239>/Reset_MM_Failing'
 *    '<S266>/Reset_MM_Failing'
 *    '<S314>/Reset_MM_Failing'
 *    '<S362>/Reset_MM_Failing'
 *    ...
 */
static FUNC(void, SR1B_BLUEN_CODE_LOCAL) SR1B_BLUEN_ac_Reset_MM_Failing(VAR
    (boolean, AUTOMATIC) rtu_Enable, VAR(uint8, AUTOMATIC)
    rtu_VeSR1N_Cnt_XX_MM_Cntr_read, VAR(uint8, AUTOMATIC)
    rtu_KeSR1N_Cnt_XX_MM_Lim, P2VAR(B_Reset_MM_Failing_SR1B_BLUEN_T, AUTOMATIC,
    SR1B_BLUEN_VAR_INIT) localB)
{
    sint32 tmp;

    /* Outputs for Enabled SubSystem: '<S89>/Reset_MM_Failing' incorporates:
     *  EnablePort: '<S100>/Enable'
     */
    if (rtu_Enable)
    {
        /* Chart: '<S100>/Chart' */
        /* Gateway: Reset_MM_Failing/Chart */
        /* During: Reset_MM_Failing/Chart */
        /* Entry Internal: Reset_MM_Failing/Chart */
        /* Transition: '<S104>:1' */
        localB->VeSR1N_Cnt_XX_MM_Cntr = rtu_VeSR1N_Cnt_XX_MM_Cntr_read;
        if (localB->VeSR1N_Cnt_XX_MM_Cntr > rtu_KeSR1N_Cnt_XX_MM_Lim)
        {
            /* Transition: '<S104>:4' */
            /* Transition: '<S104>:6' */
            tmp = ((sint32)localB->VeSR1N_Cnt_XX_MM_Cntr) - 1;
            if ((((sint32)localB->VeSR1N_Cnt_XX_MM_Cntr) - 1) < 0)
            {
                tmp = 0;
            }

            localB->VeSR1N_Cnt_XX_MM_Cntr = (uint8)tmp;
            localB->VeSR1N_b_XX_MM_Faild = true;

            /* Transition: '<S104>:14' */
        }
        else
        {
            /* Transition: '<S104>:9' */
            localB->VeSR1N_b_XX_MM_Faild = false;
        }

        /* End of Chart: '<S100>/Chart' */
        /* Transition: '<S104>:16' */
    }

    /* End of Outputs for SubSystem: '<S89>/Reset_MM_Failing' */
}

/* Model step function for TID1 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BLUEN_FastTEF(void) /* Explicit Task: FastTEF */
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/FastTEF' incorporates:
     *  SubSystem: '<Root>/GlbEnbl'
     */
    /* SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write' incorporates:
     *  Constant: '<S1739>/Calib'
     */
    SR1B_BLUEN_ac_B.OutportBufferForVeSR1B_b_MM_Enb = KeSR1B_b_MM_Enbl;

    /* SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write' */
    Rte_IrvWrite_SR1B_BLUEN_FastTEF_VeSR1B_b_MM_Enbl_write1_IRV
        (SR1B_BLUEN_ac_B.OutportBufferForVeSR1B_b_MM_Enb);

    /* SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write' incorporates:
     *  Constant: '<S1738>/Calib'
     */
    SR1B_BLUEN_ac_B.OutportBufferForVeSR1B_b_Devlpm =
        KeSR1B_b_E2E_GlobalBypEnbld;

    /* SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write' */
    Rte_IrvWrite_SR1B_BLUEN_FastTEF_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
        (SR1B_BLUEN_ac_B.OutportBufferForVeSR1B_b_Devlpm);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/FastTEF' */
}

/* Model step function for TID2 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_ADAS_FD_INFO2_FD3_Time(void)
                               /* Explicit Task: TESR1B_ADAS_FD_INFO2_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_ADAS_FD_INFO2_FD3_;
    uint8 rtb_Switch5_leq;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_ADAS_FD_INFO2_FD3_Pkt' incorporates:
     *  SubSystem: '<S1>/ADAS_FD_INFO2_FD3_Time'
     */
    /* SignalConversion generated from: '<S86>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S1>/SR1N_b_ADAS_FD_INFO2_FD3_NewEvent_merge'
     */
    rtb_VeSR1N_b_ADAS_FD_INFO2_FD3_ =
        Rte_IrvRead_SR1B_ADAS_FD_INFO2_FD3_Time_VeSR1N_b_ADAS_FD_INFO2_FD3_NewEvent_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S86>/ADAS_FD_INFO2_FD3_Time' incorporates:
     *  EnablePort: '<S105>/Enable'
     */
    /* Logic: '<S86>/Logical Operator1' incorporates:
     *  Constant: '<S106>/Calib'
     */
    if (rtb_VeSR1N_b_ADAS_FD_INFO2_FD3_ && (KeSR1B_b_ADAS_FD_INFO2_FD3_Enbl))
    {
        /* Gain: '<S105>/Gain2' incorporates:
         *  Constant: '<S105>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_ld = false;

        /* Switch: '<S107>/Switch5' incorporates:
         *  DataStoreRead: '<S105>/VeSR1N_b_ADAS_FD_INFO2_FD3_CRC_Failg'
         *  DataStoreRead: '<S105>/VeSR1N_b_ADAS_FD_INFO2_FD3_E2E_Faild'
         *  Logic: '<S107>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO2_FD3_CRC_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO2_FD3_E2E_))
        {
            /* Switch: '<S107>/Switch5' incorporates:
             *  UnitDelay: '<S107>/Unit Delay'
             */
            rtb_Switch5_leq = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pap;
        }
        else
        {
            /* Switch: '<S107>/Switch5' incorporates:
             *  DataStoreRead: '<S105>/VeSR1N_y_TSRSts'
             */
            rtb_Switch5_leq = SR1B_BLUEN_ac_DW.VeSR1N_y_TSRSts;
        }

        /* End of Switch: '<S107>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_TSRSts' incorporates:
         *  DataTypeConversion: '<S105>/Data Type Conversion1'
         *  Switch: '<S107>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_TSRSts_Value(rtb_Switch5_leq);

        /* Outport: '<Root>/VeSR1B_y_TSRSts_SigSts' incorporates:
         *  DataStoreRead: '<S105>/VeSR1N_b_ADAS_FD_INFO2_FD3_CRC_Faild'
         *  DataStoreRead: '<S105>/VeSR1N_b_ADAS_FD_INFO2_FD3_E2E_Faild'
         *  DataStoreRead: '<S105>/VeSR1N_b_ADAS_FD_INFO2_FD3_MC_Faild'
         *  Merge: '<S1>/SR1N_b_ADAS_FD_INFO2_FD3_MM_Faild_merge'
         *  Product: '<S107>/Product'
         *  Product: '<S107>/Product1'
         *  Product: '<S107>/Product2'
         *  Product: '<S107>/Product4'
         *  SignalConversion generated from: '<S86>/VeSR1N_b_MsgName_MM_Faild_read'
         *  Sum: '<S107>/Add'
         */
        (void)Rte_Write_VeSR1B_y_TSRSts_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO2_FD3_CR_e ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO2_FD3_MC_F
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((Rte_IrvRead_SR1B_ADAS_FD_INFO2_FD3_Time_VeSR1N_b_ADAS_FD_INFO2_FD3_MM_Faild_write_IRV
              () ? 1 : 0) * 4)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO2_FD3_E2E_ ? 1 : 0) * 16)))));

        /* Update for UnitDelay: '<S107>/Unit Delay' incorporates:
         *  Switch: '<S107>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pap = rtb_Switch5_leq;
    }

    /* End of Logic: '<S86>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S86>/ADAS_FD_INFO2_FD3_Time' */

    /* Merge: '<S1>/SR1N_b_ADAS_FD_INFO2_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S86>/VeSR1N_b_ADAS_FD_INFO2_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_ADAS_FD_INFO2_FD3_Time_VeSR1N_b_ADAS_FD_INFO2_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_ld);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_ADAS_FD_INFO2_FD3_Pkt' */
}

/* Model step function for TID3 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_IMMO_CODE_RESPONSE_FD3_Time(void)
                          /* Explicit Task: TESR1B_IMMO_CODE_RESPONSE_FD3_Pkt */
{
    uint8 rtb_Switch5_amv;
    uint8 rtb_Switch5_atk;
    uint8 rtb_Switch5_bg;
    uint8 rtb_Switch5_fx;
    uint8 rtb_Switch5_hl;
    uint8 rtb_Switch5_ia4;
    uint8 rtb_Switch5_koz;
    uint8 rtb_Switch5_nc;
    boolean VeSR1N_b_IMMO_CODE_RESPONSE_F_j;
    boolean rtb_TmpSignalConversionAtVeSR_m;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_IMMO_CODE_RESPONSE_FD3_Pkt' incorporates:
     *  SubSystem: '<S54>/IMMO_CODE_RESPONSE_FD3_Time'
     */
    /* SignalConversion generated from: '<S1815>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S54>/SR1N_b_IMMO_CODE_RESPONSE_FD3_NewEvent_merge'
     */
    VeSR1N_b_IMMO_CODE_RESPONSE_F_j =
        Rte_IrvRead_SR1B_IMMO_CODE_RESPONSE_FD3_Time_VeSR1N_b_IMMO_CODE_RESPONSE_FD3_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S1815>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S54>/SR1N_b_IMMO_CODE_RESPONSE_FD3_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_m =
        Rte_IrvRead_SR1B_IMMO_CODE_RESPONSE_FD3_Time_VeSR1N_b_IMMO_CODE_RESPONSE_FD3_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S1815>/IMMO_CODE_RESPONSE_FD3_Time' incorporates:
     *  EnablePort: '<S1834>/Enable'
     */
    /* Logic: '<S1815>/Logical Operator1' incorporates:
     *  Constant: '<S1835>/Calib'
     */
    if (VeSR1N_b_IMMO_CODE_RESPONSE_F_j && (KeSR1B_b_IMMO_CODE_RESPONSE_FD3_Enbl))
    {
        /* Gain: '<S1834>/Gain2' incorporates:
         *  Constant: '<S1834>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_jt = false;

        /* Switch: '<S1837>/Switch5' incorporates:
         *  DataStoreRead: '<S1834>/Data Store Read'
         *  DataStoreRead: '<S1834>/Data Store Read1'
         *  Logic: '<S1837>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_FD3) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_F_l))
        {
            /* Switch: '<S1837>/Switch5' incorporates:
             *  UnitDelay: '<S1837>/Unit Delay'
             */
            rtb_Switch5_ia4 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_j3l;
        }
        else
        {
            /* Switch: '<S1837>/Switch5' incorporates:
             *  DataStoreRead: '<S1834>/VeSR1N_b_ImmoParkReq'
             */
            rtb_Switch5_ia4 = SR1B_BLUEN_ac_DW.VeSR1N_b_ImmoParkReq;
        }

        /* End of Switch: '<S1837>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_ImmoParkReq' incorporates:
         *  DataTypeConversion: '<S1834>/Data Type Conversion'
         */
        (void)Rte_Write_VeSR1B_b_ImmoParkReq_Value(((sint32)rtb_Switch5_ia4) !=
            0);

        /* Switch: '<S1836>/Switch5' incorporates:
         *  DataStoreRead: '<S1834>/Data Store Read'
         *  DataStoreRead: '<S1834>/Data Store Read1'
         *  Logic: '<S1836>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_FD3) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_F_l))
        {
            /* Switch: '<S1836>/Switch5' incorporates:
             *  UnitDelay: '<S1836>/Unit Delay'
             */
            rtb_Switch5_fx = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_eo;
        }
        else
        {
            /* Switch: '<S1836>/Switch5' incorporates:
             *  DataStoreRead: '<S1834>/VeSR1N_y_ControlEncodingRsp'
             */
            rtb_Switch5_fx = SR1B_BLUEN_ac_DW.VeSR1N_y_ControlEncodingRsp;
        }

        /* End of Switch: '<S1836>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_ControlEncodingRsp' incorporates:
         *  DataTypeConversion: '<S1834>/Data Type Conversion1'
         */
        (void)Rte_Write_VeSR1B_y_ControlEncodingRsp_Value(rtb_Switch5_fx);

        /* Switch: '<S1838>/Switch5' incorporates:
         *  DataStoreRead: '<S1834>/Data Store Read'
         *  DataStoreRead: '<S1834>/Data Store Read1'
         *  Logic: '<S1838>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_FD3) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_F_l))
        {
            /* Switch: '<S1838>/Switch5' incorporates:
             *  UnitDelay: '<S1838>/Unit Delay'
             */
            rtb_Switch5_amv = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hl;
        }
        else
        {
            /* Switch: '<S1838>/Switch5' incorporates:
             *  DataStoreRead: '<S1834>/VeSR1N_y_MKKey1org21'
             */
            rtb_Switch5_amv = SR1B_BLUEN_ac_DW.VeSR1N_y_MKKey1org21;
        }

        /* End of Switch: '<S1838>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MKKey1org21' incorporates:
         *  DataTypeConversion: '<S1834>/Data Type Conversion2'
         */
        (void)Rte_Write_VeSR1B_y_MKKey1org21_Value(rtb_Switch5_amv);

        /* Switch: '<S1839>/Switch5' incorporates:
         *  DataStoreRead: '<S1834>/Data Store Read'
         *  DataStoreRead: '<S1834>/Data Store Read1'
         *  Logic: '<S1839>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_FD3) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_F_l))
        {
            /* Switch: '<S1839>/Switch5' incorporates:
             *  UnitDelay: '<S1839>/Unit Delay'
             */
            rtb_Switch5_atk = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_i1;
        }
        else
        {
            /* Switch: '<S1839>/Switch5' incorporates:
             *  DataStoreRead: '<S1834>/VeSR1N_y_MKKey2org22'
             */
            rtb_Switch5_atk = SR1B_BLUEN_ac_DW.VeSR1N_y_MKKey2org22;
        }

        /* End of Switch: '<S1839>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MKKey2org22' incorporates:
         *  DataTypeConversion: '<S1834>/Data Type Conversion3'
         */
        (void)Rte_Write_VeSR1B_y_MKKey2org22_Value(rtb_Switch5_atk);

        /* Switch: '<S1840>/Switch5' incorporates:
         *  DataStoreRead: '<S1834>/Data Store Read'
         *  DataStoreRead: '<S1834>/Data Store Read1'
         *  Logic: '<S1840>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_FD3) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_F_l))
        {
            /* Switch: '<S1840>/Switch5' incorporates:
             *  UnitDelay: '<S1840>/Unit Delay'
             */
            rtb_Switch5_hl = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dur;
        }
        else
        {
            /* Switch: '<S1840>/Switch5' incorporates:
             *  DataStoreRead: '<S1834>/VeSR1N_y_MKKey_3'
             */
            rtb_Switch5_hl = SR1B_BLUEN_ac_DW.VeSR1N_y_MKKey_3;
        }

        /* End of Switch: '<S1840>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MKKey_3' incorporates:
         *  DataTypeConversion: '<S1834>/Data Type Conversion4'
         */
        (void)Rte_Write_VeSR1B_y_MKKey_3_Value(rtb_Switch5_hl);

        /* Switch: '<S1841>/Switch5' incorporates:
         *  DataStoreRead: '<S1834>/Data Store Read'
         *  DataStoreRead: '<S1834>/Data Store Read1'
         *  Logic: '<S1841>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_FD3) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_F_l))
        {
            /* Switch: '<S1841>/Switch5' incorporates:
             *  UnitDelay: '<S1841>/Unit Delay'
             */
            rtb_Switch5_bg = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mn;
        }
        else
        {
            /* Switch: '<S1841>/Switch5' incorporates:
             *  DataStoreRead: '<S1834>/VeSR1N_y_MKKey_4'
             */
            rtb_Switch5_bg = SR1B_BLUEN_ac_DW.VeSR1N_y_MKKey_4;
        }

        /* End of Switch: '<S1841>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MKKey_4' incorporates:
         *  DataTypeConversion: '<S1834>/Data Type Conversion5'
         */
        (void)Rte_Write_VeSR1B_y_MKKey_4_Value(rtb_Switch5_bg);

        /* Switch: '<S1842>/Switch5' incorporates:
         *  DataStoreRead: '<S1834>/Data Store Read'
         *  DataStoreRead: '<S1834>/Data Store Read1'
         *  Logic: '<S1842>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_FD3) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_F_l))
        {
            /* Switch: '<S1842>/Switch5' incorporates:
             *  UnitDelay: '<S1842>/Unit Delay'
             */
            rtb_Switch5_nc = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_op;
        }
        else
        {
            /* Switch: '<S1842>/Switch5' incorporates:
             *  DataStoreRead: '<S1834>/VeSR1N_y_MKKey_5'
             */
            rtb_Switch5_nc = SR1B_BLUEN_ac_DW.VeSR1N_y_MKKey_5;
        }

        /* End of Switch: '<S1842>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MKKey_5' incorporates:
         *  DataTypeConversion: '<S1834>/Data Type Conversion6'
         */
        (void)Rte_Write_VeSR1B_y_MKKey_5_Value(rtb_Switch5_nc);

        /* Switch: '<S1843>/Switch5' incorporates:
         *  DataStoreRead: '<S1834>/Data Store Read'
         *  DataStoreRead: '<S1834>/Data Store Read1'
         *  Logic: '<S1843>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_FD3) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_F_l))
        {
            /* Switch: '<S1843>/Switch5' incorporates:
             *  UnitDelay: '<S1843>/Unit Delay'
             */
            rtb_Switch5_koz = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_be;
        }
        else
        {
            /* Switch: '<S1843>/Switch5' incorporates:
             *  DataStoreRead: '<S1834>/VeSR1N_y_MKKey_6'
             */
            rtb_Switch5_koz = SR1B_BLUEN_ac_DW.VeSR1N_y_MKKey_6;
        }

        /* End of Switch: '<S1843>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MKKey_6' incorporates:
         *  DataTypeConversion: '<S1834>/Data Type Conversion7'
         */
        (void)Rte_Write_VeSR1B_y_MKKey_6_Value(rtb_Switch5_koz);

        /* Outport: '<Root>/VeSR1B_y_ControlEncodingRsp_SigSts' incorporates:
         *  DataStoreRead: '<S1834>/Data Store Read1'
         *  DataStoreRead: '<S1834>/Data Store Read2'
         *  DataStoreRead: '<S1834>/Data Store Read3'
         *  Product: '<S1836>/Product'
         *  Product: '<S1836>/Product1'
         *  Product: '<S1836>/Product2'
         *  Product: '<S1836>/Product4'
         *  Sum: '<S1836>/Add'
         */
        (void)Rte_Write_VeSR1B_y_ControlEncodingRsp_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_F_k ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_F_e ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_F_l ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_ImmoParkReq_SigSts' incorporates:
         *  DataStoreRead: '<S1834>/Data Store Read1'
         *  DataStoreRead: '<S1834>/Data Store Read2'
         *  DataStoreRead: '<S1834>/Data Store Read3'
         *  Product: '<S1837>/Product'
         *  Product: '<S1837>/Product1'
         *  Product: '<S1837>/Product2'
         *  Product: '<S1837>/Product4'
         *  Sum: '<S1837>/Add'
         */
        (void)Rte_Write_VeSR1B_y_ImmoParkReq_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_F_k ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_F_e
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_F_l ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MKKey1org21_SigSts' incorporates:
         *  DataStoreRead: '<S1834>/Data Store Read1'
         *  DataStoreRead: '<S1834>/Data Store Read2'
         *  DataStoreRead: '<S1834>/Data Store Read3'
         *  Product: '<S1838>/Product'
         *  Product: '<S1838>/Product1'
         *  Product: '<S1838>/Product2'
         *  Product: '<S1838>/Product4'
         *  Sum: '<S1838>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MKKey1org21_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_F_k ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_F_e
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_F_l ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MKKey2org22_SigSts' incorporates:
         *  DataStoreRead: '<S1834>/Data Store Read1'
         *  DataStoreRead: '<S1834>/Data Store Read2'
         *  DataStoreRead: '<S1834>/Data Store Read3'
         *  Product: '<S1839>/Product'
         *  Product: '<S1839>/Product1'
         *  Product: '<S1839>/Product2'
         *  Product: '<S1839>/Product4'
         *  Sum: '<S1839>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MKKey2org22_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_F_k ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_F_e
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_F_l ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MKKey_3_SigSts' incorporates:
         *  DataStoreRead: '<S1834>/Data Store Read1'
         *  DataStoreRead: '<S1834>/Data Store Read2'
         *  DataStoreRead: '<S1834>/Data Store Read3'
         *  Product: '<S1840>/Product'
         *  Product: '<S1840>/Product1'
         *  Product: '<S1840>/Product2'
         *  Product: '<S1840>/Product4'
         *  Sum: '<S1840>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MKKey_3_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_F_k ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_F_e
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_F_l ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MKKey_4_SigSts' incorporates:
         *  DataStoreRead: '<S1834>/Data Store Read1'
         *  DataStoreRead: '<S1834>/Data Store Read2'
         *  DataStoreRead: '<S1834>/Data Store Read3'
         *  Product: '<S1841>/Product'
         *  Product: '<S1841>/Product1'
         *  Product: '<S1841>/Product2'
         *  Product: '<S1841>/Product4'
         *  Sum: '<S1841>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MKKey_4_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_F_k ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_F_e
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_F_l ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MKKey_5_SigSts' incorporates:
         *  DataStoreRead: '<S1834>/Data Store Read1'
         *  DataStoreRead: '<S1834>/Data Store Read2'
         *  DataStoreRead: '<S1834>/Data Store Read3'
         *  Product: '<S1842>/Product'
         *  Product: '<S1842>/Product1'
         *  Product: '<S1842>/Product2'
         *  Product: '<S1842>/Product4'
         *  Sum: '<S1842>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MKKey_5_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_F_k ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_F_e
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_F_l ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MKKey_6_SigSts' incorporates:
         *  DataStoreRead: '<S1834>/Data Store Read1'
         *  DataStoreRead: '<S1834>/Data Store Read2'
         *  DataStoreRead: '<S1834>/Data Store Read3'
         *  Product: '<S1843>/Product'
         *  Product: '<S1843>/Product1'
         *  Product: '<S1843>/Product2'
         *  Product: '<S1843>/Product4'
         *  Sum: '<S1843>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MKKey_6_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_F_k ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_F_e
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_F_l ? 1 : 0)
                      * 16)))));

        /* Update for UnitDelay: '<S1837>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_j3l = rtb_Switch5_ia4;

        /* Update for UnitDelay: '<S1836>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_eo = rtb_Switch5_fx;

        /* Update for UnitDelay: '<S1838>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hl = rtb_Switch5_amv;

        /* Update for UnitDelay: '<S1839>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_i1 = rtb_Switch5_atk;

        /* Update for UnitDelay: '<S1840>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dur = rtb_Switch5_hl;

        /* Update for UnitDelay: '<S1841>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mn = rtb_Switch5_bg;

        /* Update for UnitDelay: '<S1842>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_op = rtb_Switch5_nc;

        /* Update for UnitDelay: '<S1843>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_be = rtb_Switch5_koz;
    }

    /* End of Logic: '<S1815>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S1815>/IMMO_CODE_RESPONSE_FD3_Time' */

    /* Merge: '<S54>/SR1N_b_IMMO_CODE_RESPONSE_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1815>/VeSR1N_b_IMMO_CODE_RESPONSE_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_IMMO_CODE_RESPONSE_FD3_Time_VeSR1N_b_IMMO_CODE_RESPONSE_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_jt);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_IMMO_CODE_RESPONSE_FD3_Pkt' */

    /* Outport: '<Root>/VeSR1B_b_IMMO_CODE_RESPONSE_NewEvent' */
    (void)Rte_Write_VeSR1B_b_IMMO_CODE_RESPONSE_NewEvent_Value
        (VeSR1N_b_IMMO_CODE_RESPONSE_F_j);
}

/* Model step function for TID4 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_ADAS_FD_INFO_C2_FD3_Time(void)
                             /* Explicit Task: TESR1B_ADAS_FD_INFO_C2_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_ADAS_FD_INFO_C2_FD;
    uint8 rtb_Switch5_b4a;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_ADAS_FD_INFO_C2_FD3_Pkt' incorporates:
     *  SubSystem: '<S2>/ADAS_FD_INFO_C2_FD3_Time'
     */
    /* SignalConversion generated from: '<S110>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S2>/SR1N_b_ADAS_FD_INFO_C2_FD3_NewEvent_merge'
     */
    rtb_VeSR1N_b_ADAS_FD_INFO_C2_FD =
        Rte_IrvRead_SR1B_ADAS_FD_INFO_C2_FD3_Time_VeSR1N_b_ADAS_FD_INFO_C2_FD3_NewEvent_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S110>/ADAS_FD_INFO_C2_FD3_Time' incorporates:
     *  EnablePort: '<S129>/Enable'
     */
    /* Logic: '<S110>/Logical Operator1' incorporates:
     *  Constant: '<S130>/Calib'
     */
    if (rtb_VeSR1N_b_ADAS_FD_INFO_C2_FD && (KeSR1B_b_ADAS_FD_INFO_C2_FD3_Enbl))
    {
        /* Gain: '<S129>/Gain2' incorporates:
         *  Constant: '<S129>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_jc = false;

        /* Switch: '<S131>/Switch5' incorporates:
         *  DataStoreRead: '<S129>/VeSR1N_b_ADAS_FD_INFO_C2_FD3_CRC_Failg'
         *  DataStoreRead: '<S129>/VeSR1N_b_ADAS_FD_INFO_C2_FD3_E2E_Faild'
         *  DataStoreRead: '<S129>/VeSR1N_b_MRM_STATUS_C2_SNA_Faild'
         *  Logic: '<S131>/Logical Operator'
         */
        if (((SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO_C2_FD3_CR) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO_C2_FD3_E2)) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MRM_STATUS_C2_SNA_Fail))
        {
            /* Switch: '<S131>/Switch5' incorporates:
             *  UnitDelay: '<S131>/Unit Delay'
             */
            rtb_Switch5_b4a = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ftt;
        }
        else
        {
            /* Switch: '<S131>/Switch5' incorporates:
             *  DataStoreRead: '<S129>/VeSR1N_y_MRM_STATUS_C2'
             */
            rtb_Switch5_b4a = SR1B_BLUEN_ac_DW.VeSR1N_y_MRM_STATUS_C2;
        }

        /* End of Switch: '<S131>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MRM_STATUS_C2' incorporates:
         *  DataTypeConversion: '<S129>/Data Type Conversion1'
         *  Switch: '<S131>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MRM_STATUS_C2_Value(rtb_Switch5_b4a);

        /* Outport: '<Root>/VeSR1B_y_MRM_STATUS_C2_SigSts' incorporates:
         *  DataStoreRead: '<S129>/VeSR1N_b_ADAS_FD_INFO_C2_FD3_CRC_Faild'
         *  DataStoreRead: '<S129>/VeSR1N_b_ADAS_FD_INFO_C2_FD3_E2E_Faild'
         *  DataStoreRead: '<S129>/VeSR1N_b_ADAS_FD_INFO_C2_FD3_MC_Faild'
         *  DataStoreRead: '<S129>/VeSR1N_b_MRM_STATUS_C2_SNA_Faild'
         *  Merge: '<S2>/SR1N_b_ADAS_FD_INFO_C2_FD3_MM_Faild_merge'
         *  Product: '<S131>/Product'
         *  Product: '<S131>/Product1'
         *  Product: '<S131>/Product2'
         *  Product: '<S131>/Product3'
         *  Product: '<S131>/Product4'
         *  SignalConversion generated from: '<S110>/VeSR1N_b_MsgName_MM_Faild_read'
         *  Sum: '<S131>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MRM_STATUS_C2_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO_C2_FD3__h ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO_C2_FD3_MC
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((Rte_IrvRead_SR1B_ADAS_FD_INFO_C2_FD3_Time_VeSR1N_b_ADAS_FD_INFO_C2_FD3_MM_Faild_write_IRV
              () ? 1 : 0) * 4)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MRM_STATUS_C2_SNA_Fail ? 1 : 0) * 8))))
            + ((uint32)((sint32)
                        ((SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO_C2_FD3_E2 ? 1 :
                          0) * 16)))));

        /* Update for UnitDelay: '<S131>/Unit Delay' incorporates:
         *  Switch: '<S131>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ftt = rtb_Switch5_b4a;
    }

    /* End of Logic: '<S110>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S110>/ADAS_FD_INFO_C2_FD3_Time' */

    /* Merge: '<S2>/SR1N_b_ADAS_FD_INFO_C2_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S110>/VeSR1N_b_ADAS_FD_INFO_C2_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_ADAS_FD_INFO_C2_FD3_Time_VeSR1N_b_ADAS_FD_INFO_C2_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_jc);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_ADAS_FD_INFO_C2_FD3_Pkt' */
}

/* Model step function for TID5 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_ADAS_FD_INFO_FD14_Time(void)
                               /* Explicit Task: TESR1B_ADAS_FD_INFO_FD14_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_ADAS_FD_INFO_FD14_;
    uint8 rtb_Switch5_ee;
    uint8 rtb_Switch5_hys;
    uint8 rtb_Switch5_ks;
    uint8 rtb_Switch5_m5e;
    boolean rtb_TmpSignalConversionAtVeSR_j;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_ADAS_FD_INFO_FD14_Pkt' incorporates:
     *  SubSystem: '<S3>/ADAS_FD_INFO_FD14_Time'
     */
    /* SignalConversion generated from: '<S134>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S3>/SR1N_b_ADAS_FD_INFO_FD14_NewEvent_merge'
     */
    rtb_VeSR1N_b_ADAS_FD_INFO_FD14_ =
        Rte_IrvRead_SR1B_ADAS_FD_INFO_FD14_Time_VeSR1N_b_ADAS_FD_INFO_FD14_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S134>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S3>/SR1N_b_ADAS_FD_INFO_FD14_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_j =
        Rte_IrvRead_SR1B_ADAS_FD_INFO_FD14_Time_VeSR1N_b_ADAS_FD_INFO_FD14_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S134>/ADAS_FD_INFO_FD14_Time' incorporates:
     *  EnablePort: '<S153>/Enable'
     */
    /* Logic: '<S134>/Logical Operator1' incorporates:
     *  Constant: '<S154>/Calib'
     */
    if (rtb_VeSR1N_b_ADAS_FD_INFO_FD14_ && (KeSR1B_b_ADAS_FD_INFO_FD14_Enbl))
    {
        /* Gain: '<S153>/Gain2' incorporates:
         *  Constant: '<S153>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_e3 = false;

        /* Logic: '<S155>/Logical Operator' incorporates:
         *  DataStoreRead: '<S153>/VeSR1N_b_ADAS_FD_INFO_FD14_CRC_Failg'
         *  DataStoreRead: '<S153>/VeSR1N_b_ADAS_FD_INFO_FD14_E2E_Faild'
         *  Logic: '<S156>/Logical Operator'
         *  Logic: '<S157>/Logical Operator'
         *  Logic: '<S158>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO_FD14_CRC_) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO_FD14_E2E_));

        /* Switch: '<S155>/Switch5' incorporates:
         *  DataStoreRead: '<S153>/VeSR1N_b_ACC_Systemsts_SNA_Faild'
         *  Logic: '<S155>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_ACC_Systemsts_SNA_Fail))
        {
            /* Switch: '<S155>/Switch5' incorporates:
             *  UnitDelay: '<S155>/Unit Delay'
             */
            rtb_Switch5_m5e = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l2q;
        }
        else
        {
            /* Switch: '<S155>/Switch5' incorporates:
             *  DataStoreRead: '<S153>/DataStore_VeSR1N_y_ACC_Systemsts'
             */
            rtb_Switch5_m5e = SR1B_BLUEN_ac_DW.VeSR1N_y_ACC_Systemsts;
        }

        /* End of Switch: '<S155>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_ACC_Systemsts' incorporates:
         *  DataTypeConversion: '<S153>/Data Type Conversion'
         *  Switch: '<S155>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_ACC_Systemsts_Value(rtb_Switch5_m5e);

        /* Switch: '<S158>/Switch5' incorporates:
         *  DataStoreRead: '<S153>/VeSR1N_b_ACC_DsrSpeedKPH_SNA_Faild'
         *  Logic: '<S158>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_ACC_DsrSpeedKPH_SNA_Fa))
        {
            /* Switch: '<S158>/Switch5' incorporates:
             *  UnitDelay: '<S158>/Unit Delay'
             */
            rtb_Switch5_hys = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_knd;
        }
        else
        {
            /* Switch: '<S158>/Switch5' incorporates:
             *  DataStoreRead: '<S153>/VeSR1N_v_ACC_DsrSpeedKPH'
             */
            rtb_Switch5_hys = SR1B_BLUEN_ac_DW.VeSR1N_v_ACC_DsrSpeedKPH;
        }

        /* End of Switch: '<S158>/Switch5' */

        /* Outport: '<Root>/VeSR1B_v_ACC_DsrSpeedKPH' incorporates:
         *  DataTypeConversion: '<S153>/Data Type Conversion1'
         */
        (void)Rte_Write_VeSR1B_v_ACC_DsrSpeedKPH_Value((float32)rtb_Switch5_hys);

        /* Switch: '<S156>/Switch5' incorporates:
         *  DataStoreRead: '<S153>/VeSR1N_b_MRM_STATUS_SNA_Faild'
         *  Logic: '<S156>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MRM_STATUS_SNA_Faild))
        {
            /* Switch: '<S156>/Switch5' incorporates:
             *  UnitDelay: '<S156>/Unit Delay'
             */
            rtb_Switch5_ks = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_o1l;
        }
        else
        {
            /* Switch: '<S156>/Switch5' incorporates:
             *  DataStoreRead: '<S153>/DataStore_VeSR1N_y_MRM_STATUS_FD14'
             */
            rtb_Switch5_ks = SR1B_BLUEN_ac_DW.VeSR1N_y_MRM_STATUS_FD14;
        }

        /* End of Switch: '<S156>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MRM_STATUS_FD14' incorporates:
         *  DataTypeConversion: '<S153>/Data Type Conversion2'
         *  Switch: '<S156>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MRM_STATUS_FD14_Value(rtb_Switch5_ks);

        /* Switch: '<S157>/Switch5' incorporates:
         *  DataStoreRead: '<S153>/VeSR1N_b_Object_Dist_SNA_Faild'
         *  Logic: '<S157>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_Object_Dist_SNA_Faild))
        {
            /* Switch: '<S157>/Switch5' incorporates:
             *  UnitDelay: '<S157>/Unit Delay'
             */
            rtb_Switch5_ee = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lnb;
        }
        else
        {
            /* Switch: '<S157>/Switch5' incorporates:
             *  DataStoreRead: '<S153>/DataStore_VeSR1N_l_Object_Dist'
             */
            rtb_Switch5_ee = SR1B_BLUEN_ac_DW.VeSR1N_l_Object_Dist;
        }

        /* End of Switch: '<S157>/Switch5' */

        /* Outport: '<Root>/VeSR1B_l_Object_Dist' incorporates:
         *  DataTypeConversion: '<S153>/Data Type Conversion3'
         */
        (void)Rte_Write_VeSR1B_l_Object_Dist_Value((float32)rtb_Switch5_ee);

        /* Outport: '<Root>/VeSR1B_y_ACC_Systemsts_SigSts' incorporates:
         *  DataStoreRead: '<S153>/VeSR1N_b_ACC_Systemsts_SNA_Faild'
         *  DataStoreRead: '<S153>/VeSR1N_b_ADAS_FD_INFO_FD14_CRC_Faild'
         *  DataStoreRead: '<S153>/VeSR1N_b_ADAS_FD_INFO_FD14_E2E_Faild'
         *  DataStoreRead: '<S153>/VeSR1N_b_ADAS_FD_INFO_FD14_MC_Faild'
         *  Product: '<S155>/Product'
         *  Product: '<S155>/Product1'
         *  Product: '<S155>/Product2'
         *  Product: '<S155>/Product3'
         *  Product: '<S155>/Product4'
         *  Sum: '<S155>/Add'
         */
        (void)Rte_Write_VeSR1B_y_ACC_Systemsts_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO_FD14_CR_f ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO_FD14_MC_F
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ACC_Systemsts_SNA_Fail ? 1 : 0)
                      * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO_FD14_E2E_ ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MRM_STATUS_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S153>/VeSR1N_b_ADAS_FD_INFO_FD14_CRC_Faild'
         *  DataStoreRead: '<S153>/VeSR1N_b_ADAS_FD_INFO_FD14_E2E_Faild'
         *  DataStoreRead: '<S153>/VeSR1N_b_ADAS_FD_INFO_FD14_MC_Faild'
         *  DataStoreRead: '<S153>/VeSR1N_b_MRM_STATUS_SNA_Faild'
         *  Product: '<S156>/Product'
         *  Product: '<S156>/Product1'
         *  Product: '<S156>/Product2'
         *  Product: '<S156>/Product3'
         *  Product: '<S156>/Product4'
         *  Sum: '<S156>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MRM_STATUS_FD14_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO_FD14_CR_f ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO_FD14_MC_F ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MRM_STATUS_SNA_Faild ?
                                1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO_FD14_E2E_ ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_Object_Dist_SigSts' incorporates:
         *  DataStoreRead: '<S153>/VeSR1N_b_ADAS_FD_INFO_FD14_CRC_Faild'
         *  DataStoreRead: '<S153>/VeSR1N_b_ADAS_FD_INFO_FD14_E2E_Faild'
         *  DataStoreRead: '<S153>/VeSR1N_b_ADAS_FD_INFO_FD14_MC_Faild'
         *  DataStoreRead: '<S153>/VeSR1N_b_Object_Dist_SNA_Faild'
         *  Product: '<S157>/Product'
         *  Product: '<S157>/Product1'
         *  Product: '<S157>/Product2'
         *  Product: '<S157>/Product3'
         *  Product: '<S157>/Product4'
         *  Sum: '<S157>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Object_Dist_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO_FD14_CR_f ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO_FD14_MC_F
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_Object_Dist_SNA_Faild ? 1 : 0) *
                      8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO_FD14_E2E_ ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_ACC_DsrSpeedKPH_SigSts' incorporates:
         *  DataStoreRead: '<S153>/VeSR1N_b_ACC_DsrSpeedKPH_SNA_Faild'
         *  DataStoreRead: '<S153>/VeSR1N_b_ADAS_FD_INFO_FD14_CRC_Faild'
         *  DataStoreRead: '<S153>/VeSR1N_b_ADAS_FD_INFO_FD14_E2E_Faild'
         *  DataStoreRead: '<S153>/VeSR1N_b_ADAS_FD_INFO_FD14_MC_Faild'
         *  Product: '<S158>/Product'
         *  Product: '<S158>/Product1'
         *  Product: '<S158>/Product2'
         *  Product: '<S158>/Product3'
         *  Product: '<S158>/Product4'
         *  Sum: '<S158>/Add'
         */
        (void)Rte_Write_VeSR1B_y_ACC_DsrSpeedKPH_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO_FD14_CR_f ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO_FD14_MC_F ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_ACC_DsrSpeedKPH_SNA_Fa
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO_FD14_E2E_ ? 1 : 0) * 16)))));

        /* Update for UnitDelay: '<S155>/Unit Delay' incorporates:
         *  Switch: '<S155>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l2q = rtb_Switch5_m5e;

        /* Update for UnitDelay: '<S158>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_knd = rtb_Switch5_hys;

        /* Update for UnitDelay: '<S156>/Unit Delay' incorporates:
         *  Switch: '<S156>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_o1l = rtb_Switch5_ks;

        /* Update for UnitDelay: '<S157>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lnb = rtb_Switch5_ee;
    }

    /* End of Logic: '<S134>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S134>/ADAS_FD_INFO_FD14_Time' */

    /* Merge: '<S3>/SR1N_b_ADAS_FD_INFO_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S134>/VeSR1N_b_ADAS_FD_INFO_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_ADAS_FD_INFO_FD14_Time_VeSR1N_b_ADAS_FD_INFO_FD14_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_e3);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_ADAS_FD_INFO_FD14_Pkt' */
}

/* Model step function for TID6 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_ADAS_FD_INFO_FD3_Time(void)
                                /* Explicit Task: TESR1B_ADAS_FD_INFO_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_ADAS_FD_INFO_FD3_N;
    uint8 rtb_Switch5_j0;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_ADAS_FD_INFO_FD3_Pkt' incorporates:
     *  SubSystem: '<S4>/ADAS_FD_INFO_FD3_Time'
     */
    /* SignalConversion generated from: '<S161>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S4>/SR1N_b_ADAS_FD_INFO_FD3_NewEvent_merge'
     */
    rtb_VeSR1N_b_ADAS_FD_INFO_FD3_N =
        Rte_IrvRead_SR1B_ADAS_FD_INFO_FD3_Time_VeSR1N_b_ADAS_FD_INFO_FD3_NewEvent_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S161>/ADAS_FD_INFO_FD3_Time' incorporates:
     *  EnablePort: '<S180>/Enable'
     */
    /* Logic: '<S161>/Logical Operator1' incorporates:
     *  Constant: '<S181>/Calib'
     */
    if (rtb_VeSR1N_b_ADAS_FD_INFO_FD3_N && (KeSR1B_b_ADAS_FD_INFO_FD3_Enbl))
    {
        /* Gain: '<S180>/Gain2' incorporates:
         *  Constant: '<S180>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_lx = false;

        /* Switch: '<S182>/Switch5' incorporates:
         *  DataStoreRead: '<S180>/VeSR1N_b_ADAS_FD_INFO_FD3_CRC_Failg'
         *  DataStoreRead: '<S180>/VeSR1N_b_ADAS_FD_INFO_FD3_E2E_Faild'
         *  DataStoreRead: '<S180>/VeSR1N_b_MRM_STATUS_SNA_Faild'
         *  Logic: '<S182>/Logical Operator'
         */
        if (((SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO_FD3_CRC_F) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO_FD3_E2E_F)) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MRM_STATUS_SNA_Faild_h))
        {
            /* Switch: '<S182>/Switch5' incorporates:
             *  UnitDelay: '<S182>/Unit Delay'
             */
            rtb_Switch5_j0 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ktc;
        }
        else
        {
            /* Switch: '<S182>/Switch5' incorporates:
             *  DataStoreRead: '<S180>/VeSR1N_y_MRM_STATUS_FD3'
             */
            rtb_Switch5_j0 = SR1B_BLUEN_ac_DW.VeSR1N_y_MRM_STATUS_FD3;
        }

        /* End of Switch: '<S182>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MRM_STATUS_FD3' incorporates:
         *  DataTypeConversion: '<S180>/Data Type Conversion1'
         *  Switch: '<S182>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MRM_STATUS_FD3_Value(rtb_Switch5_j0);

        /* Outport: '<Root>/VeSR1B_y_MRM_STATUS_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S180>/VeSR1N_b_ADAS_FD_INFO_FD3_CRC_Faild'
         *  DataStoreRead: '<S180>/VeSR1N_b_ADAS_FD_INFO_FD3_E2E_Faild'
         *  DataStoreRead: '<S180>/VeSR1N_b_ADAS_FD_INFO_FD3_MC_Faild'
         *  DataStoreRead: '<S180>/VeSR1N_b_MRM_STATUS_SNA_Faild'
         *  Merge: '<S4>/SR1N_b_ADAS_FD_INFO_FD3_MM_Faild_merge'
         *  Product: '<S182>/Product'
         *  Product: '<S182>/Product1'
         *  Product: '<S182>/Product2'
         *  Product: '<S182>/Product3'
         *  Product: '<S182>/Product4'
         *  SignalConversion generated from: '<S161>/VeSR1N_b_MsgName_MM_Faild_read'
         *  Sum: '<S182>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MRM_STATUS_FD3_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO_FD3_CRC_h ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO_FD3_MC_Fa
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((Rte_IrvRead_SR1B_ADAS_FD_INFO_FD3_Time_VeSR1N_b_ADAS_FD_INFO_FD3_MM_Faild_write_IRV
              () ? 1 : 0) * 4)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MRM_STATUS_SNA_Faild_h ? 1 : 0) * 8))))
            + ((uint32)((sint32)
                        ((SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO_FD3_E2E_F ? 1 :
                          0) * 16)))));

        /* Update for UnitDelay: '<S182>/Unit Delay' incorporates:
         *  Switch: '<S182>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ktc = rtb_Switch5_j0;
    }

    /* End of Logic: '<S161>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S161>/ADAS_FD_INFO_FD3_Time' */

    /* Merge: '<S4>/SR1N_b_ADAS_FD_INFO_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S161>/VeSR1N_b_ADAS_FD_INFO_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_ADAS_FD_INFO_FD3_Time_VeSR1N_b_ADAS_FD_INFO_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_lx);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_ADAS_FD_INFO_FD3_Pkt' */
}

/* Model step function for TID7 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_AGSM_FD_2_FD11_Time(void)
                                  /* Explicit Task: TESR1B_AGSM_FD_2_FD11_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_AGSM_FD_2_FD11_New;
    uint8 rtb_Switch5_gfd;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_AGSM_FD_2_FD11_Pkt' incorporates:
     *  SubSystem: '<S5>/AGSM_FD_2_FD11_Time'
     */
    /* SignalConversion generated from: '<S185>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S5>/SR1N_b_AGSM_FD_2_FD11_NewEvent_merge'
     */
    rtb_VeSR1N_b_AGSM_FD_2_FD11_New =
        Rte_IrvRead_SR1B_AGSM_FD_2_FD11_Time_VeSR1N_b_AGSM_FD_2_FD11_NewEvent_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S185>/AGSM_FD_2_FD11_Time' incorporates:
     *  EnablePort: '<S204>/Enable'
     */
    /* Logic: '<S185>/Logical Operator1' incorporates:
     *  Constant: '<S205>/Calib'
     */
    if (rtb_VeSR1N_b_AGSM_FD_2_FD11_New && (KeSR1B_b_AGSM_FD_2_FD11_Enbl))
    {
        /* Gain: '<S204>/Gain2' incorporates:
         *  Constant: '<S204>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_ni = false;

        /* Switch: '<S206>/Switch5' incorporates:
         *  DataStoreRead: '<S204>/VeSR1N_b_AGSM_FD_2_FD11_CRC_Failg'
         *  DataStoreRead: '<S204>/VeSR1N_b_AGSM_FD_2_FD11_E2E_Faild'
         *  DataStoreRead: '<S204>/VeSR1N_b_ShiftLeverPositionReq_SNA_Faild'
         *  Logic: '<S206>/Logical Operator'
         */
        if (((SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD11_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD11_E2E_Fai)) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ShiftLeverPositionReq_))
        {
            /* Switch: '<S206>/Switch5' incorporates:
             *  UnitDelay: '<S206>/Unit Delay'
             */
            rtb_Switch5_gfd = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ggb;
        }
        else
        {
            /* Switch: '<S206>/Switch5' incorporates:
             *  DataStoreRead: '<S204>/VeSR1N_y_ShiftLeverPosnReq_FD11'
             */
            rtb_Switch5_gfd = SR1B_BLUEN_ac_DW.VeSR1N_y_ShiftLeverPosnReq_FD11;
        }

        /* End of Switch: '<S206>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_ShiftLeverPosnReq_FD11' incorporates:
         *  DataTypeConversion: '<S204>/Data Type Conversion1'
         *  Switch: '<S206>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_ShiftLeverPosnReq_FD11_Value(rtb_Switch5_gfd);

        /* Outport: '<Root>/VeSR1B_y_ShiftLeverPosnReq_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S204>/VeSR1N_b_AGSM_FD_2_FD11_CRC_Faild'
         *  DataStoreRead: '<S204>/VeSR1N_b_AGSM_FD_2_FD11_E2E_Faild'
         *  DataStoreRead: '<S204>/VeSR1N_b_AGSM_FD_2_FD11_MC_Faild'
         *  DataStoreRead: '<S204>/VeSR1N_b_ShiftLeverPositionReq_SNA_Faild'
         *  Merge: '<S5>/SR1N_b_AGSM_FD_2_FD11_MM_Faild_merge'
         *  Product: '<S206>/Product'
         *  Product: '<S206>/Product1'
         *  Product: '<S206>/Product2'
         *  Product: '<S206>/Product3'
         *  Product: '<S206>/Product4'
         *  SignalConversion generated from: '<S185>/VeSR1N_b_MsgName_MM_Faild_read'
         *  Sum: '<S206>/Add'
         */
        (void)Rte_Write_VeSR1B_y_ShiftLeverPosnReq_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD11_CRC_F_c ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD11_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)
                           ((Rte_IrvRead_SR1B_AGSM_FD_2_FD11_Time_VeSR1N_b_AGSM_FD_2_FD11_MM_Faild_write_IRV
                             () ? 1 : 0) * 4)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ShiftLeverPositionReq_ ? 1 : 0) * 8))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD11_E2E_Fai ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S206>/Unit Delay' incorporates:
         *  Switch: '<S206>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ggb = rtb_Switch5_gfd;
    }

    /* End of Logic: '<S185>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S185>/AGSM_FD_2_FD11_Time' */

    /* Merge: '<S5>/SR1N_b_AGSM_FD_2_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S185>/VeSR1N_b_AGSM_FD_2_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_AGSM_FD_2_FD11_Time_VeSR1N_b_AGSM_FD_2_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_ni);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_AGSM_FD_2_FD11_Pkt' */
}

/* Model step function for TID8 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_AGSM_FD_2_FD16_Time(void)
                                  /* Explicit Task: TESR1B_AGSM_FD_2_FD16_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_AGSM_FD_2_FD16_New;
    uint8 rtb_Switch5_csc;
    uint8 rtb_Switch5_gak;
    uint8 rtb_Switch5_gcs;
    uint8 rtb_Switch5_gm1;
    boolean rtb_TmpSignalConversionAtVeSR_i;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_AGSM_FD_2_FD16_Pkt' incorporates:
     *  SubSystem: '<S6>/AGSM_FD_2_FD16_Time'
     */
    /* SignalConversion generated from: '<S209>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S6>/SR1N_b_AGSM_FD_2_FD16_NewEvent_merge'
     */
    rtb_VeSR1N_b_AGSM_FD_2_FD16_New =
        Rte_IrvRead_SR1B_AGSM_FD_2_FD16_Time_VeSR1N_b_AGSM_FD_2_FD16_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S209>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S6>/SR1N_b_AGSM_FD_2_FD16_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_i =
        Rte_IrvRead_SR1B_AGSM_FD_2_FD16_Time_VeSR1N_b_AGSM_FD_2_FD16_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S209>/AGSM_FD_2_FD16_Time' incorporates:
     *  EnablePort: '<S228>/Enable'
     */
    /* Logic: '<S209>/Logical Operator1' incorporates:
     *  Constant: '<S229>/Calib'
     */
    if (rtb_VeSR1N_b_AGSM_FD_2_FD16_New && (KeSR1B_b_AGSM_FD_2_FD16_Enbl))
    {
        /* Gain: '<S228>/Gain2' incorporates:
         *  Constant: '<S228>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_hf = false;

        /* Switch: '<S232>/Switch5' incorporates:
         *  DataStoreRead: '<S228>/VeSR1N_b_AGSM_FD_2_FD16_CRC_Failg'
         *  DataStoreRead: '<S228>/VeSR1N_b_AGSM_FD_2_FD16_E2E_Faild'
         *  Logic: '<S232>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD16_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD16_E2E_Fai))
        {
            /* Switch: '<S232>/Switch5' incorporates:
             *  UnitDelay: '<S232>/Unit Delay'
             */
            rtb_Switch5_gak = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l1u;
        }
        else
        {
            /* Switch: '<S232>/Switch5' incorporates:
             *  DataStoreRead: '<S228>/DataStore_VeSR1N_b_PRNDdisplayFailSts'
             */
            rtb_Switch5_gak = SR1B_BLUEN_ac_DW.VeSR1N_b_PRNDdisplayFailSts;
        }

        /* End of Switch: '<S232>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PRNDdisplayFailSts' incorporates:
         *  DataTypeConversion: '<S228>/Data Type Conversion'
         *  Switch: '<S232>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PRNDdisplayFailSts_Value(((sint32)
            rtb_Switch5_gak) != 0);

        /* Logic: '<S231>/Logical Operator' incorporates:
         *  DataStoreRead: '<S228>/VeSR1N_b_AGSM_FD_2_FD16_CRC_Failg'
         *  DataStoreRead: '<S228>/VeSR1N_b_AGSM_FD_2_FD16_E2E_Faild'
         *  Logic: '<S230>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD16_CRC_Fai) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD16_E2E_Fai));

        /* Switch: '<S231>/Switch5' incorporates:
         *  DataStoreRead: '<S228>/VeSR1N_b_APCM_Stat_SNA_Faild'
         *  Logic: '<S231>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APCM_Stat_SNA_Faild))
        {
            /* Switch: '<S231>/Switch5' incorporates:
             *  UnitDelay: '<S231>/Unit Delay'
             */
            rtb_Switch5_gcs = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ada;
        }
        else
        {
            /* Switch: '<S231>/Switch5' incorporates:
             *  DataStoreRead: '<S228>/VeSR1N_y_APCM_Stat_FD16'
             */
            rtb_Switch5_gcs = SR1B_BLUEN_ac_DW.VeSR1N_y_APCM_Stat_FD16;
        }

        /* End of Switch: '<S231>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_APCM_Stat_FD16' incorporates:
         *  DataTypeConversion: '<S228>/Data Type Conversion1'
         *  Switch: '<S231>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_APCM_Stat_FD16_Value(rtb_Switch5_gcs);

        /* Switch: '<S233>/Switch5' incorporates:
         *  DataStoreRead: '<S228>/VeSR1N_b_AGSM_FD_2_FD16_CRC_Failg'
         *  DataStoreRead: '<S228>/VeSR1N_b_AGSM_FD_2_FD16_E2E_Faild'
         *  Logic: '<S233>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD16_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD16_E2E_Fai))
        {
            /* Switch: '<S233>/Switch5' incorporates:
             *  UnitDelay: '<S233>/Unit Delay'
             */
            rtb_Switch5_gm1 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f40;
        }
        else
        {
            /* Switch: '<S233>/Switch5' incorporates:
             *  DataStoreRead: '<S228>/DataStore_VeSR1N_b_PRNDFailSts'
             */
            rtb_Switch5_gm1 = SR1B_BLUEN_ac_DW.VeSR1N_b_PRNDFailSts;
        }

        /* End of Switch: '<S233>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PRNDFailSts' incorporates:
         *  DataTypeConversion: '<S228>/Data Type Conversion2'
         *  Switch: '<S233>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PRNDFailSts_Value(((sint32)rtb_Switch5_gm1) !=
            0);

        /* Switch: '<S230>/Switch5' incorporates:
         *  DataStoreRead: '<S228>/VeSR1N_b_ShiftLeverPositionReq_SNA_Faild'
         *  Logic: '<S230>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_ShiftLeverPositionRe_b))
        {
            /* Switch: '<S230>/Switch5' incorporates:
             *  UnitDelay: '<S230>/Unit Delay'
             */
            rtb_Switch5_csc = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ckx;
        }
        else
        {
            /* Switch: '<S230>/Switch5' incorporates:
             *  DataStoreRead: '<S228>/DataStore_VeSR1N_y_ShiftLeverPositionReq'
             */
            rtb_Switch5_csc = SR1B_BLUEN_ac_DW.VeSR1N_y_ShiftLeverPositionReq;
        }

        /* End of Switch: '<S230>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_ShiftLeverPositionReq' incorporates:
         *  DataTypeConversion: '<S228>/Data Type Conversion3'
         *  Switch: '<S230>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_ShiftLeverPositionReq_Value(rtb_Switch5_csc);

        /* Outport: '<Root>/VeSR1B_y_ShiftLeverPositionReq_SigSts' incorporates:
         *  DataStoreRead: '<S228>/VeSR1N_b_AGSM_FD_2_FD16_CRC_Faild'
         *  DataStoreRead: '<S228>/VeSR1N_b_AGSM_FD_2_FD16_E2E_Faild'
         *  DataStoreRead: '<S228>/VeSR1N_b_AGSM_FD_2_FD16_MC_Faild'
         *  DataStoreRead: '<S228>/VeSR1N_b_ShiftLeverPositionReq_SNA_Faild'
         *  Product: '<S230>/Product'
         *  Product: '<S230>/Product1'
         *  Product: '<S230>/Product2'
         *  Product: '<S230>/Product3'
         *  Product: '<S230>/Product4'
         *  Sum: '<S230>/Add'
         */
        (void)Rte_Write_VeSR1B_y_ShiftLeverPositionReq_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD16_CRC_F_j ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD16_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_ShiftLeverPositionRe_b
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD16_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APCM_Stat_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S228>/VeSR1N_b_AGSM_FD_2_FD16_CRC_Faild'
         *  DataStoreRead: '<S228>/VeSR1N_b_AGSM_FD_2_FD16_E2E_Faild'
         *  DataStoreRead: '<S228>/VeSR1N_b_AGSM_FD_2_FD16_MC_Faild'
         *  DataStoreRead: '<S228>/VeSR1N_b_APCM_Stat_SNA_Faild'
         *  Product: '<S231>/Product'
         *  Product: '<S231>/Product1'
         *  Product: '<S231>/Product2'
         *  Product: '<S231>/Product3'
         *  Product: '<S231>/Product4'
         *  Sum: '<S231>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APCM_Stat_FD16_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD16_CRC_F_j ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD16_MC_Fail
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_APCM_Stat_SNA_Faild ? 1 : 0) *
                      8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD16_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PRNDdisplayFailSts_SigSts' incorporates:
         *  DataStoreRead: '<S228>/VeSR1N_b_AGSM_FD_2_FD16_CRC_Faild'
         *  DataStoreRead: '<S228>/VeSR1N_b_AGSM_FD_2_FD16_E2E_Faild'
         *  DataStoreRead: '<S228>/VeSR1N_b_AGSM_FD_2_FD16_MC_Faild'
         *  Product: '<S232>/Product'
         *  Product: '<S232>/Product1'
         *  Product: '<S232>/Product2'
         *  Product: '<S232>/Product4'
         *  Sum: '<S232>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PRNDdisplayFailSts_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD16_CRC_F_j ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD16_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD16_E2E_Fai ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PRNDFailSts_SigSts' incorporates:
         *  DataStoreRead: '<S228>/VeSR1N_b_AGSM_FD_2_FD16_CRC_Faild'
         *  DataStoreRead: '<S228>/VeSR1N_b_AGSM_FD_2_FD16_E2E_Faild'
         *  DataStoreRead: '<S228>/VeSR1N_b_AGSM_FD_2_FD16_MC_Faild'
         *  Product: '<S233>/Product'
         *  Product: '<S233>/Product1'
         *  Product: '<S233>/Product2'
         *  Product: '<S233>/Product4'
         *  Sum: '<S233>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PRNDFailSts_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD16_CRC_F_j ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD16_MC_Fail
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD16_E2E_Fai ? 1 : 0)
                      * 16)))));

        /* Update for UnitDelay: '<S232>/Unit Delay' incorporates:
         *  Switch: '<S232>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l1u = rtb_Switch5_gak;

        /* Update for UnitDelay: '<S231>/Unit Delay' incorporates:
         *  Switch: '<S231>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ada = rtb_Switch5_gcs;

        /* Update for UnitDelay: '<S233>/Unit Delay' incorporates:
         *  Switch: '<S233>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f40 = rtb_Switch5_gm1;

        /* Update for UnitDelay: '<S230>/Unit Delay' incorporates:
         *  Switch: '<S230>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ckx = rtb_Switch5_csc;
    }

    /* End of Logic: '<S209>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S209>/AGSM_FD_2_FD16_Time' */

    /* Merge: '<S6>/SR1N_b_AGSM_FD_2_FD16_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S209>/VeSR1N_b_AGSM_FD_2_FD16_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_AGSM_FD_2_FD16_Time_VeSR1N_b_AGSM_FD_2_FD16_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_hf);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_AGSM_FD_2_FD16_Pkt' */
}

/* Model step function for TID9 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_AGSM_FD_2_FD3_Time(void)
                                   /* Explicit Task: TESR1B_AGSM_FD_2_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_AGSM_FD_2_FD3_NewE;
    uint8 rtb_Switch5_b2co;
    uint8 rtb_Switch5_cti;
    uint8 rtb_Switch5_g55;
    uint8 rtb_Switch5_gcc;
    boolean rtb_TmpSignalConversionAtVeSR_m;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_AGSM_FD_2_FD3_Pkt' incorporates:
     *  SubSystem: '<S7>/AGSM_FD_2_FD3_Time'
     */
    /* SignalConversion generated from: '<S236>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S7>/SR1N_b_AGSM_FD_2_FD3_NewEvent_merge'
     */
    rtb_VeSR1N_b_AGSM_FD_2_FD3_NewE =
        Rte_IrvRead_SR1B_AGSM_FD_2_FD3_Time_VeSR1N_b_AGSM_FD_2_FD3_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S236>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S7>/SR1N_b_AGSM_FD_2_FD3_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_m =
        Rte_IrvRead_SR1B_AGSM_FD_2_FD3_Time_VeSR1N_b_AGSM_FD_2_FD3_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S236>/AGSM_FD_2_FD3_Time' incorporates:
     *  EnablePort: '<S255>/Enable'
     */
    /* Logic: '<S236>/Logical Operator1' incorporates:
     *  Constant: '<S256>/Calib'
     */
    if (rtb_VeSR1N_b_AGSM_FD_2_FD3_NewE && (KeSR1B_b_AGSM_FD_2_FD3_Enbl))
    {
        /* Gain: '<S255>/Gain2' incorporates:
         *  Constant: '<S255>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_hma = false;

        /* Switch: '<S259>/Switch5' incorporates:
         *  DataStoreRead: '<S255>/VeSR1N_b_AGSM_FD_2_FD3_CRC_Failg'
         *  DataStoreRead: '<S255>/VeSR1N_b_AGSM_FD_2_FD3_E2E_Faild'
         *  Logic: '<S259>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD3_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD3_E2E_Fail))
        {
            /* Switch: '<S259>/Switch5' incorporates:
             *  UnitDelay: '<S259>/Unit Delay'
             */
            rtb_Switch5_cti = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_of;
        }
        else
        {
            /* Switch: '<S259>/Switch5' incorporates:
             *  DataStoreRead: '<S255>/DataStore_VeSR1N_b_PRNDdisplayFailSts_FD3'
             */
            rtb_Switch5_cti = SR1B_BLUEN_ac_DW.VeSR1N_b_PRNDdisplayFailSts_FD3;
        }

        /* End of Switch: '<S259>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PRNDdisplayFailSts_FD3' incorporates:
         *  DataTypeConversion: '<S255>/Data Type Conversion'
         *  Switch: '<S259>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PRNDdisplayFailSts_FD3_Value(((sint32)
            rtb_Switch5_cti) != 0);

        /* Logic: '<S258>/Logical Operator' incorporates:
         *  DataStoreRead: '<S255>/VeSR1N_b_AGSM_FD_2_FD3_CRC_Failg'
         *  DataStoreRead: '<S255>/VeSR1N_b_AGSM_FD_2_FD3_E2E_Faild'
         *  Logic: '<S257>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD3_CRC_Fail) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD3_E2E_Fail));

        /* Switch: '<S258>/Switch5' incorporates:
         *  DataStoreRead: '<S255>/VeSR1N_b_APCM_Stat_SNA_Faild'
         *  Logic: '<S258>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APCM_Stat_SNA_Faild_a))
        {
            /* Switch: '<S258>/Switch5' incorporates:
             *  UnitDelay: '<S258>/Unit Delay'
             */
            rtb_Switch5_b2co = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ad;
        }
        else
        {
            /* Switch: '<S258>/Switch5' incorporates:
             *  DataStoreRead: '<S255>/VeSR1N_y_APCM_Stat_FD3'
             */
            rtb_Switch5_b2co = SR1B_BLUEN_ac_DW.VeSR1N_y_APCM_Stat_FD3;
        }

        /* End of Switch: '<S258>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_APCM_Stat_FD3' incorporates:
         *  DataTypeConversion: '<S255>/Data Type Conversion1'
         *  Switch: '<S258>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_APCM_Stat_FD3_Value(rtb_Switch5_b2co);

        /* Switch: '<S260>/Switch5' incorporates:
         *  DataStoreRead: '<S255>/VeSR1N_b_AGSM_FD_2_FD3_CRC_Failg'
         *  DataStoreRead: '<S255>/VeSR1N_b_AGSM_FD_2_FD3_E2E_Faild'
         *  Logic: '<S260>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD3_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD3_E2E_Fail))
        {
            /* Switch: '<S260>/Switch5' incorporates:
             *  UnitDelay: '<S260>/Unit Delay'
             */
            rtb_Switch5_g55 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_eqr;
        }
        else
        {
            /* Switch: '<S260>/Switch5' incorporates:
             *  DataStoreRead: '<S255>/DataStore_VeSR1N_b_PRNDFailSts_FD3'
             */
            rtb_Switch5_g55 = SR1B_BLUEN_ac_DW.VeSR1N_b_PRNDFailSts_FD3;
        }

        /* End of Switch: '<S260>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PRNDFailSts_FD3' incorporates:
         *  DataTypeConversion: '<S255>/Data Type Conversion2'
         *  Switch: '<S260>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PRNDFailSts_FD3_Value(((sint32)rtb_Switch5_g55)
            != 0);

        /* Switch: '<S257>/Switch5' incorporates:
         *  DataStoreRead: '<S255>/VeSR1N_b_ShiftLeverPositionReq_SNA_Faild'
         *  Logic: '<S257>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_ShiftLeverPositionRe_a))
        {
            /* Switch: '<S257>/Switch5' incorporates:
             *  UnitDelay: '<S257>/Unit Delay'
             */
            rtb_Switch5_gcc = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_iud;
        }
        else
        {
            /* Switch: '<S257>/Switch5' incorporates:
             *  DataStoreRead: '<S255>/DataStore_VeSR1N_y_ShiftLeverPosnReq_FD3'
             */
            rtb_Switch5_gcc = SR1B_BLUEN_ac_DW.VeSR1N_y_ShiftLeverPosnReq_FD3;
        }

        /* End of Switch: '<S257>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_ShiftLeverPosnReq_FD3' incorporates:
         *  DataTypeConversion: '<S255>/Data Type Conversion3'
         *  Switch: '<S257>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_ShiftLeverPosnReq_FD3_Value(rtb_Switch5_gcc);

        /* Outport: '<Root>/VeSR1B_y_ShiftLeverPosnReq_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S255>/VeSR1N_b_AGSM_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S255>/VeSR1N_b_AGSM_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S255>/VeSR1N_b_AGSM_FD_2_FD3_MC_Faild'
         *  DataStoreRead: '<S255>/VeSR1N_b_ShiftLeverPositionReq_SNA_Faild'
         *  Product: '<S257>/Product'
         *  Product: '<S257>/Product1'
         *  Product: '<S257>/Product2'
         *  Product: '<S257>/Product3'
         *  Product: '<S257>/Product4'
         *  Sum: '<S257>/Add'
         */
        (void)Rte_Write_VeSR1B_y_ShiftLeverPosnReq_FD3_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD3_CRC_Fa_p ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD3_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_ShiftLeverPositionRe_a
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD3_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APCM_Stat_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S255>/VeSR1N_b_AGSM_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S255>/VeSR1N_b_AGSM_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S255>/VeSR1N_b_AGSM_FD_2_FD3_MC_Faild'
         *  DataStoreRead: '<S255>/VeSR1N_b_APCM_Stat_SNA_Faild'
         *  Product: '<S258>/Product'
         *  Product: '<S258>/Product1'
         *  Product: '<S258>/Product2'
         *  Product: '<S258>/Product3'
         *  Product: '<S258>/Product4'
         *  Sum: '<S258>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APCM_Stat_FD3_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD3_CRC_Fa_p ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD3_MC_Faild
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_APCM_Stat_SNA_Faild_a ? 1 : 0) *
                      8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD3_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PRNDdisplayFailSts_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S255>/VeSR1N_b_AGSM_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S255>/VeSR1N_b_AGSM_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S255>/VeSR1N_b_AGSM_FD_2_FD3_MC_Faild'
         *  Product: '<S259>/Product'
         *  Product: '<S259>/Product1'
         *  Product: '<S259>/Product2'
         *  Product: '<S259>/Product4'
         *  Sum: '<S259>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PRNDdisplayFailSts_FD3_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD3_CRC_Fa_p ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD3_MC_Faild ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD3_E2E_Fail ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PRNDFailSts_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S255>/VeSR1N_b_AGSM_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S255>/VeSR1N_b_AGSM_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S255>/VeSR1N_b_AGSM_FD_2_FD3_MC_Faild'
         *  Product: '<S260>/Product'
         *  Product: '<S260>/Product1'
         *  Product: '<S260>/Product2'
         *  Product: '<S260>/Product4'
         *  Sum: '<S260>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PRNDFailSts_FD3_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD3_CRC_Fa_p ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD3_MC_Faild
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD3_E2E_Fail ? 1 : 0)
                      * 16)))));

        /* Update for UnitDelay: '<S259>/Unit Delay' incorporates:
         *  Switch: '<S259>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_of = rtb_Switch5_cti;

        /* Update for UnitDelay: '<S258>/Unit Delay' incorporates:
         *  Switch: '<S258>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ad = rtb_Switch5_b2co;

        /* Update for UnitDelay: '<S260>/Unit Delay' incorporates:
         *  Switch: '<S260>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_eqr = rtb_Switch5_g55;

        /* Update for UnitDelay: '<S257>/Unit Delay' incorporates:
         *  Switch: '<S257>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_iud = rtb_Switch5_gcc;
    }

    /* End of Logic: '<S236>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S236>/AGSM_FD_2_FD3_Time' */

    /* Merge: '<S7>/SR1N_b_AGSM_FD_2_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S236>/VeSR1N_b_AGSM_FD_2_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_AGSM_FD_2_FD3_Time_VeSR1N_b_AGSM_FD_2_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_hma);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_AGSM_FD_2_FD3_Pkt' */
}

/* Model step function for TID10 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_APM_VDCM_FD11_Time(void)
                                   /* Explicit Task: TESR1B_APM_VDCM_FD11_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_APM_VDCM_FD11_NewE;
    uint16 rtb_Switch5_bnp;
    uint16 rtb_Switch5_ey;
    uint16 rtb_Switch5_h1r;
    uint16 rtb_Switch5_hg;
    uint16 rtb_Switch5_hkv;
    uint16 rtb_Switch5_jwa;
    uint16 rtb_Switch5_kz;
    uint16 rtb_Switch5_lfk;
    uint16 rtb_Switch5_lgu;
    uint16 rtb_Switch5_nc;
    uint16 rtb_Switch5_ph2;
    uint8 rtb_Switch5_bvs;
    uint8 rtb_Switch5_dw;
    uint8 rtb_Switch5_eja;
    uint8 rtb_Switch5_eul;
    uint8 rtb_Switch5_evz;
    uint8 rtb_Switch5_gal;
    uint8 rtb_Switch5_j4m;
    uint8 rtb_Switch5_jqr;
    uint8 rtb_Switch5_ktv;
    uint8 rtb_Switch5_l0m;
    uint8 rtb_Switch5_m00;
    uint8 rtb_Switch5_njk;
    uint8 rtb_Switch5_oyn;
    uint8 rtb_Switch5_p15;
    boolean rtb_TmpSignalConversionAtVeSR_d;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_APM_VDCM_FD11_Pkt' incorporates:
     *  SubSystem: '<S8>/APM_VDCM_FD11_Time'
     */
    /* SignalConversion generated from: '<S263>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S8>/SR1N_b_APM_VDCM_FD11_NewEvent_merge'
     */
    rtb_VeSR1N_b_APM_VDCM_FD11_NewE =
        Rte_IrvRead_SR1B_APM_VDCM_FD11_Time_VeSR1N_b_APM_VDCM_FD11_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S263>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S8>/SR1N_b_APM_VDCM_FD11_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_d =
        Rte_IrvRead_SR1B_APM_VDCM_FD11_Time_VeSR1N_b_APM_VDCM_FD11_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S263>/APM_VDCM_FD11_Time' incorporates:
     *  EnablePort: '<S282>/Enable'
     */
    /* Logic: '<S263>/Logical Operator1' incorporates:
     *  Constant: '<S283>/Calib'
     */
    if (rtb_VeSR1N_b_APM_VDCM_FD11_NewE && (KeSR1B_b_APM_VDCM_FD11_Enbl))
    {
        /* Gain: '<S282>/Gain2' incorporates:
         *  Constant: '<S282>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_ab = false;

        /* Logic: '<S284>/Logical Operator' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_CRC_Failg'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_E2E_Faild'
         *  Logic: '<S285>/Logical Operator'
         *  Logic: '<S286>/Logical Operator'
         *  Logic: '<S287>/Logical Operator'
         *  Logic: '<S288>/Logical Operator'
         *  Logic: '<S289>/Logical Operator'
         *  Logic: '<S290>/Logical Operator'
         *  Logic: '<S291>/Logical Operator'
         *  Logic: '<S292>/Logical Operator'
         *  Logic: '<S293>/Logical Operator'
         *  Logic: '<S294>/Logical Operator'
         *  Logic: '<S295>/Logical Operator'
         *  Logic: '<S296>/Logical Operator'
         *  Logic: '<S297>/Logical Operator'
         *  Logic: '<S298>/Logical Operator'
         *  Logic: '<S299>/Logical Operator'
         *  Logic: '<S300>/Logical Operator'
         *  Logic: '<S301>/Logical Operator'
         *  Logic: '<S302>/Logical Operator'
         *  Logic: '<S303>/Logical Operator'
         *  Logic: '<S304>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_CRC_Fail) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_E2E_Fail));

        /* Switch: '<S284>/Switch5' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_CtrlSts_Fbk_SNA_Faild'
         *  Logic: '<S284>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_CtrlSts_Fbk_SNA_Fa))
        {
            /* Switch: '<S284>/Switch5' incorporates:
             *  UnitDelay: '<S284>/Unit Delay'
             */
            rtb_Switch5_eul = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_p5u;
        }
        else
        {
            /* Switch: '<S284>/Switch5' incorporates:
             *  DataStoreRead: '<S282>/DataStore_VeSR1N_y_APM_CtrlSts_Fbk_FD11'
             */
            rtb_Switch5_eul = SR1B_BLUEN_ac_DW.VeSR1N_y_APM_CtrlSts_Fbk_FD11;
        }

        /* End of Switch: '<S284>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_APM_CtrlSts_Fbk_FD11' incorporates:
         *  DataTypeConversion: '<S282>/Data Type Conversion'
         *  Switch: '<S284>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_APM_CtrlSts_Fbk_FD11_Value(rtb_Switch5_eul);

        /* Switch: '<S297>/Switch5' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_Buck_Temp_SNA_Faild'
         *  Logic: '<S297>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_Buck_Temp_SNA_Fail))
        {
            /* Switch: '<S297>/Switch5' incorporates:
             *  UnitDelay: '<S297>/Unit Delay'
             */
            rtb_Switch5_ph2 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_my;
        }
        else
        {
            /* Switch: '<S297>/Switch5' incorporates:
             *  DataStoreRead: '<S282>/VeSR1N_T_APM_Buck_Temp_FD11'
             */
            rtb_Switch5_ph2 = SR1B_BLUEN_ac_DW.VeSR1N_T_APM_Buck_Temp_FD11;
        }

        /* End of Switch: '<S297>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_APM_Buck_Temp_FD11' incorporates:
         *  DataTypeConversion: '<S282>/Data Type Conversion1'
         *  Switch: '<S297>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_APM_Buck_Temp_FD11_Value((((float32)
            rtb_Switch5_ph2) * 0.1F) - 40.0F);

        /* Switch: '<S303>/Switch5' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_HV_V_Fbk_SNA_Faild'
         *  Logic: '<S303>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_HV_V_Fbk_SNA_Faild))
        {
            /* Switch: '<S303>/Switch5' incorporates:
             *  UnitDelay: '<S303>/Unit Delay'
             */
            rtb_Switch5_kz = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_a1c;
        }
        else
        {
            /* Switch: '<S303>/Switch5' incorporates:
             *  DataStoreRead: '<S282>/DataStore_VeSR1N_U_APM_HV_V_Fbk_FD11'
             */
            rtb_Switch5_kz = SR1B_BLUEN_ac_DW.VeSR1N_U_APM_HV_V_Fbk_FD11;
        }

        /* End of Switch: '<S303>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_APM_HV_V_Fbk_FD11' incorporates:
         *  DataTypeConversion: '<S282>/Data Type Conversion10'
         *  Switch: '<S303>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_APM_HV_V_Fbk_FD11_Value(((float32)
            rtb_Switch5_kz) * 0.445636F);

        /* Switch: '<S306>/Switch5' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_CRC_Failg'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_E2E_Faild'
         *  Logic: '<S306>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_E2E_Fail))
        {
            /* Switch: '<S306>/Switch5' incorporates:
             *  UnitDelay: '<S306>/Unit Delay'
             */
            rtb_Switch5_p15 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pc;
        }
        else
        {
            /* Switch: '<S306>/Switch5' incorporates:
             *  DataStoreRead: '<S282>/DataStore_VeSR1N_b_APM_HvOverVStatus_FD11'
             */
            rtb_Switch5_p15 = SR1B_BLUEN_ac_DW.VeSR1N_b_APM_HvOverVStatus_FD11;
        }

        /* End of Switch: '<S306>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_APM_HvOverVStatus_FD11' incorporates:
         *  DataTypeConversion: '<S282>/Data Type Conversion11'
         *  Switch: '<S306>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_APM_HvOverVStatus_FD11_Value(((sint32)
            rtb_Switch5_p15) != 0);

        /* Switch: '<S304>/Switch5' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_HvVsetPFdbk_SNA_Faild'
         *  Logic: '<S304>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_HvVsetPFdbk_SNA_Fa))
        {
            /* Switch: '<S304>/Switch5' incorporates:
             *  UnitDelay: '<S304>/Unit Delay'
             */
            rtb_Switch5_h1r = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ju;
        }
        else
        {
            /* Switch: '<S304>/Switch5' incorporates:
             *  DataStoreRead: '<S282>/DataStore_VeSR1N_U_APM_HvVsetPFdbk_FD11'
             */
            rtb_Switch5_h1r = SR1B_BLUEN_ac_DW.VeSR1N_U_APM_HvVsetPFdbk_FD11;
        }

        /* End of Switch: '<S304>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_APM_HvVsetPFdbk_FD11' incorporates:
         *  DataTypeConversion: '<S282>/Data Type Conversion12'
         *  Switch: '<S304>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_APM_HvVsetPFdbk_FD11_Value((float32)
            rtb_Switch5_h1r);

        /* Switch: '<S286>/Switch5' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_IdcHvSetPFdbk_SNA_Faild'
         *  Logic: '<S286>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_IdcHvSetPFdbk_SNA_))
        {
            /* Switch: '<S286>/Switch5' incorporates:
             *  UnitDelay: '<S286>/Unit Delay'
             */
            rtb_Switch5_bnp = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ma;
        }
        else
        {
            /* Switch: '<S286>/Switch5' incorporates:
             *  DataStoreRead: '<S282>/DataStore_VeSR1N_I_APM_IdcHvSetPFdbk_FD11'
             */
            rtb_Switch5_bnp = SR1B_BLUEN_ac_DW.VeSR1N_I_APM_IdcHvSetPFdbk_FD11;
        }

        /* End of Switch: '<S286>/Switch5' */

        /* Outport: '<Root>/VeSR1B_I_APM_IdcHvSetPFdbk_FD11' incorporates:
         *  DataTypeConversion: '<S282>/Data Type Conversion13'
         *  Switch: '<S286>/Switch5'
         */
        (void)Rte_Write_VeSR1B_I_APM_IdcHvSetPFdbk_FD11_Value((((float32)
            rtb_Switch5_bnp) * 0.2F) - 100.0F);

        /* Switch: '<S287>/Switch5' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_InputPower_SNA_Faild'
         *  Logic: '<S287>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_InputPower_SNA_Fai))
        {
            /* Switch: '<S287>/Switch5' incorporates:
             *  UnitDelay: '<S287>/Unit Delay'
             */
            rtb_Switch5_jwa = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_du;
        }
        else
        {
            /* Switch: '<S287>/Switch5' incorporates:
             *  DataStoreRead: '<S282>/DataStore_VeSR1N_W_APM_InputPower_FD11'
             */
            rtb_Switch5_jwa = SR1B_BLUEN_ac_DW.VeSR1N_W_APM_InputPower_FD11;
        }

        /* End of Switch: '<S287>/Switch5' */

        /* Outport: '<Root>/VeSR1B_W_APM_InputPower_FD11' incorporates:
         *  DataTypeConversion: '<S282>/Data Type Conversion14'
         *  Switch: '<S287>/Switch5'
         */
        (void)Rte_Write_VeSR1B_W_APM_InputPower_FD11_Value(((float32)
            rtb_Switch5_jwa) * 3.0F);

        /* Switch: '<S288>/Switch5' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_LV_I_Fbk_SNA_Faild'
         *  Logic: '<S288>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_LV_I_Fbk_SNA_Faild))
        {
            /* Switch: '<S288>/Switch5' incorporates:
             *  UnitDelay: '<S288>/Unit Delay'
             */
            rtb_Switch5_hkv = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gg;
        }
        else
        {
            /* Switch: '<S288>/Switch5' incorporates:
             *  DataStoreRead: '<S282>/DataStore_VeSR1N_I_APM_LV_I_Fbk_FD11'
             */
            rtb_Switch5_hkv = SR1B_BLUEN_ac_DW.VeSR1N_I_APM_LV_I_Fbk_FD11;
        }

        /* End of Switch: '<S288>/Switch5' */

        /* Outport: '<Root>/VeSR1B_I_APM_LV_I_Fbk_FD11' incorporates:
         *  DataTypeConversion: '<S282>/Data Type Conversion15'
         *  Switch: '<S288>/Switch5'
         */
        (void)Rte_Write_VeSR1B_I_APM_LV_I_Fbk_FD11_Value(((float32)
            rtb_Switch5_hkv) * 0.076917F);

        /* Switch: '<S289>/Switch5' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_LV_V_Fbk_SNA_Faild'
         *  Logic: '<S289>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_LV_V_Fbk_SNA_Faild))
        {
            /* Switch: '<S289>/Switch5' incorporates:
             *  UnitDelay: '<S289>/Unit Delay'
             */
            rtb_Switch5_lgu = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l3;
        }
        else
        {
            /* Switch: '<S289>/Switch5' incorporates:
             *  DataStoreRead: '<S282>/DataStore_VeSR1N_U_APM_LV_V_Fbk_FD11'
             */
            rtb_Switch5_lgu = SR1B_BLUEN_ac_DW.VeSR1N_U_APM_LV_V_Fbk_FD11;
        }

        /* End of Switch: '<S289>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_APM_LV_V_Fbk_FD11' incorporates:
         *  DataTypeConversion: '<S282>/Data Type Conversion16'
         *  Switch: '<S289>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_APM_LV_V_Fbk_FD11_Value(((float32)
            rtb_Switch5_lgu) * 0.009143F);

        /* Switch: '<S290>/Switch5' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_OutputPower_SNA_Faild'
         *  Logic: '<S290>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_OutputPower_SNA_Fa))
        {
            /* Switch: '<S290>/Switch5' incorporates:
             *  UnitDelay: '<S290>/Unit Delay'
             */
            rtb_Switch5_ey = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dn;
        }
        else
        {
            /* Switch: '<S290>/Switch5' incorporates:
             *  DataStoreRead: '<S282>/DataStore_VeSR1N_W_APM_OutputPower_FD11'
             */
            rtb_Switch5_ey = SR1B_BLUEN_ac_DW.VeSR1N_W_APM_OutputPower_FD11;
        }

        /* End of Switch: '<S290>/Switch5' */

        /* Outport: '<Root>/VeSR1B_W_APM_OutputPower_FD11' incorporates:
         *  DataTypeConversion: '<S282>/Data Type Conversion17'
         *  Switch: '<S290>/Switch5'
         */
        (void)Rte_Write_VeSR1B_W_APM_OutputPower_FD11_Value(((float32)
            rtb_Switch5_ey) * 3.0F);

        /* Switch: '<S307>/Switch5' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_CRC_Failg'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_E2E_Faild'
         *  Logic: '<S307>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_E2E_Fail))
        {
            /* Switch: '<S307>/Switch5' incorporates:
             *  UnitDelay: '<S307>/Unit Delay'
             */
            rtb_Switch5_l0m = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lc;
        }
        else
        {
            /* Switch: '<S307>/Switch5' incorporates:
             *  DataStoreRead: '<S282>/DataStore_VeSR1N_b_APM_PowerLimMode_FD11'
             */
            rtb_Switch5_l0m = SR1B_BLUEN_ac_DW.VeSR1N_b_APM_PowerLimMode_FD11;
        }

        /* End of Switch: '<S307>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_APM_PowerLimMode_FD11' incorporates:
         *  DataTypeConversion: '<S282>/Data Type Conversion18'
         *  Switch: '<S307>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_APM_PowerLimMode_FD11_Value(((sint32)
            rtb_Switch5_l0m) != 0);

        /* Switch: '<S291>/Switch5' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_PSFB_Temp1_SNA_Faild'
         *  Logic: '<S291>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_PSFB_Temp1_SNA_Fai))
        {
            /* Switch: '<S291>/Switch5' incorporates:
             *  UnitDelay: '<S291>/Unit Delay'
             */
            rtb_Switch5_lfk = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ps;
        }
        else
        {
            /* Switch: '<S291>/Switch5' incorporates:
             *  DataStoreRead: '<S282>/DataStore_VeSR1N_T_APM_PSFB_Temp1_FD11'
             */
            rtb_Switch5_lfk = SR1B_BLUEN_ac_DW.VeSR1N_T_APM_PSFB_Temp1_FD11;
        }

        /* End of Switch: '<S291>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_APM_PSFB_Temp1_FD11' incorporates:
         *  DataTypeConversion: '<S282>/Data Type Conversion19'
         *  Switch: '<S291>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_APM_PSFB_Temp1_FD11_Value((((float32)
            rtb_Switch5_lfk) * 0.1F) - 40.0F);

        /* Switch: '<S305>/Switch5' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_CRC_Failg'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_E2E_Faild'
         *  Logic: '<S305>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_E2E_Fail))
        {
            /* Switch: '<S305>/Switch5' incorporates:
             *  UnitDelay: '<S305>/Unit Delay'
             */
            rtb_Switch5_j4m = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cv;
        }
        else
        {
            /* Switch: '<S305>/Switch5' incorporates:
             *  DataStoreRead: '<S282>/DataStore_VeSR1N_b_APM_CurrLimitMode_FD11'
             */
            rtb_Switch5_j4m = SR1B_BLUEN_ac_DW.VeSR1N_b_APM_CurrLimitMode_FD11;
        }

        /* End of Switch: '<S305>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_APM_CurrLimitMode_FD11' incorporates:
         *  DataTypeConversion: '<S282>/Data Type Conversion2'
         *  Switch: '<S305>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_APM_CurrLimitMode_FD11_Value(((sint32)
            rtb_Switch5_j4m) != 0);

        /* Switch: '<S292>/Switch5' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_PSFB_Temp2_SNA_Faild'
         *  Logic: '<S292>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_PSFB_Temp2_SNA_Fai))
        {
            /* Switch: '<S292>/Switch5' incorporates:
             *  UnitDelay: '<S292>/Unit Delay'
             */
            rtb_Switch5_nc = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jn;
        }
        else
        {
            /* Switch: '<S292>/Switch5' incorporates:
             *  DataStoreRead: '<S282>/DataStore_VeSR1N_T_APM_PSFB_Temp2_FD11'
             */
            rtb_Switch5_nc = SR1B_BLUEN_ac_DW.VeSR1N_T_APM_PSFB_Temp2_FD11;
        }

        /* End of Switch: '<S292>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_APM_PSFB_Temp2_FD11' incorporates:
         *  DataTypeConversion: '<S282>/Data Type Conversion20'
         *  Switch: '<S292>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_APM_PSFB_Temp2_FD11_Value((((float32)
            rtb_Switch5_nc) * 0.1F) - 40.0F);

        /* Switch: '<S308>/Switch5' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_CRC_Failg'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_E2E_Faild'
         *  Logic: '<S308>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_E2E_Fail))
        {
            /* Switch: '<S308>/Switch5' incorporates:
             *  UnitDelay: '<S308>/Unit Delay'
             */
            rtb_Switch5_ktv = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dm;
        }
        else
        {
            /* Switch: '<S308>/Switch5' incorporates:
             *  DataStoreRead: '<S282>/DataStore_VeSR1N_y_APM_RecoveryActn_FD11'
             */
            rtb_Switch5_ktv = SR1B_BLUEN_ac_DW.VeSR1N_y_APM_RecoveryActn_FD11;
        }

        /* End of Switch: '<S308>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_APM_RecoveryActn_FD11' incorporates:
         *  DataTypeConversion: '<S282>/Data Type Conversion21'
         */
        (void)Rte_Write_VeSR1B_y_APM_RecoveryActn_FD11_Value(rtb_Switch5_ktv);

        /* Switch: '<S293>/Switch5' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_TempColdPlate_SNA_Faild'
         *  Logic: '<S293>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_TempColdPlate_SNA_))
        {
            /* Switch: '<S293>/Switch5' incorporates:
             *  UnitDelay: '<S293>/Unit Delay'
             */
            rtb_Switch5_m00 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_khd;
        }
        else
        {
            /* Switch: '<S293>/Switch5' incorporates:
             *  DataStoreRead: '<S282>/DataStore_VeSR1N_T_APM_TempColdPlate_FD11'
             */
            rtb_Switch5_m00 = SR1B_BLUEN_ac_DW.VeSR1N_T_APM_TempColdPlate_FD11;
        }

        /* End of Switch: '<S293>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_APM_TempColdPlate_FD11' incorporates:
         *  DataTypeConversion: '<S282>/Data Type Conversion22'
         *  Switch: '<S293>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_APM_TempColdPlate_FD11_Value(((float32)
            rtb_Switch5_m00) - 40.0F);

        /* Switch: '<S294>/Switch5' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_UtilPctOfDCDC_SNA_Faild'
         *  Logic: '<S294>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_UtilPctOfDCDC_SNA_))
        {
            /* Switch: '<S294>/Switch5' incorporates:
             *  UnitDelay: '<S294>/Unit Delay'
             */
            rtb_Switch5_oyn = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bi;
        }
        else
        {
            /* Switch: '<S294>/Switch5' incorporates:
             *  DataStoreRead: '<S282>/DataStore_VeSR1N_Pct_APM_UtilPctOfDCDC_FD11'
             */
            rtb_Switch5_oyn = SR1B_BLUEN_ac_DW.VeSR1N_Pct_APM_UtilPctOfDCDC_FD;
        }

        /* End of Switch: '<S294>/Switch5' */

        /* Outport: '<Root>/VeSR1B_Pct_APM_UtilPctOfDCDC_FD11' incorporates:
         *  DataTypeConversion: '<S282>/Data Type Conversion23'
         *  Switch: '<S294>/Switch5'
         */
        (void)Rte_Write_VeSR1B_Pct_APM_UtilPctOfDCDC_FD11_Value((float32)
            rtb_Switch5_oyn);

        /* Switch: '<S295>/Switch5' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_Water_Temp_SNA_Faild'
         *  Logic: '<S295>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_Water_Temp_SNA_Fai))
        {
            /* Switch: '<S295>/Switch5' incorporates:
             *  UnitDelay: '<S295>/Unit Delay'
             */
            rtb_Switch5_njk = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mgk;
        }
        else
        {
            /* Switch: '<S295>/Switch5' incorporates:
             *  DataStoreRead: '<S282>/DataStore_VeSR1N_T_APM_Water_Temp_FD11'
             */
            rtb_Switch5_njk = SR1B_BLUEN_ac_DW.VeSR1N_T_APM_Water_Temp_FD11;
        }

        /* End of Switch: '<S295>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_APM_Water_Temp_FD11' incorporates:
         *  DataTypeConversion: '<S282>/Data Type Conversion24'
         *  Switch: '<S295>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_APM_Water_Temp_FD11_Value(((float32)
            rtb_Switch5_njk) - 40.0F);

        /* Switch: '<S285>/Switch5' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_DeratingModeStatus_SNA_Faild'
         *  Logic: '<S285>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_DeratingModeStatus))
        {
            /* Switch: '<S285>/Switch5' incorporates:
             *  UnitDelay: '<S285>/Unit Delay'
             */
            rtb_Switch5_dw = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_anha;
        }
        else
        {
            /* Switch: '<S285>/Switch5' incorporates:
             *  DataStoreRead: '<S282>/DataStore_VeSR1N_y_APM_DeratingMdSts_FD11'
             */
            rtb_Switch5_dw = SR1B_BLUEN_ac_DW.VeSR1N_y_APM_DeratingMdSts_FD11;
        }

        /* End of Switch: '<S285>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_APM_DeratingMdSts_FD11' incorporates:
         *  DataTypeConversion: '<S282>/Data Type Conversion3'
         *  Switch: '<S285>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_APM_DeratingMdSts_FD11_Value(rtb_Switch5_dw);

        /* Switch: '<S296>/Switch5' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_DeratingPower_SNA_Faild'
         *  Logic: '<S296>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_DeratingPower_SNA_))
        {
            /* Switch: '<S296>/Switch5' incorporates:
             *  UnitDelay: '<S296>/Unit Delay'
             */
            rtb_Switch5_evz = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cwu;
        }
        else
        {
            /* Switch: '<S296>/Switch5' incorporates:
             *  DataStoreRead: '<S282>/DataStore_VeSR1N_W_APM_DeratingPower_FD11'
             */
            rtb_Switch5_evz = SR1B_BLUEN_ac_DW.VeSR1N_W_APM_DeratingPower_FD11;
        }

        /* End of Switch: '<S296>/Switch5' */

        /* Outport: '<Root>/VeSR1B_W_APM_DeratingPower_FD11' incorporates:
         *  DataTypeConversion: '<S282>/Data Type Conversion4'
         *  Switch: '<S296>/Switch5'
         */
        (void)Rte_Write_VeSR1B_W_APM_DeratingPower_FD11_Value(((float32)
            rtb_Switch5_evz) * 50.0F);

        /* Switch: '<S298>/Switch5' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_DeratingReason_SNA_Faild'
         *  Logic: '<S298>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_DeratingReason_SNA))
        {
            /* Switch: '<S298>/Switch5' incorporates:
             *  UnitDelay: '<S298>/Unit Delay'
             */
            rtb_Switch5_gal = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bis;
        }
        else
        {
            /* Switch: '<S298>/Switch5' incorporates:
             *  DataStoreRead: '<S282>/DataStore_VeSR1N_y_APM_DeratingReasn_FD11'
             */
            rtb_Switch5_gal = SR1B_BLUEN_ac_DW.VeSR1N_y_APM_DeratingReasn_FD11;
        }

        /* End of Switch: '<S298>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_APM_DeratingReasn_FD11' incorporates:
         *  DataTypeConversion: '<S282>/Data Type Conversion5'
         *  Switch: '<S298>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_APM_DeratingReasn_FD11_Value(rtb_Switch5_gal);

        /* Switch: '<S299>/Switch5' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_EstPwrLoss_SNA_Faild'
         *  Logic: '<S299>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_EstPwrLoss_SNA_Fai))
        {
            /* Switch: '<S299>/Switch5' incorporates:
             *  UnitDelay: '<S299>/Unit Delay'
             */
            rtb_Switch5_bvs = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_p3u;
        }
        else
        {
            /* Switch: '<S299>/Switch5' incorporates:
             *  DataStoreRead: '<S282>/DataStore_VeSR1N_W_APM_EstPwrLoss_FD11'
             */
            rtb_Switch5_bvs = SR1B_BLUEN_ac_DW.VeSR1N_W_APM_EstPwrLoss_FD11;
        }

        /* End of Switch: '<S299>/Switch5' */

        /* Outport: '<Root>/VeSR1B_W_APM_EstPwrLoss_FD11' incorporates:
         *  DataTypeConversion: '<S282>/Data Type Conversion6'
         *  Switch: '<S299>/Switch5'
         */
        (void)Rte_Write_VeSR1B_W_APM_EstPwrLoss_FD11_Value(((float32)
            rtb_Switch5_bvs) * 2.0F);

        /* Switch: '<S300>/Switch5' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_FailureReason_SNA_Faild'
         *  Logic: '<S300>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_FailureReason_SNA_))
        {
            /* Switch: '<S300>/Switch5' incorporates:
             *  UnitDelay: '<S300>/Unit Delay'
             */
            rtb_Switch5_jqr = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jca;
        }
        else
        {
            /* Switch: '<S300>/Switch5' incorporates:
             *  DataStoreRead: '<S282>/DataStore_VeSR1N_y_APM_FailureReason_FD11'
             */
            rtb_Switch5_jqr = SR1B_BLUEN_ac_DW.VeSR1N_y_APM_FailureReason_FD11;
        }

        /* End of Switch: '<S300>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_APM_FailureReason_FD11' incorporates:
         *  DataTypeConversion: '<S282>/Data Type Conversion7'
         *  Switch: '<S300>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_APM_FailureReason_FD11_Value(rtb_Switch5_jqr);

        /* Switch: '<S301>/Switch5' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_FailureType_SNA_Faild'
         *  Logic: '<S301>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_FailureType_SNA_Fa))
        {
            /* Switch: '<S301>/Switch5' incorporates:
             *  UnitDelay: '<S301>/Unit Delay'
             */
            rtb_Switch5_eja = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_az2;
        }
        else
        {
            /* Switch: '<S301>/Switch5' incorporates:
             *  DataStoreRead: '<S282>/DataStore_VeSR1N_y_APM_FailureType_FD11'
             */
            rtb_Switch5_eja = SR1B_BLUEN_ac_DW.VeSR1N_y_APM_FailureType_FD11;
        }

        /* End of Switch: '<S301>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_APM_FailureType_FD11' incorporates:
         *  DataTypeConversion: '<S282>/Data Type Conversion8'
         *  Switch: '<S301>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_APM_FailureType_FD11_Value(rtb_Switch5_eja);

        /* Switch: '<S302>/Switch5' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_HV_I_Fbk_SNA_Faild'
         *  Logic: '<S302>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_HV_I_Fbk_SNA_Faild))
        {
            /* Switch: '<S302>/Switch5' incorporates:
             *  UnitDelay: '<S302>/Unit Delay'
             */
            rtb_Switch5_hg = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_b;
        }
        else
        {
            /* Switch: '<S302>/Switch5' incorporates:
             *  DataStoreRead: '<S282>/DataStore_VeSR1N_I_APM_HV_I_Fbk_FD11'
             */
            rtb_Switch5_hg = SR1B_BLUEN_ac_DW.VeSR1N_I_APM_HV_I_Fbk_FD11;
        }

        /* End of Switch: '<S302>/Switch5' */

        /* Outport: '<Root>/VeSR1B_I_APM_HV_I_Fbk_FD11' incorporates:
         *  DataTypeConversion: '<S282>/Data Type Conversion9'
         *  Switch: '<S302>/Switch5'
         */
        (void)Rte_Write_VeSR1B_I_APM_HV_I_Fbk_FD11_Value(((float32)
            rtb_Switch5_hg) * 0.002718F);

        /* Outport: '<Root>/VeSR1B_y_APM_CtrlSts_Fbk_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_CtrlSts_Fbk_SNA_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_CRC_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_E2E_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_MC_Faild'
         *  Product: '<S284>/Product'
         *  Product: '<S284>/Product1'
         *  Product: '<S284>/Product2'
         *  Product: '<S284>/Product3'
         *  Product: '<S284>/Product4'
         *  Sum: '<S284>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_CtrlSts_Fbk_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_CRC_Fa_h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_CtrlSts_Fbk_SNA_Fa
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_DeratingMdSts_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_DeratingModeStatus_SNA_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_CRC_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_E2E_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_MC_Faild'
         *  Product: '<S285>/Product'
         *  Product: '<S285>/Product1'
         *  Product: '<S285>/Product2'
         *  Product: '<S285>/Product3'
         *  Product: '<S285>/Product4'
         *  Sum: '<S285>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_DeratingMdSts_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_CRC_Fa_h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_DeratingModeStatus
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_IdcHvSetPFdbk_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_IdcHvSetPFdbk_SNA_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_CRC_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_E2E_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_MC_Faild'
         *  Product: '<S286>/Product'
         *  Product: '<S286>/Product1'
         *  Product: '<S286>/Product2'
         *  Product: '<S286>/Product3'
         *  Product: '<S286>/Product4'
         *  Sum: '<S286>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_IdcHvSetPFdbk_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_CRC_Fa_h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_IdcHvSetPFdbk_SNA_
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_InputPower_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_InputPower_SNA_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_CRC_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_E2E_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_MC_Faild'
         *  Product: '<S287>/Product'
         *  Product: '<S287>/Product1'
         *  Product: '<S287>/Product2'
         *  Product: '<S287>/Product3'
         *  Product: '<S287>/Product4'
         *  Sum: '<S287>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_InputPower_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_CRC_Fa_h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_InputPower_SNA_Fai
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_LV_I_Fbk_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_LV_I_Fbk_SNA_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_CRC_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_E2E_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_MC_Faild'
         *  Product: '<S288>/Product'
         *  Product: '<S288>/Product1'
         *  Product: '<S288>/Product2'
         *  Product: '<S288>/Product3'
         *  Product: '<S288>/Product4'
         *  Sum: '<S288>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_LV_I_Fbk_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_CRC_Fa_h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_LV_I_Fbk_SNA_Faild
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_LV_V_Fbk_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_LV_V_Fbk_SNA_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_CRC_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_E2E_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_MC_Faild'
         *  Product: '<S289>/Product'
         *  Product: '<S289>/Product1'
         *  Product: '<S289>/Product2'
         *  Product: '<S289>/Product3'
         *  Product: '<S289>/Product4'
         *  Sum: '<S289>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_LV_V_Fbk_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_CRC_Fa_h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_LV_V_Fbk_SNA_Faild
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_OutputPower_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_OutputPower_SNA_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_CRC_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_E2E_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_MC_Faild'
         *  Product: '<S290>/Product'
         *  Product: '<S290>/Product1'
         *  Product: '<S290>/Product2'
         *  Product: '<S290>/Product3'
         *  Product: '<S290>/Product4'
         *  Sum: '<S290>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_OutputPower_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_CRC_Fa_h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_OutputPower_SNA_Fa
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_PSFB_Temp1_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_PSFB_Temp1_SNA_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_CRC_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_E2E_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_MC_Faild'
         *  Product: '<S291>/Product'
         *  Product: '<S291>/Product1'
         *  Product: '<S291>/Product2'
         *  Product: '<S291>/Product3'
         *  Product: '<S291>/Product4'
         *  Sum: '<S291>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_PSFB_Temp1_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_CRC_Fa_h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_PSFB_Temp1_SNA_Fai
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_PSFB_Temp2_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_PSFB_Temp2_SNA_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_CRC_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_E2E_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_MC_Faild'
         *  Product: '<S292>/Product'
         *  Product: '<S292>/Product1'
         *  Product: '<S292>/Product2'
         *  Product: '<S292>/Product3'
         *  Product: '<S292>/Product4'
         *  Sum: '<S292>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_PSFB_Temp2_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_CRC_Fa_h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_PSFB_Temp2_SNA_Fai
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_TempColdPlate_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_TempColdPlate_SNA_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_CRC_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_E2E_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_MC_Faild'
         *  Product: '<S293>/Product'
         *  Product: '<S293>/Product1'
         *  Product: '<S293>/Product2'
         *  Product: '<S293>/Product3'
         *  Product: '<S293>/Product4'
         *  Sum: '<S293>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_TempColdPlate_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_CRC_Fa_h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_TempColdPlate_SNA_
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_UtilPctOfDCDC_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_UtilPctOfDCDC_SNA_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_CRC_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_E2E_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_MC_Faild'
         *  Product: '<S294>/Product'
         *  Product: '<S294>/Product1'
         *  Product: '<S294>/Product2'
         *  Product: '<S294>/Product3'
         *  Product: '<S294>/Product4'
         *  Sum: '<S294>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_UtilPctOfDCDC_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_CRC_Fa_h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_UtilPctOfDCDC_SNA_
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_Water_Temp_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_CRC_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_E2E_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_MC_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_Water_Temp_SNA_Faild'
         *  Product: '<S295>/Product'
         *  Product: '<S295>/Product1'
         *  Product: '<S295>/Product2'
         *  Product: '<S295>/Product3'
         *  Product: '<S295>/Product4'
         *  Sum: '<S295>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_Water_Temp_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_CRC_Fa_h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_Water_Temp_SNA_Fai
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_DeratingPower_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_DeratingPower_SNA_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_CRC_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_E2E_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_MC_Faild'
         *  Product: '<S296>/Product'
         *  Product: '<S296>/Product1'
         *  Product: '<S296>/Product2'
         *  Product: '<S296>/Product3'
         *  Product: '<S296>/Product4'
         *  Sum: '<S296>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_DeratingPower_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_CRC_Fa_h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_DeratingPower_SNA_
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_Buck_Temp_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_Buck_Temp_SNA_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_CRC_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_E2E_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_MC_Faild'
         *  Product: '<S297>/Product'
         *  Product: '<S297>/Product1'
         *  Product: '<S297>/Product2'
         *  Product: '<S297>/Product3'
         *  Product: '<S297>/Product4'
         *  Sum: '<S297>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_Buck_Temp_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_CRC_Fa_h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_Buck_Temp_SNA_Fail
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_DeratingReasn_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_DeratingReason_SNA_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_CRC_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_E2E_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_MC_Faild'
         *  Product: '<S298>/Product'
         *  Product: '<S298>/Product1'
         *  Product: '<S298>/Product2'
         *  Product: '<S298>/Product3'
         *  Product: '<S298>/Product4'
         *  Sum: '<S298>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_DeratingReasn_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_CRC_Fa_h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_DeratingReason_SNA
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_EstPwrLoss_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_EstPwrLoss_SNA_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_CRC_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_E2E_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_MC_Faild'
         *  Product: '<S299>/Product'
         *  Product: '<S299>/Product1'
         *  Product: '<S299>/Product2'
         *  Product: '<S299>/Product3'
         *  Product: '<S299>/Product4'
         *  Sum: '<S299>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_EstPwrLoss_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_CRC_Fa_h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_EstPwrLoss_SNA_Fai
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_FailureReason_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_FailureReason_SNA_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_CRC_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_E2E_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_MC_Faild'
         *  Product: '<S300>/Product'
         *  Product: '<S300>/Product1'
         *  Product: '<S300>/Product2'
         *  Product: '<S300>/Product3'
         *  Product: '<S300>/Product4'
         *  Sum: '<S300>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_FailureReason_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_CRC_Fa_h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_FailureReason_SNA_
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_FailureType_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_FailureType_SNA_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_CRC_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_E2E_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_MC_Faild'
         *  Product: '<S301>/Product'
         *  Product: '<S301>/Product1'
         *  Product: '<S301>/Product2'
         *  Product: '<S301>/Product3'
         *  Product: '<S301>/Product4'
         *  Sum: '<S301>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_FailureType_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_CRC_Fa_h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_FailureType_SNA_Fa
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_HV_I_Fbk_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_HV_I_Fbk_SNA_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_CRC_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_E2E_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_MC_Faild'
         *  Product: '<S302>/Product'
         *  Product: '<S302>/Product1'
         *  Product: '<S302>/Product2'
         *  Product: '<S302>/Product3'
         *  Product: '<S302>/Product4'
         *  Sum: '<S302>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_HV_I_Fbk_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_CRC_Fa_h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_HV_I_Fbk_SNA_Faild
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_HV_V_Fbk_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_HV_V_Fbk_SNA_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_CRC_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_E2E_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_MC_Faild'
         *  Product: '<S303>/Product'
         *  Product: '<S303>/Product1'
         *  Product: '<S303>/Product2'
         *  Product: '<S303>/Product3'
         *  Product: '<S303>/Product4'
         *  Sum: '<S303>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_HV_V_Fbk_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_CRC_Fa_h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_HV_V_Fbk_SNA_Faild
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_HvVsetPFdbk_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_HvVsetPFdbk_SNA_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_CRC_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_E2E_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_MC_Faild'
         *  Product: '<S304>/Product'
         *  Product: '<S304>/Product1'
         *  Product: '<S304>/Product2'
         *  Product: '<S304>/Product3'
         *  Product: '<S304>/Product4'
         *  Sum: '<S304>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_HvVsetPFdbk_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_CRC_Fa_h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_HvVsetPFdbk_SNA_Fa
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_CurrLimitMode_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_CRC_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_E2E_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_MC_Faild'
         *  Product: '<S305>/Product'
         *  Product: '<S305>/Product1'
         *  Product: '<S305>/Product2'
         *  Product: '<S305>/Product4'
         *  Sum: '<S305>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_CurrLimitMode_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_CRC_Fa_h ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_MC_Faild ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_E2E_Fail ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_HvOverVStatus_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_CRC_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_E2E_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_MC_Faild'
         *  Product: '<S306>/Product'
         *  Product: '<S306>/Product1'
         *  Product: '<S306>/Product2'
         *  Product: '<S306>/Product4'
         *  Sum: '<S306>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_HvOverVStatus_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_CRC_Fa_h ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_MC_Faild ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_E2E_Fail ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_PowerLimMode_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_CRC_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_E2E_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_MC_Faild'
         *  Product: '<S307>/Product'
         *  Product: '<S307>/Product1'
         *  Product: '<S307>/Product2'
         *  Product: '<S307>/Product4'
         *  Sum: '<S307>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_PowerLimMode_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_CRC_Fa_h ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_MC_Faild ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_E2E_Fail ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_RecoveryActn_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_CRC_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_E2E_Faild'
         *  DataStoreRead: '<S282>/VeSR1N_b_APM_VDCM_FD11_MC_Faild'
         *  Product: '<S308>/Product'
         *  Product: '<S308>/Product1'
         *  Product: '<S308>/Product2'
         *  Product: '<S308>/Product4'
         *  Sum: '<S308>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_RecoveryActn_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_CRC_Fa_h ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_MC_Faild ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_E2E_Fail ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S284>/Unit Delay' incorporates:
         *  Switch: '<S284>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_p5u = rtb_Switch5_eul;

        /* Update for UnitDelay: '<S297>/Unit Delay' incorporates:
         *  Switch: '<S297>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_my = rtb_Switch5_ph2;

        /* Update for UnitDelay: '<S303>/Unit Delay' incorporates:
         *  Switch: '<S303>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_a1c = rtb_Switch5_kz;

        /* Update for UnitDelay: '<S306>/Unit Delay' incorporates:
         *  Switch: '<S306>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pc = rtb_Switch5_p15;

        /* Update for UnitDelay: '<S304>/Unit Delay' incorporates:
         *  Switch: '<S304>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ju = rtb_Switch5_h1r;

        /* Update for UnitDelay: '<S286>/Unit Delay' incorporates:
         *  Switch: '<S286>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ma = rtb_Switch5_bnp;

        /* Update for UnitDelay: '<S287>/Unit Delay' incorporates:
         *  Switch: '<S287>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_du = rtb_Switch5_jwa;

        /* Update for UnitDelay: '<S288>/Unit Delay' incorporates:
         *  Switch: '<S288>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gg = rtb_Switch5_hkv;

        /* Update for UnitDelay: '<S289>/Unit Delay' incorporates:
         *  Switch: '<S289>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l3 = rtb_Switch5_lgu;

        /* Update for UnitDelay: '<S290>/Unit Delay' incorporates:
         *  Switch: '<S290>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dn = rtb_Switch5_ey;

        /* Update for UnitDelay: '<S307>/Unit Delay' incorporates:
         *  Switch: '<S307>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lc = rtb_Switch5_l0m;

        /* Update for UnitDelay: '<S291>/Unit Delay' incorporates:
         *  Switch: '<S291>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ps = rtb_Switch5_lfk;

        /* Update for UnitDelay: '<S305>/Unit Delay' incorporates:
         *  Switch: '<S305>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cv = rtb_Switch5_j4m;

        /* Update for UnitDelay: '<S292>/Unit Delay' incorporates:
         *  Switch: '<S292>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jn = rtb_Switch5_nc;

        /* Update for UnitDelay: '<S308>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dm = rtb_Switch5_ktv;

        /* Update for UnitDelay: '<S293>/Unit Delay' incorporates:
         *  Switch: '<S293>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_khd = rtb_Switch5_m00;

        /* Update for UnitDelay: '<S294>/Unit Delay' incorporates:
         *  Switch: '<S294>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bi = rtb_Switch5_oyn;

        /* Update for UnitDelay: '<S295>/Unit Delay' incorporates:
         *  Switch: '<S295>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mgk = rtb_Switch5_njk;

        /* Update for UnitDelay: '<S285>/Unit Delay' incorporates:
         *  Switch: '<S285>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_anha = rtb_Switch5_dw;

        /* Update for UnitDelay: '<S296>/Unit Delay' incorporates:
         *  Switch: '<S296>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cwu = rtb_Switch5_evz;

        /* Update for UnitDelay: '<S298>/Unit Delay' incorporates:
         *  Switch: '<S298>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bis = rtb_Switch5_gal;

        /* Update for UnitDelay: '<S299>/Unit Delay' incorporates:
         *  Switch: '<S299>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_p3u = rtb_Switch5_bvs;

        /* Update for UnitDelay: '<S300>/Unit Delay' incorporates:
         *  Switch: '<S300>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jca = rtb_Switch5_jqr;

        /* Update for UnitDelay: '<S301>/Unit Delay' incorporates:
         *  Switch: '<S301>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_az2 = rtb_Switch5_eja;

        /* Update for UnitDelay: '<S302>/Unit Delay' incorporates:
         *  Switch: '<S302>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_b = rtb_Switch5_hg;
    }

    /* End of Logic: '<S263>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S263>/APM_VDCM_FD11_Time' */

    /* Merge: '<S8>/SR1N_b_APM_VDCM_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S263>/VeSR1N_b_APM_VDCM_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_APM_VDCM_FD11_Time_VeSR1N_b_APM_VDCM_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_ab);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_APM_VDCM_FD11_Pkt' */
}

/* Model step function for TID11 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_APM_VDCM_FD5_Time(void)
                                    /* Explicit Task: TESR1B_APM_VDCM_FD5_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_APM_VDCM_FD5_NewEv;
    uint16 rtb_Switch5_aul;
    uint16 rtb_Switch5_ay;
    uint16 rtb_Switch5_bkq;
    uint16 rtb_Switch5_cbj;
    uint16 rtb_Switch5_d4;
    uint16 rtb_Switch5_er;
    uint16 rtb_Switch5_f2p;
    uint16 rtb_Switch5_ld4;
    uint16 rtb_Switch5_lr;
    uint16 rtb_Switch5_nh;
    uint16 rtb_Switch5_pj;
    uint8 rtb_Switch5_a0;
    uint8 rtb_Switch5_an;
    uint8 rtb_Switch5_c4;
    uint8 rtb_Switch5_cz1;
    uint8 rtb_Switch5_dnr;
    uint8 rtb_Switch5_fbo;
    uint8 rtb_Switch5_fsb;
    uint8 rtb_Switch5_fv5;
    uint8 rtb_Switch5_jm;
    uint8 rtb_Switch5_k5;
    uint8 rtb_Switch5_lpu;
    uint8 rtb_Switch5_luo;
    uint8 rtb_Switch5_ni;
    uint8 rtb_Switch5_oo5;
    boolean rtb_TmpSignalConversionAtVeSR_g;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_APM_VDCM_FD5_Pkt' incorporates:
     *  SubSystem: '<S9>/APM_VDCM_FD5_Time'
     */
    /* SignalConversion generated from: '<S311>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S9>/SR1N_b_APM_VDCM_FD5_NewEvent_merge'
     */
    rtb_VeSR1N_b_APM_VDCM_FD5_NewEv =
        Rte_IrvRead_SR1B_APM_VDCM_FD5_Time_VeSR1N_b_APM_VDCM_FD5_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S311>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S9>/SR1N_b_APM_VDCM_FD5_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_g =
        Rte_IrvRead_SR1B_APM_VDCM_FD5_Time_VeSR1N_b_APM_VDCM_FD5_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S311>/APM_VDCM_FD5_Time' incorporates:
     *  EnablePort: '<S330>/Enable'
     */
    /* Logic: '<S311>/Logical Operator1' incorporates:
     *  Constant: '<S331>/Calib'
     */
    if (rtb_VeSR1N_b_APM_VDCM_FD5_NewEv && (KeSR1B_b_APM_VDCM_FD5_Enbl))
    {
        /* Gain: '<S330>/Gain2' incorporates:
         *  Constant: '<S330>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_pw = false;

        /* Logic: '<S332>/Logical Operator' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_CRC_Failg'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_E2E_Faild'
         *  Logic: '<S333>/Logical Operator'
         *  Logic: '<S334>/Logical Operator'
         *  Logic: '<S335>/Logical Operator'
         *  Logic: '<S336>/Logical Operator'
         *  Logic: '<S337>/Logical Operator'
         *  Logic: '<S338>/Logical Operator'
         *  Logic: '<S339>/Logical Operator'
         *  Logic: '<S340>/Logical Operator'
         *  Logic: '<S341>/Logical Operator'
         *  Logic: '<S342>/Logical Operator'
         *  Logic: '<S343>/Logical Operator'
         *  Logic: '<S344>/Logical Operator'
         *  Logic: '<S345>/Logical Operator'
         *  Logic: '<S346>/Logical Operator'
         *  Logic: '<S347>/Logical Operator'
         *  Logic: '<S348>/Logical Operator'
         *  Logic: '<S349>/Logical Operator'
         *  Logic: '<S350>/Logical Operator'
         *  Logic: '<S351>/Logical Operator'
         *  Logic: '<S352>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_CRC_Failg) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_E2E_Faild));

        /* Switch: '<S332>/Switch5' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_CtrlSts_Fbk_SNA_Faild'
         *  Logic: '<S332>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_CtrlSts_Fbk_SNA__i))
        {
            /* Switch: '<S332>/Switch5' incorporates:
             *  UnitDelay: '<S332>/Unit Delay'
             */
            rtb_Switch5_fv5 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pcz;
        }
        else
        {
            /* Switch: '<S332>/Switch5' incorporates:
             *  DataStoreRead: '<S330>/DataStore_VeSR1N_y_APM_CtrlSts_Fbk_FD5'
             */
            rtb_Switch5_fv5 = SR1B_BLUEN_ac_DW.VeSR1N_y_APM_CtrlSts_Fbk_FD5;
        }

        /* End of Switch: '<S332>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_APM_CtrlSts_Fbk_FD5' incorporates:
         *  DataTypeConversion: '<S330>/Data Type Conversion'
         *  Switch: '<S332>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_APM_CtrlSts_Fbk_FD5_Value(rtb_Switch5_fv5);

        /* Switch: '<S345>/Switch5' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_Buck_Temp_SNA_Faild'
         *  Logic: '<S345>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_Buck_Temp_SNA_Fa_p))
        {
            /* Switch: '<S345>/Switch5' incorporates:
             *  UnitDelay: '<S345>/Unit Delay'
             */
            rtb_Switch5_ld4 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_n4;
        }
        else
        {
            /* Switch: '<S345>/Switch5' incorporates:
             *  DataStoreRead: '<S330>/VeSR1N_T_APM_Buck_Temp_FD5'
             */
            rtb_Switch5_ld4 = SR1B_BLUEN_ac_DW.VeSR1N_T_APM_Buck_Temp_FD5;
        }

        /* End of Switch: '<S345>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_APM_Buck_Temp_FD5' incorporates:
         *  DataTypeConversion: '<S330>/Data Type Conversion1'
         *  Switch: '<S345>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_APM_Buck_Temp_FD5_Value((((float32)
            rtb_Switch5_ld4) * 0.1F) - 40.0F);

        /* Switch: '<S351>/Switch5' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_HV_V_Fbk_SNA_Faild'
         *  Logic: '<S351>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_HV_V_Fbk_SNA_Fai_b))
        {
            /* Switch: '<S351>/Switch5' incorporates:
             *  UnitDelay: '<S351>/Unit Delay'
             */
            rtb_Switch5_aul = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bc;
        }
        else
        {
            /* Switch: '<S351>/Switch5' incorporates:
             *  DataStoreRead: '<S330>/DataStore_VeSR1N_U_APM_HV_V_Fbk_FD5'
             */
            rtb_Switch5_aul = SR1B_BLUEN_ac_DW.VeSR1N_U_APM_HV_V_Fbk_FD5;
        }

        /* End of Switch: '<S351>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_APM_HV_V_Fbk_FD5' incorporates:
         *  DataTypeConversion: '<S330>/Data Type Conversion10'
         *  Switch: '<S351>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_APM_HV_V_Fbk_FD5_Value(((float32)
            rtb_Switch5_aul) * 0.445636F);

        /* Switch: '<S354>/Switch5' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_CRC_Failg'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_E2E_Faild'
         *  Logic: '<S354>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_E2E_Faild))
        {
            /* Switch: '<S354>/Switch5' incorporates:
             *  UnitDelay: '<S354>/Unit Delay'
             */
            rtb_Switch5_dnr = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ggm;
        }
        else
        {
            /* Switch: '<S354>/Switch5' incorporates:
             *  DataStoreRead: '<S330>/DataStore_VeSR1N_b_APM_HvOverVStatus_FD5'
             */
            rtb_Switch5_dnr = SR1B_BLUEN_ac_DW.VeSR1N_b_APM_HvOverVStatus_FD5;
        }

        /* End of Switch: '<S354>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_APM_HvOverVStatus_FD5' incorporates:
         *  DataTypeConversion: '<S330>/Data Type Conversion11'
         *  Switch: '<S354>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_APM_HvOverVStatus_FD5_Value(((sint32)
            rtb_Switch5_dnr) != 0);

        /* Switch: '<S352>/Switch5' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_HvVsetPFdbk_SNA_Faild'
         *  Logic: '<S352>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_HvVsetPFdbk_SNA__b))
        {
            /* Switch: '<S352>/Switch5' incorporates:
             *  UnitDelay: '<S352>/Unit Delay'
             */
            rtb_Switch5_pj = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jz;
        }
        else
        {
            /* Switch: '<S352>/Switch5' incorporates:
             *  DataStoreRead: '<S330>/DataStore_VeSR1N_U_APM_HvVsetPFdbk_FD5'
             */
            rtb_Switch5_pj = SR1B_BLUEN_ac_DW.VeSR1N_U_APM_HvVsetPFdbk_FD5;
        }

        /* End of Switch: '<S352>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_APM_HvVsetPFdbk_FD5' incorporates:
         *  DataTypeConversion: '<S330>/Data Type Conversion12'
         *  Switch: '<S352>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_APM_HvVsetPFdbk_FD5_Value((float32)
            rtb_Switch5_pj);

        /* Switch: '<S334>/Switch5' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_IdcHvSetPFdbk_SNA_Faild'
         *  Logic: '<S334>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_IdcHvSetPFdbk_SN_b))
        {
            /* Switch: '<S334>/Switch5' incorporates:
             *  UnitDelay: '<S334>/Unit Delay'
             */
            rtb_Switch5_d4 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dc;
        }
        else
        {
            /* Switch: '<S334>/Switch5' incorporates:
             *  DataStoreRead: '<S330>/DataStore_VeSR1N_I_APM_IdcHvSetPFdbk_FD5'
             */
            rtb_Switch5_d4 = SR1B_BLUEN_ac_DW.VeSR1N_I_APM_IdcHvSetPFdbk_FD5;
        }

        /* End of Switch: '<S334>/Switch5' */

        /* Outport: '<Root>/VeSR1B_I_APM_IdcHvSetPFdbk_FD5' incorporates:
         *  DataTypeConversion: '<S330>/Data Type Conversion13'
         *  Switch: '<S334>/Switch5'
         */
        (void)Rte_Write_VeSR1B_I_APM_IdcHvSetPFdbk_FD5_Value((((float32)
            rtb_Switch5_d4) * 0.2F) - 100.0F);

        /* Switch: '<S335>/Switch5' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_InputPower_SNA_Faild'
         *  Logic: '<S335>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_InputPower_SNA_F_i))
        {
            /* Switch: '<S335>/Switch5' incorporates:
             *  UnitDelay: '<S335>/Unit Delay'
             */
            rtb_Switch5_ay = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jc;
        }
        else
        {
            /* Switch: '<S335>/Switch5' incorporates:
             *  DataStoreRead: '<S330>/DataStore_VeSR1N_W_APM_InputPower_FD5'
             */
            rtb_Switch5_ay = SR1B_BLUEN_ac_DW.VeSR1N_W_APM_InputPower_FD5;
        }

        /* End of Switch: '<S335>/Switch5' */

        /* Outport: '<Root>/VeSR1B_W_APM_InputPower_FD5' incorporates:
         *  DataTypeConversion: '<S330>/Data Type Conversion14'
         *  Switch: '<S335>/Switch5'
         */
        (void)Rte_Write_VeSR1B_W_APM_InputPower_FD5_Value(((float32)
            rtb_Switch5_ay) * 3.0F);

        /* Switch: '<S336>/Switch5' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_LV_I_Fbk_SNA_Faild'
         *  Logic: '<S336>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_LV_I_Fbk_SNA_Fai_l))
        {
            /* Switch: '<S336>/Switch5' incorporates:
             *  UnitDelay: '<S336>/Unit Delay'
             */
            rtb_Switch5_f2p = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l1;
        }
        else
        {
            /* Switch: '<S336>/Switch5' incorporates:
             *  DataStoreRead: '<S330>/DataStore_VeSR1N_I_APM_LV_I_Fbk_FD5'
             */
            rtb_Switch5_f2p = SR1B_BLUEN_ac_DW.VeSR1N_I_APM_LV_I_Fbk_FD5;
        }

        /* End of Switch: '<S336>/Switch5' */

        /* Outport: '<Root>/VeSR1B_I_APM_LV_I_Fbk_FD5' incorporates:
         *  DataTypeConversion: '<S330>/Data Type Conversion15'
         *  Switch: '<S336>/Switch5'
         */
        (void)Rte_Write_VeSR1B_I_APM_LV_I_Fbk_FD5_Value(((float32)
            rtb_Switch5_f2p) * 0.076917F);

        /* Switch: '<S337>/Switch5' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_LV_V_Fbk_SNA_Faild'
         *  Logic: '<S337>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_LV_V_Fbk_SNA_Fai_k))
        {
            /* Switch: '<S337>/Switch5' incorporates:
             *  UnitDelay: '<S337>/Unit Delay'
             */
            rtb_Switch5_cbj = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dk;
        }
        else
        {
            /* Switch: '<S337>/Switch5' incorporates:
             *  DataStoreRead: '<S330>/DataStore_VeSR1N_U_APM_LV_V_Fbk_FD5'
             */
            rtb_Switch5_cbj = SR1B_BLUEN_ac_DW.VeSR1N_U_APM_LV_V_Fbk_FD5;
        }

        /* End of Switch: '<S337>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_APM_LV_V_Fbk_FD5' incorporates:
         *  DataTypeConversion: '<S330>/Data Type Conversion16'
         *  Switch: '<S337>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_APM_LV_V_Fbk_FD5_Value(((float32)
            rtb_Switch5_cbj) * 0.009143F);

        /* Switch: '<S338>/Switch5' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_OutputPower_SNA_Faild'
         *  Logic: '<S338>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_OutputPower_SNA__b))
        {
            /* Switch: '<S338>/Switch5' incorporates:
             *  UnitDelay: '<S338>/Unit Delay'
             */
            rtb_Switch5_lr = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lu;
        }
        else
        {
            /* Switch: '<S338>/Switch5' incorporates:
             *  DataStoreRead: '<S330>/DataStore_VeSR1N_W_APM_OutputPower_FD5'
             */
            rtb_Switch5_lr = SR1B_BLUEN_ac_DW.VeSR1N_W_APM_OutputPower_FD5;
        }

        /* End of Switch: '<S338>/Switch5' */

        /* Outport: '<Root>/VeSR1B_W_APM_OutputPower_FD5' incorporates:
         *  DataTypeConversion: '<S330>/Data Type Conversion17'
         *  Switch: '<S338>/Switch5'
         */
        (void)Rte_Write_VeSR1B_W_APM_OutputPower_FD5_Value(((float32)
            rtb_Switch5_lr) * 3.0F);

        /* Switch: '<S355>/Switch5' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_CRC_Failg'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_E2E_Faild'
         *  Logic: '<S355>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_E2E_Faild))
        {
            /* Switch: '<S355>/Switch5' incorporates:
             *  UnitDelay: '<S355>/Unit Delay'
             */
            rtb_Switch5_oo5 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kqi;
        }
        else
        {
            /* Switch: '<S355>/Switch5' incorporates:
             *  DataStoreRead: '<S330>/DataStore_VeSR1N_b_APM_PowerLimitMode_FD5'
             */
            rtb_Switch5_oo5 = SR1B_BLUEN_ac_DW.VeSR1N_b_APM_PowerLimitMode_FD5;
        }

        /* End of Switch: '<S355>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_APM_PowerLimitMode_FD5' incorporates:
         *  DataTypeConversion: '<S330>/Data Type Conversion18'
         *  Switch: '<S355>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_APM_PowerLimitMode_FD5_Value(((sint32)
            rtb_Switch5_oo5) != 0);

        /* Switch: '<S339>/Switch5' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_PSFB_Temp1_SNA_Faild'
         *  Logic: '<S339>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_PSFB_Temp1_SNA_F_g))
        {
            /* Switch: '<S339>/Switch5' incorporates:
             *  UnitDelay: '<S339>/Unit Delay'
             */
            rtb_Switch5_bkq = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dh;
        }
        else
        {
            /* Switch: '<S339>/Switch5' incorporates:
             *  DataStoreRead: '<S330>/DataStore_VeSR1N_T_APM_PSFB_Temp1_FD5'
             */
            rtb_Switch5_bkq = SR1B_BLUEN_ac_DW.VeSR1N_T_APM_PSFB_Temp1_FD5;
        }

        /* End of Switch: '<S339>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_APM_PSFB_Temp1_FD5' incorporates:
         *  DataTypeConversion: '<S330>/Data Type Conversion19'
         *  Switch: '<S339>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_APM_PSFB_Temp1_FD5_Value((((float32)
            rtb_Switch5_bkq) * 0.1F) - 40.0F);

        /* Switch: '<S353>/Switch5' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_CRC_Failg'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_E2E_Faild'
         *  Logic: '<S353>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_E2E_Faild))
        {
            /* Switch: '<S353>/Switch5' incorporates:
             *  UnitDelay: '<S353>/Unit Delay'
             */
            rtb_Switch5_a0 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pl;
        }
        else
        {
            /* Switch: '<S353>/Switch5' incorporates:
             *  DataStoreRead: '<S330>/DataStore_VeSR1N_b_APM_CurrentLimMode_FD5'
             */
            rtb_Switch5_a0 = SR1B_BLUEN_ac_DW.VeSR1N_b_APM_CurrentLimMode_FD5;
        }

        /* End of Switch: '<S353>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_APM_CurrentLimMode_FD5' incorporates:
         *  DataTypeConversion: '<S330>/Data Type Conversion2'
         *  Switch: '<S353>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_APM_CurrentLimMode_FD5_Value(((sint32)
            rtb_Switch5_a0) != 0);

        /* Switch: '<S340>/Switch5' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_PSFB_Temp2_SNA_Faild'
         *  Logic: '<S340>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_PSFB_Temp2_SNA_F_h))
        {
            /* Switch: '<S340>/Switch5' incorporates:
             *  UnitDelay: '<S340>/Unit Delay'
             */
            rtb_Switch5_er = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_k;
        }
        else
        {
            /* Switch: '<S340>/Switch5' incorporates:
             *  DataStoreRead: '<S330>/DataStore_VeSR1N_T_APM_PSFB_Temp2_FD5'
             */
            rtb_Switch5_er = SR1B_BLUEN_ac_DW.VeSR1N_T_APM_PSFB_Temp2_FD5;
        }

        /* End of Switch: '<S340>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_APM_PSFB_Temp2_FD5' incorporates:
         *  DataTypeConversion: '<S330>/Data Type Conversion20'
         *  Switch: '<S340>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_APM_PSFB_Temp2_FD5_Value((((float32)
            rtb_Switch5_er) * 0.1F) - 40.0F);

        /* Switch: '<S356>/Switch5' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_CRC_Failg'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_E2E_Faild'
         *  Logic: '<S356>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_E2E_Faild))
        {
            /* Switch: '<S356>/Switch5' incorporates:
             *  UnitDelay: '<S356>/Unit Delay'
             */
            rtb_Switch5_cz1 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_neg;
        }
        else
        {
            /* Switch: '<S356>/Switch5' incorporates:
             *  DataStoreRead: '<S330>/DataStore_VeSR1N_y_APM_RecoveryAction_FD5'
             */
            rtb_Switch5_cz1 = SR1B_BLUEN_ac_DW.VeSR1N_y_APM_RecoveryAction_FD5;
        }

        /* End of Switch: '<S356>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_APM_RecoveryAction_FD5' incorporates:
         *  DataTypeConversion: '<S330>/Data Type Conversion21'
         */
        (void)Rte_Write_VeSR1B_y_APM_RecoveryAction_FD5_Value(rtb_Switch5_cz1);

        /* Switch: '<S341>/Switch5' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_TempColdPlate_SNA_Faild'
         *  Logic: '<S341>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_TempColdPlate_SN_k))
        {
            /* Switch: '<S341>/Switch5' incorporates:
             *  UnitDelay: '<S341>/Unit Delay'
             */
            rtb_Switch5_k5 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_p0o;
        }
        else
        {
            /* Switch: '<S341>/Switch5' incorporates:
             *  DataStoreRead: '<S330>/DataStore_VeSR1N_T_APM_TempColdPlate_FD5'
             */
            rtb_Switch5_k5 = SR1B_BLUEN_ac_DW.VeSR1N_T_APM_TempColdPlate_FD5;
        }

        /* End of Switch: '<S341>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_APM_TempColdPlate_FD5' incorporates:
         *  DataTypeConversion: '<S330>/Data Type Conversion22'
         *  Switch: '<S341>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_APM_TempColdPlate_FD5_Value(((float32)
            rtb_Switch5_k5) - 40.0F);

        /* Switch: '<S342>/Switch5' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_UtilPctOfDCDC_SNA_Faild'
         *  Logic: '<S342>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_UtilPctOfDCDC_SN_a))
        {
            /* Switch: '<S342>/Switch5' incorporates:
             *  UnitDelay: '<S342>/Unit Delay'
             */
            rtb_Switch5_an = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_k5;
        }
        else
        {
            /* Switch: '<S342>/Switch5' incorporates:
             *  DataStoreRead: '<S330>/DataStore_VeSR1N_Pct_APM_UtilPctOfDCDC_FD5'
             */
            rtb_Switch5_an = SR1B_BLUEN_ac_DW.VeSR1N_Pct_APM_UtilPctOfDCDC__p;
        }

        /* End of Switch: '<S342>/Switch5' */

        /* Outport: '<Root>/VeSR1B_Pct_APM_UtilPctOfDCDC_FD5' incorporates:
         *  DataTypeConversion: '<S330>/Data Type Conversion23'
         *  Switch: '<S342>/Switch5'
         */
        (void)Rte_Write_VeSR1B_Pct_APM_UtilPctOfDCDC_FD5_Value((float32)
            rtb_Switch5_an);

        /* Switch: '<S343>/Switch5' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_Water_Temp_SNA_Faild'
         *  Logic: '<S343>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_Water_Temp_SNA_F_l))
        {
            /* Switch: '<S343>/Switch5' incorporates:
             *  UnitDelay: '<S343>/Unit Delay'
             */
            rtb_Switch5_c4 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_m4o;
        }
        else
        {
            /* Switch: '<S343>/Switch5' incorporates:
             *  DataStoreRead: '<S330>/DataStore_VeSR1N_T_APM_Water_Temp_FD5'
             */
            rtb_Switch5_c4 = SR1B_BLUEN_ac_DW.VeSR1N_T_APM_Water_Temp_FD5;
        }

        /* End of Switch: '<S343>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_APM_Water_Temp_FD5' incorporates:
         *  DataTypeConversion: '<S330>/Data Type Conversion24'
         *  Switch: '<S343>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_APM_Water_Temp_FD5_Value(((float32)
            rtb_Switch5_c4) - 40.0F);

        /* Switch: '<S333>/Switch5' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_DeratingModeStatus_SNA_Faild'
         *  Logic: '<S333>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_DeratingModeStat_b))
        {
            /* Switch: '<S333>/Switch5' incorporates:
             *  UnitDelay: '<S333>/Unit Delay'
             */
            rtb_Switch5_fbo = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_efu;
        }
        else
        {
            /* Switch: '<S333>/Switch5' incorporates:
             *  DataStoreRead: '<S330>/DataStore_VeSR1N_y_APM_DeratingModSts_FD5'
             */
            rtb_Switch5_fbo = SR1B_BLUEN_ac_DW.VeSR1N_y_APM_DeratingModSts_FD5;
        }

        /* End of Switch: '<S333>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_APM_DeratingModSts_FD5' incorporates:
         *  DataTypeConversion: '<S330>/Data Type Conversion3'
         *  Switch: '<S333>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_APM_DeratingModSts_FD5_Value(rtb_Switch5_fbo);

        /* Switch: '<S344>/Switch5' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_DeratingPower_SNA_Faild'
         *  Logic: '<S344>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_DeratingPower_SN_m))
        {
            /* Switch: '<S344>/Switch5' incorporates:
             *  UnitDelay: '<S344>/Unit Delay'
             */
            rtb_Switch5_jm = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gw0;
        }
        else
        {
            /* Switch: '<S344>/Switch5' incorporates:
             *  DataStoreRead: '<S330>/DataStore_VeSR1N_W_APM_DeratingPower_FD5'
             */
            rtb_Switch5_jm = SR1B_BLUEN_ac_DW.VeSR1N_W_APM_DeratingPower_FD5;
        }

        /* End of Switch: '<S344>/Switch5' */

        /* Outport: '<Root>/VeSR1B_W_APM_DeratingPower_FD5' incorporates:
         *  DataTypeConversion: '<S330>/Data Type Conversion4'
         *  Switch: '<S344>/Switch5'
         */
        (void)Rte_Write_VeSR1B_W_APM_DeratingPower_FD5_Value(((float32)
            rtb_Switch5_jm) * 50.0F);

        /* Switch: '<S346>/Switch5' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_DeratingReason_SNA_Faild'
         *  Logic: '<S346>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_DeratingReason_S_e))
        {
            /* Switch: '<S346>/Switch5' incorporates:
             *  UnitDelay: '<S346>/Unit Delay'
             */
            rtb_Switch5_ni = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ba;
        }
        else
        {
            /* Switch: '<S346>/Switch5' incorporates:
             *  DataStoreRead: '<S330>/DataStore_VeSR1N_y_APM_DeratingReason_FD5'
             */
            rtb_Switch5_ni = SR1B_BLUEN_ac_DW.VeSR1N_y_APM_DeratingReason_FD5;
        }

        /* End of Switch: '<S346>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_APM_DeratingReason_FD5' incorporates:
         *  DataTypeConversion: '<S330>/Data Type Conversion5'
         *  Switch: '<S346>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_APM_DeratingReason_FD5_Value(rtb_Switch5_ni);

        /* Switch: '<S347>/Switch5' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_EstPwrLoss_SNA_Faild'
         *  Logic: '<S347>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_EstPwrLoss_SNA_F_l))
        {
            /* Switch: '<S347>/Switch5' incorporates:
             *  UnitDelay: '<S347>/Unit Delay'
             */
            rtb_Switch5_lpu = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pew;
        }
        else
        {
            /* Switch: '<S347>/Switch5' incorporates:
             *  DataStoreRead: '<S330>/DataStore_VeSR1N_W_APM_EstPwrLoss_FD5'
             */
            rtb_Switch5_lpu = SR1B_BLUEN_ac_DW.VeSR1N_W_APM_EstPwrLoss_FD5;
        }

        /* End of Switch: '<S347>/Switch5' */

        /* Outport: '<Root>/VeSR1B_W_APM_EstPwrLoss_FD5' incorporates:
         *  DataTypeConversion: '<S330>/Data Type Conversion6'
         *  Switch: '<S347>/Switch5'
         */
        (void)Rte_Write_VeSR1B_W_APM_EstPwrLoss_FD5_Value(((float32)
            rtb_Switch5_lpu) * 2.0F);

        /* Switch: '<S348>/Switch5' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_FailureReason_SNA_Faild'
         *  Logic: '<S348>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_FailureReason_SN_c))
        {
            /* Switch: '<S348>/Switch5' incorporates:
             *  UnitDelay: '<S348>/Unit Delay'
             */
            rtb_Switch5_luo = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fbr;
        }
        else
        {
            /* Switch: '<S348>/Switch5' incorporates:
             *  DataStoreRead: '<S330>/DataStore_VeSR1N_y_APM_FailureReason_FD5'
             */
            rtb_Switch5_luo = SR1B_BLUEN_ac_DW.VeSR1N_y_APM_FailureReason_FD5;
        }

        /* End of Switch: '<S348>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_APM_FailureReason_FD5' incorporates:
         *  DataTypeConversion: '<S330>/Data Type Conversion7'
         *  Switch: '<S348>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_APM_FailureReason_FD5_Value(rtb_Switch5_luo);

        /* Switch: '<S349>/Switch5' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_FailureType_SNA_Faild'
         *  Logic: '<S349>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_FailureType_SNA__p))
        {
            /* Switch: '<S349>/Switch5' incorporates:
             *  UnitDelay: '<S349>/Unit Delay'
             */
            rtb_Switch5_fsb = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_al4;
        }
        else
        {
            /* Switch: '<S349>/Switch5' incorporates:
             *  DataStoreRead: '<S330>/DataStore_VeSR1N_y_APM_FailureType_FD5'
             */
            rtb_Switch5_fsb = SR1B_BLUEN_ac_DW.VeSR1N_y_APM_FailureType_FD5;
        }

        /* End of Switch: '<S349>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_APM_FailureType_FD5' incorporates:
         *  DataTypeConversion: '<S330>/Data Type Conversion8'
         *  Switch: '<S349>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_APM_FailureType_FD5_Value(rtb_Switch5_fsb);

        /* Switch: '<S350>/Switch5' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_HV_I_Fbk_SNA_Faild'
         *  Logic: '<S350>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_APM_HV_I_Fbk_SNA_Fai_e))
        {
            /* Switch: '<S350>/Switch5' incorporates:
             *  UnitDelay: '<S350>/Unit Delay'
             */
            rtb_Switch5_nh = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_np;
        }
        else
        {
            /* Switch: '<S350>/Switch5' incorporates:
             *  DataStoreRead: '<S330>/DataStore_VeSR1N_I_APM_HV_I_Fbk_FD5'
             */
            rtb_Switch5_nh = SR1B_BLUEN_ac_DW.VeSR1N_I_APM_HV_I_Fbk_FD5;
        }

        /* End of Switch: '<S350>/Switch5' */

        /* Outport: '<Root>/VeSR1B_I_APM_HV_I_Fbk_FD5' incorporates:
         *  DataTypeConversion: '<S330>/Data Type Conversion9'
         *  Switch: '<S350>/Switch5'
         */
        (void)Rte_Write_VeSR1B_I_APM_HV_I_Fbk_FD5_Value(((float32)rtb_Switch5_nh)
            * 0.002718F);

        /* Outport: '<Root>/VeSR1B_y_APM_CtrlSts_Fbk_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_CtrlSts_Fbk_SNA_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_CRC_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_E2E_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_MC_Faild'
         *  Product: '<S332>/Product'
         *  Product: '<S332>/Product1'
         *  Product: '<S332>/Product2'
         *  Product: '<S332>/Product3'
         *  Product: '<S332>/Product4'
         *  Sum: '<S332>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_CtrlSts_Fbk_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_CtrlSts_Fbk_SNA__i ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_DeratingModSts_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_DeratingModeStatus_SNA_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_CRC_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_E2E_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_MC_Faild'
         *  Product: '<S333>/Product'
         *  Product: '<S333>/Product1'
         *  Product: '<S333>/Product2'
         *  Product: '<S333>/Product3'
         *  Product: '<S333>/Product4'
         *  Sum: '<S333>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_DeratingModSts_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_DeratingModeStat_b ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_IdcHvSetPFdbk_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_IdcHvSetPFdbk_SNA_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_CRC_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_E2E_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_MC_Faild'
         *  Product: '<S334>/Product'
         *  Product: '<S334>/Product1'
         *  Product: '<S334>/Product2'
         *  Product: '<S334>/Product3'
         *  Product: '<S334>/Product4'
         *  Sum: '<S334>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_IdcHvSetPFdbk_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_IdcHvSetPFdbk_SN_b ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_InputPower_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_InputPower_SNA_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_CRC_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_E2E_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_MC_Faild'
         *  Product: '<S335>/Product'
         *  Product: '<S335>/Product1'
         *  Product: '<S335>/Product2'
         *  Product: '<S335>/Product3'
         *  Product: '<S335>/Product4'
         *  Sum: '<S335>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_InputPower_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_InputPower_SNA_F_i ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_LV_I_Fbk_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_LV_I_Fbk_SNA_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_CRC_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_E2E_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_MC_Faild'
         *  Product: '<S336>/Product'
         *  Product: '<S336>/Product1'
         *  Product: '<S336>/Product2'
         *  Product: '<S336>/Product3'
         *  Product: '<S336>/Product4'
         *  Sum: '<S336>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_LV_I_Fbk_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_LV_I_Fbk_SNA_Fai_l ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_LV_V_Fbk_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_LV_V_Fbk_SNA_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_CRC_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_E2E_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_MC_Faild'
         *  Product: '<S337>/Product'
         *  Product: '<S337>/Product1'
         *  Product: '<S337>/Product2'
         *  Product: '<S337>/Product3'
         *  Product: '<S337>/Product4'
         *  Sum: '<S337>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_LV_V_Fbk_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_LV_V_Fbk_SNA_Fai_k ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_OutputPower_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_OutputPower_SNA_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_CRC_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_E2E_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_MC_Faild'
         *  Product: '<S338>/Product'
         *  Product: '<S338>/Product1'
         *  Product: '<S338>/Product2'
         *  Product: '<S338>/Product3'
         *  Product: '<S338>/Product4'
         *  Sum: '<S338>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_OutputPower_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_OutputPower_SNA__b ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_PSFB_Temp1_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_PSFB_Temp1_SNA_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_CRC_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_E2E_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_MC_Faild'
         *  Product: '<S339>/Product'
         *  Product: '<S339>/Product1'
         *  Product: '<S339>/Product2'
         *  Product: '<S339>/Product3'
         *  Product: '<S339>/Product4'
         *  Sum: '<S339>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_PSFB_Temp1_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_PSFB_Temp1_SNA_F_g ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_PSFB_Temp2_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_PSFB_Temp2_SNA_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_CRC_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_E2E_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_MC_Faild'
         *  Product: '<S340>/Product'
         *  Product: '<S340>/Product1'
         *  Product: '<S340>/Product2'
         *  Product: '<S340>/Product3'
         *  Product: '<S340>/Product4'
         *  Sum: '<S340>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_PSFB_Temp2_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_PSFB_Temp2_SNA_F_h ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_TempColdPlate_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_TempColdPlate_SNA_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_CRC_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_E2E_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_MC_Faild'
         *  Product: '<S341>/Product'
         *  Product: '<S341>/Product1'
         *  Product: '<S341>/Product2'
         *  Product: '<S341>/Product3'
         *  Product: '<S341>/Product4'
         *  Sum: '<S341>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_TempColdPlate_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_TempColdPlate_SN_k ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_UtilPctOfDCDC_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_UtilPctOfDCDC_SNA_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_CRC_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_E2E_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_MC_Faild'
         *  Product: '<S342>/Product'
         *  Product: '<S342>/Product1'
         *  Product: '<S342>/Product2'
         *  Product: '<S342>/Product3'
         *  Product: '<S342>/Product4'
         *  Sum: '<S342>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_UtilPctOfDCDC_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_UtilPctOfDCDC_SN_a ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_Water_Temp_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_CRC_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_E2E_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_MC_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_Water_Temp_SNA_Faild'
         *  Product: '<S343>/Product'
         *  Product: '<S343>/Product1'
         *  Product: '<S343>/Product2'
         *  Product: '<S343>/Product3'
         *  Product: '<S343>/Product4'
         *  Sum: '<S343>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_Water_Temp_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_Water_Temp_SNA_F_l ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_DeratingPower_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_DeratingPower_SNA_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_CRC_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_E2E_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_MC_Faild'
         *  Product: '<S344>/Product'
         *  Product: '<S344>/Product1'
         *  Product: '<S344>/Product2'
         *  Product: '<S344>/Product3'
         *  Product: '<S344>/Product4'
         *  Sum: '<S344>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_DeratingPower_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_DeratingPower_SN_m ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_Buck_Temp_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_Buck_Temp_SNA_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_CRC_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_E2E_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_MC_Faild'
         *  Product: '<S345>/Product'
         *  Product: '<S345>/Product1'
         *  Product: '<S345>/Product2'
         *  Product: '<S345>/Product3'
         *  Product: '<S345>/Product4'
         *  Sum: '<S345>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_Buck_Temp_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_Buck_Temp_SNA_Fa_p ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_DeratingReason_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_DeratingReason_SNA_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_CRC_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_E2E_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_MC_Faild'
         *  Product: '<S346>/Product'
         *  Product: '<S346>/Product1'
         *  Product: '<S346>/Product2'
         *  Product: '<S346>/Product3'
         *  Product: '<S346>/Product4'
         *  Sum: '<S346>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_DeratingReason_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_DeratingReason_S_e ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_EstPwrLoss_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_EstPwrLoss_SNA_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_CRC_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_E2E_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_MC_Faild'
         *  Product: '<S347>/Product'
         *  Product: '<S347>/Product1'
         *  Product: '<S347>/Product2'
         *  Product: '<S347>/Product3'
         *  Product: '<S347>/Product4'
         *  Sum: '<S347>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_EstPwrLoss_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_EstPwrLoss_SNA_F_l ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_FailureReason_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_FailureReason_SNA_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_CRC_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_E2E_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_MC_Faild'
         *  Product: '<S348>/Product'
         *  Product: '<S348>/Product1'
         *  Product: '<S348>/Product2'
         *  Product: '<S348>/Product3'
         *  Product: '<S348>/Product4'
         *  Sum: '<S348>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_FailureReason_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_FailureReason_SN_c ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_FailureType_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_FailureType_SNA_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_CRC_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_E2E_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_MC_Faild'
         *  Product: '<S349>/Product'
         *  Product: '<S349>/Product1'
         *  Product: '<S349>/Product2'
         *  Product: '<S349>/Product3'
         *  Product: '<S349>/Product4'
         *  Sum: '<S349>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_FailureType_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_FailureType_SNA__p ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_HV_I_Fbk_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_HV_I_Fbk_SNA_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_CRC_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_E2E_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_MC_Faild'
         *  Product: '<S350>/Product'
         *  Product: '<S350>/Product1'
         *  Product: '<S350>/Product2'
         *  Product: '<S350>/Product3'
         *  Product: '<S350>/Product4'
         *  Sum: '<S350>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_HV_I_Fbk_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_HV_I_Fbk_SNA_Fai_e ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_HV_V_Fbk_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_HV_V_Fbk_SNA_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_CRC_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_E2E_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_MC_Faild'
         *  Product: '<S351>/Product'
         *  Product: '<S351>/Product1'
         *  Product: '<S351>/Product2'
         *  Product: '<S351>/Product3'
         *  Product: '<S351>/Product4'
         *  Sum: '<S351>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_HV_V_Fbk_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_HV_V_Fbk_SNA_Fai_b ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_HvVsetPFdbk_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_HvVsetPFdbk_SNA_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_CRC_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_E2E_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_MC_Faild'
         *  Product: '<S352>/Product'
         *  Product: '<S352>/Product1'
         *  Product: '<S352>/Product2'
         *  Product: '<S352>/Product3'
         *  Product: '<S352>/Product4'
         *  Sum: '<S352>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_HvVsetPFdbk_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_HvVsetPFdbk_SNA__b ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_CurrentLimMode_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_CRC_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_E2E_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_MC_Faild'
         *  Product: '<S353>/Product'
         *  Product: '<S353>/Product1'
         *  Product: '<S353>/Product2'
         *  Product: '<S353>/Product4'
         *  Sum: '<S353>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_CurrentLimMode_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_HvOverVStatus_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_CRC_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_E2E_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_MC_Faild'
         *  Product: '<S354>/Product'
         *  Product: '<S354>/Product1'
         *  Product: '<S354>/Product2'
         *  Product: '<S354>/Product4'
         *  Sum: '<S354>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_HvOverVStatus_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_PowerLimitMode_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_CRC_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_E2E_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_MC_Faild'
         *  Product: '<S355>/Product'
         *  Product: '<S355>/Product1'
         *  Product: '<S355>/Product2'
         *  Product: '<S355>/Product4'
         *  Sum: '<S355>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_PowerLimitMode_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_APM_RecoveryAction_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_CRC_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_E2E_Faild'
         *  DataStoreRead: '<S330>/VeSR1N_b_APM_VDCM_FD5_MC_Faild'
         *  Product: '<S356>/Product'
         *  Product: '<S356>/Product1'
         *  Product: '<S356>/Product2'
         *  Product: '<S356>/Product4'
         *  Sum: '<S356>/Add'
         */
        (void)Rte_Write_VeSR1B_y_APM_RecoveryAction_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S332>/Unit Delay' incorporates:
         *  Switch: '<S332>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pcz = rtb_Switch5_fv5;

        /* Update for UnitDelay: '<S345>/Unit Delay' incorporates:
         *  Switch: '<S345>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_n4 = rtb_Switch5_ld4;

        /* Update for UnitDelay: '<S351>/Unit Delay' incorporates:
         *  Switch: '<S351>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bc = rtb_Switch5_aul;

        /* Update for UnitDelay: '<S354>/Unit Delay' incorporates:
         *  Switch: '<S354>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ggm = rtb_Switch5_dnr;

        /* Update for UnitDelay: '<S352>/Unit Delay' incorporates:
         *  Switch: '<S352>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jz = rtb_Switch5_pj;

        /* Update for UnitDelay: '<S334>/Unit Delay' incorporates:
         *  Switch: '<S334>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dc = rtb_Switch5_d4;

        /* Update for UnitDelay: '<S335>/Unit Delay' incorporates:
         *  Switch: '<S335>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jc = rtb_Switch5_ay;

        /* Update for UnitDelay: '<S336>/Unit Delay' incorporates:
         *  Switch: '<S336>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l1 = rtb_Switch5_f2p;

        /* Update for UnitDelay: '<S337>/Unit Delay' incorporates:
         *  Switch: '<S337>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dk = rtb_Switch5_cbj;

        /* Update for UnitDelay: '<S338>/Unit Delay' incorporates:
         *  Switch: '<S338>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lu = rtb_Switch5_lr;

        /* Update for UnitDelay: '<S355>/Unit Delay' incorporates:
         *  Switch: '<S355>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kqi = rtb_Switch5_oo5;

        /* Update for UnitDelay: '<S339>/Unit Delay' incorporates:
         *  Switch: '<S339>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dh = rtb_Switch5_bkq;

        /* Update for UnitDelay: '<S353>/Unit Delay' incorporates:
         *  Switch: '<S353>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pl = rtb_Switch5_a0;

        /* Update for UnitDelay: '<S340>/Unit Delay' incorporates:
         *  Switch: '<S340>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_k = rtb_Switch5_er;

        /* Update for UnitDelay: '<S356>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_neg = rtb_Switch5_cz1;

        /* Update for UnitDelay: '<S341>/Unit Delay' incorporates:
         *  Switch: '<S341>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_p0o = rtb_Switch5_k5;

        /* Update for UnitDelay: '<S342>/Unit Delay' incorporates:
         *  Switch: '<S342>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_k5 = rtb_Switch5_an;

        /* Update for UnitDelay: '<S343>/Unit Delay' incorporates:
         *  Switch: '<S343>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_m4o = rtb_Switch5_c4;

        /* Update for UnitDelay: '<S333>/Unit Delay' incorporates:
         *  Switch: '<S333>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_efu = rtb_Switch5_fbo;

        /* Update for UnitDelay: '<S344>/Unit Delay' incorporates:
         *  Switch: '<S344>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gw0 = rtb_Switch5_jm;

        /* Update for UnitDelay: '<S346>/Unit Delay' incorporates:
         *  Switch: '<S346>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ba = rtb_Switch5_ni;

        /* Update for UnitDelay: '<S347>/Unit Delay' incorporates:
         *  Switch: '<S347>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pew = rtb_Switch5_lpu;

        /* Update for UnitDelay: '<S348>/Unit Delay' incorporates:
         *  Switch: '<S348>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fbr = rtb_Switch5_luo;

        /* Update for UnitDelay: '<S349>/Unit Delay' incorporates:
         *  Switch: '<S349>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_al4 = rtb_Switch5_fsb;

        /* Update for UnitDelay: '<S350>/Unit Delay' incorporates:
         *  Switch: '<S350>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_np = rtb_Switch5_nh;
    }

    /* End of Logic: '<S311>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S311>/APM_VDCM_FD5_Time' */

    /* Merge: '<S9>/SR1N_b_APM_VDCM_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S311>/VeSR1N_b_APM_VDCM_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_APM_VDCM_FD5_Time_VeSR1N_b_APM_VDCM_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_pw);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_APM_VDCM_FD5_Pkt' */
}

/* Model step function for TID12 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BATTERY_HV2_FD11_Time(void)
                                /* Explicit Task: TESR1B_BATTERY_HV2_FD11_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_BATTERY_HV2_FD11_N;
    uint16 rtb_Switch5_c30;
    uint16 rtb_Switch5_dla;
    uint16 rtb_Switch5_my;
    uint16 rtb_Switch5_nr2;
    uint8 rtb_Switch5_gvc;
    uint8 rtb_Switch5_lzv;
    uint8 rtb_Switch5_mo1;
    uint8 rtb_Switch5_oyj;
    uint8 rtb_Switch5_pck;
    boolean rtb_TmpSignalConversionAtVeSR_j;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BATTERY_HV2_FD11_Pkt' incorporates:
     *  SubSystem: '<S10>/BATTERY_HV2_FD11_Time'
     */
    /* SignalConversion generated from: '<S359>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S10>/SR1N_b_BATTERY_HV2_FD11_NewEvent_merge'
     */
    rtb_VeSR1N_b_BATTERY_HV2_FD11_N =
        Rte_IrvRead_SR1B_BATTERY_HV2_FD11_Time_VeSR1N_b_BATTERY_HV2_FD11_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S359>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S10>/SR1N_b_BATTERY_HV2_FD11_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_j =
        Rte_IrvRead_SR1B_BATTERY_HV2_FD11_Time_VeSR1N_b_BATTERY_HV2_FD11_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S359>/BATTERY_HV2_FD11_Time' incorporates:
     *  EnablePort: '<S378>/Enable'
     */
    /* Logic: '<S359>/Logical Operator1' incorporates:
     *  Constant: '<S379>/Calib'
     */
    if (rtb_VeSR1N_b_BATTERY_HV2_FD11_N && (KeSR1B_b_BATTERY_HV2_FD11_Enbl))
    {
        /* Gain: '<S378>/Gain2' incorporates:
         *  Constant: '<S378>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_hd = false;

        /* Switch: '<S382>/Switch5' incorporates:
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_CRC_Failg'
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_E2E_Faild'
         *  Logic: '<S382>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_CRC_F) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_E2E_F))
        {
            /* Switch: '<S382>/Switch5' incorporates:
             *  UnitDelay: '<S382>/Unit Delay'
             */
            rtb_Switch5_my = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oy;
        }
        else
        {
            /* Switch: '<S382>/Switch5' incorporates:
             *  DataStoreRead: '<S378>/DataStore_VeSR1N_T_BMS_HV_LoTempThrs_FD11'
             */
            rtb_Switch5_my = SR1B_BLUEN_ac_DW.VeSR1N_T_BMS_HV_LoTempThrs_FD11;
        }

        /* End of Switch: '<S382>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_BMS_HV_LoTempThrs_FD11' incorporates:
         *  DataTypeConversion: '<S378>/Data Type Conversion'
         *  Switch: '<S382>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_BMS_HV_LoTempThrs_FD11_Value((((float32)
            rtb_Switch5_my) * 0.1F) - 40.0F);

        /* Switch: '<S381>/Switch5' incorporates:
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_CRC_Failg'
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_E2E_Faild'
         *  Logic: '<S381>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_CRC_F) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_E2E_F))
        {
            /* Switch: '<S381>/Switch5' incorporates:
             *  UnitDelay: '<S381>/Unit Delay'
             */
            rtb_Switch5_nr2 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_o5;
        }
        else
        {
            /* Switch: '<S381>/Switch5' incorporates:
             *  DataStoreRead: '<S378>/VeSR1N_T_BMS_HV_HiTempThrs_FD11'
             */
            rtb_Switch5_nr2 = SR1B_BLUEN_ac_DW.VeSR1N_T_BMS_HV_HiTempThrs_FD11;
        }

        /* End of Switch: '<S381>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_BMS_HV_HiTempThrs_FD11' incorporates:
         *  DataTypeConversion: '<S378>/Data Type Conversion1'
         *  Switch: '<S381>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_BMS_HV_HiTempThrs_FD11_Value((((float32)
            rtb_Switch5_nr2) * 0.1F) - 40.0F);

        /* Switch: '<S380>/Switch5' incorporates:
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_CRC_Failg'
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_E2E_Faild'
         *  DataStoreRead: '<S378>/VeSR1N_b_BMS_HV_SOC_AccuracySts_SNA_Faild'
         *  Logic: '<S380>/Logical Operator'
         */
        if (((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_CRC_F) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_E2E_F)) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BMS_HV_SOC_AccuracySts))
        {
            /* Switch: '<S380>/Switch5' incorporates:
             *  UnitDelay: '<S380>/Unit Delay'
             */
            rtb_Switch5_gvc = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ck;
        }
        else
        {
            /* Switch: '<S380>/Switch5' incorporates:
             *  DataStoreRead: '<S378>/DataStore_VeSR1N_y_BMS_HV_SOCAcrcyStsFD11'
             */
            rtb_Switch5_gvc = SR1B_BLUEN_ac_DW.VeSR1N_y_BMS_HV_SOCAcrcyStsFD11;
        }

        /* End of Switch: '<S380>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_BMS_HV_SOCAcrcyStsFD11' incorporates:
         *  DataTypeConversion: '<S378>/Data Type Conversion2'
         *  Switch: '<S380>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_BMS_HV_SOCAcrcyStsFD11_Value(rtb_Switch5_gvc);

        /* Switch: '<S383>/Switch5' incorporates:
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_CRC_Failg'
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_E2E_Faild'
         *  Logic: '<S383>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_CRC_F) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_E2E_F))
        {
            /* Switch: '<S383>/Switch5' incorporates:
             *  UnitDelay: '<S383>/Unit Delay'
             */
            rtb_Switch5_mo1 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_j5j;
        }
        else
        {
            /* Switch: '<S383>/Switch5' incorporates:
             *  DataStoreRead: '<S378>/DataStore_VeSR1N_Pct_BMS_HV_SOC_Max_FD11'
             */
            rtb_Switch5_mo1 = SR1B_BLUEN_ac_DW.VeSR1N_Pct_BMS_HV_SOC_Max_FD11;
        }

        /* End of Switch: '<S383>/Switch5' */

        /* Outport: '<Root>/VeSR1B_Pct_BMS_HV_SOC_Max_FD11' incorporates:
         *  DataTypeConversion: '<S378>/Data Type Conversion3'
         *  Switch: '<S383>/Switch5'
         */
        (void)Rte_Write_VeSR1B_Pct_BMS_HV_SOC_Max_FD11_Value(((float32)
            rtb_Switch5_mo1) * 0.392157F);

        /* Switch: '<S384>/Switch5' incorporates:
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_CRC_Failg'
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_E2E_Faild'
         *  Logic: '<S384>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_CRC_F) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_E2E_F))
        {
            /* Switch: '<S384>/Switch5' incorporates:
             *  UnitDelay: '<S384>/Unit Delay'
             */
            rtb_Switch5_oyj = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_eqo;
        }
        else
        {
            /* Switch: '<S384>/Switch5' incorporates:
             *  DataStoreRead: '<S378>/DataStore_VeSR1N_Pct_BMS_HV_SOC_Min_FD11'
             */
            rtb_Switch5_oyj = SR1B_BLUEN_ac_DW.VeSR1N_Pct_BMS_HV_SOC_Min_FD11;
        }

        /* End of Switch: '<S384>/Switch5' */

        /* Outport: '<Root>/VeSR1B_Pct_BMS_HV_SOC_Min_FD11' incorporates:
         *  DataTypeConversion: '<S378>/Data Type Conversion4'
         *  Switch: '<S384>/Switch5'
         */
        (void)Rte_Write_VeSR1B_Pct_BMS_HV_SOC_Min_FD11_Value(((float32)
            rtb_Switch5_oyj) * 0.391257F);

        /* Switch: '<S385>/Switch5' incorporates:
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_CRC_Failg'
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_E2E_Faild'
         *  Logic: '<S385>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_CRC_F) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_E2E_F))
        {
            /* Switch: '<S385>/Switch5' incorporates:
             *  UnitDelay: '<S385>/Unit Delay'
             */
            rtb_Switch5_pck = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cq5;
        }
        else
        {
            /* Switch: '<S385>/Switch5' incorporates:
             *  DataStoreRead: '<S378>/DataStore_VeSR1N_b_HEV_OnRq_BPCM_FD11'
             */
            rtb_Switch5_pck = SR1B_BLUEN_ac_DW.VeSR1N_b_HEV_OnRq_BPCM_FD11;
        }

        /* End of Switch: '<S385>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_HEV_OnRq_BPCM_FD11' incorporates:
         *  DataTypeConversion: '<S378>/Data Type Conversion5'
         *  Switch: '<S385>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_HEV_OnRq_BPCM_FD11_Value(((sint32)
            rtb_Switch5_pck) != 0);

        /* Switch: '<S386>/Switch5' incorporates:
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_CRC_Failg'
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_E2E_Faild'
         *  Logic: '<S386>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_CRC_F) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_E2E_F))
        {
            /* Switch: '<S386>/Switch5' incorporates:
             *  UnitDelay: '<S386>/Unit Delay'
             */
            rtb_Switch5_c30 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kw;
        }
        else
        {
            /* Switch: '<S386>/Switch5' incorporates:
             *  DataStoreRead: '<S378>/DataStore_VeSR1N_h_HVBatCelVoltHiThrsFD11'
             */
            rtb_Switch5_c30 = SR1B_BLUEN_ac_DW.VeSR1N_h_HVBatCelVoltHiThrsFD11;
        }

        /* End of Switch: '<S386>/Switch5' */

        /* Outport: '<Root>/VeSR1B_h_HVBatCelVoltHiThrsFD11' incorporates:
         *  DataTypeConversion: '<S378>/Data Type Conversion6'
         *  Switch: '<S386>/Switch5'
         */
        (void)Rte_Write_VeSR1B_h_HVBatCelVoltHiThrsFD11_Value(((float32)
            rtb_Switch5_c30) * 0.001F);

        /* Switch: '<S387>/Switch5' incorporates:
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_CRC_Failg'
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_E2E_Faild'
         *  Logic: '<S387>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_CRC_F) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_E2E_F))
        {
            /* Switch: '<S387>/Switch5' incorporates:
             *  UnitDelay: '<S387>/Unit Delay'
             */
            rtb_Switch5_dla = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nz;
        }
        else
        {
            /* Switch: '<S387>/Switch5' incorporates:
             *  DataStoreRead: '<S378>/DataStore_VeSR1N_h_HVBatCelVoltLoThrsFD11'
             */
            rtb_Switch5_dla = SR1B_BLUEN_ac_DW.VeSR1N_h_HVBatCelVoltLoThrsFD11;
        }

        /* End of Switch: '<S387>/Switch5' */

        /* Outport: '<Root>/VeSR1B_h_HVBatCelVoltLoThrsFD11' incorporates:
         *  DataTypeConversion: '<S378>/Data Type Conversion7'
         *  Switch: '<S387>/Switch5'
         */
        (void)Rte_Write_VeSR1B_h_HVBatCelVoltLoThrsFD11_Value(((float32)
            rtb_Switch5_dla) * 0.001F);

        /* Switch: '<S388>/Switch5' incorporates:
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_CRC_Failg'
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_E2E_Faild'
         *  Logic: '<S388>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_CRC_F) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_E2E_F))
        {
            /* Switch: '<S388>/Switch5' incorporates:
             *  UnitDelay: '<S388>/Unit Delay'
             */
            rtb_Switch5_lzv = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_a4;
        }
        else
        {
            /* Switch: '<S388>/Switch5' incorporates:
             *  DataStoreRead: '<S378>/DataStore_VeSR1N_y_MC_BATHV2_FD11'
             */
            rtb_Switch5_lzv = SR1B_BLUEN_ac_DW.VeSR1N_y_MC_BATHV2_FD11;
        }

        /* End of Switch: '<S388>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MC_BATHV2_FD11' incorporates:
         *  DataTypeConversion: '<S378>/Data Type Conversion8'
         *  Switch: '<S388>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MC_BATHV2_FD11_Value(rtb_Switch5_lzv);

        /* Outport: '<Root>/VeSR1B_y_BMS_HV_SOCAcrcyStsFD11_SigSts' incorporates:
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_CRC_Faild'
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_E2E_Faild'
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_MC_Faild'
         *  DataStoreRead: '<S378>/VeSR1N_b_BMS_HV_SOC_AccuracySts_SNA_Faild'
         *  Product: '<S380>/Product'
         *  Product: '<S380>/Product1'
         *  Product: '<S380>/Product2'
         *  Product: '<S380>/Product3'
         *  Product: '<S380>/Product4'
         *  Sum: '<S380>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BMS_HV_SOCAcrcyStsFD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_CRC_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_MC_Fa ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BMS_HV_SOC_AccuracySts
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_E2E_F ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BMS_HV_HiTempThrs_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_CRC_Faild'
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_E2E_Faild'
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_MC_Faild'
         *  Product: '<S381>/Product'
         *  Product: '<S381>/Product1'
         *  Product: '<S381>/Product2'
         *  Product: '<S381>/Product4'
         *  Sum: '<S381>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BMS_HV_HiTempThrs_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_CRC_g ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_MC_Fa ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_E2E_F ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BMS_HV_LoTempThrs_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_CRC_Faild'
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_E2E_Faild'
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_MC_Faild'
         *  Product: '<S382>/Product'
         *  Product: '<S382>/Product1'
         *  Product: '<S382>/Product2'
         *  Product: '<S382>/Product4'
         *  Sum: '<S382>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BMS_HV_LoTempThrs_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_CRC_g ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_MC_Fa ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_E2E_F ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BMS_HV_SOC_Max_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_CRC_Faild'
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_E2E_Faild'
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_MC_Faild'
         *  Product: '<S383>/Product'
         *  Product: '<S383>/Product1'
         *  Product: '<S383>/Product2'
         *  Product: '<S383>/Product4'
         *  Sum: '<S383>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BMS_HV_SOC_Max_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_CRC_g ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_MC_Fa ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_E2E_F ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BMS_HV_SOC_Min_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_CRC_Faild'
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_E2E_Faild'
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_MC_Faild'
         *  Product: '<S384>/Product'
         *  Product: '<S384>/Product1'
         *  Product: '<S384>/Product2'
         *  Product: '<S384>/Product4'
         *  Sum: '<S384>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BMS_HV_SOC_Min_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_CRC_g ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_MC_Fa ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_E2E_F ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_HEV_OnRq_BPCM_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_CRC_Faild'
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_E2E_Faild'
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_MC_Faild'
         *  Product: '<S385>/Product'
         *  Product: '<S385>/Product1'
         *  Product: '<S385>/Product2'
         *  Product: '<S385>/Product4'
         *  Sum: '<S385>/Add'
         */
        (void)Rte_Write_VeSR1B_y_HEV_OnRq_BPCM_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_CRC_g ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_MC_Fa ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_E2E_F ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_HVBatCelVoltHiThrsFD11_SigSts' incorporates:
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_CRC_Faild'
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_E2E_Faild'
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_MC_Faild'
         *  Product: '<S386>/Product'
         *  Product: '<S386>/Product1'
         *  Product: '<S386>/Product2'
         *  Product: '<S386>/Product4'
         *  Sum: '<S386>/Add'
         */
        (void)Rte_Write_VeSR1B_y_HVBatCelVoltHiThrsFD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_CRC_g ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_MC_Fa ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_E2E_F ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_HVBatCelVoltLoThrsFD11_SigSts' incorporates:
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_CRC_Faild'
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_E2E_Faild'
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_MC_Faild'
         *  Product: '<S387>/Product'
         *  Product: '<S387>/Product1'
         *  Product: '<S387>/Product2'
         *  Product: '<S387>/Product4'
         *  Sum: '<S387>/Add'
         */
        (void)Rte_Write_VeSR1B_y_HVBatCelVoltLoThrsFD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_CRC_g ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_MC_Fa ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_E2E_F ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MC_BATHV2_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_CRC_Faild'
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_E2E_Faild'
         *  DataStoreRead: '<S378>/VeSR1N_b_BATTERY_HV2_FD11_MC_Faild'
         *  Product: '<S388>/Product'
         *  Product: '<S388>/Product1'
         *  Product: '<S388>/Product2'
         *  Product: '<S388>/Product4'
         *  Sum: '<S388>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MC_BATHV2_FD11_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_CRC_g ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_MC_Fa
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_E2E_F ? 1 : 0)
                      * 16)))));

        /* Update for UnitDelay: '<S382>/Unit Delay' incorporates:
         *  Switch: '<S382>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oy = rtb_Switch5_my;

        /* Update for UnitDelay: '<S381>/Unit Delay' incorporates:
         *  Switch: '<S381>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_o5 = rtb_Switch5_nr2;

        /* Update for UnitDelay: '<S380>/Unit Delay' incorporates:
         *  Switch: '<S380>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ck = rtb_Switch5_gvc;

        /* Update for UnitDelay: '<S383>/Unit Delay' incorporates:
         *  Switch: '<S383>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_j5j = rtb_Switch5_mo1;

        /* Update for UnitDelay: '<S384>/Unit Delay' incorporates:
         *  Switch: '<S384>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_eqo = rtb_Switch5_oyj;

        /* Update for UnitDelay: '<S385>/Unit Delay' incorporates:
         *  Switch: '<S385>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cq5 = rtb_Switch5_pck;

        /* Update for UnitDelay: '<S386>/Unit Delay' incorporates:
         *  Switch: '<S386>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kw = rtb_Switch5_c30;

        /* Update for UnitDelay: '<S387>/Unit Delay' incorporates:
         *  Switch: '<S387>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nz = rtb_Switch5_dla;

        /* Update for UnitDelay: '<S388>/Unit Delay' incorporates:
         *  Switch: '<S388>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_a4 = rtb_Switch5_lzv;
    }

    /* End of Logic: '<S359>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S359>/BATTERY_HV2_FD11_Time' */

    /* Merge: '<S10>/SR1N_b_BATTERY_HV2_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S359>/VeSR1N_b_BATTERY_HV2_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV2_FD11_Time_VeSR1N_b_BATTERY_HV2_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_hd);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BATTERY_HV2_FD11_Pkt' */
}

/* Model step function for TID13 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BATTERY_HV2_FD5_Time(void)
                                 /* Explicit Task: TESR1B_BATTERY_HV2_FD5_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_BATTERY_HV2_FD5_Ne;
    uint16 rtb_Switch5_ft;
    uint16 rtb_Switch5_j4;
    uint16 rtb_Switch5_jcy;
    uint16 rtb_Switch5_pen;
    uint8 rtb_Switch5_c1;
    uint8 rtb_Switch5_h1o;
    uint8 rtb_Switch5_hre;
    uint8 rtb_Switch5_hzo;
    uint8 rtb_Switch5_n0;
    boolean rtb_TmpSignalConversionAtVeSR_e;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BATTERY_HV2_FD5_Pkt' incorporates:
     *  SubSystem: '<S11>/BATTERY_HV2_FD5_Time'
     */
    /* SignalConversion generated from: '<S391>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S11>/SR1N_b_BATTERY_HV2_FD5_NewEvent_merge'
     */
    rtb_VeSR1N_b_BATTERY_HV2_FD5_Ne =
        Rte_IrvRead_SR1B_BATTERY_HV2_FD5_Time_VeSR1N_b_BATTERY_HV2_FD5_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S391>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S11>/SR1N_b_BATTERY_HV2_FD5_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_e =
        Rte_IrvRead_SR1B_BATTERY_HV2_FD5_Time_VeSR1N_b_BATTERY_HV2_FD5_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S391>/BATTERY_HV2_FD5_Time' incorporates:
     *  EnablePort: '<S410>/Enable'
     */
    /* Logic: '<S391>/Logical Operator1' incorporates:
     *  Constant: '<S411>/Calib'
     */
    if (rtb_VeSR1N_b_BATTERY_HV2_FD5_Ne && (KeSR1B_b_BATTERY_HV2_FD5_Enbl))
    {
        /* Gain: '<S410>/Gain2' incorporates:
         *  Constant: '<S410>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_n0 = false;

        /* Switch: '<S414>/Switch5' incorporates:
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_CRC_Failg'
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_E2E_Faild'
         *  Logic: '<S414>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_E2E_Fa))
        {
            /* Switch: '<S414>/Switch5' incorporates:
             *  UnitDelay: '<S414>/Unit Delay'
             */
            rtb_Switch5_ft = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mg;
        }
        else
        {
            /* Switch: '<S414>/Switch5' incorporates:
             *  DataStoreRead: '<S410>/DataStore_VeSR1N_T_BMS_HV_LoTempThrsh_FD5'
             */
            rtb_Switch5_ft = SR1B_BLUEN_ac_DW.VeSR1N_T_BMS_HV_LoTempThrsh_FD5;
        }

        /* End of Switch: '<S414>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_BMS_HV_LoTempThrsh_FD5' incorporates:
         *  DataTypeConversion: '<S410>/Data Type Conversion'
         *  Switch: '<S414>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_BMS_HV_LoTempThrsh_FD5_Value((((float32)
            rtb_Switch5_ft) * 0.1F) - 40.0F);

        /* Switch: '<S413>/Switch5' incorporates:
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_CRC_Failg'
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_E2E_Faild'
         *  Logic: '<S413>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_E2E_Fa))
        {
            /* Switch: '<S413>/Switch5' incorporates:
             *  UnitDelay: '<S413>/Unit Delay'
             */
            rtb_Switch5_jcy = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ao;
        }
        else
        {
            /* Switch: '<S413>/Switch5' incorporates:
             *  DataStoreRead: '<S410>/VeSR1N_T_BMS_HV_HiTempThrsh_FD5'
             */
            rtb_Switch5_jcy = SR1B_BLUEN_ac_DW.VeSR1N_T_BMS_HV_HiTempThrsh_FD5;
        }

        /* End of Switch: '<S413>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_BMS_HV_HiTempThrsh_FD5' incorporates:
         *  DataTypeConversion: '<S410>/Data Type Conversion1'
         *  Switch: '<S413>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_BMS_HV_HiTempThrsh_FD5_Value((((float32)
            rtb_Switch5_jcy) * 0.1F) - 40.0F);

        /* Switch: '<S412>/Switch5' incorporates:
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_CRC_Failg'
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_E2E_Faild'
         *  DataStoreRead: '<S410>/VeSR1N_b_BMS_HV_SOC_AccuracySts_SNA_Faild'
         *  Logic: '<S412>/Logical Operator'
         */
        if (((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_E2E_Fa)) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BMS_HV_SOC_AccuracyS_f))
        {
            /* Switch: '<S412>/Switch5' incorporates:
             *  UnitDelay: '<S412>/Unit Delay'
             */
            rtb_Switch5_hre = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bxs;
        }
        else
        {
            /* Switch: '<S412>/Switch5' incorporates:
             *  DataStoreRead: '<S410>/DataStore_VeSR1N_y_BMS_HV_SOCAcrcySts_FD5'
             */
            rtb_Switch5_hre = SR1B_BLUEN_ac_DW.VeSR1N_y_BMS_HV_SOCAcrcySts_FD5;
        }

        /* End of Switch: '<S412>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_BMS_HV_SOCAcrcySts_FD5' incorporates:
         *  DataTypeConversion: '<S410>/Data Type Conversion2'
         *  Switch: '<S412>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_BMS_HV_SOCAcrcySts_FD5_Value(rtb_Switch5_hre);

        /* Switch: '<S415>/Switch5' incorporates:
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_CRC_Failg'
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_E2E_Faild'
         *  Logic: '<S415>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_E2E_Fa))
        {
            /* Switch: '<S415>/Switch5' incorporates:
             *  UnitDelay: '<S415>/Unit Delay'
             */
            rtb_Switch5_n0 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ivu;
        }
        else
        {
            /* Switch: '<S415>/Switch5' incorporates:
             *  DataStoreRead: '<S410>/DataStore_VeSR1N_Pct_BMS_HV_SOC_Max_FD5'
             */
            rtb_Switch5_n0 = SR1B_BLUEN_ac_DW.VeSR1N_Pct_BMS_HV_SOC_Max_FD5;
        }

        /* End of Switch: '<S415>/Switch5' */

        /* Outport: '<Root>/VeSR1B_Pct_BMS_HV_SOC_Max_FD5' incorporates:
         *  DataTypeConversion: '<S410>/Data Type Conversion3'
         *  Switch: '<S415>/Switch5'
         */
        (void)Rte_Write_VeSR1B_Pct_BMS_HV_SOC_Max_FD5_Value(((float32)
            rtb_Switch5_n0) * 0.392157F);

        /* Switch: '<S416>/Switch5' incorporates:
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_CRC_Failg'
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_E2E_Faild'
         *  Logic: '<S416>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_E2E_Fa))
        {
            /* Switch: '<S416>/Switch5' incorporates:
             *  UnitDelay: '<S416>/Unit Delay'
             */
            rtb_Switch5_h1o = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nti;
        }
        else
        {
            /* Switch: '<S416>/Switch5' incorporates:
             *  DataStoreRead: '<S410>/DataStore_VeSR1N_Pct_BMS_HV_SOC_Min_FD5'
             */
            rtb_Switch5_h1o = SR1B_BLUEN_ac_DW.VeSR1N_Pct_BMS_HV_SOC_Min_FD5;
        }

        /* End of Switch: '<S416>/Switch5' */

        /* Outport: '<Root>/VeSR1B_Pct_BMS_HV_SOC_Min_FD5' incorporates:
         *  DataTypeConversion: '<S410>/Data Type Conversion4'
         *  Switch: '<S416>/Switch5'
         */
        (void)Rte_Write_VeSR1B_Pct_BMS_HV_SOC_Min_FD5_Value(((float32)
            rtb_Switch5_h1o) * 0.391257F);

        /* Switch: '<S417>/Switch5' incorporates:
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_CRC_Failg'
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_E2E_Faild'
         *  Logic: '<S417>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_E2E_Fa))
        {
            /* Switch: '<S417>/Switch5' incorporates:
             *  UnitDelay: '<S417>/Unit Delay'
             */
            rtb_Switch5_hzo = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_og;
        }
        else
        {
            /* Switch: '<S417>/Switch5' incorporates:
             *  DataStoreRead: '<S410>/DataStore_VeSR1N_b_HEV_OnRq_BPCM_FD5'
             */
            rtb_Switch5_hzo = SR1B_BLUEN_ac_DW.VeSR1N_b_HEV_OnRq_BPCM_FD5;
        }

        /* End of Switch: '<S417>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_HEV_OnRq_BPCM_FD5' incorporates:
         *  DataTypeConversion: '<S410>/Data Type Conversion5'
         *  Switch: '<S417>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_HEV_OnRq_BPCM_FD5_Value(((sint32)
            rtb_Switch5_hzo) != 0);

        /* Switch: '<S418>/Switch5' incorporates:
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_CRC_Failg'
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_E2E_Faild'
         *  Logic: '<S418>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_E2E_Fa))
        {
            /* Switch: '<S418>/Switch5' incorporates:
             *  UnitDelay: '<S418>/Unit Delay'
             */
            rtb_Switch5_j4 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ed;
        }
        else
        {
            /* Switch: '<S418>/Switch5' incorporates:
             *  DataStoreRead: '<S410>/DataStore_VeSR1N_h_HVBatCelVoltHiThrshFD5'
             */
            rtb_Switch5_j4 = SR1B_BLUEN_ac_DW.VeSR1N_h_HVBatCelVoltHiThrshFD5;
        }

        /* End of Switch: '<S418>/Switch5' */

        /* Outport: '<Root>/VeSR1B_h_HVBatCelVoltHiThrshFD5' incorporates:
         *  DataTypeConversion: '<S410>/Data Type Conversion6'
         *  Switch: '<S418>/Switch5'
         */
        (void)Rte_Write_VeSR1B_h_HVBatCelVoltHiThrshFD5_Value(((float32)
            rtb_Switch5_j4) * 0.001F);

        /* Switch: '<S419>/Switch5' incorporates:
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_CRC_Failg'
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_E2E_Faild'
         *  Logic: '<S419>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_E2E_Fa))
        {
            /* Switch: '<S419>/Switch5' incorporates:
             *  UnitDelay: '<S419>/Unit Delay'
             */
            rtb_Switch5_pen = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cpy;
        }
        else
        {
            /* Switch: '<S419>/Switch5' incorporates:
             *  DataStoreRead: '<S410>/DataStore_VeSR1N_h_HVBatCelVoltLoThrshFD5'
             */
            rtb_Switch5_pen = SR1B_BLUEN_ac_DW.VeSR1N_h_HVBatCelVoltLoThrshFD5;
        }

        /* End of Switch: '<S419>/Switch5' */

        /* Outport: '<Root>/VeSR1B_h_HVBatCelVoltLoThrshFD5' incorporates:
         *  DataTypeConversion: '<S410>/Data Type Conversion7'
         *  Switch: '<S419>/Switch5'
         */
        (void)Rte_Write_VeSR1B_h_HVBatCelVoltLoThrshFD5_Value(((float32)
            rtb_Switch5_pen) * 0.001F);

        /* Switch: '<S420>/Switch5' incorporates:
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_CRC_Failg'
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_E2E_Faild'
         *  Logic: '<S420>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_E2E_Fa))
        {
            /* Switch: '<S420>/Switch5' incorporates:
             *  UnitDelay: '<S420>/Unit Delay'
             */
            rtb_Switch5_c1 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_knp;
        }
        else
        {
            /* Switch: '<S420>/Switch5' incorporates:
             *  DataStoreRead: '<S410>/DataStore_VeSR1N_y_MC_BATHV2_FD5'
             */
            rtb_Switch5_c1 = SR1B_BLUEN_ac_DW.VeSR1N_y_MC_BATHV2_FD5;
        }

        /* End of Switch: '<S420>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MC_BATHV2_FD5' incorporates:
         *  DataTypeConversion: '<S410>/Data Type Conversion8'
         *  Switch: '<S420>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MC_BATHV2_FD5_Value(rtb_Switch5_c1);

        /* Outport: '<Root>/VeSR1B_y_BMS_HV_SOCAcrcySts_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_CRC_Faild'
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_E2E_Faild'
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_MC_Faild'
         *  DataStoreRead: '<S410>/VeSR1N_b_BMS_HV_SOC_AccuracySts_SNA_Faild'
         *  Product: '<S412>/Product'
         *  Product: '<S412>/Product1'
         *  Product: '<S412>/Product2'
         *  Product: '<S412>/Product3'
         *  Product: '<S412>/Product4'
         *  Sum: '<S412>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BMS_HV_SOCAcrcySts_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_CRC__i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BMS_HV_SOC_AccuracyS_f
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BMS_HV_HiTempThrsh_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_CRC_Faild'
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_E2E_Faild'
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_MC_Faild'
         *  Product: '<S413>/Product'
         *  Product: '<S413>/Product1'
         *  Product: '<S413>/Product2'
         *  Product: '<S413>/Product4'
         *  Sum: '<S413>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BMS_HV_HiTempThrsh_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_CRC__i ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BMS_HV_LoTempThrsh_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_CRC_Faild'
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_E2E_Faild'
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_MC_Faild'
         *  Product: '<S414>/Product'
         *  Product: '<S414>/Product1'
         *  Product: '<S414>/Product2'
         *  Product: '<S414>/Product4'
         *  Sum: '<S414>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BMS_HV_LoTempThrsh_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_CRC__i ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BMS_HV_SOC_Max_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_CRC_Faild'
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_E2E_Faild'
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_MC_Faild'
         *  Product: '<S415>/Product'
         *  Product: '<S415>/Product1'
         *  Product: '<S415>/Product2'
         *  Product: '<S415>/Product4'
         *  Sum: '<S415>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BMS_HV_SOC_Max_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_CRC__i ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BMS_HV_SOC_Min_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_CRC_Faild'
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_E2E_Faild'
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_MC_Faild'
         *  Product: '<S416>/Product'
         *  Product: '<S416>/Product1'
         *  Product: '<S416>/Product2'
         *  Product: '<S416>/Product4'
         *  Sum: '<S416>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BMS_HV_SOC_Min_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_CRC__i ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_HEV_OnRq_BPCM_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_CRC_Faild'
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_E2E_Faild'
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_MC_Faild'
         *  Product: '<S417>/Product'
         *  Product: '<S417>/Product1'
         *  Product: '<S417>/Product2'
         *  Product: '<S417>/Product4'
         *  Sum: '<S417>/Add'
         */
        (void)Rte_Write_VeSR1B_y_HEV_OnRq_BPCM_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_CRC__i ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_HVBatCelVoltHiThrshFD5_SigSts' incorporates:
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_CRC_Faild'
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_E2E_Faild'
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_MC_Faild'
         *  Product: '<S418>/Product'
         *  Product: '<S418>/Product1'
         *  Product: '<S418>/Product2'
         *  Product: '<S418>/Product4'
         *  Sum: '<S418>/Add'
         */
        (void)Rte_Write_VeSR1B_y_HVBatCelVoltHiThrshFD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_CRC__i ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_HVBatCelVoltLoThrshFD5_SigSts' incorporates:
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_CRC_Faild'
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_E2E_Faild'
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_MC_Faild'
         *  Product: '<S419>/Product'
         *  Product: '<S419>/Product1'
         *  Product: '<S419>/Product2'
         *  Product: '<S419>/Product4'
         *  Sum: '<S419>/Add'
         */
        (void)Rte_Write_VeSR1B_y_HVBatCelVoltLoThrshFD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_CRC__i ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MC_BATHV2_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_CRC_Faild'
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_E2E_Faild'
         *  DataStoreRead: '<S410>/VeSR1N_b_BATTERY_HV2_FD5_MC_Faild'
         *  Product: '<S420>/Product'
         *  Product: '<S420>/Product1'
         *  Product: '<S420>/Product2'
         *  Product: '<S420>/Product4'
         *  Sum: '<S420>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MC_BATHV2_FD5_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_CRC__i ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_MC_Fai
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_E2E_Fa ? 1 : 0)
                      * 16)))));

        /* Update for UnitDelay: '<S414>/Unit Delay' incorporates:
         *  Switch: '<S414>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mg = rtb_Switch5_ft;

        /* Update for UnitDelay: '<S413>/Unit Delay' incorporates:
         *  Switch: '<S413>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ao = rtb_Switch5_jcy;

        /* Update for UnitDelay: '<S412>/Unit Delay' incorporates:
         *  Switch: '<S412>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bxs = rtb_Switch5_hre;

        /* Update for UnitDelay: '<S415>/Unit Delay' incorporates:
         *  Switch: '<S415>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ivu = rtb_Switch5_n0;

        /* Update for UnitDelay: '<S416>/Unit Delay' incorporates:
         *  Switch: '<S416>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nti = rtb_Switch5_h1o;

        /* Update for UnitDelay: '<S417>/Unit Delay' incorporates:
         *  Switch: '<S417>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_og = rtb_Switch5_hzo;

        /* Update for UnitDelay: '<S418>/Unit Delay' incorporates:
         *  Switch: '<S418>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ed = rtb_Switch5_j4;

        /* Update for UnitDelay: '<S419>/Unit Delay' incorporates:
         *  Switch: '<S419>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cpy = rtb_Switch5_pen;

        /* Update for UnitDelay: '<S420>/Unit Delay' incorporates:
         *  Switch: '<S420>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_knp = rtb_Switch5_c1;
    }

    /* End of Logic: '<S391>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S391>/BATTERY_HV2_FD5_Time' */

    /* Merge: '<S11>/SR1N_b_BATTERY_HV2_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S391>/VeSR1N_b_BATTERY_HV2_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV2_FD5_Time_VeSR1N_b_BATTERY_HV2_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_n0);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BATTERY_HV2_FD5_Pkt' */
}

/* Model step function for TID14 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BATTERY_HV_FD11_Time(void)
                                 /* Explicit Task: TESR1B_BATTERY_HV_FD11_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_BATTERY_HV_FD11_Ne;
    uint8 rtb_Switch5_bg;
    uint8 rtb_Switch5_hn;
    uint8 rtb_Switch5_ol;
    boolean rtb_TmpSignalConversionAtVeSR_m;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BATTERY_HV_FD11_Pkt' incorporates:
     *  SubSystem: '<S12>/BATTERY_HV_FD11_Time'
     */
    /* SignalConversion generated from: '<S423>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S12>/SR1N_b_BATTERY_HV_FD11_NewEvent_merge'
     */
    rtb_VeSR1N_b_BATTERY_HV_FD11_Ne =
        Rte_IrvRead_SR1B_BATTERY_HV_FD11_Time_VeSR1N_b_BATTERY_HV_FD11_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S423>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S12>/SR1N_b_BATTERY_HV_FD11_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_m =
        Rte_IrvRead_SR1B_BATTERY_HV_FD11_Time_VeSR1N_b_BATTERY_HV_FD11_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S423>/BATTERY_HV_FD11_Time' incorporates:
     *  EnablePort: '<S442>/Enable'
     */
    /* Logic: '<S423>/Logical Operator1' incorporates:
     *  Constant: '<S443>/Calib'
     */
    if (rtb_VeSR1N_b_BATTERY_HV_FD11_Ne && (KeSR1B_b_BATTERY_HV_FD11_Enbl))
    {
        /* Gain: '<S442>/Gain2' incorporates:
         *  Constant: '<S442>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_ndh = false;

        /* Switch: '<S445>/Switch5' incorporates:
         *  DataStoreRead: '<S442>/VeSR1N_b_BATTERY_HV_FD11_CRC_Failg'
         *  DataStoreRead: '<S442>/VeSR1N_b_BATTERY_HV_FD11_E2E_Faild'
         *  Logic: '<S445>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_FD11_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_FD11_E2E_Fa))
        {
            /* Switch: '<S445>/Switch5' incorporates:
             *  UnitDelay: '<S445>/Unit Delay'
             */
            rtb_Switch5_ol = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cl2;
        }
        else
        {
            /* Switch: '<S445>/Switch5' incorporates:
             *  DataStoreRead: '<S442>/DataStore_VeSR1N_b_ImpactHardwireV_FD11'
             */
            rtb_Switch5_ol = SR1B_BLUEN_ac_DW.VeSR1N_b_ImpactHardwireV_FD11;
        }

        /* End of Switch: '<S445>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_ImpactHardwireV_FD11' incorporates:
         *  DataTypeConversion: '<S442>/Data Type Conversion'
         *  Switch: '<S445>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_ImpactHardwireV_FD11_Value(((sint32)
            rtb_Switch5_ol) != 0);

        /* Switch: '<S444>/Switch5' incorporates:
         *  DataStoreRead: '<S442>/VeSR1N_b_BATTERY_HV_FD11_CRC_Failg'
         *  DataStoreRead: '<S442>/VeSR1N_b_BATTERY_HV_FD11_E2E_Faild'
         *  Logic: '<S444>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_FD11_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_FD11_E2E_Fa))
        {
            /* Switch: '<S444>/Switch5' incorporates:
             *  UnitDelay: '<S444>/Unit Delay'
             */
            rtb_Switch5_hn = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gcu;
        }
        else
        {
            /* Switch: '<S444>/Switch5' incorporates:
             *  DataStoreRead: '<S442>/VeSR1N_b_ImpactHardwire_FD11'
             */
            rtb_Switch5_hn = SR1B_BLUEN_ac_DW.VeSR1N_b_ImpactHardwire_FD11;
        }

        /* End of Switch: '<S444>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_ImpactHardwire_FD11' incorporates:
         *  DataTypeConversion: '<S442>/Data Type Conversion1'
         *  Switch: '<S444>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_ImpactHardwire_FD11_Value(((sint32)
            rtb_Switch5_hn) != 0);

        /* Switch: '<S446>/Switch5' incorporates:
         *  DataStoreRead: '<S442>/VeSR1N_b_BATTERY_HV_FD11_CRC_Failg'
         *  DataStoreRead: '<S442>/VeSR1N_b_BATTERY_HV_FD11_E2E_Faild'
         *  Logic: '<S446>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_FD11_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_FD11_E2E_Fa))
        {
            /* Switch: '<S446>/Switch5' incorporates:
             *  UnitDelay: '<S446>/Unit Delay'
             */
            rtb_Switch5_bg = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pqk;
        }
        else
        {
            /* Switch: '<S446>/Switch5' incorporates:
             *  DataStoreRead: '<S442>/DataStore_VeSR1N_y_MC_BHV1_FD11'
             */
            rtb_Switch5_bg = SR1B_BLUEN_ac_DW.VeSR1N_y_MC_BHV1_FD11;
        }

        /* End of Switch: '<S446>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MC_BHV1_FD11' incorporates:
         *  DataTypeConversion: '<S442>/Data Type Conversion2'
         *  Switch: '<S446>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MC_BHV1_FD11_Value(rtb_Switch5_bg);

        /* Outport: '<Root>/VeSR1B_y_ImpactHardwire_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S442>/VeSR1N_b_BATTERY_HV_FD11_CRC_Faild'
         *  DataStoreRead: '<S442>/VeSR1N_b_BATTERY_HV_FD11_E2E_Faild'
         *  DataStoreRead: '<S442>/VeSR1N_b_BATTERY_HV_FD11_MC_Faild'
         *  Product: '<S444>/Product'
         *  Product: '<S444>/Product1'
         *  Product: '<S444>/Product2'
         *  Product: '<S444>/Product4'
         *  Sum: '<S444>/Add'
         */
        (void)Rte_Write_VeSR1B_y_ImpactHardwire_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_FD11_CRC__d ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_FD11_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_FD11_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_ImpactHardwireV_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S442>/VeSR1N_b_BATTERY_HV_FD11_CRC_Faild'
         *  DataStoreRead: '<S442>/VeSR1N_b_BATTERY_HV_FD11_E2E_Faild'
         *  DataStoreRead: '<S442>/VeSR1N_b_BATTERY_HV_FD11_MC_Faild'
         *  Product: '<S445>/Product'
         *  Product: '<S445>/Product1'
         *  Product: '<S445>/Product2'
         *  Product: '<S445>/Product4'
         *  Sum: '<S445>/Add'
         */
        (void)Rte_Write_VeSR1B_y_ImpactHardwireV_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_FD11_CRC__d ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_FD11_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_FD11_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MC_BHV1_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S442>/VeSR1N_b_BATTERY_HV_FD11_CRC_Faild'
         *  DataStoreRead: '<S442>/VeSR1N_b_BATTERY_HV_FD11_E2E_Faild'
         *  DataStoreRead: '<S442>/VeSR1N_b_BATTERY_HV_FD11_MC_Faild'
         *  Product: '<S446>/Product'
         *  Product: '<S446>/Product1'
         *  Product: '<S446>/Product2'
         *  Product: '<S446>/Product4'
         *  Sum: '<S446>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MC_BHV1_FD11_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_FD11_CRC__d ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_FD11_MC_Fai
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_FD11_E2E_Fa ? 1 : 0)
                      * 16)))));

        /* Update for UnitDelay: '<S445>/Unit Delay' incorporates:
         *  Switch: '<S445>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cl2 = rtb_Switch5_ol;

        /* Update for UnitDelay: '<S444>/Unit Delay' incorporates:
         *  Switch: '<S444>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gcu = rtb_Switch5_hn;

        /* Update for UnitDelay: '<S446>/Unit Delay' incorporates:
         *  Switch: '<S446>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pqk = rtb_Switch5_bg;
    }

    /* End of Logic: '<S423>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S423>/BATTERY_HV_FD11_Time' */

    /* Merge: '<S12>/SR1N_b_BATTERY_HV_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S423>/VeSR1N_b_BATTERY_HV_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_FD11_Time_VeSR1N_b_BATTERY_HV_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_ndh);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BATTERY_HV_FD11_Pkt' */
}

/* Model step function for TID15 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BATTERY_HV_FD5_Time(void)
                                  /* Explicit Task: TESR1B_BATTERY_HV_FD5_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_BATTERY_HV_FD5_New;
    uint8 rtb_Switch5_ap;
    uint8 rtb_Switch5_ia5;
    uint8 rtb_Switch5_jp;
    boolean rtb_TmpSignalConversionAtVeSR_a;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BATTERY_HV_FD5_Pkt' incorporates:
     *  SubSystem: '<S13>/BATTERY_HV_FD5_Time'
     */
    /* SignalConversion generated from: '<S449>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S13>/SR1N_b_BATTERY_HV_FD5_NewEvent_merge'
     */
    rtb_VeSR1N_b_BATTERY_HV_FD5_New =
        Rte_IrvRead_SR1B_BATTERY_HV_FD5_Time_VeSR1N_b_BATTERY_HV_FD5_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S449>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S13>/SR1N_b_BATTERY_HV_FD5_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_a =
        Rte_IrvRead_SR1B_BATTERY_HV_FD5_Time_VeSR1N_b_BATTERY_HV_FD5_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S449>/BATTERY_HV_FD5_Time' incorporates:
     *  EnablePort: '<S468>/Enable'
     */
    /* Logic: '<S449>/Logical Operator1' incorporates:
     *  Constant: '<S469>/Calib'
     */
    if (rtb_VeSR1N_b_BATTERY_HV_FD5_New && (KeSR1B_b_BATTERY_HV_FD5_Enbl))
    {
        /* Gain: '<S468>/Gain2' incorporates:
         *  Constant: '<S468>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_mz = false;

        /* Switch: '<S471>/Switch5' incorporates:
         *  DataStoreRead: '<S468>/VeSR1N_b_BATTERY_HV_FD5_CRC_Failg'
         *  DataStoreRead: '<S468>/VeSR1N_b_BATTERY_HV_FD5_E2E_Faild'
         *  Logic: '<S471>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_FD5_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_FD5_E2E_Fai))
        {
            /* Switch: '<S471>/Switch5' incorporates:
             *  UnitDelay: '<S471>/Unit Delay'
             */
            rtb_Switch5_jp = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hr;
        }
        else
        {
            /* Switch: '<S471>/Switch5' incorporates:
             *  DataStoreRead: '<S468>/DataStore_VeSR1N_b_ImpactHardwireV_FD5'
             */
            rtb_Switch5_jp = SR1B_BLUEN_ac_DW.VeSR1N_b_ImpactHardwireV_FD5;
        }

        /* End of Switch: '<S471>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_ImpactHardwireV_FD5' incorporates:
         *  DataTypeConversion: '<S468>/Data Type Conversion'
         *  Switch: '<S471>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_ImpactHardwireV_FD5_Value(((sint32)
            rtb_Switch5_jp) != 0);

        /* Switch: '<S470>/Switch5' incorporates:
         *  DataStoreRead: '<S468>/VeSR1N_b_BATTERY_HV_FD5_CRC_Failg'
         *  DataStoreRead: '<S468>/VeSR1N_b_BATTERY_HV_FD5_E2E_Faild'
         *  Logic: '<S470>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_FD5_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_FD5_E2E_Fai))
        {
            /* Switch: '<S470>/Switch5' incorporates:
             *  UnitDelay: '<S470>/Unit Delay'
             */
            rtb_Switch5_ia5 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_c4s;
        }
        else
        {
            /* Switch: '<S470>/Switch5' incorporates:
             *  DataStoreRead: '<S468>/VeSR1N_b_ImpactHardwire_FD5'
             */
            rtb_Switch5_ia5 = SR1B_BLUEN_ac_DW.VeSR1N_b_ImpactHardwire_FD5;
        }

        /* End of Switch: '<S470>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_ImpactHardwire_FD5' incorporates:
         *  DataTypeConversion: '<S468>/Data Type Conversion1'
         *  Switch: '<S470>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_ImpactHardwire_FD5_Value(((sint32)
            rtb_Switch5_ia5) != 0);

        /* Switch: '<S472>/Switch5' incorporates:
         *  DataStoreRead: '<S468>/VeSR1N_b_BATTERY_HV_FD5_CRC_Failg'
         *  DataStoreRead: '<S468>/VeSR1N_b_BATTERY_HV_FD5_E2E_Faild'
         *  Logic: '<S472>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_FD5_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_FD5_E2E_Fai))
        {
            /* Switch: '<S472>/Switch5' incorporates:
             *  UnitDelay: '<S472>/Unit Delay'
             */
            rtb_Switch5_ap = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_a02;
        }
        else
        {
            /* Switch: '<S472>/Switch5' incorporates:
             *  DataStoreRead: '<S468>/DataStore_VeSR1N_y_MC_BHV1_FD5'
             */
            rtb_Switch5_ap = SR1B_BLUEN_ac_DW.VeSR1N_y_MC_BHV1_FD5;
        }

        /* End of Switch: '<S472>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MC_BHV1_FD5' incorporates:
         *  DataTypeConversion: '<S468>/Data Type Conversion2'
         *  Switch: '<S472>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MC_BHV1_FD5_Value(rtb_Switch5_ap);

        /* Outport: '<Root>/VeSR1B_y_ImpactHardwire_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S468>/VeSR1N_b_BATTERY_HV_FD5_CRC_Faild'
         *  DataStoreRead: '<S468>/VeSR1N_b_BATTERY_HV_FD5_E2E_Faild'
         *  DataStoreRead: '<S468>/VeSR1N_b_BATTERY_HV_FD5_MC_Faild'
         *  Product: '<S470>/Product'
         *  Product: '<S470>/Product1'
         *  Product: '<S470>/Product2'
         *  Product: '<S470>/Product4'
         *  Sum: '<S470>/Add'
         */
        (void)Rte_Write_VeSR1B_y_ImpactHardwire_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_FD5_CRC_F_p ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_FD5_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_FD5_E2E_Fai ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_ImpactHardwireV_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S468>/VeSR1N_b_BATTERY_HV_FD5_CRC_Faild'
         *  DataStoreRead: '<S468>/VeSR1N_b_BATTERY_HV_FD5_E2E_Faild'
         *  DataStoreRead: '<S468>/VeSR1N_b_BATTERY_HV_FD5_MC_Faild'
         *  Product: '<S471>/Product'
         *  Product: '<S471>/Product1'
         *  Product: '<S471>/Product2'
         *  Product: '<S471>/Product4'
         *  Sum: '<S471>/Add'
         */
        (void)Rte_Write_VeSR1B_y_ImpactHardwireV_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_FD5_CRC_F_p ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_FD5_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_FD5_E2E_Fai ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MC_BHV1_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S468>/VeSR1N_b_BATTERY_HV_FD5_CRC_Faild'
         *  DataStoreRead: '<S468>/VeSR1N_b_BATTERY_HV_FD5_E2E_Faild'
         *  DataStoreRead: '<S468>/VeSR1N_b_BATTERY_HV_FD5_MC_Faild'
         *  Product: '<S472>/Product'
         *  Product: '<S472>/Product1'
         *  Product: '<S472>/Product2'
         *  Product: '<S472>/Product4'
         *  Sum: '<S472>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MC_BHV1_FD5_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_FD5_CRC_F_p ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_FD5_MC_Fail
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_FD5_E2E_Fai ? 1 : 0)
                      * 16)))));

        /* Update for UnitDelay: '<S471>/Unit Delay' incorporates:
         *  Switch: '<S471>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hr = rtb_Switch5_jp;

        /* Update for UnitDelay: '<S470>/Unit Delay' incorporates:
         *  Switch: '<S470>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_c4s = rtb_Switch5_ia5;

        /* Update for UnitDelay: '<S472>/Unit Delay' incorporates:
         *  Switch: '<S472>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_a02 = rtb_Switch5_ap;
    }

    /* End of Logic: '<S449>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S449>/BATTERY_HV_FD5_Time' */

    /* Merge: '<S13>/SR1N_b_BATTERY_HV_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S449>/VeSR1N_b_BATTERY_HV_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_FD5_Time_VeSR1N_b_BATTERY_HV_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_mz);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BATTERY_HV_FD5_Pkt' */
}

/* Model step function for TID16 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BATTERY_HV_POWERLIMITS_FD11_Time(void)
                     /* Explicit Task: TESR1B_BATTERY_HV_POWERLIMITS_FD11_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_BATTERY_HV_POWER_m;
    uint16 rtb_Switch5_ciz;
    uint16 rtb_Switch5_crh;
    uint16 rtb_Switch5_dar;
    uint16 rtb_Switch5_fr;
    uint16 rtb_Switch5_fuk;
    uint16 rtb_Switch5_fw;
    uint16 rtb_Switch5_gm;
    uint16 rtb_Switch5_j2y;
    uint16 rtb_Switch5_jip;
    uint16 rtb_Switch5_lhwy;
    uint16 rtb_Switch5_mwg;
    uint16 rtb_Switch5_nf;
    uint16 rtb_Switch5_oicq;
    uint8 rtb_Switch5_i2;
    uint8 rtb_Switch5_lqm;
    uint8 rtb_Switch5_pj;
    boolean rtb_TmpSignalConversionAtVeSR_i;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BATTERY_HV_POWERLIMITS_FD11_Pkt' incorporates:
     *  SubSystem: '<S14>/BATTERY_HV_POWERLIMITS_FD11_Time'
     */
    /* SignalConversion generated from: '<S475>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S14>/SR1N_b_BATTERY_HV_POWERLIMITS_FD11_NewEvent_merge'
     */
    rtb_VeSR1N_b_BATTERY_HV_POWER_m =
        Rte_IrvRead_SR1B_BATTERY_HV_POWERLIMITS_FD11_Time_VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S475>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S14>/SR1N_b_BATTERY_HV_POWERLIMITS_FD11_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_i =
        Rte_IrvRead_SR1B_BATTERY_HV_POWERLIMITS_FD11_Time_VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S475>/BATTERY_HV_POWERLIMITS_FD11_Time' incorporates:
     *  EnablePort: '<S494>/Enable'
     */
    /* Logic: '<S475>/Logical Operator1' incorporates:
     *  Constant: '<S495>/Calib'
     */
    if (rtb_VeSR1N_b_BATTERY_HV_POWER_m &&
            (KeSR1B_b_BATTERY_HV_POWERLIMITS_FD11_Enbl))
    {
        /* Gain: '<S494>/Gain2' incorporates:
         *  Constant: '<S494>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_gx = false;

        /* Switch: '<S511>/Switch5' incorporates:
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_CRC_Failg'
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_E2E_Faild'
         *  Logic: '<S511>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMITS) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_n))
        {
            /* Switch: '<S511>/Switch5' incorporates:
             *  UnitDelay: '<S511>/Unit Delay'
             */
            rtb_Switch5_lqm = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bko;
        }
        else
        {
            /* Switch: '<S511>/Switch5' incorporates:
             *  DataStoreRead: '<S494>/DataStore_VeSR1N_b_BPCMCntctrsSTOWrn_FD11'
             */
            rtb_Switch5_lqm = SR1B_BLUEN_ac_DW.VeSR1N_b_BPCMCntctrsSTOWrn_FD11;
        }

        /* End of Switch: '<S511>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_BPCMCntctrsSTOWrn_FD11' incorporates:
         *  DataTypeConversion: '<S494>/Data Type Conversion'
         *  Switch: '<S511>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_BPCMCntctrsSTOWrn_FD11_Value(((sint32)
            rtb_Switch5_lqm) != 0);

        /* Switch: '<S510>/Switch5' incorporates:
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_CRC_Failg'
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_E2E_Faild'
         *  Logic: '<S510>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMITS) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_n))
        {
            /* Switch: '<S510>/Switch5' incorporates:
             *  UnitDelay: '<S510>/Unit Delay'
             */
            rtb_Switch5_i2 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ekf;
        }
        else
        {
            /* Switch: '<S510>/Switch5' incorporates:
             *  DataStoreRead: '<S494>/VeSR1N_b_BPCMCntctrsMTOWrn_FD11'
             */
            rtb_Switch5_i2 = SR1B_BLUEN_ac_DW.VeSR1N_b_BPCMCntctrsMTOWrn_FD11;
        }

        /* End of Switch: '<S510>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_BPCMCntctrsMTOWrn_FD11' incorporates:
         *  DataTypeConversion: '<S494>/Data Type Conversion1'
         *  Switch: '<S510>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_BPCMCntctrsMTOWrn_FD11_Value(((sint32)
            rtb_Switch5_i2) != 0);

        /* Logic: '<S508>/Logical Operator' incorporates:
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_CRC_Failg'
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_E2E_Faild'
         *  Logic: '<S496>/Logical Operator'
         *  Logic: '<S497>/Logical Operator'
         *  Logic: '<S498>/Logical Operator'
         *  Logic: '<S499>/Logical Operator'
         *  Logic: '<S500>/Logical Operator'
         *  Logic: '<S501>/Logical Operator'
         *  Logic: '<S502>/Logical Operator'
         *  Logic: '<S503>/Logical Operator'
         *  Logic: '<S504>/Logical Operator'
         *  Logic: '<S505>/Logical Operator'
         *  Logic: '<S506>/Logical Operator'
         *  Logic: '<S507>/Logical Operator'
         *  Logic: '<S509>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMITS) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_n));

        /* Switch: '<S508>/Switch5' incorporates:
         *  DataStoreRead: '<S494>/VeSR1N_b_BPCM_HV_Power_MaxCharge_ShrTrm_SNA_Faild'
         *  Logic: '<S508>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Power_MaxCha_m))
        {
            /* Switch: '<S508>/Switch5' incorporates:
             *  UnitDelay: '<S508>/Unit Delay'
             */
            rtb_Switch5_gm = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fz;
        }
        else
        {
            /* Switch: '<S508>/Switch5' incorporates:
             *  DataStoreRead: '<S494>/DataStore_VeSR1N_P_BPCM_HVPwrMaxChgSTFD11'
             */
            rtb_Switch5_gm = SR1B_BLUEN_ac_DW.VeSR1N_P_BPCM_HVPwrMaxChgSTFD11;
        }

        /* End of Switch: '<S508>/Switch5' */

        /* Outport: '<Root>/VeSR1B_P_BPCM_HVPwrMaxChgSTFD11' incorporates:
         *  DataTypeConversion: '<S494>/Data Type Conversion10'
         *  Switch: '<S508>/Switch5'
         */
        (void)Rte_Write_VeSR1B_P_BPCM_HVPwrMaxChgSTFD11_Value(((float32)
            rtb_Switch5_gm) * 0.1F);

        /* Switch: '<S509>/Switch5' incorporates:
         *  DataStoreRead: '<S494>/VeSR1N_b_BPCM_HV_Power_MaxDischarge_LgTrm_SNA_Faild'
         *  Logic: '<S509>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Power_MaxDisch))
        {
            /* Switch: '<S509>/Switch5' incorporates:
             *  UnitDelay: '<S509>/Unit Delay'
             */
            rtb_Switch5_mwg = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bd;
        }
        else
        {
            /* Switch: '<S509>/Switch5' incorporates:
             *  DataStoreRead: '<S494>/DataStore_VeSR1N_P_BPCM_HVPwrMxDchgLTFD11'
             */
            rtb_Switch5_mwg = SR1B_BLUEN_ac_DW.VeSR1N_P_BPCM_HVPwrMxDchgLTFD11;
        }

        /* End of Switch: '<S509>/Switch5' */

        /* Outport: '<Root>/VeSR1B_P_BPCM_HVPwrMxDchgLTFD11' incorporates:
         *  DataTypeConversion: '<S494>/Data Type Conversion11'
         *  Switch: '<S509>/Switch5'
         */
        (void)Rte_Write_VeSR1B_P_BPCM_HVPwrMxDchgLTFD11_Value(((float32)
            rtb_Switch5_mwg) * 0.1F);

        /* Switch: '<S498>/Switch5' incorporates:
         *  DataStoreRead: '<S494>/VeSR1N_b_BPCM_HV_Power_MaxDischarge_MdTrm_SNA_Faild'
         *  Logic: '<S498>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Power_MaxDis_o))
        {
            /* Switch: '<S498>/Switch5' incorporates:
             *  UnitDelay: '<S498>/Unit Delay'
             */
            rtb_Switch5_jip = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oq;
        }
        else
        {
            /* Switch: '<S498>/Switch5' incorporates:
             *  DataStoreRead: '<S494>/DataStore_VeSR1N_P_BPCM_HVPwrMxDchgMTFD11'
             */
            rtb_Switch5_jip = SR1B_BLUEN_ac_DW.VeSR1N_P_BPCM_HVPwrMxDchgMTFD11;
        }

        /* End of Switch: '<S498>/Switch5' */

        /* Outport: '<Root>/VeSR1B_P_BPCM_HVPwrMxDchgMTFD11' incorporates:
         *  DataTypeConversion: '<S494>/Data Type Conversion12'
         *  Switch: '<S498>/Switch5'
         */
        (void)Rte_Write_VeSR1B_P_BPCM_HVPwrMxDchgMTFD11_Value(((float32)
            rtb_Switch5_jip) * 0.1F);

        /* Switch: '<S499>/Switch5' incorporates:
         *  DataStoreRead: '<S494>/VeSR1N_b_BPCM_HV_Pwr_MaxDischrg_ShrTrm_SNA_Faild'
         *  Logic: '<S499>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Pwr_MaxDischrg))
        {
            /* Switch: '<S499>/Switch5' incorporates:
             *  UnitDelay: '<S499>/Unit Delay'
             */
            rtb_Switch5_fr = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jnk;
        }
        else
        {
            /* Switch: '<S499>/Switch5' incorporates:
             *  DataStoreRead: '<S494>/DataStore_VeSR1N_P_BPCM_HVPwrMxDchgSTFD11'
             */
            rtb_Switch5_fr = SR1B_BLUEN_ac_DW.VeSR1N_P_BPCM_HVPwrMxDchgSTFD11;
        }

        /* End of Switch: '<S499>/Switch5' */

        /* Outport: '<Root>/VeSR1B_P_BPCM_HVPwrMxDchgSTFD11' incorporates:
         *  DataTypeConversion: '<S494>/Data Type Conversion13'
         *  Switch: '<S499>/Switch5'
         */
        (void)Rte_Write_VeSR1B_P_BPCM_HVPwrMxDchgSTFD11_Value(((float32)
            rtb_Switch5_fr) * 0.1F);

        /* Switch: '<S500>/Switch5' incorporates:
         *  DataStoreRead: '<S494>/VeSR1N_b_BPCM_HV_PwrLmtInstChrg_SNA_Faild'
         *  Logic: '<S500>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_PwrLmtInstChrg))
        {
            /* Switch: '<S500>/Switch5' incorporates:
             *  UnitDelay: '<S500>/Unit Delay'
             */
            rtb_Switch5_lhwy = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ie;
        }
        else
        {
            /* Switch: '<S500>/Switch5' incorporates:
             *  DataStoreRead: '<S494>/DataStore_VeSR1N_h_BPCM_HV_PwrLIChrg_FD11'
             */
            rtb_Switch5_lhwy = SR1B_BLUEN_ac_DW.VeSR1N_h_BPCM_HV_PwrLIChrg_FD11;
        }

        /* End of Switch: '<S500>/Switch5' */

        /* Outport: '<Root>/VeSR1B_h_BPCM_HV_PwrLIChrg_FD11' incorporates:
         *  DataTypeConversion: '<S494>/Data Type Conversion14'
         *  Switch: '<S500>/Switch5'
         */
        (void)Rte_Write_VeSR1B_h_BPCM_HV_PwrLIChrg_FD11_Value(((float32)
            rtb_Switch5_lhwy) * 0.1F);

        /* Switch: '<S501>/Switch5' incorporates:
         *  DataStoreRead: '<S494>/VeSR1N_b_BPCM_HV_PwrLmtInstDschg_SNA_Faild'
         *  Logic: '<S501>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_PwrLmtInstDsch))
        {
            /* Switch: '<S501>/Switch5' incorporates:
             *  UnitDelay: '<S501>/Unit Delay'
             */
            rtb_Switch5_crh = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bh;
        }
        else
        {
            /* Switch: '<S501>/Switch5' incorporates:
             *  DataStoreRead: '<S494>/DataStore_VeSR1N_h_BPCM_HV_PwrLIDschgFD11'
             */
            rtb_Switch5_crh = SR1B_BLUEN_ac_DW.VeSR1N_h_BPCM_HV_PwrLIDschgFD11;
        }

        /* End of Switch: '<S501>/Switch5' */

        /* Outport: '<Root>/VeSR1B_h_BPCM_HV_PwrLIDschgFD11' incorporates:
         *  DataTypeConversion: '<S494>/Data Type Conversion15'
         *  Switch: '<S501>/Switch5'
         */
        (void)Rte_Write_VeSR1B_h_BPCM_HV_PwrLIDschgFD11_Value(((float32)
            rtb_Switch5_crh) * 0.1F);

        /* Switch: '<S496>/Switch5' incorporates:
         *  DataStoreRead: '<S494>/VeSR1N_b_BPCM_HV_Cell_MaxDischrg_Imped_SNA_Faild'
         *  Logic: '<S496>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Cell_MaxDischr))
        {
            /* Switch: '<S496>/Switch5' incorporates:
             *  UnitDelay: '<S496>/Unit Delay'
             */
            rtb_Switch5_nf = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_df;
        }
        else
        {
            /* Switch: '<S496>/Switch5' incorporates:
             *  DataStoreRead: '<S494>/DataStore_VeSR1N_dT_BPCM_HVCelMxDchImpFD11'
             */
            rtb_Switch5_nf = SR1B_BLUEN_ac_DW.VeSR1N_dT_BPCM_HVCelMxDchImpFD1;
        }

        /* End of Switch: '<S496>/Switch5' */

        /* Outport: '<Root>/VeSR1B_dT_BPCM_HVCelMxDchImpFD11' incorporates:
         *  DataTypeConversion: '<S494>/Data Type Conversion2'
         *  Switch: '<S496>/Switch5'
         */
        (void)Rte_Write_VeSR1B_dT_BPCM_HVCelMxDchImpFD11_Value(((float32)
            rtb_Switch5_nf) * 0.01F);

        /* Switch: '<S497>/Switch5' incorporates:
         *  DataStoreRead: '<S494>/VeSR1N_b_BPCM_HV_Cell_MinDischrg_Imped_SNA_Faild'
         *  Logic: '<S497>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Cell_MinDischr))
        {
            /* Switch: '<S497>/Switch5' incorporates:
             *  UnitDelay: '<S497>/Unit Delay'
             */
            rtb_Switch5_fw = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_aft;
        }
        else
        {
            /* Switch: '<S497>/Switch5' incorporates:
             *  DataStoreRead: '<S494>/DataStore_VeSR1N_dT_BPCM_HVClMinDchImpFD11'
             */
            rtb_Switch5_fw = SR1B_BLUEN_ac_DW.VeSR1N_dT_BPCM_HVClMinDchImpFD1;
        }

        /* End of Switch: '<S497>/Switch5' */

        /* Outport: '<Root>/VeSR1B_dT_BPCM_HVClMinDchImpFD11' incorporates:
         *  DataTypeConversion: '<S494>/Data Type Conversion3'
         *  Switch: '<S497>/Switch5'
         */
        (void)Rte_Write_VeSR1B_dT_BPCM_HVClMinDchImpFD11_Value(((float32)
            rtb_Switch5_fw) * 0.01F);

        /* Switch: '<S502>/Switch5' incorporates:
         *  DataStoreRead: '<S494>/VeSR1N_b_BPCM_HV_ChargingCurrentProfile_SNA_Faild'
         *  Logic: '<S502>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_ChargingCurren))
        {
            /* Switch: '<S502>/Switch5' incorporates:
             *  UnitDelay: '<S502>/Unit Delay'
             */
            rtb_Switch5_fuk = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f4;
        }
        else
        {
            /* Switch: '<S502>/Switch5' incorporates:
             *  DataStoreRead: '<S494>/DataStore_VeSR1N_I_BPCM_HVChrgCurProfFD11'
             */
            rtb_Switch5_fuk = SR1B_BLUEN_ac_DW.VeSR1N_I_BPCM_HVChrgCurProfFD11;
        }

        /* End of Switch: '<S502>/Switch5' */

        /* Outport: '<Root>/VeSR1B_I_BPCM_HVChrgCurProfFD11' incorporates:
         *  DataTypeConversion: '<S494>/Data Type Conversion4'
         *  Switch: '<S502>/Switch5'
         */
        (void)Rte_Write_VeSR1B_I_BPCM_HVChrgCurProfFD11_Value(((float32)
            rtb_Switch5_fuk) * 0.1F);

        /* Switch: '<S503>/Switch5' incorporates:
         *  DataStoreRead: '<S494>/VeSR1N_b_BPCM_HV_CrntLmtInstChrg_SNA_Faild'
         *  Logic: '<S503>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_CrntLmtInstChr))
        {
            /* Switch: '<S503>/Switch5' incorporates:
             *  UnitDelay: '<S503>/Unit Delay'
             */
            rtb_Switch5_j2y = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_h1;
        }
        else
        {
            /* Switch: '<S503>/Switch5' incorporates:
             *  DataStoreRead: '<S494>/DataStore_VeSR1N_I_BPCM_HVCrLmInstChrFD11'
             */
            rtb_Switch5_j2y = SR1B_BLUEN_ac_DW.VeSR1N_I_BPCM_HVCrLmInstChrFD11;
        }

        /* End of Switch: '<S503>/Switch5' */

        /* Outport: '<Root>/VeSR1B_I_BPCM_HVCrLmInstChrFD11' incorporates:
         *  DataTypeConversion: '<S494>/Data Type Conversion5'
         *  Switch: '<S503>/Switch5'
         */
        (void)Rte_Write_VeSR1B_I_BPCM_HVCrLmInstChrFD11_Value(((float32)
            rtb_Switch5_j2y) * 0.1F);

        /* Switch: '<S504>/Switch5' incorporates:
         *  DataStoreRead: '<S494>/VeSR1N_b_BPCM_HV_CrntLmtInstDschg_SNA_Faild'
         *  Logic: '<S504>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_CrntLmtInstDsc))
        {
            /* Switch: '<S504>/Switch5' incorporates:
             *  UnitDelay: '<S504>/Unit Delay'
             */
            rtb_Switch5_ciz = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kz;
        }
        else
        {
            /* Switch: '<S504>/Switch5' incorporates:
             *  DataStoreRead: '<S494>/DataStore_VeSR1N_I_BPCM_HVCrLmInstDchFD11'
             */
            rtb_Switch5_ciz = SR1B_BLUEN_ac_DW.VeSR1N_I_BPCM_HVCrLmInstDchFD11;
        }

        /* End of Switch: '<S504>/Switch5' */

        /* Outport: '<Root>/VeSR1B_I_BPCM_HVCrLmInstDchFD11' incorporates:
         *  DataTypeConversion: '<S494>/Data Type Conversion6'
         *  Switch: '<S504>/Switch5'
         */
        (void)Rte_Write_VeSR1B_I_BPCM_HVCrLmInstDchFD11_Value(((float32)
            rtb_Switch5_ciz) * 0.1F);

        /* Switch: '<S505>/Switch5' incorporates:
         *  DataStoreRead: '<S494>/VeSR1N_b_BPCM_HV_HVBatChargeStat_SNA_Faild'
         *  Logic: '<S505>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_HVBatChargeSta))
        {
            /* Switch: '<S505>/Switch5' incorporates:
             *  UnitDelay: '<S505>/Unit Delay'
             */
            rtb_Switch5_pj = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_car;
        }
        else
        {
            /* Switch: '<S505>/Switch5' incorporates:
             *  DataStoreRead: '<S494>/DataStore_VeSR1N_y_BPCM_HV_BatChrgStsFD11'
             */
            rtb_Switch5_pj = SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_BatChrgStsFD11;
        }

        /* End of Switch: '<S505>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_BatChrgStsFD11' incorporates:
         *  DataTypeConversion: '<S494>/Data Type Conversion7'
         *  Switch: '<S505>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_BatChrgStsFD11_Value(rtb_Switch5_pj);

        /* Switch: '<S506>/Switch5' incorporates:
         *  DataStoreRead: '<S494>/VeSR1N_b_BPCM_HV_Power_MaxCharge_LgTrm_SNA_Faild'
         *  Logic: '<S506>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Power_MaxCharg))
        {
            /* Switch: '<S506>/Switch5' incorporates:
             *  UnitDelay: '<S506>/Unit Delay'
             */
            rtb_Switch5_dar = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gt;
        }
        else
        {
            /* Switch: '<S506>/Switch5' incorporates:
             *  DataStoreRead: '<S494>/DataStore_VeSR1N_P_BPCM_HVPwrMaxChgLTFD11'
             */
            rtb_Switch5_dar = SR1B_BLUEN_ac_DW.VeSR1N_P_BPCM_HVPwrMaxChgLTFD11;
        }

        /* End of Switch: '<S506>/Switch5' */

        /* Outport: '<Root>/VeSR1B_P_BPCM_HVPwrMaxChgLTFD11' incorporates:
         *  DataTypeConversion: '<S494>/Data Type Conversion8'
         *  Switch: '<S506>/Switch5'
         */
        (void)Rte_Write_VeSR1B_P_BPCM_HVPwrMaxChgLTFD11_Value(((float32)
            rtb_Switch5_dar) * 0.1F);

        /* Switch: '<S507>/Switch5' incorporates:
         *  DataStoreRead: '<S494>/VeSR1N_b_BPCM_HV_Power_MaxCharge_MdTrm_SNA_Faild'
         *  Logic: '<S507>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Power_MaxCha_i))
        {
            /* Switch: '<S507>/Switch5' incorporates:
             *  UnitDelay: '<S507>/Unit Delay'
             */
            rtb_Switch5_oicq = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_o0;
        }
        else
        {
            /* Switch: '<S507>/Switch5' incorporates:
             *  DataStoreRead: '<S494>/DataStore_VeSR1N_P_BPCM_HVPwrMaxChgMTFD11'
             */
            rtb_Switch5_oicq = SR1B_BLUEN_ac_DW.VeSR1N_P_BPCM_HVPwrMaxChgMTFD11;
        }

        /* End of Switch: '<S507>/Switch5' */

        /* Outport: '<Root>/VeSR1B_P_BPCM_HVPwrMaxChgMTFD11' incorporates:
         *  DataTypeConversion: '<S494>/Data Type Conversion9'
         *  Switch: '<S507>/Switch5'
         */
        (void)Rte_Write_VeSR1B_P_BPCM_HVPwrMaxChgMTFD11_Value(((float32)
            rtb_Switch5_oicq) * 0.1F);

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVCelMxDchImpFD11_SigSts' incorporates:
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_CRC_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_E2E_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_MC_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BPCM_HV_Cell_MaxDischrg_Imped_SNA_Faild'
         *  Product: '<S496>/Product'
         *  Product: '<S496>/Product1'
         *  Product: '<S496>/Product2'
         *  Product: '<S496>/Product3'
         *  Product: '<S496>/Product4'
         *  Sum: '<S496>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVCelMxDchImpFD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_a ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_k ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Cell_MaxDischr
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_n ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVClMinDchImpFD11_SigSts' incorporates:
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_CRC_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_E2E_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_MC_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BPCM_HV_Cell_MinDischrg_Imped_SNA_Faild'
         *  Product: '<S497>/Product'
         *  Product: '<S497>/Product1'
         *  Product: '<S497>/Product2'
         *  Product: '<S497>/Product3'
         *  Product: '<S497>/Product4'
         *  Sum: '<S497>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVClMinDchImpFD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_a ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_k ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Cell_MinDischr
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_n ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVPwrMxDchgMTFD11_SigSts' incorporates:
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_CRC_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_E2E_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_MC_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BPCM_HV_Power_MaxDischarge_MdTrm_SNA_Faild'
         *  Product: '<S498>/Product'
         *  Product: '<S498>/Product1'
         *  Product: '<S498>/Product2'
         *  Product: '<S498>/Product3'
         *  Product: '<S498>/Product4'
         *  Sum: '<S498>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVPwrMxDchgMTFD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_a ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_k ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Power_MaxDis_o
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_n ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVPwrMxDchgSTFD11_SigSts' incorporates:
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_CRC_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_E2E_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_MC_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BPCM_HV_Pwr_MaxDischrg_ShrTrm_SNA_Faild'
         *  Product: '<S499>/Product'
         *  Product: '<S499>/Product1'
         *  Product: '<S499>/Product2'
         *  Product: '<S499>/Product3'
         *  Product: '<S499>/Product4'
         *  Sum: '<S499>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVPwrMxDchgSTFD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_a ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_k ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Pwr_MaxDischrg
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_n ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_PwrLIChrg_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_CRC_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_E2E_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_MC_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BPCM_HV_PwrLmtInstChrg_SNA_Faild'
         *  Product: '<S500>/Product'
         *  Product: '<S500>/Product1'
         *  Product: '<S500>/Product2'
         *  Product: '<S500>/Product3'
         *  Product: '<S500>/Product4'
         *  Sum: '<S500>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_PwrLIChrg_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_a ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_k ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_PwrLmtInstChrg
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_n ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_PwrLIDschgFD11_SigSts' incorporates:
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_CRC_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_E2E_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_MC_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BPCM_HV_PwrLmtInstDschg_SNA_Faild'
         *  Product: '<S501>/Product'
         *  Product: '<S501>/Product1'
         *  Product: '<S501>/Product2'
         *  Product: '<S501>/Product3'
         *  Product: '<S501>/Product4'
         *  Sum: '<S501>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_PwrLIDschgFD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_a ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_k ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_PwrLmtInstDsch
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_n ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVChrgCurProfFD11_SigSts' incorporates:
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_CRC_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_E2E_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_MC_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BPCM_HV_ChargingCurrentProfile_SNA_Faild'
         *  Product: '<S502>/Product'
         *  Product: '<S502>/Product1'
         *  Product: '<S502>/Product2'
         *  Product: '<S502>/Product3'
         *  Product: '<S502>/Product4'
         *  Sum: '<S502>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVChrgCurProfFD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_a ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_k ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_ChargingCurren
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_n ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVCrLmInstChrFD11_SigSts' incorporates:
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_CRC_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_E2E_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_MC_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BPCM_HV_CrntLmtInstChrg_SNA_Faild'
         *  Product: '<S503>/Product'
         *  Product: '<S503>/Product1'
         *  Product: '<S503>/Product2'
         *  Product: '<S503>/Product3'
         *  Product: '<S503>/Product4'
         *  Sum: '<S503>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVCrLmInstChrFD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_a ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_k ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_CrntLmtInstChr
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_n ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVCrLmInstDchFD11_SigSts' incorporates:
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_CRC_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_E2E_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_MC_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BPCM_HV_CrntLmtInstDschg_SNA_Faild'
         *  Product: '<S504>/Product'
         *  Product: '<S504>/Product1'
         *  Product: '<S504>/Product2'
         *  Product: '<S504>/Product3'
         *  Product: '<S504>/Product4'
         *  Sum: '<S504>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVCrLmInstDchFD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_a ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_k ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_CrntLmtInstDsc
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_n ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_BatChrgStsFD11_SigSts' incorporates:
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_CRC_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_E2E_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_MC_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BPCM_HV_HVBatChargeStat_SNA_Faild'
         *  Product: '<S505>/Product'
         *  Product: '<S505>/Product1'
         *  Product: '<S505>/Product2'
         *  Product: '<S505>/Product3'
         *  Product: '<S505>/Product4'
         *  Sum: '<S505>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_BatChrgStsFD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_a ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_k ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_HVBatChargeSta
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_n ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVPwrMaxChgLTFD11_SigSts' incorporates:
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_CRC_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_E2E_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_MC_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BPCM_HV_Power_MaxCharge_LgTrm_SNA_Faild'
         *  Product: '<S506>/Product'
         *  Product: '<S506>/Product1'
         *  Product: '<S506>/Product2'
         *  Product: '<S506>/Product3'
         *  Product: '<S506>/Product4'
         *  Sum: '<S506>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVPwrMaxChgLTFD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_a ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_k ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Power_MaxCharg
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_n ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVPwrMaxChgMTFD11_SigSts' incorporates:
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_CRC_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_E2E_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_MC_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BPCM_HV_Power_MaxCharge_MdTrm_SNA_Faild'
         *  Product: '<S507>/Product'
         *  Product: '<S507>/Product1'
         *  Product: '<S507>/Product2'
         *  Product: '<S507>/Product3'
         *  Product: '<S507>/Product4'
         *  Sum: '<S507>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVPwrMaxChgMTFD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_a ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_k ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Power_MaxCha_i
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_n ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVPwrMaxChgSTFD11_SigSts' incorporates:
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_CRC_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_E2E_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_MC_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BPCM_HV_Power_MaxCharge_ShrTrm_SNA_Faild'
         *  Product: '<S508>/Product'
         *  Product: '<S508>/Product1'
         *  Product: '<S508>/Product2'
         *  Product: '<S508>/Product3'
         *  Product: '<S508>/Product4'
         *  Sum: '<S508>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVPwrMaxChgSTFD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_a ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_k ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Power_MaxCha_m
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_n ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVPwrMxDchgLTFD11_SigSts' incorporates:
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_CRC_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_E2E_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_MC_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BPCM_HV_Power_MaxDischarge_LgTrm_SNA_Faild'
         *  Product: '<S509>/Product'
         *  Product: '<S509>/Product1'
         *  Product: '<S509>/Product2'
         *  Product: '<S509>/Product3'
         *  Product: '<S509>/Product4'
         *  Sum: '<S509>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVPwrMxDchgLTFD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_a ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_k ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Power_MaxDisch
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_n ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCMCntctrsMTOWrn_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_CRC_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_E2E_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_MC_Faild'
         *  Product: '<S510>/Product'
         *  Product: '<S510>/Product1'
         *  Product: '<S510>/Product2'
         *  Product: '<S510>/Product4'
         *  Sum: '<S510>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCMCntctrsMTOWrn_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_a ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_k ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_n ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCMCntctrsSTOWrn_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_CRC_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_E2E_Faild'
         *  DataStoreRead: '<S494>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_MC_Faild'
         *  Product: '<S511>/Product'
         *  Product: '<S511>/Product1'
         *  Product: '<S511>/Product2'
         *  Product: '<S511>/Product4'
         *  Sum: '<S511>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCMCntctrsSTOWrn_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_a ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_k ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_n ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S511>/Unit Delay' incorporates:
         *  Switch: '<S511>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bko = rtb_Switch5_lqm;

        /* Update for UnitDelay: '<S510>/Unit Delay' incorporates:
         *  Switch: '<S510>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ekf = rtb_Switch5_i2;

        /* Update for UnitDelay: '<S508>/Unit Delay' incorporates:
         *  Switch: '<S508>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fz = rtb_Switch5_gm;

        /* Update for UnitDelay: '<S509>/Unit Delay' incorporates:
         *  Switch: '<S509>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bd = rtb_Switch5_mwg;

        /* Update for UnitDelay: '<S498>/Unit Delay' incorporates:
         *  Switch: '<S498>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oq = rtb_Switch5_jip;

        /* Update for UnitDelay: '<S499>/Unit Delay' incorporates:
         *  Switch: '<S499>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jnk = rtb_Switch5_fr;

        /* Update for UnitDelay: '<S500>/Unit Delay' incorporates:
         *  Switch: '<S500>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ie = rtb_Switch5_lhwy;

        /* Update for UnitDelay: '<S501>/Unit Delay' incorporates:
         *  Switch: '<S501>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bh = rtb_Switch5_crh;

        /* Update for UnitDelay: '<S496>/Unit Delay' incorporates:
         *  Switch: '<S496>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_df = rtb_Switch5_nf;

        /* Update for UnitDelay: '<S497>/Unit Delay' incorporates:
         *  Switch: '<S497>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_aft = rtb_Switch5_fw;

        /* Update for UnitDelay: '<S502>/Unit Delay' incorporates:
         *  Switch: '<S502>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f4 = rtb_Switch5_fuk;

        /* Update for UnitDelay: '<S503>/Unit Delay' incorporates:
         *  Switch: '<S503>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_h1 = rtb_Switch5_j2y;

        /* Update for UnitDelay: '<S504>/Unit Delay' incorporates:
         *  Switch: '<S504>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kz = rtb_Switch5_ciz;

        /* Update for UnitDelay: '<S505>/Unit Delay' incorporates:
         *  Switch: '<S505>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_car = rtb_Switch5_pj;

        /* Update for UnitDelay: '<S506>/Unit Delay' incorporates:
         *  Switch: '<S506>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gt = rtb_Switch5_dar;

        /* Update for UnitDelay: '<S507>/Unit Delay' incorporates:
         *  Switch: '<S507>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_o0 = rtb_Switch5_oicq;
    }

    /* End of Logic: '<S475>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S475>/BATTERY_HV_POWERLIMITS_FD11_Time' */

    /* Merge: '<S14>/SR1N_b_BATTERY_HV_POWERLIMITS_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S475>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_POWERLIMITS_FD11_Time_VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_gx);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BATTERY_HV_POWERLIMITS_FD11_Pkt' */
}

/* Model step function for TID17 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BATTERY_HV_POWERLIMITS_FD5_Time(void)
                      /* Explicit Task: TESR1B_BATTERY_HV_POWERLIMITS_FD5_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_BATTERY_HV_POWERLI;
    uint16 rtb_Switch5_bf;
    uint16 rtb_Switch5_egj;
    uint16 rtb_Switch5_eql;
    uint16 rtb_Switch5_i4n;
    uint16 rtb_Switch5_ipv;
    uint16 rtb_Switch5_jt;
    uint16 rtb_Switch5_loy;
    uint16 rtb_Switch5_lut;
    uint16 rtb_Switch5_mp;
    uint16 rtb_Switch5_nw;
    uint16 rtb_Switch5_oiu;
    uint16 rtb_Switch5_p51;
    uint16 rtb_Switch5_ptn;
    uint8 rtb_Switch5_bb;
    uint8 rtb_Switch5_gch;
    uint8 rtb_Switch5_la;
    boolean rtb_TmpSignalConversionAtVeSR_m;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BATTERY_HV_POWERLIMITS_FD5_Pkt' incorporates:
     *  SubSystem: '<S15>/BATTERY_HV_POWERLIMITS_FD5_Time'
     */
    /* SignalConversion generated from: '<S514>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S15>/SR1N_b_BATTERY_HV_POWERLIMITS_FD5_NewEvent_merge'
     */
    rtb_VeSR1N_b_BATTERY_HV_POWERLI =
        Rte_IrvRead_SR1B_BATTERY_HV_POWERLIMITS_FD5_Time_VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S514>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S15>/SR1N_b_BATTERY_HV_POWERLIMITS_FD5_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_m =
        Rte_IrvRead_SR1B_BATTERY_HV_POWERLIMITS_FD5_Time_VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S514>/BATTERY_HV_POWERLIMITS_FD5_Time' incorporates:
     *  EnablePort: '<S533>/Enable'
     */
    /* Logic: '<S514>/Logical Operator1' incorporates:
     *  Constant: '<S534>/Calib'
     */
    if (rtb_VeSR1N_b_BATTERY_HV_POWERLI &&
            (KeSR1B_b_BATTERY_HV_POWERLIMITS_FD5_Enbl))
    {
        /* Gain: '<S533>/Gain2' incorporates:
         *  Constant: '<S533>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_hm = false;

        /* Switch: '<S550>/Switch5' incorporates:
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_CRC_Failg'
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_E2E_Faild'
         *  Logic: '<S550>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_m) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_j))
        {
            /* Switch: '<S550>/Switch5' incorporates:
             *  UnitDelay: '<S550>/Unit Delay'
             */
            rtb_Switch5_gch = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_m4;
        }
        else
        {
            /* Switch: '<S550>/Switch5' incorporates:
             *  DataStoreRead: '<S533>/DataStore_VeSR1N_b_BPCMCntctrsSTOpWrn_FD5'
             */
            rtb_Switch5_gch = SR1B_BLUEN_ac_DW.VeSR1N_b_BPCMCntctrsSTOpWrn_FD5;
        }

        /* End of Switch: '<S550>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_BPCMCntctrsSTOpWrn_FD5' incorporates:
         *  DataTypeConversion: '<S533>/Data Type Conversion'
         *  Switch: '<S550>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_BPCMCntctrsSTOpWrn_FD5_Value(((sint32)
            rtb_Switch5_gch) != 0);

        /* Switch: '<S549>/Switch5' incorporates:
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_CRC_Failg'
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_E2E_Faild'
         *  Logic: '<S549>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_m) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_j))
        {
            /* Switch: '<S549>/Switch5' incorporates:
             *  UnitDelay: '<S549>/Unit Delay'
             */
            rtb_Switch5_la = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kjs;
        }
        else
        {
            /* Switch: '<S549>/Switch5' incorporates:
             *  DataStoreRead: '<S533>/VeSR1N_b_BPCMCntctrsMTOpWrn_FD5'
             */
            rtb_Switch5_la = SR1B_BLUEN_ac_DW.VeSR1N_b_BPCMCntctrsMTOpWrn_FD5;
        }

        /* End of Switch: '<S549>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_BPCMCntctrsMTOpWrn_FD5' incorporates:
         *  DataTypeConversion: '<S533>/Data Type Conversion1'
         *  Switch: '<S549>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_BPCMCntctrsMTOpWrn_FD5_Value(((sint32)
            rtb_Switch5_la) != 0);

        /* Logic: '<S547>/Logical Operator' incorporates:
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_CRC_Failg'
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_E2E_Faild'
         *  Logic: '<S535>/Logical Operator'
         *  Logic: '<S536>/Logical Operator'
         *  Logic: '<S537>/Logical Operator'
         *  Logic: '<S538>/Logical Operator'
         *  Logic: '<S539>/Logical Operator'
         *  Logic: '<S540>/Logical Operator'
         *  Logic: '<S541>/Logical Operator'
         *  Logic: '<S542>/Logical Operator'
         *  Logic: '<S543>/Logical Operator'
         *  Logic: '<S544>/Logical Operator'
         *  Logic: '<S545>/Logical Operator'
         *  Logic: '<S546>/Logical Operator'
         *  Logic: '<S548>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_m) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_j));

        /* Switch: '<S547>/Switch5' incorporates:
         *  DataStoreRead: '<S533>/VeSR1N_b_BPCM_HV_Power_MaxCharge_ShrTrm_SNA_Faild'
         *  Logic: '<S547>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Power_MaxCha_b))
        {
            /* Switch: '<S547>/Switch5' incorporates:
             *  UnitDelay: '<S547>/Unit Delay'
             */
            rtb_Switch5_p51 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gn;
        }
        else
        {
            /* Switch: '<S547>/Switch5' incorporates:
             *  DataStoreRead: '<S533>/DataStore_VeSR1N_P_BPCM_HVPwrMaxChrgSTFD5'
             */
            rtb_Switch5_p51 = SR1B_BLUEN_ac_DW.VeSR1N_P_BPCM_HVPwrMaxChrgSTFD5;
        }

        /* End of Switch: '<S547>/Switch5' */

        /* Outport: '<Root>/VeSR1B_P_BPCM_HVPwrMaxChrgSTFD5' incorporates:
         *  DataTypeConversion: '<S533>/Data Type Conversion10'
         *  Switch: '<S547>/Switch5'
         */
        (void)Rte_Write_VeSR1B_P_BPCM_HVPwrMaxChrgSTFD5_Value(((float32)
            rtb_Switch5_p51) * 0.1F);

        /* Switch: '<S548>/Switch5' incorporates:
         *  DataStoreRead: '<S533>/VeSR1N_b_BPCM_HV_Power_MaxDischarge_LgTrm_SNA_Faild'
         *  Logic: '<S548>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Power_MaxDis_a))
        {
            /* Switch: '<S548>/Switch5' incorporates:
             *  UnitDelay: '<S548>/Unit Delay'
             */
            rtb_Switch5_i4n = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kt;
        }
        else
        {
            /* Switch: '<S548>/Switch5' incorporates:
             *  DataStoreRead: '<S533>/DataStore_VeSR1N_P_BPCM_HVPwrMaxDchgLTFD5'
             */
            rtb_Switch5_i4n = SR1B_BLUEN_ac_DW.VeSR1N_P_BPCM_HVPwrMaxDchgLTFD5;
        }

        /* End of Switch: '<S548>/Switch5' */

        /* Outport: '<Root>/VeSR1B_P_BPCM_HVPwrMaxDchgLTFD5' incorporates:
         *  DataTypeConversion: '<S533>/Data Type Conversion11'
         *  Switch: '<S548>/Switch5'
         */
        (void)Rte_Write_VeSR1B_P_BPCM_HVPwrMaxDchgLTFD5_Value(((float32)
            rtb_Switch5_i4n) * 0.1F);

        /* Switch: '<S537>/Switch5' incorporates:
         *  DataStoreRead: '<S533>/VeSR1N_b_BPCM_HV_Power_MaxDischarge_MdTrm_SNA_Faild'
         *  Logic: '<S537>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Power_MaxDis_m))
        {
            /* Switch: '<S537>/Switch5' incorporates:
             *  UnitDelay: '<S537>/Unit Delay'
             */
            rtb_Switch5_ptn = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_er;
        }
        else
        {
            /* Switch: '<S537>/Switch5' incorporates:
             *  DataStoreRead: '<S533>/DataStore_VeSR1N_P_BPCM_HVPwrMaxDchgMTFD5'
             */
            rtb_Switch5_ptn = SR1B_BLUEN_ac_DW.VeSR1N_P_BPCM_HVPwrMaxDchgMTFD5;
        }

        /* End of Switch: '<S537>/Switch5' */

        /* Outport: '<Root>/VeSR1B_P_BPCM_HVPwrMaxDchgMTFD5' incorporates:
         *  DataTypeConversion: '<S533>/Data Type Conversion12'
         *  Switch: '<S537>/Switch5'
         */
        (void)Rte_Write_VeSR1B_P_BPCM_HVPwrMaxDchgMTFD5_Value(((float32)
            rtb_Switch5_ptn) * 0.1F);

        /* Switch: '<S538>/Switch5' incorporates:
         *  DataStoreRead: '<S533>/VeSR1N_b_BPCM_HV_Pwr_MaxDischrg_ShrTrm_SNA_Faild'
         *  Logic: '<S538>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Pwr_MaxDisch_g))
        {
            /* Switch: '<S538>/Switch5' incorporates:
             *  UnitDelay: '<S538>/Unit Delay'
             */
            rtb_Switch5_nw = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_py;
        }
        else
        {
            /* Switch: '<S538>/Switch5' incorporates:
             *  DataStoreRead: '<S533>/DataStore_VeSR1N_P_BPCM_HVPwrMaxDchgSTFD5'
             */
            rtb_Switch5_nw = SR1B_BLUEN_ac_DW.VeSR1N_P_BPCM_HVPwrMaxDchgSTFD5;
        }

        /* End of Switch: '<S538>/Switch5' */

        /* Outport: '<Root>/VeSR1B_P_BPCM_HVPwrMaxDchgSTFD5' incorporates:
         *  DataTypeConversion: '<S533>/Data Type Conversion13'
         *  Switch: '<S538>/Switch5'
         */
        (void)Rte_Write_VeSR1B_P_BPCM_HVPwrMaxDchgSTFD5_Value(((float32)
            rtb_Switch5_nw) * 0.1F);

        /* Switch: '<S539>/Switch5' incorporates:
         *  DataStoreRead: '<S533>/VeSR1N_b_BPCM_HV_PwrLmtInstChrg_SNA_Faild'
         *  Logic: '<S539>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_PwrLmtInstCh_b))
        {
            /* Switch: '<S539>/Switch5' incorporates:
             *  UnitDelay: '<S539>/Unit Delay'
             */
            rtb_Switch5_eql = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fk;
        }
        else
        {
            /* Switch: '<S539>/Switch5' incorporates:
             *  DataStoreRead: '<S533>/DataStore_VeSR1N_h_BPCM_HV_PwrLIChrg_FD5'
             */
            rtb_Switch5_eql = SR1B_BLUEN_ac_DW.VeSR1N_h_BPCM_HV_PwrLIChrg_FD5;
        }

        /* End of Switch: '<S539>/Switch5' */

        /* Outport: '<Root>/VeSR1B_h_BPCM_HV_PwrLIChrg_FD5' incorporates:
         *  DataTypeConversion: '<S533>/Data Type Conversion14'
         *  Switch: '<S539>/Switch5'
         */
        (void)Rte_Write_VeSR1B_h_BPCM_HV_PwrLIChrg_FD5_Value(((float32)
            rtb_Switch5_eql) * 0.1F);

        /* Switch: '<S540>/Switch5' incorporates:
         *  DataStoreRead: '<S533>/VeSR1N_b_BPCM_HV_PwrLmtInstDschg_SNA_Faild'
         *  Logic: '<S540>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_PwrLmtInstDs_o))
        {
            /* Switch: '<S540>/Switch5' incorporates:
             *  UnitDelay: '<S540>/Unit Delay'
             */
            rtb_Switch5_jt = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_an;
        }
        else
        {
            /* Switch: '<S540>/Switch5' incorporates:
             *  DataStoreRead: '<S533>/DataStore_VeSR1N_h_BPCM_HV_PwrLIDschg_FD5'
             */
            rtb_Switch5_jt = SR1B_BLUEN_ac_DW.VeSR1N_h_BPCM_HV_PwrLIDschg_FD5;
        }

        /* End of Switch: '<S540>/Switch5' */

        /* Outport: '<Root>/VeSR1B_h_BPCM_HV_PwrLIDschg_FD5' incorporates:
         *  DataTypeConversion: '<S533>/Data Type Conversion15'
         *  Switch: '<S540>/Switch5'
         */
        (void)Rte_Write_VeSR1B_h_BPCM_HV_PwrLIDschg_FD5_Value(((float32)
            rtb_Switch5_jt) * 0.1F);

        /* Switch: '<S535>/Switch5' incorporates:
         *  DataStoreRead: '<S533>/VeSR1N_b_BPCM_HV_Cell_MaxDischrg_Imped_SNA_Faild'
         *  Logic: '<S535>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Cell_MaxDisc_m))
        {
            /* Switch: '<S535>/Switch5' incorporates:
             *  UnitDelay: '<S535>/Unit Delay'
             */
            rtb_Switch5_bf = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_iy;
        }
        else
        {
            /* Switch: '<S535>/Switch5' incorporates:
             *  DataStoreRead: '<S533>/DataStore_VeSR1N_dT_BPCM_HVCelMaxDchImpFD5'
             */
            rtb_Switch5_bf = SR1B_BLUEN_ac_DW.VeSR1N_dT_BPCM_HVCelMaxDchImpFD;
        }

        /* End of Switch: '<S535>/Switch5' */

        /* Outport: '<Root>/VeSR1B_dT_BPCM_HVCelMaxDchImpFD5' incorporates:
         *  DataTypeConversion: '<S533>/Data Type Conversion2'
         *  Switch: '<S535>/Switch5'
         */
        (void)Rte_Write_VeSR1B_dT_BPCM_HVCelMaxDchImpFD5_Value(((float32)
            rtb_Switch5_bf) * 0.01F);

        /* Switch: '<S536>/Switch5' incorporates:
         *  DataStoreRead: '<S533>/VeSR1N_b_BPCM_HV_Cell_MinDischrg_Imped_SNA_Faild'
         *  Logic: '<S536>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Cell_MinDisc_h))
        {
            /* Switch: '<S536>/Switch5' incorporates:
             *  UnitDelay: '<S536>/Unit Delay'
             */
            rtb_Switch5_oiu = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_af;
        }
        else
        {
            /* Switch: '<S536>/Switch5' incorporates:
             *  DataStoreRead: '<S533>/DataStore_VeSR1N_dT_BPCM_HVCelMinDchImpFD5'
             */
            rtb_Switch5_oiu = SR1B_BLUEN_ac_DW.VeSR1N_dT_BPCM_HVCelMinDchImpFD;
        }

        /* End of Switch: '<S536>/Switch5' */

        /* Outport: '<Root>/VeSR1B_dT_BPCM_HVCelMinDchImpFD5' incorporates:
         *  DataTypeConversion: '<S533>/Data Type Conversion3'
         *  Switch: '<S536>/Switch5'
         */
        (void)Rte_Write_VeSR1B_dT_BPCM_HVCelMinDchImpFD5_Value(((float32)
            rtb_Switch5_oiu) * 0.01F);

        /* Switch: '<S541>/Switch5' incorporates:
         *  DataStoreRead: '<S533>/VeSR1N_b_BPCM_HV_ChargingCurrentProfile_SNA_Faild'
         *  Logic: '<S541>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_ChargingCurr_o))
        {
            /* Switch: '<S541>/Switch5' incorporates:
             *  UnitDelay: '<S541>/Unit Delay'
             */
            rtb_Switch5_mp = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_g1;
        }
        else
        {
            /* Switch: '<S541>/Switch5' incorporates:
             *  DataStoreRead: '<S533>/DataStore_VeSR1N_I_BPCM_HVChrgCurProf_FD5'
             */
            rtb_Switch5_mp = SR1B_BLUEN_ac_DW.VeSR1N_I_BPCM_HVChrgCurProf_FD5;
        }

        /* End of Switch: '<S541>/Switch5' */

        /* Outport: '<Root>/VeSR1B_I_BPCM_HVChrgCurProf_FD5' incorporates:
         *  DataTypeConversion: '<S533>/Data Type Conversion4'
         *  Switch: '<S541>/Switch5'
         */
        (void)Rte_Write_VeSR1B_I_BPCM_HVChrgCurProf_FD5_Value(((float32)
            rtb_Switch5_mp) * 0.1F);

        /* Switch: '<S542>/Switch5' incorporates:
         *  DataStoreRead: '<S533>/VeSR1N_b_BPCM_HV_CrntLmtInstChrg_SNA_Faild'
         *  Logic: '<S542>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_CrntLmtInstC_a))
        {
            /* Switch: '<S542>/Switch5' incorporates:
             *  UnitDelay: '<S542>/Unit Delay'
             */
            rtb_Switch5_ipv = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mt;
        }
        else
        {
            /* Switch: '<S542>/Switch5' incorporates:
             *  DataStoreRead: '<S533>/DataStore_VeSR1N_I_BPCM_HVCurLmInstChrFD5'
             */
            rtb_Switch5_ipv = SR1B_BLUEN_ac_DW.VeSR1N_I_BPCM_HVCurLmInstChrFD5;
        }

        /* End of Switch: '<S542>/Switch5' */

        /* Outport: '<Root>/VeSR1B_I_BPCM_HVCurLmInstChrFD5' incorporates:
         *  DataTypeConversion: '<S533>/Data Type Conversion5'
         *  Switch: '<S542>/Switch5'
         */
        (void)Rte_Write_VeSR1B_I_BPCM_HVCurLmInstChrFD5_Value(((float32)
            rtb_Switch5_ipv) * 0.1F);

        /* Switch: '<S543>/Switch5' incorporates:
         *  DataStoreRead: '<S533>/VeSR1N_b_BPCM_HV_CrntLmtInstDschg_SNA_Faild'
         *  Logic: '<S543>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_CrntLmtInstD_h))
        {
            /* Switch: '<S543>/Switch5' incorporates:
             *  UnitDelay: '<S543>/Unit Delay'
             */
            rtb_Switch5_lut = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bl;
        }
        else
        {
            /* Switch: '<S543>/Switch5' incorporates:
             *  DataStoreRead: '<S533>/DataStore_VeSR1N_I_BPCM_HVCurLmInstDchFD5'
             */
            rtb_Switch5_lut = SR1B_BLUEN_ac_DW.VeSR1N_I_BPCM_HVCurLmInstDchFD5;
        }

        /* End of Switch: '<S543>/Switch5' */

        /* Outport: '<Root>/VeSR1B_I_BPCM_HVCurLmInstDchFD5' incorporates:
         *  DataTypeConversion: '<S533>/Data Type Conversion6'
         *  Switch: '<S543>/Switch5'
         */
        (void)Rte_Write_VeSR1B_I_BPCM_HVCurLmInstDchFD5_Value(((float32)
            rtb_Switch5_lut) * 0.1F);

        /* Switch: '<S544>/Switch5' incorporates:
         *  DataStoreRead: '<S533>/VeSR1N_b_BPCM_HV_HVBatChargeStat_SNA_Faild'
         *  Logic: '<S544>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_HVBatChargeS_b))
        {
            /* Switch: '<S544>/Switch5' incorporates:
             *  UnitDelay: '<S544>/Unit Delay'
             */
            rtb_Switch5_bb = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cr;
        }
        else
        {
            /* Switch: '<S544>/Switch5' incorporates:
             *  DataStoreRead: '<S533>/DataStore_VeSR1N_y_BPCM_HV_BatChrgSts_FD5'
             */
            rtb_Switch5_bb = SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_BatChrgSts_FD5;
        }

        /* End of Switch: '<S544>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_BatChrgSts_FD5' incorporates:
         *  DataTypeConversion: '<S533>/Data Type Conversion7'
         *  Switch: '<S544>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_BatChrgSts_FD5_Value(rtb_Switch5_bb);

        /* Switch: '<S545>/Switch5' incorporates:
         *  DataStoreRead: '<S533>/VeSR1N_b_BPCM_HV_Power_MaxCharge_LgTrm_SNA_Faild'
         *  Logic: '<S545>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Power_MaxCha_h))
        {
            /* Switch: '<S545>/Switch5' incorporates:
             *  UnitDelay: '<S545>/Unit Delay'
             */
            rtb_Switch5_egj = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bua;
        }
        else
        {
            /* Switch: '<S545>/Switch5' incorporates:
             *  DataStoreRead: '<S533>/DataStore_VeSR1N_P_BPCM_HVPwrMaxChrgLTFD5'
             */
            rtb_Switch5_egj = SR1B_BLUEN_ac_DW.VeSR1N_P_BPCM_HVPwrMaxChrgLTFD5;
        }

        /* End of Switch: '<S545>/Switch5' */

        /* Outport: '<Root>/VeSR1B_P_BPCM_HVPwrMaxChrgLTFD5' incorporates:
         *  DataTypeConversion: '<S533>/Data Type Conversion8'
         *  Switch: '<S545>/Switch5'
         */
        (void)Rte_Write_VeSR1B_P_BPCM_HVPwrMaxChrgLTFD5_Value(((float32)
            rtb_Switch5_egj) * 0.1F);

        /* Switch: '<S546>/Switch5' incorporates:
         *  DataStoreRead: '<S533>/VeSR1N_b_BPCM_HV_Power_MaxCharge_MdTrm_SNA_Faild'
         *  Logic: '<S546>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Power_MaxCh_it))
        {
            /* Switch: '<S546>/Switch5' incorporates:
             *  UnitDelay: '<S546>/Unit Delay'
             */
            rtb_Switch5_loy = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ac;
        }
        else
        {
            /* Switch: '<S546>/Switch5' incorporates:
             *  DataStoreRead: '<S533>/DataStore_VeSR1N_P_BPCM_HVPwrMaxChrgMTFD5'
             */
            rtb_Switch5_loy = SR1B_BLUEN_ac_DW.VeSR1N_P_BPCM_HVPwrMaxChrgMTFD5;
        }

        /* End of Switch: '<S546>/Switch5' */

        /* Outport: '<Root>/VeSR1B_P_BPCM_HVPwrMaxChrgMTFD5' incorporates:
         *  DataTypeConversion: '<S533>/Data Type Conversion9'
         *  Switch: '<S546>/Switch5'
         */
        (void)Rte_Write_VeSR1B_P_BPCM_HVPwrMaxChrgMTFD5_Value(((float32)
            rtb_Switch5_loy) * 0.1F);

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVCelMaxDchImpFD5_SigSts' incorporates:
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_CRC_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_E2E_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_MC_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BPCM_HV_Cell_MaxDischrg_Imped_SNA_Faild'
         *  Product: '<S535>/Product'
         *  Product: '<S535>/Product1'
         *  Product: '<S535>/Product2'
         *  Product: '<S535>/Product3'
         *  Product: '<S535>/Product4'
         *  Sum: '<S535>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVCelMaxDchImpFD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_c ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_d ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Cell_MaxDisc_m
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_j ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVCelMinDchImpFD5_SigSts' incorporates:
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_CRC_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_E2E_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_MC_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BPCM_HV_Cell_MinDischrg_Imped_SNA_Faild'
         *  Product: '<S536>/Product'
         *  Product: '<S536>/Product1'
         *  Product: '<S536>/Product2'
         *  Product: '<S536>/Product3'
         *  Product: '<S536>/Product4'
         *  Sum: '<S536>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVCelMinDchImpFD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_c ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_d ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Cell_MinDisc_h
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_j ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVPwrMaxDchgMTFD5_SigSts' incorporates:
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_CRC_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_E2E_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_MC_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BPCM_HV_Power_MaxDischarge_MdTrm_SNA_Faild'
         *  Product: '<S537>/Product'
         *  Product: '<S537>/Product1'
         *  Product: '<S537>/Product2'
         *  Product: '<S537>/Product3'
         *  Product: '<S537>/Product4'
         *  Sum: '<S537>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVPwrMaxDchgMTFD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_c ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_d ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Power_MaxDis_m
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_j ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVPwrMaxDchgSTFD5_SigSts' incorporates:
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_CRC_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_E2E_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_MC_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BPCM_HV_Pwr_MaxDischrg_ShrTrm_SNA_Faild'
         *  Product: '<S538>/Product'
         *  Product: '<S538>/Product1'
         *  Product: '<S538>/Product2'
         *  Product: '<S538>/Product3'
         *  Product: '<S538>/Product4'
         *  Sum: '<S538>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVPwrMaxDchgSTFD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_c ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_d ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Pwr_MaxDisch_g
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_j ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_PwrLIChrg_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_CRC_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_E2E_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_MC_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BPCM_HV_PwrLmtInstChrg_SNA_Faild'
         *  Product: '<S539>/Product'
         *  Product: '<S539>/Product1'
         *  Product: '<S539>/Product2'
         *  Product: '<S539>/Product3'
         *  Product: '<S539>/Product4'
         *  Sum: '<S539>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_PwrLIChrg_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_c ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_d ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_PwrLmtInstCh_b
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_j ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_PwrLIDschg_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_CRC_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_E2E_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_MC_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BPCM_HV_PwrLmtInstDschg_SNA_Faild'
         *  Product: '<S540>/Product'
         *  Product: '<S540>/Product1'
         *  Product: '<S540>/Product2'
         *  Product: '<S540>/Product3'
         *  Product: '<S540>/Product4'
         *  Sum: '<S540>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_PwrLIDschg_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_c ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_d ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_PwrLmtInstDs_o
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_j ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVChrgCurProf_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_CRC_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_E2E_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_MC_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BPCM_HV_ChargingCurrentProfile_SNA_Faild'
         *  Product: '<S541>/Product'
         *  Product: '<S541>/Product1'
         *  Product: '<S541>/Product2'
         *  Product: '<S541>/Product3'
         *  Product: '<S541>/Product4'
         *  Sum: '<S541>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVChrgCurProf_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_c ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_d ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_ChargingCurr_o
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_j ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVCurLmInstChrFD5_SigSts' incorporates:
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_CRC_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_E2E_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_MC_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BPCM_HV_CrntLmtInstChrg_SNA_Faild'
         *  Product: '<S542>/Product'
         *  Product: '<S542>/Product1'
         *  Product: '<S542>/Product2'
         *  Product: '<S542>/Product3'
         *  Product: '<S542>/Product4'
         *  Sum: '<S542>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVCurLmInstChrFD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_c ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_d ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_CrntLmtInstC_a
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_j ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVCurLmInstDchFD5_SigSts' incorporates:
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_CRC_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_E2E_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_MC_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BPCM_HV_CrntLmtInstDschg_SNA_Faild'
         *  Product: '<S543>/Product'
         *  Product: '<S543>/Product1'
         *  Product: '<S543>/Product2'
         *  Product: '<S543>/Product3'
         *  Product: '<S543>/Product4'
         *  Sum: '<S543>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVCurLmInstDchFD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_c ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_d ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_CrntLmtInstD_h
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_j ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_BatChrgSts_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_CRC_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_E2E_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_MC_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BPCM_HV_HVBatChargeStat_SNA_Faild'
         *  Product: '<S544>/Product'
         *  Product: '<S544>/Product1'
         *  Product: '<S544>/Product2'
         *  Product: '<S544>/Product3'
         *  Product: '<S544>/Product4'
         *  Sum: '<S544>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_BatChrgSts_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_c ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_d ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_HVBatChargeS_b
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_j ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVPwrMaxChrgLTFD5_SigSts' incorporates:
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_CRC_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_E2E_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_MC_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BPCM_HV_Power_MaxCharge_LgTrm_SNA_Faild'
         *  Product: '<S545>/Product'
         *  Product: '<S545>/Product1'
         *  Product: '<S545>/Product2'
         *  Product: '<S545>/Product3'
         *  Product: '<S545>/Product4'
         *  Sum: '<S545>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVPwrMaxChrgLTFD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_c ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_d ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Power_MaxCha_h
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_j ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVPwrMaxChrgMTFD5_SigSts' incorporates:
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_CRC_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_E2E_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_MC_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BPCM_HV_Power_MaxCharge_MdTrm_SNA_Faild'
         *  Product: '<S546>/Product'
         *  Product: '<S546>/Product1'
         *  Product: '<S546>/Product2'
         *  Product: '<S546>/Product3'
         *  Product: '<S546>/Product4'
         *  Sum: '<S546>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVPwrMaxChrgMTFD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_c ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_d ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Power_MaxCh_it
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_j ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVPwrMaxChrgSTFD5_SigSts' incorporates:
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_CRC_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_E2E_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_MC_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BPCM_HV_Power_MaxCharge_ShrTrm_SNA_Faild'
         *  Product: '<S547>/Product'
         *  Product: '<S547>/Product1'
         *  Product: '<S547>/Product2'
         *  Product: '<S547>/Product3'
         *  Product: '<S547>/Product4'
         *  Sum: '<S547>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVPwrMaxChrgSTFD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_c ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_d ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Power_MaxCha_b
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_j ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVPwrMaxDchgLTFD5_SigSts' incorporates:
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_CRC_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_E2E_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_MC_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BPCM_HV_Power_MaxDischarge_LgTrm_SNA_Faild'
         *  Product: '<S548>/Product'
         *  Product: '<S548>/Product1'
         *  Product: '<S548>/Product2'
         *  Product: '<S548>/Product3'
         *  Product: '<S548>/Product4'
         *  Sum: '<S548>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVPwrMaxDchgLTFD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_c ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_d ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Power_MaxDis_a
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_j ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCMCntctrsMTOpWrn_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_CRC_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_E2E_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_MC_Faild'
         *  Product: '<S549>/Product'
         *  Product: '<S549>/Product1'
         *  Product: '<S549>/Product2'
         *  Product: '<S549>/Product4'
         *  Sum: '<S549>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCMCntctrsMTOpWrn_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_c ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_d ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_j ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCMCntctrsSTOpWrn_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_CRC_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_E2E_Faild'
         *  DataStoreRead: '<S533>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_MC_Faild'
         *  Product: '<S550>/Product'
         *  Product: '<S550>/Product1'
         *  Product: '<S550>/Product2'
         *  Product: '<S550>/Product4'
         *  Sum: '<S550>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCMCntctrsSTOpWrn_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_c ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_d ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_j ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S550>/Unit Delay' incorporates:
         *  Switch: '<S550>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_m4 = rtb_Switch5_gch;

        /* Update for UnitDelay: '<S549>/Unit Delay' incorporates:
         *  Switch: '<S549>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kjs = rtb_Switch5_la;

        /* Update for UnitDelay: '<S547>/Unit Delay' incorporates:
         *  Switch: '<S547>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gn = rtb_Switch5_p51;

        /* Update for UnitDelay: '<S548>/Unit Delay' incorporates:
         *  Switch: '<S548>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kt = rtb_Switch5_i4n;

        /* Update for UnitDelay: '<S537>/Unit Delay' incorporates:
         *  Switch: '<S537>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_er = rtb_Switch5_ptn;

        /* Update for UnitDelay: '<S538>/Unit Delay' incorporates:
         *  Switch: '<S538>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_py = rtb_Switch5_nw;

        /* Update for UnitDelay: '<S539>/Unit Delay' incorporates:
         *  Switch: '<S539>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fk = rtb_Switch5_eql;

        /* Update for UnitDelay: '<S540>/Unit Delay' incorporates:
         *  Switch: '<S540>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_an = rtb_Switch5_jt;

        /* Update for UnitDelay: '<S535>/Unit Delay' incorporates:
         *  Switch: '<S535>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_iy = rtb_Switch5_bf;

        /* Update for UnitDelay: '<S536>/Unit Delay' incorporates:
         *  Switch: '<S536>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_af = rtb_Switch5_oiu;

        /* Update for UnitDelay: '<S541>/Unit Delay' incorporates:
         *  Switch: '<S541>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_g1 = rtb_Switch5_mp;

        /* Update for UnitDelay: '<S542>/Unit Delay' incorporates:
         *  Switch: '<S542>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mt = rtb_Switch5_ipv;

        /* Update for UnitDelay: '<S543>/Unit Delay' incorporates:
         *  Switch: '<S543>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bl = rtb_Switch5_lut;

        /* Update for UnitDelay: '<S544>/Unit Delay' incorporates:
         *  Switch: '<S544>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cr = rtb_Switch5_bb;

        /* Update for UnitDelay: '<S545>/Unit Delay' incorporates:
         *  Switch: '<S545>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bua = rtb_Switch5_egj;

        /* Update for UnitDelay: '<S546>/Unit Delay' incorporates:
         *  Switch: '<S546>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ac = rtb_Switch5_loy;
    }

    /* End of Logic: '<S514>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S514>/BATTERY_HV_POWERLIMITS_FD5_Time' */

    /* Merge: '<S15>/SR1N_b_BATTERY_HV_POWERLIMITS_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S514>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_POWERLIMITS_FD5_Time_VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_hm);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BATTERY_HV_POWERLIMITS_FD5_Pkt' */
}

/* Model step function for TID18 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BATTERY_HV_STATUS1_FD11_Time(void)
                         /* Explicit Task: TESR1B_BATTERY_HV_STATUS1_FD11_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_BATTERY_HV_STATU_e;
    uint16 rtb_Switch5_ad0;
    uint16 rtb_Switch5_d5v;
    uint16 rtb_Switch5_de;
    uint16 rtb_Switch5_dm;
    uint16 rtb_Switch5_fqu;
    uint16 rtb_Switch5_gij;
    uint16 rtb_Switch5_k21;
    uint16 rtb_Switch5_k3;
    uint16 rtb_Switch5_kt4;
    uint16 rtb_Switch5_m3m;
    uint16 rtb_Switch5_np;
    uint8 rtb_Switch5_a5;
    uint8 rtb_Switch5_agt;
    uint8 rtb_Switch5_ak1;
    uint8 rtb_Switch5_axv;
    uint8 rtb_Switch5_b0;
    uint8 rtb_Switch5_dj;
    uint8 rtb_Switch5_don;
    uint8 rtb_Switch5_euv;
    uint8 rtb_Switch5_ezd;
    uint8 rtb_Switch5_g4z;
    uint8 rtb_Switch5_gjk;
    uint8 rtb_Switch5_gmm;
    uint8 rtb_Switch5_hip;
    uint8 rtb_Switch5_hry;
    uint8 rtb_Switch5_je2;
    uint8 rtb_Switch5_jne;
    uint8 rtb_Switch5_jrs;
    uint8 rtb_Switch5_jxl;
    uint8 rtb_Switch5_ki1;
    uint8 rtb_Switch5_l3c;
    uint8 rtb_Switch5_lis;
    uint8 rtb_Switch5_ni;
    uint8 rtb_Switch5_nuw;
    uint8 rtb_Switch5_oxn;
    uint8 rtb_Switch5_pb4;
    uint8 rtb_Switch5_pt3;
    boolean rtb_TmpSignalConversionAtVeSR_b;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BATTERY_HV_STATUS1_FD11_Pkt' incorporates:
     *  SubSystem: '<S16>/BATTERY_HV_STATUS1_FD11_Time'
     */
    /* SignalConversion generated from: '<S553>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S16>/SR1N_b_BATTERY_HV_STATUS1_FD11_NewEvent_merge'
     */
    rtb_VeSR1N_b_BATTERY_HV_STATU_e =
        Rte_IrvRead_SR1B_BATTERY_HV_STATUS1_FD11_Time_VeSR1N_b_BATTERY_HV_STATUS1_FD11_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S553>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S16>/SR1N_b_BATTERY_HV_STATUS1_FD11_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_b =
        Rte_IrvRead_SR1B_BATTERY_HV_STATUS1_FD11_Time_VeSR1N_b_BATTERY_HV_STATUS1_FD11_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S553>/BATTERY_HV_STATUS1_FD11_Time' incorporates:
     *  EnablePort: '<S572>/Enable'
     */
    /* Logic: '<S553>/Logical Operator1' incorporates:
     *  Constant: '<S573>/Calib'
     */
    if (rtb_VeSR1N_b_BATTERY_HV_STATU_e &&
            (KeSR1B_b_BATTERY_HV_STATUS1_FD11_Enbl))
    {
        /* Gain: '<S572>/Gain2' incorporates:
         *  Constant: '<S572>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_ev = false;

        /* Switch: '<S597>/Switch5' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Failg'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  Logic: '<S597>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_FD1) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k))
        {
            /* Switch: '<S597>/Switch5' incorporates:
             *  UnitDelay: '<S597>/Unit Delay'
             */
            rtb_Switch5_jne = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f2;
        }
        else
        {
            /* Switch: '<S597>/Switch5' incorporates:
             *  DataStoreRead: '<S572>/DataStore_VeSR1N_b_BPCM_DCCntctrSTOW_FD11'
             */
            rtb_Switch5_jne = SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_DCCntctrSTOW_FD11;
        }

        /* End of Switch: '<S597>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_BPCM_DCCntctrSTOW_FD11' incorporates:
         *  DataTypeConversion: '<S572>/Data Type Conversion'
         *  Switch: '<S597>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_BPCM_DCCntctrSTOW_FD11_Value(((sint32)
            rtb_Switch5_jne) != 0);

        /* Switch: '<S596>/Switch5' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Failg'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  Logic: '<S596>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_FD1) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k))
        {
            /* Switch: '<S596>/Switch5' incorporates:
             *  UnitDelay: '<S596>/Unit Delay'
             */
            rtb_Switch5_don = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gxr;
        }
        else
        {
            /* Switch: '<S596>/Switch5' incorporates:
             *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_DCCntctrMTOW_FD11'
             */
            rtb_Switch5_don = SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_DCCntctrMTOW_FD11;
        }

        /* End of Switch: '<S596>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_BPCM_DCCntctrMTOW_FD11' incorporates:
         *  DataTypeConversion: '<S572>/Data Type Conversion1'
         *  Switch: '<S596>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_BPCM_DCCntctrMTOW_FD11_Value(((sint32)
            rtb_Switch5_don) != 0);

        /* Logic: '<S591>/Logical Operator' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Failg'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  Logic: '<S574>/Logical Operator'
         *  Logic: '<S575>/Logical Operator'
         *  Logic: '<S576>/Logical Operator'
         *  Logic: '<S577>/Logical Operator'
         *  Logic: '<S578>/Logical Operator'
         *  Logic: '<S579>/Logical Operator'
         *  Logic: '<S580>/Logical Operator'
         *  Logic: '<S581>/Logical Operator'
         *  Logic: '<S582>/Logical Operator'
         *  Logic: '<S583>/Logical Operator'
         *  Logic: '<S584>/Logical Operator'
         *  Logic: '<S585>/Logical Operator'
         *  Logic: '<S586>/Logical Operator'
         *  Logic: '<S587>/Logical Operator'
         *  Logic: '<S588>/Logical Operator'
         *  Logic: '<S589>/Logical Operator'
         *  Logic: '<S590>/Logical Operator'
         *  Logic: '<S592>/Logical Operator'
         *  Logic: '<S593>/Logical Operator'
         *  Logic: '<S594>/Logical Operator'
         *  Logic: '<S595>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_FD1) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k));

        /* Switch: '<S591>/Switch5' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_DCFC_Isolation_Sts_SNA_Faild'
         *  Logic: '<S591>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_DCFC_Isolation))
        {
            /* Switch: '<S591>/Switch5' incorporates:
             *  UnitDelay: '<S591>/Unit Delay'
             */
            rtb_Switch5_oxn = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ejd;
        }
        else
        {
            /* Switch: '<S591>/Switch5' incorporates:
             *  DataStoreRead: '<S572>/DataStore_VeSR1N_y_BPCM_HV_DCFC_ISts_FD11'
             */
            rtb_Switch5_oxn = SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_DCFC_ISts_FD11;
        }

        /* End of Switch: '<S591>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_DCFC_ISts_FD11' incorporates:
         *  DataTypeConversion: '<S572>/Data Type Conversion10'
         *  Switch: '<S591>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_DCFC_ISts_FD11_Value(rtb_Switch5_oxn);

        /* Switch: '<S592>/Switch5' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_Inlet_Temp_SNA_Faild'
         *  Logic: '<S592>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Inlet_Temp_SNA))
        {
            /* Switch: '<S592>/Switch5' incorporates:
             *  UnitDelay: '<S592>/Unit Delay'
             */
            rtb_Switch5_ad0 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_i2;
        }
        else
        {
            /* Switch: '<S592>/Switch5' incorporates:
             *  DataStoreRead: '<S572>/DataStore_VeSR1N_T_BPCM_HV_InletTemp_FD11'
             */
            rtb_Switch5_ad0 = SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HV_InletTemp_FD11;
        }

        /* End of Switch: '<S592>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_BPCM_HV_InletTemp_FD11' incorporates:
         *  DataTypeConversion: '<S572>/Data Type Conversion11'
         *  Switch: '<S592>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_BPCM_HV_InletTemp_FD11_Value((((float32)
            rtb_Switch5_ad0) * 0.1F) - 40.0F);

        /* Switch: '<S593>/Switch5' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_InternalVoltage_SNA_Faild'
         *  Logic: '<S593>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_InternalVoltag))
        {
            /* Switch: '<S593>/Switch5' incorporates:
             *  UnitDelay: '<S593>/Unit Delay'
             */
            rtb_Switch5_gij = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f1;
        }
        else
        {
            /* Switch: '<S593>/Switch5' incorporates:
             *  DataStoreRead: '<S572>/DataStore_VeSR1N_U_BPCM_HV_IntVolt_FD11'
             */
            rtb_Switch5_gij = SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_HV_IntVolt_FD11;
        }

        /* End of Switch: '<S593>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_BPCM_HV_IntVolt_FD11' incorporates:
         *  DataTypeConversion: '<S572>/Data Type Conversion12'
         *  Switch: '<S593>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_BPCM_HV_IntVolt_FD11_Value((((float32)
            rtb_Switch5_gij) * 0.1F) + 90.9F);

        /* Switch: '<S594>/Switch5' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_Outlet_Temp_SNA_Faild'
         *  Logic: '<S594>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Outlet_Temp_SN))
        {
            /* Switch: '<S594>/Switch5' incorporates:
             *  UnitDelay: '<S594>/Unit Delay'
             */
            rtb_Switch5_m3m = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ha;
        }
        else
        {
            /* Switch: '<S594>/Switch5' incorporates:
             *  DataStoreRead: '<S572>/DataStore_VeSR1N_T_BPCM_HVOutletTemp_FD11'
             */
            rtb_Switch5_m3m = SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HVOutletTemp_FD11;
        }

        /* End of Switch: '<S594>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_BPCM_HVOutletTemp_FD11' incorporates:
         *  DataTypeConversion: '<S572>/Data Type Conversion13'
         *  Switch: '<S594>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_BPCM_HVOutletTemp_FD11_Value((((float32)
            rtb_Switch5_m3m) * 0.1F) - 40.0F);

        /* Switch: '<S595>/Switch5' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_SOC_SNA_Faild'
         *  Logic: '<S595>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_SOC_SNA_Faild))
        {
            /* Switch: '<S595>/Switch5' incorporates:
             *  UnitDelay: '<S595>/Unit Delay'
             */
            rtb_Switch5_d5v = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l0n;
        }
        else
        {
            /* Switch: '<S595>/Switch5' incorporates:
             *  DataStoreRead: '<S572>/DataStore_VeSR1N_Pct_BPCM_HV_SOC_FD11'
             */
            rtb_Switch5_d5v = SR1B_BLUEN_ac_DW.VeSR1N_Pct_BPCM_HV_SOC_FD11;
        }

        /* End of Switch: '<S595>/Switch5' */

        /* Outport: '<Root>/VeSR1B_Pct_BPCM_HV_SOC_FD11' incorporates:
         *  DataTypeConversion: '<S572>/Data Type Conversion14'
         *  Switch: '<S595>/Switch5'
         */
        (void)Rte_Write_VeSR1B_Pct_BPCM_HV_SOC_FD11_Value(((float32)
            rtb_Switch5_d5v) * 0.1F);

        /* Switch: '<S576>/Switch5' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_SOH_SNA_Faild'
         *  Logic: '<S576>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_SOH_SNA_Faild))
        {
            /* Switch: '<S576>/Switch5' incorporates:
             *  UnitDelay: '<S576>/Unit Delay'
             */
            rtb_Switch5_ezd = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gl;
        }
        else
        {
            /* Switch: '<S576>/Switch5' incorporates:
             *  DataStoreRead: '<S572>/DataStore_VeSR1N_y_BPCM_HV_SOH_FD11'
             */
            rtb_Switch5_ezd = SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_SOH_FD11;
        }

        /* End of Switch: '<S576>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_SOH_FD11' incorporates:
         *  DataTypeConversion: '<S572>/Data Type Conversion15'
         *  Switch: '<S576>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_SOH_FD11_Value(rtb_Switch5_ezd);

        /* Switch: '<S577>/Switch5' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_SOH_Low_SNA_Faild'
         *  Logic: '<S577>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_SOH_Low_SNA_Fa))
        {
            /* Switch: '<S577>/Switch5' incorporates:
             *  UnitDelay: '<S577>/Unit Delay'
             */
            rtb_Switch5_jxl = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_h0;
        }
        else
        {
            /* Switch: '<S577>/Switch5' incorporates:
             *  DataStoreRead: '<S572>/DataStore_VeSR1N_y_BPCM_HV_SOH_Low_FD11'
             */
            rtb_Switch5_jxl = SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_SOH_Low_FD11;
        }

        /* End of Switch: '<S577>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_SOH_Low_FD11' incorporates:
         *  DataTypeConversion: '<S572>/Data Type Conversion16'
         *  Switch: '<S577>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_SOH_Low_FD11_Value(rtb_Switch5_jxl);

        /* Switch: '<S578>/Switch5' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_Temperature_Avg_SNA_Faild'
         *  Logic: '<S578>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Temperature_Av))
        {
            /* Switch: '<S578>/Switch5' incorporates:
             *  UnitDelay: '<S578>/Unit Delay'
             */
            rtb_Switch5_kt4 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f5x;
        }
        else
        {
            /* Switch: '<S578>/Switch5' incorporates:
             *  DataStoreRead: '<S572>/DataStore_VeSR1N_T_BPCM_HV_Temp_Avg_FD11'
             */
            rtb_Switch5_kt4 = SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HV_Temp_Avg_FD11;
        }

        /* End of Switch: '<S578>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_BPCM_HV_Temp_Avg_FD11' incorporates:
         *  DataTypeConversion: '<S572>/Data Type Conversion17'
         *  Switch: '<S578>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_BPCM_HV_Temp_Avg_FD11_Value((((float32)
            rtb_Switch5_kt4) * 0.1F) - 40.0F);

        /* Switch: '<S579>/Switch5' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_Temperature_Max_SNA_Faild'
         *  Logic: '<S579>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Temperature_Ma))
        {
            /* Switch: '<S579>/Switch5' incorporates:
             *  UnitDelay: '<S579>/Unit Delay'
             */
            rtb_Switch5_k3 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gp;
        }
        else
        {
            /* Switch: '<S579>/Switch5' incorporates:
             *  DataStoreRead: '<S572>/DataStore_VeSR1N_T_BPCM_HV_Temp_Max_FD11'
             */
            rtb_Switch5_k3 = SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HV_Temp_Max_FD11;
        }

        /* End of Switch: '<S579>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_BPCM_HV_Temp_Max_FD11' incorporates:
         *  DataTypeConversion: '<S572>/Data Type Conversion18'
         *  Switch: '<S579>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_BPCM_HV_Temp_Max_FD11_Value((((float32)
            rtb_Switch5_k3) * 0.1F) - 40.0F);

        /* Switch: '<S580>/Switch5' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_Temperature_Min_SNA_Faild'
         *  Logic: '<S580>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Temperature_Mi))
        {
            /* Switch: '<S580>/Switch5' incorporates:
             *  UnitDelay: '<S580>/Unit Delay'
             */
            rtb_Switch5_fqu = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f0;
        }
        else
        {
            /* Switch: '<S580>/Switch5' incorporates:
             *  DataStoreRead: '<S572>/DataStore_VeSR1N_T_BPCM_HV_Temp_Min_FD11'
             */
            rtb_Switch5_fqu = SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HV_Temp_Min_FD11;
        }

        /* End of Switch: '<S580>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_BPCM_HV_Temp_Min_FD11' incorporates:
         *  DataTypeConversion: '<S572>/Data Type Conversion19'
         *  Switch: '<S580>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_BPCM_HV_Temp_Min_FD11_Value((((float32)
            rtb_Switch5_fqu) * 0.1F) - 40.0F);

        /* Switch: '<S603>/Switch5' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Failg'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  Logic: '<S603>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_FD1) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k))
        {
            /* Switch: '<S603>/Switch5' incorporates:
             *  UnitDelay: '<S603>/Unit Delay'
             */
            rtb_Switch5_gmm = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oiv;
        }
        else
        {
            /* Switch: '<S603>/Switch5' incorporates:
             *  DataStoreRead: '<S572>/DataStore_VeSR1N_y_BPCM_HV_BalancgMd_FD11'
             */
            rtb_Switch5_gmm = SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_BalancgMd_FD11;
        }

        /* End of Switch: '<S603>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_BalancgMd_FD11' incorporates:
         *  DataTypeConversion: '<S572>/Data Type Conversion2'
         *  Switch: '<S603>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_BalancgMd_FD11_Value(rtb_Switch5_gmm);

        /* Switch: '<S581>/Switch5' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_ThermalRunaway_SNA_Faild'
         *  Logic: '<S581>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_ThermalRunaway))
        {
            /* Switch: '<S581>/Switch5' incorporates:
             *  UnitDelay: '<S581>/Unit Delay'
             */
            rtb_Switch5_je2 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jfn;
        }
        else
        {
            /* Switch: '<S581>/Switch5' incorporates:
             *  DataStoreRead: '<S572>/DataStore_VeSR1N_y_BPCM_HV_ThermRnwayFD11'
             */
            rtb_Switch5_je2 = SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_ThermRnwayFD11;
        }

        /* End of Switch: '<S581>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_ThermRnwayFD11' incorporates:
         *  DataTypeConversion: '<S572>/Data Type Conversion20'
         *  Switch: '<S581>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_ThermRnwayFD11_Value(rtb_Switch5_je2);

        /* Switch: '<S582>/Switch5' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_Trac_Bus_Sts_SNA_Faild'
         *  Logic: '<S582>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Trac_Bus_Sts_S))
        {
            /* Switch: '<S582>/Switch5' incorporates:
             *  UnitDelay: '<S582>/Unit Delay'
             */
            rtb_Switch5_ak1 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ggr;
        }
        else
        {
            /* Switch: '<S582>/Switch5' incorporates:
             *  DataStoreRead: '<S572>/DataStore_VeSR1N_y_BPCM_HV_TracBusStsFD11'
             */
            rtb_Switch5_ak1 = SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_TracBusStsFD11;
        }

        /* End of Switch: '<S582>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_TracBusStsFD11' incorporates:
         *  DataTypeConversion: '<S572>/Data Type Conversion21'
         *  Switch: '<S582>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_TracBusStsFD11_Value(rtb_Switch5_ak1);

        /* Switch: '<S583>/Switch5' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_Trac_Main_Contac_Sts_SNA_Faild'
         *  Logic: '<S583>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Trac_Main_Cont))
        {
            /* Switch: '<S583>/Switch5' incorporates:
             *  UnitDelay: '<S583>/Unit Delay'
             */
            rtb_Switch5_a5 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lp4;
        }
        else
        {
            /* Switch: '<S583>/Switch5' incorporates:
             *  DataStoreRead: '<S572>/DataStore_VeSR1N_y_BPCM_HV_TracMaiCS_FD11'
             */
            rtb_Switch5_a5 = SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_TracMaiCS_FD11;
        }

        /* End of Switch: '<S583>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_TracMaiCS_FD11' incorporates:
         *  DataTypeConversion: '<S572>/Data Type Conversion22'
         *  Switch: '<S583>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_TracMaiCS_FD11_Value(rtb_Switch5_a5);

        /* Switch: '<S584>/Switch5' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_Trac_PreCha_Contac_Sts_SNA_Faild'
         *  Logic: '<S584>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Trac_PreCha_Co))
        {
            /* Switch: '<S584>/Switch5' incorporates:
             *  UnitDelay: '<S584>/Unit Delay'
             */
            rtb_Switch5_agt = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_p1j;
        }
        else
        {
            /* Switch: '<S584>/Switch5' incorporates:
             *  DataStoreRead: '<S572>/DataStore_VeSR1N_y_BPCM_HVTPreChaCStsFD11'
             */
            rtb_Switch5_agt = SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HVTPreChaCStsFD11;
        }

        /* End of Switch: '<S584>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVTPreChaCStsFD11' incorporates:
         *  DataTypeConversion: '<S572>/Data Type Conversion23'
         *  Switch: '<S584>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVTPreChaCStsFD11_Value(rtb_Switch5_agt);

        /* Switch: '<S585>/Switch5' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_TractionBusVoltage_SNA_Faild'
         *  Logic: '<S585>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_TractionBusVol))
        {
            /* Switch: '<S585>/Switch5' incorporates:
             *  UnitDelay: '<S585>/Unit Delay'
             */
            rtb_Switch5_k21 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ex;
        }
        else
        {
            /* Switch: '<S585>/Switch5' incorporates:
             *  DataStoreRead: '<S572>/DataStore_VeSR1N_U_BPCM_HVTracBusVoltFD11'
             */
            rtb_Switch5_k21 = SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_HVTracBusVoltFD11;
        }

        /* End of Switch: '<S585>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_BPCM_HVTracBusVoltFD11' incorporates:
         *  DataTypeConversion: '<S572>/Data Type Conversion24'
         *  Switch: '<S585>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_BPCM_HVTracBusVoltFD11_Value((float32)
            rtb_Switch5_k21);

        /* Switch: '<S606>/Switch5' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Failg'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  Logic: '<S606>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_FD1) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k))
        {
            /* Switch: '<S606>/Switch5' incorporates:
             *  UnitDelay: '<S606>/Unit Delay'
             */
            rtb_Switch5_ki1 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gi3;
        }
        else
        {
            /* Switch: '<S606>/Switch5' incorporates:
             *  DataStoreRead: '<S572>/DataStore_VeSR1N_b_BPCM_ImpactHardwire'
             */
            rtb_Switch5_ki1 = SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_ImpactHardwire;
        }

        /* End of Switch: '<S606>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_BPCM_ImpactHardwire' incorporates:
         *  DataTypeConversion: '<S572>/Data Type Conversion25'
         *  Switch: '<S606>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_BPCM_ImpactHardwire_Value(((sint32)
            rtb_Switch5_ki1) != 0);

        /* Switch: '<S607>/Switch5' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Failg'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  Logic: '<S607>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_FD1) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k))
        {
            /* Switch: '<S607>/Switch5' incorporates:
             *  UnitDelay: '<S607>/Unit Delay'
             */
            rtb_Switch5_gjk = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mhd;
        }
        else
        {
            /* Switch: '<S607>/Switch5' incorporates:
             *  DataStoreRead: '<S572>/DataStore_VeSR1N_b_BPCM_ImpactHardwireV'
             */
            rtb_Switch5_gjk = SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_ImpactHardwireV;
        }

        /* End of Switch: '<S607>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_BPCM_ImpactHardwireV' incorporates:
         *  DataTypeConversion: '<S572>/Data Type Conversion26'
         *  Switch: '<S607>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_BPCM_ImpactHardwireV_Value(((sint32)
            rtb_Switch5_gjk) != 0);

        /* Switch: '<S608>/Switch5' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Failg'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  Logic: '<S608>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_FD1) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k))
        {
            /* Switch: '<S608>/Switch5' incorporates:
             *  UnitDelay: '<S608>/Unit Delay'
             */
            rtb_Switch5_ni = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gz;
        }
        else
        {
            /* Switch: '<S608>/Switch5' incorporates:
             *  DataStoreRead: '<S572>/DataStore_VeSR1N_b_BPCM_MILRequest_FD11'
             */
            rtb_Switch5_ni = SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_MILRequest_FD11;
        }

        /* End of Switch: '<S608>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_BPCM_MILRequest_FD11' incorporates:
         *  DataTypeConversion: '<S572>/Data Type Conversion27'
         *  Switch: '<S608>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_BPCM_MILRequest_FD11_Value(((sint32)
            rtb_Switch5_ni) != 0);

        /* Switch: '<S609>/Switch5' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Failg'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  Logic: '<S609>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_FD1) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k))
        {
            /* Switch: '<S609>/Switch5' incorporates:
             *  UnitDelay: '<S609>/Unit Delay'
             */
            rtb_Switch5_l3c = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gsw;
        }
        else
        {
            /* Switch: '<S609>/Switch5' incorporates:
             *  DataStoreRead: '<S572>/DataStore_VeSR1N_b_BPCM_PwrLimpHmOn_FD11'
             */
            rtb_Switch5_l3c = SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_PwrLimpHmOn_FD11;
        }

        /* End of Switch: '<S609>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_BPCM_PwrLimpHmOn_FD11' incorporates:
         *  DataTypeConversion: '<S572>/Data Type Conversion28'
         *  Switch: '<S609>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_BPCM_PwrLimpHmOn_FD11_Value(((sint32)
            rtb_Switch5_l3c) != 0);

        /* Switch: '<S610>/Switch5' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Failg'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  Logic: '<S610>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_FD1) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k))
        {
            /* Switch: '<S610>/Switch5' incorporates:
             *  UnitDelay: '<S610>/Unit Delay'
             */
            rtb_Switch5_nuw = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kkz;
        }
        else
        {
            /* Switch: '<S610>/Switch5' incorporates:
             *  DataStoreRead: '<S572>/DataStore_VeSR1N_b_BPCM_Wakeup_Req_FD11'
             */
            rtb_Switch5_nuw = SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Wakeup_Req_FD11;
        }

        /* End of Switch: '<S610>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_BPCM_Wakeup_Req_FD11' incorporates:
         *  DataTypeConversion: '<S572>/Data Type Conversion29'
         *  Switch: '<S610>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_BPCM_Wakeup_Req_FD11_Value(((sint32)
            rtb_Switch5_nuw) != 0);

        /* Switch: '<S604>/Switch5' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Failg'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  Logic: '<S604>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_FD1) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k))
        {
            /* Switch: '<S604>/Switch5' incorporates:
             *  UnitDelay: '<S604>/Unit Delay'
             */
            rtb_Switch5_pt3 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ldg;
        }
        else
        {
            /* Switch: '<S604>/Switch5' incorporates:
             *  DataStoreRead: '<S572>/DataStore_VeSR1N_y_BPCM_HV_BattIISts_FD11'
             */
            rtb_Switch5_pt3 = SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_BattIISts_FD11;
        }

        /* End of Switch: '<S604>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_BattIISts_FD11' incorporates:
         *  DataTypeConversion: '<S572>/Data Type Conversion3'
         *  Switch: '<S604>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_BattIISts_FD11_Value(rtb_Switch5_pt3);

        /* Switch: '<S598>/Switch5' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Failg'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  Logic: '<S598>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_FD1) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k))
        {
            /* Switch: '<S598>/Switch5' incorporates:
             *  UnitDelay: '<S598>/Unit Delay'
             */
            rtb_Switch5_lis = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bza;
        }
        else
        {
            /* Switch: '<S598>/Switch5' incorporates:
             *  DataStoreRead: '<S572>/DataStore_VeSR1N_y_BPCMInterlockSts_FD11'
             */
            rtb_Switch5_lis = SR1B_BLUEN_ac_DW.VeSR1N_y_BPCMInterlockSts_FD11;
        }

        /* End of Switch: '<S598>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_BPCMInterlockSts_FD11' incorporates:
         *  DataTypeConversion: '<S572>/Data Type Conversion30'
         *  Switch: '<S598>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_BPCMInterlockSts_FD11_Value(rtb_Switch5_lis);

        /* Switch: '<S599>/Switch5' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Failg'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  Logic: '<S599>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_FD1) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k))
        {
            /* Switch: '<S599>/Switch5' incorporates:
             *  UnitDelay: '<S599>/Unit Delay'
             */
            rtb_Switch5_dj = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_b1;
        }
        else
        {
            /* Switch: '<S599>/Switch5' incorporates:
             *  DataStoreRead: '<S572>/DataStore_VeSR1N_thr_HVBatCntctOpnTime_FD11'
             */
            rtb_Switch5_dj = SR1B_BLUEN_ac_DW.VeSR1N_thr_HVBatCntctOpnTime_FD;
        }

        /* End of Switch: '<S599>/Switch5' */

        /* Outport: '<Root>/VeSR1B_thr_HVBatCntctOpnTime_FD11' incorporates:
         *  DataTypeConversion: '<S572>/Data Type Conversion31'
         *  Switch: '<S599>/Switch5'
         */
        (void)Rte_Write_VeSR1B_thr_HVBatCntctOpnTime_FD11_Value(((float32)
            rtb_Switch5_dj) * 0.2F);

        /* Switch: '<S600>/Switch5' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Failg'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  Logic: '<S600>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_FD1) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k))
        {
            /* Switch: '<S600>/Switch5' incorporates:
             *  UnitDelay: '<S600>/Unit Delay'
             */
            rtb_Switch5_euv = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_edt;
        }
        else
        {
            /* Switch: '<S600>/Switch5' incorporates:
             *  DataStoreRead: '<S572>/DataStore_VeSR1N_b_HVBatCntctWeldChk_FD11'
             */
            rtb_Switch5_euv = SR1B_BLUEN_ac_DW.VeSR1N_b_HVBatCntctWeldChk_FD11;
        }

        /* End of Switch: '<S600>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_HVBatCntctWeldChk_FD11' incorporates:
         *  DataTypeConversion: '<S572>/Data Type Conversion32'
         *  Switch: '<S600>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_HVBatCntctWeldChk_FD11_Value(((sint32)
            rtb_Switch5_euv) != 0);

        /* Switch: '<S601>/Switch5' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Failg'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  Logic: '<S601>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_FD1) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k))
        {
            /* Switch: '<S601>/Switch5' incorporates:
             *  UnitDelay: '<S601>/Unit Delay'
             */
            rtb_Switch5_b0 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ly;
        }
        else
        {
            /* Switch: '<S601>/Switch5' incorporates:
             *  DataStoreRead: '<S572>/DataStore_VeSR1N_tdy_HVBatLastSlept_FD11'
             */
            rtb_Switch5_b0 = SR1B_BLUEN_ac_DW.VeSR1N_tdy_HVBatLastSlept_FD11;
        }

        /* End of Switch: '<S601>/Switch5' */

        /* Outport: '<Root>/VeSR1B_tdy_HVBatLastSlept_FD11' incorporates:
         *  DataTypeConversion: '<S572>/Data Type Conversion33'
         *  Switch: '<S601>/Switch5'
         */
        (void)Rte_Write_VeSR1B_tdy_HVBatLastSlept_FD11_Value(((float32)
            rtb_Switch5_b0) * 0.2F);

        /* Switch: '<S602>/Switch5' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Failg'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  Logic: '<S602>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_FD1) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k))
        {
            /* Switch: '<S602>/Switch5' incorporates:
             *  UnitDelay: '<S602>/Unit Delay'
             */
            rtb_Switch5_hip = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f3m;
        }
        else
        {
            /* Switch: '<S602>/Switch5' incorporates:
             *  DataStoreRead: '<S572>/DataStore_VeSR1N_b_HVBatReady_FD11'
             */
            rtb_Switch5_hip = SR1B_BLUEN_ac_DW.VeSR1N_b_HVBatReady_FD11;
        }

        /* End of Switch: '<S602>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_HVBatReady_FD11' incorporates:
         *  DataTypeConversion: '<S572>/Data Type Conversion34'
         *  Switch: '<S602>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_HVBatReady_FD11_Value(((sint32)rtb_Switch5_hip)
            != 0);

        /* Switch: '<S587>/Switch5' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_HVBP_BDU_Busbar_Temp_SNA_Faild'
         *  Logic: '<S587>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_HVBP_BDU_Busbar_Temp_S))
        {
            /* Switch: '<S587>/Switch5' incorporates:
             *  UnitDelay: '<S587>/Unit Delay'
             */
            rtb_Switch5_g4z = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mch;
        }
        else
        {
            /* Switch: '<S587>/Switch5' incorporates:
             *  DataStoreRead: '<S572>/DataStore_VeSR1N_T_HVBP_BDU_BsbrTemp_FD11'
             */
            rtb_Switch5_g4z = SR1B_BLUEN_ac_DW.VeSR1N_T_HVBP_BDU_BsbrTemp_FD11;
        }

        /* End of Switch: '<S587>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_HVBP_BDU_BsbrTemp_FD11' incorporates:
         *  DataTypeConversion: '<S572>/Data Type Conversion35'
         *  Switch: '<S587>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_HVBP_BDU_BsbrTemp_FD11_Value(((float32)
            rtb_Switch5_g4z) - 40.0F);

        /* Switch: '<S588>/Switch5' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_HVBP_Busbar_Temp_SNA_Faild'
         *  Logic: '<S588>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_HVBP_Busbar_Temp_SNA_F))
        {
            /* Switch: '<S588>/Switch5' incorporates:
             *  UnitDelay: '<S588>/Unit Delay'
             */
            rtb_Switch5_jrs = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fwc;
        }
        else
        {
            /* Switch: '<S588>/Switch5' incorporates:
             *  DataStoreRead: '<S572>/DataStore_VeSR1N_T_HVBP_Busbar_Temp_FD11'
             */
            rtb_Switch5_jrs = SR1B_BLUEN_ac_DW.VeSR1N_T_HVBP_Busbar_Temp_FD11;
        }

        /* End of Switch: '<S588>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_HVBP_Busbar_Temp_FD11' incorporates:
         *  DataTypeConversion: '<S572>/Data Type Conversion36'
         *  Switch: '<S588>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_HVBP_Busbar_Temp_FD11_Value(((float32)
            rtb_Switch5_jrs) - 40.0F);

        /* Switch: '<S605>/Switch5' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Failg'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  Logic: '<S605>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_FD1) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k))
        {
            /* Switch: '<S605>/Switch5' incorporates:
             *  UnitDelay: '<S605>/Unit Delay'
             */
            rtb_Switch5_hry = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jyt;
        }
        else
        {
            /* Switch: '<S605>/Switch5' incorporates:
             *  DataStoreRead: '<S572>/DataStore_VeSR1N_y_BPCM_HVBattGFDSts_FD11'
             */
            rtb_Switch5_hry = SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HVBattGFDSts_FD11;
        }

        /* End of Switch: '<S605>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVBattGFDSts_FD11' incorporates:
         *  DataTypeConversion: '<S572>/Data Type Conversion4'
         *  Switch: '<S605>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVBattGFDSts_FD11_Value(rtb_Switch5_hry);

        /* Switch: '<S574>/Switch5' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_Capacity_SNA_Faild'
         *  Logic: '<S574>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Capacity_SNA_F))
        {
            /* Switch: '<S574>/Switch5' incorporates:
             *  UnitDelay: '<S574>/Unit Delay'
             */
            rtb_Switch5_np = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_e0;
        }
        else
        {
            /* Switch: '<S574>/Switch5' incorporates:
             *  DataStoreRead: '<S572>/DataStore_VeSR1N_qAhr_BPCM_HV_Capacity_FD11'
             */
            rtb_Switch5_np = SR1B_BLUEN_ac_DW.VeSR1N_qAhr_BPCM_HV_Capacity_FD;
        }

        /* End of Switch: '<S574>/Switch5' */

        /* Outport: '<Root>/VeSR1B_qAhr_BPCM_HV_Capacity_FD11' incorporates:
         *  DataTypeConversion: '<S572>/Data Type Conversion5'
         *  Switch: '<S574>/Switch5'
         */
        (void)Rte_Write_VeSR1B_qAhr_BPCM_HV_Capacity_FD11_Value(((float32)
            rtb_Switch5_np) * 0.15F);

        /* Switch: '<S575>/Switch5' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_Char_Bus_Sts_SNA_Faild'
         *  Logic: '<S575>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Char_Bus_Sts_S))
        {
            /* Switch: '<S575>/Switch5' incorporates:
             *  UnitDelay: '<S575>/Unit Delay'
             */
            rtb_Switch5_axv = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_n2;
        }
        else
        {
            /* Switch: '<S575>/Switch5' incorporates:
             *  DataStoreRead: '<S572>/DataStore_VeSR1N_y_BPCM_HV_ChrBusSts_FD11'
             */
            rtb_Switch5_axv = SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_ChrBusSts_FD11;
        }

        /* End of Switch: '<S575>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_ChrBusSts_FD11' incorporates:
         *  DataTypeConversion: '<S572>/Data Type Conversion6'
         *  Switch: '<S575>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_ChrBusSts_FD11_Value(rtb_Switch5_axv);

        /* Switch: '<S586>/Switch5' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_Char_Main_Contac_Sts_SNA_Faild'
         *  Logic: '<S586>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Char_Main_Cont))
        {
            /* Switch: '<S586>/Switch5' incorporates:
             *  UnitDelay: '<S586>/Unit Delay'
             */
            rtb_Switch5_pb4 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ggh;
        }
        else
        {
            /* Switch: '<S586>/Switch5' incorporates:
             *  DataStoreRead: '<S572>/DataStore_VeSR1N_y_BPCM_HV_CharMaiCntcSts_FD11'
             */
            rtb_Switch5_pb4 = SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_CharMaiCntcSts;
        }

        /* End of Switch: '<S586>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_CharMaiCntcSts_FD11' incorporates:
         *  DataTypeConversion: '<S572>/Data Type Conversion7'
         *  Switch: '<S586>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_CharMaiCntcSts_FD11_Value
            (rtb_Switch5_pb4);

        /* Switch: '<S589>/Switch5' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_ChargingBusVoltage_SNA_Faild'
         *  Logic: '<S589>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_ChargingBusVol))
        {
            /* Switch: '<S589>/Switch5' incorporates:
             *  UnitDelay: '<S589>/Unit Delay'
             */
            rtb_Switch5_de = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ke;
        }
        else
        {
            /* Switch: '<S589>/Switch5' incorporates:
             *  DataStoreRead: '<S572>/DataStore_VeSR1N_U_BPCM_HVChrgnBusVltFD11'
             */
            rtb_Switch5_de = SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_HVChrgnBusVltFD11;
        }

        /* End of Switch: '<S589>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_BPCM_HVChrgnBusVltFD11' incorporates:
         *  DataTypeConversion: '<S572>/Data Type Conversion8'
         *  Switch: '<S589>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_BPCM_HVChrgnBusVltFD11_Value((float32)
            rtb_Switch5_de);

        /* Switch: '<S590>/Switch5' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_Current_SNA_Faild'
         *  Logic: '<S590>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Current_SNA_Fa))
        {
            /* Switch: '<S590>/Switch5' incorporates:
             *  UnitDelay: '<S590>/Unit Delay'
             */
            rtb_Switch5_dm = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_n4k;
        }
        else
        {
            /* Switch: '<S590>/Switch5' incorporates:
             *  DataStoreRead: '<S572>/DataStore_VeSR1N_I_BPCM_HV_Current_FD11'
             */
            rtb_Switch5_dm = SR1B_BLUEN_ac_DW.VeSR1N_I_BPCM_HV_Current_FD11;
        }

        /* End of Switch: '<S590>/Switch5' */

        /* Outport: '<Root>/VeSR1B_I_BPCM_HV_Current_FD11' incorporates:
         *  DataTypeConversion: '<S572>/Data Type Conversion9'
         *  Switch: '<S590>/Switch5'
         */
        (void)Rte_Write_VeSR1B_I_BPCM_HV_Current_FD11_Value((((float32)
            rtb_Switch5_dm) * 0.1F) - 3276.7F);

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_Capacity_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_Capacity_SNA_Faild'
         *  Product: '<S574>/Product'
         *  Product: '<S574>/Product1'
         *  Product: '<S574>/Product2'
         *  Product: '<S574>/Product3'
         *  Product: '<S574>/Product4'
         *  Sum: '<S574>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_Capacity_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_e ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Capacity_SNA_F
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_ChrBusSts_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_Char_Bus_Sts_SNA_Faild'
         *  Product: '<S575>/Product'
         *  Product: '<S575>/Product1'
         *  Product: '<S575>/Product2'
         *  Product: '<S575>/Product3'
         *  Product: '<S575>/Product4'
         *  Sum: '<S575>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_ChrBusSts_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_e ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Char_Bus_Sts_S
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_SOH_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_SOH_SNA_Faild'
         *  Product: '<S576>/Product'
         *  Product: '<S576>/Product1'
         *  Product: '<S576>/Product2'
         *  Product: '<S576>/Product3'
         *  Product: '<S576>/Product4'
         *  Sum: '<S576>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_SOH_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_e ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_SOH_SNA_Faild ?
                                1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_SOH_Low_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_SOH_Low_SNA_Faild'
         *  Product: '<S577>/Product'
         *  Product: '<S577>/Product1'
         *  Product: '<S577>/Product2'
         *  Product: '<S577>/Product3'
         *  Product: '<S577>/Product4'
         *  Sum: '<S577>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_SOH_Low_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_e ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_SOH_Low_SNA_Fa
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_Temp_Avg_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_Temperature_Avg_SNA_Faild'
         *  Product: '<S578>/Product'
         *  Product: '<S578>/Product1'
         *  Product: '<S578>/Product2'
         *  Product: '<S578>/Product3'
         *  Product: '<S578>/Product4'
         *  Sum: '<S578>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_Temp_Avg_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_e ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Temperature_Av
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_Temp_Max_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_Temperature_Max_SNA_Faild'
         *  Product: '<S579>/Product'
         *  Product: '<S579>/Product1'
         *  Product: '<S579>/Product2'
         *  Product: '<S579>/Product3'
         *  Product: '<S579>/Product4'
         *  Sum: '<S579>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_Temp_Max_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_e ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Temperature_Ma
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_Temp_Min_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_Temperature_Min_SNA_Faild'
         *  Product: '<S580>/Product'
         *  Product: '<S580>/Product1'
         *  Product: '<S580>/Product2'
         *  Product: '<S580>/Product3'
         *  Product: '<S580>/Product4'
         *  Sum: '<S580>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_Temp_Min_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_e ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Temperature_Mi
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_ThermRnwayFD11_SigSts' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_ThermalRunaway_SNA_Faild'
         *  Product: '<S581>/Product'
         *  Product: '<S581>/Product1'
         *  Product: '<S581>/Product2'
         *  Product: '<S581>/Product3'
         *  Product: '<S581>/Product4'
         *  Sum: '<S581>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_ThermRnwayFD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_e ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_ThermalRunaway
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_TracBusStsFD11_SigSts' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_Trac_Bus_Sts_SNA_Faild'
         *  Product: '<S582>/Product'
         *  Product: '<S582>/Product1'
         *  Product: '<S582>/Product2'
         *  Product: '<S582>/Product3'
         *  Product: '<S582>/Product4'
         *  Sum: '<S582>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_TracBusStsFD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_e ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Trac_Bus_Sts_S
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_TracMaiCS_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_Trac_Main_Contac_Sts_SNA_Faild'
         *  Product: '<S583>/Product'
         *  Product: '<S583>/Product1'
         *  Product: '<S583>/Product2'
         *  Product: '<S583>/Product3'
         *  Product: '<S583>/Product4'
         *  Sum: '<S583>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_TracMaiCS_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_e ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Trac_Main_Cont
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVTPreChaCStsFD11_SigSts' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_Trac_PreCha_Contac_Sts_SNA_Faild'
         *  Product: '<S584>/Product'
         *  Product: '<S584>/Product1'
         *  Product: '<S584>/Product2'
         *  Product: '<S584>/Product3'
         *  Product: '<S584>/Product4'
         *  Sum: '<S584>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVTPreChaCStsFD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_e ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Trac_PreCha_Co
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVTracBusVoltFD11_SigSts' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_TractionBusVoltage_SNA_Faild'
         *  Product: '<S585>/Product'
         *  Product: '<S585>/Product1'
         *  Product: '<S585>/Product2'
         *  Product: '<S585>/Product3'
         *  Product: '<S585>/Product4'
         *  Sum: '<S585>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVTracBusVoltFD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_e ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_TractionBusVol
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_CharMaiCntcSts_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_Char_Main_Contac_Sts_SNA_Faild'
         *  Product: '<S586>/Product'
         *  Product: '<S586>/Product1'
         *  Product: '<S586>/Product2'
         *  Product: '<S586>/Product3'
         *  Product: '<S586>/Product4'
         *  Sum: '<S586>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_CharMaiCntcSts_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_e ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Char_Main_Cont
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_HVBP_BDU_BsbrTemp_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_HVBP_BDU_Busbar_Temp_SNA_Faild'
         *  Product: '<S587>/Product'
         *  Product: '<S587>/Product1'
         *  Product: '<S587>/Product2'
         *  Product: '<S587>/Product3'
         *  Product: '<S587>/Product4'
         *  Sum: '<S587>/Add'
         */
        (void)Rte_Write_VeSR1B_y_HVBP_BDU_BsbrTemp_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_e ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_HVBP_BDU_Busbar_Temp_S
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_HVBP_Busbar_Temp_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_HVBP_Busbar_Temp_SNA_Faild'
         *  Product: '<S588>/Product'
         *  Product: '<S588>/Product1'
         *  Product: '<S588>/Product2'
         *  Product: '<S588>/Product3'
         *  Product: '<S588>/Product4'
         *  Sum: '<S588>/Add'
         */
        (void)Rte_Write_VeSR1B_y_HVBP_Busbar_Temp_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_e ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_HVBP_Busbar_Temp_SNA_F
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVChrgnBusVltFD11_SigSts' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_ChargingBusVoltage_SNA_Faild'
         *  Product: '<S589>/Product'
         *  Product: '<S589>/Product1'
         *  Product: '<S589>/Product2'
         *  Product: '<S589>/Product3'
         *  Product: '<S589>/Product4'
         *  Sum: '<S589>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVChrgnBusVltFD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_e ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_ChargingBusVol
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_Current_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_Current_SNA_Faild'
         *  Product: '<S590>/Product'
         *  Product: '<S590>/Product1'
         *  Product: '<S590>/Product2'
         *  Product: '<S590>/Product3'
         *  Product: '<S590>/Product4'
         *  Sum: '<S590>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_Current_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_e ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Current_SNA_Fa
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_DCFC_ISts_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_DCFC_Isolation_Sts_SNA_Faild'
         *  Product: '<S591>/Product'
         *  Product: '<S591>/Product1'
         *  Product: '<S591>/Product2'
         *  Product: '<S591>/Product3'
         *  Product: '<S591>/Product4'
         *  Sum: '<S591>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_DCFC_ISts_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_e ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_DCFC_Isolation
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_InletTemp_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_Inlet_Temp_SNA_Faild'
         *  Product: '<S592>/Product'
         *  Product: '<S592>/Product1'
         *  Product: '<S592>/Product2'
         *  Product: '<S592>/Product3'
         *  Product: '<S592>/Product4'
         *  Sum: '<S592>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_InletTemp_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_e ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Inlet_Temp_SNA
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_IntVolt_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_InternalVoltage_SNA_Faild'
         *  Product: '<S593>/Product'
         *  Product: '<S593>/Product1'
         *  Product: '<S593>/Product2'
         *  Product: '<S593>/Product3'
         *  Product: '<S593>/Product4'
         *  Sum: '<S593>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_IntVolt_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_e ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_InternalVoltag
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVOutletTemp_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_Outlet_Temp_SNA_Faild'
         *  Product: '<S594>/Product'
         *  Product: '<S594>/Product1'
         *  Product: '<S594>/Product2'
         *  Product: '<S594>/Product3'
         *  Product: '<S594>/Product4'
         *  Sum: '<S594>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVOutletTemp_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_e ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Outlet_Temp_SN
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_SOC_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BPCM_HV_SOC_SNA_Faild'
         *  Product: '<S595>/Product'
         *  Product: '<S595>/Product1'
         *  Product: '<S595>/Product2'
         *  Product: '<S595>/Product3'
         *  Product: '<S595>/Product4'
         *  Sum: '<S595>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_SOC_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_e ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_SOC_SNA_Faild ?
                                1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_DCCntctrMTOW_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  Product: '<S596>/Product'
         *  Product: '<S596>/Product1'
         *  Product: '<S596>/Product2'
         *  Product: '<S596>/Product4'
         *  Sum: '<S596>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_DCCntctrMTOW_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_g ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_e ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_DCCntctrSTOW_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  Product: '<S597>/Product'
         *  Product: '<S597>/Product1'
         *  Product: '<S597>/Product2'
         *  Product: '<S597>/Product4'
         *  Sum: '<S597>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_DCCntctrSTOW_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_g ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_e ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCMInterlockSts_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  Product: '<S598>/Product'
         *  Product: '<S598>/Product1'
         *  Product: '<S598>/Product2'
         *  Product: '<S598>/Product4'
         *  Sum: '<S598>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCMInterlockSts_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_g ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_e ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_HVBatCntctOpnTime_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  Product: '<S599>/Product'
         *  Product: '<S599>/Product1'
         *  Product: '<S599>/Product2'
         *  Product: '<S599>/Product4'
         *  Sum: '<S599>/Add'
         */
        (void)Rte_Write_VeSR1B_y_HVBatCntctOpnTime_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_g ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_e ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_HVBatCntctWeldChk_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  Product: '<S600>/Product'
         *  Product: '<S600>/Product1'
         *  Product: '<S600>/Product2'
         *  Product: '<S600>/Product4'
         *  Sum: '<S600>/Add'
         */
        (void)Rte_Write_VeSR1B_y_HVBatCntctWeldChk_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_g ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_e ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_HVBatLastSlept_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  Product: '<S601>/Product'
         *  Product: '<S601>/Product1'
         *  Product: '<S601>/Product2'
         *  Product: '<S601>/Product4'
         *  Sum: '<S601>/Add'
         */
        (void)Rte_Write_VeSR1B_y_HVBatLastSlept_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_g ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_e ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_HVBatReady_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  Product: '<S602>/Product'
         *  Product: '<S602>/Product1'
         *  Product: '<S602>/Product2'
         *  Product: '<S602>/Product4'
         *  Sum: '<S602>/Add'
         */
        (void)Rte_Write_VeSR1B_y_HVBatReady_FD11_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_g ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_e
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_BalancgMd_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  Product: '<S603>/Product'
         *  Product: '<S603>/Product1'
         *  Product: '<S603>/Product2'
         *  Product: '<S603>/Product4'
         *  Sum: '<S603>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_BalancgMd_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_g ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_e ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_BattIISts_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  Product: '<S604>/Product'
         *  Product: '<S604>/Product1'
         *  Product: '<S604>/Product2'
         *  Product: '<S604>/Product4'
         *  Sum: '<S604>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_BattIISts_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_g ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_e ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVBattGFDSts_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  Product: '<S605>/Product'
         *  Product: '<S605>/Product1'
         *  Product: '<S605>/Product2'
         *  Product: '<S605>/Product4'
         *  Sum: '<S605>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVBattGFDSts_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_g ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_e ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_ImpactHardwire_SigSts' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  Product: '<S606>/Product'
         *  Product: '<S606>/Product1'
         *  Product: '<S606>/Product2'
         *  Product: '<S606>/Product4'
         *  Sum: '<S606>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_ImpactHardwire_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_g ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_e ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_ImpactHardwireV_SigSts' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  Product: '<S607>/Product'
         *  Product: '<S607>/Product1'
         *  Product: '<S607>/Product2'
         *  Product: '<S607>/Product4'
         *  Sum: '<S607>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_ImpactHardwireV_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_g ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_e ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_MILRequest_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  Product: '<S608>/Product'
         *  Product: '<S608>/Product1'
         *  Product: '<S608>/Product2'
         *  Product: '<S608>/Product4'
         *  Sum: '<S608>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_MILRequest_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_g ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_e ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_PwrLimpHmOn_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  Product: '<S609>/Product'
         *  Product: '<S609>/Product1'
         *  Product: '<S609>/Product2'
         *  Product: '<S609>/Product4'
         *  Sum: '<S609>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_PwrLimpHmOn_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_g ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_e ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_Wakeup_Req_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild'
         *  DataStoreRead: '<S572>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  Product: '<S610>/Product'
         *  Product: '<S610>/Product1'
         *  Product: '<S610>/Product2'
         *  Product: '<S610>/Product4'
         *  Sum: '<S610>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_Wakeup_Req_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_g ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_e ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S597>/Unit Delay' incorporates:
         *  Switch: '<S597>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f2 = rtb_Switch5_jne;

        /* Update for UnitDelay: '<S596>/Unit Delay' incorporates:
         *  Switch: '<S596>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gxr = rtb_Switch5_don;

        /* Update for UnitDelay: '<S591>/Unit Delay' incorporates:
         *  Switch: '<S591>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ejd = rtb_Switch5_oxn;

        /* Update for UnitDelay: '<S592>/Unit Delay' incorporates:
         *  Switch: '<S592>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_i2 = rtb_Switch5_ad0;

        /* Update for UnitDelay: '<S593>/Unit Delay' incorporates:
         *  Switch: '<S593>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f1 = rtb_Switch5_gij;

        /* Update for UnitDelay: '<S594>/Unit Delay' incorporates:
         *  Switch: '<S594>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ha = rtb_Switch5_m3m;

        /* Update for UnitDelay: '<S595>/Unit Delay' incorporates:
         *  Switch: '<S595>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l0n = rtb_Switch5_d5v;

        /* Update for UnitDelay: '<S576>/Unit Delay' incorporates:
         *  Switch: '<S576>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gl = rtb_Switch5_ezd;

        /* Update for UnitDelay: '<S577>/Unit Delay' incorporates:
         *  Switch: '<S577>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_h0 = rtb_Switch5_jxl;

        /* Update for UnitDelay: '<S578>/Unit Delay' incorporates:
         *  Switch: '<S578>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f5x = rtb_Switch5_kt4;

        /* Update for UnitDelay: '<S579>/Unit Delay' incorporates:
         *  Switch: '<S579>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gp = rtb_Switch5_k3;

        /* Update for UnitDelay: '<S580>/Unit Delay' incorporates:
         *  Switch: '<S580>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f0 = rtb_Switch5_fqu;

        /* Update for UnitDelay: '<S603>/Unit Delay' incorporates:
         *  Switch: '<S603>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oiv = rtb_Switch5_gmm;

        /* Update for UnitDelay: '<S581>/Unit Delay' incorporates:
         *  Switch: '<S581>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jfn = rtb_Switch5_je2;

        /* Update for UnitDelay: '<S582>/Unit Delay' incorporates:
         *  Switch: '<S582>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ggr = rtb_Switch5_ak1;

        /* Update for UnitDelay: '<S583>/Unit Delay' incorporates:
         *  Switch: '<S583>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lp4 = rtb_Switch5_a5;

        /* Update for UnitDelay: '<S584>/Unit Delay' incorporates:
         *  Switch: '<S584>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_p1j = rtb_Switch5_agt;

        /* Update for UnitDelay: '<S585>/Unit Delay' incorporates:
         *  Switch: '<S585>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ex = rtb_Switch5_k21;

        /* Update for UnitDelay: '<S606>/Unit Delay' incorporates:
         *  Switch: '<S606>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gi3 = rtb_Switch5_ki1;

        /* Update for UnitDelay: '<S607>/Unit Delay' incorporates:
         *  Switch: '<S607>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mhd = rtb_Switch5_gjk;

        /* Update for UnitDelay: '<S608>/Unit Delay' incorporates:
         *  Switch: '<S608>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gz = rtb_Switch5_ni;

        /* Update for UnitDelay: '<S609>/Unit Delay' incorporates:
         *  Switch: '<S609>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gsw = rtb_Switch5_l3c;

        /* Update for UnitDelay: '<S610>/Unit Delay' incorporates:
         *  Switch: '<S610>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kkz = rtb_Switch5_nuw;

        /* Update for UnitDelay: '<S604>/Unit Delay' incorporates:
         *  Switch: '<S604>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ldg = rtb_Switch5_pt3;

        /* Update for UnitDelay: '<S598>/Unit Delay' incorporates:
         *  Switch: '<S598>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bza = rtb_Switch5_lis;

        /* Update for UnitDelay: '<S599>/Unit Delay' incorporates:
         *  Switch: '<S599>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_b1 = rtb_Switch5_dj;

        /* Update for UnitDelay: '<S600>/Unit Delay' incorporates:
         *  Switch: '<S600>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_edt = rtb_Switch5_euv;

        /* Update for UnitDelay: '<S601>/Unit Delay' incorporates:
         *  Switch: '<S601>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ly = rtb_Switch5_b0;

        /* Update for UnitDelay: '<S602>/Unit Delay' incorporates:
         *  Switch: '<S602>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f3m = rtb_Switch5_hip;

        /* Update for UnitDelay: '<S587>/Unit Delay' incorporates:
         *  Switch: '<S587>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mch = rtb_Switch5_g4z;

        /* Update for UnitDelay: '<S588>/Unit Delay' incorporates:
         *  Switch: '<S588>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fwc = rtb_Switch5_jrs;

        /* Update for UnitDelay: '<S605>/Unit Delay' incorporates:
         *  Switch: '<S605>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jyt = rtb_Switch5_hry;

        /* Update for UnitDelay: '<S574>/Unit Delay' incorporates:
         *  Switch: '<S574>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_e0 = rtb_Switch5_np;

        /* Update for UnitDelay: '<S575>/Unit Delay' incorporates:
         *  Switch: '<S575>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_n2 = rtb_Switch5_axv;

        /* Update for UnitDelay: '<S586>/Unit Delay' incorporates:
         *  Switch: '<S586>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ggh = rtb_Switch5_pb4;

        /* Update for UnitDelay: '<S589>/Unit Delay' incorporates:
         *  Switch: '<S589>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ke = rtb_Switch5_de;

        /* Update for UnitDelay: '<S590>/Unit Delay' incorporates:
         *  Switch: '<S590>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_n4k = rtb_Switch5_dm;
    }

    /* End of Logic: '<S553>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S553>/BATTERY_HV_STATUS1_FD11_Time' */

    /* Merge: '<S16>/SR1N_b_BATTERY_HV_STATUS1_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S553>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_STATUS1_FD11_Time_VeSR1N_b_BATTERY_HV_STATUS1_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_ev);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BATTERY_HV_STATUS1_FD11_Pkt' */
}

/* Model step function for TID19 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BATTERY_HV_STATUS1_FD5_Time(void)
                          /* Explicit Task: TESR1B_BATTERY_HV_STATUS1_FD5_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_BATTERY_HV_STATUS1;
    uint16 rtb_Switch5_at;
    uint16 rtb_Switch5_cww;
    uint16 rtb_Switch5_em;
    uint16 rtb_Switch5_eoc;
    uint16 rtb_Switch5_gki;
    uint16 rtb_Switch5_hq;
    uint16 rtb_Switch5_lw;
    uint16 rtb_Switch5_npi;
    uint16 rtb_Switch5_oq;
    uint16 rtb_Switch5_pf;
    uint16 rtb_Switch5_pv;
    uint8 rtb_Switch5_aig;
    uint8 rtb_Switch5_aio;
    uint8 rtb_Switch5_ap3;
    uint8 rtb_Switch5_ba;
    uint8 rtb_Switch5_bb4;
    uint8 rtb_Switch5_c3g;
    uint8 rtb_Switch5_c5f;
    uint8 rtb_Switch5_cbp;
    uint8 rtb_Switch5_e0w;
    uint8 rtb_Switch5_eq;
    uint8 rtb_Switch5_foa;
    uint8 rtb_Switch5_fx;
    uint8 rtb_Switch5_gog;
    uint8 rtb_Switch5_hg;
    uint8 rtb_Switch5_hwx;
    uint8 rtb_Switch5_i4z;
    uint8 rtb_Switch5_ig4;
    uint8 rtb_Switch5_ij0;
    uint8 rtb_Switch5_k5;
    uint8 rtb_Switch5_ka;
    uint8 rtb_Switch5_kfj;
    uint8 rtb_Switch5_khn;
    uint8 rtb_Switch5_lhz;
    uint8 rtb_Switch5_lsn;
    uint8 rtb_Switch5_nf0;
    uint8 rtb_Switch5_p1q;
    boolean rtb_TmpSignalConversionAtVeSR_n;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BATTERY_HV_STATUS1_FD5_Pkt' incorporates:
     *  SubSystem: '<S17>/BATTERY_HV_STATUS1_FD5_Time'
     */
    /* SignalConversion generated from: '<S613>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S17>/SR1N_b_BATTERY_HV_STATUS1_FD5_NewEvent_merge'
     */
    rtb_VeSR1N_b_BATTERY_HV_STATUS1 =
        Rte_IrvRead_SR1B_BATTERY_HV_STATUS1_FD5_Time_VeSR1N_b_BATTERY_HV_STATUS1_FD5_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S613>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S17>/SR1N_b_BATTERY_HV_STATUS1_FD5_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_n =
        Rte_IrvRead_SR1B_BATTERY_HV_STATUS1_FD5_Time_VeSR1N_b_BATTERY_HV_STATUS1_FD5_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S613>/BATTERY_HV_STATUS1_FD5_Time' incorporates:
     *  EnablePort: '<S632>/Enable'
     */
    /* Logic: '<S613>/Logical Operator1' incorporates:
     *  Constant: '<S633>/Calib'
     */
    if (rtb_VeSR1N_b_BATTERY_HV_STATUS1 && (KeSR1B_b_BATTERY_HV_STATUS1_FD5_Enbl))
    {
        /* Gain: '<S632>/Gain2' incorporates:
         *  Constant: '<S632>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_am = false;

        /* Switch: '<S657>/Switch5' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Failg'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  Logic: '<S657>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_FD5) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p))
        {
            /* Switch: '<S657>/Switch5' incorporates:
             *  UnitDelay: '<S657>/Unit Delay'
             */
            rtb_Switch5_i4z = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hvf;
        }
        else
        {
            /* Switch: '<S657>/Switch5' incorporates:
             *  DataStoreRead: '<S632>/DataStore_VeSR1N_b_BPCM_DC_CntctrSTOW_FD5'
             */
            rtb_Switch5_i4z = SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_DC_CntctrSTOW_FD5;
        }

        /* End of Switch: '<S657>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_BPCM_DC_CntctrSTOW_FD5' incorporates:
         *  DataTypeConversion: '<S632>/Data Type Conversion'
         *  Switch: '<S657>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_BPCM_DC_CntctrSTOW_FD5_Value(((sint32)
            rtb_Switch5_i4z) != 0);

        /* Switch: '<S656>/Switch5' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Failg'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  Logic: '<S656>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_FD5) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p))
        {
            /* Switch: '<S656>/Switch5' incorporates:
             *  UnitDelay: '<S656>/Unit Delay'
             */
            rtb_Switch5_hwx = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_enk;
        }
        else
        {
            /* Switch: '<S656>/Switch5' incorporates:
             *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_DC_CntctrMTOW_FD5'
             */
            rtb_Switch5_hwx = SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_DC_CntctrMTOW_FD5;
        }

        /* End of Switch: '<S656>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_BPCM_DC_CntctrMTOW_FD5' incorporates:
         *  DataTypeConversion: '<S632>/Data Type Conversion1'
         *  Switch: '<S656>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_BPCM_DC_CntctrMTOW_FD5_Value(((sint32)
            rtb_Switch5_hwx) != 0);

        /* Logic: '<S651>/Logical Operator' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Failg'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  Logic: '<S634>/Logical Operator'
         *  Logic: '<S635>/Logical Operator'
         *  Logic: '<S636>/Logical Operator'
         *  Logic: '<S637>/Logical Operator'
         *  Logic: '<S638>/Logical Operator'
         *  Logic: '<S639>/Logical Operator'
         *  Logic: '<S640>/Logical Operator'
         *  Logic: '<S641>/Logical Operator'
         *  Logic: '<S642>/Logical Operator'
         *  Logic: '<S643>/Logical Operator'
         *  Logic: '<S644>/Logical Operator'
         *  Logic: '<S645>/Logical Operator'
         *  Logic: '<S646>/Logical Operator'
         *  Logic: '<S647>/Logical Operator'
         *  Logic: '<S648>/Logical Operator'
         *  Logic: '<S649>/Logical Operator'
         *  Logic: '<S650>/Logical Operator'
         *  Logic: '<S652>/Logical Operator'
         *  Logic: '<S653>/Logical Operator'
         *  Logic: '<S654>/Logical Operator'
         *  Logic: '<S655>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_FD5) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p));

        /* Switch: '<S651>/Switch5' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_DCFC_Isolation_Sts_SNA_Faild'
         *  Logic: '<S651>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_DCFC_Isolati_c))
        {
            /* Switch: '<S651>/Switch5' incorporates:
             *  UnitDelay: '<S651>/Unit Delay'
             */
            rtb_Switch5_kfj = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_iu;
        }
        else
        {
            /* Switch: '<S651>/Switch5' incorporates:
             *  DataStoreRead: '<S632>/DataStore_VeSR1N_y_BPCM_HV_DCFC_I_Sts_FD5'
             */
            rtb_Switch5_kfj = SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_DCFC_I_Sts_FD5;
        }

        /* End of Switch: '<S651>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_DCFC_I_Sts_FD5' incorporates:
         *  DataTypeConversion: '<S632>/Data Type Conversion10'
         *  Switch: '<S651>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_DCFC_I_Sts_FD5_Value(rtb_Switch5_kfj);

        /* Switch: '<S652>/Switch5' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_Inlet_Temp_SNA_Faild'
         *  Logic: '<S652>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Inlet_Temp_S_j))
        {
            /* Switch: '<S652>/Switch5' incorporates:
             *  UnitDelay: '<S652>/Unit Delay'
             */
            rtb_Switch5_pf = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f5;
        }
        else
        {
            /* Switch: '<S652>/Switch5' incorporates:
             *  DataStoreRead: '<S632>/DataStore_VeSR1N_T_BPCM_HV_Inlet_Temp_FD5'
             */
            rtb_Switch5_pf = SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HV_Inlet_Temp_FD5;
        }

        /* End of Switch: '<S652>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_BPCM_HV_Inlet_Temp_FD5' incorporates:
         *  DataTypeConversion: '<S632>/Data Type Conversion11'
         *  Switch: '<S652>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_BPCM_HV_Inlet_Temp_FD5_Value((((float32)
            rtb_Switch5_pf) * 0.1F) - 40.0F);

        /* Switch: '<S653>/Switch5' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_InternalVoltage_SNA_Faild'
         *  Logic: '<S653>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_InternalVolt_c))
        {
            /* Switch: '<S653>/Switch5' incorporates:
             *  UnitDelay: '<S653>/Unit Delay'
             */
            rtb_Switch5_em = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_aw;
        }
        else
        {
            /* Switch: '<S653>/Switch5' incorporates:
             *  DataStoreRead: '<S632>/DataStore_VeSR1N_U_BPCM_HV_IntVolt_FD5'
             */
            rtb_Switch5_em = SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_HV_IntVolt_FD5;
        }

        /* End of Switch: '<S653>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_BPCM_HV_IntVolt_FD5' incorporates:
         *  DataTypeConversion: '<S632>/Data Type Conversion12'
         *  Switch: '<S653>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_BPCM_HV_IntVolt_FD5_Value((((float32)
            rtb_Switch5_em) * 0.1F) + 90.9F);

        /* Switch: '<S654>/Switch5' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_Outlet_Temp_SNA_Faild'
         *  Logic: '<S654>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Outlet_Temp__j))
        {
            /* Switch: '<S654>/Switch5' incorporates:
             *  UnitDelay: '<S654>/Unit Delay'
             */
            rtb_Switch5_eoc = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jo;
        }
        else
        {
            /* Switch: '<S654>/Switch5' incorporates:
             *  DataStoreRead: '<S632>/DataStore_VeSR1N_T_BPCM_HV_OutletTemp_FD5'
             */
            rtb_Switch5_eoc = SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HV_OutletTemp_FD5;
        }

        /* End of Switch: '<S654>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_BPCM_HV_OutletTemp_FD5' incorporates:
         *  DataTypeConversion: '<S632>/Data Type Conversion13'
         *  Switch: '<S654>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_BPCM_HV_OutletTemp_FD5_Value((((float32)
            rtb_Switch5_eoc) * 0.1F) - 40.0F);

        /* Switch: '<S655>/Switch5' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_SOC_SNA_Faild'
         *  Logic: '<S655>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_SOC_SNA_Fail_o))
        {
            /* Switch: '<S655>/Switch5' incorporates:
             *  UnitDelay: '<S655>/Unit Delay'
             */
            rtb_Switch5_cww = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ht;
        }
        else
        {
            /* Switch: '<S655>/Switch5' incorporates:
             *  DataStoreRead: '<S632>/DataStore_VeSR1N_Pct_BPCM_HV_SOC_FD5'
             */
            rtb_Switch5_cww = SR1B_BLUEN_ac_DW.VeSR1N_Pct_BPCM_HV_SOC_FD5;
        }

        /* End of Switch: '<S655>/Switch5' */

        /* Outport: '<Root>/VeSR1B_Pct_BPCM_HV_SOC_FD5' incorporates:
         *  DataTypeConversion: '<S632>/Data Type Conversion14'
         *  Switch: '<S655>/Switch5'
         */
        (void)Rte_Write_VeSR1B_Pct_BPCM_HV_SOC_FD5_Value(((float32)
            rtb_Switch5_cww) * 0.1F);

        /* Switch: '<S636>/Switch5' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_SOH_SNA_Faild'
         *  Logic: '<S636>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_SOH_SNA_Fail_j))
        {
            /* Switch: '<S636>/Switch5' incorporates:
             *  UnitDelay: '<S636>/Unit Delay'
             */
            rtb_Switch5_khn = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hv1;
        }
        else
        {
            /* Switch: '<S636>/Switch5' incorporates:
             *  DataStoreRead: '<S632>/DataStore_VeSR1N_y_BPCM_HV_SOH_FD5'
             */
            rtb_Switch5_khn = SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_SOH_FD5;
        }

        /* End of Switch: '<S636>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_SOH_FD5' incorporates:
         *  DataTypeConversion: '<S632>/Data Type Conversion15'
         *  Switch: '<S636>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_SOH_FD5_Value(rtb_Switch5_khn);

        /* Switch: '<S637>/Switch5' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_SOH_Low_SNA_Faild'
         *  Logic: '<S637>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_SOH_Low_SNA__p))
        {
            /* Switch: '<S637>/Switch5' incorporates:
             *  UnitDelay: '<S637>/Unit Delay'
             */
            rtb_Switch5_nf0 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dvt;
        }
        else
        {
            /* Switch: '<S637>/Switch5' incorporates:
             *  DataStoreRead: '<S632>/DataStore_VeSR1N_y_BPCM_HV_SOH_Low_FD5'
             */
            rtb_Switch5_nf0 = SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_SOH_Low_FD5;
        }

        /* End of Switch: '<S637>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_SOH_Low_FD5' incorporates:
         *  DataTypeConversion: '<S632>/Data Type Conversion16'
         *  Switch: '<S637>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_SOH_Low_FD5_Value(rtb_Switch5_nf0);

        /* Switch: '<S638>/Switch5' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_Temperature_Avg_SNA_Faild'
         *  Logic: '<S638>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Temperature__n))
        {
            /* Switch: '<S638>/Switch5' incorporates:
             *  UnitDelay: '<S638>/Unit Delay'
             */
            rtb_Switch5_oq = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ph;
        }
        else
        {
            /* Switch: '<S638>/Switch5' incorporates:
             *  DataStoreRead: '<S632>/DataStore_VeSR1N_T_BPCM_HV_Temp_Avg_FD5'
             */
            rtb_Switch5_oq = SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HV_Temp_Avg_FD5;
        }

        /* End of Switch: '<S638>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_BPCM_HV_Temp_Avg_FD5' incorporates:
         *  DataTypeConversion: '<S632>/Data Type Conversion17'
         *  Switch: '<S638>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_BPCM_HV_Temp_Avg_FD5_Value((((float32)
            rtb_Switch5_oq) * 0.1F) - 40.0F);

        /* Switch: '<S639>/Switch5' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_Temperature_Max_SNA_Faild'
         *  Logic: '<S639>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Temperature__m))
        {
            /* Switch: '<S639>/Switch5' incorporates:
             *  UnitDelay: '<S639>/Unit Delay'
             */
            rtb_Switch5_hq = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cq;
        }
        else
        {
            /* Switch: '<S639>/Switch5' incorporates:
             *  DataStoreRead: '<S632>/DataStore_VeSR1N_T_BPCM_HV_Temp_Max_FD5'
             */
            rtb_Switch5_hq = SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HV_Temp_Max_FD5;
        }

        /* End of Switch: '<S639>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_BPCM_HV_Temp_Max_FD5' incorporates:
         *  DataTypeConversion: '<S632>/Data Type Conversion18'
         *  Switch: '<S639>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_BPCM_HV_Temp_Max_FD5_Value((((float32)
            rtb_Switch5_hq) * 0.1F) - 40.0F);

        /* Switch: '<S640>/Switch5' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_Temperature_Min_SNA_Faild'
         *  Logic: '<S640>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Temperature__c))
        {
            /* Switch: '<S640>/Switch5' incorporates:
             *  UnitDelay: '<S640>/Unit Delay'
             */
            rtb_Switch5_lw = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_e3;
        }
        else
        {
            /* Switch: '<S640>/Switch5' incorporates:
             *  DataStoreRead: '<S632>/DataStore_VeSR1N_T_BPCM_HV_Temp_Min_FD5'
             */
            rtb_Switch5_lw = SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HV_Temp_Min_FD5;
        }

        /* End of Switch: '<S640>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_BPCM_HV_Temp_Min_FD5' incorporates:
         *  DataTypeConversion: '<S632>/Data Type Conversion19'
         *  Switch: '<S640>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_BPCM_HV_Temp_Min_FD5_Value((((float32)
            rtb_Switch5_lw) * 0.1F) - 40.0F);

        /* Switch: '<S663>/Switch5' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Failg'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  Logic: '<S663>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_FD5) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p))
        {
            /* Switch: '<S663>/Switch5' incorporates:
             *  UnitDelay: '<S663>/Unit Delay'
             */
            rtb_Switch5_c3g = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jl;
        }
        else
        {
            /* Switch: '<S663>/Switch5' incorporates:
             *  DataStoreRead: '<S632>/DataStore_VeSR1N_y_BPCM_HVBalancingMd_FD5'
             */
            rtb_Switch5_c3g = SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HVBalancingMd_FD5;
        }

        /* End of Switch: '<S663>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVBalancingMd_FD5' incorporates:
         *  DataTypeConversion: '<S632>/Data Type Conversion2'
         *  Switch: '<S663>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVBalancingMd_FD5_Value(rtb_Switch5_c3g);

        /* Switch: '<S641>/Switch5' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_ThermalRunaway_SNA_Faild'
         *  Logic: '<S641>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_ThermalRunaw_g))
        {
            /* Switch: '<S641>/Switch5' incorporates:
             *  UnitDelay: '<S641>/Unit Delay'
             */
            rtb_Switch5_lsn = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_p10;
        }
        else
        {
            /* Switch: '<S641>/Switch5' incorporates:
             *  DataStoreRead: '<S632>/DataStore_VeSR1N_y_BPCM_HV_ThermRnway_FD5'
             */
            rtb_Switch5_lsn = SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_ThermRnway_FD5;
        }

        /* End of Switch: '<S641>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_ThermRnway_FD5' incorporates:
         *  DataTypeConversion: '<S632>/Data Type Conversion20'
         *  Switch: '<S641>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_ThermRnway_FD5_Value(rtb_Switch5_lsn);

        /* Switch: '<S642>/Switch5' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_Trac_Bus_Sts_SNA_Faild'
         *  Logic: '<S642>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Trac_Bus_Sts_b))
        {
            /* Switch: '<S642>/Switch5' incorporates:
             *  UnitDelay: '<S642>/Unit Delay'
             */
            rtb_Switch5_k5 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_m4w;
        }
        else
        {
            /* Switch: '<S642>/Switch5' incorporates:
             *  DataStoreRead: '<S632>/DataStore_VeSR1N_y_BPCM_HV_TracBusSts_FD5'
             */
            rtb_Switch5_k5 = SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_TracBusSts_FD5;
        }

        /* End of Switch: '<S642>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_TracBusSts_FD5' incorporates:
         *  DataTypeConversion: '<S632>/Data Type Conversion21'
         *  Switch: '<S642>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_TracBusSts_FD5_Value(rtb_Switch5_k5);

        /* Switch: '<S643>/Switch5' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_Trac_Main_Contac_Sts_SNA_Faild'
         *  Logic: '<S643>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Trac_Main_Co_d))
        {
            /* Switch: '<S643>/Switch5' incorporates:
             *  UnitDelay: '<S643>/Unit Delay'
             */
            rtb_Switch5_e0w = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_op4;
        }
        else
        {
            /* Switch: '<S643>/Switch5' incorporates:
             *  DataStoreRead: '<S632>/DataStore_VeSR1N_y_BPCM_HV_TracMaiCS_FD5'
             */
            rtb_Switch5_e0w = SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_TracMaiCS_FD5;
        }

        /* End of Switch: '<S643>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_TracMaiCS_FD5' incorporates:
         *  DataTypeConversion: '<S632>/Data Type Conversion22'
         *  Switch: '<S643>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_TracMaiCS_FD5_Value(rtb_Switch5_e0w);

        /* Switch: '<S644>/Switch5' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_Trac_PreCha_Contac_Sts_SNA_Faild'
         *  Logic: '<S644>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Trac_PreCha__e))
        {
            /* Switch: '<S644>/Switch5' incorporates:
             *  UnitDelay: '<S644>/Unit Delay'
             */
            rtb_Switch5_lhz = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ok0;
        }
        else
        {
            /* Switch: '<S644>/Switch5' incorporates:
             *  DataStoreRead: '<S632>/DataStore_VeSR1N_y_BPCM_HV_TracPreCCS_FD5'
             */
            rtb_Switch5_lhz = SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_TracPreCCS_FD5;
        }

        /* End of Switch: '<S644>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_TracPreCCS_FD5' incorporates:
         *  DataTypeConversion: '<S632>/Data Type Conversion23'
         *  Switch: '<S644>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_TracPreCCS_FD5_Value(rtb_Switch5_lhz);

        /* Switch: '<S645>/Switch5' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_TractionBusVoltage_SNA_Faild'
         *  Logic: '<S645>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_TractionBusV_c))
        {
            /* Switch: '<S645>/Switch5' incorporates:
             *  UnitDelay: '<S645>/Unit Delay'
             */
            rtb_Switch5_gki = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mg0;
        }
        else
        {
            /* Switch: '<S645>/Switch5' incorporates:
             *  DataStoreRead: '<S632>/DataStore_VeSR1N_U_BPCM_HVTracBusVolt_FD5'
             */
            rtb_Switch5_gki = SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_HVTracBusVolt_FD5;
        }

        /* End of Switch: '<S645>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_BPCM_HVTracBusVolt_FD5' incorporates:
         *  DataTypeConversion: '<S632>/Data Type Conversion24'
         *  Switch: '<S645>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_BPCM_HVTracBusVolt_FD5_Value((float32)
            rtb_Switch5_gki);

        /* Switch: '<S666>/Switch5' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Failg'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  Logic: '<S666>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_FD5) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p))
        {
            /* Switch: '<S666>/Switch5' incorporates:
             *  UnitDelay: '<S666>/Unit Delay'
             */
            rtb_Switch5_hg = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bq;
        }
        else
        {
            /* Switch: '<S666>/Switch5' incorporates:
             *  DataStoreRead: '<S632>/DataStore_VeSR1N_b_BPCM_ImpctHardwire_FD5'
             */
            rtb_Switch5_hg = SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_ImpctHardwire_FD5;
        }

        /* End of Switch: '<S666>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_BPCM_ImpctHardwire_FD5' incorporates:
         *  DataTypeConversion: '<S632>/Data Type Conversion25'
         *  Switch: '<S666>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_BPCM_ImpctHardwire_FD5_Value(((sint32)
            rtb_Switch5_hg) != 0);

        /* Switch: '<S667>/Switch5' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Failg'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  Logic: '<S667>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_FD5) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p))
        {
            /* Switch: '<S667>/Switch5' incorporates:
             *  UnitDelay: '<S667>/Unit Delay'
             */
            rtb_Switch5_fx = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_icu;
        }
        else
        {
            /* Switch: '<S667>/Switch5' incorporates:
             *  DataStoreRead: '<S632>/DataStore_VeSR1N_b_BPCM_ImpctHrdwireV_FD5'
             */
            rtb_Switch5_fx = SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_ImpctHrdwireV_FD5;
        }

        /* End of Switch: '<S667>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_BPCM_ImpctHrdwireV_FD5' incorporates:
         *  DataTypeConversion: '<S632>/Data Type Conversion26'
         *  Switch: '<S667>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_BPCM_ImpctHrdwireV_FD5_Value(((sint32)
            rtb_Switch5_fx) != 0);

        /* Switch: '<S668>/Switch5' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Failg'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  Logic: '<S668>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_FD5) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p))
        {
            /* Switch: '<S668>/Switch5' incorporates:
             *  UnitDelay: '<S668>/Unit Delay'
             */
            rtb_Switch5_gog = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nfi;
        }
        else
        {
            /* Switch: '<S668>/Switch5' incorporates:
             *  DataStoreRead: '<S632>/DataStore_VeSR1N_b_BPCM_MILRequest_FD5'
             */
            rtb_Switch5_gog = SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_MILRequest_FD5;
        }

        /* End of Switch: '<S668>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_BPCM_MILRequest_FD5' incorporates:
         *  DataTypeConversion: '<S632>/Data Type Conversion27'
         *  Switch: '<S668>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_BPCM_MILRequest_FD5_Value(((sint32)
            rtb_Switch5_gog) != 0);

        /* Switch: '<S669>/Switch5' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Failg'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  Logic: '<S669>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_FD5) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p))
        {
            /* Switch: '<S669>/Switch5' incorporates:
             *  UnitDelay: '<S669>/Unit Delay'
             */
            rtb_Switch5_ij0 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ci4;
        }
        else
        {
            /* Switch: '<S669>/Switch5' incorporates:
             *  DataStoreRead: '<S632>/DataStore_VeSR1N_b_BPCM_PwrLimpHomeOn_FD5'
             */
            rtb_Switch5_ij0 = SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_PwrLimpHomeOn_FD5;
        }

        /* End of Switch: '<S669>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_BPCM_PwrLimpHomeOn_FD5' incorporates:
         *  DataTypeConversion: '<S632>/Data Type Conversion28'
         *  Switch: '<S669>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_BPCM_PwrLimpHomeOn_FD5_Value(((sint32)
            rtb_Switch5_ij0) != 0);

        /* Switch: '<S670>/Switch5' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Failg'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  Logic: '<S670>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_FD5) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p))
        {
            /* Switch: '<S670>/Switch5' incorporates:
             *  UnitDelay: '<S670>/Unit Delay'
             */
            rtb_Switch5_bb4 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mz1;
        }
        else
        {
            /* Switch: '<S670>/Switch5' incorporates:
             *  DataStoreRead: '<S632>/DataStore_VeSR1N_b_BPCM_WakeupRequest_FD5'
             */
            rtb_Switch5_bb4 = SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_WakeupRequest_FD5;
        }

        /* End of Switch: '<S670>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_BPCM_WakeupRequest_FD5' incorporates:
         *  DataTypeConversion: '<S632>/Data Type Conversion29'
         *  Switch: '<S670>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_BPCM_WakeupRequest_FD5_Value(((sint32)
            rtb_Switch5_bb4) != 0);

        /* Switch: '<S664>/Switch5' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Failg'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  Logic: '<S664>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_FD5) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p))
        {
            /* Switch: '<S664>/Switch5' incorporates:
             *  UnitDelay: '<S664>/Unit Delay'
             */
            rtb_Switch5_eq = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lnl;
        }
        else
        {
            /* Switch: '<S664>/Switch5' incorporates:
             *  DataStoreRead: '<S632>/DataStore_VeSR1N_y_BPCM_HV_BattIISts_FD5'
             */
            rtb_Switch5_eq = SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_BattIISts_FD5;
        }

        /* End of Switch: '<S664>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_BattIISts_FD5' incorporates:
         *  DataTypeConversion: '<S632>/Data Type Conversion3'
         *  Switch: '<S664>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_BattIISts_FD5_Value(rtb_Switch5_eq);

        /* Switch: '<S658>/Switch5' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Failg'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  Logic: '<S658>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_FD5) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p))
        {
            /* Switch: '<S658>/Switch5' incorporates:
             *  UnitDelay: '<S658>/Unit Delay'
             */
            rtb_Switch5_cbp = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mv;
        }
        else
        {
            /* Switch: '<S658>/Switch5' incorporates:
             *  DataStoreRead: '<S632>/DataStore_VeSR1N_y_BPCMInterlockSts_FD5'
             */
            rtb_Switch5_cbp = SR1B_BLUEN_ac_DW.VeSR1N_y_BPCMInterlockSts_FD5;
        }

        /* End of Switch: '<S658>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_BPCMInterlockSts_FD5' incorporates:
         *  DataTypeConversion: '<S632>/Data Type Conversion30'
         *  Switch: '<S658>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_BPCMInterlockSts_FD5_Value(rtb_Switch5_cbp);

        /* Switch: '<S659>/Switch5' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Failg'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  Logic: '<S659>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_FD5) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p))
        {
            /* Switch: '<S659>/Switch5' incorporates:
             *  UnitDelay: '<S659>/Unit Delay'
             */
            rtb_Switch5_c5f = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ebk;
        }
        else
        {
            /* Switch: '<S659>/Switch5' incorporates:
             *  DataStoreRead: '<S632>/DataStore_VeSR1N_thr_HVBatCntctorOpenTi_FD5'
             */
            rtb_Switch5_c5f = SR1B_BLUEN_ac_DW.VeSR1N_thr_HVBatCntctorOpenTi_F;
        }

        /* End of Switch: '<S659>/Switch5' */

        /* Outport: '<Root>/VeSR1B_thr_HVBatCntctorOpenTi_FD5' incorporates:
         *  DataTypeConversion: '<S632>/Data Type Conversion31'
         *  Switch: '<S659>/Switch5'
         */
        (void)Rte_Write_VeSR1B_thr_HVBatCntctorOpenTi_FD5_Value(((float32)
            rtb_Switch5_c5f) * 0.2F);

        /* Switch: '<S660>/Switch5' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Failg'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  Logic: '<S660>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_FD5) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p))
        {
            /* Switch: '<S660>/Switch5' incorporates:
             *  UnitDelay: '<S660>/Unit Delay'
             */
            rtb_Switch5_aig = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gtq;
        }
        else
        {
            /* Switch: '<S660>/Switch5' incorporates:
             *  DataStoreRead: '<S632>/DataStore_VeSR1N_b_HVBatCntctWeldChk_FD5'
             */
            rtb_Switch5_aig = SR1B_BLUEN_ac_DW.VeSR1N_b_HVBatCntctWeldChk_FD5;
        }

        /* End of Switch: '<S660>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_HVBatCntctWeldChk_FD5' incorporates:
         *  DataTypeConversion: '<S632>/Data Type Conversion32'
         *  Switch: '<S660>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_HVBatCntctWeldChk_FD5_Value(((sint32)
            rtb_Switch5_aig) != 0);

        /* Switch: '<S661>/Switch5' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Failg'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  Logic: '<S661>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_FD5) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p))
        {
            /* Switch: '<S661>/Switch5' incorporates:
             *  UnitDelay: '<S661>/Unit Delay'
             */
            rtb_Switch5_ap3 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ayy;
        }
        else
        {
            /* Switch: '<S661>/Switch5' incorporates:
             *  DataStoreRead: '<S632>/DataStore_VeSR1N_tdy_HVBatLastSlept_FD5'
             */
            rtb_Switch5_ap3 = SR1B_BLUEN_ac_DW.VeSR1N_tdy_HVBatLastSlept_FD5;
        }

        /* End of Switch: '<S661>/Switch5' */

        /* Outport: '<Root>/VeSR1B_tdy_HVBatLastSlept_FD5' incorporates:
         *  DataTypeConversion: '<S632>/Data Type Conversion33'
         *  Switch: '<S661>/Switch5'
         */
        (void)Rte_Write_VeSR1B_tdy_HVBatLastSlept_FD5_Value(((float32)
            rtb_Switch5_ap3) * 0.2F);

        /* Switch: '<S662>/Switch5' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Failg'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  Logic: '<S662>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_FD5) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p))
        {
            /* Switch: '<S662>/Switch5' incorporates:
             *  UnitDelay: '<S662>/Unit Delay'
             */
            rtb_Switch5_p1q = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_g1v;
        }
        else
        {
            /* Switch: '<S662>/Switch5' incorporates:
             *  DataStoreRead: '<S632>/DataStore_VeSR1N_b_HVBatReady_FD5'
             */
            rtb_Switch5_p1q = SR1B_BLUEN_ac_DW.VeSR1N_b_HVBatReady_FD5;
        }

        /* End of Switch: '<S662>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_HVBatReady_FD5' incorporates:
         *  DataTypeConversion: '<S632>/Data Type Conversion34'
         *  Switch: '<S662>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_HVBatReady_FD5_Value(((sint32)rtb_Switch5_p1q)
            != 0);

        /* Switch: '<S647>/Switch5' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_HVBP_BDU_Busbar_Temp_SNA_Faild'
         *  Logic: '<S647>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_HVBP_BDU_Busbar_Temp_d))
        {
            /* Switch: '<S647>/Switch5' incorporates:
             *  UnitDelay: '<S647>/Unit Delay'
             */
            rtb_Switch5_aio = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_m4n;
        }
        else
        {
            /* Switch: '<S647>/Switch5' incorporates:
             *  DataStoreRead: '<S632>/DataStore_VeSR1N_T_HVBP_BDUBusbarTemp_FD5'
             */
            rtb_Switch5_aio = SR1B_BLUEN_ac_DW.VeSR1N_T_HVBP_BDUBusbarTemp_FD5;
        }

        /* End of Switch: '<S647>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_HVBP_BDUBusbarTemp_FD5' incorporates:
         *  DataTypeConversion: '<S632>/Data Type Conversion35'
         *  Switch: '<S647>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_HVBP_BDUBusbarTemp_FD5_Value(((float32)
            rtb_Switch5_aio) - 40.0F);

        /* Switch: '<S648>/Switch5' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_HVBP_Busbar_Temp_SNA_Faild'
         *  Logic: '<S648>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_HVBP_Busbar_Temp_SNA_e))
        {
            /* Switch: '<S648>/Switch5' incorporates:
             *  UnitDelay: '<S648>/Unit Delay'
             */
            rtb_Switch5_foa = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bta;
        }
        else
        {
            /* Switch: '<S648>/Switch5' incorporates:
             *  DataStoreRead: '<S632>/DataStore_VeSR1N_T_HVBP_Busbar_Temp_FD5'
             */
            rtb_Switch5_foa = SR1B_BLUEN_ac_DW.VeSR1N_T_HVBP_Busbar_Temp_FD5;
        }

        /* End of Switch: '<S648>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_HVBP_Busbar_Temp_FD5' incorporates:
         *  DataTypeConversion: '<S632>/Data Type Conversion36'
         *  Switch: '<S648>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_HVBP_Busbar_Temp_FD5_Value(((float32)
            rtb_Switch5_foa) - 40.0F);

        /* Switch: '<S665>/Switch5' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Failg'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  Logic: '<S665>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_FD5) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p))
        {
            /* Switch: '<S665>/Switch5' incorporates:
             *  UnitDelay: '<S665>/Unit Delay'
             */
            rtb_Switch5_ig4 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l3c;
        }
        else
        {
            /* Switch: '<S665>/Switch5' incorporates:
             *  DataStoreRead: '<S632>/DataStore_VeSR1N_y_BPCM_HV_BattGFDSts_FD5'
             */
            rtb_Switch5_ig4 = SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_BattGFDSts_FD5;
        }

        /* End of Switch: '<S665>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_BattGFDSts_FD5' incorporates:
         *  DataTypeConversion: '<S632>/Data Type Conversion4'
         *  Switch: '<S665>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_BattGFDSts_FD5_Value(rtb_Switch5_ig4);

        /* Switch: '<S634>/Switch5' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_Capacity_SNA_Faild'
         *  Logic: '<S634>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Capacity_SNA_h))
        {
            /* Switch: '<S634>/Switch5' incorporates:
             *  UnitDelay: '<S634>/Unit Delay'
             */
            rtb_Switch5_pv = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jb;
        }
        else
        {
            /* Switch: '<S634>/Switch5' incorporates:
             *  DataStoreRead: '<S632>/DataStore_VeSR1N_qAhr_BPCM_HV_Capacity_FD5'
             */
            rtb_Switch5_pv = SR1B_BLUEN_ac_DW.VeSR1N_qAhr_BPCM_HV_Capacity__j;
        }

        /* End of Switch: '<S634>/Switch5' */

        /* Outport: '<Root>/VeSR1B_qAhr_BPCM_HV_Capacity_FD5' incorporates:
         *  DataTypeConversion: '<S632>/Data Type Conversion5'
         *  Switch: '<S634>/Switch5'
         */
        (void)Rte_Write_VeSR1B_qAhr_BPCM_HV_Capacity_FD5_Value(((float32)
            rtb_Switch5_pv) * 0.15F);

        /* Switch: '<S635>/Switch5' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_Char_Bus_Sts_SNA_Faild'
         *  Logic: '<S635>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Char_Bus_Sts_l))
        {
            /* Switch: '<S635>/Switch5' incorporates:
             *  UnitDelay: '<S635>/Unit Delay'
             */
            rtb_Switch5_ka = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ck0;
        }
        else
        {
            /* Switch: '<S635>/Switch5' incorporates:
             *  DataStoreRead: '<S632>/DataStore_VeSR1N_y_BPCM_HV_CharBusSts_FD5'
             */
            rtb_Switch5_ka = SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_CharBusSts_FD5;
        }

        /* End of Switch: '<S635>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_CharBusSts_FD5' incorporates:
         *  DataTypeConversion: '<S632>/Data Type Conversion6'
         *  Switch: '<S635>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_CharBusSts_FD5_Value(rtb_Switch5_ka);

        /* Switch: '<S646>/Switch5' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_Char_Main_Contac_Sts_SNA_Faild'
         *  Logic: '<S646>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Char_Main_Co_k))
        {
            /* Switch: '<S646>/Switch5' incorporates:
             *  UnitDelay: '<S646>/Unit Delay'
             */
            rtb_Switch5_ba = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oeu;
        }
        else
        {
            /* Switch: '<S646>/Switch5' incorporates:
             *  DataStoreRead: '<S632>/DataStore_VeSR1N_y_BPCM_HV_CharMainCntcSts_FD5'
             */
            rtb_Switch5_ba = SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_CharMainCntcSt;
        }

        /* End of Switch: '<S646>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_CharMainCntcSts_FD5' incorporates:
         *  DataTypeConversion: '<S632>/Data Type Conversion7'
         *  Switch: '<S646>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_CharMainCntcSts_FD5_Value
            (rtb_Switch5_ba);

        /* Switch: '<S649>/Switch5' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_ChargingBusVoltage_SNA_Faild'
         *  Logic: '<S649>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_ChargingBusV_h))
        {
            /* Switch: '<S649>/Switch5' incorporates:
             *  UnitDelay: '<S649>/Unit Delay'
             */
            rtb_Switch5_npi = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oqr;
        }
        else
        {
            /* Switch: '<S649>/Switch5' incorporates:
             *  DataStoreRead: '<S632>/DataStore_VeSR1N_U_BPCM_HVChrgnBusVoltFD5'
             */
            rtb_Switch5_npi = SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_HVChrgnBusVoltFD5;
        }

        /* End of Switch: '<S649>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_BPCM_HVChrgnBusVoltFD5' incorporates:
         *  DataTypeConversion: '<S632>/Data Type Conversion8'
         *  Switch: '<S649>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_BPCM_HVChrgnBusVoltFD5_Value((float32)
            rtb_Switch5_npi);

        /* Switch: '<S650>/Switch5' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_Current_SNA_Faild'
         *  Logic: '<S650>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Current_SNA__k))
        {
            /* Switch: '<S650>/Switch5' incorporates:
             *  UnitDelay: '<S650>/Unit Delay'
             */
            rtb_Switch5_at = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ft;
        }
        else
        {
            /* Switch: '<S650>/Switch5' incorporates:
             *  DataStoreRead: '<S632>/DataStore_VeSR1N_I_BPCM_HV_Current_FD5'
             */
            rtb_Switch5_at = SR1B_BLUEN_ac_DW.VeSR1N_I_BPCM_HV_Current_FD5;
        }

        /* End of Switch: '<S650>/Switch5' */

        /* Outport: '<Root>/VeSR1B_I_BPCM_HV_Current_FD5' incorporates:
         *  DataTypeConversion: '<S632>/Data Type Conversion9'
         *  Switch: '<S650>/Switch5'
         */
        (void)Rte_Write_VeSR1B_I_BPCM_HV_Current_FD5_Value((((float32)
            rtb_Switch5_at) * 0.1F) - 3276.7F);

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_Capacity_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_Capacity_SNA_Faild'
         *  Product: '<S634>/Product'
         *  Product: '<S634>/Product1'
         *  Product: '<S634>/Product2'
         *  Product: '<S634>/Product3'
         *  Product: '<S634>/Product4'
         *  Sum: '<S634>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_Capacity_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_n ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Capacity_SNA_h
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_CharBusSts_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_Char_Bus_Sts_SNA_Faild'
         *  Product: '<S635>/Product'
         *  Product: '<S635>/Product1'
         *  Product: '<S635>/Product2'
         *  Product: '<S635>/Product3'
         *  Product: '<S635>/Product4'
         *  Sum: '<S635>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_CharBusSts_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_n ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Char_Bus_Sts_l
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_SOH_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_SOH_SNA_Faild'
         *  Product: '<S636>/Product'
         *  Product: '<S636>/Product1'
         *  Product: '<S636>/Product2'
         *  Product: '<S636>/Product3'
         *  Product: '<S636>/Product4'
         *  Sum: '<S636>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_SOH_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_n ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_SOH_SNA_Fail_j
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_SOH_Low_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_SOH_Low_SNA_Faild'
         *  Product: '<S637>/Product'
         *  Product: '<S637>/Product1'
         *  Product: '<S637>/Product2'
         *  Product: '<S637>/Product3'
         *  Product: '<S637>/Product4'
         *  Sum: '<S637>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_SOH_Low_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_n ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_SOH_Low_SNA__p
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_Temp_Avg_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_Temperature_Avg_SNA_Faild'
         *  Product: '<S638>/Product'
         *  Product: '<S638>/Product1'
         *  Product: '<S638>/Product2'
         *  Product: '<S638>/Product3'
         *  Product: '<S638>/Product4'
         *  Sum: '<S638>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_Temp_Avg_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_n ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Temperature__n
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_Temp_Max_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_Temperature_Max_SNA_Faild'
         *  Product: '<S639>/Product'
         *  Product: '<S639>/Product1'
         *  Product: '<S639>/Product2'
         *  Product: '<S639>/Product3'
         *  Product: '<S639>/Product4'
         *  Sum: '<S639>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_Temp_Max_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_n ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Temperature__m
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_Temp_Min_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_Temperature_Min_SNA_Faild'
         *  Product: '<S640>/Product'
         *  Product: '<S640>/Product1'
         *  Product: '<S640>/Product2'
         *  Product: '<S640>/Product3'
         *  Product: '<S640>/Product4'
         *  Sum: '<S640>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_Temp_Min_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_n ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Temperature__c
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_ThermRnway_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_ThermalRunaway_SNA_Faild'
         *  Product: '<S641>/Product'
         *  Product: '<S641>/Product1'
         *  Product: '<S641>/Product2'
         *  Product: '<S641>/Product3'
         *  Product: '<S641>/Product4'
         *  Sum: '<S641>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_ThermRnway_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_n ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_ThermalRunaw_g
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_TracBusSts_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_Trac_Bus_Sts_SNA_Faild'
         *  Product: '<S642>/Product'
         *  Product: '<S642>/Product1'
         *  Product: '<S642>/Product2'
         *  Product: '<S642>/Product3'
         *  Product: '<S642>/Product4'
         *  Sum: '<S642>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_TracBusSts_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_n ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Trac_Bus_Sts_b
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_TracMaiCS_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_Trac_Main_Contac_Sts_SNA_Faild'
         *  Product: '<S643>/Product'
         *  Product: '<S643>/Product1'
         *  Product: '<S643>/Product2'
         *  Product: '<S643>/Product3'
         *  Product: '<S643>/Product4'
         *  Sum: '<S643>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_TracMaiCS_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_n ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Trac_Main_Co_d
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_TracPreCCS_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_Trac_PreCha_Contac_Sts_SNA_Faild'
         *  Product: '<S644>/Product'
         *  Product: '<S644>/Product1'
         *  Product: '<S644>/Product2'
         *  Product: '<S644>/Product3'
         *  Product: '<S644>/Product4'
         *  Sum: '<S644>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_TracPreCCS_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_n ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Trac_PreCha__e
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVTracBusVolt_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_TractionBusVoltage_SNA_Faild'
         *  Product: '<S645>/Product'
         *  Product: '<S645>/Product1'
         *  Product: '<S645>/Product2'
         *  Product: '<S645>/Product3'
         *  Product: '<S645>/Product4'
         *  Sum: '<S645>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVTracBusVolt_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_n ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_TractionBusV_c
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_CharMainCntcSts_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_Char_Main_Contac_Sts_SNA_Faild'
         *  Product: '<S646>/Product'
         *  Product: '<S646>/Product1'
         *  Product: '<S646>/Product2'
         *  Product: '<S646>/Product3'
         *  Product: '<S646>/Product4'
         *  Sum: '<S646>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_CharMainCntcSts_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_n ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Char_Main_Co_k
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_HVBP_BDUBusbarTemp_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_HVBP_BDU_Busbar_Temp_SNA_Faild'
         *  Product: '<S647>/Product'
         *  Product: '<S647>/Product1'
         *  Product: '<S647>/Product2'
         *  Product: '<S647>/Product3'
         *  Product: '<S647>/Product4'
         *  Sum: '<S647>/Add'
         */
        (void)Rte_Write_VeSR1B_y_HVBP_BDUBusbarTemp_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_n ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_HVBP_BDU_Busbar_Temp_d
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_HVBP_Busbar_Temp_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_HVBP_Busbar_Temp_SNA_Faild'
         *  Product: '<S648>/Product'
         *  Product: '<S648>/Product1'
         *  Product: '<S648>/Product2'
         *  Product: '<S648>/Product3'
         *  Product: '<S648>/Product4'
         *  Sum: '<S648>/Add'
         */
        (void)Rte_Write_VeSR1B_y_HVBP_Busbar_Temp_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_n ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_HVBP_Busbar_Temp_SNA_e
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVChrgnBusVoltFD5_SigSts' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_ChargingBusVoltage_SNA_Faild'
         *  Product: '<S649>/Product'
         *  Product: '<S649>/Product1'
         *  Product: '<S649>/Product2'
         *  Product: '<S649>/Product3'
         *  Product: '<S649>/Product4'
         *  Sum: '<S649>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVChrgnBusVoltFD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_n ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_ChargingBusV_h
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_Current_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_Current_SNA_Faild'
         *  Product: '<S650>/Product'
         *  Product: '<S650>/Product1'
         *  Product: '<S650>/Product2'
         *  Product: '<S650>/Product3'
         *  Product: '<S650>/Product4'
         *  Sum: '<S650>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_Current_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_n ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Current_SNA__k
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_DCFC_I_Sts_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_DCFC_Isolation_Sts_SNA_Faild'
         *  Product: '<S651>/Product'
         *  Product: '<S651>/Product1'
         *  Product: '<S651>/Product2'
         *  Product: '<S651>/Product3'
         *  Product: '<S651>/Product4'
         *  Sum: '<S651>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_DCFC_I_Sts_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_n ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_DCFC_Isolati_c
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_Inlet_Temp_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_Inlet_Temp_SNA_Faild'
         *  Product: '<S652>/Product'
         *  Product: '<S652>/Product1'
         *  Product: '<S652>/Product2'
         *  Product: '<S652>/Product3'
         *  Product: '<S652>/Product4'
         *  Sum: '<S652>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_Inlet_Temp_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_n ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Inlet_Temp_S_j
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_IntVolt_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_InternalVoltage_SNA_Faild'
         *  Product: '<S653>/Product'
         *  Product: '<S653>/Product1'
         *  Product: '<S653>/Product2'
         *  Product: '<S653>/Product3'
         *  Product: '<S653>/Product4'
         *  Sum: '<S653>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_IntVolt_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_n ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_InternalVolt_c
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_OutletTemp_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_Outlet_Temp_SNA_Faild'
         *  Product: '<S654>/Product'
         *  Product: '<S654>/Product1'
         *  Product: '<S654>/Product2'
         *  Product: '<S654>/Product3'
         *  Product: '<S654>/Product4'
         *  Sum: '<S654>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_OutletTemp_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_n ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Outlet_Temp__j
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_SOC_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BPCM_HV_SOC_SNA_Faild'
         *  Product: '<S655>/Product'
         *  Product: '<S655>/Product1'
         *  Product: '<S655>/Product2'
         *  Product: '<S655>/Product3'
         *  Product: '<S655>/Product4'
         *  Sum: '<S655>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_SOC_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_n ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_SOC_SNA_Fail_o
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_DC_CntctrMTOW_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  Product: '<S656>/Product'
         *  Product: '<S656>/Product1'
         *  Product: '<S656>/Product2'
         *  Product: '<S656>/Product4'
         *  Sum: '<S656>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_DC_CntctrMTOW_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_i ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_n ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_DC_CntctrSTOW_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  Product: '<S657>/Product'
         *  Product: '<S657>/Product1'
         *  Product: '<S657>/Product2'
         *  Product: '<S657>/Product4'
         *  Sum: '<S657>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_DC_CntctrSTOW_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_i ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_n ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCMInterlockSts_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  Product: '<S658>/Product'
         *  Product: '<S658>/Product1'
         *  Product: '<S658>/Product2'
         *  Product: '<S658>/Product4'
         *  Sum: '<S658>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCMInterlockSts_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_i ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_n ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_HVBatCntctorOpenTi_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  Product: '<S659>/Product'
         *  Product: '<S659>/Product1'
         *  Product: '<S659>/Product2'
         *  Product: '<S659>/Product4'
         *  Sum: '<S659>/Add'
         */
        (void)Rte_Write_VeSR1B_y_HVBatCntctorOpenTi_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_i ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_n ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_HVBatCntctWeldChk_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  Product: '<S660>/Product'
         *  Product: '<S660>/Product1'
         *  Product: '<S660>/Product2'
         *  Product: '<S660>/Product4'
         *  Sum: '<S660>/Add'
         */
        (void)Rte_Write_VeSR1B_y_HVBatCntctWeldChk_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_i ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_n ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_HVBatLastSlept_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  Product: '<S661>/Product'
         *  Product: '<S661>/Product1'
         *  Product: '<S661>/Product2'
         *  Product: '<S661>/Product4'
         *  Sum: '<S661>/Add'
         */
        (void)Rte_Write_VeSR1B_y_HVBatLastSlept_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_i ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_n ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_HVBatReady_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  Product: '<S662>/Product'
         *  Product: '<S662>/Product1'
         *  Product: '<S662>/Product2'
         *  Product: '<S662>/Product4'
         *  Sum: '<S662>/Add'
         */
        (void)Rte_Write_VeSR1B_y_HVBatReady_FD5_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_i ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_n
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVBalancingMd_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  Product: '<S663>/Product'
         *  Product: '<S663>/Product1'
         *  Product: '<S663>/Product2'
         *  Product: '<S663>/Product4'
         *  Sum: '<S663>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVBalancingMd_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_i ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_n ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_BattIISts_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  Product: '<S664>/Product'
         *  Product: '<S664>/Product1'
         *  Product: '<S664>/Product2'
         *  Product: '<S664>/Product4'
         *  Sum: '<S664>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_BattIISts_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_i ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_n ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HV_BattGFDSts_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  Product: '<S665>/Product'
         *  Product: '<S665>/Product1'
         *  Product: '<S665>/Product2'
         *  Product: '<S665>/Product4'
         *  Sum: '<S665>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HV_BattGFDSts_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_i ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_n ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_ImpctHardwire_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  Product: '<S666>/Product'
         *  Product: '<S666>/Product1'
         *  Product: '<S666>/Product2'
         *  Product: '<S666>/Product4'
         *  Sum: '<S666>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_ImpctHardwire_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_i ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_n ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_ImpctHrdwireV_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  Product: '<S667>/Product'
         *  Product: '<S667>/Product1'
         *  Product: '<S667>/Product2'
         *  Product: '<S667>/Product4'
         *  Sum: '<S667>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_ImpctHrdwireV_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_i ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_n ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_MILRequest_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  Product: '<S668>/Product'
         *  Product: '<S668>/Product1'
         *  Product: '<S668>/Product2'
         *  Product: '<S668>/Product4'
         *  Sum: '<S668>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_MILRequest_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_i ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_n ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_PwrLimpHomeOn_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  Product: '<S669>/Product'
         *  Product: '<S669>/Product1'
         *  Product: '<S669>/Product2'
         *  Product: '<S669>/Product4'
         *  Sum: '<S669>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_PwrLimpHomeOn_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_i ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_n ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_WakeupRequest_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild'
         *  DataStoreRead: '<S632>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  Product: '<S670>/Product'
         *  Product: '<S670>/Product1'
         *  Product: '<S670>/Product2'
         *  Product: '<S670>/Product4'
         *  Sum: '<S670>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_WakeupRequest_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_i ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_n ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S657>/Unit Delay' incorporates:
         *  Switch: '<S657>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hvf = rtb_Switch5_i4z;

        /* Update for UnitDelay: '<S656>/Unit Delay' incorporates:
         *  Switch: '<S656>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_enk = rtb_Switch5_hwx;

        /* Update for UnitDelay: '<S651>/Unit Delay' incorporates:
         *  Switch: '<S651>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_iu = rtb_Switch5_kfj;

        /* Update for UnitDelay: '<S652>/Unit Delay' incorporates:
         *  Switch: '<S652>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f5 = rtb_Switch5_pf;

        /* Update for UnitDelay: '<S653>/Unit Delay' incorporates:
         *  Switch: '<S653>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_aw = rtb_Switch5_em;

        /* Update for UnitDelay: '<S654>/Unit Delay' incorporates:
         *  Switch: '<S654>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jo = rtb_Switch5_eoc;

        /* Update for UnitDelay: '<S655>/Unit Delay' incorporates:
         *  Switch: '<S655>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ht = rtb_Switch5_cww;

        /* Update for UnitDelay: '<S636>/Unit Delay' incorporates:
         *  Switch: '<S636>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hv1 = rtb_Switch5_khn;

        /* Update for UnitDelay: '<S637>/Unit Delay' incorporates:
         *  Switch: '<S637>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dvt = rtb_Switch5_nf0;

        /* Update for UnitDelay: '<S638>/Unit Delay' incorporates:
         *  Switch: '<S638>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ph = rtb_Switch5_oq;

        /* Update for UnitDelay: '<S639>/Unit Delay' incorporates:
         *  Switch: '<S639>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cq = rtb_Switch5_hq;

        /* Update for UnitDelay: '<S640>/Unit Delay' incorporates:
         *  Switch: '<S640>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_e3 = rtb_Switch5_lw;

        /* Update for UnitDelay: '<S663>/Unit Delay' incorporates:
         *  Switch: '<S663>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jl = rtb_Switch5_c3g;

        /* Update for UnitDelay: '<S641>/Unit Delay' incorporates:
         *  Switch: '<S641>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_p10 = rtb_Switch5_lsn;

        /* Update for UnitDelay: '<S642>/Unit Delay' incorporates:
         *  Switch: '<S642>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_m4w = rtb_Switch5_k5;

        /* Update for UnitDelay: '<S643>/Unit Delay' incorporates:
         *  Switch: '<S643>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_op4 = rtb_Switch5_e0w;

        /* Update for UnitDelay: '<S644>/Unit Delay' incorporates:
         *  Switch: '<S644>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ok0 = rtb_Switch5_lhz;

        /* Update for UnitDelay: '<S645>/Unit Delay' incorporates:
         *  Switch: '<S645>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mg0 = rtb_Switch5_gki;

        /* Update for UnitDelay: '<S666>/Unit Delay' incorporates:
         *  Switch: '<S666>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bq = rtb_Switch5_hg;

        /* Update for UnitDelay: '<S667>/Unit Delay' incorporates:
         *  Switch: '<S667>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_icu = rtb_Switch5_fx;

        /* Update for UnitDelay: '<S668>/Unit Delay' incorporates:
         *  Switch: '<S668>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nfi = rtb_Switch5_gog;

        /* Update for UnitDelay: '<S669>/Unit Delay' incorporates:
         *  Switch: '<S669>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ci4 = rtb_Switch5_ij0;

        /* Update for UnitDelay: '<S670>/Unit Delay' incorporates:
         *  Switch: '<S670>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mz1 = rtb_Switch5_bb4;

        /* Update for UnitDelay: '<S664>/Unit Delay' incorporates:
         *  Switch: '<S664>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lnl = rtb_Switch5_eq;

        /* Update for UnitDelay: '<S658>/Unit Delay' incorporates:
         *  Switch: '<S658>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mv = rtb_Switch5_cbp;

        /* Update for UnitDelay: '<S659>/Unit Delay' incorporates:
         *  Switch: '<S659>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ebk = rtb_Switch5_c5f;

        /* Update for UnitDelay: '<S660>/Unit Delay' incorporates:
         *  Switch: '<S660>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gtq = rtb_Switch5_aig;

        /* Update for UnitDelay: '<S661>/Unit Delay' incorporates:
         *  Switch: '<S661>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ayy = rtb_Switch5_ap3;

        /* Update for UnitDelay: '<S662>/Unit Delay' incorporates:
         *  Switch: '<S662>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_g1v = rtb_Switch5_p1q;

        /* Update for UnitDelay: '<S647>/Unit Delay' incorporates:
         *  Switch: '<S647>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_m4n = rtb_Switch5_aio;

        /* Update for UnitDelay: '<S648>/Unit Delay' incorporates:
         *  Switch: '<S648>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bta = rtb_Switch5_foa;

        /* Update for UnitDelay: '<S665>/Unit Delay' incorporates:
         *  Switch: '<S665>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l3c = rtb_Switch5_ig4;

        /* Update for UnitDelay: '<S634>/Unit Delay' incorporates:
         *  Switch: '<S634>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jb = rtb_Switch5_pv;

        /* Update for UnitDelay: '<S635>/Unit Delay' incorporates:
         *  Switch: '<S635>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ck0 = rtb_Switch5_ka;

        /* Update for UnitDelay: '<S646>/Unit Delay' incorporates:
         *  Switch: '<S646>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oeu = rtb_Switch5_ba;

        /* Update for UnitDelay: '<S649>/Unit Delay' incorporates:
         *  Switch: '<S649>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oqr = rtb_Switch5_npi;

        /* Update for UnitDelay: '<S650>/Unit Delay' incorporates:
         *  Switch: '<S650>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ft = rtb_Switch5_at;
    }

    /* End of Logic: '<S613>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S613>/BATTERY_HV_STATUS1_FD5_Time' */

    /* Merge: '<S17>/SR1N_b_BATTERY_HV_STATUS1_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S613>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_STATUS1_FD5_Time_VeSR1N_b_BATTERY_HV_STATUS1_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_am);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BATTERY_HV_STATUS1_FD5_Pkt' */
}

/* Model step function for TID20 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BATTERY_HV_VLIMITS_FD11_Time(void)
                         /* Explicit Task: TESR1B_BATTERY_HV_VLIMITS_FD11_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_BATTERY_HV_VLIMI_l;
    uint16 rtb_Switch5_akx;
    uint16 rtb_Switch5_axv;
    uint16 rtb_Switch5_bs;
    uint16 rtb_Switch5_dek;
    uint16 rtb_Switch5_he;
    uint16 rtb_Switch5_j4;
    uint16 rtb_Switch5_jif;
    uint16 rtb_Switch5_kvi;
    uint16 rtb_Switch5_lz;
    uint16 rtb_Switch5_lzi;
    uint16 rtb_Switch5_mnm;
    uint16 rtb_Switch5_nfq;
    uint16 rtb_Switch5_ocb;
    uint16 rtb_Switch5_ogh;
    uint16 rtb_Switch5_pa;
    boolean rtb_TmpSignalConversionAtVeSR_a;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BATTERY_HV_VLIMITS_FD11_Pkt' incorporates:
     *  SubSystem: '<S18>/BATTERY_HV_VLIMITS_FD11_Time'
     */
    /* SignalConversion generated from: '<S673>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S18>/SR1N_b_BATTERY_HV_VLIMITS_FD11_NewEvent_merge'
     */
    rtb_VeSR1N_b_BATTERY_HV_VLIMI_l =
        Rte_IrvRead_SR1B_BATTERY_HV_VLIMITS_FD11_Time_VeSR1N_b_BATTERY_HV_VLIMITS_FD11_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S673>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S18>/SR1N_b_BATTERY_HV_VLIMITS_FD11_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_a =
        Rte_IrvRead_SR1B_BATTERY_HV_VLIMITS_FD11_Time_VeSR1N_b_BATTERY_HV_VLIMITS_FD11_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S673>/BATTERY_HV_VLIMITS_FD11_Time' incorporates:
     *  EnablePort: '<S692>/Enable'
     */
    /* Logic: '<S673>/Logical Operator1' incorporates:
     *  Constant: '<S693>/Calib'
     */
    if (rtb_VeSR1N_b_BATTERY_HV_VLIMI_l &&
            (KeSR1B_b_BATTERY_HV_VLIMITS_FD11_Enbl))
    {
        /* Gain: '<S692>/Gain2' incorporates:
         *  Constant: '<S692>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_k = false;

        /* Logic: '<S694>/Logical Operator' incorporates:
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_CRC_Failg'
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_E2E_Faild'
         *  Logic: '<S695>/Logical Operator'
         *  Logic: '<S696>/Logical Operator'
         *  Logic: '<S697>/Logical Operator'
         *  Logic: '<S698>/Logical Operator'
         *  Logic: '<S699>/Logical Operator'
         *  Logic: '<S700>/Logical Operator'
         *  Logic: '<S701>/Logical Operator'
         *  Logic: '<S702>/Logical Operator'
         *  Logic: '<S703>/Logical Operator'
         *  Logic: '<S704>/Logical Operator'
         *  Logic: '<S705>/Logical Operator'
         *  Logic: '<S706>/Logical Operator'
         *  Logic: '<S707>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_FD1) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_d));

        /* Switch: '<S694>/Switch5' incorporates:
         *  DataStoreRead: '<S692>/VeSR1N_b_BPCM_Cell_Volt_Max_SNA_Faild'
         *  Logic: '<S694>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Cell_Volt_Max_SNA))
        {
            /* Switch: '<S694>/Switch5' incorporates:
             *  UnitDelay: '<S694>/Unit Delay'
             */
            rtb_Switch5_dek = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ay;
        }
        else
        {
            /* Switch: '<S694>/Switch5' incorporates:
             *  DataStoreRead: '<S692>/DataStore_VeSR1N_U_BPCM_Cell_VoltMax_FD11'
             */
            rtb_Switch5_dek = SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_Cell_VoltMax_FD11;
        }

        /* End of Switch: '<S694>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_BPCM_Cell_VoltMax_FD11' incorporates:
         *  DataTypeConversion: '<S692>/Data Type Conversion'
         *  Switch: '<S694>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_BPCM_Cell_VoltMax_FD11_Value(((float32)
            rtb_Switch5_dek) * 0.001F);

        /* Switch: '<S699>/Switch5' incorporates:
         *  DataStoreRead: '<S692>/VeSR1N_b_BPCM_Cell_Volt_Avg_SNA_Faild'
         *  Logic: '<S699>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Cell_Volt_Avg_SNA))
        {
            /* Switch: '<S699>/Switch5' incorporates:
             *  UnitDelay: '<S699>/Unit Delay'
             */
            rtb_Switch5_mnm = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nt;
        }
        else
        {
            /* Switch: '<S699>/Switch5' incorporates:
             *  DataStoreRead: '<S692>/VeSR1N_U_BPCM_Cell_VoltAvg_FD11'
             */
            rtb_Switch5_mnm = SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_Cell_VoltAvg_FD11;
        }

        /* End of Switch: '<S699>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_BPCM_Cell_VoltAvg_FD11' incorporates:
         *  DataTypeConversion: '<S692>/Data Type Conversion1'
         *  Switch: '<S699>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_BPCM_Cell_VoltAvg_FD11_Value(((float32)
            rtb_Switch5_mnm) * 0.001F);

        /* Switch: '<S706>/Switch5' incorporates:
         *  DataStoreRead: '<S692>/VeSR1N_b_BPCM_Min_Cell_Volt_Allowed_SNA_Faild'
         *  Logic: '<S706>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Min_Cell_Volt_All))
        {
            /* Switch: '<S706>/Switch5' incorporates:
             *  UnitDelay: '<S706>/Unit Delay'
             */
            rtb_Switch5_kvi = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_co;
        }
        else
        {
            /* Switch: '<S706>/Switch5' incorporates:
             *  DataStoreRead: '<S692>/DataStore_VeSR1N_U_BPCMMinCelVoltAlwdFD11'
             */
            rtb_Switch5_kvi = SR1B_BLUEN_ac_DW.VeSR1N_U_BPCMMinCelVoltAlwdFD11;
        }

        /* End of Switch: '<S706>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_BPCMMinCelVoltAlwdFD11' incorporates:
         *  DataTypeConversion: '<S692>/Data Type Conversion10'
         *  Switch: '<S706>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_BPCMMinCelVoltAlwdFD11_Value(((float32)
            rtb_Switch5_kvi) * 0.001F);

        /* Switch: '<S707>/Switch5' incorporates:
         *  DataStoreRead: '<S692>/VeSR1N_b_BPCM_Min_Pk_Volt_Allowed_SNA_Faild'
         *  Logic: '<S707>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Min_Pk_Volt_Allow))
        {
            /* Switch: '<S707>/Switch5' incorporates:
             *  UnitDelay: '<S707>/Unit Delay'
             */
            rtb_Switch5_nfq = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f11;
        }
        else
        {
            /* Switch: '<S707>/Switch5' incorporates:
             *  DataStoreRead: '<S692>/DataStore_VeSR1N_U_BPCMMinPkVoltAllwdFD11'
             */
            rtb_Switch5_nfq = SR1B_BLUEN_ac_DW.VeSR1N_U_BPCMMinPkVoltAllwdFD11;
        }

        /* End of Switch: '<S707>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_BPCMMinPkVoltAllwdFD11' incorporates:
         *  DataTypeConversion: '<S692>/Data Type Conversion11'
         *  Switch: '<S707>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_BPCMMinPkVoltAllwdFD11_Value((float32)
            rtb_Switch5_nfq);

        /* Switch: '<S696>/Switch5' incorporates:
         *  DataStoreRead: '<S692>/VeSR1N_b_BPCM_OCV_Avg_Cell_Volt_SNA_Faild'
         *  Logic: '<S696>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_OCV_Avg_Cell_Volt))
        {
            /* Switch: '<S696>/Switch5' incorporates:
             *  UnitDelay: '<S696>/Unit Delay'
             */
            rtb_Switch5_lzi = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mx;
        }
        else
        {
            /* Switch: '<S696>/Switch5' incorporates:
             *  DataStoreRead: '<S692>/DataStore_VeSR1N_U_BPCM_OCVAvgCelVoltFD11'
             */
            rtb_Switch5_lzi = SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_OCVAvgCelVoltFD11;
        }

        /* End of Switch: '<S696>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_BPCM_OCVAvgCelVoltFD11' incorporates:
         *  DataTypeConversion: '<S692>/Data Type Conversion12'
         *  Switch: '<S696>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_BPCM_OCVAvgCelVoltFD11_Value(((float32)
            rtb_Switch5_lzi) * 0.001F);

        /* Switch: '<S697>/Switch5' incorporates:
         *  DataStoreRead: '<S692>/VeSR1N_b_BPCM_OCV_Max_Cell_Volt_SNA_Faild'
         *  Logic: '<S697>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_OCV_Max_Cell_Volt))
        {
            /* Switch: '<S697>/Switch5' incorporates:
             *  UnitDelay: '<S697>/Unit Delay'
             */
            rtb_Switch5_ogh = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cd;
        }
        else
        {
            /* Switch: '<S697>/Switch5' incorporates:
             *  DataStoreRead: '<S692>/DataStore_VeSR1N_U_BPCM_OCVMaxCelVoltFD11'
             */
            rtb_Switch5_ogh = SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_OCVMaxCelVoltFD11;
        }

        /* End of Switch: '<S697>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_BPCM_OCVMaxCelVoltFD11' incorporates:
         *  DataTypeConversion: '<S692>/Data Type Conversion13'
         *  Switch: '<S697>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_BPCM_OCVMaxCelVoltFD11_Value(((float32)
            rtb_Switch5_ogh) * 0.001F);

        /* Switch: '<S698>/Switch5' incorporates:
         *  DataStoreRead: '<S692>/VeSR1N_b_BPCM_OCV_Min_Cell_Volt_SNA_Faild'
         *  Logic: '<S698>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_OCV_Min_Cell_Volt))
        {
            /* Switch: '<S698>/Switch5' incorporates:
             *  UnitDelay: '<S698>/Unit Delay'
             */
            rtb_Switch5_jif = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ld;
        }
        else
        {
            /* Switch: '<S698>/Switch5' incorporates:
             *  DataStoreRead: '<S692>/DataStore_VeSR1N_U_BPCM_OCVMinCelVoltFD11'
             */
            rtb_Switch5_jif = SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_OCVMinCelVoltFD11;
        }

        /* End of Switch: '<S698>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_BPCM_OCVMinCelVoltFD11' incorporates:
         *  DataTypeConversion: '<S692>/Data Type Conversion14'
         *  Switch: '<S698>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_BPCM_OCVMinCelVoltFD11_Value(((float32)
            rtb_Switch5_jif) * 0.001F);

        /* Switch: '<S695>/Switch5' incorporates:
         *  DataStoreRead: '<S692>/VeSR1N_b_BPCM_Cell_Volt_Min_SNA_Faild'
         *  Logic: '<S695>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Cell_Volt_Min_SNA))
        {
            /* Switch: '<S695>/Switch5' incorporates:
             *  UnitDelay: '<S695>/Unit Delay'
             */
            rtb_Switch5_j4 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mz;
        }
        else
        {
            /* Switch: '<S695>/Switch5' incorporates:
             *  DataStoreRead: '<S692>/DataStore_VeSR1N_U_BPCM_Cell_VoltMin_FD11'
             */
            rtb_Switch5_j4 = SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_Cell_VoltMin_FD11;
        }

        /* End of Switch: '<S695>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_BPCM_Cell_VoltMin_FD11' incorporates:
         *  DataTypeConversion: '<S692>/Data Type Conversion2'
         *  Switch: '<S695>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_BPCM_Cell_VoltMin_FD11_Value(((float32)
            rtb_Switch5_j4) * 0.001F);

        /* Switch: '<S708>/Switch5' incorporates:
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_CRC_Failg'
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_E2E_Faild'
         *  Logic: '<S708>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_FD1) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_d))
        {
            /* Switch: '<S708>/Switch5' incorporates:
             *  UnitDelay: '<S708>/Unit Delay'
             */
            rtb_Switch5_pa = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cp;
        }
        else
        {
            /* Switch: '<S708>/Switch5' incorporates:
             *  DataStoreRead: '<S692>/DataStore_VeSR1N_d_BPCM_HVInslnResistFD11'
             */
            rtb_Switch5_pa = SR1B_BLUEN_ac_DW.VeSR1N_d_BPCM_HVInslnResistFD11;
        }

        /* End of Switch: '<S708>/Switch5' */

        /* Outport: '<Root>/VeSR1B_d_BPCM_HVInslnResistFD11' incorporates:
         *  DataTypeConversion: '<S692>/Data Type Conversion3'
         */
        (void)Rte_Write_VeSR1B_d_BPCM_HVInslnResistFD11_Value((float32)
            rtb_Switch5_pa);

        /* Switch: '<S700>/Switch5' incorporates:
         *  DataStoreRead: '<S692>/VeSR1N_b_BPCM_HV_NumCellMaxTemp_SNA_Faild'
         *  Logic: '<S700>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_NumCellMaxTemp))
        {
            /* Switch: '<S700>/Switch5' incorporates:
             *  UnitDelay: '<S700>/Unit Delay'
             */
            rtb_Switch5_ocb = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_o1;
        }
        else
        {
            /* Switch: '<S700>/Switch5' incorporates:
             *  DataStoreRead: '<S692>/DataStore_VeSR1N_d_BPCM_HVNrCelMaxTmpFD11'
             */
            rtb_Switch5_ocb = SR1B_BLUEN_ac_DW.VeSR1N_d_BPCM_HVNrCelMaxTmpFD11;
        }

        /* End of Switch: '<S700>/Switch5' */

        /* Outport: '<Root>/VeSR1B_d_BPCM_HVNrCelMaxTmpFD11' incorporates:
         *  DataTypeConversion: '<S692>/Data Type Conversion4'
         *  Switch: '<S700>/Switch5'
         */
        (void)Rte_Write_VeSR1B_d_BPCM_HVNrCelMaxTmpFD11_Value(rtb_Switch5_ocb);

        /* Switch: '<S701>/Switch5' incorporates:
         *  DataStoreRead: '<S692>/VeSR1N_b_BPCM_HV_NumCellMaxVolt_SNA_Faild'
         *  Logic: '<S701>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_NumCellMaxVolt))
        {
            /* Switch: '<S701>/Switch5' incorporates:
             *  UnitDelay: '<S701>/Unit Delay'
             */
            rtb_Switch5_lz = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cj;
        }
        else
        {
            /* Switch: '<S701>/Switch5' incorporates:
             *  DataStoreRead: '<S692>/DataStore_VeSR1N_d_BPCM_HVNrCelMaxVltFD11'
             */
            rtb_Switch5_lz = SR1B_BLUEN_ac_DW.VeSR1N_d_BPCM_HVNrCelMaxVltFD11;
        }

        /* End of Switch: '<S701>/Switch5' */

        /* Outport: '<Root>/VeSR1B_d_BPCM_HVNrCelMaxVltFD11' incorporates:
         *  DataTypeConversion: '<S692>/Data Type Conversion5'
         *  Switch: '<S701>/Switch5'
         */
        (void)Rte_Write_VeSR1B_d_BPCM_HVNrCelMaxVltFD11_Value(rtb_Switch5_lz);

        /* Switch: '<S702>/Switch5' incorporates:
         *  DataStoreRead: '<S692>/VeSR1N_b_BPCM_HV_NumCellMinTemp_SNA_Faild'
         *  Logic: '<S702>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_NumCellMinTemp))
        {
            /* Switch: '<S702>/Switch5' incorporates:
             *  UnitDelay: '<S702>/Unit Delay'
             */
            rtb_Switch5_akx = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lh;
        }
        else
        {
            /* Switch: '<S702>/Switch5' incorporates:
             *  DataStoreRead: '<S692>/DataStore_VeSR1N_d_BPCM_HVNrCelMinTmpFD11'
             */
            rtb_Switch5_akx = SR1B_BLUEN_ac_DW.VeSR1N_d_BPCM_HVNrCelMinTmpFD11;
        }

        /* End of Switch: '<S702>/Switch5' */

        /* Outport: '<Root>/VeSR1B_d_BPCM_HVNrCelMinTmpFD11' incorporates:
         *  DataTypeConversion: '<S692>/Data Type Conversion6'
         *  Switch: '<S702>/Switch5'
         */
        (void)Rte_Write_VeSR1B_d_BPCM_HVNrCelMinTmpFD11_Value(rtb_Switch5_akx);

        /* Switch: '<S703>/Switch5' incorporates:
         *  DataStoreRead: '<S692>/VeSR1N_b_BPCM_HV_NumCellMinVolt_SNA_Faild'
         *  Logic: '<S703>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_NumCellMinVolt))
        {
            /* Switch: '<S703>/Switch5' incorporates:
             *  UnitDelay: '<S703>/Unit Delay'
             */
            rtb_Switch5_he = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jd;
        }
        else
        {
            /* Switch: '<S703>/Switch5' incorporates:
             *  DataStoreRead: '<S692>/DataStore_VeSR1N_d_BPCM_HVNrCelMinVltFD11'
             */
            rtb_Switch5_he = SR1B_BLUEN_ac_DW.VeSR1N_d_BPCM_HVNrCelMinVltFD11;
        }

        /* End of Switch: '<S703>/Switch5' */

        /* Outport: '<Root>/VeSR1B_d_BPCM_HVNrCelMinVltFD11' incorporates:
         *  DataTypeConversion: '<S692>/Data Type Conversion7'
         *  Switch: '<S703>/Switch5'
         */
        (void)Rte_Write_VeSR1B_d_BPCM_HVNrCelMinVltFD11_Value(rtb_Switch5_he);

        /* Switch: '<S704>/Switch5' incorporates:
         *  DataStoreRead: '<S692>/VeSR1N_b_BPCM_Max_Cell_Volt_Allowed_SNA_Faild'
         *  Logic: '<S704>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Max_Cell_Volt_All))
        {
            /* Switch: '<S704>/Switch5' incorporates:
             *  UnitDelay: '<S704>/Unit Delay'
             */
            rtb_Switch5_axv = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l2;
        }
        else
        {
            /* Switch: '<S704>/Switch5' incorporates:
             *  DataStoreRead: '<S692>/DataStore_VeSR1N_U_BPCMMaxCelVoltAlwdFD11'
             */
            rtb_Switch5_axv = SR1B_BLUEN_ac_DW.VeSR1N_U_BPCMMaxCelVoltAlwdFD11;
        }

        /* End of Switch: '<S704>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_BPCMMaxCelVoltAlwdFD11' incorporates:
         *  DataTypeConversion: '<S692>/Data Type Conversion8'
         *  Switch: '<S704>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_BPCMMaxCelVoltAlwdFD11_Value(((float32)
            rtb_Switch5_axv) * 0.001F);

        /* Switch: '<S705>/Switch5' incorporates:
         *  DataStoreRead: '<S692>/VeSR1N_b_BPCM_Max_Pk_Volt_Allowed_SNA_Faild'
         *  Logic: '<S705>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Max_Pk_Volt_Allow))
        {
            /* Switch: '<S705>/Switch5' incorporates:
             *  UnitDelay: '<S705>/Unit Delay'
             */
            rtb_Switch5_bs = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lw;
        }
        else
        {
            /* Switch: '<S705>/Switch5' incorporates:
             *  DataStoreRead: '<S692>/DataStore_VeSR1N_U_BPCMMaxPkVoltAllwdFD11'
             */
            rtb_Switch5_bs = SR1B_BLUEN_ac_DW.VeSR1N_U_BPCMMaxPkVoltAllwdFD11;
        }

        /* End of Switch: '<S705>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_BPCMMaxPkVoltAllwdFD11' incorporates:
         *  DataTypeConversion: '<S692>/Data Type Conversion9'
         *  Switch: '<S705>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_BPCMMaxPkVoltAllwdFD11_Value((float32)
            rtb_Switch5_bs);

        /* Outport: '<Root>/VeSR1B_y_BPCM_Cell_VoltMax_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_CRC_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_E2E_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_MC_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BPCM_Cell_Volt_Max_SNA_Faild'
         *  Product: '<S694>/Product'
         *  Product: '<S694>/Product1'
         *  Product: '<S694>/Product2'
         *  Product: '<S694>/Product3'
         *  Product: '<S694>/Product4'
         *  Sum: '<S694>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_Cell_VoltMax_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_l ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Cell_Volt_Max_SNA
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_d ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_Cell_VoltMin_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_CRC_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_E2E_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_MC_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BPCM_Cell_Volt_Min_SNA_Faild'
         *  Product: '<S695>/Product'
         *  Product: '<S695>/Product1'
         *  Product: '<S695>/Product2'
         *  Product: '<S695>/Product3'
         *  Product: '<S695>/Product4'
         *  Sum: '<S695>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_Cell_VoltMin_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_l ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Cell_Volt_Min_SNA
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_d ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_OCVAvgCelVoltFD11_SigSts' incorporates:
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_CRC_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_E2E_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_MC_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BPCM_OCV_Avg_Cell_Volt_SNA_Faild'
         *  Product: '<S696>/Product'
         *  Product: '<S696>/Product1'
         *  Product: '<S696>/Product2'
         *  Product: '<S696>/Product3'
         *  Product: '<S696>/Product4'
         *  Sum: '<S696>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_OCVAvgCelVoltFD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_l ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_OCV_Avg_Cell_Volt
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_d ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_OCVMaxCelVoltFD11_SigSts' incorporates:
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_CRC_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_E2E_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_MC_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BPCM_OCV_Max_Cell_Volt_SNA_Faild'
         *  Product: '<S697>/Product'
         *  Product: '<S697>/Product1'
         *  Product: '<S697>/Product2'
         *  Product: '<S697>/Product3'
         *  Product: '<S697>/Product4'
         *  Sum: '<S697>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_OCVMaxCelVoltFD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_l ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_OCV_Max_Cell_Volt
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_d ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_OCVMinCelVoltFD11_SigSts' incorporates:
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_CRC_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_E2E_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_MC_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BPCM_OCV_Min_Cell_Volt_SNA_Faild'
         *  Product: '<S698>/Product'
         *  Product: '<S698>/Product1'
         *  Product: '<S698>/Product2'
         *  Product: '<S698>/Product3'
         *  Product: '<S698>/Product4'
         *  Sum: '<S698>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_OCVMinCelVoltFD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_l ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_OCV_Min_Cell_Volt
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_d ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_Cell_VoltAvg_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_CRC_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_E2E_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_MC_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BPCM_Cell_Volt_Avg_SNA_Faild'
         *  Product: '<S699>/Product'
         *  Product: '<S699>/Product1'
         *  Product: '<S699>/Product2'
         *  Product: '<S699>/Product3'
         *  Product: '<S699>/Product4'
         *  Sum: '<S699>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_Cell_VoltAvg_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_l ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Cell_Volt_Avg_SNA
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_d ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVNrCelMaxTmpFD11_SigSts' incorporates:
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_CRC_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_E2E_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_MC_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BPCM_HV_NumCellMaxTemp_SNA_Faild'
         *  Product: '<S700>/Product'
         *  Product: '<S700>/Product1'
         *  Product: '<S700>/Product2'
         *  Product: '<S700>/Product3'
         *  Product: '<S700>/Product4'
         *  Sum: '<S700>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVNrCelMaxTmpFD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_l ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_NumCellMaxTemp
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_d ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVNrCelMaxVltFD11_SigSts' incorporates:
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_CRC_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_E2E_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_MC_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BPCM_HV_NumCellMaxVolt_SNA_Faild'
         *  Product: '<S701>/Product'
         *  Product: '<S701>/Product1'
         *  Product: '<S701>/Product2'
         *  Product: '<S701>/Product3'
         *  Product: '<S701>/Product4'
         *  Sum: '<S701>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVNrCelMaxVltFD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_l ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_NumCellMaxVolt
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_d ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVNrCelMinTmpFD11_SigSts' incorporates:
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_CRC_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_E2E_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_MC_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BPCM_HV_NumCellMinTemp_SNA_Faild'
         *  Product: '<S702>/Product'
         *  Product: '<S702>/Product1'
         *  Product: '<S702>/Product2'
         *  Product: '<S702>/Product3'
         *  Product: '<S702>/Product4'
         *  Sum: '<S702>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVNrCelMinTmpFD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_l ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_NumCellMinTemp
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_d ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVNrCelMinVltFD11_SigSts' incorporates:
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_CRC_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_E2E_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_MC_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BPCM_HV_NumCellMinVolt_SNA_Faild'
         *  Product: '<S703>/Product'
         *  Product: '<S703>/Product1'
         *  Product: '<S703>/Product2'
         *  Product: '<S703>/Product3'
         *  Product: '<S703>/Product4'
         *  Sum: '<S703>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVNrCelMinVltFD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_l ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_NumCellMinVolt
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_d ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCMMaxCelVoltAlwdFD11_SigSts' incorporates:
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_CRC_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_E2E_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_MC_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BPCM_Max_Cell_Volt_Allowed_SNA_Faild'
         *  Product: '<S704>/Product'
         *  Product: '<S704>/Product1'
         *  Product: '<S704>/Product2'
         *  Product: '<S704>/Product3'
         *  Product: '<S704>/Product4'
         *  Sum: '<S704>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCMMaxCelVoltAlwdFD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_l ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Max_Cell_Volt_All
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_d ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCMMaxPkVoltAllwdFD11_SigSts' incorporates:
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_CRC_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_E2E_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_MC_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BPCM_Max_Pk_Volt_Allowed_SNA_Faild'
         *  Product: '<S705>/Product'
         *  Product: '<S705>/Product1'
         *  Product: '<S705>/Product2'
         *  Product: '<S705>/Product3'
         *  Product: '<S705>/Product4'
         *  Sum: '<S705>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCMMaxPkVoltAllwdFD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_l ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Max_Pk_Volt_Allow
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_d ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCMMinCelVoltAlwdFD11_SigSts' incorporates:
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_CRC_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_E2E_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_MC_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BPCM_Min_Cell_Volt_Allowed_SNA_Faild'
         *  Product: '<S706>/Product'
         *  Product: '<S706>/Product1'
         *  Product: '<S706>/Product2'
         *  Product: '<S706>/Product3'
         *  Product: '<S706>/Product4'
         *  Sum: '<S706>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCMMinCelVoltAlwdFD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_l ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Min_Cell_Volt_All
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_d ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCMMinPkVoltAllwdFD11_SigSts' incorporates:
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_CRC_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_E2E_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_MC_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BPCM_Min_Pk_Volt_Allowed_SNA_Faild'
         *  Product: '<S707>/Product'
         *  Product: '<S707>/Product1'
         *  Product: '<S707>/Product2'
         *  Product: '<S707>/Product3'
         *  Product: '<S707>/Product4'
         *  Sum: '<S707>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCMMinPkVoltAllwdFD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_l ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Min_Pk_Volt_Allow
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_d ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVInslnResistFD11_SigSts' incorporates:
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_CRC_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_E2E_Faild'
         *  DataStoreRead: '<S692>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_MC_Faild'
         *  Product: '<S708>/Product'
         *  Product: '<S708>/Product1'
         *  Product: '<S708>/Product2'
         *  Product: '<S708>/Product4'
         *  Sum: '<S708>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVInslnResistFD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_g ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_l ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_d ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S694>/Unit Delay' incorporates:
         *  Switch: '<S694>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ay = rtb_Switch5_dek;

        /* Update for UnitDelay: '<S699>/Unit Delay' incorporates:
         *  Switch: '<S699>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nt = rtb_Switch5_mnm;

        /* Update for UnitDelay: '<S706>/Unit Delay' incorporates:
         *  Switch: '<S706>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_co = rtb_Switch5_kvi;

        /* Update for UnitDelay: '<S707>/Unit Delay' incorporates:
         *  Switch: '<S707>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f11 = rtb_Switch5_nfq;

        /* Update for UnitDelay: '<S696>/Unit Delay' incorporates:
         *  Switch: '<S696>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mx = rtb_Switch5_lzi;

        /* Update for UnitDelay: '<S697>/Unit Delay' incorporates:
         *  Switch: '<S697>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cd = rtb_Switch5_ogh;

        /* Update for UnitDelay: '<S698>/Unit Delay' incorporates:
         *  Switch: '<S698>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ld = rtb_Switch5_jif;

        /* Update for UnitDelay: '<S695>/Unit Delay' incorporates:
         *  Switch: '<S695>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mz = rtb_Switch5_j4;

        /* Update for UnitDelay: '<S708>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cp = rtb_Switch5_pa;

        /* Update for UnitDelay: '<S700>/Unit Delay' incorporates:
         *  Switch: '<S700>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_o1 = rtb_Switch5_ocb;

        /* Update for UnitDelay: '<S701>/Unit Delay' incorporates:
         *  Switch: '<S701>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cj = rtb_Switch5_lz;

        /* Update for UnitDelay: '<S702>/Unit Delay' incorporates:
         *  Switch: '<S702>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lh = rtb_Switch5_akx;

        /* Update for UnitDelay: '<S703>/Unit Delay' incorporates:
         *  Switch: '<S703>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jd = rtb_Switch5_he;

        /* Update for UnitDelay: '<S704>/Unit Delay' incorporates:
         *  Switch: '<S704>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l2 = rtb_Switch5_axv;

        /* Update for UnitDelay: '<S705>/Unit Delay' incorporates:
         *  Switch: '<S705>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lw = rtb_Switch5_bs;
    }

    /* End of Logic: '<S673>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S673>/BATTERY_HV_VLIMITS_FD11_Time' */

    /* Merge: '<S18>/SR1N_b_BATTERY_HV_VLIMITS_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S673>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_VLIMITS_FD11_Time_VeSR1N_b_BATTERY_HV_VLIMITS_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_k);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BATTERY_HV_VLIMITS_FD11_Pkt' */
}

/* Model step function for TID21 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BATTERY_HV_VLIMITS_FD5_Time(void)
                          /* Explicit Task: TESR1B_BATTERY_HV_VLIMITS_FD5_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_BATTERY_HV_VLIMITS;
    uint16 rtb_Switch5_aj;
    uint16 rtb_Switch5_aw4;
    uint16 rtb_Switch5_c1o;
    uint16 rtb_Switch5_ckb;
    uint16 rtb_Switch5_dxo;
    uint16 rtb_Switch5_e4y;
    uint16 rtb_Switch5_frr;
    uint16 rtb_Switch5_hr;
    uint16 rtb_Switch5_j1;
    uint16 rtb_Switch5_jt;
    uint16 rtb_Switch5_mxr;
    uint16 rtb_Switch5_nk2;
    uint16 rtb_Switch5_nn;
    uint16 rtb_Switch5_peq;
    uint16 rtb_Switch5_pj;
    boolean rtb_TmpSignalConversionAtVeSR_i;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BATTERY_HV_VLIMITS_FD5_Pkt' incorporates:
     *  SubSystem: '<S19>/BATTERY_HV_VLIMITS_FD5_Time'
     */
    /* SignalConversion generated from: '<S711>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S19>/SR1N_b_BATTERY_HV_VLIMITS_FD5_NewEvent_merge'
     */
    rtb_VeSR1N_b_BATTERY_HV_VLIMITS =
        Rte_IrvRead_SR1B_BATTERY_HV_VLIMITS_FD5_Time_VeSR1N_b_BATTERY_HV_VLIMITS_FD5_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S711>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S19>/SR1N_b_BATTERY_HV_VLIMITS_FD5_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_i =
        Rte_IrvRead_SR1B_BATTERY_HV_VLIMITS_FD5_Time_VeSR1N_b_BATTERY_HV_VLIMITS_FD5_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S711>/BATTERY_HV_VLIMITS_FD5_Time' incorporates:
     *  EnablePort: '<S730>/Enable'
     */
    /* Logic: '<S711>/Logical Operator1' incorporates:
     *  Constant: '<S731>/Calib'
     */
    if (rtb_VeSR1N_b_BATTERY_HV_VLIMITS && (KeSR1B_b_BATTERY_HV_VLIMITS_FD5_Enbl))
    {
        /* Gain: '<S730>/Gain2' incorporates:
         *  Constant: '<S730>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_bz = false;

        /* Logic: '<S732>/Logical Operator' incorporates:
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_CRC_Failg'
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_E2E_Faild'
         *  Logic: '<S733>/Logical Operator'
         *  Logic: '<S734>/Logical Operator'
         *  Logic: '<S735>/Logical Operator'
         *  Logic: '<S736>/Logical Operator'
         *  Logic: '<S737>/Logical Operator'
         *  Logic: '<S738>/Logical Operator'
         *  Logic: '<S739>/Logical Operator'
         *  Logic: '<S740>/Logical Operator'
         *  Logic: '<S741>/Logical Operator'
         *  Logic: '<S742>/Logical Operator'
         *  Logic: '<S743>/Logical Operator'
         *  Logic: '<S744>/Logical Operator'
         *  Logic: '<S745>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_FD5) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS__lk));

        /* Switch: '<S732>/Switch5' incorporates:
         *  DataStoreRead: '<S730>/VeSR1N_b_BPCM_Cell_Volt_Max_SNA_Faild'
         *  Logic: '<S732>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Cell_Volt_Max_S_l))
        {
            /* Switch: '<S732>/Switch5' incorporates:
             *  UnitDelay: '<S732>/Unit Delay'
             */
            rtb_Switch5_mxr = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ew;
        }
        else
        {
            /* Switch: '<S732>/Switch5' incorporates:
             *  DataStoreRead: '<S730>/DataStore_VeSR1N_U_BPCM_Cell_Volt_Max_FD5'
             */
            rtb_Switch5_mxr = SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_Cell_Volt_Max_FD5;
        }

        /* End of Switch: '<S732>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_BPCM_Cell_Volt_Max_FD5' incorporates:
         *  DataTypeConversion: '<S730>/Data Type Conversion'
         *  Switch: '<S732>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_BPCM_Cell_Volt_Max_FD5_Value(((float32)
            rtb_Switch5_mxr) * 0.001F);

        /* Switch: '<S737>/Switch5' incorporates:
         *  DataStoreRead: '<S730>/VeSR1N_b_BPCM_Cell_Volt_Avg_SNA_Faild'
         *  Logic: '<S737>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Cell_Volt_Avg_S_j))
        {
            /* Switch: '<S737>/Switch5' incorporates:
             *  UnitDelay: '<S737>/Unit Delay'
             */
            rtb_Switch5_aj = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fc;
        }
        else
        {
            /* Switch: '<S737>/Switch5' incorporates:
             *  DataStoreRead: '<S730>/VeSR1N_U_BPCM_Cell_Volt_Avg_FD5'
             */
            rtb_Switch5_aj = SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_Cell_Volt_Avg_FD5;
        }

        /* End of Switch: '<S737>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_BPCM_Cell_Volt_Avg_FD5' incorporates:
         *  DataTypeConversion: '<S730>/Data Type Conversion1'
         *  Switch: '<S737>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_BPCM_Cell_Volt_Avg_FD5_Value(((float32)
            rtb_Switch5_aj) * 0.001F);

        /* Switch: '<S744>/Switch5' incorporates:
         *  DataStoreRead: '<S730>/VeSR1N_b_BPCM_Min_Cell_Volt_Allowed_SNA_Faild'
         *  Logic: '<S744>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Min_Cell_Volt_A_g))
        {
            /* Switch: '<S744>/Switch5' incorporates:
             *  UnitDelay: '<S744>/Unit Delay'
             */
            rtb_Switch5_e4y = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_po;
        }
        else
        {
            /* Switch: '<S744>/Switch5' incorporates:
             *  DataStoreRead: '<S730>/DataStore_VeSR1N_U_BPCM_MinCelVoltAlwdFD5'
             */
            rtb_Switch5_e4y = SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_MinCelVoltAlwdFD5;
        }

        /* End of Switch: '<S744>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_BPCM_MinCelVoltAlwdFD5' incorporates:
         *  DataTypeConversion: '<S730>/Data Type Conversion10'
         *  Switch: '<S744>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_BPCM_MinCelVoltAlwdFD5_Value(((float32)
            rtb_Switch5_e4y) * 0.001F);

        /* Switch: '<S745>/Switch5' incorporates:
         *  DataStoreRead: '<S730>/VeSR1N_b_BPCM_Min_Pk_Volt_Allowed_SNA_Faild'
         *  Logic: '<S745>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Min_Pk_Volt_All_o))
        {
            /* Switch: '<S745>/Switch5' incorporates:
             *  UnitDelay: '<S745>/Unit Delay'
             */
            rtb_Switch5_nn = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lr;
        }
        else
        {
            /* Switch: '<S745>/Switch5' incorporates:
             *  DataStoreRead: '<S730>/DataStore_VeSR1N_U_BPCM_MinPkVoltAlwd_FD5'
             */
            rtb_Switch5_nn = SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_MinPkVoltAlwd_FD5;
        }

        /* End of Switch: '<S745>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_BPCM_MinPkVoltAlwd_FD5' incorporates:
         *  DataTypeConversion: '<S730>/Data Type Conversion11'
         *  Switch: '<S745>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_BPCM_MinPkVoltAlwd_FD5_Value((float32)
            rtb_Switch5_nn);

        /* Switch: '<S734>/Switch5' incorporates:
         *  DataStoreRead: '<S730>/VeSR1N_b_BPCM_OCV_Avg_Cell_Volt_SNA_Faild'
         *  Logic: '<S734>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_OCV_Avg_Cell_Vo_f))
        {
            /* Switch: '<S734>/Switch5' incorporates:
             *  UnitDelay: '<S734>/Unit Delay'
             */
            rtb_Switch5_frr = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_la;
        }
        else
        {
            /* Switch: '<S734>/Switch5' incorporates:
             *  DataStoreRead: '<S730>/DataStore_VeSR1N_U_BPCM_OCVAvgCelVolt_FD5'
             */
            rtb_Switch5_frr = SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_OCVAvgCelVolt_FD5;
        }

        /* End of Switch: '<S734>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_BPCM_OCVAvgCelVolt_FD5' incorporates:
         *  DataTypeConversion: '<S730>/Data Type Conversion12'
         *  Switch: '<S734>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_BPCM_OCVAvgCelVolt_FD5_Value(((float32)
            rtb_Switch5_frr) * 0.001F);

        /* Switch: '<S735>/Switch5' incorporates:
         *  DataStoreRead: '<S730>/VeSR1N_b_BPCM_OCV_Max_Cell_Volt_SNA_Faild'
         *  Logic: '<S735>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_OCV_Max_Cell_Vo_j))
        {
            /* Switch: '<S735>/Switch5' incorporates:
             *  UnitDelay: '<S735>/Unit Delay'
             */
            rtb_Switch5_j1 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cn;
        }
        else
        {
            /* Switch: '<S735>/Switch5' incorporates:
             *  DataStoreRead: '<S730>/DataStore_VeSR1N_U_BPCM_OCVMaxCelVolt_FD5'
             */
            rtb_Switch5_j1 = SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_OCVMaxCelVolt_FD5;
        }

        /* End of Switch: '<S735>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_BPCM_OCVMaxCelVolt_FD5' incorporates:
         *  DataTypeConversion: '<S730>/Data Type Conversion13'
         *  Switch: '<S735>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_BPCM_OCVMaxCelVolt_FD5_Value(((float32)
            rtb_Switch5_j1) * 0.001F);

        /* Switch: '<S736>/Switch5' incorporates:
         *  DataStoreRead: '<S730>/VeSR1N_b_BPCM_OCV_Min_Cell_Volt_SNA_Faild'
         *  Logic: '<S736>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_OCV_Min_Cell_Vo_f))
        {
            /* Switch: '<S736>/Switch5' incorporates:
             *  UnitDelay: '<S736>/Unit Delay'
             */
            rtb_Switch5_ckb = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jzw;
        }
        else
        {
            /* Switch: '<S736>/Switch5' incorporates:
             *  DataStoreRead: '<S730>/DataStore_VeSR1N_U_BPCM_OCVMinCelVolt_FD5'
             */
            rtb_Switch5_ckb = SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_OCVMinCelVolt_FD5;
        }

        /* End of Switch: '<S736>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_BPCM_OCVMinCelVolt_FD5' incorporates:
         *  DataTypeConversion: '<S730>/Data Type Conversion14'
         *  Switch: '<S736>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_BPCM_OCVMinCelVolt_FD5_Value(((float32)
            rtb_Switch5_ckb) * 0.001F);

        /* Switch: '<S733>/Switch5' incorporates:
         *  DataStoreRead: '<S730>/VeSR1N_b_BPCM_Cell_Volt_Min_SNA_Faild'
         *  Logic: '<S733>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Cell_Volt_Min_S_o))
        {
            /* Switch: '<S733>/Switch5' incorporates:
             *  UnitDelay: '<S733>/Unit Delay'
             */
            rtb_Switch5_nk2 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gd;
        }
        else
        {
            /* Switch: '<S733>/Switch5' incorporates:
             *  DataStoreRead: '<S730>/DataStore_VeSR1N_U_BPCM_Cell_Volt_Min_FD5'
             */
            rtb_Switch5_nk2 = SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_Cell_Volt_Min_FD5;
        }

        /* End of Switch: '<S733>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_BPCM_Cell_Volt_Min_FD5' incorporates:
         *  DataTypeConversion: '<S730>/Data Type Conversion2'
         *  Switch: '<S733>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_BPCM_Cell_Volt_Min_FD5_Value(((float32)
            rtb_Switch5_nk2) * 0.001F);

        /* Switch: '<S746>/Switch5' incorporates:
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_CRC_Failg'
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_E2E_Faild'
         *  Logic: '<S746>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_FD5) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS__lk))
        {
            /* Switch: '<S746>/Switch5' incorporates:
             *  UnitDelay: '<S746>/Unit Delay'
             */
            rtb_Switch5_jt = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f;
        }
        else
        {
            /* Switch: '<S746>/Switch5' incorporates:
             *  DataStoreRead: '<S730>/DataStore_VeSR1N_d_BPCM_HVInslnResist_FD5'
             */
            rtb_Switch5_jt = SR1B_BLUEN_ac_DW.VeSR1N_d_BPCM_HVInslnResist_FD5;
        }

        /* End of Switch: '<S746>/Switch5' */

        /* Outport: '<Root>/VeSR1B_d_BPCM_HVInslnResist_FD5' incorporates:
         *  DataTypeConversion: '<S730>/Data Type Conversion3'
         */
        (void)Rte_Write_VeSR1B_d_BPCM_HVInslnResist_FD5_Value((float32)
            rtb_Switch5_jt);

        /* Switch: '<S738>/Switch5' incorporates:
         *  DataStoreRead: '<S730>/VeSR1N_b_BPCM_HV_NumCellMaxTemp_SNA_Faild'
         *  Logic: '<S738>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_NumCellMaxTe_b))
        {
            /* Switch: '<S738>/Switch5' incorporates:
             *  UnitDelay: '<S738>/Unit Delay'
             */
            rtb_Switch5_hr = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lt;
        }
        else
        {
            /* Switch: '<S738>/Switch5' incorporates:
             *  DataStoreRead: '<S730>/DataStore_VeSR1N_d_BPCM_HVNrCelMaxTmp_FD5'
             */
            rtb_Switch5_hr = SR1B_BLUEN_ac_DW.VeSR1N_d_BPCM_HVNrCelMaxTmp_FD5;
        }

        /* End of Switch: '<S738>/Switch5' */

        /* Outport: '<Root>/VeSR1B_d_BPCM_HVNrCelMaxTmp_FD5' incorporates:
         *  DataTypeConversion: '<S730>/Data Type Conversion4'
         *  Switch: '<S738>/Switch5'
         */
        (void)Rte_Write_VeSR1B_d_BPCM_HVNrCelMaxTmp_FD5_Value(rtb_Switch5_hr);

        /* Switch: '<S739>/Switch5' incorporates:
         *  DataStoreRead: '<S730>/VeSR1N_b_BPCM_HV_NumCellMaxVolt_SNA_Faild'
         *  Logic: '<S739>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_NumCellMaxVo_g))
        {
            /* Switch: '<S739>/Switch5' incorporates:
             *  UnitDelay: '<S739>/Unit Delay'
             */
            rtb_Switch5_dxo = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nl;
        }
        else
        {
            /* Switch: '<S739>/Switch5' incorporates:
             *  DataStoreRead: '<S730>/DataStore_VeSR1N_d_BPCM_HVNrCelMaxVlt_FD5'
             */
            rtb_Switch5_dxo = SR1B_BLUEN_ac_DW.VeSR1N_d_BPCM_HVNrCelMaxVlt_FD5;
        }

        /* End of Switch: '<S739>/Switch5' */

        /* Outport: '<Root>/VeSR1B_d_BPCM_HVNrCelMaxVlt_FD5' incorporates:
         *  DataTypeConversion: '<S730>/Data Type Conversion5'
         *  Switch: '<S739>/Switch5'
         */
        (void)Rte_Write_VeSR1B_d_BPCM_HVNrCelMaxVlt_FD5_Value(rtb_Switch5_dxo);

        /* Switch: '<S740>/Switch5' incorporates:
         *  DataStoreRead: '<S730>/VeSR1N_b_BPCM_HV_NumCellMinTemp_SNA_Faild'
         *  Logic: '<S740>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_NumCellMinTe_f))
        {
            /* Switch: '<S740>/Switch5' incorporates:
             *  UnitDelay: '<S740>/Unit Delay'
             */
            rtb_Switch5_aw4 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_k2;
        }
        else
        {
            /* Switch: '<S740>/Switch5' incorporates:
             *  DataStoreRead: '<S730>/DataStore_VeSR1N_d_BPCM_HVNrCelMinTmp_FD5'
             */
            rtb_Switch5_aw4 = SR1B_BLUEN_ac_DW.VeSR1N_d_BPCM_HVNrCelMinTmp_FD5;
        }

        /* End of Switch: '<S740>/Switch5' */

        /* Outport: '<Root>/VeSR1B_d_BPCM_HVNrCelMinTmp_FD5' incorporates:
         *  DataTypeConversion: '<S730>/Data Type Conversion6'
         *  Switch: '<S740>/Switch5'
         */
        (void)Rte_Write_VeSR1B_d_BPCM_HVNrCelMinTmp_FD5_Value(rtb_Switch5_aw4);

        /* Switch: '<S741>/Switch5' incorporates:
         *  DataStoreRead: '<S730>/VeSR1N_b_BPCM_HV_NumCellMinVolt_SNA_Faild'
         *  Logic: '<S741>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_NumCellMinVo_e))
        {
            /* Switch: '<S741>/Switch5' incorporates:
             *  UnitDelay: '<S741>/Unit Delay'
             */
            rtb_Switch5_peq = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_o;
        }
        else
        {
            /* Switch: '<S741>/Switch5' incorporates:
             *  DataStoreRead: '<S730>/DataStore_VeSR1N_d_BPCM_HVNrCelMinVlt_FD5'
             */
            rtb_Switch5_peq = SR1B_BLUEN_ac_DW.VeSR1N_d_BPCM_HVNrCelMinVlt_FD5;
        }

        /* End of Switch: '<S741>/Switch5' */

        /* Outport: '<Root>/VeSR1B_d_BPCM_HVNrCelMinVlt_FD5' incorporates:
         *  DataTypeConversion: '<S730>/Data Type Conversion7'
         *  Switch: '<S741>/Switch5'
         */
        (void)Rte_Write_VeSR1B_d_BPCM_HVNrCelMinVlt_FD5_Value(rtb_Switch5_peq);

        /* Switch: '<S742>/Switch5' incorporates:
         *  DataStoreRead: '<S730>/VeSR1N_b_BPCM_Max_Cell_Volt_Allowed_SNA_Faild'
         *  Logic: '<S742>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Max_Cell_Volt_A_l))
        {
            /* Switch: '<S742>/Switch5' incorporates:
             *  UnitDelay: '<S742>/Unit Delay'
             */
            rtb_Switch5_pj = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_buv;
        }
        else
        {
            /* Switch: '<S742>/Switch5' incorporates:
             *  DataStoreRead: '<S730>/DataStore_VeSR1N_U_BPCM_MaxCelVoltAlwdFD5'
             */
            rtb_Switch5_pj = SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_MaxCelVoltAlwdFD5;
        }

        /* End of Switch: '<S742>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_BPCM_MaxCelVoltAlwdFD5' incorporates:
         *  DataTypeConversion: '<S730>/Data Type Conversion8'
         *  Switch: '<S742>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_BPCM_MaxCelVoltAlwdFD5_Value(((float32)
            rtb_Switch5_pj) * 0.001F);

        /* Switch: '<S743>/Switch5' incorporates:
         *  DataStoreRead: '<S730>/VeSR1N_b_BPCM_Max_Pk_Volt_Allowed_SNA_Faild'
         *  Logic: '<S743>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Max_Pk_Volt_All_m))
        {
            /* Switch: '<S743>/Switch5' incorporates:
             *  UnitDelay: '<S743>/Unit Delay'
             */
            rtb_Switch5_c1o = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_avl;
        }
        else
        {
            /* Switch: '<S743>/Switch5' incorporates:
             *  DataStoreRead: '<S730>/DataStore_VeSR1N_U_BPCM_MaxPkVoltAlwd_FD5'
             */
            rtb_Switch5_c1o = SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_MaxPkVoltAlwd_FD5;
        }

        /* End of Switch: '<S743>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_BPCM_MaxPkVoltAlwd_FD5' incorporates:
         *  DataTypeConversion: '<S730>/Data Type Conversion9'
         *  Switch: '<S743>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_BPCM_MaxPkVoltAlwd_FD5_Value((float32)
            rtb_Switch5_c1o);

        /* Outport: '<Root>/VeSR1B_y_BPCM_Cell_Volt_Max_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_CRC_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_E2E_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_MC_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BPCM_Cell_Volt_Max_SNA_Faild'
         *  Product: '<S732>/Product'
         *  Product: '<S732>/Product1'
         *  Product: '<S732>/Product2'
         *  Product: '<S732>/Product3'
         *  Product: '<S732>/Product4'
         *  Sum: '<S732>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_Cell_Volt_Max_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS__l2 ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Cell_Volt_Max_S_l
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS__lk ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_Cell_Volt_Min_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_CRC_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_E2E_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_MC_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BPCM_Cell_Volt_Min_SNA_Faild'
         *  Product: '<S733>/Product'
         *  Product: '<S733>/Product1'
         *  Product: '<S733>/Product2'
         *  Product: '<S733>/Product3'
         *  Product: '<S733>/Product4'
         *  Sum: '<S733>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_Cell_Volt_Min_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS__l2 ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Cell_Volt_Min_S_o
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS__lk ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_OCVAvgCelVolt_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_CRC_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_E2E_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_MC_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BPCM_OCV_Avg_Cell_Volt_SNA_Faild'
         *  Product: '<S734>/Product'
         *  Product: '<S734>/Product1'
         *  Product: '<S734>/Product2'
         *  Product: '<S734>/Product3'
         *  Product: '<S734>/Product4'
         *  Sum: '<S734>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_OCVAvgCelVolt_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS__l2 ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_OCV_Avg_Cell_Vo_f
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS__lk ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_OCVMaxCelVolt_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_CRC_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_E2E_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_MC_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BPCM_OCV_Max_Cell_Volt_SNA_Faild'
         *  Product: '<S735>/Product'
         *  Product: '<S735>/Product1'
         *  Product: '<S735>/Product2'
         *  Product: '<S735>/Product3'
         *  Product: '<S735>/Product4'
         *  Sum: '<S735>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_OCVMaxCelVolt_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS__l2 ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_OCV_Max_Cell_Vo_j
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS__lk ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_OCVMinCelVolt_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_CRC_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_E2E_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_MC_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BPCM_OCV_Min_Cell_Volt_SNA_Faild'
         *  Product: '<S736>/Product'
         *  Product: '<S736>/Product1'
         *  Product: '<S736>/Product2'
         *  Product: '<S736>/Product3'
         *  Product: '<S736>/Product4'
         *  Sum: '<S736>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_OCVMinCelVolt_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS__l2 ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_OCV_Min_Cell_Vo_f
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS__lk ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_Cell_Volt_Avg_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_CRC_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_E2E_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_MC_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BPCM_Cell_Volt_Avg_SNA_Faild'
         *  Product: '<S737>/Product'
         *  Product: '<S737>/Product1'
         *  Product: '<S737>/Product2'
         *  Product: '<S737>/Product3'
         *  Product: '<S737>/Product4'
         *  Sum: '<S737>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_Cell_Volt_Avg_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS__l2 ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Cell_Volt_Avg_S_j
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS__lk ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVNrCelMaxTmp_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_CRC_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_E2E_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_MC_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BPCM_HV_NumCellMaxTemp_SNA_Faild'
         *  Product: '<S738>/Product'
         *  Product: '<S738>/Product1'
         *  Product: '<S738>/Product2'
         *  Product: '<S738>/Product3'
         *  Product: '<S738>/Product4'
         *  Sum: '<S738>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVNrCelMaxTmp_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS__l2 ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_NumCellMaxTe_b
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS__lk ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVNrCelMaxVlt_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_CRC_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_E2E_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_MC_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BPCM_HV_NumCellMaxVolt_SNA_Faild'
         *  Product: '<S739>/Product'
         *  Product: '<S739>/Product1'
         *  Product: '<S739>/Product2'
         *  Product: '<S739>/Product3'
         *  Product: '<S739>/Product4'
         *  Sum: '<S739>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVNrCelMaxVlt_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS__l2 ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_NumCellMaxVo_g
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS__lk ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVNrCelMinTmp_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_CRC_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_E2E_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_MC_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BPCM_HV_NumCellMinTemp_SNA_Faild'
         *  Product: '<S740>/Product'
         *  Product: '<S740>/Product1'
         *  Product: '<S740>/Product2'
         *  Product: '<S740>/Product3'
         *  Product: '<S740>/Product4'
         *  Sum: '<S740>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVNrCelMinTmp_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS__l2 ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_NumCellMinTe_f
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS__lk ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVNrCelMinVlt_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_CRC_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_E2E_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_MC_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BPCM_HV_NumCellMinVolt_SNA_Faild'
         *  Product: '<S741>/Product'
         *  Product: '<S741>/Product1'
         *  Product: '<S741>/Product2'
         *  Product: '<S741>/Product3'
         *  Product: '<S741>/Product4'
         *  Sum: '<S741>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVNrCelMinVlt_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS__l2 ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_NumCellMinVo_e
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS__lk ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_MaxCelVoltAlwdFD5_SigSts' incorporates:
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_CRC_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_E2E_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_MC_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BPCM_Max_Cell_Volt_Allowed_SNA_Faild'
         *  Product: '<S742>/Product'
         *  Product: '<S742>/Product1'
         *  Product: '<S742>/Product2'
         *  Product: '<S742>/Product3'
         *  Product: '<S742>/Product4'
         *  Sum: '<S742>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_MaxCelVoltAlwdFD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS__l2 ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Max_Cell_Volt_A_l
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS__lk ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_MaxPkVoltAlwd_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_CRC_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_E2E_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_MC_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BPCM_Max_Pk_Volt_Allowed_SNA_Faild'
         *  Product: '<S743>/Product'
         *  Product: '<S743>/Product1'
         *  Product: '<S743>/Product2'
         *  Product: '<S743>/Product3'
         *  Product: '<S743>/Product4'
         *  Sum: '<S743>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_MaxPkVoltAlwd_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS__l2 ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Max_Pk_Volt_All_m
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS__lk ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_MinCelVoltAlwdFD5_SigSts' incorporates:
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_CRC_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_E2E_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_MC_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BPCM_Min_Cell_Volt_Allowed_SNA_Faild'
         *  Product: '<S744>/Product'
         *  Product: '<S744>/Product1'
         *  Product: '<S744>/Product2'
         *  Product: '<S744>/Product3'
         *  Product: '<S744>/Product4'
         *  Sum: '<S744>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_MinCelVoltAlwdFD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS__l2 ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Min_Cell_Volt_A_g
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS__lk ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_MinPkVoltAlwd_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_CRC_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_E2E_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_MC_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BPCM_Min_Pk_Volt_Allowed_SNA_Faild'
         *  Product: '<S745>/Product'
         *  Product: '<S745>/Product1'
         *  Product: '<S745>/Product2'
         *  Product: '<S745>/Product3'
         *  Product: '<S745>/Product4'
         *  Sum: '<S745>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_MinPkVoltAlwd_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS__l2 ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Min_Pk_Volt_All_o
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS__lk ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BPCM_HVInslnResist_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_CRC_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_E2E_Faild'
         *  DataStoreRead: '<S730>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_MC_Faild'
         *  Product: '<S746>/Product'
         *  Product: '<S746>/Product1'
         *  Product: '<S746>/Product2'
         *  Product: '<S746>/Product4'
         *  Sum: '<S746>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BPCM_HVInslnResist_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_h ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS__l2 ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS__lk ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S732>/Unit Delay' incorporates:
         *  Switch: '<S732>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ew = rtb_Switch5_mxr;

        /* Update for UnitDelay: '<S737>/Unit Delay' incorporates:
         *  Switch: '<S737>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fc = rtb_Switch5_aj;

        /* Update for UnitDelay: '<S744>/Unit Delay' incorporates:
         *  Switch: '<S744>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_po = rtb_Switch5_e4y;

        /* Update for UnitDelay: '<S745>/Unit Delay' incorporates:
         *  Switch: '<S745>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lr = rtb_Switch5_nn;

        /* Update for UnitDelay: '<S734>/Unit Delay' incorporates:
         *  Switch: '<S734>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_la = rtb_Switch5_frr;

        /* Update for UnitDelay: '<S735>/Unit Delay' incorporates:
         *  Switch: '<S735>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cn = rtb_Switch5_j1;

        /* Update for UnitDelay: '<S736>/Unit Delay' incorporates:
         *  Switch: '<S736>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jzw = rtb_Switch5_ckb;

        /* Update for UnitDelay: '<S733>/Unit Delay' incorporates:
         *  Switch: '<S733>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gd = rtb_Switch5_nk2;

        /* Update for UnitDelay: '<S746>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f = rtb_Switch5_jt;

        /* Update for UnitDelay: '<S738>/Unit Delay' incorporates:
         *  Switch: '<S738>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lt = rtb_Switch5_hr;

        /* Update for UnitDelay: '<S739>/Unit Delay' incorporates:
         *  Switch: '<S739>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nl = rtb_Switch5_dxo;

        /* Update for UnitDelay: '<S740>/Unit Delay' incorporates:
         *  Switch: '<S740>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_k2 = rtb_Switch5_aw4;

        /* Update for UnitDelay: '<S741>/Unit Delay' incorporates:
         *  Switch: '<S741>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_o = rtb_Switch5_peq;

        /* Update for UnitDelay: '<S742>/Unit Delay' incorporates:
         *  Switch: '<S742>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_buv = rtb_Switch5_pj;

        /* Update for UnitDelay: '<S743>/Unit Delay' incorporates:
         *  Switch: '<S743>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_avl = rtb_Switch5_c1o;
    }

    /* End of Logic: '<S711>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S711>/BATTERY_HV_VLIMITS_FD5_Time' */

    /* Merge: '<S19>/SR1N_b_BATTERY_HV_VLIMITS_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S711>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_VLIMITS_FD5_Time_VeSR1N_b_BATTERY_HV_VLIMITS_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_bz);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BATTERY_HV_VLIMITS_FD5_Pkt' */
}

/* Model step function for TID22 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BCM_FD_10_FD3_Time(void)
                                   /* Explicit Task: TESR1B_BCM_FD_10_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_BCM_FD_10_FD3_NewE;
    uint16 rtb_Switch5_mt;
    uint8 rtb_Switch5_d;
    uint8 rtb_Switch5_ek;
    uint8 rtb_Switch5_i5;
    boolean rtb_TmpSignalConversionAtVeSR_j;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BCM_FD_10_FD3_Pkt' incorporates:
     *  SubSystem: '<S20>/BCM_FD_10_FD3_Time'
     */
    /* SignalConversion generated from: '<S749>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S20>/SR1N_b_BCM_FD_10_FD3_NewEvent_merge'
     */
    rtb_VeSR1N_b_BCM_FD_10_FD3_NewE =
        Rte_IrvRead_SR1B_BCM_FD_10_FD3_Time_VeSR1N_b_BCM_FD_10_FD3_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S749>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S20>/SR1N_b_BCM_FD_10_FD3_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_j =
        Rte_IrvRead_SR1B_BCM_FD_10_FD3_Time_VeSR1N_b_BCM_FD_10_FD3_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S749>/BCM_FD_10_FD3_Time' incorporates:
     *  EnablePort: '<S768>/Enable'
     */
    /* Logic: '<S749>/Logical Operator1' incorporates:
     *  Constant: '<S769>/Calib'
     */
    if (rtb_VeSR1N_b_BCM_FD_10_FD3_NewE && (KeSR1B_b_BCM_FD_10_FD3_Enbl))
    {
        /* Gain: '<S768>/Gain2' incorporates:
         *  Constant: '<S768>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_b = false;

        /* Switch: '<S772>/Switch5' incorporates:
         *  DataStoreRead: '<S768>/VeSR1N_b_BCM_FD_10_FD3_CRC_Failg'
         *  DataStoreRead: '<S768>/VeSR1N_b_BCM_FD_10_FD3_E2E_Faild'
         *  Logic: '<S772>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_10_FD3_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_10_FD3_E2E_Fail))
        {
            /* Switch: '<S772>/Switch5' incorporates:
             *  UnitDelay: '<S772>/Unit Delay'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oql;
        }
        else
        {
            /* Switch: '<S772>/Switch5' incorporates:
             *  DataStoreRead: '<S768>/DataStore_VeSR1N_b_CompressorACReqSts'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.VeSR1N_b_CompressorACReqSts;
        }

        /* End of Switch: '<S772>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_CompressorACReqSts' incorporates:
         *  DataTypeConversion: '<S768>/Data Type Conversion'
         *  Switch: '<S772>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_CompressorACReqSts_Value(((sint32)rtb_Switch5_d)
            != 0);

        /* Logic: '<S771>/Logical Operator' incorporates:
         *  DataStoreRead: '<S768>/VeSR1N_b_BCM_FD_10_FD3_CRC_Failg'
         *  DataStoreRead: '<S768>/VeSR1N_b_BCM_FD_10_FD3_E2E_Faild'
         *  Logic: '<S770>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_10_FD3_CRC_Fail) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_10_FD3_E2E_Fail));

        /* Switch: '<S771>/Switch5' incorporates:
         *  DataStoreRead: '<S768>/VeSR1N_b_CmdIgnSts_SNA_Faild'
         *  Logic: '<S771>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_CmdIgnSts_SNA_Faild))
        {
            /* Switch: '<S771>/Switch5' incorporates:
             *  UnitDelay: '<S771>/Unit Delay'
             */
            rtb_Switch5_ek = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ka;
        }
        else
        {
            /* Switch: '<S771>/Switch5' incorporates:
             *  DataStoreRead: '<S768>/VeSR1N_y_CmdIgnSts'
             */
            rtb_Switch5_ek = SR1B_BLUEN_ac_DW.VeSR1N_y_CmdIgnSts;
        }

        /* End of Switch: '<S771>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_CmdIgnSts' incorporates:
         *  DataTypeConversion: '<S768>/Data Type Conversion1'
         *  Switch: '<S771>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_CmdIgnSts_Value(rtb_Switch5_ek);

        /* Switch: '<S773>/Switch5' incorporates:
         *  DataStoreRead: '<S768>/VeSR1N_b_BCM_FD_10_FD3_CRC_Failg'
         *  DataStoreRead: '<S768>/VeSR1N_b_BCM_FD_10_FD3_E2E_Faild'
         *  Logic: '<S773>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_10_FD3_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_10_FD3_E2E_Fail))
        {
            /* Switch: '<S773>/Switch5' incorporates:
             *  UnitDelay: '<S773>/Unit Delay'
             */
            rtb_Switch5_i5 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_eju;
        }
        else
        {
            /* Switch: '<S773>/Switch5' incorporates:
             *  DataStoreRead: '<S768>/DataStore_VeSR1N_b_DAY_LGT_MD'
             */
            rtb_Switch5_i5 = SR1B_BLUEN_ac_DW.VeSR1N_b_DAY_LGT_MD;
        }

        /* End of Switch: '<S773>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_DAY_LGT_MD' incorporates:
         *  DataTypeConversion: '<S768>/Data Type Conversion2'
         *  Switch: '<S773>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_DAY_LGT_MD_Value(((sint32)rtb_Switch5_i5) != 0);

        /* Switch: '<S770>/Switch5' incorporates:
         *  DataStoreRead: '<S768>/VeSR1N_b_ExternalTemperatureC_SNA_Faild'
         *  Logic: '<S770>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_ExternalTemperatureC_S))
        {
            /* Switch: '<S770>/Switch5' incorporates:
             *  UnitDelay: '<S770>/Unit Delay'
             */
            rtb_Switch5_mt = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cz;
        }
        else
        {
            /* Switch: '<S770>/Switch5' incorporates:
             *  DataStoreRead: '<S768>/DataStore_VeSR1N_T_ExternalTempC_FD3'
             */
            rtb_Switch5_mt = SR1B_BLUEN_ac_DW.VeSR1N_T_ExternalTempC_FD3;
        }

        /* End of Switch: '<S770>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_ExternalTempC_FD3' incorporates:
         *  DataTypeConversion: '<S768>/Data Type Conversion3'
         *  Switch: '<S770>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_ExternalTempC_FD3_Value((((float32)
            rtb_Switch5_mt) * 0.5F) - 85.0F);

        /* Outport: '<Root>/VeSR1B_y_ExternalTempC_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S768>/VeSR1N_b_BCM_FD_10_FD3_CRC_Faild'
         *  DataStoreRead: '<S768>/VeSR1N_b_BCM_FD_10_FD3_E2E_Faild'
         *  DataStoreRead: '<S768>/VeSR1N_b_BCM_FD_10_FD3_MC_Faild'
         *  DataStoreRead: '<S768>/VeSR1N_b_ExternalTemperatureC_SNA_Faild'
         *  Product: '<S770>/Product'
         *  Product: '<S770>/Product1'
         *  Product: '<S770>/Product2'
         *  Product: '<S770>/Product3'
         *  Product: '<S770>/Product4'
         *  Sum: '<S770>/Add'
         */
        (void)Rte_Write_VeSR1B_y_ExternalTempC_FD3_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_10_FD3_CRC_Fa_o ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_10_FD3_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_ExternalTemperatureC_S
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_10_FD3_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_CmdIgnSts_SigSts' incorporates:
         *  DataStoreRead: '<S768>/VeSR1N_b_BCM_FD_10_FD3_CRC_Faild'
         *  DataStoreRead: '<S768>/VeSR1N_b_BCM_FD_10_FD3_E2E_Faild'
         *  DataStoreRead: '<S768>/VeSR1N_b_BCM_FD_10_FD3_MC_Faild'
         *  DataStoreRead: '<S768>/VeSR1N_b_CmdIgnSts_SNA_Faild'
         *  Product: '<S771>/Product'
         *  Product: '<S771>/Product1'
         *  Product: '<S771>/Product2'
         *  Product: '<S771>/Product3'
         *  Product: '<S771>/Product4'
         *  Sum: '<S771>/Add'
         */
        (void)Rte_Write_VeSR1B_y_CmdIgnSts_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_10_FD3_CRC_Fa_o ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_10_FD3_MC_Faild
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_CmdIgnSts_SNA_Faild ? 1 : 0) *
                      8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_10_FD3_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_CompressorACReqSts_SigSts' incorporates:
         *  DataStoreRead: '<S768>/VeSR1N_b_BCM_FD_10_FD3_CRC_Faild'
         *  DataStoreRead: '<S768>/VeSR1N_b_BCM_FD_10_FD3_E2E_Faild'
         *  DataStoreRead: '<S768>/VeSR1N_b_BCM_FD_10_FD3_MC_Faild'
         *  Product: '<S772>/Product'
         *  Product: '<S772>/Product1'
         *  Product: '<S772>/Product2'
         *  Product: '<S772>/Product4'
         *  Sum: '<S772>/Add'
         */
        (void)Rte_Write_VeSR1B_y_CompressorACReqSts_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_10_FD3_CRC_Fa_o ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_10_FD3_MC_Faild ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_10_FD3_E2E_Fail ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_DAY_LGT_MD_SigSts' incorporates:
         *  DataStoreRead: '<S768>/VeSR1N_b_BCM_FD_10_FD3_CRC_Faild'
         *  DataStoreRead: '<S768>/VeSR1N_b_BCM_FD_10_FD3_E2E_Faild'
         *  DataStoreRead: '<S768>/VeSR1N_b_BCM_FD_10_FD3_MC_Faild'
         *  Product: '<S773>/Product'
         *  Product: '<S773>/Product1'
         *  Product: '<S773>/Product2'
         *  Product: '<S773>/Product4'
         *  Sum: '<S773>/Add'
         */
        (void)Rte_Write_VeSR1B_y_DAY_LGT_MD_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_10_FD3_CRC_Fa_o ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_10_FD3_MC_Faild
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_10_FD3_E2E_Fail ? 1 : 0)
                      * 16)))));

        /* Update for UnitDelay: '<S772>/Unit Delay' incorporates:
         *  Switch: '<S772>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oql = rtb_Switch5_d;

        /* Update for UnitDelay: '<S771>/Unit Delay' incorporates:
         *  Switch: '<S771>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ka = rtb_Switch5_ek;

        /* Update for UnitDelay: '<S773>/Unit Delay' incorporates:
         *  Switch: '<S773>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_eju = rtb_Switch5_i5;

        /* Update for UnitDelay: '<S770>/Unit Delay' incorporates:
         *  Switch: '<S770>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cz = rtb_Switch5_mt;
    }

    /* End of Logic: '<S749>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S749>/BCM_FD_10_FD3_Time' */

    /* Merge: '<S20>/SR1N_b_BCM_FD_10_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S749>/VeSR1N_b_BCM_FD_10_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_10_FD3_Time_VeSR1N_b_BCM_FD_10_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_b);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BCM_FD_10_FD3_Pkt' */
}

/* Model step function for TID23 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BCM_FD_11_FD3_Time(void)
                                   /* Explicit Task: TESR1B_BCM_FD_11_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_BCM_FD_11_FD3_NewE;
    uint8 rtb_Switch5_htk;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BCM_FD_11_FD3_Pkt' incorporates:
     *  SubSystem: '<S21>/BCM_FD_11_FD3_Time'
     */
    /* SignalConversion generated from: '<S776>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S21>/SR1N_b_BCM_FD_11_FD3_NewEvent_merge'
     */
    rtb_VeSR1N_b_BCM_FD_11_FD3_NewE =
        Rte_IrvRead_SR1B_BCM_FD_11_FD3_Time_VeSR1N_b_BCM_FD_11_FD3_NewEvent_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S776>/BCM_FD_11_FD3_Time' incorporates:
     *  EnablePort: '<S795>/Enable'
     */
    /* Logic: '<S776>/Logical Operator1' incorporates:
     *  Constant: '<S796>/Calib'
     */
    if (rtb_VeSR1N_b_BCM_FD_11_FD3_NewE && (KeSR1B_b_BCM_FD_11_FD3_Enbl))
    {
        /* Gain: '<S795>/Gain2' incorporates:
         *  Constant: '<S795>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_hs = false;

        /* Switch: '<S797>/Switch5' incorporates:
         *  DataStoreRead: '<S795>/VeSR1N_b_BCM_FD_11_FD3_CRC_Failg'
         *  DataStoreRead: '<S795>/VeSR1N_b_BCM_FD_11_FD3_E2E_Faild'
         *  Logic: '<S797>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_11_FD3_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_11_FD3_E2E_Fail))
        {
            /* Switch: '<S797>/Switch5' incorporates:
             *  UnitDelay: '<S797>/Unit Delay'
             */
            rtb_Switch5_htk = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_g1a;
        }
        else
        {
            /* Switch: '<S797>/Switch5' incorporates:
             *  DataStoreRead: '<S795>/VeSR1N_b_PN14_LS_Actv'
             */
            rtb_Switch5_htk = SR1B_BLUEN_ac_DW.VeSR1N_b_PN14_LS_Actv;
        }

        /* End of Switch: '<S797>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PN14_LS_Actv' incorporates:
         *  DataTypeConversion: '<S795>/Data Type Conversion1'
         *  Switch: '<S797>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PN14_LS_Actv_Value(((sint32)rtb_Switch5_htk) !=
            0);

        /* Outport: '<Root>/VeSR1B_y_PN14_LS_Actv_SigSts' incorporates:
         *  DataStoreRead: '<S795>/VeSR1N_b_BCM_FD_11_FD3_CRC_Faild'
         *  DataStoreRead: '<S795>/VeSR1N_b_BCM_FD_11_FD3_E2E_Faild'
         *  DataStoreRead: '<S795>/VeSR1N_b_BCM_FD_11_FD3_MC_Faild'
         *  Merge: '<S21>/SR1N_b_BCM_FD_11_FD3_MM_Faild_merge'
         *  Product: '<S797>/Product'
         *  Product: '<S797>/Product1'
         *  Product: '<S797>/Product2'
         *  Product: '<S797>/Product4'
         *  SignalConversion generated from: '<S776>/VeSR1N_b_MsgName_MM_Faild_read'
         *  Sum: '<S797>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PN14_LS_Actv_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_11_FD3_CRC_Fa_j ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_11_FD3_MC_Faild
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((Rte_IrvRead_SR1B_BCM_FD_11_FD3_Time_VeSR1N_b_BCM_FD_11_FD3_MM_Faild_write_IRV
              () ? 1 : 0) * 4)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_11_FD3_E2E_Fail ? 1 : 0) * 16)))));

        /* Update for UnitDelay: '<S797>/Unit Delay' incorporates:
         *  Switch: '<S797>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_g1a = rtb_Switch5_htk;
    }

    /* End of Logic: '<S776>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S776>/BCM_FD_11_FD3_Time' */

    /* Merge: '<S21>/SR1N_b_BCM_FD_11_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S776>/VeSR1N_b_BCM_FD_11_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_11_FD3_Time_VeSR1N_b_BCM_FD_11_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_hs);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BCM_FD_11_FD3_Pkt' */
}

/* Model step function for TID24 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BCM_FD_12_FD3_Time(void)
                                   /* Explicit Task: TESR1B_BCM_FD_12_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_BCM_FD_12_FD3_NewE;
    uint8 rtb_Switch5_hmc;
    uint8 rtb_Switch5_i2;
    boolean rtb_TmpSignalConversionAtVeSR_i;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BCM_FD_12_FD3_Pkt' incorporates:
     *  SubSystem: '<S22>/BCM_FD_12_FD3_Time'
     */
    /* SignalConversion generated from: '<S800>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S22>/SR1N_b_BCM_FD_12_FD3_NewEvent_merge'
     */
    rtb_VeSR1N_b_BCM_FD_12_FD3_NewE =
        Rte_IrvRead_SR1B_BCM_FD_12_FD3_Time_VeSR1N_b_BCM_FD_12_FD3_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S800>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S22>/SR1N_b_BCM_FD_12_FD3_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_i =
        Rte_IrvRead_SR1B_BCM_FD_12_FD3_Time_VeSR1N_b_BCM_FD_12_FD3_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S800>/BCM_FD_12_FD3_Time' incorporates:
     *  EnablePort: '<S819>/Enable'
     */
    /* Logic: '<S800>/Logical Operator1' incorporates:
     *  Constant: '<S820>/Calib'
     */
    if (rtb_VeSR1N_b_BCM_FD_12_FD3_NewE && (KeSR1B_b_BCM_FD_12_FD3_Enbl))
    {
        /* Gain: '<S819>/Gain2' incorporates:
         *  Constant: '<S819>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_g5 = false;

        /* Logic: '<S821>/Logical Operator' incorporates:
         *  DataStoreRead: '<S819>/VeSR1N_b_BCM_FD_12_FD3_CRC_Failg'
         *  DataStoreRead: '<S819>/VeSR1N_b_BCM_FD_12_FD3_E2E_Faild'
         *  Logic: '<S822>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_12_FD3_CRC_Fail) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_12_FD3_E2E_Fail));

        /* Switch: '<S821>/Switch5' incorporates:
         *  DataStoreRead: '<S819>/VeSR1N_b_TerrainSwStat_SNA_Faild'
         *  Logic: '<S821>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_TerrainSwStat_SNA_Fail))
        {
            /* Switch: '<S821>/Switch5' incorporates:
             *  UnitDelay: '<S821>/Unit Delay'
             */
            rtb_Switch5_i2 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mic;
        }
        else
        {
            /* Switch: '<S821>/Switch5' incorporates:
             *  DataStoreRead: '<S819>/DataStore_VeSR1N_y_TerrainSwStat'
             */
            rtb_Switch5_i2 = SR1B_BLUEN_ac_DW.VeSR1N_y_TerrainSwStat;
        }

        /* End of Switch: '<S821>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_TerrainSwStat' incorporates:
         *  DataTypeConversion: '<S819>/Data Type Conversion'
         *  Switch: '<S821>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_TerrainSwStat_Value(rtb_Switch5_i2);

        /* Switch: '<S822>/Switch5' incorporates:
         *  DataStoreRead: '<S819>/VeSR1N_b_PreCondCabinSts_SNA_Faild'
         *  Logic: '<S822>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PreCondCabinSts_SNA_Fa))
        {
            /* Switch: '<S822>/Switch5' incorporates:
             *  UnitDelay: '<S822>/Unit Delay'
             */
            rtb_Switch5_hmc = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_aeb;
        }
        else
        {
            /* Switch: '<S822>/Switch5' incorporates:
             *  DataStoreRead: '<S819>/VeSR1N_y_PreCondCabinSts'
             */
            rtb_Switch5_hmc = SR1B_BLUEN_ac_DW.VeSR1N_y_PreCondCabinSts;
        }

        /* End of Switch: '<S822>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PreCondCabinSts' incorporates:
         *  DataTypeConversion: '<S819>/Data Type Conversion1'
         *  Switch: '<S822>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PreCondCabinSts_Value(rtb_Switch5_hmc);

        /* Outport: '<Root>/VeSR1B_y_TerrainSwStat_SigSts' incorporates:
         *  DataStoreRead: '<S819>/VeSR1N_b_BCM_FD_12_FD3_CRC_Faild'
         *  DataStoreRead: '<S819>/VeSR1N_b_BCM_FD_12_FD3_E2E_Faild'
         *  DataStoreRead: '<S819>/VeSR1N_b_BCM_FD_12_FD3_MC_Faild'
         *  DataStoreRead: '<S819>/VeSR1N_b_TerrainSwStat_SNA_Faild'
         *  Product: '<S821>/Product'
         *  Product: '<S821>/Product1'
         *  Product: '<S821>/Product2'
         *  Product: '<S821>/Product3'
         *  Product: '<S821>/Product4'
         *  Sum: '<S821>/Add'
         */
        (void)Rte_Write_VeSR1B_y_TerrainSwStat_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_12_FD3_CRC_Fa_b ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_12_FD3_MC_Faild
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_TerrainSwStat_SNA_Fail ? 1 : 0)
                      * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_12_FD3_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PreCondCabinSts_SigSts' incorporates:
         *  DataStoreRead: '<S819>/VeSR1N_b_BCM_FD_12_FD3_CRC_Faild'
         *  DataStoreRead: '<S819>/VeSR1N_b_BCM_FD_12_FD3_E2E_Faild'
         *  DataStoreRead: '<S819>/VeSR1N_b_BCM_FD_12_FD3_MC_Faild'
         *  DataStoreRead: '<S819>/VeSR1N_b_PreCondCabinSts_SNA_Faild'
         *  Product: '<S822>/Product'
         *  Product: '<S822>/Product1'
         *  Product: '<S822>/Product2'
         *  Product: '<S822>/Product3'
         *  Product: '<S822>/Product4'
         *  Sum: '<S822>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PreCondCabinSts_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_12_FD3_CRC_Fa_b ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_12_FD3_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_PreCondCabinSts_SNA_Fa
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_12_FD3_E2E_Fail ? 1 : 0) * 16)))));

        /* Update for UnitDelay: '<S821>/Unit Delay' incorporates:
         *  Switch: '<S821>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mic = rtb_Switch5_i2;

        /* Update for UnitDelay: '<S822>/Unit Delay' incorporates:
         *  Switch: '<S822>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_aeb = rtb_Switch5_hmc;
    }

    /* End of Logic: '<S800>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S800>/BCM_FD_12_FD3_Time' */

    /* Merge: '<S22>/SR1N_b_BCM_FD_12_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S800>/VeSR1N_b_BCM_FD_12_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_12_FD3_Time_VeSR1N_b_BCM_FD_12_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_g5);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BCM_FD_12_FD3_Pkt' */
}

/* Model step function for TID25 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BCM_FD_13_FD3_Time(void)
                                   /* Explicit Task: TESR1B_BCM_FD_13_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_BCM_FD_13_FD3_NewE;
    uint8 rtb_Switch5_anf;
    uint8 rtb_Switch5_bg;
    uint8 rtb_Switch5_d4;
    uint8 rtb_Switch5_e2g;
    uint8 rtb_Switch5_fpf;
    uint8 rtb_Switch5_g1h;
    uint8 rtb_Switch5_h;
    uint8 rtb_Switch5_jje;
    uint8 rtb_Switch5_pfy;
    boolean rtb_TmpSignalConversionAtVeSR_b;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BCM_FD_13_FD3_Pkt' incorporates:
     *  SubSystem: '<S23>/BCM_FD_13_FD3_Time'
     */
    /* SignalConversion generated from: '<S825>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S23>/SR1N_b_BCM_FD_13_FD3_NewEvent_merge'
     */
    rtb_VeSR1N_b_BCM_FD_13_FD3_NewE =
        Rte_IrvRead_SR1B_BCM_FD_13_FD3_Time_VeSR1N_b_BCM_FD_13_FD3_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S825>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S23>/SR1N_b_BCM_FD_13_FD3_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_b =
        Rte_IrvRead_SR1B_BCM_FD_13_FD3_Time_VeSR1N_b_BCM_FD_13_FD3_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S825>/BCM_FD_13_FD3_Time' incorporates:
     *  EnablePort: '<S844>/Enable'
     */
    /* Logic: '<S825>/Logical Operator1' incorporates:
     *  Constant: '<S845>/Calib'
     */
    if (rtb_VeSR1N_b_BCM_FD_13_FD3_NewE && (KeSR1B_b_BCM_FD_13_FD3_Enbl))
    {
        /* Gain: '<S844>/Gain2' incorporates:
         *  Constant: '<S844>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_l1 = false;

        /* Switch: '<S847>/Switch5' incorporates:
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_CRC_Failg'
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_E2E_Faild'
         *  Logic: '<S847>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_E2E_Fail))
        {
            /* Switch: '<S847>/Switch5' incorporates:
             *  UnitDelay: '<S847>/Unit Delay'
             */
            rtb_Switch5_e2g = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_i1y;
        }
        else
        {
            /* Switch: '<S847>/Switch5' incorporates:
             *  DataStoreRead: '<S844>/DataStore_VeSR1N_b_AcceleratorSts'
             */
            rtb_Switch5_e2g = SR1B_BLUEN_ac_DW.VeSR1N_b_AcceleratorSts;
        }

        /* End of Switch: '<S847>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_AcceleratorSts' incorporates:
         *  DataTypeConversion: '<S844>/Data Type Conversion'
         *  Switch: '<S847>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_AcceleratorSts_Value(((sint32)rtb_Switch5_e2g)
            != 0);

        /* Switch: '<S846>/Switch5' incorporates:
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_CRC_Failg'
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_E2E_Faild'
         *  Logic: '<S846>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_E2E_Fail))
        {
            /* Switch: '<S846>/Switch5' incorporates:
             *  UnitDelay: '<S846>/Unit Delay'
             */
            rtb_Switch5_anf = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ft3;
        }
        else
        {
            /* Switch: '<S846>/Switch5' incorporates:
             *  DataStoreRead: '<S844>/VeSR1N_b_ACC_On'
             */
            rtb_Switch5_anf = SR1B_BLUEN_ac_DW.VeSR1N_b_ACC_On;
        }

        /* End of Switch: '<S846>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_ACC_On' incorporates:
         *  DataTypeConversion: '<S844>/Data Type Conversion1'
         *  Switch: '<S846>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_ACC_On_Value(((sint32)rtb_Switch5_anf) != 0);

        /* Switch: '<S848>/Switch5' incorporates:
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_CRC_Failg'
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_E2E_Faild'
         *  Logic: '<S848>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_E2E_Fail))
        {
            /* Switch: '<S848>/Switch5' incorporates:
             *  UnitDelay: '<S848>/Unit Delay'
             */
            rtb_Switch5_bg = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fb;
        }
        else
        {
            /* Switch: '<S848>/Switch5' incorporates:
             *  DataStoreRead: '<S844>/DataStore_VeSR1N_b_CruiseControlFailSts'
             */
            rtb_Switch5_bg = SR1B_BLUEN_ac_DW.VeSR1N_b_CruiseControlFailSts;
        }

        /* End of Switch: '<S848>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_CruiseControlFailSts' incorporates:
         *  DataTypeConversion: '<S844>/Data Type Conversion2'
         *  Switch: '<S848>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_CruiseControlFailSts_Value(((sint32)
            rtb_Switch5_bg) != 0);

        /* Switch: '<S849>/Switch5' incorporates:
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_CRC_Failg'
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_E2E_Faild'
         *  Logic: '<S849>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_E2E_Fail))
        {
            /* Switch: '<S849>/Switch5' incorporates:
             *  UnitDelay: '<S849>/Unit Delay'
             */
            rtb_Switch5_jje = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_a3;
        }
        else
        {
            /* Switch: '<S849>/Switch5' incorporates:
             *  DataStoreRead: '<S844>/DataStore_VeSR1N_b_CruiseControlOnOffSts'
             */
            rtb_Switch5_jje = SR1B_BLUEN_ac_DW.VeSR1N_b_CruiseControlOnOffSts;
        }

        /* End of Switch: '<S849>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_CruiseControlOnOffSts' incorporates:
         *  DataTypeConversion: '<S844>/Data Type Conversion3'
         *  Switch: '<S849>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_CruiseControlOnOffSts_Value(((sint32)
            rtb_Switch5_jje) != 0);

        /* Switch: '<S850>/Switch5' incorporates:
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_CRC_Failg'
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_E2E_Faild'
         *  Logic: '<S850>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_E2E_Fail))
        {
            /* Switch: '<S850>/Switch5' incorporates:
             *  UnitDelay: '<S850>/Unit Delay'
             */
            rtb_Switch5_pfy = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_o5t;
        }
        else
        {
            /* Switch: '<S850>/Switch5' incorporates:
             *  DataStoreRead: '<S844>/DataStore_VeSR1N_b_CrusCnclSwitch'
             */
            rtb_Switch5_pfy = SR1B_BLUEN_ac_DW.VeSR1N_b_CrusCnclSwitch;
        }

        /* End of Switch: '<S850>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_CrusCnclSwitch' incorporates:
         *  DataTypeConversion: '<S844>/Data Type Conversion4'
         *  Switch: '<S850>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_CrusCnclSwitch_Value(((sint32)rtb_Switch5_pfy)
            != 0);

        /* Switch: '<S851>/Switch5' incorporates:
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_CRC_Failg'
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_E2E_Faild'
         *  Logic: '<S851>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_E2E_Fail))
        {
            /* Switch: '<S851>/Switch5' incorporates:
             *  UnitDelay: '<S851>/Unit Delay'
             */
            rtb_Switch5_d4 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mqw;
        }
        else
        {
            /* Switch: '<S851>/Switch5' incorporates:
             *  DataStoreRead: '<S844>/DataStore_VeSR1N_b_DeceleratorSts'
             */
            rtb_Switch5_d4 = SR1B_BLUEN_ac_DW.VeSR1N_b_DeceleratorSts;
        }

        /* End of Switch: '<S851>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_DeceleratorSts' incorporates:
         *  DataTypeConversion: '<S844>/Data Type Conversion5'
         *  Switch: '<S851>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_DeceleratorSts_Value(((sint32)rtb_Switch5_d4)
            != 0);

        /* Switch: '<S852>/Switch5' incorporates:
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_CRC_Failg'
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_E2E_Faild'
         *  Logic: '<S852>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_E2E_Fail))
        {
            /* Switch: '<S852>/Switch5' incorporates:
             *  UnitDelay: '<S852>/Unit Delay'
             */
            rtb_Switch5_fpf = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jsm;
        }
        else
        {
            /* Switch: '<S852>/Switch5' incorporates:
             *  DataStoreRead: '<S844>/DataStore_VeSR1N_y_MC_CSWC_1'
             */
            rtb_Switch5_fpf = SR1B_BLUEN_ac_DW.VeSR1N_y_MC_CSWC_1;
        }

        /* End of Switch: '<S852>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MC_CSWC_1' incorporates:
         *  DataTypeConversion: '<S844>/Data Type Conversion6'
         *  Switch: '<S852>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MC_CSWC_1_Value(rtb_Switch5_fpf);

        /* Switch: '<S853>/Switch5' incorporates:
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_CRC_Failg'
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_E2E_Faild'
         *  Logic: '<S853>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_E2E_Fail))
        {
            /* Switch: '<S853>/Switch5' incorporates:
             *  UnitDelay: '<S853>/Unit Delay'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ct;
        }
        else
        {
            /* Switch: '<S853>/Switch5' incorporates:
             *  DataStoreRead: '<S844>/DataStore_VeSR1N_b_ResumeSwitch'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.VeSR1N_b_ResumeSwitch;
        }

        /* End of Switch: '<S853>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_ResumeSwitch' incorporates:
         *  DataTypeConversion: '<S844>/Data Type Conversion7'
         *  Switch: '<S853>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_ResumeSwitch_Value(((sint32)rtb_Switch5_h) != 0);

        /* Switch: '<S854>/Switch5' incorporates:
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_CRC_Failg'
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_E2E_Faild'
         *  Logic: '<S854>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_E2E_Fail))
        {
            /* Switch: '<S854>/Switch5' incorporates:
             *  UnitDelay: '<S854>/Unit Delay'
             */
            rtb_Switch5_g1h = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_h1l;
        }
        else
        {
            /* Switch: '<S854>/Switch5' incorporates:
             *  DataStoreRead: '<S844>/DataStore_VeSR1N_b_SpeedLimiterOnOffSts'
             */
            rtb_Switch5_g1h = SR1B_BLUEN_ac_DW.VeSR1N_b_SpeedLimiterOnOffSts;
        }

        /* End of Switch: '<S854>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_SpeedLimiterOnOffSts' incorporates:
         *  DataTypeConversion: '<S844>/Data Type Conversion8'
         *  Switch: '<S854>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_SpeedLimiterOnOffSts_Value(((sint32)
            rtb_Switch5_g1h) != 0);

        /* Outport: '<Root>/VeSR1B_y_ACC_On_SigSts' incorporates:
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_CRC_Faild'
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_E2E_Faild'
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_MC_Faild'
         *  Product: '<S846>/Product'
         *  Product: '<S846>/Product1'
         *  Product: '<S846>/Product2'
         *  Product: '<S846>/Product4'
         *  Sum: '<S846>/Add'
         */
        (void)Rte_Write_VeSR1B_y_ACC_On_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_CRC_Fa_c ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_MC_Faild
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_E2E_Fail ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_AcceleratorSts_SigSts' incorporates:
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_CRC_Faild'
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_E2E_Faild'
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_MC_Faild'
         *  Product: '<S847>/Product'
         *  Product: '<S847>/Product1'
         *  Product: '<S847>/Product2'
         *  Product: '<S847>/Product4'
         *  Sum: '<S847>/Add'
         */
        (void)Rte_Write_VeSR1B_y_AcceleratorSts_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_CRC_Fa_c ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_MC_Faild
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_E2E_Fail ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_CruiseControlFailSts_SigSts' incorporates:
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_CRC_Faild'
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_E2E_Faild'
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_MC_Faild'
         *  Product: '<S848>/Product'
         *  Product: '<S848>/Product1'
         *  Product: '<S848>/Product2'
         *  Product: '<S848>/Product4'
         *  Sum: '<S848>/Add'
         */
        (void)Rte_Write_VeSR1B_y_CruiseControlFailSts_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_CRC_Fa_c ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_MC_Faild ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_E2E_Fail ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_CruiseControlOnOffSts_SigSts' incorporates:
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_CRC_Faild'
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_E2E_Faild'
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_MC_Faild'
         *  Product: '<S849>/Product'
         *  Product: '<S849>/Product1'
         *  Product: '<S849>/Product2'
         *  Product: '<S849>/Product4'
         *  Sum: '<S849>/Add'
         */
        (void)Rte_Write_VeSR1B_y_CruiseControlOnOffSts_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_CRC_Fa_c ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_MC_Faild ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_E2E_Fail ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_CrusCnclSwitch_SigSts' incorporates:
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_CRC_Faild'
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_E2E_Faild'
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_MC_Faild'
         *  Product: '<S850>/Product'
         *  Product: '<S850>/Product1'
         *  Product: '<S850>/Product2'
         *  Product: '<S850>/Product4'
         *  Sum: '<S850>/Add'
         */
        (void)Rte_Write_VeSR1B_y_CrusCnclSwitch_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_CRC_Fa_c ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_MC_Faild
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_E2E_Fail ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_DeceleratorSts_SigSts' incorporates:
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_CRC_Faild'
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_E2E_Faild'
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_MC_Faild'
         *  Product: '<S851>/Product'
         *  Product: '<S851>/Product1'
         *  Product: '<S851>/Product2'
         *  Product: '<S851>/Product4'
         *  Sum: '<S851>/Add'
         */
        (void)Rte_Write_VeSR1B_y_DeceleratorSts_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_CRC_Fa_c ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_MC_Faild
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_E2E_Fail ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MC_CSWC_1_SigSts' incorporates:
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_CRC_Faild'
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_E2E_Faild'
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_MC_Faild'
         *  Product: '<S852>/Product'
         *  Product: '<S852>/Product1'
         *  Product: '<S852>/Product2'
         *  Product: '<S852>/Product4'
         *  Sum: '<S852>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MC_CSWC_1_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_CRC_Fa_c ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_MC_Faild
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_E2E_Fail ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_ResumeSwitch_SigSts' incorporates:
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_CRC_Faild'
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_E2E_Faild'
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_MC_Faild'
         *  Product: '<S853>/Product'
         *  Product: '<S853>/Product1'
         *  Product: '<S853>/Product2'
         *  Product: '<S853>/Product4'
         *  Sum: '<S853>/Add'
         */
        (void)Rte_Write_VeSR1B_y_ResumeSwitch_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_CRC_Fa_c ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_MC_Faild
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_E2E_Fail ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_SpeedLimiterOnOffSts_SigSts' incorporates:
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_CRC_Faild'
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_E2E_Faild'
         *  DataStoreRead: '<S844>/VeSR1N_b_BCM_FD_13_FD3_MC_Faild'
         *  Product: '<S854>/Product'
         *  Product: '<S854>/Product1'
         *  Product: '<S854>/Product2'
         *  Product: '<S854>/Product4'
         *  Sum: '<S854>/Add'
         */
        (void)Rte_Write_VeSR1B_y_SpeedLimiterOnOffSts_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_CRC_Fa_c ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_MC_Faild ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_E2E_Fail ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S847>/Unit Delay' incorporates:
         *  Switch: '<S847>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_i1y = rtb_Switch5_e2g;

        /* Update for UnitDelay: '<S846>/Unit Delay' incorporates:
         *  Switch: '<S846>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ft3 = rtb_Switch5_anf;

        /* Update for UnitDelay: '<S848>/Unit Delay' incorporates:
         *  Switch: '<S848>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fb = rtb_Switch5_bg;

        /* Update for UnitDelay: '<S849>/Unit Delay' incorporates:
         *  Switch: '<S849>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_a3 = rtb_Switch5_jje;

        /* Update for UnitDelay: '<S850>/Unit Delay' incorporates:
         *  Switch: '<S850>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_o5t = rtb_Switch5_pfy;

        /* Update for UnitDelay: '<S851>/Unit Delay' incorporates:
         *  Switch: '<S851>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mqw = rtb_Switch5_d4;

        /* Update for UnitDelay: '<S852>/Unit Delay' incorporates:
         *  Switch: '<S852>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jsm = rtb_Switch5_fpf;

        /* Update for UnitDelay: '<S853>/Unit Delay' incorporates:
         *  Switch: '<S853>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ct = rtb_Switch5_h;

        /* Update for UnitDelay: '<S854>/Unit Delay' incorporates:
         *  Switch: '<S854>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_h1l = rtb_Switch5_g1h;
    }

    /* End of Logic: '<S825>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S825>/BCM_FD_13_FD3_Time' */

    /* Merge: '<S23>/SR1N_b_BCM_FD_13_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S825>/VeSR1N_b_BCM_FD_13_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_13_FD3_Time_VeSR1N_b_BCM_FD_13_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_l1);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BCM_FD_13_FD3_Pkt' */
}

/* Model step function for TID26 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BCM_FD_18_FD3_Time(void)
                                   /* Explicit Task: TESR1B_BCM_FD_18_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_BCM_FD_18_FD3_NewE;
    uint8 rtb_Switch5_ap;
    uint8 rtb_Switch5_dsc;
    uint8 rtb_Switch5_h;
    boolean rtb_TmpSignalConversionAtVeSR_f;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BCM_FD_18_FD3_Pkt' incorporates:
     *  SubSystem: '<S24>/BCM_FD_18_FD3_Time'
     */
    /* SignalConversion generated from: '<S857>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S24>/SR1N_b_BCM_FD_18_FD3_NewEvent_merge'
     */
    rtb_VeSR1N_b_BCM_FD_18_FD3_NewE =
        Rte_IrvRead_SR1B_BCM_FD_18_FD3_Time_VeSR1N_b_BCM_FD_18_FD3_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S857>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S24>/SR1N_b_BCM_FD_18_FD3_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_f =
        Rte_IrvRead_SR1B_BCM_FD_18_FD3_Time_VeSR1N_b_BCM_FD_18_FD3_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S857>/BCM_FD_18_FD3_Time' incorporates:
     *  EnablePort: '<S876>/Enable'
     */
    /* Logic: '<S857>/Logical Operator1' incorporates:
     *  Constant: '<S877>/Calib'
     */
    if (rtb_VeSR1N_b_BCM_FD_18_FD3_NewE && (KeSR1B_b_BCM_FD_18_FD3_Enbl))
    {
        /* Gain: '<S876>/Gain2' incorporates:
         *  Constant: '<S876>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_mh = false;

        /* Switch: '<S878>/Switch5' incorporates:
         *  DataStoreRead: '<S876>/VeSR1N_b_BCM_FD_18_FD3_CRC_Failg'
         *  DataStoreRead: '<S876>/VeSR1N_b_BCM_FD_18_FD3_E2E_Faild'
         *  DataStoreRead: '<S876>/VeSR1N_b_Braking_Mode_Req_SNA_Faild'
         *  Logic: '<S878>/Logical Operator'
         */
        if (((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_18_FD3_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_18_FD3_E2E_Fail)) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_Braking_Mode_Req_SNA_F))
        {
            /* Switch: '<S878>/Switch5' incorporates:
             *  UnitDelay: '<S878>/Unit Delay'
             */
            rtb_Switch5_ap = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f2d;
        }
        else
        {
            /* Switch: '<S878>/Switch5' incorporates:
             *  DataStoreRead: '<S876>/DataStore_VeSR1N_y_Braking_Mode_Req'
             */
            rtb_Switch5_ap = SR1B_BLUEN_ac_DW.VeSR1N_y_Braking_Mode_Req;
        }

        /* End of Switch: '<S878>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_Braking_Mode_Req' incorporates:
         *  DataTypeConversion: '<S876>/Data Type Conversion'
         *  Switch: '<S878>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_Braking_Mode_Req_Value(rtb_Switch5_ap);

        /* Switch: '<S879>/Switch5' incorporates:
         *  DataStoreRead: '<S876>/VeSR1N_b_BCM_FD_18_FD3_CRC_Failg'
         *  DataStoreRead: '<S876>/VeSR1N_b_BCM_FD_18_FD3_E2E_Faild'
         *  Logic: '<S879>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_18_FD3_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_18_FD3_E2E_Fail))
        {
            /* Switch: '<S879>/Switch5' incorporates:
             *  UnitDelay: '<S879>/Unit Delay'
             */
            rtb_Switch5_dsc = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_phk;
        }
        else
        {
            /* Switch: '<S879>/Switch5' incorporates:
             *  DataStoreRead: '<S876>/VeSR1N_U_BonnetAjarRawValSts_8'
             */
            rtb_Switch5_dsc = SR1B_BLUEN_ac_DW.VeSR1N_U_BonnetAjarRawValSts_8;
        }

        /* End of Switch: '<S879>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_BonnetAjarRawValSts_8' incorporates:
         *  DataTypeConversion: '<S876>/Data Type Conversion1'
         *  Switch: '<S879>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_BonnetAjarRawValSts_8_Value(((float32)
            rtb_Switch5_dsc) * 0.0196078F);

        /* Switch: '<S880>/Switch5' incorporates:
         *  DataStoreRead: '<S876>/VeSR1N_b_BCM_FD_18_FD3_CRC_Failg'
         *  DataStoreRead: '<S876>/VeSR1N_b_BCM_FD_18_FD3_E2E_Faild'
         *  Logic: '<S880>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_18_FD3_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_18_FD3_E2E_Fail))
        {
            /* Switch: '<S880>/Switch5' incorporates:
             *  UnitDelay: '<S880>/Unit Delay'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ei;
        }
        else
        {
            /* Switch: '<S880>/Switch5' incorporates:
             *  DataStoreRead: '<S876>/DataStore_VeSR1N_b_DRV_DR_UNLOCKING'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.VeSR1N_b_DRV_DR_UNLOCKING;
        }

        /* End of Switch: '<S880>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_DRV_DR_UNLOCKING' incorporates:
         *  DataTypeConversion: '<S876>/Data Type Conversion2'
         *  Switch: '<S880>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_DRV_DR_UNLOCKING_Value(((sint32)rtb_Switch5_h)
            != 0);

        /* Outport: '<Root>/VeSR1B_y_Braking_Mode_Req_SigSts' incorporates:
         *  DataStoreRead: '<S876>/VeSR1N_b_BCM_FD_18_FD3_CRC_Faild'
         *  DataStoreRead: '<S876>/VeSR1N_b_BCM_FD_18_FD3_E2E_Faild'
         *  DataStoreRead: '<S876>/VeSR1N_b_BCM_FD_18_FD3_MC_Faild'
         *  DataStoreRead: '<S876>/VeSR1N_b_Braking_Mode_Req_SNA_Faild'
         *  Product: '<S878>/Product'
         *  Product: '<S878>/Product1'
         *  Product: '<S878>/Product2'
         *  Product: '<S878>/Product3'
         *  Product: '<S878>/Product4'
         *  Sum: '<S878>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Braking_Mode_Req_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_18_FD3_CRC_Fa_m ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_18_FD3_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_f ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_Braking_Mode_Req_SNA_F
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_18_FD3_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BonnetAjarRawValSts_8_SigSts' incorporates:
         *  DataStoreRead: '<S876>/VeSR1N_b_BCM_FD_18_FD3_CRC_Faild'
         *  DataStoreRead: '<S876>/VeSR1N_b_BCM_FD_18_FD3_E2E_Faild'
         *  DataStoreRead: '<S876>/VeSR1N_b_BCM_FD_18_FD3_MC_Faild'
         *  Product: '<S879>/Product'
         *  Product: '<S879>/Product1'
         *  Product: '<S879>/Product2'
         *  Product: '<S879>/Product4'
         *  Sum: '<S879>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BonnetAjarRawValSts_8_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_18_FD3_CRC_Fa_m ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_18_FD3_MC_Faild ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_f ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_18_FD3_E2E_Fail ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_DRV_DR_UNLOCKING_SigSts' incorporates:
         *  DataStoreRead: '<S876>/VeSR1N_b_BCM_FD_18_FD3_CRC_Faild'
         *  DataStoreRead: '<S876>/VeSR1N_b_BCM_FD_18_FD3_E2E_Faild'
         *  DataStoreRead: '<S876>/VeSR1N_b_BCM_FD_18_FD3_MC_Faild'
         *  Product: '<S880>/Product'
         *  Product: '<S880>/Product1'
         *  Product: '<S880>/Product2'
         *  Product: '<S880>/Product4'
         *  Sum: '<S880>/Add'
         */
        (void)Rte_Write_VeSR1B_y_DRV_DR_UNLOCKING_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_18_FD3_CRC_Fa_m ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_18_FD3_MC_Faild ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_f ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_18_FD3_E2E_Fail ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S878>/Unit Delay' incorporates:
         *  Switch: '<S878>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f2d = rtb_Switch5_ap;

        /* Update for UnitDelay: '<S879>/Unit Delay' incorporates:
         *  Switch: '<S879>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_phk = rtb_Switch5_dsc;

        /* Update for UnitDelay: '<S880>/Unit Delay' incorporates:
         *  Switch: '<S880>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ei = rtb_Switch5_h;
    }

    /* End of Logic: '<S857>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S857>/BCM_FD_18_FD3_Time' */

    /* Merge: '<S24>/SR1N_b_BCM_FD_18_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S857>/VeSR1N_b_BCM_FD_18_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_18_FD3_Time_VeSR1N_b_BCM_FD_18_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_mh);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BCM_FD_18_FD3_Pkt' */
}

/* Model step function for TID27 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BCM_FD_26_FD3_Time(void)
                                   /* Explicit Task: TESR1B_BCM_FD_26_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_BCM_FD_26_FD3_NewE;
    uint16 rtb_Switch5_mo2;
    uint8 rtb_Switch5_cy;
    uint8 rtb_Switch5_dw;
    uint8 rtb_Switch5_dx;
    uint8 rtb_Switch5_emt;
    uint8 rtb_Switch5_ey;
    uint8 rtb_Switch5_jcf;
    uint8 rtb_Switch5_jwr;
    uint8 rtb_Switch5_k1j;
    uint8 rtb_Switch5_neg;
    boolean rtb_TmpSignalConversionAtVeSR_e;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BCM_FD_26_FD3_Pkt' incorporates:
     *  SubSystem: '<S25>/BCM_FD_26_FD3_Time'
     */
    /* SignalConversion generated from: '<S883>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S25>/SR1N_b_BCM_FD_26_FD3_NewEvent_merge'
     */
    rtb_VeSR1N_b_BCM_FD_26_FD3_NewE =
        Rte_IrvRead_SR1B_BCM_FD_26_FD3_Time_VeSR1N_b_BCM_FD_26_FD3_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S883>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S25>/SR1N_b_BCM_FD_26_FD3_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_e =
        Rte_IrvRead_SR1B_BCM_FD_26_FD3_Time_VeSR1N_b_BCM_FD_26_FD3_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S883>/BCM_FD_26_FD3_Time' incorporates:
     *  EnablePort: '<S902>/Enable'
     */
    /* Logic: '<S883>/Logical Operator1' incorporates:
     *  Constant: '<S903>/Calib'
     */
    if (rtb_VeSR1N_b_BCM_FD_26_FD3_NewE && (KeSR1B_b_BCM_FD_26_FD3_Enbl))
    {
        /* Gain: '<S902>/Gain2' incorporates:
         *  Constant: '<S902>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_po = false;

        /* Switch: '<S912>/Switch5' incorporates:
         *  DataStoreRead: '<S902>/VeSR1N_b_BCM_FD_26_FD3_CRC_Failg'
         *  DataStoreRead: '<S902>/VeSR1N_b_BCM_FD_26_FD3_E2E_Faild'
         *  Logic: '<S912>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_E2E_Fail))
        {
            /* Switch: '<S912>/Switch5' incorporates:
             *  UnitDelay: '<S912>/Unit Delay'
             */
            rtb_Switch5_jcf = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jp;
        }
        else
        {
            /* Switch: '<S912>/Switch5' incorporates:
             *  DataStoreRead: '<S902>/DataStore_VeSR1N_b_DEFROST_SEL'
             */
            rtb_Switch5_jcf = SR1B_BLUEN_ac_DW.VeSR1N_b_DEFROST_SEL;
        }

        /* End of Switch: '<S912>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_DEFROST_SEL' incorporates:
         *  DataTypeConversion: '<S902>/Data Type Conversion'
         *  Switch: '<S912>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_DEFROST_SEL_Value(((sint32)rtb_Switch5_jcf) !=
            0);

        /* Logic: '<S911>/Logical Operator' incorporates:
         *  DataStoreRead: '<S902>/VeSR1N_b_BCM_FD_26_FD3_CRC_Failg'
         *  DataStoreRead: '<S902>/VeSR1N_b_BCM_FD_26_FD3_E2E_Faild'
         *  Logic: '<S904>/Logical Operator'
         *  Logic: '<S905>/Logical Operator'
         *  Logic: '<S906>/Logical Operator'
         *  Logic: '<S907>/Logical Operator'
         *  Logic: '<S908>/Logical Operator'
         *  Logic: '<S909>/Logical Operator'
         *  Logic: '<S910>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_CRC_Fail) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_E2E_Fail));

        /* Switch: '<S911>/Switch5' incorporates:
         *  DataStoreRead: '<S902>/VeSR1N_b_AHP_EnblReq_SNA_Faild'
         *  Logic: '<S911>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_AHP_EnblReq_SNA_Faild))
        {
            /* Switch: '<S911>/Switch5' incorporates:
             *  UnitDelay: '<S911>/Unit Delay'
             */
            rtb_Switch5_ey = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oej;
        }
        else
        {
            /* Switch: '<S911>/Switch5' incorporates:
             *  DataStoreRead: '<S902>/VeSR1N_y_AHP_EnblReq'
             */
            rtb_Switch5_ey = SR1B_BLUEN_ac_DW.VeSR1N_y_AHP_EnblReq;
        }

        /* End of Switch: '<S911>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_AHP_EnblReq' incorporates:
         *  DataTypeConversion: '<S902>/Data Type Conversion1'
         *  Switch: '<S911>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_AHP_EnblReq_Value(rtb_Switch5_ey);

        /* Switch: '<S904>/Switch5' incorporates:
         *  DataStoreRead: '<S902>/VeSR1N_b_DRV_TEMP_DR_POS_SNA_Faild'
         *  Logic: '<S904>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_DRV_TEMP_DR_POS_SNA_Fa))
        {
            /* Switch: '<S904>/Switch5' incorporates:
             *  UnitDelay: '<S904>/Unit Delay'
             */
            rtb_Switch5_k1j = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_b5t;
        }
        else
        {
            /* Switch: '<S904>/Switch5' incorporates:
             *  DataStoreRead: '<S902>/DataStore_VeSR1N_Pct_DRV_TEMP_DR_POS'
             */
            rtb_Switch5_k1j = SR1B_BLUEN_ac_DW.VeSR1N_Pct_DRV_TEMP_DR_POS;
        }

        /* End of Switch: '<S904>/Switch5' */

        /* Outport: '<Root>/VeSR1B_Pct_DRV_TEMP_DR_POS' incorporates:
         *  DataTypeConversion: '<S902>/Data Type Conversion2'
         *  Switch: '<S904>/Switch5'
         */
        (void)Rte_Write_VeSR1B_Pct_DRV_TEMP_DR_POS_Value((float32)
            rtb_Switch5_k1j);

        /* Switch: '<S905>/Switch5' incorporates:
         *  DataStoreRead: '<S902>/VeSR1N_b_EvapTempTar_SNA_Faild'
         *  Logic: '<S905>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_EvapTempTar_SNA_Faild))
        {
            /* Switch: '<S905>/Switch5' incorporates:
             *  UnitDelay: '<S905>/Unit Delay'
             */
            rtb_Switch5_dw = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mxm;
        }
        else
        {
            /* Switch: '<S905>/Switch5' incorporates:
             *  DataStoreRead: '<S902>/DataStore_VeSR1N_T_EvapTempTar'
             */
            rtb_Switch5_dw = SR1B_BLUEN_ac_DW.VeSR1N_T_EvapTempTar;
        }

        /* End of Switch: '<S905>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_EvapTempTar' incorporates:
         *  DataTypeConversion: '<S902>/Data Type Conversion3'
         *  Switch: '<S905>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_EvapTempTar_Value((((float32)rtb_Switch5_dw) *
            0.5F) - 20.0F);

        /* Switch: '<S913>/Switch5' incorporates:
         *  DataStoreRead: '<S902>/VeSR1N_b_BCM_FD_26_FD3_CRC_Failg'
         *  DataStoreRead: '<S902>/VeSR1N_b_BCM_FD_26_FD3_E2E_Faild'
         *  Logic: '<S913>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_E2E_Fail))
        {
            /* Switch: '<S913>/Switch5' incorporates:
             *  UnitDelay: '<S913>/Unit Delay'
             */
            rtb_Switch5_cy = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_g2;
        }
        else
        {
            /* Switch: '<S913>/Switch5' incorporates:
             *  DataStoreRead: '<S902>/DataStore_VeSR1N_b_HAS_OnOffSts'
             */
            rtb_Switch5_cy = SR1B_BLUEN_ac_DW.VeSR1N_b_HAS_OnOffSts;
        }

        /* End of Switch: '<S913>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_HAS_OnOffSts' incorporates:
         *  DataTypeConversion: '<S902>/Data Type Conversion4'
         *  Switch: '<S913>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_HAS_OnOffSts_Value(((sint32)rtb_Switch5_cy) !=
            0);

        /* Switch: '<S906>/Switch5' incorporates:
         *  DataStoreRead: '<S902>/VeSR1N_b_HtrCorTmp_InTgt_SNA_Faild'
         *  Logic: '<S906>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_HtrCorTmp_InTgt_SNA_Fa))
        {
            /* Switch: '<S906>/Switch5' incorporates:
             *  UnitDelay: '<S906>/Unit Delay'
             */
            rtb_Switch5_jwr = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fod;
        }
        else
        {
            /* Switch: '<S906>/Switch5' incorporates:
             *  DataStoreRead: '<S902>/DataStore_VeSR1N_T_HtrCorTmp_InTgt'
             */
            rtb_Switch5_jwr = SR1B_BLUEN_ac_DW.VeSR1N_T_HtrCorTmp_InTgt;
        }

        /* End of Switch: '<S906>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_HtrCorTmp_InTgt' incorporates:
         *  DataTypeConversion: '<S902>/Data Type Conversion5'
         *  Switch: '<S906>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_HtrCorTmp_InTgt_Value(((float32)rtb_Switch5_jwr)
            - 40.0F);

        /* Switch: '<S907>/Switch5' incorporates:
         *  DataStoreRead: '<S902>/VeSR1N_b_HVAC_Blwr_Perct_SNA_Faild'
         *  Logic: '<S907>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_HVAC_Blwr_Perct_SNA_Fa))
        {
            /* Switch: '<S907>/Switch5' incorporates:
             *  UnitDelay: '<S907>/Unit Delay'
             */
            rtb_Switch5_dx = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mt5;
        }
        else
        {
            /* Switch: '<S907>/Switch5' incorporates:
             *  DataStoreRead: '<S902>/DataStore_VeSR1N_Pct_HVAC_Blwr_Perct'
             */
            rtb_Switch5_dx = SR1B_BLUEN_ac_DW.VeSR1N_Pct_HVAC_Blwr_Perct;
        }

        /* End of Switch: '<S907>/Switch5' */

        /* Outport: '<Root>/VeSR1B_Pct_HVAC_Blwr_Perct' incorporates:
         *  DataTypeConversion: '<S902>/Data Type Conversion6'
         *  Switch: '<S907>/Switch5'
         */
        (void)Rte_Write_VeSR1B_Pct_HVAC_Blwr_Perct_Value((float32)rtb_Switch5_dx);

        /* Switch: '<S908>/Switch5' incorporates:
         *  DataStoreRead: '<S902>/VeSR1N_b_PAS_TEMP_DR_POS_SNA_Faild'
         *  Logic: '<S908>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PAS_TEMP_DR_POS_SNA_Fa))
        {
            /* Switch: '<S908>/Switch5' incorporates:
             *  UnitDelay: '<S908>/Unit Delay'
             */
            rtb_Switch5_emt = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jx;
        }
        else
        {
            /* Switch: '<S908>/Switch5' incorporates:
             *  DataStoreRead: '<S902>/DataStore_VeSR1N_Pct_PAS_TEMP_DR_POS'
             */
            rtb_Switch5_emt = SR1B_BLUEN_ac_DW.VeSR1N_Pct_PAS_TEMP_DR_POS;
        }

        /* End of Switch: '<S908>/Switch5' */

        /* Outport: '<Root>/VeSR1B_Pct_PAS_TEMP_DR_POS' incorporates:
         *  DataTypeConversion: '<S902>/Data Type Conversion7'
         *  Switch: '<S908>/Switch5'
         */
        (void)Rte_Write_VeSR1B_Pct_PAS_TEMP_DR_POS_Value((float32)
            rtb_Switch5_emt);

        /* Switch: '<S909>/Switch5' incorporates:
         *  DataStoreRead: '<S902>/VeSR1N_b_Tri_Level_HSW_StatSts_SNA_Faild'
         *  Logic: '<S909>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_Tri_Level_HSW_StatSts_))
        {
            /* Switch: '<S909>/Switch5' incorporates:
             *  UnitDelay: '<S909>/Unit Delay'
             */
            rtb_Switch5_neg = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l32;
        }
        else
        {
            /* Switch: '<S909>/Switch5' incorporates:
             *  DataStoreRead: '<S902>/DataStore_VeSR1N_y_Tri_Level_HSW_StatSts'
             */
            rtb_Switch5_neg = SR1B_BLUEN_ac_DW.VeSR1N_y_Tri_Level_HSW_StatSts;
        }

        /* End of Switch: '<S909>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_Tri_Level_HSW_StatSts' incorporates:
         *  DataTypeConversion: '<S902>/Data Type Conversion8'
         *  Switch: '<S909>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_Tri_Level_HSW_StatSts_Value(rtb_Switch5_neg);

        /* Switch: '<S910>/Switch5' incorporates:
         *  DataStoreRead: '<S902>/VeSR1N_b_VEH_INT_TEMP_SNA_Faild'
         *  Logic: '<S910>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_VEH_INT_TEMP_SNA_Faild))
        {
            /* Switch: '<S910>/Switch5' incorporates:
             *  UnitDelay: '<S910>/Unit Delay'
             */
            rtb_Switch5_mo2 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ls;
        }
        else
        {
            /* Switch: '<S910>/Switch5' incorporates:
             *  DataStoreRead: '<S902>/DataStore_VeSR1N_T_VEH_INT_TEMP'
             */
            rtb_Switch5_mo2 = SR1B_BLUEN_ac_DW.VeSR1N_T_VEH_INT_TEMP;
        }

        /* End of Switch: '<S910>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_VEH_INT_TEMP' incorporates:
         *  DataTypeConversion: '<S902>/Data Type Conversion9'
         *  Switch: '<S910>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_VEH_INT_TEMP_Value((((float32)rtb_Switch5_mo2) *
            0.01F) - 40.0F);

        /* Outport: '<Root>/VeSR1B_y_DRV_TEMP_DR_POS_SigSts' incorporates:
         *  DataStoreRead: '<S902>/VeSR1N_b_BCM_FD_26_FD3_CRC_Faild'
         *  DataStoreRead: '<S902>/VeSR1N_b_BCM_FD_26_FD3_E2E_Faild'
         *  DataStoreRead: '<S902>/VeSR1N_b_BCM_FD_26_FD3_MC_Faild'
         *  DataStoreRead: '<S902>/VeSR1N_b_DRV_TEMP_DR_POS_SNA_Faild'
         *  Product: '<S904>/Product'
         *  Product: '<S904>/Product1'
         *  Product: '<S904>/Product2'
         *  Product: '<S904>/Product3'
         *  Product: '<S904>/Product4'
         *  Sum: '<S904>/Add'
         */
        (void)Rte_Write_VeSR1B_y_DRV_TEMP_DR_POS_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_CRC_Fa_f ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_DRV_TEMP_DR_POS_SNA_Fa
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EvapTempTar_SigSts' incorporates:
         *  DataStoreRead: '<S902>/VeSR1N_b_BCM_FD_26_FD3_CRC_Faild'
         *  DataStoreRead: '<S902>/VeSR1N_b_BCM_FD_26_FD3_E2E_Faild'
         *  DataStoreRead: '<S902>/VeSR1N_b_BCM_FD_26_FD3_MC_Faild'
         *  DataStoreRead: '<S902>/VeSR1N_b_EvapTempTar_SNA_Faild'
         *  Product: '<S905>/Product'
         *  Product: '<S905>/Product1'
         *  Product: '<S905>/Product2'
         *  Product: '<S905>/Product3'
         *  Product: '<S905>/Product4'
         *  Sum: '<S905>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EvapTempTar_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_CRC_Fa_f ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_MC_Faild
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_EvapTempTar_SNA_Faild ? 1 : 0) *
                      8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_HtrCorTmp_InTgt_SigSts' incorporates:
         *  DataStoreRead: '<S902>/VeSR1N_b_BCM_FD_26_FD3_CRC_Faild'
         *  DataStoreRead: '<S902>/VeSR1N_b_BCM_FD_26_FD3_E2E_Faild'
         *  DataStoreRead: '<S902>/VeSR1N_b_BCM_FD_26_FD3_MC_Faild'
         *  DataStoreRead: '<S902>/VeSR1N_b_HtrCorTmp_InTgt_SNA_Faild'
         *  Product: '<S906>/Product'
         *  Product: '<S906>/Product1'
         *  Product: '<S906>/Product2'
         *  Product: '<S906>/Product3'
         *  Product: '<S906>/Product4'
         *  Sum: '<S906>/Add'
         */
        (void)Rte_Write_VeSR1B_y_HtrCorTmp_InTgt_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_CRC_Fa_f ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_HtrCorTmp_InTgt_SNA_Fa
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_HVAC_Blwr_Perct_SigSts' incorporates:
         *  DataStoreRead: '<S902>/VeSR1N_b_BCM_FD_26_FD3_CRC_Faild'
         *  DataStoreRead: '<S902>/VeSR1N_b_BCM_FD_26_FD3_E2E_Faild'
         *  DataStoreRead: '<S902>/VeSR1N_b_BCM_FD_26_FD3_MC_Faild'
         *  DataStoreRead: '<S902>/VeSR1N_b_HVAC_Blwr_Perct_SNA_Faild'
         *  Product: '<S907>/Product'
         *  Product: '<S907>/Product1'
         *  Product: '<S907>/Product2'
         *  Product: '<S907>/Product3'
         *  Product: '<S907>/Product4'
         *  Sum: '<S907>/Add'
         */
        (void)Rte_Write_VeSR1B_y_HVAC_Blwr_Perct_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_CRC_Fa_f ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_HVAC_Blwr_Perct_SNA_Fa
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PAS_TEMP_DR_POS_SigSts' incorporates:
         *  DataStoreRead: '<S902>/VeSR1N_b_BCM_FD_26_FD3_CRC_Faild'
         *  DataStoreRead: '<S902>/VeSR1N_b_BCM_FD_26_FD3_E2E_Faild'
         *  DataStoreRead: '<S902>/VeSR1N_b_BCM_FD_26_FD3_MC_Faild'
         *  DataStoreRead: '<S902>/VeSR1N_b_PAS_TEMP_DR_POS_SNA_Faild'
         *  Product: '<S908>/Product'
         *  Product: '<S908>/Product1'
         *  Product: '<S908>/Product2'
         *  Product: '<S908>/Product3'
         *  Product: '<S908>/Product4'
         *  Sum: '<S908>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PAS_TEMP_DR_POS_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_CRC_Fa_f ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_PAS_TEMP_DR_POS_SNA_Fa
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_Tri_Level_HSW_StatSts_SigSts' incorporates:
         *  DataStoreRead: '<S902>/VeSR1N_b_BCM_FD_26_FD3_CRC_Faild'
         *  DataStoreRead: '<S902>/VeSR1N_b_BCM_FD_26_FD3_E2E_Faild'
         *  DataStoreRead: '<S902>/VeSR1N_b_BCM_FD_26_FD3_MC_Faild'
         *  DataStoreRead: '<S902>/VeSR1N_b_Tri_Level_HSW_StatSts_SNA_Faild'
         *  Product: '<S909>/Product'
         *  Product: '<S909>/Product1'
         *  Product: '<S909>/Product2'
         *  Product: '<S909>/Product3'
         *  Product: '<S909>/Product4'
         *  Sum: '<S909>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Tri_Level_HSW_StatSts_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_CRC_Fa_f ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_Tri_Level_HSW_StatSts_
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_VEH_INT_TEMP_SigSts' incorporates:
         *  DataStoreRead: '<S902>/VeSR1N_b_BCM_FD_26_FD3_CRC_Faild'
         *  DataStoreRead: '<S902>/VeSR1N_b_BCM_FD_26_FD3_E2E_Faild'
         *  DataStoreRead: '<S902>/VeSR1N_b_BCM_FD_26_FD3_MC_Faild'
         *  DataStoreRead: '<S902>/VeSR1N_b_VEH_INT_TEMP_SNA_Faild'
         *  Product: '<S910>/Product'
         *  Product: '<S910>/Product1'
         *  Product: '<S910>/Product2'
         *  Product: '<S910>/Product3'
         *  Product: '<S910>/Product4'
         *  Sum: '<S910>/Add'
         */
        (void)Rte_Write_VeSR1B_y_VEH_INT_TEMP_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_CRC_Fa_f ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_MC_Faild
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_VEH_INT_TEMP_SNA_Faild ? 1 : 0)
                      * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_AHP_EnblReq_SigSts' incorporates:
         *  DataStoreRead: '<S902>/VeSR1N_b_AHP_EnblReq_SNA_Faild'
         *  DataStoreRead: '<S902>/VeSR1N_b_BCM_FD_26_FD3_CRC_Faild'
         *  DataStoreRead: '<S902>/VeSR1N_b_BCM_FD_26_FD3_E2E_Faild'
         *  DataStoreRead: '<S902>/VeSR1N_b_BCM_FD_26_FD3_MC_Faild'
         *  Product: '<S911>/Product'
         *  Product: '<S911>/Product1'
         *  Product: '<S911>/Product2'
         *  Product: '<S911>/Product3'
         *  Product: '<S911>/Product4'
         *  Sum: '<S911>/Add'
         */
        (void)Rte_Write_VeSR1B_y_AHP_EnblReq_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_CRC_Fa_f ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_MC_Faild
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_AHP_EnblReq_SNA_Faild ? 1 : 0) *
                      8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_DEFROST_SEL_SigSts' incorporates:
         *  DataStoreRead: '<S902>/VeSR1N_b_BCM_FD_26_FD3_CRC_Faild'
         *  DataStoreRead: '<S902>/VeSR1N_b_BCM_FD_26_FD3_E2E_Faild'
         *  DataStoreRead: '<S902>/VeSR1N_b_BCM_FD_26_FD3_MC_Faild'
         *  Product: '<S912>/Product'
         *  Product: '<S912>/Product1'
         *  Product: '<S912>/Product2'
         *  Product: '<S912>/Product4'
         *  Sum: '<S912>/Add'
         */
        (void)Rte_Write_VeSR1B_y_DEFROST_SEL_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_CRC_Fa_f ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_MC_Faild
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_E2E_Fail ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_HAS_OnOffSts_SigSts' incorporates:
         *  DataStoreRead: '<S902>/VeSR1N_b_BCM_FD_26_FD3_CRC_Faild'
         *  DataStoreRead: '<S902>/VeSR1N_b_BCM_FD_26_FD3_E2E_Faild'
         *  DataStoreRead: '<S902>/VeSR1N_b_BCM_FD_26_FD3_MC_Faild'
         *  Product: '<S913>/Product'
         *  Product: '<S913>/Product1'
         *  Product: '<S913>/Product2'
         *  Product: '<S913>/Product4'
         *  Sum: '<S913>/Add'
         */
        (void)Rte_Write_VeSR1B_y_HAS_OnOffSts_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_CRC_Fa_f ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_MC_Faild
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_E2E_Fail ? 1 : 0)
                      * 16)))));

        /* Update for UnitDelay: '<S912>/Unit Delay' incorporates:
         *  Switch: '<S912>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jp = rtb_Switch5_jcf;

        /* Update for UnitDelay: '<S911>/Unit Delay' incorporates:
         *  Switch: '<S911>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oej = rtb_Switch5_ey;

        /* Update for UnitDelay: '<S904>/Unit Delay' incorporates:
         *  Switch: '<S904>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_b5t = rtb_Switch5_k1j;

        /* Update for UnitDelay: '<S905>/Unit Delay' incorporates:
         *  Switch: '<S905>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mxm = rtb_Switch5_dw;

        /* Update for UnitDelay: '<S913>/Unit Delay' incorporates:
         *  Switch: '<S913>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_g2 = rtb_Switch5_cy;

        /* Update for UnitDelay: '<S906>/Unit Delay' incorporates:
         *  Switch: '<S906>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fod = rtb_Switch5_jwr;

        /* Update for UnitDelay: '<S907>/Unit Delay' incorporates:
         *  Switch: '<S907>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mt5 = rtb_Switch5_dx;

        /* Update for UnitDelay: '<S908>/Unit Delay' incorporates:
         *  Switch: '<S908>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jx = rtb_Switch5_emt;

        /* Update for UnitDelay: '<S909>/Unit Delay' incorporates:
         *  Switch: '<S909>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l32 = rtb_Switch5_neg;

        /* Update for UnitDelay: '<S910>/Unit Delay' incorporates:
         *  Switch: '<S910>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ls = rtb_Switch5_mo2;
    }

    /* End of Logic: '<S883>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S883>/BCM_FD_26_FD3_Time' */

    /* Merge: '<S25>/SR1N_b_BCM_FD_26_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S883>/VeSR1N_b_BCM_FD_26_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_26_FD3_Time_VeSR1N_b_BCM_FD_26_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_po);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BCM_FD_26_FD3_Pkt' */
}

/* Model step function for TID28 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BCM_FD_2_FD3_Time(void)
                                    /* Explicit Task: TESR1B_BCM_FD_2_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_BCM_FD_2_FD3_NewEv;
    uint8 rtb_Switch5_d;
    uint8 rtb_Switch5_dm;
    uint8 rtb_Switch5_go;
    uint8 rtb_Switch5_idc;
    uint8 rtb_Switch5_ij;
    boolean rtb_TmpSignalConversionAtVeSR_h;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BCM_FD_2_FD3_Pkt' incorporates:
     *  SubSystem: '<S26>/BCM_FD_2_FD3_Time'
     */
    /* SignalConversion generated from: '<S916>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S26>/SR1N_b_BCM_FD_2_FD3_NewEvent_merge'
     */
    rtb_VeSR1N_b_BCM_FD_2_FD3_NewEv =
        Rte_IrvRead_SR1B_BCM_FD_2_FD3_Time_VeSR1N_b_BCM_FD_2_FD3_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S916>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S26>/SR1N_b_BCM_FD_2_FD3_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_h =
        Rte_IrvRead_SR1B_BCM_FD_2_FD3_Time_VeSR1N_b_BCM_FD_2_FD3_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S916>/BCM_FD_2_FD3_Time' incorporates:
     *  EnablePort: '<S935>/Enable'
     */
    /* Logic: '<S916>/Logical Operator1' incorporates:
     *  Constant: '<S936>/Calib'
     */
    if (rtb_VeSR1N_b_BCM_FD_2_FD3_NewEv && (KeSR1B_b_BCM_FD_2_FD3_Enbl))
    {
        /* Gain: '<S935>/Gain2' incorporates:
         *  Constant: '<S935>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_cw = false;

        /* Logic: '<S937>/Logical Operator' incorporates:
         *  DataStoreRead: '<S935>/VeSR1N_b_BCM_FD_2_FD3_CRC_Failg'
         *  DataStoreRead: '<S935>/VeSR1N_b_BCM_FD_2_FD3_E2E_Faild'
         *  Logic: '<S938>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_2_FD3_CRC_Failg) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_2_FD3_E2E_Faild));

        /* Switch: '<S937>/Switch5' incorporates:
         *  DataStoreRead: '<S935>/VeSR1N_b_OperationalModeSts_SNA_Faild'
         *  Logic: '<S937>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_OperationalModeSts_SNA))
        {
            /* Switch: '<S937>/Switch5' incorporates:
             *  UnitDelay: '<S937>/Unit Delay'
             */
            rtb_Switch5_ij = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oal;
        }
        else
        {
            /* Switch: '<S937>/Switch5' incorporates:
             *  DataStoreRead: '<S935>/DataStore_VeSR1N_y_OperationalModeSts_FD3'
             */
            rtb_Switch5_ij = SR1B_BLUEN_ac_DW.VeSR1N_y_OperationalModeSts_FD3;
        }

        /* End of Switch: '<S937>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_OperationalModeSts_FD3' incorporates:
         *  DataTypeConversion: '<S935>/Data Type Conversion'
         *  Switch: '<S937>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_OperationalModeSts_FD3_Value(rtb_Switch5_ij);

        /* Switch: '<S938>/Switch5' incorporates:
         *  DataStoreRead: '<S935>/VeSR1N_b_KeyInIgnSts_SNA_Faild'
         *  Logic: '<S938>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_KeyInIgnSts_SNA_Faild))
        {
            /* Switch: '<S938>/Switch5' incorporates:
             *  UnitDelay: '<S938>/Unit Delay'
             */
            rtb_Switch5_idc = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_npi;
        }
        else
        {
            /* Switch: '<S938>/Switch5' incorporates:
             *  DataStoreRead: '<S935>/VeSR1N_y_KeyInIgnSts'
             */
            rtb_Switch5_idc = SR1B_BLUEN_ac_DW.VeSR1N_y_KeyInIgnSts;
        }

        /* End of Switch: '<S938>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_KeyInIgnSts' incorporates:
         *  DataTypeConversion: '<S935>/Data Type Conversion1'
         *  Switch: '<S938>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_KeyInIgnSts_Value(rtb_Switch5_idc);

        /* Switch: '<S939>/Switch5' incorporates:
         *  DataStoreRead: '<S935>/VeSR1N_b_BCM_FD_2_FD3_CRC_Failg'
         *  DataStoreRead: '<S935>/VeSR1N_b_BCM_FD_2_FD3_E2E_Faild'
         *  Logic: '<S939>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_2_FD3_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_2_FD3_E2E_Faild))
        {
            /* Switch: '<S939>/Switch5' incorporates:
             *  UnitDelay: '<S939>/Unit Delay'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kk;
        }
        else
        {
            /* Switch: '<S939>/Switch5' incorporates:
             *  DataStoreRead: '<S935>/DataStore_VeSR1N_b_RemStActvSts'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.VeSR1N_b_RemStActvSts;
        }

        /* End of Switch: '<S939>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_RemStActvSts' incorporates:
         *  DataTypeConversion: '<S935>/Data Type Conversion2'
         *  Switch: '<S939>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_RemStActvSts_Value(((sint32)rtb_Switch5_d) != 0);

        /* Switch: '<S940>/Switch5' incorporates:
         *  DataStoreRead: '<S935>/VeSR1N_b_BCM_FD_2_FD3_CRC_Failg'
         *  DataStoreRead: '<S935>/VeSR1N_b_BCM_FD_2_FD3_E2E_Faild'
         *  Logic: '<S940>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_2_FD3_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_2_FD3_E2E_Faild))
        {
            /* Switch: '<S940>/Switch5' incorporates:
             *  UnitDelay: '<S940>/Unit Delay'
             */
            rtb_Switch5_go = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_p1;
        }
        else
        {
            /* Switch: '<S940>/Switch5' incorporates:
             *  DataStoreRead: '<S935>/DataStore_VeSR1N_b_RemStActvSts_R'
             */
            rtb_Switch5_go = SR1B_BLUEN_ac_DW.VeSR1N_b_RemStActvSts_R;
        }

        /* End of Switch: '<S940>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_RemStActvSts_R' incorporates:
         *  DataTypeConversion: '<S935>/Data Type Conversion3'
         *  Switch: '<S940>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_RemStActvSts_R_Value(((sint32)rtb_Switch5_go)
            != 0);

        /* Switch: '<S941>/Switch5' incorporates:
         *  DataStoreRead: '<S935>/VeSR1N_b_BCM_FD_2_FD3_CRC_Failg'
         *  DataStoreRead: '<S935>/VeSR1N_b_BCM_FD_2_FD3_E2E_Faild'
         *  Logic: '<S941>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_2_FD3_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_2_FD3_E2E_Faild))
        {
            /* Switch: '<S941>/Switch5' incorporates:
             *  UnitDelay: '<S941>/Unit Delay'
             */
            rtb_Switch5_dm = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hx;
        }
        else
        {
            /* Switch: '<S941>/Switch5' incorporates:
             *  DataStoreRead: '<S935>/DataStore_VeSR1N_b_SCCActvSts'
             */
            rtb_Switch5_dm = SR1B_BLUEN_ac_DW.VeSR1N_b_SCCActvSts;
        }

        /* End of Switch: '<S941>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_SCCActvSts' incorporates:
         *  DataTypeConversion: '<S935>/Data Type Conversion4'
         *  Switch: '<S941>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_SCCActvSts_Value(((sint32)rtb_Switch5_dm) != 0);

        /* Outport: '<Root>/VeSR1B_y_OperationalModeSts_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S935>/VeSR1N_b_BCM_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S935>/VeSR1N_b_BCM_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S935>/VeSR1N_b_BCM_FD_2_FD3_MC_Faild'
         *  DataStoreRead: '<S935>/VeSR1N_b_OperationalModeSts_SNA_Faild'
         *  Product: '<S937>/Product'
         *  Product: '<S937>/Product1'
         *  Product: '<S937>/Product2'
         *  Product: '<S937>/Product3'
         *  Product: '<S937>/Product4'
         *  Sum: '<S937>/Add'
         */
        (void)Rte_Write_VeSR1B_y_OperationalModeSts_FD3_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_2_FD3_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_2_FD3_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_h ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_OperationalModeSts_SNA ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_2_FD3_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_KeyInIgnSts_SigSts' incorporates:
         *  DataStoreRead: '<S935>/VeSR1N_b_BCM_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S935>/VeSR1N_b_BCM_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S935>/VeSR1N_b_BCM_FD_2_FD3_MC_Faild'
         *  DataStoreRead: '<S935>/VeSR1N_b_KeyInIgnSts_SNA_Faild'
         *  Product: '<S938>/Product'
         *  Product: '<S938>/Product1'
         *  Product: '<S938>/Product2'
         *  Product: '<S938>/Product3'
         *  Product: '<S938>/Product4'
         *  Sum: '<S938>/Add'
         */
        (void)Rte_Write_VeSR1B_y_KeyInIgnSts_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_2_FD3_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_2_FD3_MC_Faild ?
                                1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_h ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_KeyInIgnSts_SNA_Faild ? 1 : 0) *
                      8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_2_FD3_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_RemStActvSts_SigSts' incorporates:
         *  DataStoreRead: '<S935>/VeSR1N_b_BCM_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S935>/VeSR1N_b_BCM_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S935>/VeSR1N_b_BCM_FD_2_FD3_MC_Faild'
         *  Product: '<S939>/Product'
         *  Product: '<S939>/Product1'
         *  Product: '<S939>/Product2'
         *  Product: '<S939>/Product4'
         *  Sum: '<S939>/Add'
         */
        (void)Rte_Write_VeSR1B_y_RemStActvSts_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_2_FD3_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_2_FD3_MC_Faild ?
                                1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_h ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_2_FD3_E2E_Faild ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_RemStActvSts_R_SigSts' incorporates:
         *  DataStoreRead: '<S935>/VeSR1N_b_BCM_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S935>/VeSR1N_b_BCM_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S935>/VeSR1N_b_BCM_FD_2_FD3_MC_Faild'
         *  Product: '<S940>/Product'
         *  Product: '<S940>/Product1'
         *  Product: '<S940>/Product2'
         *  Product: '<S940>/Product4'
         *  Sum: '<S940>/Add'
         */
        (void)Rte_Write_VeSR1B_y_RemStActvSts_R_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_2_FD3_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_2_FD3_MC_Faild ?
                                1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_h ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_2_FD3_E2E_Faild ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_SCCActvSts_SigSts' incorporates:
         *  DataStoreRead: '<S935>/VeSR1N_b_BCM_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S935>/VeSR1N_b_BCM_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S935>/VeSR1N_b_BCM_FD_2_FD3_MC_Faild'
         *  Product: '<S941>/Product'
         *  Product: '<S941>/Product1'
         *  Product: '<S941>/Product2'
         *  Product: '<S941>/Product4'
         *  Sum: '<S941>/Add'
         */
        (void)Rte_Write_VeSR1B_y_SCCActvSts_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_2_FD3_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_2_FD3_MC_Faild ?
                                1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_h ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_2_FD3_E2E_Faild ? 1 : 0)
                      * 16)))));

        /* Update for UnitDelay: '<S937>/Unit Delay' incorporates:
         *  Switch: '<S937>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oal = rtb_Switch5_ij;

        /* Update for UnitDelay: '<S938>/Unit Delay' incorporates:
         *  Switch: '<S938>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_npi = rtb_Switch5_idc;

        /* Update for UnitDelay: '<S939>/Unit Delay' incorporates:
         *  Switch: '<S939>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kk = rtb_Switch5_d;

        /* Update for UnitDelay: '<S940>/Unit Delay' incorporates:
         *  Switch: '<S940>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_p1 = rtb_Switch5_go;

        /* Update for UnitDelay: '<S941>/Unit Delay' incorporates:
         *  Switch: '<S941>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hx = rtb_Switch5_dm;
    }

    /* End of Logic: '<S916>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S916>/BCM_FD_2_FD3_Time' */

    /* Merge: '<S26>/SR1N_b_BCM_FD_2_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S916>/VeSR1N_b_BCM_FD_2_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_2_FD3_Time_VeSR1N_b_BCM_FD_2_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_cw);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BCM_FD_2_FD3_Pkt' */
}

/* Model step function for TID29 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BCM_FD_4_FD3_Time(void)
                                    /* Explicit Task: TESR1B_BCM_FD_4_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_BCM_FD_4_FD3_NewEv;
    uint16 rtb_Switch5_ihz;
    uint8 rtb_Switch5_a2m;
    uint8 rtb_Switch5_bg;
    uint8 rtb_Switch5_d;
    uint8 rtb_Switch5_d2a;
    uint8 rtb_Switch5_d5f;
    uint8 rtb_Switch5_dun;
    uint8 rtb_Switch5_elb;
    uint8 rtb_Switch5_g4z;
    uint8 rtb_Switch5_h;
    uint8 rtb_Switch5_ig;
    uint8 rtb_Switch5_lgz4;
    uint8 rtb_Switch5_oc;
    uint8 rtb_Switch5_oih;
    uint8 rtb_Switch5_pj;
    boolean rtb_TmpSignalConversionAtVeSR_c;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BCM_FD_4_FD3_Pkt' incorporates:
     *  SubSystem: '<S27>/BCM_FD_4_FD3_Time'
     */
    /* SignalConversion generated from: '<S944>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S27>/SR1N_b_BCM_FD_4_FD3_NewEvent_merge'
     */
    rtb_VeSR1N_b_BCM_FD_4_FD3_NewEv =
        Rte_IrvRead_SR1B_BCM_FD_4_FD3_Time_VeSR1N_b_BCM_FD_4_FD3_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S944>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S27>/SR1N_b_BCM_FD_4_FD3_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_c =
        Rte_IrvRead_SR1B_BCM_FD_4_FD3_Time_VeSR1N_b_BCM_FD_4_FD3_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S944>/BCM_FD_4_FD3_Time' incorporates:
     *  EnablePort: '<S963>/Enable'
     */
    /* Logic: '<S944>/Logical Operator1' incorporates:
     *  Constant: '<S964>/Calib'
     */
    if (rtb_VeSR1N_b_BCM_FD_4_FD3_NewEv && (KeSR1B_b_BCM_FD_4_FD3_Enbl))
    {
        /* Gain: '<S963>/Gain2' incorporates:
         *  Constant: '<S963>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_ct = false;

        /* Switch: '<S966>/Switch5' incorporates:
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_CRC_Failg'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_E2E_Faild'
         *  Logic: '<S966>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_E2E_Faild))
        {
            /* Switch: '<S966>/Switch5' incorporates:
             *  UnitDelay: '<S966>/Unit Delay'
             */
            rtb_Switch5_pj = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_iy2;
        }
        else
        {
            /* Switch: '<S966>/Switch5' incorporates:
             *  DataStoreRead: '<S963>/DataStore_VeSR1N_U_ExternalTempAD_Voltage'
             */
            rtb_Switch5_pj = SR1B_BLUEN_ac_DW.VeSR1N_U_ExternalTempAD_Voltage;
        }

        /* End of Switch: '<S966>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_ExternalTempAD_Voltage' incorporates:
         *  DataTypeConversion: '<S963>/Data Type Conversion'
         *  Switch: '<S966>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_ExternalTempAD_Voltage_Value(((float32)
            rtb_Switch5_pj) * 0.0196078F);

        /* Switch: '<S965>/Switch5' incorporates:
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_CRC_Failg'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_E2E_Faild'
         *  DataStoreRead: '<S963>/VeSR1N_b_EVAP_TEMP_P1C_SNA_Faild'
         *  Logic: '<S965>/Logical Operator'
         */
        if (((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_E2E_Faild)) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_EVAP_TEMP_P1C_SNA_Fail))
        {
            /* Switch: '<S965>/Switch5' incorporates:
             *  UnitDelay: '<S965>/Unit Delay'
             */
            rtb_Switch5_ihz = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_js;
        }
        else
        {
            /* Switch: '<S965>/Switch5' incorporates:
             *  DataStoreRead: '<S963>/VeSR1N_T_EVAP_TEMP_P1C'
             */
            rtb_Switch5_ihz = SR1B_BLUEN_ac_DW.VeSR1N_T_EVAP_TEMP_P1C;
        }

        /* End of Switch: '<S965>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_EVAP_TEMP_P1C' incorporates:
         *  DataTypeConversion: '<S963>/Data Type Conversion1'
         *  Switch: '<S965>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_EVAP_TEMP_P1C_Value((((float32)rtb_Switch5_ihz)
            * 0.1F) - 40.0F);

        /* Switch: '<S967>/Switch5' incorporates:
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_CRC_Failg'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_E2E_Faild'
         *  Logic: '<S967>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_E2E_Faild))
        {
            /* Switch: '<S967>/Switch5' incorporates:
             *  UnitDelay: '<S967>/Unit Delay'
             */
            rtb_Switch5_ig = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cok;
        }
        else
        {
            /* Switch: '<S967>/Switch5' incorporates:
             *  DataStoreRead: '<S963>/DataStore_VeSR1N_b_RL_VS_STATFailSts'
             */
            rtb_Switch5_ig = SR1B_BLUEN_ac_DW.VeSR1N_b_RL_VS_STATFailSts;
        }

        /* End of Switch: '<S967>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_RL_VS_STATFailSts' incorporates:
         *  DataTypeConversion: '<S963>/Data Type Conversion10'
         *  Switch: '<S967>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_RL_VS_STATFailSts_Value(((sint32)rtb_Switch5_ig)
            != 0);

        /* Switch: '<S968>/Switch5' incorporates:
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_CRC_Failg'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_E2E_Faild'
         *  Logic: '<S968>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_E2E_Faild))
        {
            /* Switch: '<S968>/Switch5' incorporates:
             *  UnitDelay: '<S968>/Unit Delay'
             */
            rtb_Switch5_bg = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dwu;
        }
        else
        {
            /* Switch: '<S968>/Switch5' incorporates:
             *  DataStoreRead: '<S963>/DataStore_VeSR1N_y_RR_HS_STAT'
             */
            rtb_Switch5_bg = SR1B_BLUEN_ac_DW.VeSR1N_y_RR_HS_STAT;
        }

        /* End of Switch: '<S968>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_RR_HS_STAT' incorporates:
         *  DataTypeConversion: '<S963>/Data Type Conversion11'
         *  Switch: '<S968>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_RR_HS_STAT_Value(rtb_Switch5_bg);

        /* Switch: '<S969>/Switch5' incorporates:
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_CRC_Failg'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_E2E_Faild'
         *  Logic: '<S969>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_E2E_Faild))
        {
            /* Switch: '<S969>/Switch5' incorporates:
             *  UnitDelay: '<S969>/Unit Delay'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cy;
        }
        else
        {
            /* Switch: '<S969>/Switch5' incorporates:
             *  DataStoreRead: '<S963>/DataStore_VeSR1N_b_RR_HS_STATFailSts'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.VeSR1N_b_RR_HS_STATFailSts;
        }

        /* End of Switch: '<S969>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_RR_HS_STATFailSts' incorporates:
         *  DataTypeConversion: '<S963>/Data Type Conversion12'
         *  Switch: '<S969>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_RR_HS_STATFailSts_Value(((sint32)rtb_Switch5_d)
            != 0);

        /* Switch: '<S970>/Switch5' incorporates:
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_CRC_Failg'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_E2E_Faild'
         *  Logic: '<S970>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_E2E_Faild))
        {
            /* Switch: '<S970>/Switch5' incorporates:
             *  UnitDelay: '<S970>/Unit Delay'
             */
            rtb_Switch5_lgz4 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dyr;
        }
        else
        {
            /* Switch: '<S970>/Switch5' incorporates:
             *  DataStoreRead: '<S963>/DataStore_VeSR1N_y_RR_VS_STAT'
             */
            rtb_Switch5_lgz4 = SR1B_BLUEN_ac_DW.VeSR1N_y_RR_VS_STAT;
        }

        /* End of Switch: '<S970>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_RR_VS_STAT' incorporates:
         *  DataTypeConversion: '<S963>/Data Type Conversion13'
         *  Switch: '<S970>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_RR_VS_STAT_Value(rtb_Switch5_lgz4);

        /* Switch: '<S971>/Switch5' incorporates:
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_CRC_Failg'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_E2E_Faild'
         *  Logic: '<S971>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_E2E_Faild))
        {
            /* Switch: '<S971>/Switch5' incorporates:
             *  UnitDelay: '<S971>/Unit Delay'
             */
            rtb_Switch5_elb = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jrt;
        }
        else
        {
            /* Switch: '<S971>/Switch5' incorporates:
             *  DataStoreRead: '<S963>/DataStore_VeSR1N_b_RR_VS_STATFailSts'
             */
            rtb_Switch5_elb = SR1B_BLUEN_ac_DW.VeSR1N_b_RR_VS_STATFailSts;
        }

        /* End of Switch: '<S971>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_RR_VS_STATFailSts' incorporates:
         *  DataTypeConversion: '<S963>/Data Type Conversion14'
         *  Switch: '<S971>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_RR_VS_STATFailSts_Value(((sint32)
            rtb_Switch5_elb) != 0);

        /* Switch: '<S972>/Switch5' incorporates:
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_CRC_Failg'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_E2E_Faild'
         *  Logic: '<S972>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_E2E_Faild))
        {
            /* Switch: '<S972>/Switch5' incorporates:
             *  UnitDelay: '<S972>/Unit Delay'
             */
            rtb_Switch5_g4z = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_b2;
        }
        else
        {
            /* Switch: '<S972>/Switch5' incorporates:
             *  DataStoreRead: '<S963>/DataStore_VeSR1N_b_FL_VS_STATFailSts'
             */
            rtb_Switch5_g4z = SR1B_BLUEN_ac_DW.VeSR1N_b_FL_VS_STATFailSts;
        }

        /* End of Switch: '<S972>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_FL_VS_STATFailSts' incorporates:
         *  DataTypeConversion: '<S963>/Data Type Conversion2'
         *  Switch: '<S972>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_FL_VS_STATFailSts_Value(((sint32)
            rtb_Switch5_g4z) != 0);

        /* Switch: '<S973>/Switch5' incorporates:
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_CRC_Failg'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_E2E_Faild'
         *  Logic: '<S973>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_E2E_Faild))
        {
            /* Switch: '<S973>/Switch5' incorporates:
             *  UnitDelay: '<S973>/Unit Delay'
             */
            rtb_Switch5_oc = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_e1j;
        }
        else
        {
            /* Switch: '<S973>/Switch5' incorporates:
             *  DataStoreRead: '<S963>/DataStore_VeSR1N_y_FL_VS_STATSts'
             */
            rtb_Switch5_oc = SR1B_BLUEN_ac_DW.VeSR1N_y_FL_VS_STATSts;
        }

        /* End of Switch: '<S973>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_FL_VS_STATSts' incorporates:
         *  DataTypeConversion: '<S963>/Data Type Conversion3'
         *  Switch: '<S973>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_FL_VS_STATSts_Value(rtb_Switch5_oc);

        /* Switch: '<S974>/Switch5' incorporates:
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_CRC_Failg'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_E2E_Faild'
         *  Logic: '<S974>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_E2E_Faild))
        {
            /* Switch: '<S974>/Switch5' incorporates:
             *  UnitDelay: '<S974>/Unit Delay'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f4y;
        }
        else
        {
            /* Switch: '<S974>/Switch5' incorporates:
             *  DataStoreRead: '<S963>/DataStore_VeSR1N_b_FR_VS_STATFailSts'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.VeSR1N_b_FR_VS_STATFailSts;
        }

        /* End of Switch: '<S974>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_FR_VS_STATFailSts' incorporates:
         *  DataTypeConversion: '<S963>/Data Type Conversion4'
         *  Switch: '<S974>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_FR_VS_STATFailSts_Value(((sint32)rtb_Switch5_h)
            != 0);

        /* Switch: '<S975>/Switch5' incorporates:
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_CRC_Failg'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_E2E_Faild'
         *  Logic: '<S975>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_E2E_Faild))
        {
            /* Switch: '<S975>/Switch5' incorporates:
             *  UnitDelay: '<S975>/Unit Delay'
             */
            rtb_Switch5_a2m = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ns;
        }
        else
        {
            /* Switch: '<S975>/Switch5' incorporates:
             *  DataStoreRead: '<S963>/DataStore_VeSR1N_y_FR_VS_STATSts'
             */
            rtb_Switch5_a2m = SR1B_BLUEN_ac_DW.VeSR1N_y_FR_VS_STATSts;
        }

        /* End of Switch: '<S975>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_FR_VS_STATSts' incorporates:
         *  DataTypeConversion: '<S963>/Data Type Conversion5'
         *  Switch: '<S975>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_FR_VS_STATSts_Value(rtb_Switch5_a2m);

        /* Switch: '<S976>/Switch5' incorporates:
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_CRC_Failg'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_E2E_Faild'
         *  Logic: '<S976>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_E2E_Faild))
        {
            /* Switch: '<S976>/Switch5' incorporates:
             *  UnitDelay: '<S976>/Unit Delay'
             */
            rtb_Switch5_d2a = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fsh;
        }
        else
        {
            /* Switch: '<S976>/Switch5' incorporates:
             *  DataStoreRead: '<S963>/DataStore_VeSR1N_b_HSW_StatFailSts'
             */
            rtb_Switch5_d2a = SR1B_BLUEN_ac_DW.VeSR1N_b_HSW_StatFailSts;
        }

        /* End of Switch: '<S976>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_HSW_StatFailSts' incorporates:
         *  DataTypeConversion: '<S963>/Data Type Conversion6'
         *  Switch: '<S976>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_HSW_StatFailSts_Value(((sint32)rtb_Switch5_d2a)
            != 0);

        /* Switch: '<S977>/Switch5' incorporates:
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_CRC_Failg'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_E2E_Faild'
         *  Logic: '<S977>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_E2E_Faild))
        {
            /* Switch: '<S977>/Switch5' incorporates:
             *  UnitDelay: '<S977>/Unit Delay'
             */
            rtb_Switch5_dun = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jt;
        }
        else
        {
            /* Switch: '<S977>/Switch5' incorporates:
             *  DataStoreRead: '<S963>/DataStore_VeSR1N_y_RL_HS_STAT'
             */
            rtb_Switch5_dun = SR1B_BLUEN_ac_DW.VeSR1N_y_RL_HS_STAT;
        }

        /* End of Switch: '<S977>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_RL_HS_STAT' incorporates:
         *  DataTypeConversion: '<S963>/Data Type Conversion7'
         *  Switch: '<S977>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_RL_HS_STAT_Value(rtb_Switch5_dun);

        /* Switch: '<S978>/Switch5' incorporates:
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_CRC_Failg'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_E2E_Faild'
         *  Logic: '<S978>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_E2E_Faild))
        {
            /* Switch: '<S978>/Switch5' incorporates:
             *  UnitDelay: '<S978>/Unit Delay'
             */
            rtb_Switch5_oih = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_h35;
        }
        else
        {
            /* Switch: '<S978>/Switch5' incorporates:
             *  DataStoreRead: '<S963>/DataStore_VeSR1N_b_RL_HS_STATFailSts'
             */
            rtb_Switch5_oih = SR1B_BLUEN_ac_DW.VeSR1N_b_RL_HS_STATFailSts;
        }

        /* End of Switch: '<S978>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_RL_HS_STATFailSts' incorporates:
         *  DataTypeConversion: '<S963>/Data Type Conversion8'
         *  Switch: '<S978>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_RL_HS_STATFailSts_Value(((sint32)
            rtb_Switch5_oih) != 0);

        /* Switch: '<S979>/Switch5' incorporates:
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_CRC_Failg'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_E2E_Faild'
         *  Logic: '<S979>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_E2E_Faild))
        {
            /* Switch: '<S979>/Switch5' incorporates:
             *  UnitDelay: '<S979>/Unit Delay'
             */
            rtb_Switch5_d5f = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ji2;
        }
        else
        {
            /* Switch: '<S979>/Switch5' incorporates:
             *  DataStoreRead: '<S963>/DataStore_VeSR1N_y_RL_VS_STAT'
             */
            rtb_Switch5_d5f = SR1B_BLUEN_ac_DW.VeSR1N_y_RL_VS_STAT;
        }

        /* End of Switch: '<S979>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_RL_VS_STAT' incorporates:
         *  DataTypeConversion: '<S963>/Data Type Conversion9'
         *  Switch: '<S979>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_RL_VS_STAT_Value(rtb_Switch5_d5f);

        /* Outport: '<Root>/VeSR1B_y_EVAP_TEMP_P1C_SigSts' incorporates:
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_CRC_Faild'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_E2E_Faild'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_MC_Faild'
         *  DataStoreRead: '<S963>/VeSR1N_b_EVAP_TEMP_P1C_SNA_Faild'
         *  Product: '<S965>/Product'
         *  Product: '<S965>/Product1'
         *  Product: '<S965>/Product2'
         *  Product: '<S965>/Product3'
         *  Product: '<S965>/Product4'
         *  Sum: '<S965>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EVAP_TEMP_P1C_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_MC_Faild ?
                                1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_EVAP_TEMP_P1C_SNA_Fail ? 1 : 0)
                      * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_ExternalTempAD_Voltage_SigSts' incorporates:
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_CRC_Faild'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_E2E_Faild'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_MC_Faild'
         *  Product: '<S966>/Product'
         *  Product: '<S966>/Product1'
         *  Product: '<S966>/Product2'
         *  Product: '<S966>/Product4'
         *  Sum: '<S966>/Add'
         */
        (void)Rte_Write_VeSR1B_y_ExternalTempAD_Voltage_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_RL_VS_STATFailSts_SigSts' incorporates:
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_CRC_Faild'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_E2E_Faild'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_MC_Faild'
         *  Product: '<S967>/Product'
         *  Product: '<S967>/Product1'
         *  Product: '<S967>/Product2'
         *  Product: '<S967>/Product4'
         *  Sum: '<S967>/Add'
         */
        (void)Rte_Write_VeSR1B_y_RL_VS_STATFailSts_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_RR_HS_STAT_SigSts' incorporates:
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_CRC_Faild'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_E2E_Faild'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_MC_Faild'
         *  Product: '<S968>/Product'
         *  Product: '<S968>/Product1'
         *  Product: '<S968>/Product2'
         *  Product: '<S968>/Product4'
         *  Sum: '<S968>/Add'
         */
        (void)Rte_Write_VeSR1B_y_RR_HS_STAT_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_MC_Faild ?
                                1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_E2E_Faild ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_RR_HS_STATFailSts_SigSts' incorporates:
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_CRC_Faild'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_E2E_Faild'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_MC_Faild'
         *  Product: '<S969>/Product'
         *  Product: '<S969>/Product1'
         *  Product: '<S969>/Product2'
         *  Product: '<S969>/Product4'
         *  Sum: '<S969>/Add'
         */
        (void)Rte_Write_VeSR1B_y_RR_HS_STATFailSts_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_RR_VS_STAT_SigSts' incorporates:
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_CRC_Faild'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_E2E_Faild'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_MC_Faild'
         *  Product: '<S970>/Product'
         *  Product: '<S970>/Product1'
         *  Product: '<S970>/Product2'
         *  Product: '<S970>/Product4'
         *  Sum: '<S970>/Add'
         */
        (void)Rte_Write_VeSR1B_y_RR_VS_STAT_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_MC_Faild ?
                                1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_E2E_Faild ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_RR_VS_STATFailSts_SigSts' incorporates:
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_CRC_Faild'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_E2E_Faild'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_MC_Faild'
         *  Product: '<S971>/Product'
         *  Product: '<S971>/Product1'
         *  Product: '<S971>/Product2'
         *  Product: '<S971>/Product4'
         *  Sum: '<S971>/Add'
         */
        (void)Rte_Write_VeSR1B_y_RR_VS_STATFailSts_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_FL_VS_STATFailSts_SigSts' incorporates:
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_CRC_Faild'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_E2E_Faild'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_MC_Faild'
         *  Product: '<S972>/Product'
         *  Product: '<S972>/Product1'
         *  Product: '<S972>/Product2'
         *  Product: '<S972>/Product4'
         *  Sum: '<S972>/Add'
         */
        (void)Rte_Write_VeSR1B_y_FL_VS_STATFailSts_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_FL_VS_STATSts_SigSts' incorporates:
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_CRC_Faild'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_E2E_Faild'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_MC_Faild'
         *  Product: '<S973>/Product'
         *  Product: '<S973>/Product1'
         *  Product: '<S973>/Product2'
         *  Product: '<S973>/Product4'
         *  Sum: '<S973>/Add'
         */
        (void)Rte_Write_VeSR1B_y_FL_VS_STATSts_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_MC_Faild ?
                                1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_E2E_Faild ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_FR_VS_STATFailSts_SigSts' incorporates:
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_CRC_Faild'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_E2E_Faild'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_MC_Faild'
         *  Product: '<S974>/Product'
         *  Product: '<S974>/Product1'
         *  Product: '<S974>/Product2'
         *  Product: '<S974>/Product4'
         *  Sum: '<S974>/Add'
         */
        (void)Rte_Write_VeSR1B_y_FR_VS_STATFailSts_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_FR_VS_STATSts_SigSts' incorporates:
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_CRC_Faild'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_E2E_Faild'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_MC_Faild'
         *  Product: '<S975>/Product'
         *  Product: '<S975>/Product1'
         *  Product: '<S975>/Product2'
         *  Product: '<S975>/Product4'
         *  Sum: '<S975>/Add'
         */
        (void)Rte_Write_VeSR1B_y_FR_VS_STATSts_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_MC_Faild ?
                                1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_E2E_Faild ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_HSW_StatFailSts_SigSts' incorporates:
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_CRC_Faild'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_E2E_Faild'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_MC_Faild'
         *  Product: '<S976>/Product'
         *  Product: '<S976>/Product1'
         *  Product: '<S976>/Product2'
         *  Product: '<S976>/Product4'
         *  Sum: '<S976>/Add'
         */
        (void)Rte_Write_VeSR1B_y_HSW_StatFailSts_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_MC_Faild ?
                                1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_E2E_Faild ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_RL_HS_STAT_SigSts' incorporates:
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_CRC_Faild'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_E2E_Faild'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_MC_Faild'
         *  Product: '<S977>/Product'
         *  Product: '<S977>/Product1'
         *  Product: '<S977>/Product2'
         *  Product: '<S977>/Product4'
         *  Sum: '<S977>/Add'
         */
        (void)Rte_Write_VeSR1B_y_RL_HS_STAT_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_MC_Faild ?
                                1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_E2E_Faild ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_RL_HS_STATFailSts_SigSts' incorporates:
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_CRC_Faild'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_E2E_Faild'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_MC_Faild'
         *  Product: '<S978>/Product'
         *  Product: '<S978>/Product1'
         *  Product: '<S978>/Product2'
         *  Product: '<S978>/Product4'
         *  Sum: '<S978>/Add'
         */
        (void)Rte_Write_VeSR1B_y_RL_HS_STATFailSts_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_RL_VS_STAT_SigSts' incorporates:
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_CRC_Faild'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_E2E_Faild'
         *  DataStoreRead: '<S963>/VeSR1N_b_BCM_FD_4_FD3_MC_Faild'
         *  Product: '<S979>/Product'
         *  Product: '<S979>/Product1'
         *  Product: '<S979>/Product2'
         *  Product: '<S979>/Product4'
         *  Sum: '<S979>/Add'
         */
        (void)Rte_Write_VeSR1B_y_RL_VS_STAT_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_MC_Faild ?
                                1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_E2E_Faild ? 1 : 0)
                      * 16)))));

        /* Update for UnitDelay: '<S966>/Unit Delay' incorporates:
         *  Switch: '<S966>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_iy2 = rtb_Switch5_pj;

        /* Update for UnitDelay: '<S965>/Unit Delay' incorporates:
         *  Switch: '<S965>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_js = rtb_Switch5_ihz;

        /* Update for UnitDelay: '<S967>/Unit Delay' incorporates:
         *  Switch: '<S967>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cok = rtb_Switch5_ig;

        /* Update for UnitDelay: '<S968>/Unit Delay' incorporates:
         *  Switch: '<S968>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dwu = rtb_Switch5_bg;

        /* Update for UnitDelay: '<S969>/Unit Delay' incorporates:
         *  Switch: '<S969>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cy = rtb_Switch5_d;

        /* Update for UnitDelay: '<S970>/Unit Delay' incorporates:
         *  Switch: '<S970>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dyr = rtb_Switch5_lgz4;

        /* Update for UnitDelay: '<S971>/Unit Delay' incorporates:
         *  Switch: '<S971>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jrt = rtb_Switch5_elb;

        /* Update for UnitDelay: '<S972>/Unit Delay' incorporates:
         *  Switch: '<S972>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_b2 = rtb_Switch5_g4z;

        /* Update for UnitDelay: '<S973>/Unit Delay' incorporates:
         *  Switch: '<S973>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_e1j = rtb_Switch5_oc;

        /* Update for UnitDelay: '<S974>/Unit Delay' incorporates:
         *  Switch: '<S974>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f4y = rtb_Switch5_h;

        /* Update for UnitDelay: '<S975>/Unit Delay' incorporates:
         *  Switch: '<S975>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ns = rtb_Switch5_a2m;

        /* Update for UnitDelay: '<S976>/Unit Delay' incorporates:
         *  Switch: '<S976>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fsh = rtb_Switch5_d2a;

        /* Update for UnitDelay: '<S977>/Unit Delay' incorporates:
         *  Switch: '<S977>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jt = rtb_Switch5_dun;

        /* Update for UnitDelay: '<S978>/Unit Delay' incorporates:
         *  Switch: '<S978>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_h35 = rtb_Switch5_oih;

        /* Update for UnitDelay: '<S979>/Unit Delay' incorporates:
         *  Switch: '<S979>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ji2 = rtb_Switch5_d5f;
    }

    /* End of Logic: '<S944>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S944>/BCM_FD_4_FD3_Time' */

    /* Merge: '<S27>/SR1N_b_BCM_FD_4_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S944>/VeSR1N_b_BCM_FD_4_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_4_FD3_Time_VeSR1N_b_BCM_FD_4_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_ct);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BCM_FD_4_FD3_Pkt' */
}

/* Model step function for TID30 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BCM_FD_9_FD3_Time(void)
                                    /* Explicit Task: TESR1B_BCM_FD_9_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_BCM_FD_9_FD3_NewEv;
    uint16 rtb_Switch5_jpe;
    uint8 rtb_Switch5_cff;
    uint8 rtb_Switch5_cy;
    uint8 rtb_Switch5_dr;
    uint8 rtb_Switch5_g4s;
    uint8 rtb_Switch5_jju;
    uint8 rtb_Switch5_mp;
    uint8 rtb_Switch5_mrp;
    uint8 rtb_Switch5_pvu;
    boolean rtb_TmpSignalConversionAtVeSR_c;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BCM_FD_9_FD3_Pkt' incorporates:
     *  SubSystem: '<S28>/BCM_FD_9_FD3_Time'
     */
    /* SignalConversion generated from: '<S982>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S28>/SR1N_b_BCM_FD_9_FD3_NewEvent_merge'
     */
    rtb_VeSR1N_b_BCM_FD_9_FD3_NewEv =
        Rte_IrvRead_SR1B_BCM_FD_9_FD3_Time_VeSR1N_b_BCM_FD_9_FD3_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S982>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S28>/SR1N_b_BCM_FD_9_FD3_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_c =
        Rte_IrvRead_SR1B_BCM_FD_9_FD3_Time_VeSR1N_b_BCM_FD_9_FD3_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S982>/BCM_FD_9_FD3_Time' incorporates:
     *  EnablePort: '<S1001>/Enable'
     */
    /* Logic: '<S982>/Logical Operator1' incorporates:
     *  Constant: '<S1002>/Calib'
     */
    if (rtb_VeSR1N_b_BCM_FD_9_FD3_NewEv && (KeSR1B_b_BCM_FD_9_FD3_Enbl))
    {
        /* Gain: '<S1001>/Gain2' incorporates:
         *  Constant: '<S1001>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_l2 = false;

        /* Logic: '<S1003>/Logical Operator' incorporates:
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_CRC_Failg'
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_E2E_Faild'
         *  Logic: '<S1004>/Logical Operator'
         *  Logic: '<S1005>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_CRC_Failg) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_E2E_Faild));

        /* Switch: '<S1003>/Switch5' incorporates:
         *  DataStoreRead: '<S1001>/VeSR1N_b_DoorLockLastElSts_SNA_Faild'
         *  Logic: '<S1003>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_DoorLockLastElSts_SNA_))
        {
            /* Switch: '<S1003>/Switch5' incorporates:
             *  UnitDelay: '<S1003>/Unit Delay'
             */
            rtb_Switch5_pvu = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mfl;
        }
        else
        {
            /* Switch: '<S1003>/Switch5' incorporates:
             *  DataStoreRead: '<S1001>/DataStore_VeSR1N_y_DoorLockLastElSts'
             */
            rtb_Switch5_pvu = SR1B_BLUEN_ac_DW.VeSR1N_y_DoorLockLastElSts;
        }

        /* End of Switch: '<S1003>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_DoorLockLastElSts' incorporates:
         *  DataTypeConversion: '<S1001>/Data Type Conversion'
         *  Switch: '<S1003>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_DoorLockLastElSts_Value(rtb_Switch5_pvu);

        /* Switch: '<S1006>/Switch5' incorporates:
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_CRC_Failg'
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_E2E_Faild'
         *  Logic: '<S1006>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_E2E_Faild))
        {
            /* Switch: '<S1006>/Switch5' incorporates:
             *  UnitDelay: '<S1006>/Unit Delay'
             */
            rtb_Switch5_dr = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lut;
        }
        else
        {
            /* Switch: '<S1006>/Switch5' incorporates:
             *  DataStoreRead: '<S1001>/VeSR1N_b_BonnetSts'
             */
            rtb_Switch5_dr = SR1B_BLUEN_ac_DW.VeSR1N_b_BonnetSts;
        }

        /* End of Switch: '<S1006>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_BonnetSts' incorporates:
         *  DataTypeConversion: '<S1001>/Data Type Conversion1'
         *  Switch: '<S1006>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_BonnetSts_Value(((sint32)rtb_Switch5_dr) != 0);

        /* Switch: '<S1007>/Switch5' incorporates:
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_CRC_Failg'
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_E2E_Faild'
         *  Logic: '<S1007>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_E2E_Faild))
        {
            /* Switch: '<S1007>/Switch5' incorporates:
             *  UnitDelay: '<S1007>/Unit Delay'
             */
            rtb_Switch5_mp = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ari;
        }
        else
        {
            /* Switch: '<S1007>/Switch5' incorporates:
             *  DataStoreRead: '<S1001>/DataStore_VeSR1N_b_DriverDoorSts'
             */
            rtb_Switch5_mp = SR1B_BLUEN_ac_DW.VeSR1N_b_DriverDoorSts;
        }

        /* End of Switch: '<S1007>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_DriverDoorSts' incorporates:
         *  DataTypeConversion: '<S1001>/Data Type Conversion2'
         *  Switch: '<S1007>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_DriverDoorSts_Value(((sint32)rtb_Switch5_mp) !=
            0);

        /* Switch: '<S1004>/Switch5' incorporates:
         *  DataStoreRead: '<S1001>/VeSR1N_b_ExternalTemperature_SNA_Faild'
         *  Logic: '<S1004>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_ExternalTemperature_SN))
        {
            /* Switch: '<S1004>/Switch5' incorporates:
             *  UnitDelay: '<S1004>/Unit Delay'
             */
            rtb_Switch5_jpe = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ej;
        }
        else
        {
            /* Switch: '<S1004>/Switch5' incorporates:
             *  DataStoreRead: '<S1001>/DataStore_VeSR1N_T_ExternalTemp_FD3'
             */
            rtb_Switch5_jpe = SR1B_BLUEN_ac_DW.VeSR1N_T_ExternalTemp_FD3;
        }

        /* End of Switch: '<S1004>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_ExternalTemp_FD3' incorporates:
         *  DataTypeConversion: '<S1001>/Data Type Conversion3'
         *  Switch: '<S1004>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_ExternalTemp_FD3_Value((((float32)
            rtb_Switch5_jpe) * 0.5F) - 85.0F);

        /* Switch: '<S1008>/Switch5' incorporates:
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_CRC_Failg'
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_E2E_Faild'
         *  Logic: '<S1008>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_E2E_Faild))
        {
            /* Switch: '<S1008>/Switch5' incorporates:
             *  UnitDelay: '<S1008>/Unit Delay'
             */
            rtb_Switch5_mrp = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_czz;
        }
        else
        {
            /* Switch: '<S1008>/Switch5' incorporates:
             *  DataStoreRead: '<S1001>/DataStore_VeSR1N_b_FrontWiperMoveSts'
             */
            rtb_Switch5_mrp = SR1B_BLUEN_ac_DW.VeSR1N_b_FrontWiperMoveSts;
        }

        /* End of Switch: '<S1008>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_FrontWiperMoveSts' incorporates:
         *  DataTypeConversion: '<S1001>/Data Type Conversion4'
         *  Switch: '<S1008>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_FrontWiperMoveSts_Value(((sint32)
            rtb_Switch5_mrp) != 0);

        /* Switch: '<S1005>/Switch5' incorporates:
         *  DataStoreRead: '<S1001>/VeSR1N_b_HDCFnRqstSts_SNA_Faild'
         *  Logic: '<S1005>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_HDCFnRqstSts_SNA_Faild))
        {
            /* Switch: '<S1005>/Switch5' incorporates:
             *  UnitDelay: '<S1005>/Unit Delay'
             */
            rtb_Switch5_cy = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ggo;
        }
        else
        {
            /* Switch: '<S1005>/Switch5' incorporates:
             *  DataStoreRead: '<S1001>/DataStore_VeSR1N_y_HDCFnRqstSts'
             */
            rtb_Switch5_cy = SR1B_BLUEN_ac_DW.VeSR1N_y_HDCFnRqstSts;
        }

        /* End of Switch: '<S1005>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_HDCFnRqstSts' incorporates:
         *  DataTypeConversion: '<S1001>/Data Type Conversion5'
         *  Switch: '<S1005>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_HDCFnRqstSts_Value(rtb_Switch5_cy);

        /* Switch: '<S1009>/Switch5' incorporates:
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_CRC_Failg'
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_E2E_Faild'
         *  Logic: '<S1009>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_E2E_Faild))
        {
            /* Switch: '<S1009>/Switch5' incorporates:
             *  UnitDelay: '<S1009>/Unit Delay'
             */
            rtb_Switch5_g4s = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ni;
        }
        else
        {
            /* Switch: '<S1009>/Switch5' incorporates:
             *  DataStoreRead: '<S1001>/DataStore_VeSR1N_y_PowerModeSts'
             */
            rtb_Switch5_g4s = SR1B_BLUEN_ac_DW.VeSR1N_y_PowerModeSts;
        }

        /* End of Switch: '<S1009>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PowerModeSts' incorporates:
         *  DataTypeConversion: '<S1001>/Data Type Conversion6'
         *  Switch: '<S1009>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PowerModeSts_Value(rtb_Switch5_g4s);

        /* Switch: '<S1010>/Switch5' incorporates:
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_CRC_Failg'
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_E2E_Faild'
         *  Logic: '<S1010>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_E2E_Faild))
        {
            /* Switch: '<S1010>/Switch5' incorporates:
             *  UnitDelay: '<S1010>/Unit Delay'
             */
            rtb_Switch5_cff = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_d0h;
        }
        else
        {
            /* Switch: '<S1010>/Switch5' incorporates:
             *  DataStoreRead: '<S1001>/DataStore_VeSR1N_b_RearFogLightSts'
             */
            rtb_Switch5_cff = SR1B_BLUEN_ac_DW.VeSR1N_b_RearFogLightSts;
        }

        /* End of Switch: '<S1010>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_RearFogLightSts' incorporates:
         *  DataTypeConversion: '<S1001>/Data Type Conversion7'
         *  Switch: '<S1010>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_RearFogLightSts_Value(((sint32)rtb_Switch5_cff)
            != 0);

        /* Switch: '<S1011>/Switch5' incorporates:
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_CRC_Failg'
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_E2E_Faild'
         *  Logic: '<S1011>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_E2E_Faild))
        {
            /* Switch: '<S1011>/Switch5' incorporates:
             *  UnitDelay: '<S1011>/Unit Delay'
             */
            rtb_Switch5_jju = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pso;
        }
        else
        {
            /* Switch: '<S1011>/Switch5' incorporates:
             *  DataStoreRead: '<S1001>/DataStore_VeSR1N_b_RHatchSts'
             */
            rtb_Switch5_jju = SR1B_BLUEN_ac_DW.VeSR1N_b_RHatchSts;
        }

        /* End of Switch: '<S1011>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_RHatchSts' incorporates:
         *  DataTypeConversion: '<S1001>/Data Type Conversion8'
         *  Switch: '<S1011>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_RHatchSts_Value(((sint32)rtb_Switch5_jju) != 0);

        /* Outport: '<Root>/VeSR1B_y_DoorLockLastElSts_SigSts' incorporates:
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_CRC_Faild'
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_E2E_Faild'
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_MC_Faild'
         *  DataStoreRead: '<S1001>/VeSR1N_b_DoorLockLastElSts_SNA_Faild'
         *  Product: '<S1003>/Product'
         *  Product: '<S1003>/Product1'
         *  Product: '<S1003>/Product2'
         *  Product: '<S1003>/Product3'
         *  Product: '<S1003>/Product4'
         *  Sum: '<S1003>/Add'
         */
        (void)Rte_Write_VeSR1B_y_DoorLockLastElSts_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_DoorLockLastElSts_SNA_ ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_ExternalTemp_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_CRC_Faild'
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_E2E_Faild'
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_MC_Faild'
         *  DataStoreRead: '<S1001>/VeSR1N_b_ExternalTemperature_SNA_Faild'
         *  Product: '<S1004>/Product'
         *  Product: '<S1004>/Product1'
         *  Product: '<S1004>/Product2'
         *  Product: '<S1004>/Product3'
         *  Product: '<S1004>/Product4'
         *  Sum: '<S1004>/Add'
         */
        (void)Rte_Write_VeSR1B_y_ExternalTemp_FD3_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_ExternalTemperature_SN ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_HDCFnRqstSts_SigSts' incorporates:
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_CRC_Faild'
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_E2E_Faild'
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_MC_Faild'
         *  DataStoreRead: '<S1001>/VeSR1N_b_HDCFnRqstSts_SNA_Faild'
         *  Product: '<S1005>/Product'
         *  Product: '<S1005>/Product1'
         *  Product: '<S1005>/Product2'
         *  Product: '<S1005>/Product3'
         *  Product: '<S1005>/Product4'
         *  Sum: '<S1005>/Add'
         */
        (void)Rte_Write_VeSR1B_y_HDCFnRqstSts_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_MC_Faild ?
                                1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_HDCFnRqstSts_SNA_Faild ? 1 : 0)
                      * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BonnetSts_SigSts' incorporates:
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_CRC_Faild'
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_E2E_Faild'
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_MC_Faild'
         *  Product: '<S1006>/Product'
         *  Product: '<S1006>/Product1'
         *  Product: '<S1006>/Product2'
         *  Product: '<S1006>/Product4'
         *  Sum: '<S1006>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BonnetSts_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_MC_Faild ?
                                1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_E2E_Faild ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_DriverDoorSts_SigSts' incorporates:
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_CRC_Faild'
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_E2E_Faild'
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_MC_Faild'
         *  Product: '<S1007>/Product'
         *  Product: '<S1007>/Product1'
         *  Product: '<S1007>/Product2'
         *  Product: '<S1007>/Product4'
         *  Sum: '<S1007>/Add'
         */
        (void)Rte_Write_VeSR1B_y_DriverDoorSts_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_MC_Faild ?
                                1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_E2E_Faild ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_FrontWiperMoveSts_SigSts' incorporates:
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_CRC_Faild'
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_E2E_Faild'
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_MC_Faild'
         *  Product: '<S1008>/Product'
         *  Product: '<S1008>/Product1'
         *  Product: '<S1008>/Product2'
         *  Product: '<S1008>/Product4'
         *  Sum: '<S1008>/Add'
         */
        (void)Rte_Write_VeSR1B_y_FrontWiperMoveSts_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PowerModeSts_SigSts' incorporates:
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_CRC_Faild'
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_E2E_Faild'
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_MC_Faild'
         *  Product: '<S1009>/Product'
         *  Product: '<S1009>/Product1'
         *  Product: '<S1009>/Product2'
         *  Product: '<S1009>/Product4'
         *  Sum: '<S1009>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PowerModeSts_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_MC_Faild ?
                                1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_E2E_Faild ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_RearFogLightSts_SigSts' incorporates:
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_CRC_Faild'
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_E2E_Faild'
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_MC_Faild'
         *  Product: '<S1010>/Product'
         *  Product: '<S1010>/Product1'
         *  Product: '<S1010>/Product2'
         *  Product: '<S1010>/Product4'
         *  Sum: '<S1010>/Add'
         */
        (void)Rte_Write_VeSR1B_y_RearFogLightSts_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_MC_Faild ?
                                1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_E2E_Faild ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_RHatchSts_SigSts' incorporates:
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_CRC_Faild'
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_E2E_Faild'
         *  DataStoreRead: '<S1001>/VeSR1N_b_BCM_FD_9_FD3_MC_Faild'
         *  Product: '<S1011>/Product'
         *  Product: '<S1011>/Product1'
         *  Product: '<S1011>/Product2'
         *  Product: '<S1011>/Product4'
         *  Sum: '<S1011>/Add'
         */
        (void)Rte_Write_VeSR1B_y_RHatchSts_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_MC_Faild ?
                                1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_E2E_Faild ? 1 : 0)
                      * 16)))));

        /* Update for UnitDelay: '<S1003>/Unit Delay' incorporates:
         *  Switch: '<S1003>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mfl = rtb_Switch5_pvu;

        /* Update for UnitDelay: '<S1006>/Unit Delay' incorporates:
         *  Switch: '<S1006>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lut = rtb_Switch5_dr;

        /* Update for UnitDelay: '<S1007>/Unit Delay' incorporates:
         *  Switch: '<S1007>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ari = rtb_Switch5_mp;

        /* Update for UnitDelay: '<S1004>/Unit Delay' incorporates:
         *  Switch: '<S1004>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ej = rtb_Switch5_jpe;

        /* Update for UnitDelay: '<S1008>/Unit Delay' incorporates:
         *  Switch: '<S1008>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_czz = rtb_Switch5_mrp;

        /* Update for UnitDelay: '<S1005>/Unit Delay' incorporates:
         *  Switch: '<S1005>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ggo = rtb_Switch5_cy;

        /* Update for UnitDelay: '<S1009>/Unit Delay' incorporates:
         *  Switch: '<S1009>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ni = rtb_Switch5_g4s;

        /* Update for UnitDelay: '<S1010>/Unit Delay' incorporates:
         *  Switch: '<S1010>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_d0h = rtb_Switch5_cff;

        /* Update for UnitDelay: '<S1011>/Unit Delay' incorporates:
         *  Switch: '<S1011>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pso = rtb_Switch5_jju;
    }

    /* End of Logic: '<S982>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S982>/BCM_FD_9_FD3_Time' */

    /* Merge: '<S28>/SR1N_b_BCM_FD_9_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S982>/VeSR1N_b_BCM_FD_9_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_9_FD3_Time_VeSR1N_b_BCM_FD_9_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_l2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BCM_FD_9_FD3_Pkt' */
}

/* Model step function for TID31 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BRAKE_FD_1_FD14_Time(void)
                                 /* Explicit Task: TESR1B_BRAKE_FD_1_FD14_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_BRAKE_FD_1_FD14_Ne;
    uint16 rtb_Switch5_due;
    uint16 rtb_Switch5_fj;
    uint16 rtb_Switch5_kk;
    uint8 rtb_Switch5_bc;
    uint8 rtb_Switch5_d;
    boolean rtb_TmpSignalConversionAtVeSR_d;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BRAKE_FD_1_FD14_Pkt' incorporates:
     *  SubSystem: '<S29>/BRAKE_FD_1_FD14_Time'
     */
    /* SignalConversion generated from: '<S1014>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S29>/SR1N_b_BRAKE_FD_1_FD14_NewEvent_merge'
     */
    rtb_VeSR1N_b_BRAKE_FD_1_FD14_Ne =
        Rte_IrvRead_SR1B_BRAKE_FD_1_FD14_Time_VeSR1N_b_BRAKE_FD_1_FD14_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S1014>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S29>/SR1N_b_BRAKE_FD_1_FD14_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_d =
        Rte_IrvRead_SR1B_BRAKE_FD_1_FD14_Time_VeSR1N_b_BRAKE_FD_1_FD14_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S1014>/BRAKE_FD_1_FD14_Time' incorporates:
     *  EnablePort: '<S1033>/Enable'
     */
    /* Logic: '<S1014>/Logical Operator1' incorporates:
     *  Constant: '<S1034>/Calib'
     */
    if (rtb_VeSR1N_b_BRAKE_FD_1_FD14_Ne && (KeSR1B_b_BRAKE_FD_1_FD14_Enbl))
    {
        /* Gain: '<S1033>/Gain2' incorporates:
         *  Constant: '<S1033>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_gl = false;

        /* Logic: '<S1035>/Logical Operator' incorporates:
         *  DataStoreRead: '<S1033>/VeSR1N_b_BRAKE_FD_1_FD14_CRC_Failg'
         *  DataStoreRead: '<S1033>/VeSR1N_b_BRAKE_FD_1_FD14_E2E_Faild'
         *  Logic: '<S1036>/Logical Operator'
         *  Logic: '<S1037>/Logical Operator'
         *  Logic: '<S1038>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD14_CRC_Fa) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD14_E2E_Fa));

        /* Switch: '<S1035>/Switch5' incorporates:
         *  DataStoreRead: '<S1033>/VeSR1N_b_BrkTrq_SNA_Faild'
         *  Logic: '<S1035>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BrkTrq_SNA_Faild))
        {
            /* Switch: '<S1035>/Switch5' incorporates:
             *  UnitDelay: '<S1035>/Unit Delay'
             */
            rtb_Switch5_fj = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pb;
        }
        else
        {
            /* Switch: '<S1035>/Switch5' incorporates:
             *  DataStoreRead: '<S1033>/DataStore_VeSR1N_M_BrkTrq_FD14'
             */
            rtb_Switch5_fj = SR1B_BLUEN_ac_DW.VeSR1N_M_BrkTrq_FD14;
        }

        /* End of Switch: '<S1035>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_BrkTrq_FD14' incorporates:
         *  DataTypeConversion: '<S1033>/Data Type Conversion'
         *  Switch: '<S1035>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_BrkTrq_FD14_Value(((float32)rtb_Switch5_fj) *
            3.0F);

        /* Switch: '<S1039>/Switch5' incorporates:
         *  DataStoreRead: '<S1033>/VeSR1N_b_BRAKE_FD_1_FD14_CRC_Failg'
         *  DataStoreRead: '<S1033>/VeSR1N_b_BRAKE_FD_1_FD14_E2E_Faild'
         *  Logic: '<S1039>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD14_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD14_E2E_Fa))
        {
            /* Switch: '<S1039>/Switch5' incorporates:
             *  UnitDelay: '<S1039>/Unit Delay'
             */
            rtb_Switch5_bc = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_di;
        }
        else
        {
            /* Switch: '<S1039>/Switch5' incorporates:
             *  DataStoreRead: '<S1033>/VeSR1N_b_Brk_Thermdl_FD14'
             */
            rtb_Switch5_bc = SR1B_BLUEN_ac_DW.VeSR1N_b_Brk_Thermdl_FD14;
        }

        /* End of Switch: '<S1039>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_Brk_Thermdl_FD14' incorporates:
         *  DataTypeConversion: '<S1033>/Data Type Conversion1'
         *  Switch: '<S1039>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_Brk_Thermdl_FD14_Value(((sint32)rtb_Switch5_bc)
            != 0);

        /* Switch: '<S1036>/Switch5' incorporates:
         *  DataStoreRead: '<S1033>/VeSR1N_b_BrkTrq_Driver_SNA_Faild'
         *  Logic: '<S1036>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BrkTrq_Driver_SNA_Fail))
        {
            /* Switch: '<S1036>/Switch5' incorporates:
             *  UnitDelay: '<S1036>/Unit Delay'
             */
            rtb_Switch5_due = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mi;
        }
        else
        {
            /* Switch: '<S1036>/Switch5' incorporates:
             *  DataStoreRead: '<S1033>/DataStore_VeSR1N_M_BrkTrq_Driver_FD14'
             */
            rtb_Switch5_due = SR1B_BLUEN_ac_DW.VeSR1N_M_BrkTrq_Driver_FD14;
        }

        /* End of Switch: '<S1036>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_BrkTrq_Driver_FD14' incorporates:
         *  DataTypeConversion: '<S1033>/Data Type Conversion2'
         *  Switch: '<S1036>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_BrkTrq_Driver_FD14_Value(((float32)
            rtb_Switch5_due) * 3.0F);

        /* Switch: '<S1037>/Switch5' incorporates:
         *  DataStoreRead: '<S1033>/VeSR1N_b_ExternalBrkRequestsDisabled_SNA_Faild'
         *  Logic: '<S1037>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_ExternalBrkRequestsDis))
        {
            /* Switch: '<S1037>/Switch5' incorporates:
             *  UnitDelay: '<S1037>/Unit Delay'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oo2;
        }
        else
        {
            /* Switch: '<S1037>/Switch5' incorporates:
             *  DataStoreRead: '<S1033>/DataStore_VeSR1N_y_ExtBrkReqsDsbld_FD14'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.VeSR1N_y_ExtBrkReqsDsbld_FD14;
        }

        /* End of Switch: '<S1037>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_ExtBrkReqsDsbld_FD14' incorporates:
         *  DataTypeConversion: '<S1033>/Data Type Conversion3'
         *  Switch: '<S1037>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_ExtBrkReqsDsbld_FD14_Value(rtb_Switch5_d);

        /* Switch: '<S1038>/Switch5' incorporates:
         *  DataStoreRead: '<S1033>/VeSR1N_b_REF_VEH_SPEED_SNA_Faild'
         *  Logic: '<S1038>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_REF_VEH_SPEED_SNA_Fail))
        {
            /* Switch: '<S1038>/Switch5' incorporates:
             *  UnitDelay: '<S1038>/Unit Delay'
             */
            rtb_Switch5_kk = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ayv;
        }
        else
        {
            /* Switch: '<S1038>/Switch5' incorporates:
             *  DataStoreRead: '<S1033>/DataStore_VeSR1N_v_REF_VEH_SPEED_FD14'
             */
            rtb_Switch5_kk = SR1B_BLUEN_ac_DW.VeSR1N_v_REF_VEH_SPEED_FD14;
        }

        /* End of Switch: '<S1038>/Switch5' */

        /* Outport: '<Root>/VeSR1B_v_REF_VEH_SPEED_FD14' incorporates:
         *  DataTypeConversion: '<S1033>/Data Type Conversion4'
         *  Switch: '<S1038>/Switch5'
         */
        (void)Rte_Write_VeSR1B_v_REF_VEH_SPEED_FD14_Value(((float32)
            rtb_Switch5_kk) * 0.5F);

        /* Outport: '<Root>/VeSR1B_y_BrkTrq_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1033>/VeSR1N_b_BRAKE_FD_1_FD14_CRC_Faild'
         *  DataStoreRead: '<S1033>/VeSR1N_b_BRAKE_FD_1_FD14_E2E_Faild'
         *  DataStoreRead: '<S1033>/VeSR1N_b_BRAKE_FD_1_FD14_MC_Faild'
         *  DataStoreRead: '<S1033>/VeSR1N_b_BrkTrq_SNA_Faild'
         *  Product: '<S1035>/Product'
         *  Product: '<S1035>/Product1'
         *  Product: '<S1035>/Product2'
         *  Product: '<S1035>/Product3'
         *  Product: '<S1035>/Product4'
         *  Sum: '<S1035>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BrkTrq_FD14_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD14_CRC__j ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD14_MC_Fai
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BrkTrq_SNA_Faild ? 1 : 0) * 8))))
            + ((uint32)((sint32)
                        ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD14_E2E_Fa ? 1 :
                          0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BrkTrq_Driver_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1033>/VeSR1N_b_BRAKE_FD_1_FD14_CRC_Faild'
         *  DataStoreRead: '<S1033>/VeSR1N_b_BRAKE_FD_1_FD14_E2E_Faild'
         *  DataStoreRead: '<S1033>/VeSR1N_b_BRAKE_FD_1_FD14_MC_Faild'
         *  DataStoreRead: '<S1033>/VeSR1N_b_BrkTrq_Driver_SNA_Faild'
         *  Product: '<S1036>/Product'
         *  Product: '<S1036>/Product1'
         *  Product: '<S1036>/Product2'
         *  Product: '<S1036>/Product3'
         *  Product: '<S1036>/Product4'
         *  Sum: '<S1036>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BrkTrq_Driver_FD14_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD14_CRC__j ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD14_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BrkTrq_Driver_SNA_Fail
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD14_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_ExtBrkReqsDsbld_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1033>/VeSR1N_b_BRAKE_FD_1_FD14_CRC_Faild'
         *  DataStoreRead: '<S1033>/VeSR1N_b_BRAKE_FD_1_FD14_E2E_Faild'
         *  DataStoreRead: '<S1033>/VeSR1N_b_BRAKE_FD_1_FD14_MC_Faild'
         *  DataStoreRead: '<S1033>/VeSR1N_b_ExternalBrkRequestsDisabled_SNA_Faild'
         *  Product: '<S1037>/Product'
         *  Product: '<S1037>/Product1'
         *  Product: '<S1037>/Product2'
         *  Product: '<S1037>/Product3'
         *  Product: '<S1037>/Product4'
         *  Sum: '<S1037>/Add'
         */
        (void)Rte_Write_VeSR1B_y_ExtBrkReqsDsbld_FD14_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD14_CRC__j ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD14_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_ExternalBrkRequestsDis
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD14_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_REF_VEH_SPEED_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1033>/VeSR1N_b_BRAKE_FD_1_FD14_CRC_Faild'
         *  DataStoreRead: '<S1033>/VeSR1N_b_BRAKE_FD_1_FD14_E2E_Faild'
         *  DataStoreRead: '<S1033>/VeSR1N_b_BRAKE_FD_1_FD14_MC_Faild'
         *  DataStoreRead: '<S1033>/VeSR1N_b_REF_VEH_SPEED_SNA_Faild'
         *  Product: '<S1038>/Product'
         *  Product: '<S1038>/Product1'
         *  Product: '<S1038>/Product2'
         *  Product: '<S1038>/Product3'
         *  Product: '<S1038>/Product4'
         *  Sum: '<S1038>/Add'
         */
        (void)Rte_Write_VeSR1B_y_REF_VEH_SPEED_FD14_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD14_CRC__j ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD14_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_REF_VEH_SPEED_SNA_Fail
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD14_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_Brk_Thermdl_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1033>/VeSR1N_b_BRAKE_FD_1_FD14_CRC_Faild'
         *  DataStoreRead: '<S1033>/VeSR1N_b_BRAKE_FD_1_FD14_E2E_Faild'
         *  DataStoreRead: '<S1033>/VeSR1N_b_BRAKE_FD_1_FD14_MC_Faild'
         *  Product: '<S1039>/Product'
         *  Product: '<S1039>/Product1'
         *  Product: '<S1039>/Product2'
         *  Product: '<S1039>/Product4'
         *  Sum: '<S1039>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Brk_Thermdl_FD14_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD14_CRC__j ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD14_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD14_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S1035>/Unit Delay' incorporates:
         *  Switch: '<S1035>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pb = rtb_Switch5_fj;

        /* Update for UnitDelay: '<S1039>/Unit Delay' incorporates:
         *  Switch: '<S1039>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_di = rtb_Switch5_bc;

        /* Update for UnitDelay: '<S1036>/Unit Delay' incorporates:
         *  Switch: '<S1036>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mi = rtb_Switch5_due;

        /* Update for UnitDelay: '<S1037>/Unit Delay' incorporates:
         *  Switch: '<S1037>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oo2 = rtb_Switch5_d;

        /* Update for UnitDelay: '<S1038>/Unit Delay' incorporates:
         *  Switch: '<S1038>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ayv = rtb_Switch5_kk;
    }

    /* End of Logic: '<S1014>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S1014>/BRAKE_FD_1_FD14_Time' */

    /* Merge: '<S29>/SR1N_b_BRAKE_FD_1_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1014>/VeSR1N_b_BRAKE_FD_1_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_1_FD14_Time_VeSR1N_b_BRAKE_FD_1_FD14_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_gl);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BRAKE_FD_1_FD14_Pkt' */
}

/* Model step function for TID32 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BRAKE_FD_1_FD3_Time(void)
                                  /* Explicit Task: TESR1B_BRAKE_FD_1_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_BRAKE_FD_1_FD3_New;
    uint16 rtb_Switch5_gdj;
    uint16 rtb_Switch5_jr;
    uint16 rtb_Switch5_mct;
    uint8 rtb_Switch5_bpd;
    uint8 rtb_Switch5_ck;
    uint8 rtb_Switch5_dfc;
    uint8 rtb_Switch5_m1;
    uint8 rtb_Switch5_mk2;
    boolean rtb_TmpSignalConversionAtVeSR_p;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BRAKE_FD_1_FD3_Pkt' incorporates:
     *  SubSystem: '<S30>/BRAKE_FD_1_FD3_Time'
     */
    /* SignalConversion generated from: '<S1042>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S30>/SR1N_b_BRAKE_FD_1_FD3_NewEvent_merge'
     */
    rtb_VeSR1N_b_BRAKE_FD_1_FD3_New =
        Rte_IrvRead_SR1B_BRAKE_FD_1_FD3_Time_VeSR1N_b_BRAKE_FD_1_FD3_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S1042>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S30>/SR1N_b_BRAKE_FD_1_FD3_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_p =
        Rte_IrvRead_SR1B_BRAKE_FD_1_FD3_Time_VeSR1N_b_BRAKE_FD_1_FD3_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S1042>/BRAKE_FD_1_FD3_Time' incorporates:
     *  EnablePort: '<S1061>/Enable'
     */
    /* Logic: '<S1042>/Logical Operator1' incorporates:
     *  Constant: '<S1062>/Calib'
     */
    if (rtb_VeSR1N_b_BRAKE_FD_1_FD3_New && (KeSR1B_b_BRAKE_FD_1_FD3_Enbl))
    {
        /* Gain: '<S1061>/Gain2' incorporates:
         *  Constant: '<S1061>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_ay = false;

        /* Logic: '<S1063>/Logical Operator' incorporates:
         *  DataStoreRead: '<S1061>/VeSR1N_b_BRAKE_FD_1_FD3_CRC_Failg'
         *  DataStoreRead: '<S1061>/VeSR1N_b_BRAKE_FD_1_FD3_E2E_Faild'
         *  Logic: '<S1064>/Logical Operator'
         *  Logic: '<S1065>/Logical Operator'
         *  Logic: '<S1066>/Logical Operator'
         *  Logic: '<S1067>/Logical Operator'
         *  Logic: '<S1068>/Logical Operator'
         *  Logic: '<S1069>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD3_CRC_Fai) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD3_E2E_Fai));

        /* Switch: '<S1063>/Switch5' incorporates:
         *  DataStoreRead: '<S1061>/VeSR1N_b_BrkTrq_SNA_Faild'
         *  Logic: '<S1063>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BrkTrq_SNA_Faild_f))
        {
            /* Switch: '<S1063>/Switch5' incorporates:
             *  UnitDelay: '<S1063>/Unit Delay'
             */
            rtb_Switch5_jr = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pkh;
        }
        else
        {
            /* Switch: '<S1063>/Switch5' incorporates:
             *  DataStoreRead: '<S1061>/DataStore_VeSR1N_M_BrkTrq_FD3'
             */
            rtb_Switch5_jr = SR1B_BLUEN_ac_DW.VeSR1N_M_BrkTrq_FD3;
        }

        /* End of Switch: '<S1063>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_BrkTrq_FD3' incorporates:
         *  DataTypeConversion: '<S1061>/Data Type Conversion'
         *  Switch: '<S1063>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_BrkTrq_FD3_Value(((float32)rtb_Switch5_jr) *
            3.0F);

        /* Switch: '<S1070>/Switch5' incorporates:
         *  DataStoreRead: '<S1061>/VeSR1N_b_BRAKE_FD_1_FD3_CRC_Failg'
         *  DataStoreRead: '<S1061>/VeSR1N_b_BRAKE_FD_1_FD3_E2E_Faild'
         *  Logic: '<S1070>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD3_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD3_E2E_Fai))
        {
            /* Switch: '<S1070>/Switch5' incorporates:
             *  UnitDelay: '<S1070>/Unit Delay'
             */
            rtb_Switch5_m1 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fzu;
        }
        else
        {
            /* Switch: '<S1070>/Switch5' incorporates:
             *  DataStoreRead: '<S1061>/VeSR1N_b_Brk_Thermdl_FD3'
             */
            rtb_Switch5_m1 = SR1B_BLUEN_ac_DW.VeSR1N_b_Brk_Thermdl_FD3;
        }

        /* End of Switch: '<S1070>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_Brk_Thermdl_FD3' incorporates:
         *  DataTypeConversion: '<S1061>/Data Type Conversion1'
         *  Switch: '<S1070>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_Brk_Thermdl_FD3_Value(((sint32)rtb_Switch5_m1)
            != 0);

        /* Switch: '<S1064>/Switch5' incorporates:
         *  DataStoreRead: '<S1061>/VeSR1N_b_BrkTrq_Driver_SNA_Faild'
         *  Logic: '<S1064>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BrkTrq_Driver_SNA_Fa_m))
        {
            /* Switch: '<S1064>/Switch5' incorporates:
             *  UnitDelay: '<S1064>/Unit Delay'
             */
            rtb_Switch5_mct = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_iv;
        }
        else
        {
            /* Switch: '<S1064>/Switch5' incorporates:
             *  DataStoreRead: '<S1061>/DataStore_VeSR1N_M_BrkTrq_Driver_FD3'
             */
            rtb_Switch5_mct = SR1B_BLUEN_ac_DW.VeSR1N_M_BrkTrq_Driver_FD3;
        }

        /* End of Switch: '<S1064>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_BrkTrq_Driver_FD3' incorporates:
         *  DataTypeConversion: '<S1061>/Data Type Conversion2'
         *  Switch: '<S1064>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_BrkTrq_Driver_FD3_Value(((float32)
            rtb_Switch5_mct) * 3.0F);

        /* Switch: '<S1065>/Switch5' incorporates:
         *  DataStoreRead: '<S1061>/VeSR1N_b_eBurn_Stages_SNA_Faild'
         *  Logic: '<S1065>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_eBurn_Stages_SNA_Faild))
        {
            /* Switch: '<S1065>/Switch5' incorporates:
             *  UnitDelay: '<S1065>/Unit Delay'
             */
            rtb_Switch5_bpd = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_o5w;
        }
        else
        {
            /* Switch: '<S1065>/Switch5' incorporates:
             *  DataStoreRead: '<S1061>/DataStore_VeSR1N_y_eBurn_Stages'
             */
            rtb_Switch5_bpd = SR1B_BLUEN_ac_DW.VeSR1N_y_eBurn_Stages;
        }

        /* End of Switch: '<S1065>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_eBurn_Stages' incorporates:
         *  DataTypeConversion: '<S1061>/Data Type Conversion3'
         *  Switch: '<S1065>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_eBurn_Stages_Value(rtb_Switch5_bpd);

        /* Switch: '<S1066>/Switch5' incorporates:
         *  DataStoreRead: '<S1061>/VeSR1N_b_ExternalBrkRequestsDisabled_SNA_Faild'
         *  Logic: '<S1066>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_ExternalBrkRequestsD_p))
        {
            /* Switch: '<S1066>/Switch5' incorporates:
             *  UnitDelay: '<S1066>/Unit Delay'
             */
            rtb_Switch5_ck = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cdx;
        }
        else
        {
            /* Switch: '<S1066>/Switch5' incorporates:
             *  DataStoreRead: '<S1061>/DataStore_VeSR1N_y_ExtBrkReqsDisabled_FD3'
             */
            rtb_Switch5_ck = SR1B_BLUEN_ac_DW.VeSR1N_y_ExtBrkReqsDisabled_FD3;
        }

        /* End of Switch: '<S1066>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_ExtBrkReqsDisabled_FD3' incorporates:
         *  DataTypeConversion: '<S1061>/Data Type Conversion4'
         *  Switch: '<S1066>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_ExtBrkReqsDisabled_FD3_Value(rtb_Switch5_ck);

        /* Switch: '<S1067>/Switch5' incorporates:
         *  DataStoreRead: '<S1061>/VeSR1N_b_REF_VEH_SPEED_SNA_Faild'
         *  Logic: '<S1067>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_REF_VEH_SPEED_SNA_Fa_b))
        {
            /* Switch: '<S1067>/Switch5' incorporates:
             *  UnitDelay: '<S1067>/Unit Delay'
             */
            rtb_Switch5_gdj = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pt;
        }
        else
        {
            /* Switch: '<S1067>/Switch5' incorporates:
             *  DataStoreRead: '<S1061>/DataStore_VeSR1N_v_REF_VEH_SPEED_FD3'
             */
            rtb_Switch5_gdj = SR1B_BLUEN_ac_DW.VeSR1N_v_REF_VEH_SPEED_FD3;
        }

        /* End of Switch: '<S1067>/Switch5' */

        /* Outport: '<Root>/VeSR1B_v_REF_VEH_SPEED_FD3' incorporates:
         *  DataTypeConversion: '<S1061>/Data Type Conversion5'
         *  Switch: '<S1067>/Switch5'
         */
        (void)Rte_Write_VeSR1B_v_REF_VEH_SPEED_FD3_Value(((float32)
            rtb_Switch5_gdj) * 0.5F);

        /* Switch: '<S1068>/Switch5' incorporates:
         *  DataStoreRead: '<S1061>/VeSR1N_b_SelectSpdSts_SNA_Faild'
         *  Logic: '<S1068>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_SelectSpdSts_SNA_Faild))
        {
            /* Switch: '<S1068>/Switch5' incorporates:
             *  UnitDelay: '<S1068>/Unit Delay'
             */
            rtb_Switch5_dfc = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nuz;
        }
        else
        {
            /* Switch: '<S1068>/Switch5' incorporates:
             *  DataStoreRead: '<S1061>/DataStore_VeSR1N_y_SelectSpdSts'
             */
            rtb_Switch5_dfc = SR1B_BLUEN_ac_DW.VeSR1N_y_SelectSpdSts;
        }

        /* End of Switch: '<S1068>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_SelectSpdSts' incorporates:
         *  DataTypeConversion: '<S1061>/Data Type Conversion6'
         *  Switch: '<S1068>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_SelectSpdSts_Value(rtb_Switch5_dfc);

        /* Switch: '<S1069>/Switch5' incorporates:
         *  DataStoreRead: '<S1061>/VeSR1N_b_VehicleStandStillSts_SNA_Faild'
         *  Logic: '<S1069>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_VehicleStandStillSts_S))
        {
            /* Switch: '<S1069>/Switch5' incorporates:
             *  UnitDelay: '<S1069>/Unit Delay'
             */
            rtb_Switch5_mk2 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f40t;
        }
        else
        {
            /* Switch: '<S1069>/Switch5' incorporates:
             *  DataStoreRead: '<S1061>/DataStore_VeSR1N_y_VehicleStandStillSts'
             */
            rtb_Switch5_mk2 = SR1B_BLUEN_ac_DW.VeSR1N_y_VehicleStandStillSts;
        }

        /* End of Switch: '<S1069>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_VehicleStandStillSts' incorporates:
         *  DataTypeConversion: '<S1061>/Data Type Conversion7'
         *  Switch: '<S1069>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_VehicleStandStillSts_Value(rtb_Switch5_mk2);

        /* Outport: '<Root>/VeSR1B_y_BrkTrq_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1061>/VeSR1N_b_BRAKE_FD_1_FD3_CRC_Faild'
         *  DataStoreRead: '<S1061>/VeSR1N_b_BRAKE_FD_1_FD3_E2E_Faild'
         *  DataStoreRead: '<S1061>/VeSR1N_b_BRAKE_FD_1_FD3_MC_Faild'
         *  DataStoreRead: '<S1061>/VeSR1N_b_BrkTrq_SNA_Faild'
         *  Product: '<S1063>/Product'
         *  Product: '<S1063>/Product1'
         *  Product: '<S1063>/Product2'
         *  Product: '<S1063>/Product3'
         *  Product: '<S1063>/Product4'
         *  Sum: '<S1063>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BrkTrq_FD3_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD3_CRC_F_l ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD3_MC_Fail
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BrkTrq_SNA_Faild_f ? 1 : 0) * 8))))
            + ((uint32)((sint32)
                        ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD3_E2E_Fai ? 1 :
                          0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BrkTrq_Driver_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1061>/VeSR1N_b_BRAKE_FD_1_FD3_CRC_Faild'
         *  DataStoreRead: '<S1061>/VeSR1N_b_BRAKE_FD_1_FD3_E2E_Faild'
         *  DataStoreRead: '<S1061>/VeSR1N_b_BRAKE_FD_1_FD3_MC_Faild'
         *  DataStoreRead: '<S1061>/VeSR1N_b_BrkTrq_Driver_SNA_Faild'
         *  Product: '<S1064>/Product'
         *  Product: '<S1064>/Product1'
         *  Product: '<S1064>/Product2'
         *  Product: '<S1064>/Product3'
         *  Product: '<S1064>/Product4'
         *  Sum: '<S1064>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BrkTrq_Driver_FD3_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD3_CRC_F_l ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BrkTrq_Driver_SNA_Fa_m
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_eBurn_Stages_SigSts' incorporates:
         *  DataStoreRead: '<S1061>/VeSR1N_b_BRAKE_FD_1_FD3_CRC_Faild'
         *  DataStoreRead: '<S1061>/VeSR1N_b_BRAKE_FD_1_FD3_E2E_Faild'
         *  DataStoreRead: '<S1061>/VeSR1N_b_BRAKE_FD_1_FD3_MC_Faild'
         *  DataStoreRead: '<S1061>/VeSR1N_b_eBurn_Stages_SNA_Faild'
         *  Product: '<S1065>/Product'
         *  Product: '<S1065>/Product1'
         *  Product: '<S1065>/Product2'
         *  Product: '<S1065>/Product3'
         *  Product: '<S1065>/Product4'
         *  Sum: '<S1065>/Add'
         */
        (void)Rte_Write_VeSR1B_y_eBurn_Stages_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD3_CRC_F_l ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD3_MC_Fail
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_eBurn_Stages_SNA_Faild ? 1 : 0)
                      * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_ExtBrkReqsDisabled_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1061>/VeSR1N_b_BRAKE_FD_1_FD3_CRC_Faild'
         *  DataStoreRead: '<S1061>/VeSR1N_b_BRAKE_FD_1_FD3_E2E_Faild'
         *  DataStoreRead: '<S1061>/VeSR1N_b_BRAKE_FD_1_FD3_MC_Faild'
         *  DataStoreRead: '<S1061>/VeSR1N_b_ExternalBrkRequestsDisabled_SNA_Faild'
         *  Product: '<S1066>/Product'
         *  Product: '<S1066>/Product1'
         *  Product: '<S1066>/Product2'
         *  Product: '<S1066>/Product3'
         *  Product: '<S1066>/Product4'
         *  Sum: '<S1066>/Add'
         */
        (void)Rte_Write_VeSR1B_y_ExtBrkReqsDisabled_FD3_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD3_CRC_F_l ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_ExternalBrkRequestsD_p
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_REF_VEH_SPEED_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1061>/VeSR1N_b_BRAKE_FD_1_FD3_CRC_Faild'
         *  DataStoreRead: '<S1061>/VeSR1N_b_BRAKE_FD_1_FD3_E2E_Faild'
         *  DataStoreRead: '<S1061>/VeSR1N_b_BRAKE_FD_1_FD3_MC_Faild'
         *  DataStoreRead: '<S1061>/VeSR1N_b_REF_VEH_SPEED_SNA_Faild'
         *  Product: '<S1067>/Product'
         *  Product: '<S1067>/Product1'
         *  Product: '<S1067>/Product2'
         *  Product: '<S1067>/Product3'
         *  Product: '<S1067>/Product4'
         *  Sum: '<S1067>/Add'
         */
        (void)Rte_Write_VeSR1B_y_REF_VEH_SPEED_FD3_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD3_CRC_F_l ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_REF_VEH_SPEED_SNA_Fa_b
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_SelectSpdSts_SigSts' incorporates:
         *  DataStoreRead: '<S1061>/VeSR1N_b_BRAKE_FD_1_FD3_CRC_Faild'
         *  DataStoreRead: '<S1061>/VeSR1N_b_BRAKE_FD_1_FD3_E2E_Faild'
         *  DataStoreRead: '<S1061>/VeSR1N_b_BRAKE_FD_1_FD3_MC_Faild'
         *  DataStoreRead: '<S1061>/VeSR1N_b_SelectSpdSts_SNA_Faild'
         *  Product: '<S1068>/Product'
         *  Product: '<S1068>/Product1'
         *  Product: '<S1068>/Product2'
         *  Product: '<S1068>/Product3'
         *  Product: '<S1068>/Product4'
         *  Sum: '<S1068>/Add'
         */
        (void)Rte_Write_VeSR1B_y_SelectSpdSts_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD3_CRC_F_l ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD3_MC_Fail
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_SelectSpdSts_SNA_Faild ? 1 : 0)
                      * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_VehicleStandStillSts_SigSts' incorporates:
         *  DataStoreRead: '<S1061>/VeSR1N_b_BRAKE_FD_1_FD3_CRC_Faild'
         *  DataStoreRead: '<S1061>/VeSR1N_b_BRAKE_FD_1_FD3_E2E_Faild'
         *  DataStoreRead: '<S1061>/VeSR1N_b_BRAKE_FD_1_FD3_MC_Faild'
         *  DataStoreRead: '<S1061>/VeSR1N_b_VehicleStandStillSts_SNA_Faild'
         *  Product: '<S1069>/Product'
         *  Product: '<S1069>/Product1'
         *  Product: '<S1069>/Product2'
         *  Product: '<S1069>/Product3'
         *  Product: '<S1069>/Product4'
         *  Sum: '<S1069>/Add'
         */
        (void)Rte_Write_VeSR1B_y_VehicleStandStillSts_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD3_CRC_F_l ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_VehicleStandStillSts_S
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_Brk_Thermdl_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1061>/VeSR1N_b_BRAKE_FD_1_FD3_CRC_Faild'
         *  DataStoreRead: '<S1061>/VeSR1N_b_BRAKE_FD_1_FD3_E2E_Faild'
         *  DataStoreRead: '<S1061>/VeSR1N_b_BRAKE_FD_1_FD3_MC_Faild'
         *  Product: '<S1070>/Product'
         *  Product: '<S1070>/Product1'
         *  Product: '<S1070>/Product2'
         *  Product: '<S1070>/Product4'
         *  Sum: '<S1070>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Brk_Thermdl_FD3_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD3_CRC_F_l ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD3_MC_Fail
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD3_E2E_Fai ? 1 : 0)
                      * 16)))));

        /* Update for UnitDelay: '<S1063>/Unit Delay' incorporates:
         *  Switch: '<S1063>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pkh = rtb_Switch5_jr;

        /* Update for UnitDelay: '<S1070>/Unit Delay' incorporates:
         *  Switch: '<S1070>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fzu = rtb_Switch5_m1;

        /* Update for UnitDelay: '<S1064>/Unit Delay' incorporates:
         *  Switch: '<S1064>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_iv = rtb_Switch5_mct;

        /* Update for UnitDelay: '<S1065>/Unit Delay' incorporates:
         *  Switch: '<S1065>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_o5w = rtb_Switch5_bpd;

        /* Update for UnitDelay: '<S1066>/Unit Delay' incorporates:
         *  Switch: '<S1066>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cdx = rtb_Switch5_ck;

        /* Update for UnitDelay: '<S1067>/Unit Delay' incorporates:
         *  Switch: '<S1067>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pt = rtb_Switch5_gdj;

        /* Update for UnitDelay: '<S1068>/Unit Delay' incorporates:
         *  Switch: '<S1068>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nuz = rtb_Switch5_dfc;

        /* Update for UnitDelay: '<S1069>/Unit Delay' incorporates:
         *  Switch: '<S1069>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f40t = rtb_Switch5_mk2;
    }

    /* End of Logic: '<S1042>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S1042>/BRAKE_FD_1_FD3_Time' */

    /* Merge: '<S30>/SR1N_b_BRAKE_FD_1_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1042>/VeSR1N_b_BRAKE_FD_1_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_1_FD3_Time_VeSR1N_b_BRAKE_FD_1_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_ay);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BRAKE_FD_1_FD3_Pkt' */
}

/* Model step function for TID33 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BRAKE_FD_2_FD14_Time(void)
                                 /* Explicit Task: TESR1B_BRAKE_FD_2_FD14_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_BRAKE_FD_2_FD14_Ne;
    uint16 rtb_Switch5_adq;
    uint16 rtb_Switch5_gwy;
    uint16 rtb_Switch5_ow;
    uint8 rtb_Switch5_d;
    uint8 rtb_Switch5_fq;
    uint8 rtb_Switch5_hn;
    boolean rtb_TmpSignalConversionAtVeSR_d;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BRAKE_FD_2_FD14_Pkt' incorporates:
     *  SubSystem: '<S31>/BRAKE_FD_2_FD14_Time'
     */
    /* SignalConversion generated from: '<S1073>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S31>/SR1N_b_BRAKE_FD_2_FD14_NewEvent_merge'
     */
    rtb_VeSR1N_b_BRAKE_FD_2_FD14_Ne =
        Rte_IrvRead_SR1B_BRAKE_FD_2_FD14_Time_VeSR1N_b_BRAKE_FD_2_FD14_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S1073>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S31>/SR1N_b_BRAKE_FD_2_FD14_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_d =
        Rte_IrvRead_SR1B_BRAKE_FD_2_FD14_Time_VeSR1N_b_BRAKE_FD_2_FD14_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S1073>/BRAKE_FD_2_FD14_Time' incorporates:
     *  EnablePort: '<S1092>/Enable'
     */
    /* Logic: '<S1073>/Logical Operator1' incorporates:
     *  Constant: '<S1093>/Calib'
     */
    if (rtb_VeSR1N_b_BRAKE_FD_2_FD14_Ne && (KeSR1B_b_BRAKE_FD_2_FD14_Enbl))
    {
        /* Gain: '<S1092>/Gain2' incorporates:
         *  Constant: '<S1092>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_jm = false;

        /* Logic: '<S1094>/Logical Operator' incorporates:
         *  DataStoreRead: '<S1092>/VeSR1N_b_BRAKE_FD_2_FD14_CRC_Failg'
         *  DataStoreRead: '<S1092>/VeSR1N_b_BRAKE_FD_2_FD14_E2E_Faild'
         *  Logic: '<S1095>/Logical Operator'
         *  Logic: '<S1096>/Logical Operator'
         *  Logic: '<S1097>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD14_CRC_Fa) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD14_E2E_Fa));

        /* Switch: '<S1094>/Switch5' incorporates:
         *  DataStoreRead: '<S1092>/VeSR1N_b_BrakeBoostPressure_SNA_Faild'
         *  Logic: '<S1094>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BrakeBoostPressure_SNA))
        {
            /* Switch: '<S1094>/Switch5' incorporates:
             *  UnitDelay: '<S1094>/Unit Delay'
             */
            rtb_Switch5_ow = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ak;
        }
        else
        {
            /* Switch: '<S1094>/Switch5' incorporates:
             *  DataStoreRead: '<S1092>/DataStore_VeSR1N_pbar_BrkBoostPressure_FD14'
             */
            rtb_Switch5_ow = SR1B_BLUEN_ac_DW.VeSR1N_pbar_BrkBoostPressure_FD;
        }

        /* End of Switch: '<S1094>/Switch5' */

        /* Outport: '<Root>/VeSR1B_pbar_BrkBoostPressure_FD14' incorporates:
         *  DataTypeConversion: '<S1092>/Data Type Conversion'
         *  Switch: '<S1094>/Switch5'
         */
        (void)Rte_Write_VeSR1B_pbar_BrkBoostPressure_FD14_Value(((float32)
            rtb_Switch5_ow) * 0.1F);

        /* Switch: '<S1098>/Switch5' incorporates:
         *  DataStoreRead: '<S1092>/VeSR1N_b_BRAKE_FD_2_FD14_CRC_Failg'
         *  DataStoreRead: '<S1092>/VeSR1N_b_BRAKE_FD_2_FD14_E2E_Faild'
         *  Logic: '<S1098>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD14_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD14_E2E_Fa))
        {
            /* Switch: '<S1098>/Switch5' incorporates:
             *  UnitDelay: '<S1098>/Unit Delay'
             */
            rtb_Switch5_fq = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pa;
        }
        else
        {
            /* Switch: '<S1098>/Switch5' incorporates:
             *  DataStoreRead: '<S1092>/VeSR1N_b_ABSActive_FD14'
             */
            rtb_Switch5_fq = SR1B_BLUEN_ac_DW.VeSR1N_b_ABSActive_FD14;
        }

        /* End of Switch: '<S1098>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_ABSActive_FD14' incorporates:
         *  DataTypeConversion: '<S1092>/Data Type Conversion1'
         *  Switch: '<S1098>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_ABSActive_FD14_Value(((sint32)rtb_Switch5_fq)
            != 0);

        /* Switch: '<S1095>/Switch5' incorporates:
         *  DataStoreRead: '<S1092>/VeSR1N_b_BrakePedalPressure_SNA_Faild'
         *  Logic: '<S1095>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BrakePedalPressure_SNA))
        {
            /* Switch: '<S1095>/Switch5' incorporates:
             *  UnitDelay: '<S1095>/Unit Delay'
             */
            rtb_Switch5_adq = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ov;
        }
        else
        {
            /* Switch: '<S1095>/Switch5' incorporates:
             *  DataStoreRead: '<S1092>/DataStore_VeSR1N_pbar_BrkPedalPressure_FD14'
             */
            rtb_Switch5_adq = SR1B_BLUEN_ac_DW.VeSR1N_pbar_BrkPedalPressure_FD;
        }

        /* End of Switch: '<S1095>/Switch5' */

        /* Outport: '<Root>/VeSR1B_pbar_BrkPedalPressure_FD14' incorporates:
         *  DataTypeConversion: '<S1092>/Data Type Conversion2'
         *  Switch: '<S1095>/Switch5'
         */
        (void)Rte_Write_VeSR1B_pbar_BrkPedalPressure_FD14_Value(((float32)
            rtb_Switch5_adq) * 0.1F);

        /* Switch: '<S1096>/Switch5' incorporates:
         *  DataStoreRead: '<S1092>/VeSR1N_b_Brk_Stat_SNA_Faild'
         *  Logic: '<S1096>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_Brk_Stat_SNA_Faild))
        {
            /* Switch: '<S1096>/Switch5' incorporates:
             *  UnitDelay: '<S1096>/Unit Delay'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mrs;
        }
        else
        {
            /* Switch: '<S1096>/Switch5' incorporates:
             *  DataStoreRead: '<S1092>/DataStore_VeSR1N_y_Brk_Stat_FD14'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.VeSR1N_y_Brk_Stat_FD14;
        }

        /* End of Switch: '<S1096>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_Brk_Stat_FD14' incorporates:
         *  DataTypeConversion: '<S1092>/Data Type Conversion3'
         *  Switch: '<S1096>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_Brk_Stat_FD14_Value(rtb_Switch5_d);

        /* Switch: '<S1099>/Switch5' incorporates:
         *  DataStoreRead: '<S1092>/VeSR1N_b_BRAKE_FD_2_FD14_CRC_Failg'
         *  DataStoreRead: '<S1092>/VeSR1N_b_BRAKE_FD_2_FD14_E2E_Faild'
         *  Logic: '<S1099>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD14_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD14_E2E_Fa))
        {
            /* Switch: '<S1099>/Switch5' incorporates:
             *  UnitDelay: '<S1099>/Unit Delay'
             */
            rtb_Switch5_hn = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nx;
        }
        else
        {
            /* Switch: '<S1099>/Switch5' incorporates:
             *  DataStoreRead: '<S1092>/DataStore_VeSR1N_b_ESCActive_FD14'
             */
            rtb_Switch5_hn = SR1B_BLUEN_ac_DW.VeSR1N_b_ESCActive_FD14;
        }

        /* End of Switch: '<S1099>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_ESCActive_FD14' incorporates:
         *  DataTypeConversion: '<S1092>/Data Type Conversion4'
         *  Switch: '<S1099>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_ESCActive_FD14_Value(((sint32)rtb_Switch5_hn)
            != 0);

        /* Switch: '<S1097>/Switch5' incorporates:
         *  DataStoreRead: '<S1092>/VeSR1N_b_VehicleSpeedVSOSig_SNA_Faild'
         *  Logic: '<S1097>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_VehicleSpeedVSOSig_SNA))
        {
            /* Switch: '<S1097>/Switch5' incorporates:
             *  UnitDelay: '<S1097>/Unit Delay'
             */
            rtb_Switch5_gwy = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_eq;
        }
        else
        {
            /* Switch: '<S1097>/Switch5' incorporates:
             *  DataStoreRead: '<S1092>/DataStore_VeSR1N_v_VehSpeedVSOSig_FD14'
             */
            rtb_Switch5_gwy = SR1B_BLUEN_ac_DW.VeSR1N_v_VehSpeedVSOSig_FD14;
        }

        /* End of Switch: '<S1097>/Switch5' */

        /* Outport: '<Root>/VeSR1B_v_VehSpeedVSOSig_FD14' incorporates:
         *  DataTypeConversion: '<S1092>/Data Type Conversion5'
         *  Switch: '<S1097>/Switch5'
         */
        (void)Rte_Write_VeSR1B_v_VehSpeedVSOSig_FD14_Value(((float32)
            rtb_Switch5_gwy) * 0.0625F);

        /* Outport: '<Root>/VeSR1B_y_BrkBoostPressure_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1092>/VeSR1N_b_BRAKE_FD_2_FD14_CRC_Faild'
         *  DataStoreRead: '<S1092>/VeSR1N_b_BRAKE_FD_2_FD14_E2E_Faild'
         *  DataStoreRead: '<S1092>/VeSR1N_b_BRAKE_FD_2_FD14_MC_Faild'
         *  DataStoreRead: '<S1092>/VeSR1N_b_BrakeBoostPressure_SNA_Faild'
         *  Product: '<S1094>/Product'
         *  Product: '<S1094>/Product1'
         *  Product: '<S1094>/Product2'
         *  Product: '<S1094>/Product3'
         *  Product: '<S1094>/Product4'
         *  Sum: '<S1094>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BrkBoostPressure_FD14_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD14_CRC__d ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD14_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BrakeBoostPressure_SNA
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD14_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BrkPedalPressure_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1092>/VeSR1N_b_BRAKE_FD_2_FD14_CRC_Faild'
         *  DataStoreRead: '<S1092>/VeSR1N_b_BRAKE_FD_2_FD14_E2E_Faild'
         *  DataStoreRead: '<S1092>/VeSR1N_b_BRAKE_FD_2_FD14_MC_Faild'
         *  DataStoreRead: '<S1092>/VeSR1N_b_BrakePedalPressure_SNA_Faild'
         *  Product: '<S1095>/Product'
         *  Product: '<S1095>/Product1'
         *  Product: '<S1095>/Product2'
         *  Product: '<S1095>/Product3'
         *  Product: '<S1095>/Product4'
         *  Sum: '<S1095>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BrkPedalPressure_FD14_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD14_CRC__d ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD14_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BrakePedalPressure_SNA
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD14_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_Brk_Stat_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1092>/VeSR1N_b_BRAKE_FD_2_FD14_CRC_Faild'
         *  DataStoreRead: '<S1092>/VeSR1N_b_BRAKE_FD_2_FD14_E2E_Faild'
         *  DataStoreRead: '<S1092>/VeSR1N_b_BRAKE_FD_2_FD14_MC_Faild'
         *  DataStoreRead: '<S1092>/VeSR1N_b_Brk_Stat_SNA_Faild'
         *  Product: '<S1096>/Product'
         *  Product: '<S1096>/Product1'
         *  Product: '<S1096>/Product2'
         *  Product: '<S1096>/Product3'
         *  Product: '<S1096>/Product4'
         *  Sum: '<S1096>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Brk_Stat_FD14_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD14_CRC__d ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD14_MC_Fai
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_Brk_Stat_SNA_Faild ? 1 : 0) * 8))))
            + ((uint32)((sint32)
                        ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD14_E2E_Fa ? 1 :
                          0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_VehSpeedVSOSig_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1092>/VeSR1N_b_BRAKE_FD_2_FD14_CRC_Faild'
         *  DataStoreRead: '<S1092>/VeSR1N_b_BRAKE_FD_2_FD14_E2E_Faild'
         *  DataStoreRead: '<S1092>/VeSR1N_b_BRAKE_FD_2_FD14_MC_Faild'
         *  DataStoreRead: '<S1092>/VeSR1N_b_VehicleSpeedVSOSig_SNA_Faild'
         *  Product: '<S1097>/Product'
         *  Product: '<S1097>/Product1'
         *  Product: '<S1097>/Product2'
         *  Product: '<S1097>/Product3'
         *  Product: '<S1097>/Product4'
         *  Sum: '<S1097>/Add'
         */
        (void)Rte_Write_VeSR1B_y_VehSpeedVSOSig_FD14_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD14_CRC__d ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD14_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_VehicleSpeedVSOSig_SNA
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD14_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_ABSActive_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1092>/VeSR1N_b_BRAKE_FD_2_FD14_CRC_Faild'
         *  DataStoreRead: '<S1092>/VeSR1N_b_BRAKE_FD_2_FD14_E2E_Faild'
         *  DataStoreRead: '<S1092>/VeSR1N_b_BRAKE_FD_2_FD14_MC_Faild'
         *  Product: '<S1098>/Product'
         *  Product: '<S1098>/Product1'
         *  Product: '<S1098>/Product2'
         *  Product: '<S1098>/Product4'
         *  Sum: '<S1098>/Add'
         */
        (void)Rte_Write_VeSR1B_y_ABSActive_FD14_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD14_CRC__d ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD14_MC_Fai
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD14_E2E_Fa ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_ESCActive_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1092>/VeSR1N_b_BRAKE_FD_2_FD14_CRC_Faild'
         *  DataStoreRead: '<S1092>/VeSR1N_b_BRAKE_FD_2_FD14_E2E_Faild'
         *  DataStoreRead: '<S1092>/VeSR1N_b_BRAKE_FD_2_FD14_MC_Faild'
         *  Product: '<S1099>/Product'
         *  Product: '<S1099>/Product1'
         *  Product: '<S1099>/Product2'
         *  Product: '<S1099>/Product4'
         *  Sum: '<S1099>/Add'
         */
        (void)Rte_Write_VeSR1B_y_ESCActive_FD14_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD14_CRC__d ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD14_MC_Fai
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD14_E2E_Fa ? 1 : 0)
                      * 16)))));

        /* Update for UnitDelay: '<S1094>/Unit Delay' incorporates:
         *  Switch: '<S1094>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ak = rtb_Switch5_ow;

        /* Update for UnitDelay: '<S1098>/Unit Delay' incorporates:
         *  Switch: '<S1098>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pa = rtb_Switch5_fq;

        /* Update for UnitDelay: '<S1095>/Unit Delay' incorporates:
         *  Switch: '<S1095>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ov = rtb_Switch5_adq;

        /* Update for UnitDelay: '<S1096>/Unit Delay' incorporates:
         *  Switch: '<S1096>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mrs = rtb_Switch5_d;

        /* Update for UnitDelay: '<S1099>/Unit Delay' incorporates:
         *  Switch: '<S1099>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nx = rtb_Switch5_hn;

        /* Update for UnitDelay: '<S1097>/Unit Delay' incorporates:
         *  Switch: '<S1097>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_eq = rtb_Switch5_gwy;
    }

    /* End of Logic: '<S1073>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S1073>/BRAKE_FD_2_FD14_Time' */

    /* Merge: '<S31>/SR1N_b_BRAKE_FD_2_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1073>/VeSR1N_b_BRAKE_FD_2_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_2_FD14_Time_VeSR1N_b_BRAKE_FD_2_FD14_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_jm);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BRAKE_FD_2_FD14_Pkt' */
}

/* Model step function for TID34 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BRAKE_FD_2_FD3_Time(void)
                                  /* Explicit Task: TESR1B_BRAKE_FD_2_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_BRAKE_FD_2_FD3_New;
    uint16 rtb_Switch5_by;
    uint16 rtb_Switch5_d;
    uint16 rtb_Switch5_ke2;
    uint16 rtb_Switch5_n1;
    uint16 rtb_Switch5_ngc;
    uint8 rtb_Switch5_ck;
    uint8 rtb_Switch5_dr;
    uint8 rtb_Switch5_euu;
    uint8 rtb_Switch5_ia;
    uint8 rtb_Switch5_id;
    uint8 rtb_Switch5_kba;
    uint8 rtb_Switch5_lw;
    uint8 rtb_Switch5_p54;
    boolean rtb_TmpSignalConversionAtVeSR_a;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BRAKE_FD_2_FD3_Pkt' incorporates:
     *  SubSystem: '<S32>/BRAKE_FD_2_FD3_Time'
     */
    /* SignalConversion generated from: '<S1102>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S32>/SR1N_b_BRAKE_FD_2_FD3_NewEvent_merge'
     */
    rtb_VeSR1N_b_BRAKE_FD_2_FD3_New =
        Rte_IrvRead_SR1B_BRAKE_FD_2_FD3_Time_VeSR1N_b_BRAKE_FD_2_FD3_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S1102>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S32>/SR1N_b_BRAKE_FD_2_FD3_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_a =
        Rte_IrvRead_SR1B_BRAKE_FD_2_FD3_Time_VeSR1N_b_BRAKE_FD_2_FD3_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S1102>/BRAKE_FD_2_FD3_Time' incorporates:
     *  EnablePort: '<S1121>/Enable'
     */
    /* Logic: '<S1102>/Logical Operator1' incorporates:
     *  Constant: '<S1122>/Calib'
     */
    if (rtb_VeSR1N_b_BRAKE_FD_2_FD3_New && (KeSR1B_b_BRAKE_FD_2_FD3_Enbl))
    {
        /* Gain: '<S1121>/Gain2' incorporates:
         *  Constant: '<S1121>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_px = false;

        /* Logic: '<S1123>/Logical Operator' incorporates:
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_CRC_Failg'
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_E2E_Faild'
         *  Logic: '<S1124>/Logical Operator'
         *  Logic: '<S1125>/Logical Operator'
         *  Logic: '<S1126>/Logical Operator'
         *  Logic: '<S1127>/Logical Operator'
         *  Logic: '<S1128>/Logical Operator'
         *  Logic: '<S1129>/Logical Operator'
         *  Logic: '<S1130>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_CRC_Fai) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_E2E_Fai));

        /* Switch: '<S1123>/Switch5' incorporates:
         *  DataStoreRead: '<S1121>/VeSR1N_b_AHH_Ready_Status_SNA_Faild'
         *  Logic: '<S1123>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_AHH_Ready_Status_SNA_F))
        {
            /* Switch: '<S1123>/Switch5' incorporates:
             *  UnitDelay: '<S1123>/Unit Delay'
             */
            rtb_Switch5_ck = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gvf;
        }
        else
        {
            /* Switch: '<S1123>/Switch5' incorporates:
             *  DataStoreRead: '<S1121>/DataStore_VeSR1N_y_AHH_Ready_Status'
             */
            rtb_Switch5_ck = SR1B_BLUEN_ac_DW.VeSR1N_y_AHH_Ready_Status;
        }

        /* End of Switch: '<S1123>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_AHH_Ready_Status' incorporates:
         *  DataTypeConversion: '<S1121>/Data Type Conversion'
         *  Switch: '<S1123>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_AHH_Ready_Status_Value(rtb_Switch5_ck);

        /* Switch: '<S1131>/Switch5' incorporates:
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_CRC_Failg'
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_E2E_Faild'
         *  Logic: '<S1131>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_E2E_Fai))
        {
            /* Switch: '<S1131>/Switch5' incorporates:
             *  UnitDelay: '<S1131>/Unit Delay'
             */
            rtb_Switch5_p54 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_id;
        }
        else
        {
            /* Switch: '<S1131>/Switch5' incorporates:
             *  DataStoreRead: '<S1121>/VeSR1N_b_ABSActive_FD3'
             */
            rtb_Switch5_p54 = SR1B_BLUEN_ac_DW.VeSR1N_b_ABSActive_FD3;
        }

        /* End of Switch: '<S1131>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_ABSActive_FD3' incorporates:
         *  DataTypeConversion: '<S1121>/Data Type Conversion1'
         *  Switch: '<S1131>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_ABSActive_FD3_Value(((sint32)rtb_Switch5_p54)
            != 0);

        /* Switch: '<S1135>/Switch5' incorporates:
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_CRC_Failg'
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_E2E_Faild'
         *  Logic: '<S1135>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_E2E_Fai))
        {
            /* Switch: '<S1135>/Switch5' incorporates:
             *  UnitDelay: '<S1135>/Unit Delay'
             */
            rtb_Switch5_id = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ai;
        }
        else
        {
            /* Switch: '<S1135>/Switch5' incorporates:
             *  DataStoreRead: '<S1121>/DataStore_VeSR1N_b_LngAcclnFailStsBSM_FD3'
             */
            rtb_Switch5_id = SR1B_BLUEN_ac_DW.VeSR1N_b_LngAcclnFailStsBSM_FD3;
        }

        /* End of Switch: '<S1135>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_LngAcclnFailStsBSM_FD3' incorporates:
         *  DataTypeConversion: '<S1121>/Data Type Conversion10'
         *  Switch: '<S1135>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_LngAcclnFailStsBSM_FD3_Value(((sint32)
            rtb_Switch5_id) != 0);

        /* Switch: '<S1129>/Switch5' incorporates:
         *  DataStoreRead: '<S1121>/VeSR1N_b_ParkingGearShiftReq_BSM_SNA_Faild'
         *  Logic: '<S1129>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_ParkingGearShiftReq_BS))
        {
            /* Switch: '<S1129>/Switch5' incorporates:
             *  UnitDelay: '<S1129>/Unit Delay'
             */
            rtb_Switch5_ia = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_d2r;
        }
        else
        {
            /* Switch: '<S1129>/Switch5' incorporates:
             *  DataStoreRead: '<S1121>/DataStore_VeSR1N_y_ParkingGearShiftReq_BSM'
             */
            rtb_Switch5_ia = SR1B_BLUEN_ac_DW.VeSR1N_y_ParkingGearShiftReq_BS;
        }

        /* End of Switch: '<S1129>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_ParkingGearShiftReq_BSM' incorporates:
         *  DataTypeConversion: '<S1121>/Data Type Conversion11'
         *  Switch: '<S1129>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_ParkingGearShiftReq_BSM_Value(rtb_Switch5_ia);

        /* Switch: '<S1130>/Switch5' incorporates:
         *  DataStoreRead: '<S1121>/VeSR1N_b_VehicleSpeedVSOSig_SNA_Faild'
         *  Logic: '<S1130>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_VehicleSpeedVSOSig_S_b))
        {
            /* Switch: '<S1130>/Switch5' incorporates:
             *  UnitDelay: '<S1130>/Unit Delay'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oe;
        }
        else
        {
            /* Switch: '<S1130>/Switch5' incorporates:
             *  DataStoreRead: '<S1121>/DataStore_VeSR1N_v_VehicleSpeedVSOSig_FD3'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.VeSR1N_v_VehicleSpeedVSOSig_FD3;
        }

        /* End of Switch: '<S1130>/Switch5' */

        /* Outport: '<Root>/VeSR1B_v_VehicleSpeedVSOSig_FD3' incorporates:
         *  DataTypeConversion: '<S1121>/Data Type Conversion12'
         *  Switch: '<S1130>/Switch5'
         */
        (void)Rte_Write_VeSR1B_v_VehicleSpeedVSOSig_FD3_Value(((float32)
            rtb_Switch5_d) * 0.0625F);

        /* Switch: '<S1132>/Switch5' incorporates:
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_CRC_Failg'
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_E2E_Faild'
         *  Logic: '<S1132>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_E2E_Fai))
        {
            /* Switch: '<S1132>/Switch5' incorporates:
             *  UnitDelay: '<S1132>/Unit Delay'
             */
            rtb_Switch5_euu = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gnc;
        }
        else
        {
            /* Switch: '<S1132>/Switch5' incorporates:
             *  DataStoreRead: '<S1121>/DataStore_VeSR1N_y_Brake_MaxRegen_Ready'
             */
            rtb_Switch5_euu = SR1B_BLUEN_ac_DW.VeSR1N_y_Brake_MaxRegen_Ready;
        }

        /* End of Switch: '<S1132>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_Brake_MaxRegen_Ready' incorporates:
         *  DataTypeConversion: '<S1121>/Data Type Conversion2'
         *  Switch: '<S1132>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_Brake_MaxRegen_Ready_Value(rtb_Switch5_euu);

        /* Switch: '<S1124>/Switch5' incorporates:
         *  DataStoreRead: '<S1121>/VeSR1N_b_BrakeBoostPressure_SNA_Faild'
         *  Logic: '<S1124>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BrakeBoostPressure_S_d))
        {
            /* Switch: '<S1124>/Switch5' incorporates:
             *  UnitDelay: '<S1124>/Unit Delay'
             */
            rtb_Switch5_ngc = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ko;
        }
        else
        {
            /* Switch: '<S1124>/Switch5' incorporates:
             *  DataStoreRead: '<S1121>/DataStore_VeSR1N_pbar_BrakeBoostPressure_FD3'
             */
            rtb_Switch5_ngc = SR1B_BLUEN_ac_DW.VeSR1N_pbar_BrakeBoostPressure_;
        }

        /* End of Switch: '<S1124>/Switch5' */

        /* Outport: '<Root>/VeSR1B_pbar_BrakeBoostPressure_FD3' incorporates:
         *  DataTypeConversion: '<S1121>/Data Type Conversion3'
         *  Switch: '<S1124>/Switch5'
         */
        (void)Rte_Write_VeSR1B_pbar_BrakeBoostPressure_FD3_Value(((float32)
            rtb_Switch5_ngc) * 0.1F);

        /* Switch: '<S1125>/Switch5' incorporates:
         *  DataStoreRead: '<S1121>/VeSR1N_b_BrakePedalPressure_SNA_Faild'
         *  Logic: '<S1125>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BrakePedalPressure_S_g))
        {
            /* Switch: '<S1125>/Switch5' incorporates:
             *  UnitDelay: '<S1125>/Unit Delay'
             */
            rtb_Switch5_ke2 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ab;
        }
        else
        {
            /* Switch: '<S1125>/Switch5' incorporates:
             *  DataStoreRead: '<S1121>/DataStore_VeSR1N_pbar_BrakePedalPressure_FD3'
             */
            rtb_Switch5_ke2 = SR1B_BLUEN_ac_DW.VeSR1N_pbar_BrakePedalPressure_;
        }

        /* End of Switch: '<S1125>/Switch5' */

        /* Outport: '<Root>/VeSR1B_pbar_BrakePedalPressure_FD3' incorporates:
         *  DataTypeConversion: '<S1121>/Data Type Conversion4'
         *  Switch: '<S1125>/Switch5'
         */
        (void)Rte_Write_VeSR1B_pbar_BrakePedalPressure_FD3_Value(((float32)
            rtb_Switch5_ke2) * 0.1F);

        /* Switch: '<S1126>/Switch5' incorporates:
         *  DataStoreRead: '<S1121>/VeSR1N_b_Brk_Stat_SNA_Faild'
         *  Logic: '<S1126>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_Brk_Stat_SNA_Faild_n))
        {
            /* Switch: '<S1126>/Switch5' incorporates:
             *  UnitDelay: '<S1126>/Unit Delay'
             */
            rtb_Switch5_lw = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nnx;
        }
        else
        {
            /* Switch: '<S1126>/Switch5' incorporates:
             *  DataStoreRead: '<S1121>/DataStore_VeSR1N_y_Brk_Stat_FD3'
             */
            rtb_Switch5_lw = SR1B_BLUEN_ac_DW.VeSR1N_y_Brk_Stat_FD3;
        }

        /* End of Switch: '<S1126>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_Brk_Stat_FD3' incorporates:
         *  DataTypeConversion: '<S1121>/Data Type Conversion5'
         *  Switch: '<S1126>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_Brk_Stat_FD3_Value(rtb_Switch5_lw);

        /* Switch: '<S1133>/Switch5' incorporates:
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_CRC_Failg'
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_E2E_Faild'
         *  Logic: '<S1133>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_E2E_Fai))
        {
            /* Switch: '<S1133>/Switch5' incorporates:
             *  UnitDelay: '<S1133>/Unit Delay'
             */
            rtb_Switch5_kba = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oum;
        }
        else
        {
            /* Switch: '<S1133>/Switch5' incorporates:
             *  DataStoreRead: '<S1121>/DataStore_VeSR1N_b_ESCActive_FD3'
             */
            rtb_Switch5_kba = SR1B_BLUEN_ac_DW.VeSR1N_b_ESCActive_FD3;
        }

        /* End of Switch: '<S1133>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_ESCActive_FD3' incorporates:
         *  DataTypeConversion: '<S1121>/Data Type Conversion6'
         *  Switch: '<S1133>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_ESCActive_FD3_Value(((sint32)rtb_Switch5_kba)
            != 0);

        /* Switch: '<S1134>/Switch5' incorporates:
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_CRC_Failg'
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_E2E_Faild'
         *  Logic: '<S1134>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_E2E_Fai))
        {
            /* Switch: '<S1134>/Switch5' incorporates:
             *  UnitDelay: '<S1134>/Unit Delay'
             */
            rtb_Switch5_dr = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fe;
        }
        else
        {
            /* Switch: '<S1134>/Switch5' incorporates:
             *  DataStoreRead: '<S1121>/DataStore_VeSR1N_b_ImpendingSkid'
             */
            rtb_Switch5_dr = SR1B_BLUEN_ac_DW.VeSR1N_b_ImpendingSkid;
        }

        /* End of Switch: '<S1134>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_ImpendingSkid' incorporates:
         *  DataTypeConversion: '<S1121>/Data Type Conversion7'
         *  Switch: '<S1134>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_ImpendingSkid_Value(((sint32)rtb_Switch5_dr) !=
            0);

        /* Switch: '<S1127>/Switch5' incorporates:
         *  DataStoreRead: '<S1121>/VeSR1N_b_LatAcceleration_BSM_SNA_Faild'
         *  Logic: '<S1127>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_LatAcceleration_BSM_SN))
        {
            /* Switch: '<S1127>/Switch5' incorporates:
             *  UnitDelay: '<S1127>/Unit Delay'
             */
            rtb_Switch5_by = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l2z;
        }
        else
        {
            /* Switch: '<S1127>/Switch5' incorporates:
             *  DataStoreRead: '<S1121>/DataStore_VeSR1N_a_LatAcceltn_BSM_FD3'
             */
            rtb_Switch5_by = SR1B_BLUEN_ac_DW.VeSR1N_a_LatAcceltn_BSM_FD3;
        }

        /* End of Switch: '<S1127>/Switch5' */

        /* Outport: '<Root>/VeSR1B_a_LatAcceltn_BSM_FD3' incorporates:
         *  DataTypeConversion: '<S1121>/Data Type Conversion8'
         *  Switch: '<S1127>/Switch5'
         */
        (void)Rte_Write_VeSR1B_a_LatAcceltn_BSM_FD3_Value((((float32)
            rtb_Switch5_by) * 0.02F) - 40.96F);

        /* Switch: '<S1128>/Switch5' incorporates:
         *  DataStoreRead: '<S1121>/VeSR1N_b_LongAcceleration_BSM_SNA_Faild'
         *  Logic: '<S1128>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_LongAcceleration_BSM_S))
        {
            /* Switch: '<S1128>/Switch5' incorporates:
             *  UnitDelay: '<S1128>/Unit Delay'
             */
            rtb_Switch5_n1 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jw;
        }
        else
        {
            /* Switch: '<S1128>/Switch5' incorporates:
             *  DataStoreRead: '<S1121>/DataStore_VeSR1N_a_LongAcceltn_BSM_FD3'
             */
            rtb_Switch5_n1 = SR1B_BLUEN_ac_DW.VeSR1N_a_LongAcceltn_BSM_FD3;
        }

        /* End of Switch: '<S1128>/Switch5' */

        /* Outport: '<Root>/VeSR1B_a_LongAcceltn_BSM_FD3' incorporates:
         *  DataTypeConversion: '<S1121>/Data Type Conversion9'
         *  Switch: '<S1128>/Switch5'
         */
        (void)Rte_Write_VeSR1B_a_LongAcceltn_BSM_FD3_Value((((float32)
            rtb_Switch5_n1) * 0.02F) - 40.96F);

        /* Outport: '<Root>/VeSR1B_y_AHH_Ready_Status_SigSts' incorporates:
         *  DataStoreRead: '<S1121>/VeSR1N_b_AHH_Ready_Status_SNA_Faild'
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_MC_Faild'
         *  Product: '<S1123>/Product'
         *  Product: '<S1123>/Product1'
         *  Product: '<S1123>/Product2'
         *  Product: '<S1123>/Product3'
         *  Product: '<S1123>/Product4'
         *  Sum: '<S1123>/Add'
         */
        (void)Rte_Write_VeSR1B_y_AHH_Ready_Status_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_CRC_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_AHH_Ready_Status_SNA_F
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BrakeBoostPressure_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_MC_Faild'
         *  DataStoreRead: '<S1121>/VeSR1N_b_BrakeBoostPressure_SNA_Faild'
         *  Product: '<S1124>/Product'
         *  Product: '<S1124>/Product1'
         *  Product: '<S1124>/Product2'
         *  Product: '<S1124>/Product3'
         *  Product: '<S1124>/Product4'
         *  Sum: '<S1124>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BrakeBoostPressure_FD3_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_CRC_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BrakeBoostPressure_S_d
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BrakePedalPressure_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_MC_Faild'
         *  DataStoreRead: '<S1121>/VeSR1N_b_BrakePedalPressure_SNA_Faild'
         *  Product: '<S1125>/Product'
         *  Product: '<S1125>/Product1'
         *  Product: '<S1125>/Product2'
         *  Product: '<S1125>/Product3'
         *  Product: '<S1125>/Product4'
         *  Sum: '<S1125>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BrakePedalPressure_FD3_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_CRC_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BrakePedalPressure_S_g
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_Brk_Stat_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_MC_Faild'
         *  DataStoreRead: '<S1121>/VeSR1N_b_Brk_Stat_SNA_Faild'
         *  Product: '<S1126>/Product'
         *  Product: '<S1126>/Product1'
         *  Product: '<S1126>/Product2'
         *  Product: '<S1126>/Product3'
         *  Product: '<S1126>/Product4'
         *  Sum: '<S1126>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Brk_Stat_FD3_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_CRC_F_g ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_MC_Fail
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_Brk_Stat_SNA_Faild_n ? 1 : 0) *
                      8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_LatAcceltn_BSM_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_MC_Faild'
         *  DataStoreRead: '<S1121>/VeSR1N_b_LatAcceleration_BSM_SNA_Faild'
         *  Product: '<S1127>/Product'
         *  Product: '<S1127>/Product1'
         *  Product: '<S1127>/Product2'
         *  Product: '<S1127>/Product3'
         *  Product: '<S1127>/Product4'
         *  Sum: '<S1127>/Add'
         */
        (void)Rte_Write_VeSR1B_y_LatAcceltn_BSM_FD3_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_CRC_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_LatAcceleration_BSM_SN
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_LongAcceltn_BSM_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_MC_Faild'
         *  DataStoreRead: '<S1121>/VeSR1N_b_LongAcceleration_BSM_SNA_Faild'
         *  Product: '<S1128>/Product'
         *  Product: '<S1128>/Product1'
         *  Product: '<S1128>/Product2'
         *  Product: '<S1128>/Product3'
         *  Product: '<S1128>/Product4'
         *  Sum: '<S1128>/Add'
         */
        (void)Rte_Write_VeSR1B_y_LongAcceltn_BSM_FD3_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_CRC_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_LongAcceleration_BSM_S
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_ParkingGearShiftReq_BSM_SigSts' incorporates:
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_MC_Faild'
         *  DataStoreRead: '<S1121>/VeSR1N_b_ParkingGearShiftReq_BSM_SNA_Faild'
         *  Product: '<S1129>/Product'
         *  Product: '<S1129>/Product1'
         *  Product: '<S1129>/Product2'
         *  Product: '<S1129>/Product3'
         *  Product: '<S1129>/Product4'
         *  Sum: '<S1129>/Add'
         */
        (void)Rte_Write_VeSR1B_y_ParkingGearShiftReq_BSM_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_CRC_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_ParkingGearShiftReq_BS
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_VehicleSpeedVSOSig_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_MC_Faild'
         *  DataStoreRead: '<S1121>/VeSR1N_b_VehicleSpeedVSOSig_SNA_Faild'
         *  Product: '<S1130>/Product'
         *  Product: '<S1130>/Product1'
         *  Product: '<S1130>/Product2'
         *  Product: '<S1130>/Product3'
         *  Product: '<S1130>/Product4'
         *  Sum: '<S1130>/Add'
         */
        (void)Rte_Write_VeSR1B_y_VehicleSpeedVSOSig_FD3_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_CRC_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_VehicleSpeedVSOSig_S_b
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_ABSActive_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_MC_Faild'
         *  Product: '<S1131>/Product'
         *  Product: '<S1131>/Product1'
         *  Product: '<S1131>/Product2'
         *  Product: '<S1131>/Product4'
         *  Sum: '<S1131>/Add'
         */
        (void)Rte_Write_VeSR1B_y_ABSActive_FD3_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_CRC_F_g ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_MC_Fail
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_E2E_Fai ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_Brake_MaxRegen_Ready_SigSts' incorporates:
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_MC_Faild'
         *  Product: '<S1132>/Product'
         *  Product: '<S1132>/Product1'
         *  Product: '<S1132>/Product2'
         *  Product: '<S1132>/Product4'
         *  Sum: '<S1132>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Brake_MaxRegen_Ready_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_CRC_F_g ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_E2E_Fai ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_ESCActive_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_MC_Faild'
         *  Product: '<S1133>/Product'
         *  Product: '<S1133>/Product1'
         *  Product: '<S1133>/Product2'
         *  Product: '<S1133>/Product4'
         *  Sum: '<S1133>/Add'
         */
        (void)Rte_Write_VeSR1B_y_ESCActive_FD3_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_CRC_F_g ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_MC_Fail
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_E2E_Fai ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_ImpendingSkid_SigSts' incorporates:
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_MC_Faild'
         *  Product: '<S1134>/Product'
         *  Product: '<S1134>/Product1'
         *  Product: '<S1134>/Product2'
         *  Product: '<S1134>/Product4'
         *  Sum: '<S1134>/Add'
         */
        (void)Rte_Write_VeSR1B_y_ImpendingSkid_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_CRC_F_g ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_MC_Fail
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_E2E_Fai ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_LngAcclnFailStsBSM_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1121>/VeSR1N_b_BRAKE_FD_2_FD3_MC_Faild'
         *  Product: '<S1135>/Product'
         *  Product: '<S1135>/Product1'
         *  Product: '<S1135>/Product2'
         *  Product: '<S1135>/Product4'
         *  Sum: '<S1135>/Add'
         */
        (void)Rte_Write_VeSR1B_y_LngAcclnFailStsBSM_FD3_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_CRC_F_g ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_E2E_Fai ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S1123>/Unit Delay' incorporates:
         *  Switch: '<S1123>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gvf = rtb_Switch5_ck;

        /* Update for UnitDelay: '<S1131>/Unit Delay' incorporates:
         *  Switch: '<S1131>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_id = rtb_Switch5_p54;

        /* Update for UnitDelay: '<S1135>/Unit Delay' incorporates:
         *  Switch: '<S1135>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ai = rtb_Switch5_id;

        /* Update for UnitDelay: '<S1129>/Unit Delay' incorporates:
         *  Switch: '<S1129>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_d2r = rtb_Switch5_ia;

        /* Update for UnitDelay: '<S1130>/Unit Delay' incorporates:
         *  Switch: '<S1130>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oe = rtb_Switch5_d;

        /* Update for UnitDelay: '<S1132>/Unit Delay' incorporates:
         *  Switch: '<S1132>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gnc = rtb_Switch5_euu;

        /* Update for UnitDelay: '<S1124>/Unit Delay' incorporates:
         *  Switch: '<S1124>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ko = rtb_Switch5_ngc;

        /* Update for UnitDelay: '<S1125>/Unit Delay' incorporates:
         *  Switch: '<S1125>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ab = rtb_Switch5_ke2;

        /* Update for UnitDelay: '<S1126>/Unit Delay' incorporates:
         *  Switch: '<S1126>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nnx = rtb_Switch5_lw;

        /* Update for UnitDelay: '<S1133>/Unit Delay' incorporates:
         *  Switch: '<S1133>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oum = rtb_Switch5_kba;

        /* Update for UnitDelay: '<S1134>/Unit Delay' incorporates:
         *  Switch: '<S1134>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fe = rtb_Switch5_dr;

        /* Update for UnitDelay: '<S1127>/Unit Delay' incorporates:
         *  Switch: '<S1127>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l2z = rtb_Switch5_by;

        /* Update for UnitDelay: '<S1128>/Unit Delay' incorporates:
         *  Switch: '<S1128>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jw = rtb_Switch5_n1;
    }

    /* End of Logic: '<S1102>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S1102>/BRAKE_FD_2_FD3_Time' */

    /* Merge: '<S32>/SR1N_b_BRAKE_FD_2_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1102>/VeSR1N_b_BRAKE_FD_2_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_2_FD3_Time_VeSR1N_b_BRAKE_FD_2_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_px);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BRAKE_FD_2_FD3_Pkt' */
}

/* Model step function for TID35 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BRAKE_FD_3_FD14_Time(void)
                                 /* Explicit Task: TESR1B_BRAKE_FD_3_FD14_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_BRAKE_FD_3_FD14_Ne;
    uint16 rtb_Switch5_b3n;
    uint16 rtb_Switch5_hl;
    uint16 rtb_Switch5_krj;
    uint16 rtb_Switch5_ltz;
    uint8 rtb_Switch5_aj;
    uint8 rtb_Switch5_b3a;
    uint8 rtb_Switch5_c0;
    uint8 rtb_Switch5_c1;
    uint8 rtb_Switch5_ckc;
    uint8 rtb_Switch5_d;
    uint8 rtb_Switch5_e1;
    uint8 rtb_Switch5_ebf;
    uint8 rtb_Switch5_g5;
    uint8 rtb_Switch5_ga;
    uint8 rtb_Switch5_h;
    uint8 rtb_Switch5_ivf;
    uint8 rtb_Switch5_kv;
    uint8 rtb_Switch5_mv;
    uint8 rtb_Switch5_nq;
    boolean rtb_TmpSignalConversionAtVeSR_n;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BRAKE_FD_3_FD14_Pkt' incorporates:
     *  SubSystem: '<S33>/BRAKE_FD_3_FD14_Time'
     */
    /* SignalConversion generated from: '<S1138>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S33>/SR1N_b_BRAKE_FD_3_FD14_NewEvent_merge'
     */
    rtb_VeSR1N_b_BRAKE_FD_3_FD14_Ne =
        Rte_IrvRead_SR1B_BRAKE_FD_3_FD14_Time_VeSR1N_b_BRAKE_FD_3_FD14_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S1138>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S33>/SR1N_b_BRAKE_FD_3_FD14_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_n =
        Rte_IrvRead_SR1B_BRAKE_FD_3_FD14_Time_VeSR1N_b_BRAKE_FD_3_FD14_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S1138>/BRAKE_FD_3_FD14_Time' incorporates:
     *  EnablePort: '<S1157>/Enable'
     */
    /* Logic: '<S1138>/Logical Operator1' incorporates:
     *  Constant: '<S1158>/Calib'
     */
    if (rtb_VeSR1N_b_BRAKE_FD_3_FD14_Ne && (KeSR1B_b_BRAKE_FD_3_FD14_Enbl))
    {
        /* Gain: '<S1157>/Gain2' incorporates:
         *  Constant: '<S1157>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_n2 = false;

        /* Logic: '<S1159>/Logical Operator' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_CRC_Failg'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_E2E_Faild'
         *  Logic: '<S1160>/Logical Operator'
         *  Logic: '<S1161>/Logical Operator'
         *  Logic: '<S1162>/Logical Operator'
         *  Logic: '<S1163>/Logical Operator'
         *  Logic: '<S1164>/Logical Operator'
         *  Logic: '<S1165>/Logical Operator'
         *  Logic: '<S1166>/Logical Operator'
         *  Logic: '<S1167>/Logical Operator'
         *  Logic: '<S1168>/Logical Operator'
         *  Logic: '<S1169>/Logical Operator'
         *  Logic: '<S1170>/Logical Operator'
         *  Logic: '<S1171>/Logical Operator'
         *  Logic: '<S1172>/Logical Operator'
         *  Logic: '<S1173>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_CRC_Fa) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_E2E_Fa));

        /* Switch: '<S1159>/Switch5' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_LHF_FastPulseCounter_SNA_Faild'
         *  Logic: '<S1159>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_LHF_FastPulseCounter_S))
        {
            /* Switch: '<S1159>/Switch5' incorporates:
             *  UnitDelay: '<S1159>/Unit Delay'
             */
            rtb_Switch5_b3a = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mdk;
        }
        else
        {
            /* Switch: '<S1159>/Switch5' incorporates:
             *  DataStoreRead: '<S1157>/DataStore_VeSR1N_cnt_LHF_FastPulseCntr_FD14'
             */
            rtb_Switch5_b3a = SR1B_BLUEN_ac_DW.VeSR1N_cnt_LHF_FastPulseCntr_FD;
        }

        /* End of Switch: '<S1159>/Switch5' */

        /* Outport: '<Root>/VeSR1B_cnt_LHF_FastPulseCntr_FD14' incorporates:
         *  DataTypeConversion: '<S1157>/Data Type Conversion'
         */
        (void)Rte_Write_VeSR1B_cnt_LHF_FastPulseCntr_FD14_Value((float32)
            rtb_Switch5_b3a);

        /* Switch: '<S1165>/Switch5' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_LatAccelerationOffset_BSM_SNA_Faild'
         *  Logic: '<S1165>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_LatAccelerationOffset_))
        {
            /* Switch: '<S1165>/Switch5' incorporates:
             *  UnitDelay: '<S1165>/Unit Delay'
             */
            rtb_Switch5_ckc = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_d2b;
        }
        else
        {
            /* Switch: '<S1165>/Switch5' incorporates:
             *  DataStoreRead: '<S1157>/VeSR1N_a_LatAcceltnOffset_BSM'
             */
            rtb_Switch5_ckc = SR1B_BLUEN_ac_DW.VeSR1N_a_LatAcceltnOffset_BSM;
        }

        /* End of Switch: '<S1165>/Switch5' */

        /* Outport: '<Root>/VeSR1B_a_LatAcceltnOffset_BSM' incorporates:
         *  DataTypeConversion: '<S1157>/Data Type Conversion1'
         *  Switch: '<S1165>/Switch5'
         */
        (void)Rte_Write_VeSR1B_a_LatAcceltnOffset_BSM_Value((((float32)
            rtb_Switch5_ckc) * 0.02F) - 2.56F);

        /* Switch: '<S1171>/Switch5' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_RHF_FastPulseCounter_SNA_Faild'
         *  Logic: '<S1171>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_RHF_FastPulseCounter_S))
        {
            /* Switch: '<S1171>/Switch5' incorporates:
             *  UnitDelay: '<S1171>/Unit Delay'
             */
            rtb_Switch5_g5 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_d0;
        }
        else
        {
            /* Switch: '<S1171>/Switch5' incorporates:
             *  DataStoreRead: '<S1157>/DataStore_VeSR1N_cnt_RHF_FastPulseCntr_FD14'
             */
            rtb_Switch5_g5 = SR1B_BLUEN_ac_DW.VeSR1N_cnt_RHF_FastPulseCntr_FD;
        }

        /* End of Switch: '<S1171>/Switch5' */

        /* Outport: '<Root>/VeSR1B_cnt_RHF_FastPulseCntr_FD14' incorporates:
         *  DataTypeConversion: '<S1157>/Data Type Conversion10'
         */
        (void)Rte_Write_VeSR1B_cnt_RHF_FastPulseCntr_FD14_Value((float32)
            rtb_Switch5_g5);

        /* Switch: '<S1172>/Switch5' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_RHF_Spin_SNA_Faild'
         *  Logic: '<S1172>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_RHF_Spin_SNA_Faild))
        {
            /* Switch: '<S1172>/Switch5' incorporates:
             *  UnitDelay: '<S1172>/Unit Delay'
             */
            rtb_Switch5_e1 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cs0;
        }
        else
        {
            /* Switch: '<S1172>/Switch5' incorporates:
             *  DataStoreRead: '<S1157>/DataStore_VeSR1N_y_RHF_Spin_FD14'
             */
            rtb_Switch5_e1 = SR1B_BLUEN_ac_DW.VeSR1N_y_RHF_Spin_FD14;
        }

        /* End of Switch: '<S1172>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_RHF_Spin_FD14' incorporates:
         *  DataTypeConversion: '<S1157>/Data Type Conversion11'
         *  Switch: '<S1172>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_RHF_Spin_FD14_Value(rtb_Switch5_e1);

        /* Switch: '<S1176>/Switch5' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_CRC_Failg'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_E2E_Faild'
         *  Logic: '<S1176>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_E2E_Fa))
        {
            /* Switch: '<S1176>/Switch5' incorporates:
             *  UnitDelay: '<S1176>/Unit Delay'
             */
            rtb_Switch5_c1 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mr;
        }
        else
        {
            /* Switch: '<S1176>/Switch5' incorporates:
             *  DataStoreRead: '<S1157>/DataStore_VeSR1N_b_RHFWhlSnsrFailSts_FD14'
             */
            rtb_Switch5_c1 = SR1B_BLUEN_ac_DW.VeSR1N_b_RHFWhlSnsrFailSts_FD14;
        }

        /* End of Switch: '<S1176>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_RHFWhlSnsrFailSts_FD14' incorporates:
         *  DataTypeConversion: '<S1157>/Data Type Conversion12'
         *  Switch: '<S1176>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_RHFWhlSnsrFailSts_FD14_Value(((sint32)
            rtb_Switch5_c1) != 0);

        /* Switch: '<S1173>/Switch5' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_RHFWheelSpeed_SNA_Faild'
         *  Logic: '<S1173>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_RHFWheelSpeed_SNA_Fail))
        {
            /* Switch: '<S1173>/Switch5' incorporates:
             *  UnitDelay: '<S1173>/Unit Delay'
             */
            rtb_Switch5_krj = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_m5;
        }
        else
        {
            /* Switch: '<S1173>/Switch5' incorporates:
             *  DataStoreRead: '<S1157>/DataStore_VeSR1N_v_RHFWheelSpeed_FD14'
             */
            rtb_Switch5_krj = SR1B_BLUEN_ac_DW.VeSR1N_v_RHFWheelSpeed_FD14;
        }

        /* End of Switch: '<S1173>/Switch5' */

        /* Outport: '<Root>/VeSR1B_v_RHFWheelSpeed_FD14' incorporates:
         *  DataTypeConversion: '<S1157>/Data Type Conversion13'
         *  Switch: '<S1173>/Switch5'
         */
        (void)Rte_Write_VeSR1B_v_RHFWheelSpeed_FD14_Value(((float32)
            rtb_Switch5_krj) * 0.0625F);

        /* Switch: '<S1161>/Switch5' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_RHR_FastPulseCounter_SNA_Faild'
         *  Logic: '<S1161>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_RHR_FastPulseCounter_S))
        {
            /* Switch: '<S1161>/Switch5' incorporates:
             *  UnitDelay: '<S1161>/Unit Delay'
             */
            rtb_Switch5_ivf = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_i0;
        }
        else
        {
            /* Switch: '<S1161>/Switch5' incorporates:
             *  DataStoreRead: '<S1157>/DataStore_VeSR1N_cnt_RHR_FastPulseCntr_FD14'
             */
            rtb_Switch5_ivf = SR1B_BLUEN_ac_DW.VeSR1N_cnt_RHR_FastPulseCntr_FD;
        }

        /* End of Switch: '<S1161>/Switch5' */

        /* Outport: '<Root>/VeSR1B_cnt_RHR_FastPulseCntr_FD14' incorporates:
         *  DataTypeConversion: '<S1157>/Data Type Conversion14'
         */
        (void)Rte_Write_VeSR1B_cnt_RHR_FastPulseCntr_FD14_Value((float32)
            rtb_Switch5_ivf);

        /* Switch: '<S1162>/Switch5' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_RHR_Spin_SNA_Faild'
         *  Logic: '<S1162>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_RHR_Spin_SNA_Faild))
        {
            /* Switch: '<S1162>/Switch5' incorporates:
             *  UnitDelay: '<S1162>/Unit Delay'
             */
            rtb_Switch5_nq = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jui;
        }
        else
        {
            /* Switch: '<S1162>/Switch5' incorporates:
             *  DataStoreRead: '<S1157>/DataStore_VeSR1N_y_RHR_Spin_FD14'
             */
            rtb_Switch5_nq = SR1B_BLUEN_ac_DW.VeSR1N_y_RHR_Spin_FD14;
        }

        /* End of Switch: '<S1162>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_RHR_Spin_FD14' incorporates:
         *  DataTypeConversion: '<S1157>/Data Type Conversion15'
         *  Switch: '<S1162>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_RHR_Spin_FD14_Value(rtb_Switch5_nq);

        /* Switch: '<S1177>/Switch5' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_CRC_Failg'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_E2E_Faild'
         *  Logic: '<S1177>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_E2E_Fa))
        {
            /* Switch: '<S1177>/Switch5' incorporates:
             *  UnitDelay: '<S1177>/Unit Delay'
             */
            rtb_Switch5_ebf = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dd;
        }
        else
        {
            /* Switch: '<S1177>/Switch5' incorporates:
             *  DataStoreRead: '<S1157>/DataStore_VeSR1N_b_RHRWhlSnsrFailSts_FD14'
             */
            rtb_Switch5_ebf = SR1B_BLUEN_ac_DW.VeSR1N_b_RHRWhlSnsrFailSts_FD14;
        }

        /* End of Switch: '<S1177>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_RHRWhlSnsrFailSts_FD14' incorporates:
         *  DataTypeConversion: '<S1157>/Data Type Conversion16'
         *  Switch: '<S1177>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_RHRWhlSnsrFailSts_FD14_Value(((sint32)
            rtb_Switch5_ebf) != 0);

        /* Switch: '<S1163>/Switch5' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_RHRWheelSpeed_SNA_Faild'
         *  Logic: '<S1163>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_RHRWheelSpeed_SNA_Fail))
        {
            /* Switch: '<S1163>/Switch5' incorporates:
             *  UnitDelay: '<S1163>/Unit Delay'
             */
            rtb_Switch5_ltz = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gx;
        }
        else
        {
            /* Switch: '<S1163>/Switch5' incorporates:
             *  DataStoreRead: '<S1157>/DataStore_VeSR1N_v_RHRWheelSpeed_FD14'
             */
            rtb_Switch5_ltz = SR1B_BLUEN_ac_DW.VeSR1N_v_RHRWheelSpeed_FD14;
        }

        /* End of Switch: '<S1163>/Switch5' */

        /* Outport: '<Root>/VeSR1B_v_RHRWheelSpeed_FD14' incorporates:
         *  DataTypeConversion: '<S1157>/Data Type Conversion17'
         *  Switch: '<S1163>/Switch5'
         */
        (void)Rte_Write_VeSR1B_v_RHRWheelSpeed_FD14_Value(((float32)
            rtb_Switch5_ltz) * 0.0625F);

        /* Switch: '<S1164>/Switch5' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_YawRateOffset_BSM_SNA_Faild'
         *  Logic: '<S1164>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_YawRateOffset_BSM_SNA_))
        {
            /* Switch: '<S1164>/Switch5' incorporates:
             *  UnitDelay: '<S1164>/Unit Delay'
             */
            rtb_Switch5_ga = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nc2;
        }
        else
        {
            /* Switch: '<S1164>/Switch5' incorporates:
             *  DataStoreRead: '<S1157>/DataStore_VeSR1N_dphi_YawRateOffset_BSM'
             */
            rtb_Switch5_ga = SR1B_BLUEN_ac_DW.VeSR1N_dphi_YawRateOffset_BSM;
        }

        /* End of Switch: '<S1164>/Switch5' */

        /* Outport: '<Root>/VeSR1B_dphi_YawRateOffset_BSM' incorporates:
         *  DataTypeConversion: '<S1157>/Data Type Conversion18'
         *  Switch: '<S1164>/Switch5'
         */
        (void)Rte_Write_VeSR1B_dphi_YawRateOffset_BSM_Value((((float32)
            rtb_Switch5_ga) * 0.08F) - 10.24F);

        /* Switch: '<S1160>/Switch5' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_LHF_Spin_SNA_Faild'
         *  Logic: '<S1160>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_LHF_Spin_SNA_Faild))
        {
            /* Switch: '<S1160>/Switch5' incorporates:
             *  UnitDelay: '<S1160>/Unit Delay'
             */
            rtb_Switch5_c0 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_c1;
        }
        else
        {
            /* Switch: '<S1160>/Switch5' incorporates:
             *  DataStoreRead: '<S1157>/DataStore_VeSR1N_y_LHF_Spin_FD14'
             */
            rtb_Switch5_c0 = SR1B_BLUEN_ac_DW.VeSR1N_y_LHF_Spin_FD14;
        }

        /* End of Switch: '<S1160>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_LHF_Spin_FD14' incorporates:
         *  DataTypeConversion: '<S1157>/Data Type Conversion2'
         *  Switch: '<S1160>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_LHF_Spin_FD14_Value(rtb_Switch5_c0);

        /* Switch: '<S1174>/Switch5' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_CRC_Failg'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_E2E_Faild'
         *  Logic: '<S1174>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_E2E_Fa))
        {
            /* Switch: '<S1174>/Switch5' incorporates:
             *  UnitDelay: '<S1174>/Unit Delay'
             */
            rtb_Switch5_mv = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ie0;
        }
        else
        {
            /* Switch: '<S1174>/Switch5' incorporates:
             *  DataStoreRead: '<S1157>/DataStore_VeSR1N_b_LHFWhlSnsrFailSts_FD14'
             */
            rtb_Switch5_mv = SR1B_BLUEN_ac_DW.VeSR1N_b_LHFWhlSnsrFailSts_FD14;
        }

        /* End of Switch: '<S1174>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_LHFWhlSnsrFailSts_FD14' incorporates:
         *  DataTypeConversion: '<S1157>/Data Type Conversion3'
         *  Switch: '<S1174>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_LHFWhlSnsrFailSts_FD14_Value(((sint32)
            rtb_Switch5_mv) != 0);

        /* Switch: '<S1166>/Switch5' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_LHFWheelSpeed_SNA_Faild'
         *  Logic: '<S1166>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_LHFWheelSpeed_SNA_Fail))
        {
            /* Switch: '<S1166>/Switch5' incorporates:
             *  UnitDelay: '<S1166>/Unit Delay'
             */
            rtb_Switch5_b3n = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ery;
        }
        else
        {
            /* Switch: '<S1166>/Switch5' incorporates:
             *  DataStoreRead: '<S1157>/DataStore_VeSR1N_v_LHFWheelSpeed_FD14'
             */
            rtb_Switch5_b3n = SR1B_BLUEN_ac_DW.VeSR1N_v_LHFWheelSpeed_FD14;
        }

        /* End of Switch: '<S1166>/Switch5' */

        /* Outport: '<Root>/VeSR1B_v_LHFWheelSpeed_FD14' incorporates:
         *  DataTypeConversion: '<S1157>/Data Type Conversion4'
         *  Switch: '<S1166>/Switch5'
         */
        (void)Rte_Write_VeSR1B_v_LHFWheelSpeed_FD14_Value(((float32)
            rtb_Switch5_b3n) * 0.0625F);

        /* Switch: '<S1167>/Switch5' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_LHR_FastPulseCounter_SNA_Faild'
         *  Logic: '<S1167>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_LHR_FastPulseCounter_S))
        {
            /* Switch: '<S1167>/Switch5' incorporates:
             *  UnitDelay: '<S1167>/Unit Delay'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ne;
        }
        else
        {
            /* Switch: '<S1167>/Switch5' incorporates:
             *  DataStoreRead: '<S1157>/DataStore_VeSR1N_cnt_LHR_FastPulseCntr_FD14'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.VeSR1N_cnt_LHR_FastPulseCntr_FD;
        }

        /* End of Switch: '<S1167>/Switch5' */

        /* Outport: '<Root>/VeSR1B_cnt_LHR_FastPulseCntr_FD14' incorporates:
         *  DataTypeConversion: '<S1157>/Data Type Conversion5'
         */
        (void)Rte_Write_VeSR1B_cnt_LHR_FastPulseCntr_FD14_Value((float32)
            rtb_Switch5_h);

        /* Switch: '<S1168>/Switch5' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_LHR_Spin_SNA_Faild'
         *  Logic: '<S1168>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_LHR_Spin_SNA_Faild))
        {
            /* Switch: '<S1168>/Switch5' incorporates:
             *  UnitDelay: '<S1168>/Unit Delay'
             */
            rtb_Switch5_kv = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mod;
        }
        else
        {
            /* Switch: '<S1168>/Switch5' incorporates:
             *  DataStoreRead: '<S1157>/DataStore_VeSR1N_y_LHR_Spin_FD14'
             */
            rtb_Switch5_kv = SR1B_BLUEN_ac_DW.VeSR1N_y_LHR_Spin_FD14;
        }

        /* End of Switch: '<S1168>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_LHR_Spin_FD14' incorporates:
         *  DataTypeConversion: '<S1157>/Data Type Conversion6'
         *  Switch: '<S1168>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_LHR_Spin_FD14_Value(rtb_Switch5_kv);

        /* Switch: '<S1175>/Switch5' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_CRC_Failg'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_E2E_Faild'
         *  Logic: '<S1175>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_E2E_Fa))
        {
            /* Switch: '<S1175>/Switch5' incorporates:
             *  UnitDelay: '<S1175>/Unit Delay'
             */
            rtb_Switch5_aj = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ny;
        }
        else
        {
            /* Switch: '<S1175>/Switch5' incorporates:
             *  DataStoreRead: '<S1157>/DataStore_VeSR1N_b_LHRWhlSnsrFailSts_FD14'
             */
            rtb_Switch5_aj = SR1B_BLUEN_ac_DW.VeSR1N_b_LHRWhlSnsrFailSts_FD14;
        }

        /* End of Switch: '<S1175>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_LHRWhlSnsrFailSts_FD14' incorporates:
         *  DataTypeConversion: '<S1157>/Data Type Conversion7'
         *  Switch: '<S1175>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_LHRWhlSnsrFailSts_FD14_Value(((sint32)
            rtb_Switch5_aj) != 0);

        /* Switch: '<S1169>/Switch5' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_LHRWheelSpeed_SNA_Faild'
         *  Logic: '<S1169>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_LHRWheelSpeed_SNA_Fail))
        {
            /* Switch: '<S1169>/Switch5' incorporates:
             *  UnitDelay: '<S1169>/Unit Delay'
             */
            rtb_Switch5_hl = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dr;
        }
        else
        {
            /* Switch: '<S1169>/Switch5' incorporates:
             *  DataStoreRead: '<S1157>/DataStore_VeSR1N_v_LHRWheelSpeed_FD14'
             */
            rtb_Switch5_hl = SR1B_BLUEN_ac_DW.VeSR1N_v_LHRWheelSpeed_FD14;
        }

        /* End of Switch: '<S1169>/Switch5' */

        /* Outport: '<Root>/VeSR1B_v_LHRWheelSpeed_FD14' incorporates:
         *  DataTypeConversion: '<S1157>/Data Type Conversion8'
         *  Switch: '<S1169>/Switch5'
         */
        (void)Rte_Write_VeSR1B_v_LHRWheelSpeed_FD14_Value(((float32)
            rtb_Switch5_hl) * 0.0625F);

        /* Switch: '<S1170>/Switch5' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_LongAccelerationOffset_BSM_SNA_Faild'
         *  Logic: '<S1170>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_LongAccelerationOffset))
        {
            /* Switch: '<S1170>/Switch5' incorporates:
             *  UnitDelay: '<S1170>/Unit Delay'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cje;
        }
        else
        {
            /* Switch: '<S1170>/Switch5' incorporates:
             *  DataStoreRead: '<S1157>/DataStore_VeSR1N_a_LongAcceltnOffset_BSM'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.VeSR1N_a_LongAcceltnOffset_BSM;
        }

        /* End of Switch: '<S1170>/Switch5' */

        /* Outport: '<Root>/VeSR1B_a_LongAcceltnOffset_BSM' incorporates:
         *  DataTypeConversion: '<S1157>/Data Type Conversion9'
         *  Switch: '<S1170>/Switch5'
         */
        (void)Rte_Write_VeSR1B_a_LongAcceltnOffset_BSM_Value((((float32)
            rtb_Switch5_d) * 0.02F) - 2.56F);

        /* Outport: '<Root>/VeSR1B_y_LHF_FastPulseCntr_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_CRC_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_E2E_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_MC_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_LHF_FastPulseCounter_SNA_Faild'
         *  Product: '<S1159>/Product'
         *  Product: '<S1159>/Product1'
         *  Product: '<S1159>/Product2'
         *  Product: '<S1159>/Product3'
         *  Product: '<S1159>/Product4'
         *  Sum: '<S1159>/Add'
         */
        (void)Rte_Write_VeSR1B_y_LHF_FastPulseCntr_FD14_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_CRC__n ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_LHF_FastPulseCounter_S
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_LHF_Spin_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_CRC_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_E2E_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_MC_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_LHF_Spin_SNA_Faild'
         *  Product: '<S1160>/Product'
         *  Product: '<S1160>/Product1'
         *  Product: '<S1160>/Product2'
         *  Product: '<S1160>/Product3'
         *  Product: '<S1160>/Product4'
         *  Sum: '<S1160>/Add'
         */
        (void)Rte_Write_VeSR1B_y_LHF_Spin_FD14_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_CRC__n ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_MC_Fai
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_LHF_Spin_SNA_Faild ? 1 : 0) * 8))))
            + ((uint32)((sint32)
                        ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_E2E_Fa ? 1 :
                          0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_RHR_FastPulseCntr_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_CRC_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_E2E_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_MC_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_RHR_FastPulseCounter_SNA_Faild'
         *  Product: '<S1161>/Product'
         *  Product: '<S1161>/Product1'
         *  Product: '<S1161>/Product2'
         *  Product: '<S1161>/Product3'
         *  Product: '<S1161>/Product4'
         *  Sum: '<S1161>/Add'
         */
        (void)Rte_Write_VeSR1B_y_RHR_FastPulseCntr_FD14_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_CRC__n ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_RHR_FastPulseCounter_S
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_RHR_Spin_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_CRC_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_E2E_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_MC_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_RHR_Spin_SNA_Faild'
         *  Product: '<S1162>/Product'
         *  Product: '<S1162>/Product1'
         *  Product: '<S1162>/Product2'
         *  Product: '<S1162>/Product3'
         *  Product: '<S1162>/Product4'
         *  Sum: '<S1162>/Add'
         */
        (void)Rte_Write_VeSR1B_y_RHR_Spin_FD14_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_CRC__n ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_MC_Fai
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_RHR_Spin_SNA_Faild ? 1 : 0) * 8))))
            + ((uint32)((sint32)
                        ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_E2E_Fa ? 1 :
                          0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_RHRWheelSpeed_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_CRC_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_E2E_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_MC_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_RHRWheelSpeed_SNA_Faild'
         *  Product: '<S1163>/Product'
         *  Product: '<S1163>/Product1'
         *  Product: '<S1163>/Product2'
         *  Product: '<S1163>/Product3'
         *  Product: '<S1163>/Product4'
         *  Sum: '<S1163>/Add'
         */
        (void)Rte_Write_VeSR1B_y_RHRWheelSpeed_FD14_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_CRC__n ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_RHRWheelSpeed_SNA_Fail
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_YawRateOffset_BSM_SigSts' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_CRC_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_E2E_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_MC_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_YawRateOffset_BSM_SNA_Faild'
         *  Product: '<S1164>/Product'
         *  Product: '<S1164>/Product1'
         *  Product: '<S1164>/Product2'
         *  Product: '<S1164>/Product3'
         *  Product: '<S1164>/Product4'
         *  Sum: '<S1164>/Add'
         */
        (void)Rte_Write_VeSR1B_y_YawRateOffset_BSM_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_CRC__n ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_YawRateOffset_BSM_SNA_
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_LatAcceltnOffset_BSM_SigSts' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_CRC_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_E2E_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_MC_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_LatAccelerationOffset_BSM_SNA_Faild'
         *  Product: '<S1165>/Product'
         *  Product: '<S1165>/Product1'
         *  Product: '<S1165>/Product2'
         *  Product: '<S1165>/Product3'
         *  Product: '<S1165>/Product4'
         *  Sum: '<S1165>/Add'
         */
        (void)Rte_Write_VeSR1B_y_LatAcceltnOffset_BSM_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_CRC__n ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_LatAccelerationOffset_
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_LHFWheelSpeed_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_CRC_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_E2E_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_MC_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_LHFWheelSpeed_SNA_Faild'
         *  Product: '<S1166>/Product'
         *  Product: '<S1166>/Product1'
         *  Product: '<S1166>/Product2'
         *  Product: '<S1166>/Product3'
         *  Product: '<S1166>/Product4'
         *  Sum: '<S1166>/Add'
         */
        (void)Rte_Write_VeSR1B_y_LHFWheelSpeed_FD14_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_CRC__n ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_LHFWheelSpeed_SNA_Fail
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_LHR_FastPulseCntr_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_CRC_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_E2E_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_MC_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_LHR_FastPulseCounter_SNA_Faild'
         *  Product: '<S1167>/Product'
         *  Product: '<S1167>/Product1'
         *  Product: '<S1167>/Product2'
         *  Product: '<S1167>/Product3'
         *  Product: '<S1167>/Product4'
         *  Sum: '<S1167>/Add'
         */
        (void)Rte_Write_VeSR1B_y_LHR_FastPulseCntr_FD14_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_CRC__n ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_LHR_FastPulseCounter_S
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_LHR_Spin_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_CRC_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_E2E_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_MC_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_LHR_Spin_SNA_Faild'
         *  Product: '<S1168>/Product'
         *  Product: '<S1168>/Product1'
         *  Product: '<S1168>/Product2'
         *  Product: '<S1168>/Product3'
         *  Product: '<S1168>/Product4'
         *  Sum: '<S1168>/Add'
         */
        (void)Rte_Write_VeSR1B_y_LHR_Spin_FD14_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_CRC__n ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_MC_Fai
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_LHR_Spin_SNA_Faild ? 1 : 0) * 8))))
            + ((uint32)((sint32)
                        ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_E2E_Fa ? 1 :
                          0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_LHRWheelSpeed_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_CRC_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_E2E_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_MC_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_LHRWheelSpeed_SNA_Faild'
         *  Product: '<S1169>/Product'
         *  Product: '<S1169>/Product1'
         *  Product: '<S1169>/Product2'
         *  Product: '<S1169>/Product3'
         *  Product: '<S1169>/Product4'
         *  Sum: '<S1169>/Add'
         */
        (void)Rte_Write_VeSR1B_y_LHRWheelSpeed_FD14_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_CRC__n ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_LHRWheelSpeed_SNA_Fail
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_LongAcceltnOffset_BSM_SigSts' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_CRC_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_E2E_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_MC_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_LongAccelerationOffset_BSM_SNA_Faild'
         *  Product: '<S1170>/Product'
         *  Product: '<S1170>/Product1'
         *  Product: '<S1170>/Product2'
         *  Product: '<S1170>/Product3'
         *  Product: '<S1170>/Product4'
         *  Sum: '<S1170>/Add'
         */
        (void)Rte_Write_VeSR1B_y_LongAcceltnOffset_BSM_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_CRC__n ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_LongAccelerationOffset
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_RHF_FastPulseCntr_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_CRC_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_E2E_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_MC_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_RHF_FastPulseCounter_SNA_Faild'
         *  Product: '<S1171>/Product'
         *  Product: '<S1171>/Product1'
         *  Product: '<S1171>/Product2'
         *  Product: '<S1171>/Product3'
         *  Product: '<S1171>/Product4'
         *  Sum: '<S1171>/Add'
         */
        (void)Rte_Write_VeSR1B_y_RHF_FastPulseCntr_FD14_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_CRC__n ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_RHF_FastPulseCounter_S
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_RHF_Spin_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_CRC_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_E2E_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_MC_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_RHF_Spin_SNA_Faild'
         *  Product: '<S1172>/Product'
         *  Product: '<S1172>/Product1'
         *  Product: '<S1172>/Product2'
         *  Product: '<S1172>/Product3'
         *  Product: '<S1172>/Product4'
         *  Sum: '<S1172>/Add'
         */
        (void)Rte_Write_VeSR1B_y_RHF_Spin_FD14_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_CRC__n ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_MC_Fai
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_RHF_Spin_SNA_Faild ? 1 : 0) * 8))))
            + ((uint32)((sint32)
                        ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_E2E_Fa ? 1 :
                          0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_RHFWheelSpeed_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_CRC_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_E2E_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_MC_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_RHFWheelSpeed_SNA_Faild'
         *  Product: '<S1173>/Product'
         *  Product: '<S1173>/Product1'
         *  Product: '<S1173>/Product2'
         *  Product: '<S1173>/Product3'
         *  Product: '<S1173>/Product4'
         *  Sum: '<S1173>/Add'
         */
        (void)Rte_Write_VeSR1B_y_RHFWheelSpeed_FD14_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_CRC__n ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_RHFWheelSpeed_SNA_Fail
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_LHFWhlSnsrFailSts_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_CRC_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_E2E_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_MC_Faild'
         *  Product: '<S1174>/Product'
         *  Product: '<S1174>/Product1'
         *  Product: '<S1174>/Product2'
         *  Product: '<S1174>/Product4'
         *  Sum: '<S1174>/Add'
         */
        (void)Rte_Write_VeSR1B_y_LHFWhlSnsrFailSts_FD14_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_CRC__n ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_LHRWhlSnsrFailSts_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_CRC_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_E2E_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_MC_Faild'
         *  Product: '<S1175>/Product'
         *  Product: '<S1175>/Product1'
         *  Product: '<S1175>/Product2'
         *  Product: '<S1175>/Product4'
         *  Sum: '<S1175>/Add'
         */
        (void)Rte_Write_VeSR1B_y_LHRWhlSnsrFailSts_FD14_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_CRC__n ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_RHFWhlSnsrFailSts_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_CRC_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_E2E_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_MC_Faild'
         *  Product: '<S1176>/Product'
         *  Product: '<S1176>/Product1'
         *  Product: '<S1176>/Product2'
         *  Product: '<S1176>/Product4'
         *  Sum: '<S1176>/Add'
         */
        (void)Rte_Write_VeSR1B_y_RHFWhlSnsrFailSts_FD14_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_CRC__n ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_RHRWhlSnsrFailSts_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_CRC_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_E2E_Faild'
         *  DataStoreRead: '<S1157>/VeSR1N_b_BRAKE_FD_3_FD14_MC_Faild'
         *  Product: '<S1177>/Product'
         *  Product: '<S1177>/Product1'
         *  Product: '<S1177>/Product2'
         *  Product: '<S1177>/Product4'
         *  Sum: '<S1177>/Add'
         */
        (void)Rte_Write_VeSR1B_y_RHRWhlSnsrFailSts_FD14_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_CRC__n ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S1159>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mdk = rtb_Switch5_b3a;

        /* Update for UnitDelay: '<S1165>/Unit Delay' incorporates:
         *  Switch: '<S1165>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_d2b = rtb_Switch5_ckc;

        /* Update for UnitDelay: '<S1171>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_d0 = rtb_Switch5_g5;

        /* Update for UnitDelay: '<S1172>/Unit Delay' incorporates:
         *  Switch: '<S1172>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cs0 = rtb_Switch5_e1;

        /* Update for UnitDelay: '<S1176>/Unit Delay' incorporates:
         *  Switch: '<S1176>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mr = rtb_Switch5_c1;

        /* Update for UnitDelay: '<S1173>/Unit Delay' incorporates:
         *  Switch: '<S1173>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_m5 = rtb_Switch5_krj;

        /* Update for UnitDelay: '<S1161>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_i0 = rtb_Switch5_ivf;

        /* Update for UnitDelay: '<S1162>/Unit Delay' incorporates:
         *  Switch: '<S1162>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jui = rtb_Switch5_nq;

        /* Update for UnitDelay: '<S1177>/Unit Delay' incorporates:
         *  Switch: '<S1177>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dd = rtb_Switch5_ebf;

        /* Update for UnitDelay: '<S1163>/Unit Delay' incorporates:
         *  Switch: '<S1163>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gx = rtb_Switch5_ltz;

        /* Update for UnitDelay: '<S1164>/Unit Delay' incorporates:
         *  Switch: '<S1164>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nc2 = rtb_Switch5_ga;

        /* Update for UnitDelay: '<S1160>/Unit Delay' incorporates:
         *  Switch: '<S1160>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_c1 = rtb_Switch5_c0;

        /* Update for UnitDelay: '<S1174>/Unit Delay' incorporates:
         *  Switch: '<S1174>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ie0 = rtb_Switch5_mv;

        /* Update for UnitDelay: '<S1166>/Unit Delay' incorporates:
         *  Switch: '<S1166>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ery = rtb_Switch5_b3n;

        /* Update for UnitDelay: '<S1167>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ne = rtb_Switch5_h;

        /* Update for UnitDelay: '<S1168>/Unit Delay' incorporates:
         *  Switch: '<S1168>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mod = rtb_Switch5_kv;

        /* Update for UnitDelay: '<S1175>/Unit Delay' incorporates:
         *  Switch: '<S1175>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ny = rtb_Switch5_aj;

        /* Update for UnitDelay: '<S1169>/Unit Delay' incorporates:
         *  Switch: '<S1169>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dr = rtb_Switch5_hl;

        /* Update for UnitDelay: '<S1170>/Unit Delay' incorporates:
         *  Switch: '<S1170>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cje = rtb_Switch5_d;
    }

    /* End of Logic: '<S1138>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S1138>/BRAKE_FD_3_FD14_Time' */

    /* Merge: '<S33>/SR1N_b_BRAKE_FD_3_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1138>/VeSR1N_b_BRAKE_FD_3_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_3_FD14_Time_VeSR1N_b_BRAKE_FD_3_FD14_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_n2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BRAKE_FD_3_FD14_Pkt' */
}

/* Model step function for TID36 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BRAKE_FD_3_FD3_Time(void)
                                  /* Explicit Task: TESR1B_BRAKE_FD_3_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_BRAKE_FD_3_FD3_New;
    uint16 rtb_Switch5_a5;
    uint16 rtb_Switch5_dgr;
    uint16 rtb_Switch5_fac;
    uint16 rtb_Switch5_nu;
    uint8 rtb_Switch5_bf;
    uint8 rtb_Switch5_c4;
    uint8 rtb_Switch5_cat;
    uint8 rtb_Switch5_doc;
    uint8 rtb_Switch5_dr;
    uint8 rtb_Switch5_e3r;
    uint8 rtb_Switch5_fbh;
    uint8 rtb_Switch5_fqp;
    uint8 rtb_Switch5_hb;
    uint8 rtb_Switch5_jx;
    uint8 rtb_Switch5_o2;
    uint8 rtb_Switch5_p0c;
    boolean rtb_TmpSignalConversionAtVeSR_n;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BRAKE_FD_3_FD3_Pkt' incorporates:
     *  SubSystem: '<S34>/BRAKE_FD_3_FD3_Time'
     */
    /* SignalConversion generated from: '<S1180>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S34>/SR1N_b_BRAKE_FD_3_FD3_NewEvent_merge'
     */
    rtb_VeSR1N_b_BRAKE_FD_3_FD3_New =
        Rte_IrvRead_SR1B_BRAKE_FD_3_FD3_Time_VeSR1N_b_BRAKE_FD_3_FD3_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S1180>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S34>/SR1N_b_BRAKE_FD_3_FD3_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_n =
        Rte_IrvRead_SR1B_BRAKE_FD_3_FD3_Time_VeSR1N_b_BRAKE_FD_3_FD3_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S1180>/BRAKE_FD_3_FD3_Time' incorporates:
     *  EnablePort: '<S1199>/Enable'
     */
    /* Logic: '<S1180>/Logical Operator1' incorporates:
     *  Constant: '<S1200>/Calib'
     */
    if (rtb_VeSR1N_b_BRAKE_FD_3_FD3_New && (KeSR1B_b_BRAKE_FD_3_FD3_Enbl))
    {
        /* Gain: '<S1199>/Gain2' incorporates:
         *  Constant: '<S1199>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_mcw = false;

        /* Logic: '<S1201>/Logical Operator' incorporates:
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_CRC_Failg'
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_E2E_Faild'
         *  Logic: '<S1202>/Logical Operator'
         *  Logic: '<S1203>/Logical Operator'
         *  Logic: '<S1204>/Logical Operator'
         *  Logic: '<S1205>/Logical Operator'
         *  Logic: '<S1206>/Logical Operator'
         *  Logic: '<S1207>/Logical Operator'
         *  Logic: '<S1208>/Logical Operator'
         *  Logic: '<S1209>/Logical Operator'
         *  Logic: '<S1210>/Logical Operator'
         *  Logic: '<S1211>/Logical Operator'
         *  Logic: '<S1212>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_CRC_Fai) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_E2E_Fai));

        /* Switch: '<S1201>/Switch5' incorporates:
         *  DataStoreRead: '<S1199>/VeSR1N_b_LHF_Spin_SNA_Faild'
         *  Logic: '<S1201>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_LHF_Spin_SNA_Faild_d))
        {
            /* Switch: '<S1201>/Switch5' incorporates:
             *  UnitDelay: '<S1201>/Unit Delay'
             */
            rtb_Switch5_doc = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_g5a;
        }
        else
        {
            /* Switch: '<S1201>/Switch5' incorporates:
             *  DataStoreRead: '<S1199>/DataStore_VeSR1N_y_LHF_Spin_FD3'
             */
            rtb_Switch5_doc = SR1B_BLUEN_ac_DW.VeSR1N_y_LHF_Spin_FD3;
        }

        /* End of Switch: '<S1201>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_LHF_Spin_FD3' incorporates:
         *  DataTypeConversion: '<S1199>/Data Type Conversion'
         *  Switch: '<S1201>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_LHF_Spin_FD3_Value(rtb_Switch5_doc);

        /* Switch: '<S1204>/Switch5' incorporates:
         *  DataStoreRead: '<S1199>/VeSR1N_b_LHF_FastPulseCounter_SNA_Faild'
         *  Logic: '<S1204>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_LHF_FastPulseCounter_n))
        {
            /* Switch: '<S1204>/Switch5' incorporates:
             *  UnitDelay: '<S1204>/Unit Delay'
             */
            rtb_Switch5_fbh = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fc0;
        }
        else
        {
            /* Switch: '<S1204>/Switch5' incorporates:
             *  DataStoreRead: '<S1199>/VeSR1N_cnt_LHF_FastPulseCntr_FD3'
             */
            rtb_Switch5_fbh = SR1B_BLUEN_ac_DW.VeSR1N_cnt_LHF_FastPulseCntr__h;
        }

        /* End of Switch: '<S1204>/Switch5' */

        /* Outport: '<Root>/VeSR1B_cnt_LHF_FastPulseCntr_FD3' incorporates:
         *  DataTypeConversion: '<S1199>/Data Type Conversion1'
         */
        (void)Rte_Write_VeSR1B_cnt_LHF_FastPulseCntr_FD3_Value((float32)
            rtb_Switch5_fbh);

        /* Switch: '<S1215>/Switch5' incorporates:
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_CRC_Failg'
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_E2E_Faild'
         *  Logic: '<S1215>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_E2E_Fai))
        {
            /* Switch: '<S1215>/Switch5' incorporates:
             *  UnitDelay: '<S1215>/Unit Delay'
             */
            rtb_Switch5_jx = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_i4;
        }
        else
        {
            /* Switch: '<S1215>/Switch5' incorporates:
             *  DataStoreRead: '<S1199>/DataStore_VeSR1N_b_RHF_WhlSnsrFailSts_FD3'
             */
            rtb_Switch5_jx = SR1B_BLUEN_ac_DW.VeSR1N_b_RHF_WhlSnsrFailSts_FD3;
        }

        /* End of Switch: '<S1215>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_RHF_WhlSnsrFailSts_FD3' incorporates:
         *  DataTypeConversion: '<S1199>/Data Type Conversion10'
         *  Switch: '<S1215>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_RHF_WhlSnsrFailSts_FD3_Value(((sint32)
            rtb_Switch5_jx) != 0);

        /* Switch: '<S1210>/Switch5' incorporates:
         *  DataStoreRead: '<S1199>/VeSR1N_b_RHFWheelSpeed_SNA_Faild'
         *  Logic: '<S1210>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_RHFWheelSpeed_SNA_Fa_f))
        {
            /* Switch: '<S1210>/Switch5' incorporates:
             *  UnitDelay: '<S1210>/Unit Delay'
             */
            rtb_Switch5_fac = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pr;
        }
        else
        {
            /* Switch: '<S1210>/Switch5' incorporates:
             *  DataStoreRead: '<S1199>/DataStore_VeSR1N_v_RHFWheelSpeed_FD3'
             */
            rtb_Switch5_fac = SR1B_BLUEN_ac_DW.VeSR1N_v_RHFWheelSpeed_FD3;
        }

        /* End of Switch: '<S1210>/Switch5' */

        /* Outport: '<Root>/VeSR1B_v_RHFWheelSpeed_FD3' incorporates:
         *  DataTypeConversion: '<S1199>/Data Type Conversion11'
         *  Switch: '<S1210>/Switch5'
         */
        (void)Rte_Write_VeSR1B_v_RHFWheelSpeed_FD3_Value(((float32)
            rtb_Switch5_fac) * 0.0625F);

        /* Switch: '<S1211>/Switch5' incorporates:
         *  DataStoreRead: '<S1199>/VeSR1N_b_RHR_FastPulseCounter_SNA_Faild'
         *  Logic: '<S1211>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_RHR_FastPulseCounter_k))
        {
            /* Switch: '<S1211>/Switch5' incorporates:
             *  UnitDelay: '<S1211>/Unit Delay'
             */
            rtb_Switch5_cat = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ja;
        }
        else
        {
            /* Switch: '<S1211>/Switch5' incorporates:
             *  DataStoreRead: '<S1199>/DataStore_VeSR1N_cnt_RHR_FastPulseCntr_FD3'
             */
            rtb_Switch5_cat = SR1B_BLUEN_ac_DW.VeSR1N_cnt_RHR_FastPulseCntr__g;
        }

        /* End of Switch: '<S1211>/Switch5' */

        /* Outport: '<Root>/VeSR1B_cnt_RHR_FastPulseCntr_FD3' incorporates:
         *  DataTypeConversion: '<S1199>/Data Type Conversion12'
         */
        (void)Rte_Write_VeSR1B_cnt_RHR_FastPulseCntr_FD3_Value((float32)
            rtb_Switch5_cat);

        /* Switch: '<S1212>/Switch5' incorporates:
         *  DataStoreRead: '<S1199>/VeSR1N_b_RHR_Spin_SNA_Faild'
         *  Logic: '<S1212>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_RHR_Spin_SNA_Faild_j))
        {
            /* Switch: '<S1212>/Switch5' incorporates:
             *  UnitDelay: '<S1212>/Unit Delay'
             */
            rtb_Switch5_bf = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fh;
        }
        else
        {
            /* Switch: '<S1212>/Switch5' incorporates:
             *  DataStoreRead: '<S1199>/DataStore_VeSR1N_y_RHR_Spin_FD3'
             */
            rtb_Switch5_bf = SR1B_BLUEN_ac_DW.VeSR1N_y_RHR_Spin_FD3;
        }

        /* End of Switch: '<S1212>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_RHR_Spin_FD3' incorporates:
         *  DataTypeConversion: '<S1199>/Data Type Conversion13'
         *  Switch: '<S1212>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_RHR_Spin_FD3_Value(rtb_Switch5_bf);

        /* Switch: '<S1216>/Switch5' incorporates:
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_CRC_Failg'
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_E2E_Faild'
         *  Logic: '<S1216>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_E2E_Fai))
        {
            /* Switch: '<S1216>/Switch5' incorporates:
             *  UnitDelay: '<S1216>/Unit Delay'
             */
            rtb_Switch5_hb = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kh;
        }
        else
        {
            /* Switch: '<S1216>/Switch5' incorporates:
             *  DataStoreRead: '<S1199>/DataStore_VeSR1N_b_RHR_WhlSnsrFailSts_FD3'
             */
            rtb_Switch5_hb = SR1B_BLUEN_ac_DW.VeSR1N_b_RHR_WhlSnsrFailSts_FD3;
        }

        /* End of Switch: '<S1216>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_RHR_WhlSnsrFailSts_FD3' incorporates:
         *  DataTypeConversion: '<S1199>/Data Type Conversion14'
         *  Switch: '<S1216>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_RHR_WhlSnsrFailSts_FD3_Value(((sint32)
            rtb_Switch5_hb) != 0);

        /* Switch: '<S1203>/Switch5' incorporates:
         *  DataStoreRead: '<S1199>/VeSR1N_b_RHRWheelSpeed_SNA_Faild'
         *  Logic: '<S1203>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_RHRWheelSpeed_SNA_Fa_d))
        {
            /* Switch: '<S1203>/Switch5' incorporates:
             *  UnitDelay: '<S1203>/Unit Delay'
             */
            rtb_Switch5_dgr = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_e1;
        }
        else
        {
            /* Switch: '<S1203>/Switch5' incorporates:
             *  DataStoreRead: '<S1199>/DataStore_VeSR1N_v_RHRWheelSpeed_FD3'
             */
            rtb_Switch5_dgr = SR1B_BLUEN_ac_DW.VeSR1N_v_RHRWheelSpeed_FD3;
        }

        /* End of Switch: '<S1203>/Switch5' */

        /* Outport: '<Root>/VeSR1B_v_RHRWheelSpeed_FD3' incorporates:
         *  DataTypeConversion: '<S1199>/Data Type Conversion15'
         *  Switch: '<S1203>/Switch5'
         */
        (void)Rte_Write_VeSR1B_v_RHRWheelSpeed_FD3_Value(((float32)
            rtb_Switch5_dgr) * 0.0625F);

        /* Switch: '<S1213>/Switch5' incorporates:
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_CRC_Failg'
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_E2E_Faild'
         *  Logic: '<S1213>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_E2E_Fai))
        {
            /* Switch: '<S1213>/Switch5' incorporates:
             *  UnitDelay: '<S1213>/Unit Delay'
             */
            rtb_Switch5_o2 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_j5g;
        }
        else
        {
            /* Switch: '<S1213>/Switch5' incorporates:
             *  DataStoreRead: '<S1199>/DataStore_VeSR1N_b_LHF_WhlSnsrFailSts_FD3'
             */
            rtb_Switch5_o2 = SR1B_BLUEN_ac_DW.VeSR1N_b_LHF_WhlSnsrFailSts_FD3;
        }

        /* End of Switch: '<S1213>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_LHF_WhlSnsrFailSts_FD3' incorporates:
         *  DataTypeConversion: '<S1199>/Data Type Conversion2'
         *  Switch: '<S1213>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_LHF_WhlSnsrFailSts_FD3_Value(((sint32)
            rtb_Switch5_o2) != 0);

        /* Switch: '<S1202>/Switch5' incorporates:
         *  DataStoreRead: '<S1199>/VeSR1N_b_LHFWheelSpeed_SNA_Faild'
         *  Logic: '<S1202>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_LHFWheelSpeed_SNA_Fa_a))
        {
            /* Switch: '<S1202>/Switch5' incorporates:
             *  UnitDelay: '<S1202>/Unit Delay'
             */
            rtb_Switch5_a5 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_d5;
        }
        else
        {
            /* Switch: '<S1202>/Switch5' incorporates:
             *  DataStoreRead: '<S1199>/DataStore_VeSR1N_v_LHFWheelSpeed_FD3'
             */
            rtb_Switch5_a5 = SR1B_BLUEN_ac_DW.VeSR1N_v_LHFWheelSpeed_FD3;
        }

        /* End of Switch: '<S1202>/Switch5' */

        /* Outport: '<Root>/VeSR1B_v_LHFWheelSpeed_FD3' incorporates:
         *  DataTypeConversion: '<S1199>/Data Type Conversion3'
         *  Switch: '<S1202>/Switch5'
         */
        (void)Rte_Write_VeSR1B_v_LHFWheelSpeed_FD3_Value(((float32)
            rtb_Switch5_a5) * 0.0625F);

        /* Switch: '<S1205>/Switch5' incorporates:
         *  DataStoreRead: '<S1199>/VeSR1N_b_LHR_FastPulseCounter_SNA_Faild'
         *  Logic: '<S1205>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_LHR_FastPulseCounter_o))
        {
            /* Switch: '<S1205>/Switch5' incorporates:
             *  UnitDelay: '<S1205>/Unit Delay'
             */
            rtb_Switch5_c4 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jm;
        }
        else
        {
            /* Switch: '<S1205>/Switch5' incorporates:
             *  DataStoreRead: '<S1199>/DataStore_VeSR1N_cnt_LHR_FastPulseCntr_FD3'
             */
            rtb_Switch5_c4 = SR1B_BLUEN_ac_DW.VeSR1N_cnt_LHR_FastPulseCntr__d;
        }

        /* End of Switch: '<S1205>/Switch5' */

        /* Outport: '<Root>/VeSR1B_cnt_LHR_FastPulseCntr_FD3' incorporates:
         *  DataTypeConversion: '<S1199>/Data Type Conversion4'
         */
        (void)Rte_Write_VeSR1B_cnt_LHR_FastPulseCntr_FD3_Value((float32)
            rtb_Switch5_c4);

        /* Switch: '<S1206>/Switch5' incorporates:
         *  DataStoreRead: '<S1199>/VeSR1N_b_LHR_Spin_SNA_Faild'
         *  Logic: '<S1206>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_LHR_Spin_SNA_Faild_b))
        {
            /* Switch: '<S1206>/Switch5' incorporates:
             *  UnitDelay: '<S1206>/Unit Delay'
             */
            rtb_Switch5_fqp = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ptq;
        }
        else
        {
            /* Switch: '<S1206>/Switch5' incorporates:
             *  DataStoreRead: '<S1199>/DataStore_VeSR1N_y_LHR_Spin_FD3'
             */
            rtb_Switch5_fqp = SR1B_BLUEN_ac_DW.VeSR1N_y_LHR_Spin_FD3;
        }

        /* End of Switch: '<S1206>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_LHR_Spin_FD3' incorporates:
         *  DataTypeConversion: '<S1199>/Data Type Conversion5'
         *  Switch: '<S1206>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_LHR_Spin_FD3_Value(rtb_Switch5_fqp);

        /* Switch: '<S1214>/Switch5' incorporates:
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_CRC_Failg'
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_E2E_Faild'
         *  Logic: '<S1214>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_E2E_Fai))
        {
            /* Switch: '<S1214>/Switch5' incorporates:
             *  UnitDelay: '<S1214>/Unit Delay'
             */
            rtb_Switch5_p0c = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oin;
        }
        else
        {
            /* Switch: '<S1214>/Switch5' incorporates:
             *  DataStoreRead: '<S1199>/DataStore_VeSR1N_b_LHR_WhlSnsrFailSts_FD3'
             */
            rtb_Switch5_p0c = SR1B_BLUEN_ac_DW.VeSR1N_b_LHR_WhlSnsrFailSts_FD3;
        }

        /* End of Switch: '<S1214>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_LHR_WhlSnsrFailSts_FD3' incorporates:
         *  DataTypeConversion: '<S1199>/Data Type Conversion6'
         *  Switch: '<S1214>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_LHR_WhlSnsrFailSts_FD3_Value(((sint32)
            rtb_Switch5_p0c) != 0);

        /* Switch: '<S1207>/Switch5' incorporates:
         *  DataStoreRead: '<S1199>/VeSR1N_b_LHRWheelSpeed_SNA_Faild'
         *  Logic: '<S1207>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_LHRWheelSpeed_SNA_Fa_k))
        {
            /* Switch: '<S1207>/Switch5' incorporates:
             *  UnitDelay: '<S1207>/Unit Delay'
             */
            rtb_Switch5_nu = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bf;
        }
        else
        {
            /* Switch: '<S1207>/Switch5' incorporates:
             *  DataStoreRead: '<S1199>/DataStore_VeSR1N_v_LHRWheelSpeed_FD3'
             */
            rtb_Switch5_nu = SR1B_BLUEN_ac_DW.VeSR1N_v_LHRWheelSpeed_FD3;
        }

        /* End of Switch: '<S1207>/Switch5' */

        /* Outport: '<Root>/VeSR1B_v_LHRWheelSpeed_FD3' incorporates:
         *  DataTypeConversion: '<S1199>/Data Type Conversion7'
         *  Switch: '<S1207>/Switch5'
         */
        (void)Rte_Write_VeSR1B_v_LHRWheelSpeed_FD3_Value(((float32)
            rtb_Switch5_nu) * 0.0625F);

        /* Switch: '<S1208>/Switch5' incorporates:
         *  DataStoreRead: '<S1199>/VeSR1N_b_RHF_FastPulseCounter_SNA_Faild'
         *  Logic: '<S1208>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_RHF_FastPulseCounter_n))
        {
            /* Switch: '<S1208>/Switch5' incorporates:
             *  UnitDelay: '<S1208>/Unit Delay'
             */
            rtb_Switch5_e3r = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_djm;
        }
        else
        {
            /* Switch: '<S1208>/Switch5' incorporates:
             *  DataStoreRead: '<S1199>/DataStore_VeSR1N_cnt_RHF_FastPulseCntr_FD3'
             */
            rtb_Switch5_e3r = SR1B_BLUEN_ac_DW.VeSR1N_cnt_RHF_FastPulseCntr__d;
        }

        /* End of Switch: '<S1208>/Switch5' */

        /* Outport: '<Root>/VeSR1B_cnt_RHF_FastPulseCntr_FD3' incorporates:
         *  DataTypeConversion: '<S1199>/Data Type Conversion8'
         */
        (void)Rte_Write_VeSR1B_cnt_RHF_FastPulseCntr_FD3_Value((float32)
            rtb_Switch5_e3r);

        /* Switch: '<S1209>/Switch5' incorporates:
         *  DataStoreRead: '<S1199>/VeSR1N_b_RHF_Spin_SNA_Faild'
         *  Logic: '<S1209>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_RHF_Spin_SNA_Faild_b))
        {
            /* Switch: '<S1209>/Switch5' incorporates:
             *  UnitDelay: '<S1209>/Unit Delay'
             */
            rtb_Switch5_dr = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pdu;
        }
        else
        {
            /* Switch: '<S1209>/Switch5' incorporates:
             *  DataStoreRead: '<S1199>/DataStore_VeSR1N_y_RHF_Spin_FD3'
             */
            rtb_Switch5_dr = SR1B_BLUEN_ac_DW.VeSR1N_y_RHF_Spin_FD3;
        }

        /* End of Switch: '<S1209>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_RHF_Spin_FD3' incorporates:
         *  DataTypeConversion: '<S1199>/Data Type Conversion9'
         *  Switch: '<S1209>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_RHF_Spin_FD3_Value(rtb_Switch5_dr);

        /* Outport: '<Root>/VeSR1B_y_LHF_Spin_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_CRC_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_E2E_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_MC_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_LHF_Spin_SNA_Faild'
         *  Product: '<S1201>/Product'
         *  Product: '<S1201>/Product1'
         *  Product: '<S1201>/Product2'
         *  Product: '<S1201>/Product3'
         *  Product: '<S1201>/Product4'
         *  Sum: '<S1201>/Add'
         */
        (void)Rte_Write_VeSR1B_y_LHF_Spin_FD3_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_CRC_F_g ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_MC_Fail
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_LHF_Spin_SNA_Faild_d ? 1 : 0) *
                      8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_LHFWheelSpeed_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_CRC_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_E2E_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_MC_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_LHFWheelSpeed_SNA_Faild'
         *  Product: '<S1202>/Product'
         *  Product: '<S1202>/Product1'
         *  Product: '<S1202>/Product2'
         *  Product: '<S1202>/Product3'
         *  Product: '<S1202>/Product4'
         *  Sum: '<S1202>/Add'
         */
        (void)Rte_Write_VeSR1B_y_LHFWheelSpeed_FD3_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_CRC_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_LHFWheelSpeed_SNA_Fa_a
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_RHRWheelSpeed_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_CRC_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_E2E_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_MC_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_RHRWheelSpeed_SNA_Faild'
         *  Product: '<S1203>/Product'
         *  Product: '<S1203>/Product1'
         *  Product: '<S1203>/Product2'
         *  Product: '<S1203>/Product3'
         *  Product: '<S1203>/Product4'
         *  Sum: '<S1203>/Add'
         */
        (void)Rte_Write_VeSR1B_y_RHRWheelSpeed_FD3_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_CRC_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_RHRWheelSpeed_SNA_Fa_d
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_LHF_FastPulseCntr_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_CRC_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_E2E_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_MC_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_LHF_FastPulseCounter_SNA_Faild'
         *  Product: '<S1204>/Product'
         *  Product: '<S1204>/Product1'
         *  Product: '<S1204>/Product2'
         *  Product: '<S1204>/Product3'
         *  Product: '<S1204>/Product4'
         *  Sum: '<S1204>/Add'
         */
        (void)Rte_Write_VeSR1B_y_LHF_FastPulseCntr_FD3_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_CRC_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_LHF_FastPulseCounter_n
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_LHR_FastPulseCntr_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_CRC_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_E2E_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_MC_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_LHR_FastPulseCounter_SNA_Faild'
         *  Product: '<S1205>/Product'
         *  Product: '<S1205>/Product1'
         *  Product: '<S1205>/Product2'
         *  Product: '<S1205>/Product3'
         *  Product: '<S1205>/Product4'
         *  Sum: '<S1205>/Add'
         */
        (void)Rte_Write_VeSR1B_y_LHR_FastPulseCntr_FD3_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_CRC_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_LHR_FastPulseCounter_o
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_LHR_Spin_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_CRC_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_E2E_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_MC_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_LHR_Spin_SNA_Faild'
         *  Product: '<S1206>/Product'
         *  Product: '<S1206>/Product1'
         *  Product: '<S1206>/Product2'
         *  Product: '<S1206>/Product3'
         *  Product: '<S1206>/Product4'
         *  Sum: '<S1206>/Add'
         */
        (void)Rte_Write_VeSR1B_y_LHR_Spin_FD3_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_CRC_F_g ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_MC_Fail
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_LHR_Spin_SNA_Faild_b ? 1 : 0) *
                      8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_LHRWheelSpeed_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_CRC_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_E2E_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_MC_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_LHRWheelSpeed_SNA_Faild'
         *  Product: '<S1207>/Product'
         *  Product: '<S1207>/Product1'
         *  Product: '<S1207>/Product2'
         *  Product: '<S1207>/Product3'
         *  Product: '<S1207>/Product4'
         *  Sum: '<S1207>/Add'
         */
        (void)Rte_Write_VeSR1B_y_LHRWheelSpeed_FD3_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_CRC_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_LHRWheelSpeed_SNA_Fa_k
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_RHF_FastPulseCntr_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_CRC_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_E2E_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_MC_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_RHF_FastPulseCounter_SNA_Faild'
         *  Product: '<S1208>/Product'
         *  Product: '<S1208>/Product1'
         *  Product: '<S1208>/Product2'
         *  Product: '<S1208>/Product3'
         *  Product: '<S1208>/Product4'
         *  Sum: '<S1208>/Add'
         */
        (void)Rte_Write_VeSR1B_y_RHF_FastPulseCntr_FD3_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_CRC_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_RHF_FastPulseCounter_n
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_RHF_Spin_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_CRC_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_E2E_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_MC_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_RHF_Spin_SNA_Faild'
         *  Product: '<S1209>/Product'
         *  Product: '<S1209>/Product1'
         *  Product: '<S1209>/Product2'
         *  Product: '<S1209>/Product3'
         *  Product: '<S1209>/Product4'
         *  Sum: '<S1209>/Add'
         */
        (void)Rte_Write_VeSR1B_y_RHF_Spin_FD3_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_CRC_F_g ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_MC_Fail
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_RHF_Spin_SNA_Faild_b ? 1 : 0) *
                      8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_RHFWheelSpeed_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_CRC_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_E2E_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_MC_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_RHFWheelSpeed_SNA_Faild'
         *  Product: '<S1210>/Product'
         *  Product: '<S1210>/Product1'
         *  Product: '<S1210>/Product2'
         *  Product: '<S1210>/Product3'
         *  Product: '<S1210>/Product4'
         *  Sum: '<S1210>/Add'
         */
        (void)Rte_Write_VeSR1B_y_RHFWheelSpeed_FD3_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_CRC_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_RHFWheelSpeed_SNA_Fa_f
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_RHR_FastPulseCntr_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_CRC_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_E2E_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_MC_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_RHR_FastPulseCounter_SNA_Faild'
         *  Product: '<S1211>/Product'
         *  Product: '<S1211>/Product1'
         *  Product: '<S1211>/Product2'
         *  Product: '<S1211>/Product3'
         *  Product: '<S1211>/Product4'
         *  Sum: '<S1211>/Add'
         */
        (void)Rte_Write_VeSR1B_y_RHR_FastPulseCntr_FD3_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_CRC_F_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_RHR_FastPulseCounter_k
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_RHR_Spin_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_CRC_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_E2E_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_MC_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_RHR_Spin_SNA_Faild'
         *  Product: '<S1212>/Product'
         *  Product: '<S1212>/Product1'
         *  Product: '<S1212>/Product2'
         *  Product: '<S1212>/Product3'
         *  Product: '<S1212>/Product4'
         *  Sum: '<S1212>/Add'
         */
        (void)Rte_Write_VeSR1B_y_RHR_Spin_FD3_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_CRC_F_g ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_MC_Fail
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_RHR_Spin_SNA_Faild_j ? 1 : 0) *
                      8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_LHF_WhlSnsrFailSts_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_CRC_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_E2E_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_MC_Faild'
         *  Product: '<S1213>/Product'
         *  Product: '<S1213>/Product1'
         *  Product: '<S1213>/Product2'
         *  Product: '<S1213>/Product4'
         *  Sum: '<S1213>/Add'
         */
        (void)Rte_Write_VeSR1B_y_LHF_WhlSnsrFailSts_FD3_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_CRC_F_g ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_E2E_Fai ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_LHR_WhlSnsrFailSts_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_CRC_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_E2E_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_MC_Faild'
         *  Product: '<S1214>/Product'
         *  Product: '<S1214>/Product1'
         *  Product: '<S1214>/Product2'
         *  Product: '<S1214>/Product4'
         *  Sum: '<S1214>/Add'
         */
        (void)Rte_Write_VeSR1B_y_LHR_WhlSnsrFailSts_FD3_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_CRC_F_g ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_E2E_Fai ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_RHF_WhlSnsrFailSts_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_CRC_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_E2E_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_MC_Faild'
         *  Product: '<S1215>/Product'
         *  Product: '<S1215>/Product1'
         *  Product: '<S1215>/Product2'
         *  Product: '<S1215>/Product4'
         *  Sum: '<S1215>/Add'
         */
        (void)Rte_Write_VeSR1B_y_RHF_WhlSnsrFailSts_FD3_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_CRC_F_g ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_E2E_Fai ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_RHR_WhlSnsrFailSts_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_CRC_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_E2E_Faild'
         *  DataStoreRead: '<S1199>/VeSR1N_b_BRAKE_FD_3_FD3_MC_Faild'
         *  Product: '<S1216>/Product'
         *  Product: '<S1216>/Product1'
         *  Product: '<S1216>/Product2'
         *  Product: '<S1216>/Product4'
         *  Sum: '<S1216>/Add'
         */
        (void)Rte_Write_VeSR1B_y_RHR_WhlSnsrFailSts_FD3_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_CRC_F_g ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_E2E_Fai ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S1201>/Unit Delay' incorporates:
         *  Switch: '<S1201>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_g5a = rtb_Switch5_doc;

        /* Update for UnitDelay: '<S1204>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fc0 = rtb_Switch5_fbh;

        /* Update for UnitDelay: '<S1215>/Unit Delay' incorporates:
         *  Switch: '<S1215>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_i4 = rtb_Switch5_jx;

        /* Update for UnitDelay: '<S1210>/Unit Delay' incorporates:
         *  Switch: '<S1210>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pr = rtb_Switch5_fac;

        /* Update for UnitDelay: '<S1211>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ja = rtb_Switch5_cat;

        /* Update for UnitDelay: '<S1212>/Unit Delay' incorporates:
         *  Switch: '<S1212>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fh = rtb_Switch5_bf;

        /* Update for UnitDelay: '<S1216>/Unit Delay' incorporates:
         *  Switch: '<S1216>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kh = rtb_Switch5_hb;

        /* Update for UnitDelay: '<S1203>/Unit Delay' incorporates:
         *  Switch: '<S1203>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_e1 = rtb_Switch5_dgr;

        /* Update for UnitDelay: '<S1213>/Unit Delay' incorporates:
         *  Switch: '<S1213>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_j5g = rtb_Switch5_o2;

        /* Update for UnitDelay: '<S1202>/Unit Delay' incorporates:
         *  Switch: '<S1202>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_d5 = rtb_Switch5_a5;

        /* Update for UnitDelay: '<S1205>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jm = rtb_Switch5_c4;

        /* Update for UnitDelay: '<S1206>/Unit Delay' incorporates:
         *  Switch: '<S1206>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ptq = rtb_Switch5_fqp;

        /* Update for UnitDelay: '<S1214>/Unit Delay' incorporates:
         *  Switch: '<S1214>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oin = rtb_Switch5_p0c;

        /* Update for UnitDelay: '<S1207>/Unit Delay' incorporates:
         *  Switch: '<S1207>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bf = rtb_Switch5_nu;

        /* Update for UnitDelay: '<S1208>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_djm = rtb_Switch5_e3r;

        /* Update for UnitDelay: '<S1209>/Unit Delay' incorporates:
         *  Switch: '<S1209>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pdu = rtb_Switch5_dr;
    }

    /* End of Logic: '<S1180>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S1180>/BRAKE_FD_3_FD3_Time' */

    /* Merge: '<S34>/SR1N_b_BRAKE_FD_3_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1180>/VeSR1N_b_BRAKE_FD_3_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_3_FD3_Time_VeSR1N_b_BRAKE_FD_3_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_mcw);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BRAKE_FD_3_FD3_Pkt' */
}

/* Model step function for TID37 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BRAKE_FD_4_FD3_Time(void)
                                  /* Explicit Task: TESR1B_BRAKE_FD_4_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_BRAKE_FD_4_FD3_New;
    uint8 rtb_Switch5_dcm;
    uint8 rtb_Switch5_df;
    uint8 rtb_Switch5_ffp;
    uint8 rtb_Switch5_mmi;
    boolean rtb_TmpSignalConversionAtVeSR_c;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BRAKE_FD_4_FD3_Pkt' incorporates:
     *  SubSystem: '<S35>/BRAKE_FD_4_FD3_Time'
     */
    /* SignalConversion generated from: '<S1219>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S35>/SR1N_b_BRAKE_FD_4_FD3_NewEvent_merge'
     */
    rtb_VeSR1N_b_BRAKE_FD_4_FD3_New =
        Rte_IrvRead_SR1B_BRAKE_FD_4_FD3_Time_VeSR1N_b_BRAKE_FD_4_FD3_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S1219>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S35>/SR1N_b_BRAKE_FD_4_FD3_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_c =
        Rte_IrvRead_SR1B_BRAKE_FD_4_FD3_Time_VeSR1N_b_BRAKE_FD_4_FD3_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S1219>/BRAKE_FD_4_FD3_Time' incorporates:
     *  EnablePort: '<S1238>/Enable'
     */
    /* Logic: '<S1219>/Logical Operator1' incorporates:
     *  Constant: '<S1239>/Calib'
     */
    if (rtb_VeSR1N_b_BRAKE_FD_4_FD3_New && (KeSR1B_b_BRAKE_FD_4_FD3_Enbl))
    {
        /* Gain: '<S1238>/Gain2' incorporates:
         *  Constant: '<S1238>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_jw = false;

        /* Logic: '<S1240>/Logical Operator' incorporates:
         *  DataStoreRead: '<S1238>/VeSR1N_b_BRAKE_FD_4_FD3_CRC_Failg'
         *  DataStoreRead: '<S1238>/VeSR1N_b_BRAKE_FD_4_FD3_E2E_Faild'
         *  Logic: '<S1241>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_4_FD3_CRC_Fai) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_4_FD3_E2E_Fai));

        /* Switch: '<S1240>/Switch5' incorporates:
         *  DataStoreRead: '<S1238>/VeSR1N_b_EPBSts_SNA_Faild'
         *  Logic: '<S1240>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_EPBSts_SNA_Faild))
        {
            /* Switch: '<S1240>/Switch5' incorporates:
             *  UnitDelay: '<S1240>/Unit Delay'
             */
            rtb_Switch5_df = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hlo;
        }
        else
        {
            /* Switch: '<S1240>/Switch5' incorporates:
             *  DataStoreRead: '<S1238>/DataStore_VeSR1N_y_EPBSts_FD3'
             */
            rtb_Switch5_df = SR1B_BLUEN_ac_DW.VeSR1N_y_EPBSts_FD3;
        }

        /* End of Switch: '<S1240>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_EPBSts_FD3' incorporates:
         *  DataTypeConversion: '<S1238>/Data Type Conversion'
         *  Switch: '<S1240>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_EPBSts_FD3_Value(rtb_Switch5_df);

        /* Switch: '<S1242>/Switch5' incorporates:
         *  DataStoreRead: '<S1238>/VeSR1N_b_BRAKE_FD_4_FD3_CRC_Failg'
         *  DataStoreRead: '<S1238>/VeSR1N_b_BRAKE_FD_4_FD3_E2E_Faild'
         *  Logic: '<S1242>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_4_FD3_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_4_FD3_E2E_Fai))
        {
            /* Switch: '<S1242>/Switch5' incorporates:
             *  UnitDelay: '<S1242>/Unit Delay'
             */
            rtb_Switch5_ffp = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_n1u;
        }
        else
        {
            /* Switch: '<S1242>/Switch5' incorporates:
             *  DataStoreRead: '<S1238>/VeSR1N_b_ASRActive_FD3'
             */
            rtb_Switch5_ffp = SR1B_BLUEN_ac_DW.VeSR1N_b_ASRActive_FD3;
        }

        /* End of Switch: '<S1242>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_ASRActive_FD3' incorporates:
         *  DataTypeConversion: '<S1238>/Data Type Conversion1'
         *  Switch: '<S1242>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_ASRActive_FD3_Value(((sint32)rtb_Switch5_ffp)
            != 0);

        /* Switch: '<S1243>/Switch5' incorporates:
         *  DataStoreRead: '<S1238>/VeSR1N_b_BRAKE_FD_4_FD3_CRC_Failg'
         *  DataStoreRead: '<S1238>/VeSR1N_b_BRAKE_FD_4_FD3_E2E_Faild'
         *  Logic: '<S1243>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_4_FD3_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_4_FD3_E2E_Fai))
        {
            /* Switch: '<S1243>/Switch5' incorporates:
             *  UnitDelay: '<S1243>/Unit Delay'
             */
            rtb_Switch5_mmi = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_j0;
        }
        else
        {
            /* Switch: '<S1243>/Switch5' incorporates:
             *  DataStoreRead: '<S1238>/DataStore_VeSR1N_b_MSRActive_FD3'
             */
            rtb_Switch5_mmi = SR1B_BLUEN_ac_DW.VeSR1N_b_MSRActive_FD3;
        }

        /* End of Switch: '<S1243>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_MSRActive_FD3' incorporates:
         *  DataTypeConversion: '<S1238>/Data Type Conversion2'
         *  Switch: '<S1243>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_MSRActive_FD3_Value(((sint32)rtb_Switch5_mmi)
            != 0);

        /* Switch: '<S1241>/Switch5' incorporates:
         *  DataStoreRead: '<S1238>/VeSR1N_b_TravelDistance_SNA_Faild'
         *  Logic: '<S1241>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_TravelDistance_SNA_Fai))
        {
            /* Switch: '<S1241>/Switch5' incorporates:
             *  UnitDelay: '<S1241>/Unit Delay'
             */
            rtb_Switch5_dcm = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_byi;
        }
        else
        {
            /* Switch: '<S1241>/Switch5' incorporates:
             *  DataStoreRead: '<S1238>/DataStore_VeSR1N_l_TravelDistance'
             */
            rtb_Switch5_dcm = SR1B_BLUEN_ac_DW.VeSR1N_l_TravelDistance;
        }

        /* End of Switch: '<S1241>/Switch5' */

        /* Outport: '<Root>/VeSR1B_l_TravelDistance' incorporates:
         *  DataTypeConversion: '<S1238>/Data Type Conversion3'
         */
        (void)Rte_Write_VeSR1B_l_TravelDistance_Value((float32)rtb_Switch5_dcm);

        /* Outport: '<Root>/VeSR1B_y_EPBSts_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1238>/VeSR1N_b_BRAKE_FD_4_FD3_CRC_Faild'
         *  DataStoreRead: '<S1238>/VeSR1N_b_BRAKE_FD_4_FD3_E2E_Faild'
         *  DataStoreRead: '<S1238>/VeSR1N_b_BRAKE_FD_4_FD3_MC_Faild'
         *  DataStoreRead: '<S1238>/VeSR1N_b_EPBSts_SNA_Faild'
         *  Product: '<S1240>/Product'
         *  Product: '<S1240>/Product1'
         *  Product: '<S1240>/Product2'
         *  Product: '<S1240>/Product3'
         *  Product: '<S1240>/Product4'
         *  Sum: '<S1240>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EPBSts_FD3_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_4_FD3_CRC_F_c ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_4_FD3_MC_Fail
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_EPBSts_SNA_Faild ? 1 : 0) * 8))))
            + ((uint32)((sint32)
                        ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_4_FD3_E2E_Fai ? 1 :
                          0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_TravelDistance_SigSts' incorporates:
         *  DataStoreRead: '<S1238>/VeSR1N_b_BRAKE_FD_4_FD3_CRC_Faild'
         *  DataStoreRead: '<S1238>/VeSR1N_b_BRAKE_FD_4_FD3_E2E_Faild'
         *  DataStoreRead: '<S1238>/VeSR1N_b_BRAKE_FD_4_FD3_MC_Faild'
         *  DataStoreRead: '<S1238>/VeSR1N_b_TravelDistance_SNA_Faild'
         *  Product: '<S1241>/Product'
         *  Product: '<S1241>/Product1'
         *  Product: '<S1241>/Product2'
         *  Product: '<S1241>/Product3'
         *  Product: '<S1241>/Product4'
         *  Sum: '<S1241>/Add'
         */
        (void)Rte_Write_VeSR1B_y_TravelDistance_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_4_FD3_CRC_F_c ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_4_FD3_MC_Fail
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_TravelDistance_SNA_Fai ? 1 : 0)
                      * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_4_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_ASRActive_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1238>/VeSR1N_b_BRAKE_FD_4_FD3_CRC_Faild'
         *  DataStoreRead: '<S1238>/VeSR1N_b_BRAKE_FD_4_FD3_E2E_Faild'
         *  DataStoreRead: '<S1238>/VeSR1N_b_BRAKE_FD_4_FD3_MC_Faild'
         *  Product: '<S1242>/Product'
         *  Product: '<S1242>/Product1'
         *  Product: '<S1242>/Product2'
         *  Product: '<S1242>/Product4'
         *  Sum: '<S1242>/Add'
         */
        (void)Rte_Write_VeSR1B_y_ASRActive_FD3_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_4_FD3_CRC_F_c ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_4_FD3_MC_Fail
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_4_FD3_E2E_Fai ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MSRActive_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1238>/VeSR1N_b_BRAKE_FD_4_FD3_CRC_Faild'
         *  DataStoreRead: '<S1238>/VeSR1N_b_BRAKE_FD_4_FD3_E2E_Faild'
         *  DataStoreRead: '<S1238>/VeSR1N_b_BRAKE_FD_4_FD3_MC_Faild'
         *  Product: '<S1243>/Product'
         *  Product: '<S1243>/Product1'
         *  Product: '<S1243>/Product2'
         *  Product: '<S1243>/Product4'
         *  Sum: '<S1243>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MSRActive_FD3_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_4_FD3_CRC_F_c ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_4_FD3_MC_Fail
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_4_FD3_E2E_Fai ? 1 : 0)
                      * 16)))));

        /* Update for UnitDelay: '<S1240>/Unit Delay' incorporates:
         *  Switch: '<S1240>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hlo = rtb_Switch5_df;

        /* Update for UnitDelay: '<S1242>/Unit Delay' incorporates:
         *  Switch: '<S1242>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_n1u = rtb_Switch5_ffp;

        /* Update for UnitDelay: '<S1243>/Unit Delay' incorporates:
         *  Switch: '<S1243>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_j0 = rtb_Switch5_mmi;

        /* Update for UnitDelay: '<S1241>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_byi = rtb_Switch5_dcm;
    }

    /* End of Logic: '<S1219>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S1219>/BRAKE_FD_4_FD3_Time' */

    /* Merge: '<S35>/SR1N_b_BRAKE_FD_4_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1219>/VeSR1N_b_BRAKE_FD_4_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_4_FD3_Time_VeSR1N_b_BRAKE_FD_4_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_jw);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BRAKE_FD_4_FD3_Pkt' */
}

/* Model step function for TID38 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BRAKE_FD_5_FD3_Time(void)
                                  /* Explicit Task: TESR1B_BRAKE_FD_5_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_BRAKE_FD_5_FD3_New;
    uint8 rtb_Switch5_d;
    uint8 rtb_Switch5_gw;
    uint8 rtb_Switch5_nh;
    uint8 rtb_Switch5_pf;
    boolean rtb_TmpSignalConversionAtVeSR_k;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BRAKE_FD_5_FD3_Pkt' incorporates:
     *  SubSystem: '<S36>/BRAKE_FD_5_FD3_Time'
     */
    /* SignalConversion generated from: '<S1246>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S36>/SR1N_b_BRAKE_FD_5_FD3_NewEvent_merge'
     */
    rtb_VeSR1N_b_BRAKE_FD_5_FD3_New =
        Rte_IrvRead_SR1B_BRAKE_FD_5_FD3_Time_VeSR1N_b_BRAKE_FD_5_FD3_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S1246>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S36>/SR1N_b_BRAKE_FD_5_FD3_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_k =
        Rte_IrvRead_SR1B_BRAKE_FD_5_FD3_Time_VeSR1N_b_BRAKE_FD_5_FD3_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S1246>/BRAKE_FD_5_FD3_Time' incorporates:
     *  EnablePort: '<S1265>/Enable'
     */
    /* Logic: '<S1246>/Logical Operator1' incorporates:
     *  Constant: '<S1266>/Calib'
     */
    if (rtb_VeSR1N_b_BRAKE_FD_5_FD3_New && (KeSR1B_b_BRAKE_FD_5_FD3_Enbl))
    {
        /* Gain: '<S1265>/Gain2' incorporates:
         *  Constant: '<S1265>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_oe = false;

        /* Switch: '<S1268>/Switch5' incorporates:
         *  DataStoreRead: '<S1265>/VeSR1N_b_BRAKE_FD_5_FD3_CRC_Failg'
         *  DataStoreRead: '<S1265>/VeSR1N_b_BRAKE_FD_5_FD3_E2E_Faild'
         *  Logic: '<S1268>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_5_FD3_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_5_FD3_E2E_Fai))
        {
            /* Switch: '<S1268>/Switch5' incorporates:
             *  UnitDelay: '<S1268>/Unit Delay'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_c4f;
        }
        else
        {
            /* Switch: '<S1268>/Switch5' incorporates:
             *  DataStoreRead: '<S1265>/DataStore_VeSR1N_b_ACCEngaged_FD3'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.VeSR1N_b_ACCEngaged_FD3;
        }

        /* End of Switch: '<S1268>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_ACCEngaged_FD3' incorporates:
         *  DataTypeConversion: '<S1265>/Data Type Conversion'
         *  Switch: '<S1268>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_ACCEngaged_FD3_Value(((sint32)rtb_Switch5_d) !=
            0);

        /* Switch: '<S1267>/Switch5' incorporates:
         *  DataStoreRead: '<S1265>/VeSR1N_b_BRAKE_FD_5_FD3_CRC_Failg'
         *  DataStoreRead: '<S1265>/VeSR1N_b_BRAKE_FD_5_FD3_E2E_Faild'
         *  Logic: '<S1267>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_5_FD3_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_5_FD3_E2E_Fai))
        {
            /* Switch: '<S1267>/Switch5' incorporates:
             *  UnitDelay: '<S1267>/Unit Delay'
             */
            rtb_Switch5_pf = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mtf;
        }
        else
        {
            /* Switch: '<S1267>/Switch5' incorporates:
             *  DataStoreRead: '<S1265>/VeSR1N_b_ABSFailSts_FD3'
             */
            rtb_Switch5_pf = SR1B_BLUEN_ac_DW.VeSR1N_b_ABSFailSts_FD3;
        }

        /* End of Switch: '<S1267>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_ABSFailSts_FD3' incorporates:
         *  DataTypeConversion: '<S1265>/Data Type Conversion1'
         *  Switch: '<S1267>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_ABSFailSts_FD3_Value(((sint32)rtb_Switch5_pf)
            != 0);

        /* Switch: '<S1269>/Switch5' incorporates:
         *  DataStoreRead: '<S1265>/VeSR1N_b_BRAKE_FD_5_FD3_CRC_Failg'
         *  DataStoreRead: '<S1265>/VeSR1N_b_BRAKE_FD_5_FD3_E2E_Faild'
         *  Logic: '<S1269>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_5_FD3_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_5_FD3_E2E_Fai))
        {
            /* Switch: '<S1269>/Switch5' incorporates:
             *  UnitDelay: '<S1269>/Unit Delay'
             */
            rtb_Switch5_gw = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_d2;
        }
        else
        {
            /* Switch: '<S1269>/Switch5' incorporates:
             *  DataStoreRead: '<S1265>/DataStore_VeSR1N_b_ESCFailSts_FD3'
             */
            rtb_Switch5_gw = SR1B_BLUEN_ac_DW.VeSR1N_b_ESCFailSts_FD3;
        }

        /* End of Switch: '<S1269>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_ESCFailSts_FD3' incorporates:
         *  DataTypeConversion: '<S1265>/Data Type Conversion2'
         *  Switch: '<S1269>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_ESCFailSts_FD3_Value(((sint32)rtb_Switch5_gw)
            != 0);

        /* Switch: '<S1270>/Switch5' incorporates:
         *  DataStoreRead: '<S1265>/VeSR1N_b_BRAKE_FD_5_FD3_CRC_Failg'
         *  DataStoreRead: '<S1265>/VeSR1N_b_BRAKE_FD_5_FD3_E2E_Faild'
         *  Logic: '<S1270>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_5_FD3_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_5_FD3_E2E_Fai))
        {
            /* Switch: '<S1270>/Switch5' incorporates:
             *  UnitDelay: '<S1270>/Unit Delay'
             */
            rtb_Switch5_nh = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nc;
        }
        else
        {
            /* Switch: '<S1270>/Switch5' incorporates:
             *  DataStoreRead: '<S1265>/DataStore_VeSR1N_b_RollsModeAct_FD3'
             */
            rtb_Switch5_nh = SR1B_BLUEN_ac_DW.VeSR1N_b_RollsModeAct_FD3;
        }

        /* End of Switch: '<S1270>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_RollsModeAct_FD3' incorporates:
         *  DataTypeConversion: '<S1265>/Data Type Conversion3'
         *  Switch: '<S1270>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_RollsModeAct_FD3_Value(((sint32)rtb_Switch5_nh)
            != 0);

        /* Outport: '<Root>/VeSR1B_y_ABSFailSts_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1265>/VeSR1N_b_BRAKE_FD_5_FD3_CRC_Faild'
         *  DataStoreRead: '<S1265>/VeSR1N_b_BRAKE_FD_5_FD3_E2E_Faild'
         *  DataStoreRead: '<S1265>/VeSR1N_b_BRAKE_FD_5_FD3_MC_Faild'
         *  Product: '<S1267>/Product'
         *  Product: '<S1267>/Product1'
         *  Product: '<S1267>/Product2'
         *  Product: '<S1267>/Product4'
         *  Sum: '<S1267>/Add'
         */
        (void)Rte_Write_VeSR1B_y_ABSFailSts_FD3_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_5_FD3_CRC_F_m ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_5_FD3_MC_Fail
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_5_FD3_E2E_Fai ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_ACCEngaged_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1265>/VeSR1N_b_BRAKE_FD_5_FD3_CRC_Faild'
         *  DataStoreRead: '<S1265>/VeSR1N_b_BRAKE_FD_5_FD3_E2E_Faild'
         *  DataStoreRead: '<S1265>/VeSR1N_b_BRAKE_FD_5_FD3_MC_Faild'
         *  Product: '<S1268>/Product'
         *  Product: '<S1268>/Product1'
         *  Product: '<S1268>/Product2'
         *  Product: '<S1268>/Product4'
         *  Sum: '<S1268>/Add'
         */
        (void)Rte_Write_VeSR1B_y_ACCEngaged_FD3_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_5_FD3_CRC_F_m ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_5_FD3_MC_Fail
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_5_FD3_E2E_Fai ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_ESCFailSts_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1265>/VeSR1N_b_BRAKE_FD_5_FD3_CRC_Faild'
         *  DataStoreRead: '<S1265>/VeSR1N_b_BRAKE_FD_5_FD3_E2E_Faild'
         *  DataStoreRead: '<S1265>/VeSR1N_b_BRAKE_FD_5_FD3_MC_Faild'
         *  Product: '<S1269>/Product'
         *  Product: '<S1269>/Product1'
         *  Product: '<S1269>/Product2'
         *  Product: '<S1269>/Product4'
         *  Sum: '<S1269>/Add'
         */
        (void)Rte_Write_VeSR1B_y_ESCFailSts_FD3_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_5_FD3_CRC_F_m ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_5_FD3_MC_Fail
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_5_FD3_E2E_Fai ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_RollsModeAct_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1265>/VeSR1N_b_BRAKE_FD_5_FD3_CRC_Faild'
         *  DataStoreRead: '<S1265>/VeSR1N_b_BRAKE_FD_5_FD3_E2E_Faild'
         *  DataStoreRead: '<S1265>/VeSR1N_b_BRAKE_FD_5_FD3_MC_Faild'
         *  Product: '<S1270>/Product'
         *  Product: '<S1270>/Product1'
         *  Product: '<S1270>/Product2'
         *  Product: '<S1270>/Product4'
         *  Sum: '<S1270>/Add'
         */
        (void)Rte_Write_VeSR1B_y_RollsModeAct_FD3_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_5_FD3_CRC_F_m ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_5_FD3_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_5_FD3_E2E_Fai ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S1268>/Unit Delay' incorporates:
         *  Switch: '<S1268>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_c4f = rtb_Switch5_d;

        /* Update for UnitDelay: '<S1267>/Unit Delay' incorporates:
         *  Switch: '<S1267>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mtf = rtb_Switch5_pf;

        /* Update for UnitDelay: '<S1269>/Unit Delay' incorporates:
         *  Switch: '<S1269>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_d2 = rtb_Switch5_gw;

        /* Update for UnitDelay: '<S1270>/Unit Delay' incorporates:
         *  Switch: '<S1270>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nc = rtb_Switch5_nh;
    }

    /* End of Logic: '<S1246>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S1246>/BRAKE_FD_5_FD3_Time' */

    /* Merge: '<S36>/SR1N_b_BRAKE_FD_5_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1246>/VeSR1N_b_BRAKE_FD_5_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_5_FD3_Time_VeSR1N_b_BRAKE_FD_5_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_oe);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BRAKE_FD_5_FD3_Pkt' */
}

/* Model step function for TID39 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BRAKE_FD_6_FD14_Time(void)
                                 /* Explicit Task: TESR1B_BRAKE_FD_6_FD14_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_BRAKE_FD_6_FD14_Ne;
    uint16 rtb_Switch5_ejy;
    uint16 rtb_Switch5_h3f;
    uint16 rtb_Switch5_ka;
    uint16 rtb_Switch5_m5;
    uint16 rtb_Switch5_mdq;
    uint16 rtb_Switch5_pz0;
    uint8 rtb_Switch5_ezd;
    uint8 rtb_Switch5_hk;
    uint8 rtb_Switch5_l1;
    uint8 rtb_Switch5_lwx;
    uint8 rtb_Switch5_p3;
    uint8 rtb_Switch5_pbp;
    uint8 rtb_Switch5_pes;
    boolean rtb_TmpSignalConversionAtVeSR_j;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BRAKE_FD_6_FD14_Pkt' incorporates:
     *  SubSystem: '<S37>/BRAKE_FD_6_FD14_Time'
     */
    /* SignalConversion generated from: '<S1273>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S37>/SR1N_b_BRAKE_FD_6_FD14_NewEvent_merge'
     */
    rtb_VeSR1N_b_BRAKE_FD_6_FD14_Ne =
        Rte_IrvRead_SR1B_BRAKE_FD_6_FD14_Time_VeSR1N_b_BRAKE_FD_6_FD14_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S1273>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S37>/SR1N_b_BRAKE_FD_6_FD14_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_j =
        Rte_IrvRead_SR1B_BRAKE_FD_6_FD14_Time_VeSR1N_b_BRAKE_FD_6_FD14_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S1273>/BRAKE_FD_6_FD14_Time' incorporates:
     *  EnablePort: '<S1292>/Enable'
     */
    /* Logic: '<S1273>/Logical Operator1' incorporates:
     *  Constant: '<S1293>/Calib'
     */
    if (rtb_VeSR1N_b_BRAKE_FD_6_FD14_Ne && (KeSR1B_b_BRAKE_FD_6_FD14_Enbl))
    {
        /* Gain: '<S1292>/Gain2' incorporates:
         *  Constant: '<S1292>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_h2 = false;

        /* Logic: '<S1294>/Logical Operator' incorporates:
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_CRC_Failg'
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_E2E_Faild'
         *  Logic: '<S1295>/Logical Operator'
         *  Logic: '<S1296>/Logical Operator'
         *  Logic: '<S1297>/Logical Operator'
         *  Logic: '<S1298>/Logical Operator'
         *  Logic: '<S1299>/Logical Operator'
         *  Logic: '<S1300>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_CRC_Fa) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_E2E_Fa));

        /* Switch: '<S1294>/Switch5' incorporates:
         *  DataStoreRead: '<S1292>/VeSR1N_b_DriverReq_AxleTrq_Enabled_BSM_SNA_Faild'
         *  Logic: '<S1294>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_DriverReq_AxleTrq_Enab))
        {
            /* Switch: '<S1294>/Switch5' incorporates:
             *  UnitDelay: '<S1294>/Unit Delay'
             */
            rtb_Switch5_p3 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_m1;
        }
        else
        {
            /* Switch: '<S1294>/Switch5' incorporates:
             *  DataStoreRead: '<S1292>/DataStore_VeSR1N_y_DrvrReqAxleTrqEnbldBSM'
             */
            rtb_Switch5_p3 = SR1B_BLUEN_ac_DW.VeSR1N_y_DrvrReqAxleTrqEnbldBSM;
        }

        /* End of Switch: '<S1294>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_DrvrReqAxleTrqEnbldBSM' incorporates:
         *  DataTypeConversion: '<S1292>/Data Type Conversion'
         *  Switch: '<S1294>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_DrvrReqAxleTrqEnbldBSM_Value(rtb_Switch5_p3);

        /* Switch: '<S1300>/Switch5' incorporates:
         *  DataStoreRead: '<S1292>/VeSR1N_b_Cmnd_TotBrkFrict_AxleTorq_SNA_Faild'
         *  Logic: '<S1300>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_Cmnd_TotBrkFrict_AxleT))
        {
            /* Switch: '<S1300>/Switch5' incorporates:
             *  UnitDelay: '<S1300>/Unit Delay'
             */
            rtb_Switch5_mdq = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ks;
        }
        else
        {
            /* Switch: '<S1300>/Switch5' incorporates:
             *  DataStoreRead: '<S1292>/VeSR1N_M_CmdTotBrkFricAxTrqFD14'
             */
            rtb_Switch5_mdq = SR1B_BLUEN_ac_DW.VeSR1N_M_CmdTotBrkFricAxTrqFD14;
        }

        /* End of Switch: '<S1300>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_CmdTotBrkFricAxTrqFD14' incorporates:
         *  DataTypeConversion: '<S1292>/Data Type Conversion1'
         *  Switch: '<S1300>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_CmdTotBrkFricAxTrqFD14_Value(((float32)
            rtb_Switch5_mdq) * 2.0F);

        /* Switch: '<S1305>/Switch5' incorporates:
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_CRC_Failg'
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_E2E_Faild'
         *  Logic: '<S1305>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_E2E_Fa))
        {
            /* Switch: '<S1305>/Switch5' incorporates:
             *  UnitDelay: '<S1305>/Unit Delay'
             */
            rtb_Switch5_ezd = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dw;
        }
        else
        {
            /* Switch: '<S1305>/Switch5' incorporates:
             *  DataStoreRead: '<S1292>/DataStore_VeSR1N_b_TotalAxleMaxRqBSM_FD14'
             */
            rtb_Switch5_ezd = SR1B_BLUEN_ac_DW.VeSR1N_b_TotalAxleMaxRqBSM_FD14;
        }

        /* End of Switch: '<S1305>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_TotalAxleMaxRqBSM_FD14' incorporates:
         *  DataTypeConversion: '<S1292>/Data Type Conversion10'
         *  Switch: '<S1305>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_TotalAxleMaxRqBSM_FD14_Value(((sint32)
            rtb_Switch5_ezd) != 0);

        /* Switch: '<S1306>/Switch5' incorporates:
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_CRC_Failg'
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_E2E_Faild'
         *  Logic: '<S1306>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_E2E_Fa))
        {
            /* Switch: '<S1306>/Switch5' incorporates:
             *  UnitDelay: '<S1306>/Unit Delay'
             */
            rtb_Switch5_hk = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l4;
        }
        else
        {
            /* Switch: '<S1306>/Switch5' incorporates:
             *  DataStoreRead: '<S1292>/DataStore_VeSR1N_b_TotalAxleMinRqBSM_FD14'
             */
            rtb_Switch5_hk = SR1B_BLUEN_ac_DW.VeSR1N_b_TotalAxleMinRqBSM_FD14;
        }

        /* End of Switch: '<S1306>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_TotalAxleMinRqBSM_FD14' incorporates:
         *  DataTypeConversion: '<S1292>/Data Type Conversion11'
         *  Switch: '<S1306>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_TotalAxleMinRqBSM_FD14_Value(((sint32)
            rtb_Switch5_hk) != 0);

        /* Switch: '<S1299>/Switch5' incorporates:
         *  DataStoreRead: '<S1292>/VeSR1N_b_TotalAxle_Rq_BSM_SNA_Faild'
         *  Logic: '<S1299>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_TotalAxle_Rq_BSM_SNA_F))
        {
            /* Switch: '<S1299>/Switch5' incorporates:
             *  UnitDelay: '<S1299>/Unit Delay'
             */
            rtb_Switch5_ka = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hty;
        }
        else
        {
            /* Switch: '<S1299>/Switch5' incorporates:
             *  DataStoreRead: '<S1292>/DataStore_VeSR1N_M_TotalAxle_Rq_BSM_FD14'
             */
            rtb_Switch5_ka = SR1B_BLUEN_ac_DW.VeSR1N_M_TotalAxle_Rq_BSM_FD14;
        }

        /* End of Switch: '<S1299>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_TotalAxle_Rq_BSM_FD14' incorporates:
         *  DataTypeConversion: '<S1292>/Data Type Conversion12'
         *  Switch: '<S1299>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_TotalAxle_Rq_BSM_FD14_Value((((float32)
            rtb_Switch5_ka) * 2.0F) - 65534.0F);

        /* Switch: '<S1295>/Switch5' incorporates:
         *  DataStoreRead: '<S1292>/VeSR1N_b_DriverRequested_AxleTrq_BSM_SNA_Faild'
         *  Logic: '<S1295>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_DriverRequested_AxleTr))
        {
            /* Switch: '<S1295>/Switch5' incorporates:
             *  UnitDelay: '<S1295>/Unit Delay'
             */
            rtb_Switch5_m5 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fw;
        }
        else
        {
            /* Switch: '<S1295>/Switch5' incorporates:
             *  DataStoreRead: '<S1292>/DataStore_VeSR1N_M_DrvrReqdAxlTrqBSM_FD14'
             */
            rtb_Switch5_m5 = SR1B_BLUEN_ac_DW.VeSR1N_M_DrvrReqdAxlTrqBSM_FD14;
        }

        /* End of Switch: '<S1295>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_DrvrReqdAxlTrqBSM_FD14' incorporates:
         *  DataTypeConversion: '<S1292>/Data Type Conversion2'
         *  Switch: '<S1295>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_DrvrReqdAxlTrqBSM_FD14_Value((((float32)
            rtb_Switch5_m5) * 2.0F) - 65534.0F);

        /* Switch: '<S1296>/Switch5' incorporates:
         *  DataStoreRead: '<S1292>/VeSR1N_b_DrvrIntd_TotalBrk_AxleTorq_SNA_Faild'
         *  Logic: '<S1296>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_DrvrIntd_TotalBrk_Axle))
        {
            /* Switch: '<S1296>/Switch5' incorporates:
             *  UnitDelay: '<S1296>/Unit Delay'
             */
            rtb_Switch5_h3f = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hm;
        }
        else
        {
            /* Switch: '<S1296>/Switch5' incorporates:
             *  DataStoreRead: '<S1292>/DataStore_VeSR1N_M_DrIntdTotBrkAxTrq_FD14'
             */
            rtb_Switch5_h3f = SR1B_BLUEN_ac_DW.VeSR1N_M_DrIntdTotBrkAxTrq_FD14;
        }

        /* End of Switch: '<S1296>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_DrIntdTotBrkAxTrq_FD14' incorporates:
         *  DataTypeConversion: '<S1292>/Data Type Conversion3'
         *  Switch: '<S1296>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_DrIntdTotBrkAxTrq_FD14_Value(((float32)
            rtb_Switch5_h3f) * 2.0F);

        /* Switch: '<S1301>/Switch5' incorporates:
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_CRC_Failg'
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_E2E_Faild'
         *  Logic: '<S1301>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_E2E_Fa))
        {
            /* Switch: '<S1301>/Switch5' incorporates:
             *  UnitDelay: '<S1301>/Unit Delay'
             */
            rtb_Switch5_l1 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_go;
        }
        else
        {
            /* Switch: '<S1301>/Switch5' incorporates:
             *  DataStoreRead: '<S1292>/DataStore_VeSR1N_b_FrontAxleMaxRqBSM_FD14'
             */
            rtb_Switch5_l1 = SR1B_BLUEN_ac_DW.VeSR1N_b_FrontAxleMaxRqBSM_FD14;
        }

        /* End of Switch: '<S1301>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_FrontAxleMaxRqBSM_FD14' incorporates:
         *  DataTypeConversion: '<S1292>/Data Type Conversion4'
         *  Switch: '<S1301>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_FrontAxleMaxRqBSM_FD14_Value(((sint32)
            rtb_Switch5_l1) != 0);

        /* Switch: '<S1302>/Switch5' incorporates:
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_CRC_Failg'
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_E2E_Faild'
         *  Logic: '<S1302>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_E2E_Fa))
        {
            /* Switch: '<S1302>/Switch5' incorporates:
             *  UnitDelay: '<S1302>/Unit Delay'
             */
            rtb_Switch5_pbp = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cl;
        }
        else
        {
            /* Switch: '<S1302>/Switch5' incorporates:
             *  DataStoreRead: '<S1292>/DataStore_VeSR1N_b_FrontAxleMinRqBSM_FD14'
             */
            rtb_Switch5_pbp = SR1B_BLUEN_ac_DW.VeSR1N_b_FrontAxleMinRqBSM_FD14;
        }

        /* End of Switch: '<S1302>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_FrontAxleMinRqBSM_FD14' incorporates:
         *  DataTypeConversion: '<S1292>/Data Type Conversion5'
         *  Switch: '<S1302>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_FrontAxleMinRqBSM_FD14_Value(((sint32)
            rtb_Switch5_pbp) != 0);

        /* Switch: '<S1297>/Switch5' incorporates:
         *  DataStoreRead: '<S1292>/VeSR1N_b_FrontAxle_Rq_BSM_SNA_Faild'
         *  Logic: '<S1297>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_FrontAxle_Rq_BSM_SNA_F))
        {
            /* Switch: '<S1297>/Switch5' incorporates:
             *  UnitDelay: '<S1297>/Unit Delay'
             */
            rtb_Switch5_pz0 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dj;
        }
        else
        {
            /* Switch: '<S1297>/Switch5' incorporates:
             *  DataStoreRead: '<S1292>/DataStore_VeSR1N_M_FrontAxle_Rq_BSM_FD14'
             */
            rtb_Switch5_pz0 = SR1B_BLUEN_ac_DW.VeSR1N_M_FrontAxle_Rq_BSM_FD14;
        }

        /* End of Switch: '<S1297>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_FrontAxle_Rq_BSM_FD14' incorporates:
         *  DataTypeConversion: '<S1292>/Data Type Conversion6'
         *  Switch: '<S1297>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_FrontAxle_Rq_BSM_FD14_Value((((float32)
            rtb_Switch5_pz0) * 2.0F) - 65534.0F);

        /* Switch: '<S1303>/Switch5' incorporates:
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_CRC_Failg'
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_E2E_Faild'
         *  Logic: '<S1303>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_E2E_Fa))
        {
            /* Switch: '<S1303>/Switch5' incorporates:
             *  UnitDelay: '<S1303>/Unit Delay'
             */
            rtb_Switch5_pes = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ed0;
        }
        else
        {
            /* Switch: '<S1303>/Switch5' incorporates:
             *  DataStoreRead: '<S1292>/DataStore_VeSR1N_b_RearAxle_MaxRqBSM_FD14'
             */
            rtb_Switch5_pes = SR1B_BLUEN_ac_DW.VeSR1N_b_RearAxle_MaxRqBSM_FD14;
        }

        /* End of Switch: '<S1303>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_RearAxle_MaxRqBSM_FD14' incorporates:
         *  DataTypeConversion: '<S1292>/Data Type Conversion7'
         *  Switch: '<S1303>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_RearAxle_MaxRqBSM_FD14_Value(((sint32)
            rtb_Switch5_pes) != 0);

        /* Switch: '<S1304>/Switch5' incorporates:
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_CRC_Failg'
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_E2E_Faild'
         *  Logic: '<S1304>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_E2E_Fa))
        {
            /* Switch: '<S1304>/Switch5' incorporates:
             *  UnitDelay: '<S1304>/Unit Delay'
             */
            rtb_Switch5_lwx = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l1i;
        }
        else
        {
            /* Switch: '<S1304>/Switch5' incorporates:
             *  DataStoreRead: '<S1292>/DataStore_VeSR1N_b_RearAxle_MinRqBSM_FD14'
             */
            rtb_Switch5_lwx = SR1B_BLUEN_ac_DW.VeSR1N_b_RearAxle_MinRqBSM_FD14;
        }

        /* End of Switch: '<S1304>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_RearAxle_MinRqBSM_FD14' incorporates:
         *  DataTypeConversion: '<S1292>/Data Type Conversion8'
         *  Switch: '<S1304>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_RearAxle_MinRqBSM_FD14_Value(((sint32)
            rtb_Switch5_lwx) != 0);

        /* Switch: '<S1298>/Switch5' incorporates:
         *  DataStoreRead: '<S1292>/VeSR1N_b_RearAxle_Rq_BSM_SNA_Faild'
         *  Logic: '<S1298>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_RearAxle_Rq_BSM_SNA_Fa))
        {
            /* Switch: '<S1298>/Switch5' incorporates:
             *  UnitDelay: '<S1298>/Unit Delay'
             */
            rtb_Switch5_ejy = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ep;
        }
        else
        {
            /* Switch: '<S1298>/Switch5' incorporates:
             *  DataStoreRead: '<S1292>/DataStore_VeSR1N_M_RearAxle_Rq_BSM_FD14'
             */
            rtb_Switch5_ejy = SR1B_BLUEN_ac_DW.VeSR1N_M_RearAxle_Rq_BSM_FD14;
        }

        /* End of Switch: '<S1298>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_RearAxle_Rq_BSM_FD14' incorporates:
         *  DataTypeConversion: '<S1292>/Data Type Conversion9'
         *  Switch: '<S1298>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_RearAxle_Rq_BSM_FD14_Value((((float32)
            rtb_Switch5_ejy) * 2.0F) - 65534.0F);

        /* Outport: '<Root>/VeSR1B_y_DrvrReqAxleTrqEnbldBSM_SigSts' incorporates:
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_CRC_Faild'
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_E2E_Faild'
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_MC_Faild'
         *  DataStoreRead: '<S1292>/VeSR1N_b_DriverReq_AxleTrq_Enabled_BSM_SNA_Faild'
         *  Product: '<S1294>/Product'
         *  Product: '<S1294>/Product1'
         *  Product: '<S1294>/Product2'
         *  Product: '<S1294>/Product3'
         *  Product: '<S1294>/Product4'
         *  Sum: '<S1294>/Add'
         */
        (void)Rte_Write_VeSR1B_y_DrvrReqAxleTrqEnbldBSM_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_CRC__h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_DriverReq_AxleTrq_Enab
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_DrvrReqdAxlTrqBSM_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_CRC_Faild'
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_E2E_Faild'
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_MC_Faild'
         *  DataStoreRead: '<S1292>/VeSR1N_b_DriverRequested_AxleTrq_BSM_SNA_Faild'
         *  Product: '<S1295>/Product'
         *  Product: '<S1295>/Product1'
         *  Product: '<S1295>/Product2'
         *  Product: '<S1295>/Product3'
         *  Product: '<S1295>/Product4'
         *  Sum: '<S1295>/Add'
         */
        (void)Rte_Write_VeSR1B_y_DrvrReqdAxlTrqBSM_FD14_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_CRC__h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_DriverRequested_AxleTr
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_DrIntdTotBrkAxTrq_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_CRC_Faild'
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_E2E_Faild'
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_MC_Faild'
         *  DataStoreRead: '<S1292>/VeSR1N_b_DrvrIntd_TotalBrk_AxleTorq_SNA_Faild'
         *  Product: '<S1296>/Product'
         *  Product: '<S1296>/Product1'
         *  Product: '<S1296>/Product2'
         *  Product: '<S1296>/Product3'
         *  Product: '<S1296>/Product4'
         *  Sum: '<S1296>/Add'
         */
        (void)Rte_Write_VeSR1B_y_DrIntdTotBrkAxTrq_FD14_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_CRC__h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_DrvrIntd_TotalBrk_Axle
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_FrontAxle_Rq_BSM_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_CRC_Faild'
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_E2E_Faild'
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_MC_Faild'
         *  DataStoreRead: '<S1292>/VeSR1N_b_FrontAxle_Rq_BSM_SNA_Faild'
         *  Product: '<S1297>/Product'
         *  Product: '<S1297>/Product1'
         *  Product: '<S1297>/Product2'
         *  Product: '<S1297>/Product3'
         *  Product: '<S1297>/Product4'
         *  Sum: '<S1297>/Add'
         */
        (void)Rte_Write_VeSR1B_y_FrontAxle_Rq_BSM_FD14_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_CRC__h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_FrontAxle_Rq_BSM_SNA_F
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_RearAxle_Rq_BSM_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_CRC_Faild'
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_E2E_Faild'
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_MC_Faild'
         *  DataStoreRead: '<S1292>/VeSR1N_b_RearAxle_Rq_BSM_SNA_Faild'
         *  Product: '<S1298>/Product'
         *  Product: '<S1298>/Product1'
         *  Product: '<S1298>/Product2'
         *  Product: '<S1298>/Product3'
         *  Product: '<S1298>/Product4'
         *  Sum: '<S1298>/Add'
         */
        (void)Rte_Write_VeSR1B_y_RearAxle_Rq_BSM_FD14_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_CRC__h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_RearAxle_Rq_BSM_SNA_Fa
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_TotalAxle_Rq_BSM_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_CRC_Faild'
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_E2E_Faild'
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_MC_Faild'
         *  DataStoreRead: '<S1292>/VeSR1N_b_TotalAxle_Rq_BSM_SNA_Faild'
         *  Product: '<S1299>/Product'
         *  Product: '<S1299>/Product1'
         *  Product: '<S1299>/Product2'
         *  Product: '<S1299>/Product3'
         *  Product: '<S1299>/Product4'
         *  Sum: '<S1299>/Add'
         */
        (void)Rte_Write_VeSR1B_y_TotalAxle_Rq_BSM_FD14_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_CRC__h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_TotalAxle_Rq_BSM_SNA_F
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_CmdTotBrkFricAxTrqFD14_SigSts' incorporates:
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_CRC_Faild'
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_E2E_Faild'
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_MC_Faild'
         *  DataStoreRead: '<S1292>/VeSR1N_b_Cmnd_TotBrkFrict_AxleTorq_SNA_Faild'
         *  Product: '<S1300>/Product'
         *  Product: '<S1300>/Product1'
         *  Product: '<S1300>/Product2'
         *  Product: '<S1300>/Product3'
         *  Product: '<S1300>/Product4'
         *  Sum: '<S1300>/Add'
         */
        (void)Rte_Write_VeSR1B_y_CmdTotBrkFricAxTrqFD14_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_CRC__h ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_Cmnd_TotBrkFrict_AxleT
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_FrontAxleMaxRqBSM_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_CRC_Faild'
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_E2E_Faild'
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_MC_Faild'
         *  Product: '<S1301>/Product'
         *  Product: '<S1301>/Product1'
         *  Product: '<S1301>/Product2'
         *  Product: '<S1301>/Product4'
         *  Sum: '<S1301>/Add'
         */
        (void)Rte_Write_VeSR1B_y_FrontAxleMaxRqBSM_FD14_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_CRC__h ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_FrontAxleMinRqBSM_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_CRC_Faild'
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_E2E_Faild'
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_MC_Faild'
         *  Product: '<S1302>/Product'
         *  Product: '<S1302>/Product1'
         *  Product: '<S1302>/Product2'
         *  Product: '<S1302>/Product4'
         *  Sum: '<S1302>/Add'
         */
        (void)Rte_Write_VeSR1B_y_FrontAxleMinRqBSM_FD14_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_CRC__h ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_RearAxle_MaxRqBSM_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_CRC_Faild'
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_E2E_Faild'
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_MC_Faild'
         *  Product: '<S1303>/Product'
         *  Product: '<S1303>/Product1'
         *  Product: '<S1303>/Product2'
         *  Product: '<S1303>/Product4'
         *  Sum: '<S1303>/Add'
         */
        (void)Rte_Write_VeSR1B_y_RearAxle_MaxRqBSM_FD14_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_CRC__h ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_RearAxle_MinRqBSM_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_CRC_Faild'
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_E2E_Faild'
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_MC_Faild'
         *  Product: '<S1304>/Product'
         *  Product: '<S1304>/Product1'
         *  Product: '<S1304>/Product2'
         *  Product: '<S1304>/Product4'
         *  Sum: '<S1304>/Add'
         */
        (void)Rte_Write_VeSR1B_y_RearAxle_MinRqBSM_FD14_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_CRC__h ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_TotalAxleMaxRqBSM_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_CRC_Faild'
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_E2E_Faild'
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_MC_Faild'
         *  Product: '<S1305>/Product'
         *  Product: '<S1305>/Product1'
         *  Product: '<S1305>/Product2'
         *  Product: '<S1305>/Product4'
         *  Sum: '<S1305>/Add'
         */
        (void)Rte_Write_VeSR1B_y_TotalAxleMaxRqBSM_FD14_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_CRC__h ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_TotalAxleMinRqBSM_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_CRC_Faild'
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_E2E_Faild'
         *  DataStoreRead: '<S1292>/VeSR1N_b_BRAKE_FD_6_FD14_MC_Faild'
         *  Product: '<S1306>/Product'
         *  Product: '<S1306>/Product1'
         *  Product: '<S1306>/Product2'
         *  Product: '<S1306>/Product4'
         *  Sum: '<S1306>/Add'
         */
        (void)Rte_Write_VeSR1B_y_TotalAxleMinRqBSM_FD14_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_CRC__h ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S1294>/Unit Delay' incorporates:
         *  Switch: '<S1294>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_m1 = rtb_Switch5_p3;

        /* Update for UnitDelay: '<S1300>/Unit Delay' incorporates:
         *  Switch: '<S1300>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ks = rtb_Switch5_mdq;

        /* Update for UnitDelay: '<S1305>/Unit Delay' incorporates:
         *  Switch: '<S1305>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dw = rtb_Switch5_ezd;

        /* Update for UnitDelay: '<S1306>/Unit Delay' incorporates:
         *  Switch: '<S1306>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l4 = rtb_Switch5_hk;

        /* Update for UnitDelay: '<S1299>/Unit Delay' incorporates:
         *  Switch: '<S1299>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hty = rtb_Switch5_ka;

        /* Update for UnitDelay: '<S1295>/Unit Delay' incorporates:
         *  Switch: '<S1295>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fw = rtb_Switch5_m5;

        /* Update for UnitDelay: '<S1296>/Unit Delay' incorporates:
         *  Switch: '<S1296>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hm = rtb_Switch5_h3f;

        /* Update for UnitDelay: '<S1301>/Unit Delay' incorporates:
         *  Switch: '<S1301>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_go = rtb_Switch5_l1;

        /* Update for UnitDelay: '<S1302>/Unit Delay' incorporates:
         *  Switch: '<S1302>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cl = rtb_Switch5_pbp;

        /* Update for UnitDelay: '<S1297>/Unit Delay' incorporates:
         *  Switch: '<S1297>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dj = rtb_Switch5_pz0;

        /* Update for UnitDelay: '<S1303>/Unit Delay' incorporates:
         *  Switch: '<S1303>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ed0 = rtb_Switch5_pes;

        /* Update for UnitDelay: '<S1304>/Unit Delay' incorporates:
         *  Switch: '<S1304>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l1i = rtb_Switch5_lwx;

        /* Update for UnitDelay: '<S1298>/Unit Delay' incorporates:
         *  Switch: '<S1298>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ep = rtb_Switch5_ejy;
    }

    /* End of Logic: '<S1273>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S1273>/BRAKE_FD_6_FD14_Time' */

    /* Merge: '<S37>/SR1N_b_BRAKE_FD_6_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1273>/VeSR1N_b_BRAKE_FD_6_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_6_FD14_Time_VeSR1N_b_BRAKE_FD_6_FD14_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_h2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BRAKE_FD_6_FD14_Pkt' */
}

/* Model step function for TID40 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BRAKE_FD_6_FD3_Time(void)
                                  /* Explicit Task: TESR1B_BRAKE_FD_6_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_BRAKE_FD_6_FD3_New;
    uint16 rtb_Switch5_g2;
    uint16 rtb_Switch5_i5;
    uint16 rtb_Switch5_jhl;
    uint16 rtb_Switch5_k5;
    uint16 rtb_Switch5_mz;
    uint16 rtb_Switch5_n3l;
    uint16 rtb_Switch5_pb;
    uint8 rtb_Switch5_b4r;
    uint8 rtb_Switch5_cxt;
    uint8 rtb_Switch5_d;
    uint8 rtb_Switch5_de;
    uint8 rtb_Switch5_dr;
    uint8 rtb_Switch5_fj;
    uint8 rtb_Switch5_h;
    uint8 rtb_Switch5_ikr;
    uint8 rtb_Switch5_lv;
    boolean rtb_TmpSignalConversionAtVeSR_k;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BRAKE_FD_6_FD3_Pkt' incorporates:
     *  SubSystem: '<S38>/BRAKE_FD_6_FD3_Time'
     */
    /* SignalConversion generated from: '<S1309>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S38>/SR1N_b_BRAKE_FD_6_FD3_NewEvent_merge'
     */
    rtb_VeSR1N_b_BRAKE_FD_6_FD3_New =
        Rte_IrvRead_SR1B_BRAKE_FD_6_FD3_Time_VeSR1N_b_BRAKE_FD_6_FD3_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S1309>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S38>/SR1N_b_BRAKE_FD_6_FD3_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_k =
        Rte_IrvRead_SR1B_BRAKE_FD_6_FD3_Time_VeSR1N_b_BRAKE_FD_6_FD3_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S1309>/BRAKE_FD_6_FD3_Time' incorporates:
     *  EnablePort: '<S1328>/Enable'
     */
    /* Logic: '<S1309>/Logical Operator1' incorporates:
     *  Constant: '<S1329>/Calib'
     */
    if (rtb_VeSR1N_b_BRAKE_FD_6_FD3_New && (KeSR1B_b_BRAKE_FD_6_FD3_Enbl))
    {
        /* Gain: '<S1328>/Gain2' incorporates:
         *  Constant: '<S1328>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_h4 = false;

        /* Logic: '<S1330>/Logical Operator' incorporates:
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_CRC_Failg'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_E2E_Faild'
         *  Logic: '<S1331>/Logical Operator'
         *  Logic: '<S1332>/Logical Operator'
         *  Logic: '<S1333>/Logical Operator'
         *  Logic: '<S1334>/Logical Operator'
         *  Logic: '<S1335>/Logical Operator'
         *  Logic: '<S1336>/Logical Operator'
         *  Logic: '<S1337>/Logical Operator'
         *  Logic: '<S1338>/Logical Operator'
         *  Logic: '<S1339>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_CRC_Fai) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_E2E_Fai));

        /* Switch: '<S1330>/Switch5' incorporates:
         *  DataStoreRead: '<S1328>/VeSR1N_b_DriverReq_AxleTrq_Enabled_BSM_SNA_Faild'
         *  Logic: '<S1330>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_DriverReq_AxleTrq_En_b))
        {
            /* Switch: '<S1330>/Switch5' incorporates:
             *  UnitDelay: '<S1330>/Unit Delay'
             */
            rtb_Switch5_fj = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_e5;
        }
        else
        {
            /* Switch: '<S1330>/Switch5' incorporates:
             *  DataStoreRead: '<S1328>/DataStore_VeSR1N_y_DrvrRqAxlTqEnbdBSM_FD3'
             */
            rtb_Switch5_fj = SR1B_BLUEN_ac_DW.VeSR1N_y_DrvrRqAxlTqEnbdBSM_FD3;
        }

        /* End of Switch: '<S1330>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_DrvrRqAxlTqEnbdBSM_FD3' incorporates:
         *  DataTypeConversion: '<S1328>/Data Type Conversion'
         *  Switch: '<S1330>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_DrvrRqAxlTqEnbdBSM_FD3_Value(rtb_Switch5_fj);

        /* Switch: '<S1339>/Switch5' incorporates:
         *  DataStoreRead: '<S1328>/VeSR1N_b_Cmnd_TotBrkFrict_AxleTorq_SNA_Faild'
         *  Logic: '<S1339>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_Cmnd_TotBrkFrict_Axl_i))
        {
            /* Switch: '<S1339>/Switch5' incorporates:
             *  UnitDelay: '<S1339>/Unit Delay'
             */
            rtb_Switch5_mz = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fo;
        }
        else
        {
            /* Switch: '<S1339>/Switch5' incorporates:
             *  DataStoreRead: '<S1328>/VeSR1N_M_CmdtBrkFrictAxlTorqFD3'
             */
            rtb_Switch5_mz = SR1B_BLUEN_ac_DW.VeSR1N_M_CmdtBrkFrictAxlTorqFD3;
        }

        /* End of Switch: '<S1339>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_CmdtBrkFrictAxlTorqFD3' incorporates:
         *  DataTypeConversion: '<S1328>/Data Type Conversion1'
         *  Switch: '<S1339>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_CmdtBrkFrictAxlTorqFD3_Value(((float32)
            rtb_Switch5_mz) * 2.0F);

        /* Switch: '<S1335>/Switch5' incorporates:
         *  DataStoreRead: '<S1328>/VeSR1N_b_RearAxle_Rq_BSM_SNA_Faild'
         *  Logic: '<S1335>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_RearAxle_Rq_BSM_SNA__l))
        {
            /* Switch: '<S1335>/Switch5' incorporates:
             *  UnitDelay: '<S1335>/Unit Delay'
             */
            rtb_Switch5_i5 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bx;
        }
        else
        {
            /* Switch: '<S1335>/Switch5' incorporates:
             *  DataStoreRead: '<S1328>/DataStore_VeSR1N_M_RearAxle_Rq_BSM_FD3'
             */
            rtb_Switch5_i5 = SR1B_BLUEN_ac_DW.VeSR1N_M_RearAxle_Rq_BSM_FD3;
        }

        /* End of Switch: '<S1335>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_RearAxle_Rq_BSM_FD3' incorporates:
         *  DataTypeConversion: '<S1328>/Data Type Conversion10'
         *  Switch: '<S1335>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_RearAxle_Rq_BSM_FD3_Value((((float32)
            rtb_Switch5_i5) * 2.0F) - 65534.0F);

        /* Switch: '<S1336>/Switch5' incorporates:
         *  DataStoreRead: '<S1328>/VeSR1N_b_Regen_AxleTorque_Req_SNA_Faild'
         *  Logic: '<S1336>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_Regen_AxleTorque_Req_S))
        {
            /* Switch: '<S1336>/Switch5' incorporates:
             *  UnitDelay: '<S1336>/Unit Delay'
             */
            rtb_Switch5_k5 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ar;
        }
        else
        {
            /* Switch: '<S1336>/Switch5' incorporates:
             *  DataStoreRead: '<S1328>/DataStore_VeSR1N_M_Regen_AxleTorque_Req'
             */
            rtb_Switch5_k5 = SR1B_BLUEN_ac_DW.VeSR1N_M_Regen_AxleTorque_Req;
        }

        /* End of Switch: '<S1336>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_Regen_AxleTorque_Req' incorporates:
         *  DataTypeConversion: '<S1328>/Data Type Conversion11'
         *  Switch: '<S1336>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_Regen_AxleTorque_Req_Value(((float32)
            rtb_Switch5_k5) * 2.0F);

        /* Switch: '<S1344>/Switch5' incorporates:
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_CRC_Failg'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_E2E_Faild'
         *  Logic: '<S1344>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_E2E_Fai))
        {
            /* Switch: '<S1344>/Switch5' incorporates:
             *  UnitDelay: '<S1344>/Unit Delay'
             */
            rtb_Switch5_ikr = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jig;
        }
        else
        {
            /* Switch: '<S1344>/Switch5' incorporates:
             *  DataStoreRead: '<S1328>/DataStore_VeSR1N_b_TotalAxleMaxRq_BSM_FD3'
             */
            rtb_Switch5_ikr = SR1B_BLUEN_ac_DW.VeSR1N_b_TotalAxleMaxRq_BSM_FD3;
        }

        /* End of Switch: '<S1344>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_TotalAxleMaxRq_BSM_FD3' incorporates:
         *  DataTypeConversion: '<S1328>/Data Type Conversion12'
         *  Switch: '<S1344>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_TotalAxleMaxRq_BSM_FD3_Value(((sint32)
            rtb_Switch5_ikr) != 0);

        /* Switch: '<S1345>/Switch5' incorporates:
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_CRC_Failg'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_E2E_Faild'
         *  Logic: '<S1345>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_E2E_Fai))
        {
            /* Switch: '<S1345>/Switch5' incorporates:
             *  UnitDelay: '<S1345>/Unit Delay'
             */
            rtb_Switch5_lv = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_frn;
        }
        else
        {
            /* Switch: '<S1345>/Switch5' incorporates:
             *  DataStoreRead: '<S1328>/DataStore_VeSR1N_b_TotalAxleMinRq_BSM_FD3'
             */
            rtb_Switch5_lv = SR1B_BLUEN_ac_DW.VeSR1N_b_TotalAxleMinRq_BSM_FD3;
        }

        /* End of Switch: '<S1345>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_TotalAxleMinRq_BSM_FD3' incorporates:
         *  DataTypeConversion: '<S1328>/Data Type Conversion13'
         *  Switch: '<S1345>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_TotalAxleMinRq_BSM_FD3_Value(((sint32)
            rtb_Switch5_lv) != 0);

        /* Switch: '<S1337>/Switch5' incorporates:
         *  DataStoreRead: '<S1328>/VeSR1N_b_TotalAxle_Rq_BSM_SNA_Faild'
         *  Logic: '<S1337>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_TotalAxle_Rq_BSM_SNA_p))
        {
            /* Switch: '<S1337>/Switch5' incorporates:
             *  UnitDelay: '<S1337>/Unit Delay'
             */
            rtb_Switch5_pb = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_i3;
        }
        else
        {
            /* Switch: '<S1337>/Switch5' incorporates:
             *  DataStoreRead: '<S1328>/DataStore_VeSR1N_M_TotalAxle_Rq_BSM_FD3'
             */
            rtb_Switch5_pb = SR1B_BLUEN_ac_DW.VeSR1N_M_TotalAxle_Rq_BSM_FD3;
        }

        /* End of Switch: '<S1337>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_TotalAxle_Rq_BSM_FD3' incorporates:
         *  DataTypeConversion: '<S1328>/Data Type Conversion14'
         *  Switch: '<S1337>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_TotalAxle_Rq_BSM_FD3_Value((((float32)
            rtb_Switch5_pb) * 2.0F) - 65534.0F);

        /* Switch: '<S1338>/Switch5' incorporates:
         *  DataStoreRead: '<S1328>/VeSR1N_b_WED_MODE_RQ_SNA_Faild'
         *  Logic: '<S1338>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_WED_MODE_RQ_SNA_Faild))
        {
            /* Switch: '<S1338>/Switch5' incorporates:
             *  UnitDelay: '<S1338>/Unit Delay'
             */
            rtb_Switch5_b4r = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oks;
        }
        else
        {
            /* Switch: '<S1338>/Switch5' incorporates:
             *  DataStoreRead: '<S1328>/DataStore_VeSR1N_y_WED_MODE_RQ'
             */
            rtb_Switch5_b4r = SR1B_BLUEN_ac_DW.VeSR1N_y_WED_MODE_RQ;
        }

        /* End of Switch: '<S1338>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_WED_MODE_RQ' incorporates:
         *  DataTypeConversion: '<S1328>/Data Type Conversion15'
         *  Switch: '<S1338>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_WED_MODE_RQ_Value(rtb_Switch5_b4r);

        /* Switch: '<S1331>/Switch5' incorporates:
         *  DataStoreRead: '<S1328>/VeSR1N_b_DriverRequested_AxleTrq_BSM_SNA_Faild'
         *  Logic: '<S1331>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_DriverRequested_Axle_i))
        {
            /* Switch: '<S1331>/Switch5' incorporates:
             *  UnitDelay: '<S1331>/Unit Delay'
             */
            rtb_Switch5_n3l = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jbj;
        }
        else
        {
            /* Switch: '<S1331>/Switch5' incorporates:
             *  DataStoreRead: '<S1328>/DataStore_VeSR1N_M_DrvrReqdAxlTrq_BSM_FD3'
             */
            rtb_Switch5_n3l = SR1B_BLUEN_ac_DW.VeSR1N_M_DrvrReqdAxlTrq_BSM_FD3;
        }

        /* End of Switch: '<S1331>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_DrvrReqdAxlTrq_BSM_FD3' incorporates:
         *  DataTypeConversion: '<S1328>/Data Type Conversion2'
         *  Switch: '<S1331>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_DrvrReqdAxlTrq_BSM_FD3_Value((((float32)
            rtb_Switch5_n3l) * 2.0F) - 65534.0F);

        /* Switch: '<S1332>/Switch5' incorporates:
         *  DataStoreRead: '<S1328>/VeSR1N_b_DrvrIntd_TotalBrk_AxleTorq_SNA_Faild'
         *  Logic: '<S1332>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_DrvrIntd_TotalBrk_Ax_b))
        {
            /* Switch: '<S1332>/Switch5' incorporates:
             *  UnitDelay: '<S1332>/Unit Delay'
             */
            rtb_Switch5_g2 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_j1;
        }
        else
        {
            /* Switch: '<S1332>/Switch5' incorporates:
             *  DataStoreRead: '<S1328>/DataStore_VeSR1N_M_DrvrIntdTotBrkAxlTqFD3'
             */
            rtb_Switch5_g2 = SR1B_BLUEN_ac_DW.VeSR1N_M_DrvrIntdTotBrkAxlTqFD3;
        }

        /* End of Switch: '<S1332>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_DrvrIntdTotBrkAxlTqFD3' incorporates:
         *  DataTypeConversion: '<S1328>/Data Type Conversion3'
         *  Switch: '<S1332>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_DrvrIntdTotBrkAxlTqFD3_Value(((float32)
            rtb_Switch5_g2) * 2.0F);

        /* Switch: '<S1340>/Switch5' incorporates:
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_CRC_Failg'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_E2E_Faild'
         *  Logic: '<S1340>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_E2E_Fai))
        {
            /* Switch: '<S1340>/Switch5' incorporates:
             *  UnitDelay: '<S1340>/Unit Delay'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jin;
        }
        else
        {
            /* Switch: '<S1340>/Switch5' incorporates:
             *  DataStoreRead: '<S1328>/DataStore_VeSR1N_b_FrontAxleMaxRq_BSM_FD3'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.VeSR1N_b_FrontAxleMaxRq_BSM_FD3;
        }

        /* End of Switch: '<S1340>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_FrontAxleMaxRq_BSM_FD3' incorporates:
         *  DataTypeConversion: '<S1328>/Data Type Conversion4'
         *  Switch: '<S1340>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_FrontAxleMaxRq_BSM_FD3_Value(((sint32)
            rtb_Switch5_h) != 0);

        /* Switch: '<S1341>/Switch5' incorporates:
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_CRC_Failg'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_E2E_Faild'
         *  Logic: '<S1341>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_E2E_Fai))
        {
            /* Switch: '<S1341>/Switch5' incorporates:
             *  UnitDelay: '<S1341>/Unit Delay'
             */
            rtb_Switch5_de = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cac;
        }
        else
        {
            /* Switch: '<S1341>/Switch5' incorporates:
             *  DataStoreRead: '<S1328>/DataStore_VeSR1N_b_FrontAxleMinRq_BSM_FD3'
             */
            rtb_Switch5_de = SR1B_BLUEN_ac_DW.VeSR1N_b_FrontAxleMinRq_BSM_FD3;
        }

        /* End of Switch: '<S1341>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_FrontAxleMinRq_BSM_FD3' incorporates:
         *  DataTypeConversion: '<S1328>/Data Type Conversion5'
         *  Switch: '<S1341>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_FrontAxleMinRq_BSM_FD3_Value(((sint32)
            rtb_Switch5_de) != 0);

        /* Switch: '<S1333>/Switch5' incorporates:
         *  DataStoreRead: '<S1328>/VeSR1N_b_FrontAxle_Rq_BSM_SNA_Faild'
         *  Logic: '<S1333>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_FrontAxle_Rq_BSM_SNA_i))
        {
            /* Switch: '<S1333>/Switch5' incorporates:
             *  UnitDelay: '<S1333>/Unit Delay'
             */
            rtb_Switch5_jhl = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ji;
        }
        else
        {
            /* Switch: '<S1333>/Switch5' incorporates:
             *  DataStoreRead: '<S1328>/DataStore_VeSR1N_M_FrontAxle_Rq_BSM_FD3'
             */
            rtb_Switch5_jhl = SR1B_BLUEN_ac_DW.VeSR1N_M_FrontAxle_Rq_BSM_FD3;
        }

        /* End of Switch: '<S1333>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_FrontAxle_Rq_BSM_FD3' incorporates:
         *  DataTypeConversion: '<S1328>/Data Type Conversion6'
         *  Switch: '<S1333>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_FrontAxle_Rq_BSM_FD3_Value((((float32)
            rtb_Switch5_jhl) * 2.0F) - 65534.0F);

        /* Switch: '<S1334>/Switch5' incorporates:
         *  DataStoreRead: '<S1328>/VeSR1N_b_OPD_Hold_Status_SNA_Faild'
         *  Logic: '<S1334>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_OPD_Hold_Status_SNA_Fa))
        {
            /* Switch: '<S1334>/Switch5' incorporates:
             *  UnitDelay: '<S1334>/Unit Delay'
             */
            rtb_Switch5_dr = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_k1;
        }
        else
        {
            /* Switch: '<S1334>/Switch5' incorporates:
             *  DataStoreRead: '<S1328>/DataStore_VeSR1N_y_OPD_Hold_Status'
             */
            rtb_Switch5_dr = SR1B_BLUEN_ac_DW.VeSR1N_y_OPD_Hold_Status;
        }

        /* End of Switch: '<S1334>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_OPD_Hold_Status' incorporates:
         *  DataTypeConversion: '<S1328>/Data Type Conversion7'
         *  Switch: '<S1334>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_OPD_Hold_Status_Value(rtb_Switch5_dr);

        /* Switch: '<S1342>/Switch5' incorporates:
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_CRC_Failg'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_E2E_Faild'
         *  Logic: '<S1342>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_E2E_Fai))
        {
            /* Switch: '<S1342>/Switch5' incorporates:
             *  UnitDelay: '<S1342>/Unit Delay'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_icn;
        }
        else
        {
            /* Switch: '<S1342>/Switch5' incorporates:
             *  DataStoreRead: '<S1328>/DataStore_VeSR1N_b_RearAxle_MaxRq_BSM_FD3'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.VeSR1N_b_RearAxle_MaxRq_BSM_FD3;
        }

        /* End of Switch: '<S1342>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_RearAxle_MaxRq_BSM_FD3' incorporates:
         *  DataTypeConversion: '<S1328>/Data Type Conversion8'
         *  Switch: '<S1342>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_RearAxle_MaxRq_BSM_FD3_Value(((sint32)
            rtb_Switch5_d) != 0);

        /* Switch: '<S1343>/Switch5' incorporates:
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_CRC_Failg'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_E2E_Faild'
         *  Logic: '<S1343>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_E2E_Fai))
        {
            /* Switch: '<S1343>/Switch5' incorporates:
             *  UnitDelay: '<S1343>/Unit Delay'
             */
            rtb_Switch5_cxt = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gy;
        }
        else
        {
            /* Switch: '<S1343>/Switch5' incorporates:
             *  DataStoreRead: '<S1328>/DataStore_VeSR1N_b_RearAxle_MinRq_BSM_FD3'
             */
            rtb_Switch5_cxt = SR1B_BLUEN_ac_DW.VeSR1N_b_RearAxle_MinRq_BSM_FD3;
        }

        /* End of Switch: '<S1343>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_RearAxle_MinRq_BSM_FD3' incorporates:
         *  DataTypeConversion: '<S1328>/Data Type Conversion9'
         *  Switch: '<S1343>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_RearAxle_MinRq_BSM_FD3_Value(((sint32)
            rtb_Switch5_cxt) != 0);

        /* Outport: '<Root>/VeSR1B_y_DrvrRqAxlTqEnbdBSM_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_CRC_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_E2E_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_MC_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_DriverReq_AxleTrq_Enabled_BSM_SNA_Faild'
         *  Product: '<S1330>/Product'
         *  Product: '<S1330>/Product1'
         *  Product: '<S1330>/Product2'
         *  Product: '<S1330>/Product3'
         *  Product: '<S1330>/Product4'
         *  Sum: '<S1330>/Add'
         */
        (void)Rte_Write_VeSR1B_y_DrvrRqAxlTqEnbdBSM_FD3_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_CRC_F_p ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_DriverReq_AxleTrq_En_b
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_DrvrReqdAxlTrq_BSM_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_CRC_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_E2E_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_MC_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_DriverRequested_AxleTrq_BSM_SNA_Faild'
         *  Product: '<S1331>/Product'
         *  Product: '<S1331>/Product1'
         *  Product: '<S1331>/Product2'
         *  Product: '<S1331>/Product3'
         *  Product: '<S1331>/Product4'
         *  Sum: '<S1331>/Add'
         */
        (void)Rte_Write_VeSR1B_y_DrvrReqdAxlTrq_BSM_FD3_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_CRC_F_p ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_DriverRequested_Axle_i
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_DrvrIntdTotBrkAxlTqFD3_SigSts' incorporates:
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_CRC_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_E2E_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_MC_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_DrvrIntd_TotalBrk_AxleTorq_SNA_Faild'
         *  Product: '<S1332>/Product'
         *  Product: '<S1332>/Product1'
         *  Product: '<S1332>/Product2'
         *  Product: '<S1332>/Product3'
         *  Product: '<S1332>/Product4'
         *  Sum: '<S1332>/Add'
         */
        (void)Rte_Write_VeSR1B_y_DrvrIntdTotBrkAxlTqFD3_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_CRC_F_p ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_DrvrIntd_TotalBrk_Ax_b
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_FrontAxle_Rq_BSM_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_CRC_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_E2E_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_MC_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_FrontAxle_Rq_BSM_SNA_Faild'
         *  Product: '<S1333>/Product'
         *  Product: '<S1333>/Product1'
         *  Product: '<S1333>/Product2'
         *  Product: '<S1333>/Product3'
         *  Product: '<S1333>/Product4'
         *  Sum: '<S1333>/Add'
         */
        (void)Rte_Write_VeSR1B_y_FrontAxle_Rq_BSM_FD3_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_CRC_F_p ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_FrontAxle_Rq_BSM_SNA_i
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_OPD_Hold_Status_SigSts' incorporates:
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_CRC_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_E2E_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_MC_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_OPD_Hold_Status_SNA_Faild'
         *  Product: '<S1334>/Product'
         *  Product: '<S1334>/Product1'
         *  Product: '<S1334>/Product2'
         *  Product: '<S1334>/Product3'
         *  Product: '<S1334>/Product4'
         *  Sum: '<S1334>/Add'
         */
        (void)Rte_Write_VeSR1B_y_OPD_Hold_Status_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_CRC_F_p ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_OPD_Hold_Status_SNA_Fa
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_RearAxle_Rq_BSM_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_CRC_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_E2E_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_MC_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_RearAxle_Rq_BSM_SNA_Faild'
         *  Product: '<S1335>/Product'
         *  Product: '<S1335>/Product1'
         *  Product: '<S1335>/Product2'
         *  Product: '<S1335>/Product3'
         *  Product: '<S1335>/Product4'
         *  Sum: '<S1335>/Add'
         */
        (void)Rte_Write_VeSR1B_y_RearAxle_Rq_BSM_FD3_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_CRC_F_p ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_RearAxle_Rq_BSM_SNA__l
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_Regen_AxleTorque_Req_SigSts' incorporates:
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_CRC_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_E2E_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_MC_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_Regen_AxleTorque_Req_SNA_Faild'
         *  Product: '<S1336>/Product'
         *  Product: '<S1336>/Product1'
         *  Product: '<S1336>/Product2'
         *  Product: '<S1336>/Product3'
         *  Product: '<S1336>/Product4'
         *  Sum: '<S1336>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Regen_AxleTorque_Req_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_CRC_F_p ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_Regen_AxleTorque_Req_S
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_TotalAxle_Rq_BSM_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_CRC_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_E2E_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_MC_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_TotalAxle_Rq_BSM_SNA_Faild'
         *  Product: '<S1337>/Product'
         *  Product: '<S1337>/Product1'
         *  Product: '<S1337>/Product2'
         *  Product: '<S1337>/Product3'
         *  Product: '<S1337>/Product4'
         *  Sum: '<S1337>/Add'
         */
        (void)Rte_Write_VeSR1B_y_TotalAxle_Rq_BSM_FD3_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_CRC_F_p ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_TotalAxle_Rq_BSM_SNA_p
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_WED_MODE_RQ_SigSts' incorporates:
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_CRC_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_E2E_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_MC_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_WED_MODE_RQ_SNA_Faild'
         *  Product: '<S1338>/Product'
         *  Product: '<S1338>/Product1'
         *  Product: '<S1338>/Product2'
         *  Product: '<S1338>/Product3'
         *  Product: '<S1338>/Product4'
         *  Sum: '<S1338>/Add'
         */
        (void)Rte_Write_VeSR1B_y_WED_MODE_RQ_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_CRC_F_p ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_MC_Fail
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_WED_MODE_RQ_SNA_Faild ? 1 : 0) *
                      8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_CmdtBrkFrictAxlTorqFD3_SigSts' incorporates:
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_CRC_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_E2E_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_MC_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_Cmnd_TotBrkFrict_AxleTorq_SNA_Faild'
         *  Product: '<S1339>/Product'
         *  Product: '<S1339>/Product1'
         *  Product: '<S1339>/Product2'
         *  Product: '<S1339>/Product3'
         *  Product: '<S1339>/Product4'
         *  Sum: '<S1339>/Add'
         */
        (void)Rte_Write_VeSR1B_y_CmdtBrkFrictAxlTorqFD3_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_CRC_F_p ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_Cmnd_TotBrkFrict_Axl_i
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_FrontAxleMaxRq_BSM_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_CRC_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_E2E_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_MC_Faild'
         *  Product: '<S1340>/Product'
         *  Product: '<S1340>/Product1'
         *  Product: '<S1340>/Product2'
         *  Product: '<S1340>/Product4'
         *  Sum: '<S1340>/Add'
         */
        (void)Rte_Write_VeSR1B_y_FrontAxleMaxRq_BSM_FD3_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_CRC_F_p ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_E2E_Fai ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_FrontAxleMinRq_BSM_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_CRC_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_E2E_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_MC_Faild'
         *  Product: '<S1341>/Product'
         *  Product: '<S1341>/Product1'
         *  Product: '<S1341>/Product2'
         *  Product: '<S1341>/Product4'
         *  Sum: '<S1341>/Add'
         */
        (void)Rte_Write_VeSR1B_y_FrontAxleMinRq_BSM_FD3_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_CRC_F_p ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_E2E_Fai ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_RearAxle_MaxRq_BSM_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_CRC_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_E2E_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_MC_Faild'
         *  Product: '<S1342>/Product'
         *  Product: '<S1342>/Product1'
         *  Product: '<S1342>/Product2'
         *  Product: '<S1342>/Product4'
         *  Sum: '<S1342>/Add'
         */
        (void)Rte_Write_VeSR1B_y_RearAxle_MaxRq_BSM_FD3_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_CRC_F_p ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_E2E_Fai ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_RearAxle_MinRq_BSM_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_CRC_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_E2E_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_MC_Faild'
         *  Product: '<S1343>/Product'
         *  Product: '<S1343>/Product1'
         *  Product: '<S1343>/Product2'
         *  Product: '<S1343>/Product4'
         *  Sum: '<S1343>/Add'
         */
        (void)Rte_Write_VeSR1B_y_RearAxle_MinRq_BSM_FD3_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_CRC_F_p ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_E2E_Fai ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_TotalAxleMaxRq_BSM_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_CRC_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_E2E_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_MC_Faild'
         *  Product: '<S1344>/Product'
         *  Product: '<S1344>/Product1'
         *  Product: '<S1344>/Product2'
         *  Product: '<S1344>/Product4'
         *  Sum: '<S1344>/Add'
         */
        (void)Rte_Write_VeSR1B_y_TotalAxleMaxRq_BSM_FD3_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_CRC_F_p ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_E2E_Fai ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_TotalAxleMinRq_BSM_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_CRC_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_E2E_Faild'
         *  DataStoreRead: '<S1328>/VeSR1N_b_BRAKE_FD_6_FD3_MC_Faild'
         *  Product: '<S1345>/Product'
         *  Product: '<S1345>/Product1'
         *  Product: '<S1345>/Product2'
         *  Product: '<S1345>/Product4'
         *  Sum: '<S1345>/Add'
         */
        (void)Rte_Write_VeSR1B_y_TotalAxleMinRq_BSM_FD3_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_CRC_F_p ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_E2E_Fai ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S1330>/Unit Delay' incorporates:
         *  Switch: '<S1330>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_e5 = rtb_Switch5_fj;

        /* Update for UnitDelay: '<S1339>/Unit Delay' incorporates:
         *  Switch: '<S1339>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fo = rtb_Switch5_mz;

        /* Update for UnitDelay: '<S1335>/Unit Delay' incorporates:
         *  Switch: '<S1335>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bx = rtb_Switch5_i5;

        /* Update for UnitDelay: '<S1336>/Unit Delay' incorporates:
         *  Switch: '<S1336>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ar = rtb_Switch5_k5;

        /* Update for UnitDelay: '<S1344>/Unit Delay' incorporates:
         *  Switch: '<S1344>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jig = rtb_Switch5_ikr;

        /* Update for UnitDelay: '<S1345>/Unit Delay' incorporates:
         *  Switch: '<S1345>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_frn = rtb_Switch5_lv;

        /* Update for UnitDelay: '<S1337>/Unit Delay' incorporates:
         *  Switch: '<S1337>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_i3 = rtb_Switch5_pb;

        /* Update for UnitDelay: '<S1338>/Unit Delay' incorporates:
         *  Switch: '<S1338>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oks = rtb_Switch5_b4r;

        /* Update for UnitDelay: '<S1331>/Unit Delay' incorporates:
         *  Switch: '<S1331>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jbj = rtb_Switch5_n3l;

        /* Update for UnitDelay: '<S1332>/Unit Delay' incorporates:
         *  Switch: '<S1332>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_j1 = rtb_Switch5_g2;

        /* Update for UnitDelay: '<S1340>/Unit Delay' incorporates:
         *  Switch: '<S1340>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jin = rtb_Switch5_h;

        /* Update for UnitDelay: '<S1341>/Unit Delay' incorporates:
         *  Switch: '<S1341>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cac = rtb_Switch5_de;

        /* Update for UnitDelay: '<S1333>/Unit Delay' incorporates:
         *  Switch: '<S1333>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ji = rtb_Switch5_jhl;

        /* Update for UnitDelay: '<S1334>/Unit Delay' incorporates:
         *  Switch: '<S1334>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_k1 = rtb_Switch5_dr;

        /* Update for UnitDelay: '<S1342>/Unit Delay' incorporates:
         *  Switch: '<S1342>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_icn = rtb_Switch5_d;

        /* Update for UnitDelay: '<S1343>/Unit Delay' incorporates:
         *  Switch: '<S1343>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gy = rtb_Switch5_cxt;
    }

    /* End of Logic: '<S1309>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S1309>/BRAKE_FD_6_FD3_Time' */

    /* Merge: '<S38>/SR1N_b_BRAKE_FD_6_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1309>/VeSR1N_b_BRAKE_FD_6_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_6_FD3_Time_VeSR1N_b_BRAKE_FD_6_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_h4);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BRAKE_FD_6_FD3_Pkt' */
}

/* Model step function for TID41 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BRAKE_FD_7_FD14_Time(void)
                                 /* Explicit Task: TESR1B_BRAKE_FD_7_FD14_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_BRAKE_FD_7_FD14_Ne;
    uint8 rtb_Switch5_abu;
    uint8 rtb_Switch5_fgq;
    uint8 rtb_Switch5_kb;
    boolean rtb_TmpSignalConversionAtVeSR_a;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BRAKE_FD_7_FD14_Pkt' incorporates:
     *  SubSystem: '<S39>/BRAKE_FD_7_FD14_Time'
     */
    /* SignalConversion generated from: '<S1348>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S39>/SR1N_b_BRAKE_FD_7_FD14_NewEvent_merge'
     */
    rtb_VeSR1N_b_BRAKE_FD_7_FD14_Ne =
        Rte_IrvRead_SR1B_BRAKE_FD_7_FD14_Time_VeSR1N_b_BRAKE_FD_7_FD14_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S1348>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S39>/SR1N_b_BRAKE_FD_7_FD14_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_a =
        Rte_IrvRead_SR1B_BRAKE_FD_7_FD14_Time_VeSR1N_b_BRAKE_FD_7_FD14_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S1348>/BRAKE_FD_7_FD14_Time' incorporates:
     *  EnablePort: '<S1367>/Enable'
     */
    /* Logic: '<S1348>/Logical Operator1' incorporates:
     *  Constant: '<S1368>/Calib'
     */
    if (rtb_VeSR1N_b_BRAKE_FD_7_FD14_Ne && (KeSR1B_b_BRAKE_FD_7_FD14_Enbl))
    {
        /* Gain: '<S1367>/Gain2' incorporates:
         *  Constant: '<S1367>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_jz = false;

        /* Switch: '<S1371>/Switch5' incorporates:
         *  DataStoreRead: '<S1367>/VeSR1N_b_BRAKE_FD_7_FD14_CRC_Failg'
         *  DataStoreRead: '<S1367>/VeSR1N_b_BRAKE_FD_7_FD14_E2E_Faild'
         *  Logic: '<S1371>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD14_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD14_E2E_Fa))
        {
            /* Switch: '<S1371>/Switch5' incorporates:
             *  UnitDelay: '<S1371>/Unit Delay'
             */
            rtb_Switch5_abu = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dkz;
        }
        else
        {
            /* Switch: '<S1371>/Switch5' incorporates:
             *  DataStoreRead: '<S1367>/DataStore_VeSR1N_b_BrkPdl_Flt_FD14'
             */
            rtb_Switch5_abu = SR1B_BLUEN_ac_DW.VeSR1N_b_BrkPdl_Flt_FD14;
        }

        /* End of Switch: '<S1371>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_BrkPdl_Flt_FD14' incorporates:
         *  DataTypeConversion: '<S1367>/Data Type Conversion'
         *  Switch: '<S1371>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_BrkPdl_Flt_FD14_Value(((sint32)rtb_Switch5_abu)
            != 0);

        /* Logic: '<S1370>/Logical Operator' incorporates:
         *  DataStoreRead: '<S1367>/VeSR1N_b_BRAKE_FD_7_FD14_CRC_Failg'
         *  DataStoreRead: '<S1367>/VeSR1N_b_BRAKE_FD_7_FD14_E2E_Faild'
         *  Logic: '<S1369>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD14_CRC_Fa) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD14_E2E_Fa));

        /* Switch: '<S1370>/Switch5' incorporates:
         *  DataStoreRead: '<S1367>/VeSR1N_b_BrakePdlPosn_SNA_Faild'
         *  Logic: '<S1370>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BrakePdlPosn_SNA_Faild))
        {
            /* Switch: '<S1370>/Switch5' incorporates:
             *  UnitDelay: '<S1370>/Unit Delay'
             */
            rtb_Switch5_fgq = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_otp;
        }
        else
        {
            /* Switch: '<S1370>/Switch5' incorporates:
             *  DataStoreRead: '<S1367>/VeSR1N_Pct_BrakePdlPosn_FD14'
             */
            rtb_Switch5_fgq = SR1B_BLUEN_ac_DW.VeSR1N_Pct_BrakePdlPosn_FD14;
        }

        /* End of Switch: '<S1370>/Switch5' */

        /* Outport: '<Root>/VeSR1B_Pct_BrakePdlPosn_FD14' incorporates:
         *  DataTypeConversion: '<S1367>/Data Type Conversion1'
         *  Switch: '<S1370>/Switch5'
         */
        (void)Rte_Write_VeSR1B_Pct_BrakePdlPosn_FD14_Value(((float32)
            rtb_Switch5_fgq) * 0.4F);

        /* Switch: '<S1369>/Switch5' incorporates:
         *  DataStoreRead: '<S1367>/VeSR1N_b_BrkPdl_Stat_SNA_Faild'
         *  Logic: '<S1369>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BrkPdl_Stat_SNA_Faild))
        {
            /* Switch: '<S1369>/Switch5' incorporates:
             *  UnitDelay: '<S1369>/Unit Delay'
             */
            rtb_Switch5_kb = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hlz;
        }
        else
        {
            /* Switch: '<S1369>/Switch5' incorporates:
             *  DataStoreRead: '<S1367>/DataStore_VeSR1N_y_BrkPdl_Stat_FD14'
             */
            rtb_Switch5_kb = SR1B_BLUEN_ac_DW.VeSR1N_y_BrkPdl_Stat_FD14;
        }

        /* End of Switch: '<S1369>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_BrkPdl_Stat_FD14' incorporates:
         *  DataTypeConversion: '<S1367>/Data Type Conversion2'
         *  Switch: '<S1369>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_BrkPdl_Stat_FD14_Value(rtb_Switch5_kb);

        /* Outport: '<Root>/VeSR1B_y_BrkPdl_Stat_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1367>/VeSR1N_b_BRAKE_FD_7_FD14_CRC_Faild'
         *  DataStoreRead: '<S1367>/VeSR1N_b_BRAKE_FD_7_FD14_E2E_Faild'
         *  DataStoreRead: '<S1367>/VeSR1N_b_BRAKE_FD_7_FD14_MC_Faild'
         *  DataStoreRead: '<S1367>/VeSR1N_b_BrkPdl_Stat_SNA_Faild'
         *  Product: '<S1369>/Product'
         *  Product: '<S1369>/Product1'
         *  Product: '<S1369>/Product2'
         *  Product: '<S1369>/Product3'
         *  Product: '<S1369>/Product4'
         *  Sum: '<S1369>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BrkPdl_Stat_FD14_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD14_CRC__n ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD14_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BrkPdl_Stat_SNA_Faild ?
                                1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD14_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BrakePdlPosn_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1367>/VeSR1N_b_BRAKE_FD_7_FD14_CRC_Faild'
         *  DataStoreRead: '<S1367>/VeSR1N_b_BRAKE_FD_7_FD14_E2E_Faild'
         *  DataStoreRead: '<S1367>/VeSR1N_b_BRAKE_FD_7_FD14_MC_Faild'
         *  DataStoreRead: '<S1367>/VeSR1N_b_BrakePdlPosn_SNA_Faild'
         *  Product: '<S1370>/Product'
         *  Product: '<S1370>/Product1'
         *  Product: '<S1370>/Product2'
         *  Product: '<S1370>/Product3'
         *  Product: '<S1370>/Product4'
         *  Sum: '<S1370>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BrakePdlPosn_FD14_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD14_CRC__n ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD14_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BrakePdlPosn_SNA_Faild
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD14_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BrkPdl_Flt_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1367>/VeSR1N_b_BRAKE_FD_7_FD14_CRC_Faild'
         *  DataStoreRead: '<S1367>/VeSR1N_b_BRAKE_FD_7_FD14_E2E_Faild'
         *  DataStoreRead: '<S1367>/VeSR1N_b_BRAKE_FD_7_FD14_MC_Faild'
         *  Product: '<S1371>/Product'
         *  Product: '<S1371>/Product1'
         *  Product: '<S1371>/Product2'
         *  Product: '<S1371>/Product4'
         *  Sum: '<S1371>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BrkPdl_Flt_FD14_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD14_CRC__n ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD14_MC_Fai
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD14_E2E_Fa ? 1 : 0)
                      * 16)))));

        /* Update for UnitDelay: '<S1371>/Unit Delay' incorporates:
         *  Switch: '<S1371>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dkz = rtb_Switch5_abu;

        /* Update for UnitDelay: '<S1370>/Unit Delay' incorporates:
         *  Switch: '<S1370>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_otp = rtb_Switch5_fgq;

        /* Update for UnitDelay: '<S1369>/Unit Delay' incorporates:
         *  Switch: '<S1369>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hlz = rtb_Switch5_kb;
    }

    /* End of Logic: '<S1348>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S1348>/BRAKE_FD_7_FD14_Time' */

    /* Merge: '<S39>/SR1N_b_BRAKE_FD_7_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1348>/VeSR1N_b_BRAKE_FD_7_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_7_FD14_Time_VeSR1N_b_BRAKE_FD_7_FD14_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_jz);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BRAKE_FD_7_FD14_Pkt' */
}

/* Model step function for TID42 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BRAKE_FD_7_FD3_Time(void)
                                  /* Explicit Task: TESR1B_BRAKE_FD_7_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_BRAKE_FD_7_FD3_New;
    uint8 rtb_Switch5_cq;
    uint8 rtb_Switch5_gkg;
    uint8 rtb_Switch5_lv;
    uint8 rtb_Switch5_m5;
    boolean rtb_TmpSignalConversionAtVeSR_e;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BRAKE_FD_7_FD3_Pkt' incorporates:
     *  SubSystem: '<S40>/BRAKE_FD_7_FD3_Time'
     */
    /* SignalConversion generated from: '<S1374>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S40>/SR1N_b_BRAKE_FD_7_FD3_NewEvent_merge'
     */
    rtb_VeSR1N_b_BRAKE_FD_7_FD3_New =
        Rte_IrvRead_SR1B_BRAKE_FD_7_FD3_Time_VeSR1N_b_BRAKE_FD_7_FD3_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S1374>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S40>/SR1N_b_BRAKE_FD_7_FD3_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_e =
        Rte_IrvRead_SR1B_BRAKE_FD_7_FD3_Time_VeSR1N_b_BRAKE_FD_7_FD3_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S1374>/BRAKE_FD_7_FD3_Time' incorporates:
     *  EnablePort: '<S1393>/Enable'
     */
    /* Logic: '<S1374>/Logical Operator1' incorporates:
     *  Constant: '<S1394>/Calib'
     */
    if (rtb_VeSR1N_b_BRAKE_FD_7_FD3_New && (KeSR1B_b_BRAKE_FD_7_FD3_Enbl))
    {
        /* Gain: '<S1393>/Gain2' incorporates:
         *  Constant: '<S1393>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_f = false;

        /* Logic: '<S1395>/Logical Operator' incorporates:
         *  DataStoreRead: '<S1393>/VeSR1N_b_BRAKE_FD_7_FD3_CRC_Failg'
         *  DataStoreRead: '<S1393>/VeSR1N_b_BRAKE_FD_7_FD3_E2E_Faild'
         *  Logic: '<S1396>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD3_CRC_Fai) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD3_E2E_Fai));

        /* Switch: '<S1395>/Switch5' incorporates:
         *  DataStoreRead: '<S1393>/VeSR1N_b_BrakePdlPosn_SNA_Faild'
         *  Logic: '<S1395>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BrakePdlPosn_SNA_Fai_n))
        {
            /* Switch: '<S1395>/Switch5' incorporates:
             *  UnitDelay: '<S1395>/Unit Delay'
             */
            rtb_Switch5_cq = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hc;
        }
        else
        {
            /* Switch: '<S1395>/Switch5' incorporates:
             *  DataStoreRead: '<S1393>/DataStore_VeSR1N_Pct_BrakePdlPosn_FD3'
             */
            rtb_Switch5_cq = SR1B_BLUEN_ac_DW.VeSR1N_Pct_BrakePdlPosn_FD3;
        }

        /* End of Switch: '<S1395>/Switch5' */

        /* Outport: '<Root>/VeSR1B_Pct_BrakePdlPosn_FD3' incorporates:
         *  DataTypeConversion: '<S1393>/Data Type Conversion'
         *  Switch: '<S1395>/Switch5'
         */
        (void)Rte_Write_VeSR1B_Pct_BrakePdlPosn_FD3_Value(((float32)
            rtb_Switch5_cq) * 0.4F);

        /* Switch: '<S1397>/Switch5' incorporates:
         *  DataStoreRead: '<S1393>/VeSR1N_b_BRAKE_FD_7_FD3_CRC_Failg'
         *  DataStoreRead: '<S1393>/VeSR1N_b_BRAKE_FD_7_FD3_E2E_Faild'
         *  Logic: '<S1397>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD3_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD3_E2E_Fai))
        {
            /* Switch: '<S1397>/Switch5' incorporates:
             *  UnitDelay: '<S1397>/Unit Delay'
             */
            rtb_Switch5_m5 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_poq;
        }
        else
        {
            /* Switch: '<S1397>/Switch5' incorporates:
             *  DataStoreRead: '<S1393>/VeSR1N_y_AutoVehHoldSts'
             */
            rtb_Switch5_m5 = SR1B_BLUEN_ac_DW.VeSR1N_y_AutoVehHoldSts;
        }

        /* End of Switch: '<S1397>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_AutoVehHoldSts' incorporates:
         *  DataTypeConversion: '<S1393>/Data Type Conversion1'
         *  Switch: '<S1397>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_AutoVehHoldSts_Value(rtb_Switch5_m5);

        /* Switch: '<S1398>/Switch5' incorporates:
         *  DataStoreRead: '<S1393>/VeSR1N_b_BRAKE_FD_7_FD3_CRC_Failg'
         *  DataStoreRead: '<S1393>/VeSR1N_b_BRAKE_FD_7_FD3_E2E_Faild'
         *  Logic: '<S1398>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD3_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD3_E2E_Fai))
        {
            /* Switch: '<S1398>/Switch5' incorporates:
             *  UnitDelay: '<S1398>/Unit Delay'
             */
            rtb_Switch5_lv = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kz4;
        }
        else
        {
            /* Switch: '<S1398>/Switch5' incorporates:
             *  DataStoreRead: '<S1393>/DataStore_VeSR1N_b_BrkPdl_Flt_FD3'
             */
            rtb_Switch5_lv = SR1B_BLUEN_ac_DW.VeSR1N_b_BrkPdl_Flt_FD3;
        }

        /* End of Switch: '<S1398>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_BrkPdl_Flt_FD3' incorporates:
         *  DataTypeConversion: '<S1393>/Data Type Conversion2'
         *  Switch: '<S1398>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_BrkPdl_Flt_FD3_Value(((sint32)rtb_Switch5_lv)
            != 0);

        /* Switch: '<S1396>/Switch5' incorporates:
         *  DataStoreRead: '<S1393>/VeSR1N_b_BrkPdl_Stat_SNA_Faild'
         *  Logic: '<S1396>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BrkPdl_Stat_SNA_Fail_a))
        {
            /* Switch: '<S1396>/Switch5' incorporates:
             *  UnitDelay: '<S1396>/Unit Delay'
             */
            rtb_Switch5_gkg = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_idi;
        }
        else
        {
            /* Switch: '<S1396>/Switch5' incorporates:
             *  DataStoreRead: '<S1393>/DataStore_VeSR1N_y_BrkPdl_Stat_FD3'
             */
            rtb_Switch5_gkg = SR1B_BLUEN_ac_DW.VeSR1N_y_BrkPdl_Stat_FD3;
        }

        /* End of Switch: '<S1396>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_BrkPdl_Stat_FD3' incorporates:
         *  DataTypeConversion: '<S1393>/Data Type Conversion3'
         *  Switch: '<S1396>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_BrkPdl_Stat_FD3_Value(rtb_Switch5_gkg);

        /* Outport: '<Root>/VeSR1B_y_BrakePdlPosn_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1393>/VeSR1N_b_BRAKE_FD_7_FD3_CRC_Faild'
         *  DataStoreRead: '<S1393>/VeSR1N_b_BRAKE_FD_7_FD3_E2E_Faild'
         *  DataStoreRead: '<S1393>/VeSR1N_b_BRAKE_FD_7_FD3_MC_Faild'
         *  DataStoreRead: '<S1393>/VeSR1N_b_BrakePdlPosn_SNA_Faild'
         *  Product: '<S1395>/Product'
         *  Product: '<S1395>/Product1'
         *  Product: '<S1395>/Product2'
         *  Product: '<S1395>/Product3'
         *  Product: '<S1395>/Product4'
         *  Sum: '<S1395>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BrakePdlPosn_FD3_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD3_CRC_F_p ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BrakePdlPosn_SNA_Fai_n
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BrkPdl_Stat_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1393>/VeSR1N_b_BRAKE_FD_7_FD3_CRC_Faild'
         *  DataStoreRead: '<S1393>/VeSR1N_b_BRAKE_FD_7_FD3_E2E_Faild'
         *  DataStoreRead: '<S1393>/VeSR1N_b_BRAKE_FD_7_FD3_MC_Faild'
         *  DataStoreRead: '<S1393>/VeSR1N_b_BrkPdl_Stat_SNA_Faild'
         *  Product: '<S1396>/Product'
         *  Product: '<S1396>/Product1'
         *  Product: '<S1396>/Product2'
         *  Product: '<S1396>/Product3'
         *  Product: '<S1396>/Product4'
         *  Sum: '<S1396>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BrkPdl_Stat_FD3_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD3_CRC_F_p ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD3_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BrkPdl_Stat_SNA_Fail_a
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_AutoVehHoldSts_SigSts' incorporates:
         *  DataStoreRead: '<S1393>/VeSR1N_b_BRAKE_FD_7_FD3_CRC_Faild'
         *  DataStoreRead: '<S1393>/VeSR1N_b_BRAKE_FD_7_FD3_E2E_Faild'
         *  DataStoreRead: '<S1393>/VeSR1N_b_BRAKE_FD_7_FD3_MC_Faild'
         *  Product: '<S1397>/Product'
         *  Product: '<S1397>/Product1'
         *  Product: '<S1397>/Product2'
         *  Product: '<S1397>/Product4'
         *  Sum: '<S1397>/Add'
         */
        (void)Rte_Write_VeSR1B_y_AutoVehHoldSts_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD3_CRC_F_p ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD3_MC_Fail
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD3_E2E_Fai ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BrkPdl_Flt_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1393>/VeSR1N_b_BRAKE_FD_7_FD3_CRC_Faild'
         *  DataStoreRead: '<S1393>/VeSR1N_b_BRAKE_FD_7_FD3_E2E_Faild'
         *  DataStoreRead: '<S1393>/VeSR1N_b_BRAKE_FD_7_FD3_MC_Faild'
         *  Product: '<S1398>/Product'
         *  Product: '<S1398>/Product1'
         *  Product: '<S1398>/Product2'
         *  Product: '<S1398>/Product4'
         *  Sum: '<S1398>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BrkPdl_Flt_FD3_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD3_CRC_F_p ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD3_MC_Fail
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD3_E2E_Fai ? 1 : 0)
                      * 16)))));

        /* Update for UnitDelay: '<S1395>/Unit Delay' incorporates:
         *  Switch: '<S1395>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hc = rtb_Switch5_cq;

        /* Update for UnitDelay: '<S1397>/Unit Delay' incorporates:
         *  Switch: '<S1397>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_poq = rtb_Switch5_m5;

        /* Update for UnitDelay: '<S1398>/Unit Delay' incorporates:
         *  Switch: '<S1398>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kz4 = rtb_Switch5_lv;

        /* Update for UnitDelay: '<S1396>/Unit Delay' incorporates:
         *  Switch: '<S1396>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_idi = rtb_Switch5_gkg;
    }

    /* End of Logic: '<S1374>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S1374>/BRAKE_FD_7_FD3_Time' */

    /* Merge: '<S40>/SR1N_b_BRAKE_FD_7_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1374>/VeSR1N_b_BRAKE_FD_7_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_7_FD3_Time_VeSR1N_b_BRAKE_FD_7_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_f);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BRAKE_FD_7_FD3_Pkt' */
}

/* Model step function for TID43 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_DRIVETRAIN_FD_1_FD3_Time(void)
                             /* Explicit Task: TESR1B_DRIVETRAIN_FD_1_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_DRIVETRAIN_FD_1_FD;
    uint16 rtb_Switch5_bjg;
    uint8 rtb_Switch5_bg;
    uint8 rtb_Switch5_dfi;
    uint8 rtb_Switch5_gzx;
    uint8 rtb_Switch5_hug;
    uint8 rtb_Switch5_jg;
    uint8 rtb_Switch5_lm;
    uint8 rtb_Switch5_mck;
    uint8 rtb_Switch5_ox;
    uint8 rtb_Switch5_pah;
    boolean rtb_TmpSignalConversionAtVeSR_d;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_DRIVETRAIN_FD_1_FD3_Pkt' incorporates:
     *  SubSystem: '<S41>/DRIVETRAIN_FD_1_FD3_Time'
     */
    /* SignalConversion generated from: '<S1401>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S41>/SR1N_b_DRIVETRAIN_FD_1_FD3_NewEvent_merge'
     */
    rtb_VeSR1N_b_DRIVETRAIN_FD_1_FD =
        Rte_IrvRead_SR1B_DRIVETRAIN_FD_1_FD3_Time_VeSR1N_b_DRIVETRAIN_FD_1_FD3_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S1401>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S41>/SR1N_b_DRIVETRAIN_FD_1_FD3_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_d =
        Rte_IrvRead_SR1B_DRIVETRAIN_FD_1_FD3_Time_VeSR1N_b_DRIVETRAIN_FD_1_FD3_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S1401>/DRIVETRAIN_FD_1_FD3_Time' incorporates:
     *  EnablePort: '<S1420>/Enable'
     */
    /* Logic: '<S1401>/Logical Operator1' incorporates:
     *  Constant: '<S1421>/Calib'
     */
    if (rtb_VeSR1N_b_DRIVETRAIN_FD_1_FD && (KeSR1B_b_DRIVETRAIN_FD_1_FD3_Enbl))
    {
        /* Gain: '<S1420>/Gain2' incorporates:
         *  Constant: '<S1420>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_mc = false;

        /* Switch: '<S1429>/Switch5' incorporates:
         *  DataStoreRead: '<S1420>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_CRC_Failg'
         *  DataStoreRead: '<S1420>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_E2E_Faild'
         *  Logic: '<S1429>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3_CR) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3_E2))
        {
            /* Switch: '<S1429>/Switch5' incorporates:
             *  UnitDelay: '<S1429>/Unit Delay'
             */
            rtb_Switch5_jg = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_av1;
        }
        else
        {
            /* Switch: '<S1429>/Switch5' incorporates:
             *  DataStoreRead: '<S1420>/DataStore_VeSR1N_b_CCMFailSts'
             */
            rtb_Switch5_jg = SR1B_BLUEN_ac_DW.VeSR1N_b_CCMFailSts;
        }

        /* End of Switch: '<S1429>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_CCMFailSts' incorporates:
         *  DataTypeConversion: '<S1420>/Data Type Conversion'
         *  Switch: '<S1429>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_CCMFailSts_Value(((sint32)rtb_Switch5_jg) != 0);

        /* Logic: '<S1428>/Logical Operator' incorporates:
         *  DataStoreRead: '<S1420>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_CRC_Failg'
         *  DataStoreRead: '<S1420>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_E2E_Faild'
         *  Logic: '<S1422>/Logical Operator'
         *  Logic: '<S1423>/Logical Operator'
         *  Logic: '<S1424>/Logical Operator'
         *  Logic: '<S1425>/Logical Operator'
         *  Logic: '<S1426>/Logical Operator'
         *  Logic: '<S1427>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3_CR) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3_E2));

        /* Switch: '<S1428>/Switch5' incorporates:
         *  DataStoreRead: '<S1420>/VeSR1N_b_AWDSysStat_SNA_Faild'
         *  Logic: '<S1428>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_AWDSysStat_SNA_Faild))
        {
            /* Switch: '<S1428>/Switch5' incorporates:
             *  UnitDelay: '<S1428>/Unit Delay'
             */
            rtb_Switch5_dfi = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oaa;
        }
        else
        {
            /* Switch: '<S1428>/Switch5' incorporates:
             *  DataStoreRead: '<S1420>/VeSR1N_y_AWDSysStat'
             */
            rtb_Switch5_dfi = SR1B_BLUEN_ac_DW.VeSR1N_y_AWDSysStat;
        }

        /* End of Switch: '<S1428>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_AWDSysStat' incorporates:
         *  DataTypeConversion: '<S1420>/Data Type Conversion1'
         *  Switch: '<S1428>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_AWDSysStat_Value(rtb_Switch5_dfi);

        /* Switch: '<S1430>/Switch5' incorporates:
         *  DataStoreRead: '<S1420>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_CRC_Failg'
         *  DataStoreRead: '<S1420>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_E2E_Faild'
         *  Logic: '<S1430>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3_CR) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3_E2))
        {
            /* Switch: '<S1430>/Switch5' incorporates:
             *  UnitDelay: '<S1430>/Unit Delay'
             */
            rtb_Switch5_hug = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kj;
        }
        else
        {
            /* Switch: '<S1430>/Switch5' incorporates:
             *  DataStoreRead: '<S1420>/DataStore_VeSR1N_b_DrvLnMinTrqMd'
             */
            rtb_Switch5_hug = SR1B_BLUEN_ac_DW.VeSR1N_b_DrvLnMinTrqMd;
        }

        /* End of Switch: '<S1430>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_DrvLnMinTrqMd' incorporates:
         *  DataTypeConversion: '<S1420>/Data Type Conversion2'
         *  Switch: '<S1430>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_DrvLnMinTrqMd_Value(((sint32)rtb_Switch5_hug)
            != 0);

        /* Switch: '<S1431>/Switch5' incorporates:
         *  DataStoreRead: '<S1420>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_CRC_Failg'
         *  DataStoreRead: '<S1420>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_E2E_Faild'
         *  Logic: '<S1431>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3_CR) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3_E2))
        {
            /* Switch: '<S1431>/Switch5' incorporates:
             *  UnitDelay: '<S1431>/Unit Delay'
             */
            rtb_Switch5_bjg = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_h5;
        }
        else
        {
            /* Switch: '<S1431>/Switch5' incorporates:
             *  DataStoreRead: '<S1420>/DataStore_VeSR1N_M_DrvLnTrqRq_Axle'
             */
            rtb_Switch5_bjg = SR1B_BLUEN_ac_DW.VeSR1N_M_DrvLnTrqRq_Axle;
        }

        /* End of Switch: '<S1431>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_DrvLnTrqRq_Axle' incorporates:
         *  DataTypeConversion: '<S1420>/Data Type Conversion3'
         */
        (void)Rte_Write_VeSR1B_M_DrvLnTrqRq_Axle_Value((float32)rtb_Switch5_bjg);

        /* Switch: '<S1422>/Switch5' incorporates:
         *  DataStoreRead: '<S1420>/VeSR1N_b_Ft_RrCouplingTrq_Actual_SNA_Faild'
         *  Logic: '<S1422>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_Ft_RrCouplingTrq_Actua))
        {
            /* Switch: '<S1422>/Switch5' incorporates:
             *  UnitDelay: '<S1422>/Unit Delay'
             */
            rtb_Switch5_lm = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_out;
        }
        else
        {
            /* Switch: '<S1422>/Switch5' incorporates:
             *  DataStoreRead: '<S1420>/DataStore_VeSR1N_M_Ft_RrCouplTrq_Act_FD3'
             */
            rtb_Switch5_lm = SR1B_BLUEN_ac_DW.VeSR1N_M_Ft_RrCouplTrq_Act_FD3;
        }

        /* End of Switch: '<S1422>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_Ft_RrCouplTrq_Act_FD3' incorporates:
         *  DataTypeConversion: '<S1420>/Data Type Conversion4'
         *  Switch: '<S1422>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_Ft_RrCouplTrq_Act_FD3_Value(((float32)
            rtb_Switch5_lm) * 12.0F);

        /* Switch: '<S1423>/Switch5' incorporates:
         *  DataStoreRead: '<S1420>/VeSR1N_b_Ft_RrCouplingTrq_Desired_SNA_Faild'
         *  Logic: '<S1423>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_Ft_RrCouplingTrq_Desir))
        {
            /* Switch: '<S1423>/Switch5' incorporates:
             *  UnitDelay: '<S1423>/Unit Delay'
             */
            rtb_Switch5_mck = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bnt;
        }
        else
        {
            /* Switch: '<S1423>/Switch5' incorporates:
             *  DataStoreRead: '<S1420>/DataStore_VeSR1N_M_Ft_RrCouplTrqDes_FD3'
             */
            rtb_Switch5_mck = SR1B_BLUEN_ac_DW.VeSR1N_M_Ft_RrCouplTrqDes_FD3;
        }

        /* End of Switch: '<S1423>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_Ft_RrCouplTrqDes_FD3' incorporates:
         *  DataTypeConversion: '<S1420>/Data Type Conversion5'
         *  Switch: '<S1423>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_Ft_RrCouplTrqDes_FD3_Value(((float32)
            rtb_Switch5_mck) * 12.0F);

        /* Switch: '<S1424>/Switch5' incorporates:
         *  DataStoreRead: '<S1420>/VeSR1N_b_PTU_State_SNA_Faild'
         *  Logic: '<S1424>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PTU_State_SNA_Faild))
        {
            /* Switch: '<S1424>/Switch5' incorporates:
             *  UnitDelay: '<S1424>/Unit Delay'
             */
            rtb_Switch5_ox = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hrw;
        }
        else
        {
            /* Switch: '<S1424>/Switch5' incorporates:
             *  DataStoreRead: '<S1420>/DataStore_VeSR1N_y_PTU_State'
             */
            rtb_Switch5_ox = SR1B_BLUEN_ac_DW.VeSR1N_y_PTU_State;
        }

        /* End of Switch: '<S1424>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PTU_State' incorporates:
         *  DataTypeConversion: '<S1420>/Data Type Conversion6'
         *  Switch: '<S1424>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PTU_State_Value(rtb_Switch5_ox);

        /* Switch: '<S1425>/Switch5' incorporates:
         *  DataStoreRead: '<S1420>/VeSR1N_b_RDU_State_SNA_Faild'
         *  Logic: '<S1425>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_RDU_State_SNA_Faild))
        {
            /* Switch: '<S1425>/Switch5' incorporates:
             *  UnitDelay: '<S1425>/Unit Delay'
             */
            rtb_Switch5_bg = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kdr;
        }
        else
        {
            /* Switch: '<S1425>/Switch5' incorporates:
             *  DataStoreRead: '<S1420>/DataStore_VeSR1N_y_RDU_State'
             */
            rtb_Switch5_bg = SR1B_BLUEN_ac_DW.VeSR1N_y_RDU_State;
        }

        /* End of Switch: '<S1425>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_RDU_State' incorporates:
         *  DataTypeConversion: '<S1420>/Data Type Conversion7'
         *  Switch: '<S1425>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_RDU_State_Value(rtb_Switch5_bg);

        /* Switch: '<S1426>/Switch5' incorporates:
         *  DataStoreRead: '<S1420>/VeSR1N_b_SpeedSyncRq_SNA_Faild'
         *  Logic: '<S1426>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_SpeedSyncRq_SNA_Faild))
        {
            /* Switch: '<S1426>/Switch5' incorporates:
             *  UnitDelay: '<S1426>/Unit Delay'
             */
            rtb_Switch5_pah = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mab;
        }
        else
        {
            /* Switch: '<S1426>/Switch5' incorporates:
             *  DataStoreRead: '<S1420>/DataStore_VeSR1N_y_SpeedSyncRq'
             */
            rtb_Switch5_pah = SR1B_BLUEN_ac_DW.VeSR1N_y_SpeedSyncRq;
        }

        /* End of Switch: '<S1426>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_SpeedSyncRq' incorporates:
         *  DataTypeConversion: '<S1420>/Data Type Conversion8'
         *  Switch: '<S1426>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_SpeedSyncRq_Value(rtb_Switch5_pah);

        /* Switch: '<S1427>/Switch5' incorporates:
         *  DataStoreRead: '<S1420>/VeSR1N_b_TCASE_TargetRangeState_SNA_Faild'
         *  Logic: '<S1427>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_TCASE_TargetRangeState))
        {
            /* Switch: '<S1427>/Switch5' incorporates:
             *  UnitDelay: '<S1427>/Unit Delay'
             */
            rtb_Switch5_gzx = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_do;
        }
        else
        {
            /* Switch: '<S1427>/Switch5' incorporates:
             *  DataStoreRead: '<S1420>/DataStore_VeSR1N_y_TCASE_TargetRangeState'
             */
            rtb_Switch5_gzx = SR1B_BLUEN_ac_DW.VeSR1N_y_TCASE_TargetRangeState;
        }

        /* End of Switch: '<S1427>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_TCASE_TargetRangeState' incorporates:
         *  DataTypeConversion: '<S1420>/Data Type Conversion9'
         *  Switch: '<S1427>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_TCASE_TargetRangeState_Value(rtb_Switch5_gzx);

        /* Outport: '<Root>/VeSR1B_y_Ft_RrCouplTrq_Act_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1420>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_CRC_Faild'
         *  DataStoreRead: '<S1420>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_E2E_Faild'
         *  DataStoreRead: '<S1420>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_MC_Faild'
         *  DataStoreRead: '<S1420>/VeSR1N_b_Ft_RrCouplingTrq_Actual_SNA_Faild'
         *  Product: '<S1422>/Product'
         *  Product: '<S1422>/Product1'
         *  Product: '<S1422>/Product2'
         *  Product: '<S1422>/Product3'
         *  Product: '<S1422>/Product4'
         *  Sum: '<S1422>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Ft_RrCouplTrq_Act_FD3_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3__o ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3_MC ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_Ft_RrCouplingTrq_Actua
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3_E2 ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_Ft_RrCouplTrqDes_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1420>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_CRC_Faild'
         *  DataStoreRead: '<S1420>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_E2E_Faild'
         *  DataStoreRead: '<S1420>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_MC_Faild'
         *  DataStoreRead: '<S1420>/VeSR1N_b_Ft_RrCouplingTrq_Desired_SNA_Faild'
         *  Product: '<S1423>/Product'
         *  Product: '<S1423>/Product1'
         *  Product: '<S1423>/Product2'
         *  Product: '<S1423>/Product3'
         *  Product: '<S1423>/Product4'
         *  Sum: '<S1423>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Ft_RrCouplTrqDes_FD3_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3__o ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3_MC ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_Ft_RrCouplingTrq_Desir
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3_E2 ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PTU_State_SigSts' incorporates:
         *  DataStoreRead: '<S1420>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_CRC_Faild'
         *  DataStoreRead: '<S1420>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_E2E_Faild'
         *  DataStoreRead: '<S1420>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_MC_Faild'
         *  DataStoreRead: '<S1420>/VeSR1N_b_PTU_State_SNA_Faild'
         *  Product: '<S1424>/Product'
         *  Product: '<S1424>/Product1'
         *  Product: '<S1424>/Product2'
         *  Product: '<S1424>/Product3'
         *  Product: '<S1424>/Product4'
         *  Sum: '<S1424>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PTU_State_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3__o ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3_MC
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PTU_State_SNA_Faild ? 1 : 0) *
                      8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3_E2 ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_RDU_State_SigSts' incorporates:
         *  DataStoreRead: '<S1420>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_CRC_Faild'
         *  DataStoreRead: '<S1420>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_E2E_Faild'
         *  DataStoreRead: '<S1420>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_MC_Faild'
         *  DataStoreRead: '<S1420>/VeSR1N_b_RDU_State_SNA_Faild'
         *  Product: '<S1425>/Product'
         *  Product: '<S1425>/Product1'
         *  Product: '<S1425>/Product2'
         *  Product: '<S1425>/Product3'
         *  Product: '<S1425>/Product4'
         *  Sum: '<S1425>/Add'
         */
        (void)Rte_Write_VeSR1B_y_RDU_State_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3__o ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3_MC
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_RDU_State_SNA_Faild ? 1 : 0) *
                      8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3_E2 ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_SpeedSyncRq_SigSts' incorporates:
         *  DataStoreRead: '<S1420>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_CRC_Faild'
         *  DataStoreRead: '<S1420>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_E2E_Faild'
         *  DataStoreRead: '<S1420>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_MC_Faild'
         *  DataStoreRead: '<S1420>/VeSR1N_b_SpeedSyncRq_SNA_Faild'
         *  Product: '<S1426>/Product'
         *  Product: '<S1426>/Product1'
         *  Product: '<S1426>/Product2'
         *  Product: '<S1426>/Product3'
         *  Product: '<S1426>/Product4'
         *  Sum: '<S1426>/Add'
         */
        (void)Rte_Write_VeSR1B_y_SpeedSyncRq_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3__o ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3_MC
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_SpeedSyncRq_SNA_Faild ? 1 : 0) *
                      8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3_E2 ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_TCASE_TargetRangeState_SigSts' incorporates:
         *  DataStoreRead: '<S1420>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_CRC_Faild'
         *  DataStoreRead: '<S1420>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_E2E_Faild'
         *  DataStoreRead: '<S1420>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_MC_Faild'
         *  DataStoreRead: '<S1420>/VeSR1N_b_TCASE_TargetRangeState_SNA_Faild'
         *  Product: '<S1427>/Product'
         *  Product: '<S1427>/Product1'
         *  Product: '<S1427>/Product2'
         *  Product: '<S1427>/Product3'
         *  Product: '<S1427>/Product4'
         *  Sum: '<S1427>/Add'
         */
        (void)Rte_Write_VeSR1B_y_TCASE_TargetRangeState_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3__o ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3_MC ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_TCASE_TargetRangeState
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3_E2 ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_AWDSysStat_SigSts' incorporates:
         *  DataStoreRead: '<S1420>/VeSR1N_b_AWDSysStat_SNA_Faild'
         *  DataStoreRead: '<S1420>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_CRC_Faild'
         *  DataStoreRead: '<S1420>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_E2E_Faild'
         *  DataStoreRead: '<S1420>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_MC_Faild'
         *  Product: '<S1428>/Product'
         *  Product: '<S1428>/Product1'
         *  Product: '<S1428>/Product2'
         *  Product: '<S1428>/Product3'
         *  Product: '<S1428>/Product4'
         *  Sum: '<S1428>/Add'
         */
        (void)Rte_Write_VeSR1B_y_AWDSysStat_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3__o ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3_MC
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_AWDSysStat_SNA_Faild ? 1 : 0) *
                      8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3_E2 ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_CCMFailSts_SigSts' incorporates:
         *  DataStoreRead: '<S1420>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_CRC_Faild'
         *  DataStoreRead: '<S1420>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_E2E_Faild'
         *  DataStoreRead: '<S1420>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_MC_Faild'
         *  Product: '<S1429>/Product'
         *  Product: '<S1429>/Product1'
         *  Product: '<S1429>/Product2'
         *  Product: '<S1429>/Product4'
         *  Sum: '<S1429>/Add'
         */
        (void)Rte_Write_VeSR1B_y_CCMFailSts_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3__o ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3_MC
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3_E2 ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_DrvLnMinTrqMd_SigSts' incorporates:
         *  DataStoreRead: '<S1420>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_CRC_Faild'
         *  DataStoreRead: '<S1420>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_E2E_Faild'
         *  DataStoreRead: '<S1420>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_MC_Faild'
         *  Product: '<S1430>/Product'
         *  Product: '<S1430>/Product1'
         *  Product: '<S1430>/Product2'
         *  Product: '<S1430>/Product4'
         *  Sum: '<S1430>/Add'
         */
        (void)Rte_Write_VeSR1B_y_DrvLnMinTrqMd_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3__o ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3_MC
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3_E2 ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_DrvLnTrqRq_Axle_SigSts' incorporates:
         *  DataStoreRead: '<S1420>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_CRC_Faild'
         *  DataStoreRead: '<S1420>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_E2E_Faild'
         *  DataStoreRead: '<S1420>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_MC_Faild'
         *  Product: '<S1431>/Product'
         *  Product: '<S1431>/Product1'
         *  Product: '<S1431>/Product2'
         *  Product: '<S1431>/Product4'
         *  Sum: '<S1431>/Add'
         */
        (void)Rte_Write_VeSR1B_y_DrvLnTrqRq_Axle_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3__o ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3_MC
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3_E2 ? 1 : 0)
                      * 16)))));

        /* Update for UnitDelay: '<S1429>/Unit Delay' incorporates:
         *  Switch: '<S1429>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_av1 = rtb_Switch5_jg;

        /* Update for UnitDelay: '<S1428>/Unit Delay' incorporates:
         *  Switch: '<S1428>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oaa = rtb_Switch5_dfi;

        /* Update for UnitDelay: '<S1430>/Unit Delay' incorporates:
         *  Switch: '<S1430>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kj = rtb_Switch5_hug;

        /* Update for UnitDelay: '<S1431>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_h5 = rtb_Switch5_bjg;

        /* Update for UnitDelay: '<S1422>/Unit Delay' incorporates:
         *  Switch: '<S1422>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_out = rtb_Switch5_lm;

        /* Update for UnitDelay: '<S1423>/Unit Delay' incorporates:
         *  Switch: '<S1423>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bnt = rtb_Switch5_mck;

        /* Update for UnitDelay: '<S1424>/Unit Delay' incorporates:
         *  Switch: '<S1424>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hrw = rtb_Switch5_ox;

        /* Update for UnitDelay: '<S1425>/Unit Delay' incorporates:
         *  Switch: '<S1425>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kdr = rtb_Switch5_bg;

        /* Update for UnitDelay: '<S1426>/Unit Delay' incorporates:
         *  Switch: '<S1426>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mab = rtb_Switch5_pah;

        /* Update for UnitDelay: '<S1427>/Unit Delay' incorporates:
         *  Switch: '<S1427>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_do = rtb_Switch5_gzx;
    }

    /* End of Logic: '<S1401>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S1401>/DRIVETRAIN_FD_1_FD3_Time' */

    /* Merge: '<S41>/SR1N_b_DRIVETRAIN_FD_1_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1401>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_DRIVETRAIN_FD_1_FD3_Time_VeSR1N_b_DRIVETRAIN_FD_1_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_mc);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_DRIVETRAIN_FD_1_FD3_Pkt' */
}

/* Model step function for TID44 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_DRIVETRAIN_FD_3_FD3_Time(void)
                             /* Explicit Task: TESR1B_DRIVETRAIN_FD_3_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_DRIVETRAIN_FD_3_FD;
    uint8 rtb_Switch5_d;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_DRIVETRAIN_FD_3_FD3_Pkt' incorporates:
     *  SubSystem: '<S42>/DRIVETRAIN_FD_3_FD3_Time'
     */
    /* SignalConversion generated from: '<S1434>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S42>/SR1N_b_DRIVETRAIN_FD_3_FD3_NewEvent_merge'
     */
    rtb_VeSR1N_b_DRIVETRAIN_FD_3_FD =
        Rte_IrvRead_SR1B_DRIVETRAIN_FD_3_FD3_Time_VeSR1N_b_DRIVETRAIN_FD_3_FD3_NewEvent_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S1434>/DRIVETRAIN_FD_3_FD3_Time' incorporates:
     *  EnablePort: '<S1453>/Enable'
     */
    /* Logic: '<S1434>/Logical Operator1' incorporates:
     *  Constant: '<S1454>/Calib'
     */
    if (rtb_VeSR1N_b_DRIVETRAIN_FD_3_FD && (KeSR1B_b_DRIVETRAIN_FD_3_FD3_Enbl))
    {
        /* Gain: '<S1453>/Gain2' incorporates:
         *  Constant: '<S1453>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_eeq = false;

        /* Switch: '<S1455>/Switch5' incorporates:
         *  DataStoreRead: '<S1453>/VeSR1N_b_DRIVETRAIN_FD_3_FD3_CRC_Failg'
         *  DataStoreRead: '<S1453>/VeSR1N_b_DRIVETRAIN_FD_3_FD3_E2E_Faild'
         *  DataStoreRead: '<S1453>/VeSR1N_b_TCASERANGESTATUS_SNA_Faild'
         *  Logic: '<S1455>/Logical Operator'
         */
        if (((SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_3_FD3_CR) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_3_FD3_E2)) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_TCASERANGESTATUS_SNA_F))
        {
            /* Switch: '<S1455>/Switch5' incorporates:
             *  UnitDelay: '<S1455>/Unit Delay'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ae;
        }
        else
        {
            /* Switch: '<S1455>/Switch5' incorporates:
             *  DataStoreRead: '<S1453>/VeSR1N_y_TCASERANGESTATUS'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.VeSR1N_y_TCASERANGESTATUS;
        }

        /* End of Switch: '<S1455>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_TCASERANGESTATUS' incorporates:
         *  DataTypeConversion: '<S1453>/Data Type Conversion1'
         *  Switch: '<S1455>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_TCASERANGESTATUS_Value(rtb_Switch5_d);

        /* Outport: '<Root>/VeSR1B_y_TCASERANGESTATUS_SigSts' incorporates:
         *  DataStoreRead: '<S1453>/VeSR1N_b_DRIVETRAIN_FD_3_FD3_CRC_Faild'
         *  DataStoreRead: '<S1453>/VeSR1N_b_DRIVETRAIN_FD_3_FD3_E2E_Faild'
         *  DataStoreRead: '<S1453>/VeSR1N_b_DRIVETRAIN_FD_3_FD3_MC_Faild'
         *  DataStoreRead: '<S1453>/VeSR1N_b_TCASERANGESTATUS_SNA_Faild'
         *  Merge: '<S42>/SR1N_b_DRIVETRAIN_FD_3_FD3_MM_Faild_merge'
         *  Product: '<S1455>/Product'
         *  Product: '<S1455>/Product1'
         *  Product: '<S1455>/Product2'
         *  Product: '<S1455>/Product3'
         *  Product: '<S1455>/Product4'
         *  SignalConversion generated from: '<S1434>/VeSR1N_b_MsgName_MM_Faild_read'
         *  Sum: '<S1455>/Add'
         */
        (void)Rte_Write_VeSR1B_y_TCASERANGESTATUS_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_3_FD3__a ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_3_FD3_MC ? 1 : 0) * 2))))
               + ((uint32)((sint32)
                           ((Rte_IrvRead_SR1B_DRIVETRAIN_FD_3_FD3_Time_VeSR1N_b_DRIVETRAIN_FD_3_FD3_MM_Faild_write_IRV
                             () ? 1 : 0) * 4)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_TCASERANGESTATUS_SNA_F ? 1 : 0) * 8))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_3_FD3_E2 ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S1455>/Unit Delay' incorporates:
         *  Switch: '<S1455>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ae = rtb_Switch5_d;
    }

    /* End of Logic: '<S1434>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S1434>/DRIVETRAIN_FD_3_FD3_Time' */

    /* Merge: '<S42>/SR1N_b_DRIVETRAIN_FD_3_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1434>/VeSR1N_b_DRIVETRAIN_FD_3_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_DRIVETRAIN_FD_3_FD3_Time_VeSR1N_b_DRIVETRAIN_FD_3_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_eeq);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_DRIVETRAIN_FD_3_FD3_Pkt' */
}

/* Model step function for TID45 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_ENGINE_FD_1_FD5_Time(void)
                                 /* Explicit Task: TESR1B_ENGINE_FD_1_FD5_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_ENGINE_FD_1_FD5_Ne;
    uint8 rtb_Switch5_h;
    uint8 rtb_Switch5_ie;
    boolean rtb_TmpSignalConversionAtVeSR_f;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_ENGINE_FD_1_FD5_Pkt' incorporates:
     *  SubSystem: '<S43>/ENGINE_FD_1_FD5_Time'
     */
    /* SignalConversion generated from: '<S1458>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S43>/SR1N_b_ENGINE_FD_1_FD5_NewEvent_merge'
     */
    rtb_VeSR1N_b_ENGINE_FD_1_FD5_Ne =
        Rte_IrvRead_SR1B_ENGINE_FD_1_FD5_Time_VeSR1N_b_ENGINE_FD_1_FD5_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S1458>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S43>/SR1N_b_ENGINE_FD_1_FD5_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_f =
        Rte_IrvRead_SR1B_ENGINE_FD_1_FD5_Time_VeSR1N_b_ENGINE_FD_1_FD5_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S1458>/ENGINE_FD_1_FD5_Time' incorporates:
     *  EnablePort: '<S1477>/Enable'
     */
    /* Logic: '<S1458>/Logical Operator1' incorporates:
     *  Constant: '<S1478>/Calib'
     */
    if (rtb_VeSR1N_b_ENGINE_FD_1_FD5_Ne && (KeSR1B_b_ENGINE_FD_1_FD5_Enbl))
    {
        /* Gain: '<S1477>/Gain2' incorporates:
         *  Constant: '<S1477>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_nm = false;

        /* Switch: '<S1480>/Switch5' incorporates:
         *  DataStoreRead: '<S1477>/VeSR1N_b_ENGINE_FD_1_FD5_CRC_Failg'
         *  DataStoreRead: '<S1477>/VeSR1N_b_ENGINE_FD_1_FD5_E2E_Faild'
         *  Logic: '<S1480>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_1_FD5_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_1_FD5_E2E_Fa))
        {
            /* Switch: '<S1480>/Switch5' incorporates:
             *  UnitDelay: '<S1480>/Unit Delay'
             */
            rtb_Switch5_ie = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cib;
        }
        else
        {
            /* Switch: '<S1480>/Switch5' incorporates:
             *  DataStoreRead: '<S1477>/DataStore_VeSR1N_b_ThermalMangmntActW_FD5'
             */
            rtb_Switch5_ie = SR1B_BLUEN_ac_DW.VeSR1N_b_ThermalMangmntActW_FD5;
        }

        /* End of Switch: '<S1480>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_ThermalMangmntActW_FD5' incorporates:
         *  DataTypeConversion: '<S1477>/Data Type Conversion'
         *  Switch: '<S1480>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_ThermalMangmntActW_FD5_Value(((sint32)
            rtb_Switch5_ie) != 0);

        /* Switch: '<S1479>/Switch5' incorporates:
         *  DataStoreRead: '<S1477>/VeSR1N_b_ENGINE_FD_1_FD5_CRC_Failg'
         *  DataStoreRead: '<S1477>/VeSR1N_b_ENGINE_FD_1_FD5_E2E_Faild'
         *  DataStoreRead: '<S1477>/VeSR1N_b_EngMaxRPM_W_SNA_Faild'
         *  Logic: '<S1479>/Logical Operator'
         */
        if (((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_1_FD5_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_1_FD5_E2E_Fa)) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_EngMaxRPM_W_SNA_Faild))
        {
            /* Switch: '<S1479>/Switch5' incorporates:
             *  UnitDelay: '<S1479>/Unit Delay'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dw5;
        }
        else
        {
            /* Switch: '<S1479>/Switch5' incorporates:
             *  DataStoreRead: '<S1477>/VeSR1N_h_EngMaxRPM_W_FD5'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.VeSR1N_h_EngMaxRPM_W_FD5;
        }

        /* End of Switch: '<S1479>/Switch5' */

        /* Outport: '<Root>/VeSR1B_h_EngMaxRPM_W_FD5' incorporates:
         *  DataTypeConversion: '<S1477>/Data Type Conversion1'
         *  Switch: '<S1479>/Switch5'
         */
        (void)Rte_Write_VeSR1B_h_EngMaxRPM_W_FD5_Value(((float32)rtb_Switch5_h) *
            50.0F);

        /* Outport: '<Root>/VeSR1B_y_EngMaxRPM_W_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S1477>/VeSR1N_b_ENGINE_FD_1_FD5_CRC_Faild'
         *  DataStoreRead: '<S1477>/VeSR1N_b_ENGINE_FD_1_FD5_E2E_Faild'
         *  DataStoreRead: '<S1477>/VeSR1N_b_ENGINE_FD_1_FD5_MC_Faild'
         *  DataStoreRead: '<S1477>/VeSR1N_b_EngMaxRPM_W_SNA_Faild'
         *  Product: '<S1479>/Product'
         *  Product: '<S1479>/Product1'
         *  Product: '<S1479>/Product2'
         *  Product: '<S1479>/Product3'
         *  Product: '<S1479>/Product4'
         *  Sum: '<S1479>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngMaxRPM_W_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_1_FD5_CRC__j ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_1_FD5_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_f ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_EngMaxRPM_W_SNA_Faild ?
                                1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_1_FD5_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_ThermalMangmntActW_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S1477>/VeSR1N_b_ENGINE_FD_1_FD5_CRC_Faild'
         *  DataStoreRead: '<S1477>/VeSR1N_b_ENGINE_FD_1_FD5_E2E_Faild'
         *  DataStoreRead: '<S1477>/VeSR1N_b_ENGINE_FD_1_FD5_MC_Faild'
         *  Product: '<S1480>/Product'
         *  Product: '<S1480>/Product1'
         *  Product: '<S1480>/Product2'
         *  Product: '<S1480>/Product4'
         *  Sum: '<S1480>/Add'
         */
        (void)Rte_Write_VeSR1B_y_ThermalMangmntActW_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_1_FD5_CRC__j ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_1_FD5_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_f ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_1_FD5_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S1480>/Unit Delay' incorporates:
         *  Switch: '<S1480>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cib = rtb_Switch5_ie;

        /* Update for UnitDelay: '<S1479>/Unit Delay' incorporates:
         *  Switch: '<S1479>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dw5 = rtb_Switch5_h;
    }

    /* End of Logic: '<S1458>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S1458>/ENGINE_FD_1_FD5_Time' */

    /* Merge: '<S43>/SR1N_b_ENGINE_FD_1_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1458>/VeSR1N_b_ENGINE_FD_1_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_FD_1_FD5_Time_VeSR1N_b_ENGINE_FD_1_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_nm);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_ENGINE_FD_1_FD5_Pkt' */
}

/* Model step function for TID46 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_ENGINE_FD_2_FD3_Time(void)
                                 /* Explicit Task: TESR1B_ENGINE_FD_2_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_ENGINE_FD_2_FD3_Ne;
    uint16 rtb_Switch5_kc3;
    uint16 rtb_Switch5_lnj;
    uint8 rtb_Switch5_a5;
    uint8 rtb_Switch5_ajl;
    uint8 rtb_Switch5_ck;
    uint8 rtb_Switch5_d;
    uint8 rtb_Switch5_e1n;
    uint8 rtb_Switch5_eh;
    uint8 rtb_Switch5_fqb;
    uint8 rtb_Switch5_fw;
    uint8 rtb_Switch5_h;
    uint8 rtb_Switch5_hed;
    uint8 rtb_Switch5_ivz;
    uint8 rtb_Switch5_lfq;
    uint8 rtb_Switch5_ot;
    boolean rtb_TmpSignalConversionAtVeSR_b;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_ENGINE_FD_2_FD3_Pkt' incorporates:
     *  SubSystem: '<S44>/ENGINE_FD_2_FD3_Time'
     */
    /* SignalConversion generated from: '<S1483>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S44>/SR1N_b_ENGINE_FD_2_FD3_NewEvent_merge'
     */
    rtb_VeSR1N_b_ENGINE_FD_2_FD3_Ne =
        Rte_IrvRead_SR1B_ENGINE_FD_2_FD3_Time_VeSR1N_b_ENGINE_FD_2_FD3_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S1483>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S44>/SR1N_b_ENGINE_FD_2_FD3_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_b =
        Rte_IrvRead_SR1B_ENGINE_FD_2_FD3_Time_VeSR1N_b_ENGINE_FD_2_FD3_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S1483>/ENGINE_FD_2_FD3_Time' incorporates:
     *  EnablePort: '<S1502>/Enable'
     */
    /* Logic: '<S1483>/Logical Operator1' incorporates:
     *  Constant: '<S1503>/Calib'
     */
    if (rtb_VeSR1N_b_ENGINE_FD_2_FD3_Ne && (KeSR1B_b_ENGINE_FD_2_FD3_Enbl))
    {
        /* Gain: '<S1502>/Gain2' incorporates:
         *  Constant: '<S1502>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_ee = false;

        /* Switch: '<S1512>/Switch5' incorporates:
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_CRC_Failg'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_E2E_Faild'
         *  Logic: '<S1512>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_E2E_Fa))
        {
            /* Switch: '<S1512>/Switch5' incorporates:
             *  UnitDelay: '<S1512>/Unit Delay'
             */
            rtb_Switch5_fw = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_n0k;
        }
        else
        {
            /* Switch: '<S1512>/Switch5' incorporates:
             *  DataStoreRead: '<S1502>/DataStore_VeSR1N_y_ECM_LHOM_Trans_W_FD3'
             */
            rtb_Switch5_fw = SR1B_BLUEN_ac_DW.VeSR1N_y_ECM_LHOM_Trans_W_FD3;
        }

        /* End of Switch: '<S1512>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_ECM_LHOM_Trans_W_FD3' incorporates:
         *  DataTypeConversion: '<S1502>/Data Type Conversion'
         *  Switch: '<S1512>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_ECM_LHOM_Trans_W_FD3_Value(rtb_Switch5_fw);

        /* Switch: '<S1511>/Switch5' incorporates:
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_CRC_Failg'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_E2E_Faild'
         *  Logic: '<S1511>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_E2E_Fa))
        {
            /* Switch: '<S1511>/Switch5' incorporates:
             *  UnitDelay: '<S1511>/Unit Delay'
             */
            rtb_Switch5_hed = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pn3;
        }
        else
        {
            /* Switch: '<S1511>/Switch5' incorporates:
             *  DataStoreRead: '<S1502>/VeSR1N_b_CompressionTest_FD3'
             */
            rtb_Switch5_hed = SR1B_BLUEN_ac_DW.VeSR1N_b_CompressionTest_FD3;
        }

        /* End of Switch: '<S1511>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_CompressionTest_FD3' incorporates:
         *  DataTypeConversion: '<S1502>/Data Type Conversion1'
         *  Switch: '<S1511>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_CompressionTest_FD3_Value(((sint32)
            rtb_Switch5_hed) != 0);

        /* Logic: '<S1508>/Logical Operator' incorporates:
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_CRC_Failg'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_E2E_Faild'
         *  Logic: '<S1504>/Logical Operator'
         *  Logic: '<S1505>/Logical Operator'
         *  Logic: '<S1506>/Logical Operator'
         *  Logic: '<S1507>/Logical Operator'
         *  Logic: '<S1509>/Logical Operator'
         *  Logic: '<S1510>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_CRC_Fa) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_E2E_Fa));

        /* Switch: '<S1508>/Switch5' incorporates:
         *  DataStoreRead: '<S1502>/VeSR1N_b_EssEngStopIsNotAllwdID_SNA_Faild'
         *  Logic: '<S1508>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_EssEngStopIsNotAllwdID))
        {
            /* Switch: '<S1508>/Switch5' incorporates:
             *  UnitDelay: '<S1508>/Unit Delay'
             */
            rtb_Switch5_eh = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kkm;
        }
        else
        {
            /* Switch: '<S1508>/Switch5' incorporates:
             *  DataStoreRead: '<S1502>/DataStore_VeSR1N_y_EssEngStopIsNotAllwdID_FD3'
             */
            rtb_Switch5_eh = SR1B_BLUEN_ac_DW.VeSR1N_y_EssEngStopIsNotAllwdID;
        }

        /* End of Switch: '<S1508>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_EssEngStopIsNotAllwdID_FD3' incorporates:
         *  DataTypeConversion: '<S1502>/Data Type Conversion10'
         *  Switch: '<S1508>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_EssEngStopIsNotAllwdID_FD3_Value(rtb_Switch5_eh);

        /* Switch: '<S1517>/Switch5' incorporates:
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_CRC_Failg'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_E2E_Faild'
         *  Logic: '<S1517>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_E2E_Fa))
        {
            /* Switch: '<S1517>/Switch5' incorporates:
             *  UnitDelay: '<S1517>/Unit Delay'
             */
            rtb_Switch5_ck = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fv;
        }
        else
        {
            /* Switch: '<S1517>/Switch5' incorporates:
             *  DataStoreRead: '<S1502>/DataStore_VeSR1N_b_EssEngStrtIsNotAllwd_FD3'
             */
            rtb_Switch5_ck = SR1B_BLUEN_ac_DW.VeSR1N_b_EssEngStrtIsNotAllwd_F;
        }

        /* End of Switch: '<S1517>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_EssEngStrtIsNotAllwd_FD3' incorporates:
         *  DataTypeConversion: '<S1502>/Data Type Conversion11'
         *  Switch: '<S1517>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_EssEngStrtIsNotAllwd_FD3_Value(((sint32)
            rtb_Switch5_ck) != 0);

        /* Switch: '<S1509>/Switch5' incorporates:
         *  DataStoreRead: '<S1502>/VeSR1N_b_EssEngStrtIsNotAllwdID_SNA_Faild'
         *  Logic: '<S1509>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_EssEngStrtIsNotAllwdID))
        {
            /* Switch: '<S1509>/Switch5' incorporates:
             *  UnitDelay: '<S1509>/Unit Delay'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mhi;
        }
        else
        {
            /* Switch: '<S1509>/Switch5' incorporates:
             *  DataStoreRead: '<S1502>/DataStore_VeSR1N_y_EssEngStrtIsNotAllwdID_FD3'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.VeSR1N_y_EssEngStrtIsNotAllwdID;
        }

        /* End of Switch: '<S1509>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_EssEngStrtIsNotAllwdID_FD3' incorporates:
         *  DataTypeConversion: '<S1502>/Data Type Conversion12'
         *  Switch: '<S1509>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_EssEngStrtIsNotAllwdID_FD3_Value(rtb_Switch5_d);

        /* Switch: '<S1510>/Switch5' incorporates:
         *  DataStoreRead: '<S1502>/VeSR1N_b_EVRDesiredSetpoint_SNA_Faild'
         *  Logic: '<S1510>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_EVRDesiredSetpoint_SNA))
        {
            /* Switch: '<S1510>/Switch5' incorporates:
             *  UnitDelay: '<S1510>/Unit Delay'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_d05;
        }
        else
        {
            /* Switch: '<S1510>/Switch5' incorporates:
             *  DataStoreRead: '<S1502>/DataStore_VeSR1N_U_EVRDesiredSetpoint'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.VeSR1N_U_EVRDesiredSetpoint;
        }

        /* End of Switch: '<S1510>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_EVRDesiredSetpoint' incorporates:
         *  DataTypeConversion: '<S1502>/Data Type Conversion13'
         *  Switch: '<S1510>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_EVRDesiredSetpoint_Value(((float32)
            rtb_Switch5_h) * 0.0625F);

        /* Switch: '<S1518>/Switch5' incorporates:
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_CRC_Failg'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_E2E_Faild'
         *  Logic: '<S1518>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_E2E_Fa))
        {
            /* Switch: '<S1518>/Switch5' incorporates:
             *  UnitDelay: '<S1518>/Unit Delay'
             */
            rtb_Switch5_e1n = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kvu;
        }
        else
        {
            /* Switch: '<S1518>/Switch5' incorporates:
             *  DataStoreRead: '<S1502>/DataStore_VeSR1N_b_LV12PwrFreeRq_W_FD3'
             */
            rtb_Switch5_e1n = SR1B_BLUEN_ac_DW.VeSR1N_b_LV12PwrFreeRq_W_FD3;
        }

        /* End of Switch: '<S1518>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_LV12PwrFreeRq_W_FD3' incorporates:
         *  DataTypeConversion: '<S1502>/Data Type Conversion14'
         *  Switch: '<S1518>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_LV12PwrFreeRq_W_FD3_Value(((sint32)
            rtb_Switch5_e1n) != 0);

        /* Switch: '<S1513>/Switch5' incorporates:
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_CRC_Failg'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_E2E_Faild'
         *  Logic: '<S1513>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_E2E_Fa))
        {
            /* Switch: '<S1513>/Switch5' incorporates:
             *  UnitDelay: '<S1513>/Unit Delay'
             */
            rtb_Switch5_a5 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hed;
        }
        else
        {
            /* Switch: '<S1513>/Switch5' incorporates:
             *  DataStoreRead: '<S1502>/DataStore_VeSR1N_b_ECM_LHOM_W_FD3'
             */
            rtb_Switch5_a5 = SR1B_BLUEN_ac_DW.VeSR1N_b_ECM_LHOM_W_FD3;
        }

        /* End of Switch: '<S1513>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_ECM_LHOM_W_FD3' incorporates:
         *  DataTypeConversion: '<S1502>/Data Type Conversion2'
         *  Switch: '<S1513>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_ECM_LHOM_W_FD3_Value(((sint32)rtb_Switch5_a5)
            != 0);

        /* Switch: '<S1514>/Switch5' incorporates:
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_CRC_Failg'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_E2E_Faild'
         *  Logic: '<S1514>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_E2E_Fa))
        {
            /* Switch: '<S1514>/Switch5' incorporates:
             *  UnitDelay: '<S1514>/Unit Delay'
             */
            rtb_Switch5_fqb = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gu;
        }
        else
        {
            /* Switch: '<S1514>/Switch5' incorporates:
             *  DataStoreRead: '<S1502>/DataStore_VeSR1N_b_Engine_Stall_Detected_FD3'
             */
            rtb_Switch5_fqb = SR1B_BLUEN_ac_DW.VeSR1N_b_Engine_Stall_Detected_;
        }

        /* End of Switch: '<S1514>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_Engine_Stall_Detected_FD3' incorporates:
         *  DataTypeConversion: '<S1502>/Data Type Conversion3'
         *  Switch: '<S1514>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_Engine_Stall_Detected_FD3_Value(((sint32)
            rtb_Switch5_fqb) != 0);

        /* Switch: '<S1504>/Switch5' incorporates:
         *  DataStoreRead: '<S1502>/VeSR1N_b_EngineIdleRefSpeed_SNA_Faild'
         *  Logic: '<S1504>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_EngineIdleRefSpeed_SNA))
        {
            /* Switch: '<S1504>/Switch5' incorporates:
             *  UnitDelay: '<S1504>/Unit Delay'
             */
            rtb_Switch5_lnj = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pkf;
        }
        else
        {
            /* Switch: '<S1504>/Switch5' incorporates:
             *  DataStoreRead: '<S1502>/DataStore_VeSR1N_d_EngineIdleRefSpeed_FD3'
             */
            rtb_Switch5_lnj = SR1B_BLUEN_ac_DW.VeSR1N_d_EngineIdleRefSpeed_FD3;
        }

        /* End of Switch: '<S1504>/Switch5' */

        /* Outport: '<Root>/VeSR1B_d_EngineIdleRefSpeed_FD3' incorporates:
         *  DataTypeConversion: '<S1502>/Data Type Conversion4'
         *  Switch: '<S1504>/Switch5'
         */
        (void)Rte_Write_VeSR1B_d_EngineIdleRefSpeed_FD3_Value((float32)
            rtb_Switch5_lnj);

        /* Switch: '<S1505>/Switch5' incorporates:
         *  DataStoreRead: '<S1502>/VeSR1N_b_EngineSpeed_W_SNA_Faild'
         *  Logic: '<S1505>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_EngineSpeed_W_SNA_Fail))
        {
            /* Switch: '<S1505>/Switch5' incorporates:
             *  UnitDelay: '<S1505>/Unit Delay'
             */
            rtb_Switch5_kc3 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jou;
        }
        else
        {
            /* Switch: '<S1505>/Switch5' incorporates:
             *  DataStoreRead: '<S1502>/DataStore_VeSR1N_d_EngineSpeed_W_FD3'
             */
            rtb_Switch5_kc3 = SR1B_BLUEN_ac_DW.VeSR1N_d_EngineSpeed_W_FD3;
        }

        /* End of Switch: '<S1505>/Switch5' */

        /* Outport: '<Root>/VeSR1B_d_EngineSpeed_W_FD3' incorporates:
         *  DataTypeConversion: '<S1502>/Data Type Conversion5'
         *  Switch: '<S1505>/Switch5'
         */
        (void)Rte_Write_VeSR1B_d_EngineSpeed_W_FD3_Value((float32)
            rtb_Switch5_kc3);

        /* Switch: '<S1515>/Switch5' incorporates:
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_CRC_Failg'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_E2E_Faild'
         *  Logic: '<S1515>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_E2E_Fa))
        {
            /* Switch: '<S1515>/Switch5' incorporates:
             *  UnitDelay: '<S1515>/Unit Delay'
             */
            rtb_Switch5_lfq = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nmg;
        }
        else
        {
            /* Switch: '<S1515>/Switch5' incorporates:
             *  DataStoreRead: '<S1502>/DataStore_VeSR1N_b_EngTrq_Enbl_Rq_TCM_W_FD3'
             */
            rtb_Switch5_lfq = SR1B_BLUEN_ac_DW.VeSR1N_b_EngTrq_Enbl_Rq_TCM_W_F;
        }

        /* End of Switch: '<S1515>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_EngTrq_Enbl_Rq_TCM_W_FD3' incorporates:
         *  DataTypeConversion: '<S1502>/Data Type Conversion6'
         *  Switch: '<S1515>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_EngTrq_Enbl_Rq_TCM_W_FD3_Value(((sint32)
            rtb_Switch5_lfq) != 0);

        /* Switch: '<S1506>/Switch5' incorporates:
         *  DataStoreRead: '<S1502>/VeSR1N_b_EssEngModReq_SNA_Faild'
         *  Logic: '<S1506>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_EssEngModReq_SNA_Faild))
        {
            /* Switch: '<S1506>/Switch5' incorporates:
             *  UnitDelay: '<S1506>/Unit Delay'
             */
            rtb_Switch5_ot = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fcc;
        }
        else
        {
            /* Switch: '<S1506>/Switch5' incorporates:
             *  DataStoreRead: '<S1502>/DataStore_VeSR1N_y_EssEngModReq_FD3'
             */
            rtb_Switch5_ot = SR1B_BLUEN_ac_DW.VeSR1N_y_EssEngModReq_FD3;
        }

        /* End of Switch: '<S1506>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_EssEngModReq_FD3' incorporates:
         *  DataTypeConversion: '<S1502>/Data Type Conversion7'
         *  Switch: '<S1506>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_EssEngModReq_FD3_Value(rtb_Switch5_ot);

        /* Switch: '<S1507>/Switch5' incorporates:
         *  DataStoreRead: '<S1502>/VeSR1N_b_EssEngSt_SNA_Faild'
         *  Logic: '<S1507>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_EssEngSt_SNA_Faild))
        {
            /* Switch: '<S1507>/Switch5' incorporates:
             *  UnitDelay: '<S1507>/Unit Delay'
             */
            rtb_Switch5_ajl = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jdl;
        }
        else
        {
            /* Switch: '<S1507>/Switch5' incorporates:
             *  DataStoreRead: '<S1502>/DataStore_VeSR1N_y_EssEngSt_FD3'
             */
            rtb_Switch5_ajl = SR1B_BLUEN_ac_DW.VeSR1N_y_EssEngSt_FD3;
        }

        /* End of Switch: '<S1507>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_EssEngSt_FD3' incorporates:
         *  DataTypeConversion: '<S1502>/Data Type Conversion8'
         *  Switch: '<S1507>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_EssEngSt_FD3_Value(rtb_Switch5_ajl);

        /* Switch: '<S1516>/Switch5' incorporates:
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_CRC_Failg'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_E2E_Faild'
         *  Logic: '<S1516>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_E2E_Fa))
        {
            /* Switch: '<S1516>/Switch5' incorporates:
             *  UnitDelay: '<S1516>/Unit Delay'
             */
            rtb_Switch5_ivz = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f1d;
        }
        else
        {
            /* Switch: '<S1516>/Switch5' incorporates:
             *  DataStoreRead: '<S1502>/DataStore_VeSR1N_b_EssEngStopIsNotAllwd_FD3'
             */
            rtb_Switch5_ivz = SR1B_BLUEN_ac_DW.VeSR1N_b_EssEngStopIsNotAllwd_F;
        }

        /* End of Switch: '<S1516>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_EssEngStopIsNotAllwd_FD3' incorporates:
         *  DataTypeConversion: '<S1502>/Data Type Conversion9'
         *  Switch: '<S1516>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_EssEngStopIsNotAllwd_FD3_Value(((sint32)
            rtb_Switch5_ivz) != 0);

        /* Outport: '<Root>/VeSR1B_y_EngineIdleRefSpeed_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_MC_Faild'
         *  DataStoreRead: '<S1502>/VeSR1N_b_EngineIdleRefSpeed_SNA_Faild'
         *  Product: '<S1504>/Product'
         *  Product: '<S1504>/Product1'
         *  Product: '<S1504>/Product2'
         *  Product: '<S1504>/Product3'
         *  Product: '<S1504>/Product4'
         *  Sum: '<S1504>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngineIdleRefSpeed_FD3_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_CRC__g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_EngineIdleRefSpeed_SNA
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EngineSpeed_W_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_MC_Faild'
         *  DataStoreRead: '<S1502>/VeSR1N_b_EngineSpeed_W_SNA_Faild'
         *  Product: '<S1505>/Product'
         *  Product: '<S1505>/Product1'
         *  Product: '<S1505>/Product2'
         *  Product: '<S1505>/Product3'
         *  Product: '<S1505>/Product4'
         *  Sum: '<S1505>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngineSpeed_W_FD3_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_CRC__g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_EngineSpeed_W_SNA_Fail
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EssEngModReq_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_MC_Faild'
         *  DataStoreRead: '<S1502>/VeSR1N_b_EssEngModReq_SNA_Faild'
         *  Product: '<S1506>/Product'
         *  Product: '<S1506>/Product1'
         *  Product: '<S1506>/Product2'
         *  Product: '<S1506>/Product3'
         *  Product: '<S1506>/Product4'
         *  Sum: '<S1506>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EssEngModReq_FD3_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_CRC__g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_EssEngModReq_SNA_Faild
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EssEngSt_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_MC_Faild'
         *  DataStoreRead: '<S1502>/VeSR1N_b_EssEngSt_SNA_Faild'
         *  Product: '<S1507>/Product'
         *  Product: '<S1507>/Product1'
         *  Product: '<S1507>/Product2'
         *  Product: '<S1507>/Product3'
         *  Product: '<S1507>/Product4'
         *  Sum: '<S1507>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EssEngSt_FD3_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_CRC__g ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_MC_Fai
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_EssEngSt_SNA_Faild ? 1 : 0) * 8))))
            + ((uint32)((sint32)
                        ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_E2E_Fa ? 1 :
                          0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EssEngStopIsNotAllwdID_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_MC_Faild'
         *  DataStoreRead: '<S1502>/VeSR1N_b_EssEngStopIsNotAllwdID_SNA_Faild'
         *  Product: '<S1508>/Product'
         *  Product: '<S1508>/Product1'
         *  Product: '<S1508>/Product2'
         *  Product: '<S1508>/Product3'
         *  Product: '<S1508>/Product4'
         *  Sum: '<S1508>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EssEngStopIsNotAllwdID_FD3_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_CRC__g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_EssEngStopIsNotAllwdID
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EssEngStrtIsNotAllwdID_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_MC_Faild'
         *  DataStoreRead: '<S1502>/VeSR1N_b_EssEngStrtIsNotAllwdID_SNA_Faild'
         *  Product: '<S1509>/Product'
         *  Product: '<S1509>/Product1'
         *  Product: '<S1509>/Product2'
         *  Product: '<S1509>/Product3'
         *  Product: '<S1509>/Product4'
         *  Sum: '<S1509>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EssEngStrtIsNotAllwdID_FD3_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_CRC__g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_EssEngStrtIsNotAllwdID
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EVRDesiredSetpoint_SigSts' incorporates:
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_MC_Faild'
         *  DataStoreRead: '<S1502>/VeSR1N_b_EVRDesiredSetpoint_SNA_Faild'
         *  Product: '<S1510>/Product'
         *  Product: '<S1510>/Product1'
         *  Product: '<S1510>/Product2'
         *  Product: '<S1510>/Product3'
         *  Product: '<S1510>/Product4'
         *  Sum: '<S1510>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EVRDesiredSetpoint_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_CRC__g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_EVRDesiredSetpoint_SNA
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_CompressionTest_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_MC_Faild'
         *  Product: '<S1511>/Product'
         *  Product: '<S1511>/Product1'
         *  Product: '<S1511>/Product2'
         *  Product: '<S1511>/Product4'
         *  Sum: '<S1511>/Add'
         */
        (void)Rte_Write_VeSR1B_y_CompressionTest_FD3_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_CRC__g ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_ECM_LHOM_Trans_W_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_MC_Faild'
         *  Product: '<S1512>/Product'
         *  Product: '<S1512>/Product1'
         *  Product: '<S1512>/Product2'
         *  Product: '<S1512>/Product4'
         *  Sum: '<S1512>/Add'
         */
        (void)Rte_Write_VeSR1B_y_ECM_LHOM_Trans_W_FD3_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_CRC__g ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_ECM_LHOM_W_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_MC_Faild'
         *  Product: '<S1513>/Product'
         *  Product: '<S1513>/Product1'
         *  Product: '<S1513>/Product2'
         *  Product: '<S1513>/Product4'
         *  Sum: '<S1513>/Add'
         */
        (void)Rte_Write_VeSR1B_y_ECM_LHOM_W_FD3_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_CRC__g ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_MC_Fai
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_E2E_Fa ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_Engine_Stall_Detected_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_MC_Faild'
         *  Product: '<S1514>/Product'
         *  Product: '<S1514>/Product1'
         *  Product: '<S1514>/Product2'
         *  Product: '<S1514>/Product4'
         *  Sum: '<S1514>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Engine_Stall_Detected_FD3_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_CRC__g ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EngTrq_Enbl_Rq_TCM_W_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_MC_Faild'
         *  Product: '<S1515>/Product'
         *  Product: '<S1515>/Product1'
         *  Product: '<S1515>/Product2'
         *  Product: '<S1515>/Product4'
         *  Sum: '<S1515>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngTrq_Enbl_Rq_TCM_W_FD3_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_CRC__g ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EssEngStopIsNotAllwd_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_MC_Faild'
         *  Product: '<S1516>/Product'
         *  Product: '<S1516>/Product1'
         *  Product: '<S1516>/Product2'
         *  Product: '<S1516>/Product4'
         *  Sum: '<S1516>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EssEngStopIsNotAllwd_FD3_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_CRC__g ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EssEngStrtIsNotAllwd_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_MC_Faild'
         *  Product: '<S1517>/Product'
         *  Product: '<S1517>/Product1'
         *  Product: '<S1517>/Product2'
         *  Product: '<S1517>/Product4'
         *  Sum: '<S1517>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EssEngStrtIsNotAllwd_FD3_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_CRC__g ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_LV12PwrFreeRq_W_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1502>/VeSR1N_b_ENGINE_FD_2_FD3_MC_Faild'
         *  Product: '<S1518>/Product'
         *  Product: '<S1518>/Product1'
         *  Product: '<S1518>/Product2'
         *  Product: '<S1518>/Product4'
         *  Sum: '<S1518>/Add'
         */
        (void)Rte_Write_VeSR1B_y_LV12PwrFreeRq_W_FD3_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_CRC__g ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S1512>/Unit Delay' incorporates:
         *  Switch: '<S1512>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_n0k = rtb_Switch5_fw;

        /* Update for UnitDelay: '<S1511>/Unit Delay' incorporates:
         *  Switch: '<S1511>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pn3 = rtb_Switch5_hed;

        /* Update for UnitDelay: '<S1508>/Unit Delay' incorporates:
         *  Switch: '<S1508>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kkm = rtb_Switch5_eh;

        /* Update for UnitDelay: '<S1517>/Unit Delay' incorporates:
         *  Switch: '<S1517>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fv = rtb_Switch5_ck;

        /* Update for UnitDelay: '<S1509>/Unit Delay' incorporates:
         *  Switch: '<S1509>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mhi = rtb_Switch5_d;

        /* Update for UnitDelay: '<S1510>/Unit Delay' incorporates:
         *  Switch: '<S1510>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_d05 = rtb_Switch5_h;

        /* Update for UnitDelay: '<S1518>/Unit Delay' incorporates:
         *  Switch: '<S1518>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kvu = rtb_Switch5_e1n;

        /* Update for UnitDelay: '<S1513>/Unit Delay' incorporates:
         *  Switch: '<S1513>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hed = rtb_Switch5_a5;

        /* Update for UnitDelay: '<S1514>/Unit Delay' incorporates:
         *  Switch: '<S1514>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gu = rtb_Switch5_fqb;

        /* Update for UnitDelay: '<S1504>/Unit Delay' incorporates:
         *  Switch: '<S1504>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pkf = rtb_Switch5_lnj;

        /* Update for UnitDelay: '<S1505>/Unit Delay' incorporates:
         *  Switch: '<S1505>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jou = rtb_Switch5_kc3;

        /* Update for UnitDelay: '<S1515>/Unit Delay' incorporates:
         *  Switch: '<S1515>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nmg = rtb_Switch5_lfq;

        /* Update for UnitDelay: '<S1506>/Unit Delay' incorporates:
         *  Switch: '<S1506>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fcc = rtb_Switch5_ot;

        /* Update for UnitDelay: '<S1507>/Unit Delay' incorporates:
         *  Switch: '<S1507>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jdl = rtb_Switch5_ajl;

        /* Update for UnitDelay: '<S1516>/Unit Delay' incorporates:
         *  Switch: '<S1516>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f1d = rtb_Switch5_ivz;
    }

    /* End of Logic: '<S1483>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S1483>/ENGINE_FD_2_FD3_Time' */

    /* Merge: '<S44>/SR1N_b_ENGINE_FD_2_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1483>/VeSR1N_b_ENGINE_FD_2_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_FD_2_FD3_Time_VeSR1N_b_ENGINE_FD_2_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_ee);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_ENGINE_FD_2_FD3_Pkt' */
}

/* Model step function for TID47 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_ENGINE_FD_2_FD5_Time(void)
                                 /* Explicit Task: TESR1B_ENGINE_FD_2_FD5_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_ENGINE_FD_2_FD5_Ne;
    uint16 rtb_Switch5_jwi;
    uint16 rtb_Switch5_lw;
    uint16 rtb_Switch5_njq;
    uint8 rtb_Switch5_a4d;
    uint8 rtb_Switch5_by;
    uint8 rtb_Switch5_c2;
    uint8 rtb_Switch5_cur;
    uint8 rtb_Switch5_d;
    uint8 rtb_Switch5_d1;
    uint8 rtb_Switch5_g1;
    uint8 rtb_Switch5_ggs;
    uint8 rtb_Switch5_hv;
    uint8 rtb_Switch5_i5;
    uint8 rtb_Switch5_ljr;
    uint8 rtb_Switch5_ly;
    uint8 rtb_Switch5_m0;
    boolean rtb_TmpSignalConversionAtVeSR_c;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_ENGINE_FD_2_FD5_Pkt' incorporates:
     *  SubSystem: '<S45>/ENGINE_FD_2_FD5_Time'
     */
    /* SignalConversion generated from: '<S1521>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S45>/SR1N_b_ENGINE_FD_2_FD5_NewEvent_merge'
     */
    rtb_VeSR1N_b_ENGINE_FD_2_FD5_Ne =
        Rte_IrvRead_SR1B_ENGINE_FD_2_FD5_Time_VeSR1N_b_ENGINE_FD_2_FD5_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S1521>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S45>/SR1N_b_ENGINE_FD_2_FD5_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_c =
        Rte_IrvRead_SR1B_ENGINE_FD_2_FD5_Time_VeSR1N_b_ENGINE_FD_2_FD5_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S1521>/ENGINE_FD_2_FD5_Time' incorporates:
     *  EnablePort: '<S1540>/Enable'
     */
    /* Logic: '<S1521>/Logical Operator1' incorporates:
     *  Constant: '<S1541>/Calib'
     */
    if (rtb_VeSR1N_b_ENGINE_FD_2_FD5_Ne && (KeSR1B_b_ENGINE_FD_2_FD5_Enbl))
    {
        /* Gain: '<S1540>/Gain2' incorporates:
         *  Constant: '<S1540>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_pp = false;

        /* Switch: '<S1551>/Switch5' incorporates:
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_CRC_Failg'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_E2E_Faild'
         *  Logic: '<S1551>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_E2E_Fa))
        {
            /* Switch: '<S1551>/Switch5' incorporates:
             *  UnitDelay: '<S1551>/Unit Delay'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_e3s;
        }
        else
        {
            /* Switch: '<S1551>/Switch5' incorporates:
             *  DataStoreRead: '<S1540>/DataStore_VeSR1N_y_ECM_LHOM_Trans_W_FD5'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.VeSR1N_y_ECM_LHOM_Trans_W_FD5;
        }

        /* End of Switch: '<S1551>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_ECM_LHOM_Trans_W_FD5' incorporates:
         *  DataTypeConversion: '<S1540>/Data Type Conversion'
         *  Switch: '<S1551>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_ECM_LHOM_Trans_W_FD5_Value(rtb_Switch5_d);

        /* Switch: '<S1550>/Switch5' incorporates:
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_CRC_Failg'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_E2E_Faild'
         *  Logic: '<S1550>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_E2E_Fa))
        {
            /* Switch: '<S1550>/Switch5' incorporates:
             *  UnitDelay: '<S1550>/Unit Delay'
             */
            rtb_Switch5_g1 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lp0;
        }
        else
        {
            /* Switch: '<S1550>/Switch5' incorporates:
             *  DataStoreRead: '<S1540>/VeSR1N_b_CompressionTest'
             */
            rtb_Switch5_g1 = SR1B_BLUEN_ac_DW.VeSR1N_b_CompressionTest;
        }

        /* End of Switch: '<S1550>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_CompressionTest' incorporates:
         *  DataTypeConversion: '<S1540>/Data Type Conversion1'
         *  Switch: '<S1550>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_CompressionTest_Value(((sint32)rtb_Switch5_g1)
            != 0);

        /* Logic: '<S1547>/Logical Operator' incorporates:
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_CRC_Failg'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_E2E_Faild'
         *  Logic: '<S1542>/Logical Operator'
         *  Logic: '<S1543>/Logical Operator'
         *  Logic: '<S1544>/Logical Operator'
         *  Logic: '<S1545>/Logical Operator'
         *  Logic: '<S1546>/Logical Operator'
         *  Logic: '<S1548>/Logical Operator'
         *  Logic: '<S1549>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_CRC_Fa) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_E2E_Fa));

        /* Switch: '<S1547>/Switch5' incorporates:
         *  DataStoreRead: '<S1540>/VeSR1N_b_EssEngSt_SNA_Faild'
         *  Logic: '<S1547>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_EssEngSt_SNA_Faild_a))
        {
            /* Switch: '<S1547>/Switch5' incorporates:
             *  UnitDelay: '<S1547>/Unit Delay'
             */
            rtb_Switch5_d1 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ghz;
        }
        else
        {
            /* Switch: '<S1547>/Switch5' incorporates:
             *  DataStoreRead: '<S1540>/DataStore_VeSR1N_y_EssEngSt_FD5'
             */
            rtb_Switch5_d1 = SR1B_BLUEN_ac_DW.VeSR1N_y_EssEngSt_FD5;
        }

        /* End of Switch: '<S1547>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_EssEngSt_FD5' incorporates:
         *  DataTypeConversion: '<S1540>/Data Type Conversion10'
         *  Switch: '<S1547>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_EssEngSt_FD5_Value(rtb_Switch5_d1);

        /* Switch: '<S1555>/Switch5' incorporates:
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_CRC_Failg'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_E2E_Faild'
         *  Logic: '<S1555>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_E2E_Fa))
        {
            /* Switch: '<S1555>/Switch5' incorporates:
             *  UnitDelay: '<S1555>/Unit Delay'
             */
            rtb_Switch5_ggs = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_m55;
        }
        else
        {
            /* Switch: '<S1555>/Switch5' incorporates:
             *  DataStoreRead: '<S1540>/DataStore_VeSR1N_b_EssEngStopIsNoAllwdFD5'
             */
            rtb_Switch5_ggs = SR1B_BLUEN_ac_DW.VeSR1N_b_EssEngStopIsNoAllwdFD5;
        }

        /* End of Switch: '<S1555>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_EssEngStopIsNoAllwdFD5' incorporates:
         *  DataTypeConversion: '<S1540>/Data Type Conversion11'
         *  Switch: '<S1555>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_EssEngStopIsNoAllwdFD5_Value(((sint32)
            rtb_Switch5_ggs) != 0);

        /* Switch: '<S1548>/Switch5' incorporates:
         *  DataStoreRead: '<S1540>/VeSR1N_b_EssEngStopIsNotAllwdID_SNA_Faild'
         *  Logic: '<S1548>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_EssEngStopIsNotAllwd_p))
        {
            /* Switch: '<S1548>/Switch5' incorporates:
             *  UnitDelay: '<S1548>/Unit Delay'
             */
            rtb_Switch5_m0 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fhb;
        }
        else
        {
            /* Switch: '<S1548>/Switch5' incorporates:
             *  DataStoreRead: '<S1540>/DataStore_VeSR1N_y_EssEngStpNotAlwdID_FD5'
             */
            rtb_Switch5_m0 = SR1B_BLUEN_ac_DW.VeSR1N_y_EssEngStpNotAlwdID_FD5;
        }

        /* End of Switch: '<S1548>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_EssEngStpNotAlwdID_FD5' incorporates:
         *  DataTypeConversion: '<S1540>/Data Type Conversion12'
         *  Switch: '<S1548>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_EssEngStpNotAlwdID_FD5_Value(rtb_Switch5_m0);

        /* Switch: '<S1556>/Switch5' incorporates:
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_CRC_Failg'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_E2E_Faild'
         *  Logic: '<S1556>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_E2E_Fa))
        {
            /* Switch: '<S1556>/Switch5' incorporates:
             *  UnitDelay: '<S1556>/Unit Delay'
             */
            rtb_Switch5_by = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nzh;
        }
        else
        {
            /* Switch: '<S1556>/Switch5' incorporates:
             *  DataStoreRead: '<S1540>/DataStore_VeSR1N_b_EssEngStrtIsNoAllwdFD5'
             */
            rtb_Switch5_by = SR1B_BLUEN_ac_DW.VeSR1N_b_EssEngStrtIsNoAllwdFD5;
        }

        /* End of Switch: '<S1556>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_EssEngStrtIsNoAllwdFD5' incorporates:
         *  DataTypeConversion: '<S1540>/Data Type Conversion13'
         *  Switch: '<S1556>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_EssEngStrtIsNoAllwdFD5_Value(((sint32)
            rtb_Switch5_by) != 0);

        /* Switch: '<S1549>/Switch5' incorporates:
         *  DataStoreRead: '<S1540>/VeSR1N_b_EssEngStrtIsNotAllwdID_SNA_Faild'
         *  Logic: '<S1549>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_EssEngStrtIsNotAllwd_p))
        {
            /* Switch: '<S1549>/Switch5' incorporates:
             *  UnitDelay: '<S1549>/Unit Delay'
             */
            rtb_Switch5_a4d = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f4l;
        }
        else
        {
            /* Switch: '<S1549>/Switch5' incorporates:
             *  DataStoreRead: '<S1540>/DataStore_VeSR1N_y_EssEngStrtNotAlwdIDFD5'
             */
            rtb_Switch5_a4d = SR1B_BLUEN_ac_DW.VeSR1N_y_EssEngStrtNotAlwdIDFD5;
        }

        /* End of Switch: '<S1549>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_EssEngStrtNotAlwdIDFD5' incorporates:
         *  DataTypeConversion: '<S1540>/Data Type Conversion14'
         *  Switch: '<S1549>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_EssEngStrtNotAlwdIDFD5_Value(rtb_Switch5_a4d);

        /* Switch: '<S1557>/Switch5' incorporates:
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_CRC_Failg'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_E2E_Faild'
         *  Logic: '<S1557>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_E2E_Fa))
        {
            /* Switch: '<S1557>/Switch5' incorporates:
             *  UnitDelay: '<S1557>/Unit Delay'
             */
            rtb_Switch5_hv = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_g5m;
        }
        else
        {
            /* Switch: '<S1557>/Switch5' incorporates:
             *  DataStoreRead: '<S1540>/DataStore_VeSR1N_b_LV12PwrFreeRq_W_FD5'
             */
            rtb_Switch5_hv = SR1B_BLUEN_ac_DW.VeSR1N_b_LV12PwrFreeRq_W_FD5;
        }

        /* End of Switch: '<S1557>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_LV12PwrFreeRq_W_FD5' incorporates:
         *  DataTypeConversion: '<S1540>/Data Type Conversion15'
         *  Switch: '<S1557>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_LV12PwrFreeRq_W_FD5_Value(((sint32)
            rtb_Switch5_hv) != 0);

        /* Switch: '<S1552>/Switch5' incorporates:
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_CRC_Failg'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_E2E_Faild'
         *  Logic: '<S1552>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_E2E_Fa))
        {
            /* Switch: '<S1552>/Switch5' incorporates:
             *  UnitDelay: '<S1552>/Unit Delay'
             */
            rtb_Switch5_ljr = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cu;
        }
        else
        {
            /* Switch: '<S1552>/Switch5' incorporates:
             *  DataStoreRead: '<S1540>/DataStore_VeSR1N_b_ECM_LHOM_W_FD5'
             */
            rtb_Switch5_ljr = SR1B_BLUEN_ac_DW.VeSR1N_b_ECM_LHOM_W_FD5;
        }

        /* End of Switch: '<S1552>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_ECM_LHOM_W_FD5' incorporates:
         *  DataTypeConversion: '<S1540>/Data Type Conversion2'
         *  Switch: '<S1552>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_ECM_LHOM_W_FD5_Value(((sint32)rtb_Switch5_ljr)
            != 0);

        /* Switch: '<S1553>/Switch5' incorporates:
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_CRC_Failg'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_E2E_Faild'
         *  Logic: '<S1553>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_E2E_Fa))
        {
            /* Switch: '<S1553>/Switch5' incorporates:
             *  UnitDelay: '<S1553>/Unit Delay'
             */
            rtb_Switch5_c2 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jmk;
        }
        else
        {
            /* Switch: '<S1553>/Switch5' incorporates:
             *  DataStoreRead: '<S1540>/DataStore_VeSR1N_b_Engine_Stall_Detected'
             */
            rtb_Switch5_c2 = SR1B_BLUEN_ac_DW.VeSR1N_b_Engine_Stall_Detected;
        }

        /* End of Switch: '<S1553>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_Engine_Stall_Detected' incorporates:
         *  DataTypeConversion: '<S1540>/Data Type Conversion3'
         *  Switch: '<S1553>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_Engine_Stall_Detected_Value(((sint32)
            rtb_Switch5_c2) != 0);

        /* Switch: '<S1542>/Switch5' incorporates:
         *  DataStoreRead: '<S1540>/VeSR1N_b_EngineFrictionTorque_W_SNA_Faild'
         *  Logic: '<S1542>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_EngineFrictionTorque_W))
        {
            /* Switch: '<S1542>/Switch5' incorporates:
             *  UnitDelay: '<S1542>/Unit Delay'
             */
            rtb_Switch5_jwi = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kq;
        }
        else
        {
            /* Switch: '<S1542>/Switch5' incorporates:
             *  DataStoreRead: '<S1540>/DataStore_VeSR1N_M_EngineFrictionTorque_W'
             */
            rtb_Switch5_jwi = SR1B_BLUEN_ac_DW.VeSR1N_M_EngineFrictionTorque_W;
        }

        /* End of Switch: '<S1542>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_EngineFrictionTorque_W' incorporates:
         *  DataTypeConversion: '<S1540>/Data Type Conversion4'
         *  Switch: '<S1542>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_EngineFrictionTorque_W_Value((float32)
            rtb_Switch5_jwi);

        /* Switch: '<S1543>/Switch5' incorporates:
         *  DataStoreRead: '<S1540>/VeSR1N_b_EngineIdleRefSpeed_SNA_Faild'
         *  Logic: '<S1543>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_EngineIdleRefSpeed_S_g))
        {
            /* Switch: '<S1543>/Switch5' incorporates:
             *  UnitDelay: '<S1543>/Unit Delay'
             */
            rtb_Switch5_njq = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_if;
        }
        else
        {
            /* Switch: '<S1543>/Switch5' incorporates:
             *  DataStoreRead: '<S1540>/DataStore_VeSR1N_d_EngineIdleRefSpeed'
             */
            rtb_Switch5_njq = SR1B_BLUEN_ac_DW.VeSR1N_d_EngineIdleRefSpeed;
        }

        /* End of Switch: '<S1543>/Switch5' */

        /* Outport: '<Root>/VeSR1B_d_EngineIdleRefSpeed' incorporates:
         *  DataTypeConversion: '<S1540>/Data Type Conversion5'
         *  Switch: '<S1543>/Switch5'
         */
        (void)Rte_Write_VeSR1B_d_EngineIdleRefSpeed_Value((float32)
            rtb_Switch5_njq);

        /* Switch: '<S1544>/Switch5' incorporates:
         *  DataStoreRead: '<S1540>/VeSR1N_b_EngineSpeed_W_SNA_Faild'
         *  Logic: '<S1544>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_EngineSpeed_W_SNA_Fa_b))
        {
            /* Switch: '<S1544>/Switch5' incorporates:
             *  UnitDelay: '<S1544>/Unit Delay'
             */
            rtb_Switch5_lw = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fd;
        }
        else
        {
            /* Switch: '<S1544>/Switch5' incorporates:
             *  DataStoreRead: '<S1540>/DataStore_VeSR1N_d_EngineSpeed_W_FD5'
             */
            rtb_Switch5_lw = SR1B_BLUEN_ac_DW.VeSR1N_d_EngineSpeed_W_FD5;
        }

        /* End of Switch: '<S1544>/Switch5' */

        /* Outport: '<Root>/VeSR1B_d_EngineSpeed_W_FD5' incorporates:
         *  DataTypeConversion: '<S1540>/Data Type Conversion6'
         *  Switch: '<S1544>/Switch5'
         */
        (void)Rte_Write_VeSR1B_d_EngineSpeed_W_FD5_Value((float32)rtb_Switch5_lw);

        /* Switch: '<S1545>/Switch5' incorporates:
         *  DataStoreRead: '<S1540>/VeSR1N_b_EngineSts_W_SNA_Faild'
         *  Logic: '<S1545>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_EngineSts_W_SNA_Faild))
        {
            /* Switch: '<S1545>/Switch5' incorporates:
             *  UnitDelay: '<S1545>/Unit Delay'
             */
            rtb_Switch5_cur = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_h3m;
        }
        else
        {
            /* Switch: '<S1545>/Switch5' incorporates:
             *  DataStoreRead: '<S1540>/DataStore_VeSR1N_y_EngineSts_W'
             */
            rtb_Switch5_cur = SR1B_BLUEN_ac_DW.VeSR1N_y_EngineSts_W;
        }

        /* End of Switch: '<S1545>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_EngineSts_W' incorporates:
         *  DataTypeConversion: '<S1540>/Data Type Conversion7'
         *  Switch: '<S1545>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_EngineSts_W_Value(rtb_Switch5_cur);

        /* Switch: '<S1554>/Switch5' incorporates:
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_CRC_Failg'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_E2E_Faild'
         *  Logic: '<S1554>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_E2E_Fa))
        {
            /* Switch: '<S1554>/Switch5' incorporates:
             *  UnitDelay: '<S1554>/Unit Delay'
             */
            rtb_Switch5_ly = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f3p;
        }
        else
        {
            /* Switch: '<S1554>/Switch5' incorporates:
             *  DataStoreRead: '<S1540>/DataStore_VeSR1N_b_EngTrqEnblRq_TCM_W_FD5'
             */
            rtb_Switch5_ly = SR1B_BLUEN_ac_DW.VeSR1N_b_EngTrqEnblRq_TCM_W_FD5;
        }

        /* End of Switch: '<S1554>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_EngTrqEnblRq_TCM_W_FD5' incorporates:
         *  DataTypeConversion: '<S1540>/Data Type Conversion8'
         *  Switch: '<S1554>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_EngTrqEnblRq_TCM_W_FD5_Value(((sint32)
            rtb_Switch5_ly) != 0);

        /* Switch: '<S1546>/Switch5' incorporates:
         *  DataStoreRead: '<S1540>/VeSR1N_b_EssEngModReq_SNA_Faild'
         *  Logic: '<S1546>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_EssEngModReq_SNA_Fai_n))
        {
            /* Switch: '<S1546>/Switch5' incorporates:
             *  UnitDelay: '<S1546>/Unit Delay'
             */
            rtb_Switch5_i5 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jic;
        }
        else
        {
            /* Switch: '<S1546>/Switch5' incorporates:
             *  DataStoreRead: '<S1540>/DataStore_VeSR1N_y_EssEngModReq_FD5'
             */
            rtb_Switch5_i5 = SR1B_BLUEN_ac_DW.VeSR1N_y_EssEngModReq_FD5;
        }

        /* End of Switch: '<S1546>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_EssEngModReq_FD5' incorporates:
         *  DataTypeConversion: '<S1540>/Data Type Conversion9'
         *  Switch: '<S1546>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_EssEngModReq_FD5_Value(rtb_Switch5_i5);

        /* Outport: '<Root>/VeSR1B_y_EngineFrictionTorque_W_SigSts' incorporates:
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_CRC_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_E2E_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_MC_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_EngineFrictionTorque_W_SNA_Faild'
         *  Product: '<S1542>/Product'
         *  Product: '<S1542>/Product1'
         *  Product: '<S1542>/Product2'
         *  Product: '<S1542>/Product3'
         *  Product: '<S1542>/Product4'
         *  Sum: '<S1542>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngineFrictionTorque_W_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_CRC__l ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_EngineFrictionTorque_W
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EngineIdleRefSpeed_SigSts' incorporates:
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_CRC_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_E2E_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_MC_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_EngineIdleRefSpeed_SNA_Faild'
         *  Product: '<S1543>/Product'
         *  Product: '<S1543>/Product1'
         *  Product: '<S1543>/Product2'
         *  Product: '<S1543>/Product3'
         *  Product: '<S1543>/Product4'
         *  Sum: '<S1543>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngineIdleRefSpeed_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_CRC__l ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_EngineIdleRefSpeed_S_g
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EngineSpeed_W_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_CRC_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_E2E_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_MC_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_EngineSpeed_W_SNA_Faild'
         *  Product: '<S1544>/Product'
         *  Product: '<S1544>/Product1'
         *  Product: '<S1544>/Product2'
         *  Product: '<S1544>/Product3'
         *  Product: '<S1544>/Product4'
         *  Sum: '<S1544>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngineSpeed_W_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_CRC__l ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_EngineSpeed_W_SNA_Fa_b
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EngineSts_W_SigSts' incorporates:
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_CRC_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_E2E_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_MC_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_EngineSts_W_SNA_Faild'
         *  Product: '<S1545>/Product'
         *  Product: '<S1545>/Product1'
         *  Product: '<S1545>/Product2'
         *  Product: '<S1545>/Product3'
         *  Product: '<S1545>/Product4'
         *  Sum: '<S1545>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngineSts_W_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_CRC__l ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_MC_Fai
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_EngineSts_W_SNA_Faild ? 1 : 0) *
                      8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EssEngModReq_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_CRC_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_E2E_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_MC_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_EssEngModReq_SNA_Faild'
         *  Product: '<S1546>/Product'
         *  Product: '<S1546>/Product1'
         *  Product: '<S1546>/Product2'
         *  Product: '<S1546>/Product3'
         *  Product: '<S1546>/Product4'
         *  Sum: '<S1546>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EssEngModReq_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_CRC__l ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_EssEngModReq_SNA_Fai_n
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EssEngSt_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_CRC_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_E2E_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_MC_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_EssEngSt_SNA_Faild'
         *  Product: '<S1547>/Product'
         *  Product: '<S1547>/Product1'
         *  Product: '<S1547>/Product2'
         *  Product: '<S1547>/Product3'
         *  Product: '<S1547>/Product4'
         *  Sum: '<S1547>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EssEngSt_FD5_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_CRC__l ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_MC_Fai
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_EssEngSt_SNA_Faild_a ? 1 : 0) *
                      8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EssEngStpNotAlwdID_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_CRC_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_E2E_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_MC_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_EssEngStopIsNotAllwdID_SNA_Faild'
         *  Product: '<S1548>/Product'
         *  Product: '<S1548>/Product1'
         *  Product: '<S1548>/Product2'
         *  Product: '<S1548>/Product3'
         *  Product: '<S1548>/Product4'
         *  Sum: '<S1548>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EssEngStpNotAlwdID_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_CRC__l ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_EssEngStopIsNotAllwd_p
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EssEngStrtNotAlwdIDFD5_SigSts' incorporates:
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_CRC_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_E2E_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_MC_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_EssEngStrtIsNotAllwdID_SNA_Faild'
         *  Product: '<S1549>/Product'
         *  Product: '<S1549>/Product1'
         *  Product: '<S1549>/Product2'
         *  Product: '<S1549>/Product3'
         *  Product: '<S1549>/Product4'
         *  Sum: '<S1549>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EssEngStrtNotAlwdIDFD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_CRC__l ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_EssEngStrtIsNotAllwd_p
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_CompressionTest_SigSts' incorporates:
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_CRC_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_E2E_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_MC_Faild'
         *  Product: '<S1550>/Product'
         *  Product: '<S1550>/Product1'
         *  Product: '<S1550>/Product2'
         *  Product: '<S1550>/Product4'
         *  Sum: '<S1550>/Add'
         */
        (void)Rte_Write_VeSR1B_y_CompressionTest_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_CRC__l ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_MC_Fai
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_E2E_Fa ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_ECM_LHOM_Trans_W_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_CRC_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_E2E_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_MC_Faild'
         *  Product: '<S1551>/Product'
         *  Product: '<S1551>/Product1'
         *  Product: '<S1551>/Product2'
         *  Product: '<S1551>/Product4'
         *  Sum: '<S1551>/Add'
         */
        (void)Rte_Write_VeSR1B_y_ECM_LHOM_Trans_W_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_CRC__l ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_ECM_LHOM_W_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_CRC_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_E2E_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_MC_Faild'
         *  Product: '<S1552>/Product'
         *  Product: '<S1552>/Product1'
         *  Product: '<S1552>/Product2'
         *  Product: '<S1552>/Product4'
         *  Sum: '<S1552>/Add'
         */
        (void)Rte_Write_VeSR1B_y_ECM_LHOM_W_FD5_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_CRC__l ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_MC_Fai
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_E2E_Fa ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_Engine_Stall_Detected_SigSts' incorporates:
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_CRC_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_E2E_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_MC_Faild'
         *  Product: '<S1553>/Product'
         *  Product: '<S1553>/Product1'
         *  Product: '<S1553>/Product2'
         *  Product: '<S1553>/Product4'
         *  Sum: '<S1553>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Engine_Stall_Detected_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_CRC__l ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EngTrqEnblRq_TCM_W_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_CRC_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_E2E_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_MC_Faild'
         *  Product: '<S1554>/Product'
         *  Product: '<S1554>/Product1'
         *  Product: '<S1554>/Product2'
         *  Product: '<S1554>/Product4'
         *  Sum: '<S1554>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngTrqEnblRq_TCM_W_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_CRC__l ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EssEngStopIsNoAllwdFD5_SigSts' incorporates:
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_CRC_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_E2E_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_MC_Faild'
         *  Product: '<S1555>/Product'
         *  Product: '<S1555>/Product1'
         *  Product: '<S1555>/Product2'
         *  Product: '<S1555>/Product4'
         *  Sum: '<S1555>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EssEngStopIsNoAllwdFD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_CRC__l ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EssEngStrtIsNoAllwdFD5_SigSts' incorporates:
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_CRC_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_E2E_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_MC_Faild'
         *  Product: '<S1556>/Product'
         *  Product: '<S1556>/Product1'
         *  Product: '<S1556>/Product2'
         *  Product: '<S1556>/Product4'
         *  Sum: '<S1556>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EssEngStrtIsNoAllwdFD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_CRC__l ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_LV12PwrFreeRq_W_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_CRC_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_E2E_Faild'
         *  DataStoreRead: '<S1540>/VeSR1N_b_ENGINE_FD_2_FD5_MC_Faild'
         *  Product: '<S1557>/Product'
         *  Product: '<S1557>/Product1'
         *  Product: '<S1557>/Product2'
         *  Product: '<S1557>/Product4'
         *  Sum: '<S1557>/Add'
         */
        (void)Rte_Write_VeSR1B_y_LV12PwrFreeRq_W_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_CRC__l ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S1551>/Unit Delay' incorporates:
         *  Switch: '<S1551>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_e3s = rtb_Switch5_d;

        /* Update for UnitDelay: '<S1550>/Unit Delay' incorporates:
         *  Switch: '<S1550>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lp0 = rtb_Switch5_g1;

        /* Update for UnitDelay: '<S1547>/Unit Delay' incorporates:
         *  Switch: '<S1547>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ghz = rtb_Switch5_d1;

        /* Update for UnitDelay: '<S1555>/Unit Delay' incorporates:
         *  Switch: '<S1555>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_m55 = rtb_Switch5_ggs;

        /* Update for UnitDelay: '<S1548>/Unit Delay' incorporates:
         *  Switch: '<S1548>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fhb = rtb_Switch5_m0;

        /* Update for UnitDelay: '<S1556>/Unit Delay' incorporates:
         *  Switch: '<S1556>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nzh = rtb_Switch5_by;

        /* Update for UnitDelay: '<S1549>/Unit Delay' incorporates:
         *  Switch: '<S1549>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f4l = rtb_Switch5_a4d;

        /* Update for UnitDelay: '<S1557>/Unit Delay' incorporates:
         *  Switch: '<S1557>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_g5m = rtb_Switch5_hv;

        /* Update for UnitDelay: '<S1552>/Unit Delay' incorporates:
         *  Switch: '<S1552>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cu = rtb_Switch5_ljr;

        /* Update for UnitDelay: '<S1553>/Unit Delay' incorporates:
         *  Switch: '<S1553>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jmk = rtb_Switch5_c2;

        /* Update for UnitDelay: '<S1542>/Unit Delay' incorporates:
         *  Switch: '<S1542>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kq = rtb_Switch5_jwi;

        /* Update for UnitDelay: '<S1543>/Unit Delay' incorporates:
         *  Switch: '<S1543>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_if = rtb_Switch5_njq;

        /* Update for UnitDelay: '<S1544>/Unit Delay' incorporates:
         *  Switch: '<S1544>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fd = rtb_Switch5_lw;

        /* Update for UnitDelay: '<S1545>/Unit Delay' incorporates:
         *  Switch: '<S1545>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_h3m = rtb_Switch5_cur;

        /* Update for UnitDelay: '<S1554>/Unit Delay' incorporates:
         *  Switch: '<S1554>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f3p = rtb_Switch5_ly;

        /* Update for UnitDelay: '<S1546>/Unit Delay' incorporates:
         *  Switch: '<S1546>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jic = rtb_Switch5_i5;
    }

    /* End of Logic: '<S1521>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S1521>/ENGINE_FD_2_FD5_Time' */

    /* Merge: '<S45>/SR1N_b_ENGINE_FD_2_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1521>/VeSR1N_b_ENGINE_FD_2_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_FD_2_FD5_Time_VeSR1N_b_ENGINE_FD_2_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_pp);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_ENGINE_FD_2_FD5_Pkt' */
}

/* Model step function for TID48 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_ENGINE_HYBD_FD_1_FD11_Time(void)
                           /* Explicit Task: TESR1B_ENGINE_HYBD_FD_1_FD11_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_ENGINE_HYBD_FD_1_F;
    uint16 rtb_Switch5_ci;
    uint16 rtb_Switch5_d;
    uint16 rtb_Switch5_df;
    uint16 rtb_Switch5_f;
    uint16 rtb_Switch5_f5;
    uint16 rtb_Switch5_hoq;
    uint16 rtb_Switch5_je;
    uint16 rtb_Switch5_jr;
    uint16 rtb_Switch5_jt;
    uint16 rtb_Switch5_kd;
    uint16 rtb_Switch5_noy;
    uint8 rtb_Switch5_ar;
    uint8 rtb_Switch5_bry;
    uint8 rtb_Switch5_bua;
    uint8 rtb_Switch5_ck;
    uint8 rtb_Switch5_dt;
    uint8 rtb_Switch5_e14;
    uint8 rtb_Switch5_ee;
    uint8 rtb_Switch5_ejs;
    uint8 rtb_Switch5_ff;
    uint8 rtb_Switch5_fkb;
    uint8 rtb_Switch5_foy;
    uint8 rtb_Switch5_g45;
    uint8 rtb_Switch5_go;
    uint8 rtb_Switch5_h;
    uint8 rtb_Switch5_he;
    uint8 rtb_Switch5_his;
    uint8 rtb_Switch5_ht;
    uint8 rtb_Switch5_hxd;
    uint8 rtb_Switch5_ia;
    uint8 rtb_Switch5_ir;
    uint8 rtb_Switch5_ko;
    uint8 rtb_Switch5_lc;
    uint8 rtb_Switch5_me;
    uint8 rtb_Switch5_mwq;
    uint8 rtb_Switch5_n2;
    uint8 rtb_Switch5_n4;
    uint8 rtb_Switch5_nbc;
    uint8 rtb_Switch5_obi;
    uint8 rtb_Switch5_obn;
    uint8 rtb_Switch5_ox;
    uint8 rtb_Switch5_pb;
    boolean rtb_TmpSignalConversionAtVeSR_b;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_ENGINE_HYBD_FD_1_FD11_Pkt' incorporates:
     *  SubSystem: '<S46>/ENGINE_HYBD_FD_1_FD11_Time'
     */
    /* SignalConversion generated from: '<S1560>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S46>/SR1N_b_ENGINE_HYBD_FD_1_FD11_NewEvent_merge'
     */
    rtb_VeSR1N_b_ENGINE_HYBD_FD_1_F =
        Rte_IrvRead_SR1B_ENGINE_HYBD_FD_1_FD11_Time_VeSR1N_b_ENGINE_HYBD_FD_1_FD11_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S1560>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S46>/SR1N_b_ENGINE_HYBD_FD_1_FD11_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_b =
        Rte_IrvRead_SR1B_ENGINE_HYBD_FD_1_FD11_Time_VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S1560>/ENGINE_HYBD_FD_1_FD11_Time' incorporates:
     *  EnablePort: '<S1579>/Enable'
     */
    /* Logic: '<S1560>/Logical Operator1' incorporates:
     *  Constant: '<S1580>/Calib'
     */
    if (rtb_VeSR1N_b_ENGINE_HYBD_FD_1_F && (KeSR1B_b_ENGINE_HYBD_FD_1_FD11_Enbl))
    {
        /* Gain: '<S1579>/Gain2' incorporates:
         *  Constant: '<S1579>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_o0 = false;

        /* Switch: '<S1598>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  Logic: '<S1598>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD11_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j))
        {
            /* Switch: '<S1598>/Switch5' incorporates:
             *  UnitDelay: '<S1598>/Unit Delay'
             */
            rtb_Switch5_his = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lde;
        }
        else
        {
            /* Switch: '<S1598>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_b_AccPosV'
             */
            rtb_Switch5_his = SR1B_BLUEN_ac_DW.VeSR1N_b_AccPosV;
        }

        /* End of Switch: '<S1598>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_AccPosV' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion'
         *  Switch: '<S1598>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_AccPosV_Value(((sint32)rtb_Switch5_his) != 0);

        /* Switch: '<S1597>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  Logic: '<S1597>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD11_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j))
        {
            /* Switch: '<S1597>/Switch5' incorporates:
             *  UnitDelay: '<S1597>/Unit Delay'
             */
            rtb_Switch5_e14 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f1w;
        }
        else
        {
            /* Switch: '<S1597>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/VeSR1N_Pct_AccPos'
             */
            rtb_Switch5_e14 = SR1B_BLUEN_ac_DW.VeSR1N_Pct_AccPos;
        }

        /* End of Switch: '<S1597>/Switch5' */

        /* Outport: '<Root>/VeSR1B_Pct_AccPos' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion1'
         *  Switch: '<S1597>/Switch5'
         */
        (void)Rte_Write_VeSR1B_Pct_AccPos_Value(((float32)rtb_Switch5_e14) *
            0.392157F);

        /* Switch: '<S1620>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  Logic: '<S1620>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD11_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j))
        {
            /* Switch: '<S1620>/Switch5' incorporates:
             *  UnitDelay: '<S1620>/Unit Delay'
             */
            rtb_Switch5_n4 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kb;
        }
        else
        {
            /* Switch: '<S1620>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_b_EngCmbstnCmnd'
             */
            rtb_Switch5_n4 = SR1B_BLUEN_ac_DW.VeSR1N_b_EngCmbstnCmnd;
        }

        /* End of Switch: '<S1620>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_EngCmbstnCmnd' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion10'
         *  Switch: '<S1620>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_EngCmbstnCmnd_Value(((sint32)rtb_Switch5_n4) !=
            0);

        /* Switch: '<S1621>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  Logic: '<S1621>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD11_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j))
        {
            /* Switch: '<S1621>/Switch5' incorporates:
             *  UnitDelay: '<S1621>/Unit Delay'
             */
            rtb_Switch5_dt = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fwb;
        }
        else
        {
            /* Switch: '<S1621>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_b_EngDFCO_Allw'
             */
            rtb_Switch5_dt = SR1B_BLUEN_ac_DW.VeSR1N_b_EngDFCO_Allw;
        }

        /* End of Switch: '<S1621>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_EngDFCO_Allw' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion11'
         *  Switch: '<S1621>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_EngDFCO_Allw_Value(((sint32)rtb_Switch5_dt) !=
            0);

        /* Switch: '<S1622>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  Logic: '<S1622>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD11_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j))
        {
            /* Switch: '<S1622>/Switch5' incorporates:
             *  UnitDelay: '<S1622>/Unit Delay'
             */
            rtb_Switch5_go = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_luq;
        }
        else
        {
            /* Switch: '<S1622>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_b_EngDFCO_Req'
             */
            rtb_Switch5_go = SR1B_BLUEN_ac_DW.VeSR1N_b_EngDFCO_Req;
        }

        /* End of Switch: '<S1622>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_EngDFCO_Req' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion12'
         *  Switch: '<S1622>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_EngDFCO_Req_Value(((sint32)rtb_Switch5_go) != 0);

        /* Switch: '<S1599>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  Logic: '<S1599>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD11_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j))
        {
            /* Switch: '<S1599>/Switch5' incorporates:
             *  UnitDelay: '<S1599>/Unit Delay'
             */
            rtb_Switch5_bua = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hf;
        }
        else
        {
            /* Switch: '<S1599>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_b_EngDFCO_St'
             */
            rtb_Switch5_bua = SR1B_BLUEN_ac_DW.VeSR1N_b_EngDFCO_St;
        }

        /* End of Switch: '<S1599>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_EngDFCO_St' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion13'
         *  Switch: '<S1599>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_EngDFCO_St_Value(((sint32)rtb_Switch5_bua) != 0);

        /* Logic: '<S1590>/Logical Operator' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  Logic: '<S1581>/Logical Operator'
         *  Logic: '<S1582>/Logical Operator'
         *  Logic: '<S1583>/Logical Operator'
         *  Logic: '<S1584>/Logical Operator'
         *  Logic: '<S1585>/Logical Operator'
         *  Logic: '<S1586>/Logical Operator'
         *  Logic: '<S1587>/Logical Operator'
         *  Logic: '<S1588>/Logical Operator'
         *  Logic: '<S1589>/Logical Operator'
         *  Logic: '<S1591>/Logical Operator'
         *  Logic: '<S1592>/Logical Operator'
         *  Logic: '<S1593>/Logical Operator'
         *  Logic: '<S1594>/Logical Operator'
         *  Logic: '<S1595>/Logical Operator'
         *  Logic: '<S1596>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD11_) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j));

        /* Switch: '<S1590>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_EngMinSparkNomCurrAirTorqCap_SNA_Faild'
         *  Logic: '<S1590>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_EngMinSparkNomCurrAirT))
        {
            /* Switch: '<S1590>/Switch5' incorporates:
             *  UnitDelay: '<S1590>/Unit Delay'
             */
            rtb_Switch5_f5 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_h3;
        }
        else
        {
            /* Switch: '<S1590>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_M_EngMinSprkNomCAirTqCap'
             */
            rtb_Switch5_f5 = SR1B_BLUEN_ac_DW.VeSR1N_M_EngMinSprkNomCAirTqCap;
        }

        /* End of Switch: '<S1590>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_EngMinSprkNomCAirTqCap' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion14'
         *  Switch: '<S1590>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_EngMinSprkNomCAirTqCap_Value(((float32)
            rtb_Switch5_f5) - 500.0F);

        /* Switch: '<S1600>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  Logic: '<S1600>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD11_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j))
        {
            /* Switch: '<S1600>/Switch5' incorporates:
             *  UnitDelay: '<S1600>/Unit Delay'
             */
            rtb_Switch5_ia = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hdd;
        }
        else
        {
            /* Switch: '<S1600>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_b_EngOffRecom'
             */
            rtb_Switch5_ia = SR1B_BLUEN_ac_DW.VeSR1N_b_EngOffRecom;
        }

        /* End of Switch: '<S1600>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_EngOffRecom' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion15'
         *  Switch: '<S1600>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_EngOffRecom_Value(((sint32)rtb_Switch5_ia) != 0);

        /* Switch: '<S1601>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  Logic: '<S1601>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD11_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j))
        {
            /* Switch: '<S1601>/Switch5' incorporates:
             *  UnitDelay: '<S1601>/Unit Delay'
             */
            rtb_Switch5_obn = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gc;
        }
        else
        {
            /* Switch: '<S1601>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_b_EngRunCrnkAct'
             */
            rtb_Switch5_obn = SR1B_BLUEN_ac_DW.VeSR1N_b_EngRunCrnkAct;
        }

        /* End of Switch: '<S1601>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_EngRunCrnkAct' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion16'
         *  Switch: '<S1601>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_EngRunCrnkAct_Value(((sint32)rtb_Switch5_obn)
            != 0);

        /* Switch: '<S1602>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  Logic: '<S1602>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD11_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j))
        {
            /* Switch: '<S1602>/Switch5' incorporates:
             *  UnitDelay: '<S1602>/Unit Delay'
             */
            rtb_Switch5_lc = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pjy;
        }
        else
        {
            /* Switch: '<S1602>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_b_EngSysFld'
             */
            rtb_Switch5_lc = SR1B_BLUEN_ac_DW.VeSR1N_b_EngSysFld;
        }

        /* End of Switch: '<S1602>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_EngSysFld' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion17'
         *  Switch: '<S1602>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_EngSysFld_Value(((sint32)rtb_Switch5_lc) != 0);

        /* Switch: '<S1591>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_EngTrqReserveReq_SNA_Faild'
         *  Logic: '<S1591>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_EngTrqReserveReq_SNA_F))
        {
            /* Switch: '<S1591>/Switch5' incorporates:
             *  UnitDelay: '<S1591>/Unit Delay'
             */
            rtb_Switch5_nbc = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nzhx;
        }
        else
        {
            /* Switch: '<S1591>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_M_EngTrqReserveReq'
             */
            rtb_Switch5_nbc = SR1B_BLUEN_ac_DW.VeSR1N_M_EngTrqReserveReq;
        }

        /* End of Switch: '<S1591>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_EngTrqReserveReq' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion18'
         *  Switch: '<S1591>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_EngTrqReserveReq_Value(((float32)
            rtb_Switch5_nbc) * 0.32F);

        /* Switch: '<S1592>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ETRQ_Mode_SNA_Faild'
         *  Logic: '<S1592>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_ETRQ_Mode_SNA_Faild))
        {
            /* Switch: '<S1592>/Switch5' incorporates:
             *  UnitDelay: '<S1592>/Unit Delay'
             */
            rtb_Switch5_ck = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_h2w;
        }
        else
        {
            /* Switch: '<S1592>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_y_ETRQ_Mode'
             */
            rtb_Switch5_ck = SR1B_BLUEN_ac_DW.VeSR1N_y_ETRQ_Mode;
        }

        /* End of Switch: '<S1592>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_ETRQ_Mode' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion19'
         *  Switch: '<S1592>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_ETRQ_Mode_Value(rtb_Switch5_ck);

        /* Switch: '<S1609>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  Logic: '<S1609>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD11_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j))
        {
            /* Switch: '<S1609>/Switch5' incorporates:
             *  UnitDelay: '<S1609>/Unit Delay'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_de;
        }
        else
        {
            /* Switch: '<S1609>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_b_Crank_Maturing_Fault'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.VeSR1N_b_Crank_Maturing_Fault;
        }

        /* End of Switch: '<S1609>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_Crank_Maturing_Fault' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion2'
         *  Switch: '<S1609>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_Crank_Maturing_Fault_Value(((sint32)
            rtb_Switch5_h) != 0);

        /* Switch: '<S1603>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  Logic: '<S1603>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD11_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j))
        {
            /* Switch: '<S1603>/Switch5' incorporates:
             *  UnitDelay: '<S1603>/Unit Delay'
             */
            rtb_Switch5_ir = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_byt;
        }
        else
        {
            /* Switch: '<S1603>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_b_Feedback_HCP'
             */
            rtb_Switch5_ir = SR1B_BLUEN_ac_DW.VeSR1N_b_Feedback_HCP;
        }

        /* End of Switch: '<S1603>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_Feedback_HCP' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion20'
         *  Switch: '<S1603>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_Feedback_HCP_Value(((sint32)rtb_Switch5_ir) !=
            0);

        /* Switch: '<S1604>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  Logic: '<S1604>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD11_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j))
        {
            /* Switch: '<S1604>/Switch5' incorporates:
             *  UnitDelay: '<S1604>/Unit Delay'
             */
            rtb_Switch5_ejs = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pcq;
        }
        else
        {
            /* Switch: '<S1604>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_y_HybActEngTorqRespTyp'
             */
            rtb_Switch5_ejs = SR1B_BLUEN_ac_DW.VeSR1N_y_HybActEngTorqRespTyp;
        }

        /* End of Switch: '<S1604>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_HybActEngTorqRespTyp' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion21'
         *  Switch: '<S1604>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_HybActEngTorqRespTyp_Value(rtb_Switch5_ejs);

        /* Switch: '<S1593>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_MAP_4_BAR_PHEV_SNA_Faild'
         *  Logic: '<S1593>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MAP_4_BAR_PHEV_SNA_Fai))
        {
            /* Switch: '<S1593>/Switch5' incorporates:
             *  UnitDelay: '<S1593>/Unit Delay'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lta;
        }
        else
        {
            /* Switch: '<S1593>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_p_MAP_4_BAR_PHEV'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.VeSR1N_p_MAP_4_BAR_PHEV;
        }

        /* End of Switch: '<S1593>/Switch5' */

        /* Outport: '<Root>/VeSR1B_p_MAP_4_BAR_PHEV' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion22'
         *  Switch: '<S1593>/Switch5'
         */
        (void)Rte_Write_VeSR1B_p_MAP_4_BAR_PHEV_Value(((float32)rtb_Switch5_d) *
            0.8F);

        /* Switch: '<S1594>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_MaxOffEngTorqCap_SNA_Faild'
         *  Logic: '<S1594>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MaxOffEngTorqCap_SNA_F))
        {
            /* Switch: '<S1594>/Switch5' incorporates:
             *  UnitDelay: '<S1594>/Unit Delay'
             */
            rtb_Switch5_f = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ef;
        }
        else
        {
            /* Switch: '<S1594>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_M_MaxOffEngTorqCap'
             */
            rtb_Switch5_f = SR1B_BLUEN_ac_DW.VeSR1N_M_MaxOffEngTorqCap;
        }

        /* End of Switch: '<S1594>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_MaxOffEngTorqCap' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion23'
         *  Switch: '<S1594>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_MaxOffEngTorqCap_Value((((float32)rtb_Switch5_f)
            * 0.32F) - 300.16F);

        /* Switch: '<S1595>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_MaxPrdtdEngTorqCap_SNA_Faild'
         *  Logic: '<S1595>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MaxPrdtdEngTorqCap_SNA))
        {
            /* Switch: '<S1595>/Switch5' incorporates:
             *  UnitDelay: '<S1595>/Unit Delay'
             */
            rtb_Switch5_kd = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hzu;
        }
        else
        {
            /* Switch: '<S1595>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_M_MaxPrdtdEngTorqCap'
             */
            rtb_Switch5_kd = SR1B_BLUEN_ac_DW.VeSR1N_M_MaxPrdtdEngTorqCap;
        }

        /* End of Switch: '<S1595>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_MaxPrdtdEngTorqCap' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion24'
         *  Switch: '<S1595>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_MaxPrdtdEngTorqCap_Value((((float32)
            rtb_Switch5_kd) * 0.32F) - 300.16F);

        /* Switch: '<S1605>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  Logic: '<S1605>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD11_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j))
        {
            /* Switch: '<S1605>/Switch5' incorporates:
             *  UnitDelay: '<S1605>/Unit Delay'
             */
            rtb_Switch5_me = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_h2;
        }
        else
        {
            /* Switch: '<S1605>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_b_MaxPrdtdEngTorqCapV'
             */
            rtb_Switch5_me = SR1B_BLUEN_ac_DW.VeSR1N_b_MaxPrdtdEngTorqCapV;
        }

        /* End of Switch: '<S1605>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_MaxPrdtdEngTorqCapV' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion25'
         *  Switch: '<S1605>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_MaxPrdtdEngTorqCapV_Value(((sint32)
            rtb_Switch5_me) != 0);

        /* Switch: '<S1596>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_MinAirFlowMinSparkTorqCap_SNA_Faild'
         *  Logic: '<S1596>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MinAirFlowMinSparkTorq))
        {
            /* Switch: '<S1596>/Switch5' incorporates:
             *  UnitDelay: '<S1596>/Unit Delay'
             */
            rtb_Switch5_df = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_eb;
        }
        else
        {
            /* Switch: '<S1596>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_M_MinAirFlwMinSprkTrqCap'
             */
            rtb_Switch5_df = SR1B_BLUEN_ac_DW.VeSR1N_M_MinAirFlwMinSprkTrqCap;
        }

        /* End of Switch: '<S1596>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_MinAirFlwMinSprkTrqCap' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion26'
         *  Switch: '<S1596>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_MinAirFlwMinSprkTrqCap_Value((((float32)
            rtb_Switch5_df) * 0.32F) - 300.16F);

        /* Switch: '<S1606>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  Logic: '<S1606>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD11_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j))
        {
            /* Switch: '<S1606>/Switch5' incorporates:
             *  UnitDelay: '<S1606>/Unit Delay'
             */
            rtb_Switch5_he = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pnv;
        }
        else
        {
            /* Switch: '<S1606>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_b_MinAirFlwMinSprkTqCapV'
             */
            rtb_Switch5_he = SR1B_BLUEN_ac_DW.VeSR1N_b_MinAirFlwMinSprkTqCapV;
        }

        /* End of Switch: '<S1606>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_MinAirFlwMinSprkTqCapV' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion27'
         *  Switch: '<S1606>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_MinAirFlwMinSprkTqCapV_Value(((sint32)
            rtb_Switch5_he) != 0);

        /* Switch: '<S1583>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_MinEngTorqCap_SNA_Faild'
         *  Logic: '<S1583>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MinEngTorqCap_SNA_Fail))
        {
            /* Switch: '<S1583>/Switch5' incorporates:
             *  UnitDelay: '<S1583>/Unit Delay'
             */
            rtb_Switch5_jt = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f0m;
        }
        else
        {
            /* Switch: '<S1583>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_M_MinEngTorqCap'
             */
            rtb_Switch5_jt = SR1B_BLUEN_ac_DW.VeSR1N_M_MinEngTorqCap;
        }

        /* End of Switch: '<S1583>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_MinEngTorqCap' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion28'
         *  Switch: '<S1583>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_MinEngTorqCap_Value((((float32)rtb_Switch5_jt) *
            0.32F) - 300.16F);

        /* Switch: '<S1607>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  Logic: '<S1607>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD11_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j))
        {
            /* Switch: '<S1607>/Switch5' incorporates:
             *  UnitDelay: '<S1607>/Unit Delay'
             */
            rtb_Switch5_obi = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fu;
        }
        else
        {
            /* Switch: '<S1607>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_b_MinEngTorqCapV'
             */
            rtb_Switch5_obi = SR1B_BLUEN_ac_DW.VeSR1N_b_MinEngTorqCapV;
        }

        /* End of Switch: '<S1607>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_MinEngTorqCapV' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion29'
         *  Switch: '<S1607>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_MinEngTorqCapV_Value(((sint32)rtb_Switch5_obi)
            != 0);

        /* Switch: '<S1616>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  Logic: '<S1616>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD11_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j))
        {
            /* Switch: '<S1616>/Switch5' incorporates:
             *  UnitDelay: '<S1616>/Unit Delay'
             */
            rtb_Switch5_ht = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_p5;
        }
        else
        {
            /* Switch: '<S1616>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_b_CylOff'
             */
            rtb_Switch5_ht = SR1B_BLUEN_ac_DW.VeSR1N_b_CylOff;
        }

        /* End of Switch: '<S1616>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_CylOff' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion3'
         *  Switch: '<S1616>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_CylOff_Value(((sint32)rtb_Switch5_ht) != 0);

        /* Switch: '<S1584>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_MinImmedEngTorqCap_SNA_Faild'
         *  Logic: '<S1584>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MinImmedEngTorqCap_SNA))
        {
            /* Switch: '<S1584>/Switch5' incorporates:
             *  UnitDelay: '<S1584>/Unit Delay'
             */
            rtb_Switch5_je = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mzx;
        }
        else
        {
            /* Switch: '<S1584>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_M_MinImmedEngTorqCap'
             */
            rtb_Switch5_je = SR1B_BLUEN_ac_DW.VeSR1N_M_MinImmedEngTorqCap;
        }

        /* End of Switch: '<S1584>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_MinImmedEngTorqCap' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion30'
         *  Switch: '<S1584>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_MinImmedEngTorqCap_Value((((float32)
            rtb_Switch5_je) * 0.32F) - 300.16F);

        /* Switch: '<S1608>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  Logic: '<S1608>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD11_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j))
        {
            /* Switch: '<S1608>/Switch5' incorporates:
             *  UnitDelay: '<S1608>/Unit Delay'
             */
            rtb_Switch5_n2 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l5;
        }
        else
        {
            /* Switch: '<S1608>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_b_MinImmedEngTorqCapV'
             */
            rtb_Switch5_n2 = SR1B_BLUEN_ac_DW.VeSR1N_b_MinImmedEngTorqCapV;
        }

        /* End of Switch: '<S1608>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_MinImmedEngTorqCapV' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion31'
         *  Switch: '<S1608>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_MinImmedEngTorqCapV_Value(((sint32)
            rtb_Switch5_n2) != 0);

        /* Switch: '<S1585>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_MinPrdtdEngRunTorqCap_SNA_Faild'
         *  Logic: '<S1585>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MinPrdtdEngRunTorqCap_))
        {
            /* Switch: '<S1585>/Switch5' incorporates:
             *  UnitDelay: '<S1585>/Unit Delay'
             */
            rtb_Switch5_jr = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gh;
        }
        else
        {
            /* Switch: '<S1585>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_M_MinPrdtdEngRunTorqCap'
             */
            rtb_Switch5_jr = SR1B_BLUEN_ac_DW.VeSR1N_M_MinPrdtdEngRunTorqCap;
        }

        /* End of Switch: '<S1585>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_MinPrdtdEngRunTorqCap' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion32'
         *  Switch: '<S1585>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_MinPrdtdEngRunTorqCap_Value((((float32)
            rtb_Switch5_jr) * 0.32F) - 300.16F);

        /* Switch: '<S1610>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  Logic: '<S1610>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD11_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j))
        {
            /* Switch: '<S1610>/Switch5' incorporates:
             *  UnitDelay: '<S1610>/Unit Delay'
             */
            rtb_Switch5_fkb = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_g0e;
        }
        else
        {
            /* Switch: '<S1610>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_b_MinPrdtdEngRunTorqCapV'
             */
            rtb_Switch5_fkb = SR1B_BLUEN_ac_DW.VeSR1N_b_MinPrdtdEngRunTorqCapV;
        }

        /* End of Switch: '<S1610>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_MinPrdtdEngRunTorqCapV' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion33'
         *  Switch: '<S1610>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_MinPrdtdEngRunTorqCapV_Value(((sint32)
            rtb_Switch5_fkb) != 0);

        /* Switch: '<S1611>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  Logic: '<S1611>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD11_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j))
        {
            /* Switch: '<S1611>/Switch5' incorporates:
             *  UnitDelay: '<S1611>/Unit Delay'
             */
            rtb_Switch5_ar = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bhs;
        }
        else
        {
            /* Switch: '<S1611>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_b_PnLimitActvFlg'
             */
            rtb_Switch5_ar = SR1B_BLUEN_ac_DW.VeSR1N_b_PnLimitActvFlg;
        }

        /* End of Switch: '<S1611>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PnLimitActvFlg' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion34'
         *  Switch: '<S1611>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PnLimitActvFlg_Value(((sint32)rtb_Switch5_ar)
            != 0);

        /* Switch: '<S1586>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_PnLimitMaxEngTrqCap_SNA_Faild'
         *  Logic: '<S1586>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PnLimitMaxEngTrqCap_SN))
        {
            /* Switch: '<S1586>/Switch5' incorporates:
             *  UnitDelay: '<S1586>/Unit Delay'
             */
            rtb_Switch5_hoq = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ksv;
        }
        else
        {
            /* Switch: '<S1586>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_M_PnLimitMaxEngTrqCap'
             */
            rtb_Switch5_hoq = SR1B_BLUEN_ac_DW.VeSR1N_M_PnLimitMaxEngTrqCap;
        }

        /* End of Switch: '<S1586>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_PnLimitMaxEngTrqCap' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion35'
         *  Switch: '<S1586>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_PnLimitMaxEngTrqCap_Value((float32)
            rtb_Switch5_hoq);

        /* Switch: '<S1612>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  Logic: '<S1612>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD11_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j))
        {
            /* Switch: '<S1612>/Switch5' incorporates:
             *  UnitDelay: '<S1612>/Unit Delay'
             */
            rtb_Switch5_g45 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ou;
        }
        else
        {
            /* Switch: '<S1612>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_b_PnLimitMaxEngTrqCapV'
             */
            rtb_Switch5_g45 = SR1B_BLUEN_ac_DW.VeSR1N_b_PnLimitMaxEngTrqCapV;
        }

        /* End of Switch: '<S1612>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PnLimitMaxEngTrqCapV' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion36'
         *  Switch: '<S1612>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PnLimitMaxEngTrqCapV_Value(((sint32)
            rtb_Switch5_g45) != 0);

        /* Switch: '<S1613>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  Logic: '<S1613>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD11_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j))
        {
            /* Switch: '<S1613>/Switch5' incorporates:
             *  UnitDelay: '<S1613>/Unit Delay'
             */
            rtb_Switch5_ee = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oa4;
        }
        else
        {
            /* Switch: '<S1613>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_b_PT_CrnkAct'
             */
            rtb_Switch5_ee = SR1B_BLUEN_ac_DW.VeSR1N_b_PT_CrnkAct;
        }

        /* End of Switch: '<S1613>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PT_CrnkAct' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion37'
         *  Switch: '<S1613>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PT_CrnkAct_Value(((sint32)rtb_Switch5_ee) != 0);

        /* Switch: '<S1614>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  Logic: '<S1614>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD11_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j))
        {
            /* Switch: '<S1614>/Switch5' incorporates:
             *  UnitDelay: '<S1614>/Unit Delay'
             */
            rtb_Switch5_foy = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_at;
        }
        else
        {
            /* Switch: '<S1614>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_b_RedSpkAuthorityAvbl'
             */
            rtb_Switch5_foy = SR1B_BLUEN_ac_DW.VeSR1N_b_RedSpkAuthorityAvbl;
        }

        /* End of Switch: '<S1614>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_RedSpkAuthorityAvbl' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion38'
         *  Switch: '<S1614>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_RedSpkAuthorityAvbl_Value(((sint32)
            rtb_Switch5_foy) != 0);

        /* Switch: '<S1587>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_Sum_FW_ID_Fst_SNA_Faild'
         *  Logic: '<S1587>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_Sum_FW_ID_Fst_SNA_Fail))
        {
            /* Switch: '<S1587>/Switch5' incorporates:
             *  UnitDelay: '<S1587>/Unit Delay'
             */
            rtb_Switch5_ox = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ld3;
        }
        else
        {
            /* Switch: '<S1587>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_y_Sum_FW_ID_Fst'
             */
            rtb_Switch5_ox = SR1B_BLUEN_ac_DW.VeSR1N_y_Sum_FW_ID_Fst;
        }

        /* End of Switch: '<S1587>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_Sum_FW_ID_Fst' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion39'
         *  Switch: '<S1587>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_Sum_FW_ID_Fst_Value(rtb_Switch5_ox);

        /* Switch: '<S1581>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ECMReq_Remedial_Stop_SNA_Faild'
         *  Logic: '<S1581>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_ECMReq_Remedial_Stop_S))
        {
            /* Switch: '<S1581>/Switch5' incorporates:
             *  UnitDelay: '<S1581>/Unit Delay'
             */
            rtb_Switch5_ff = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bm;
        }
        else
        {
            /* Switch: '<S1581>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_y_ECMReq_Remedial_Stop'
             */
            rtb_Switch5_ff = SR1B_BLUEN_ac_DW.VeSR1N_y_ECMReq_Remedial_Stop;
        }

        /* End of Switch: '<S1581>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_ECMReq_Remedial_Stop' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion4'
         *  Switch: '<S1581>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_ECMReq_Remedial_Stop_Value(rtb_Switch5_ff);

        /* Switch: '<S1588>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_Sum_FW_ID_Slw_SNA_Faild'
         *  Logic: '<S1588>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_Sum_FW_ID_Slw_SNA_Fail))
        {
            /* Switch: '<S1588>/Switch5' incorporates:
             *  UnitDelay: '<S1588>/Unit Delay'
             */
            rtb_Switch5_mwq = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dhn;
        }
        else
        {
            /* Switch: '<S1588>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_y_Sum_FW_ID_Slw'
             */
            rtb_Switch5_mwq = SR1B_BLUEN_ac_DW.VeSR1N_y_Sum_FW_ID_Slw;
        }

        /* End of Switch: '<S1588>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_Sum_FW_ID_Slw' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion40'
         *  Switch: '<S1588>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_Sum_FW_ID_Slw_Value(rtb_Switch5_mwq);

        /* Switch: '<S1615>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  Logic: '<S1615>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD11_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j))
        {
            /* Switch: '<S1615>/Switch5' incorporates:
             *  UnitDelay: '<S1615>/Unit Delay'
             */
            rtb_Switch5_ko = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_osw;
        }
        else
        {
            /* Switch: '<S1615>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_b_TLC_LRN_Rq'
             */
            rtb_Switch5_ko = SR1B_BLUEN_ac_DW.VeSR1N_b_TLC_LRN_Rq;
        }

        /* End of Switch: '<S1615>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_TLC_LRN_Rq' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion41'
         *  Switch: '<S1615>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_TLC_LRN_Rq_Value(((sint32)rtb_Switch5_ko) != 0);

        /* Switch: '<S1582>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_EngActStdyStTorq_SNA_Faild'
         *  Logic: '<S1582>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_EngActStdyStTorq_SNA_F))
        {
            /* Switch: '<S1582>/Switch5' incorporates:
             *  UnitDelay: '<S1582>/Unit Delay'
             */
            rtb_Switch5_ci = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fl;
        }
        else
        {
            /* Switch: '<S1582>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_M_EngActStdyStTorq_FD11'
             */
            rtb_Switch5_ci = SR1B_BLUEN_ac_DW.VeSR1N_M_EngActStdyStTorq_FD11;
        }

        /* End of Switch: '<S1582>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_EngActStdyStTorq_FD11' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion5'
         *  Switch: '<S1582>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_EngActStdyStTorq_FD11_Value((((float32)
            rtb_Switch5_ci) * 0.32F) - 300.16F);

        /* Switch: '<S1617>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  Logic: '<S1617>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD11_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j))
        {
            /* Switch: '<S1617>/Switch5' incorporates:
             *  UnitDelay: '<S1617>/Unit Delay'
             */
            rtb_Switch5_hxd = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hzd;
        }
        else
        {
            /* Switch: '<S1617>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_b_EngActStdyStTorqV_FD11'
             */
            rtb_Switch5_hxd = SR1B_BLUEN_ac_DW.VeSR1N_b_EngActStdyStTorqV_FD11;
        }

        /* End of Switch: '<S1617>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_EngActStdyStTorqV_FD11' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion6'
         *  Switch: '<S1617>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_EngActStdyStTorqV_FD11_Value(((sint32)
            rtb_Switch5_hxd) != 0);

        /* Switch: '<S1618>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  Logic: '<S1618>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD11_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j))
        {
            /* Switch: '<S1618>/Switch5' incorporates:
             *  UnitDelay: '<S1618>/Unit Delay'
             */
            rtb_Switch5_bry = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_i4h;
        }
        else
        {
            /* Switch: '<S1618>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_y_EngActuatorsStat'
             */
            rtb_Switch5_bry = SR1B_BLUEN_ac_DW.VeSR1N_y_EngActuatorsStat;
        }

        /* End of Switch: '<S1618>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_EngActuatorsStat' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion7'
         *  Switch: '<S1618>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_EngActuatorsStat_Value(rtb_Switch5_bry);

        /* Switch: '<S1589>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_EngAirFlwStdyStTorq_SNA_Faild'
         *  Logic: '<S1589>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_EngAirFlwStdyStTorq_SN))
        {
            /* Switch: '<S1589>/Switch5' incorporates:
             *  UnitDelay: '<S1589>/Unit Delay'
             */
            rtb_Switch5_noy = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bz;
        }
        else
        {
            /* Switch: '<S1589>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_M_EngAirFlwStdyStTorq'
             */
            rtb_Switch5_noy = SR1B_BLUEN_ac_DW.VeSR1N_M_EngAirFlwStdyStTorq;
        }

        /* End of Switch: '<S1589>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_EngAirFlwStdyStTorq' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion8'
         *  Switch: '<S1589>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_EngAirFlwStdyStTorq_Value((((float32)
            rtb_Switch5_noy) * 0.32F) - 300.16F);

        /* Switch: '<S1619>/Switch5' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  Logic: '<S1619>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD11_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j))
        {
            /* Switch: '<S1619>/Switch5' incorporates:
             *  UnitDelay: '<S1619>/Unit Delay'
             */
            rtb_Switch5_pb = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dy;
        }
        else
        {
            /* Switch: '<S1619>/Switch5' incorporates:
             *  DataStoreRead: '<S1579>/DataStore_VeSR1N_b_EngAirFlwStdyStTorqV'
             */
            rtb_Switch5_pb = SR1B_BLUEN_ac_DW.VeSR1N_b_EngAirFlwStdyStTorqV;
        }

        /* End of Switch: '<S1619>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_EngAirFlwStdyStTorqV' incorporates:
         *  DataTypeConversion: '<S1579>/Data Type Conversion9'
         *  Switch: '<S1619>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_EngAirFlwStdyStTorqV_Value(((sint32)
            rtb_Switch5_pb) != 0);

        /* Outport: '<Root>/VeSR1B_y_ECMReq_Remedial_Stop_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ECMReq_Remedial_Stop_SNA_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  Product: '<S1581>/Product'
         *  Product: '<S1581>/Product1'
         *  Product: '<S1581>/Product2'
         *  Product: '<S1581>/Product3'
         *  Product: '<S1581>/Product4'
         *  Sum: '<S1581>/Add'
         */
        (void)Rte_Write_VeSR1B_y_ECMReq_Remedial_Stop_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_ECMReq_Remedial_Stop_S
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EngActStdyStTorq_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_EngActStdyStTorq_SNA_Faild'
         *  Product: '<S1582>/Product'
         *  Product: '<S1582>/Product1'
         *  Product: '<S1582>/Product2'
         *  Product: '<S1582>/Product3'
         *  Product: '<S1582>/Product4'
         *  Sum: '<S1582>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngActStdyStTorq_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_EngActStdyStTorq_SNA_F
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MinEngTorqCap_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_MinEngTorqCap_SNA_Faild'
         *  Product: '<S1583>/Product'
         *  Product: '<S1583>/Product1'
         *  Product: '<S1583>/Product2'
         *  Product: '<S1583>/Product3'
         *  Product: '<S1583>/Product4'
         *  Sum: '<S1583>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MinEngTorqCap_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_MinEngTorqCap_SNA_Fail ? 1 : 0)
                      * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MinImmedEngTorqCap_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_MinImmedEngTorqCap_SNA_Faild'
         *  Product: '<S1584>/Product'
         *  Product: '<S1584>/Product1'
         *  Product: '<S1584>/Product2'
         *  Product: '<S1584>/Product3'
         *  Product: '<S1584>/Product4'
         *  Sum: '<S1584>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MinImmedEngTorqCap_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MinImmedEngTorqCap_SNA
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MinPrdtdEngRunTorqCap_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_MinPrdtdEngRunTorqCap_SNA_Faild'
         *  Product: '<S1585>/Product'
         *  Product: '<S1585>/Product1'
         *  Product: '<S1585>/Product2'
         *  Product: '<S1585>/Product3'
         *  Product: '<S1585>/Product4'
         *  Sum: '<S1585>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MinPrdtdEngRunTorqCap_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MinPrdtdEngRunTorqCap_
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PnLimitMaxEngTrqCap_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_PnLimitMaxEngTrqCap_SNA_Faild'
         *  Product: '<S1586>/Product'
         *  Product: '<S1586>/Product1'
         *  Product: '<S1586>/Product2'
         *  Product: '<S1586>/Product3'
         *  Product: '<S1586>/Product4'
         *  Sum: '<S1586>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PnLimitMaxEngTrqCap_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_PnLimitMaxEngTrqCap_SN
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_Sum_FW_ID_Fst_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_Sum_FW_ID_Fst_SNA_Faild'
         *  Product: '<S1587>/Product'
         *  Product: '<S1587>/Product1'
         *  Product: '<S1587>/Product2'
         *  Product: '<S1587>/Product3'
         *  Product: '<S1587>/Product4'
         *  Sum: '<S1587>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Sum_FW_ID_Fst_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_Sum_FW_ID_Fst_SNA_Fail ? 1 : 0)
                      * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_Sum_FW_ID_Slw_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_Sum_FW_ID_Slw_SNA_Faild'
         *  Product: '<S1588>/Product'
         *  Product: '<S1588>/Product1'
         *  Product: '<S1588>/Product2'
         *  Product: '<S1588>/Product3'
         *  Product: '<S1588>/Product4'
         *  Sum: '<S1588>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Sum_FW_ID_Slw_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_Sum_FW_ID_Slw_SNA_Fail ? 1 : 0)
                      * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EngAirFlwStdyStTorq_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_EngAirFlwStdyStTorq_SNA_Faild'
         *  Product: '<S1589>/Product'
         *  Product: '<S1589>/Product1'
         *  Product: '<S1589>/Product2'
         *  Product: '<S1589>/Product3'
         *  Product: '<S1589>/Product4'
         *  Sum: '<S1589>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngAirFlwStdyStTorq_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_EngAirFlwStdyStTorq_SN
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EngMinSprkNomCAirTqCap_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_EngMinSparkNomCurrAirTorqCap_SNA_Faild'
         *  Product: '<S1590>/Product'
         *  Product: '<S1590>/Product1'
         *  Product: '<S1590>/Product2'
         *  Product: '<S1590>/Product3'
         *  Product: '<S1590>/Product4'
         *  Sum: '<S1590>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngMinSprkNomCAirTqCap_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_EngMinSparkNomCurrAirT
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EngTrqReserveReq_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_EngTrqReserveReq_SNA_Faild'
         *  Product: '<S1591>/Product'
         *  Product: '<S1591>/Product1'
         *  Product: '<S1591>/Product2'
         *  Product: '<S1591>/Product3'
         *  Product: '<S1591>/Product4'
         *  Sum: '<S1591>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngTrqReserveReq_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_EngTrqReserveReq_SNA_F
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_ETRQ_Mode_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ETRQ_Mode_SNA_Faild'
         *  Product: '<S1592>/Product'
         *  Product: '<S1592>/Product1'
         *  Product: '<S1592>/Product2'
         *  Product: '<S1592>/Product3'
         *  Product: '<S1592>/Product4'
         *  Sum: '<S1592>/Add'
         */
        (void)Rte_Write_VeSR1B_y_ETRQ_Mode_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ETRQ_Mode_SNA_Faild ? 1 : 0) *
                      8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MAP_4_BAR_PHEV_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_MAP_4_BAR_PHEV_SNA_Faild'
         *  Product: '<S1593>/Product'
         *  Product: '<S1593>/Product1'
         *  Product: '<S1593>/Product2'
         *  Product: '<S1593>/Product3'
         *  Product: '<S1593>/Product4'
         *  Sum: '<S1593>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MAP_4_BAR_PHEV_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_MAP_4_BAR_PHEV_SNA_Fai ? 1 : 0)
                      * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MaxOffEngTorqCap_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_MaxOffEngTorqCap_SNA_Faild'
         *  Product: '<S1594>/Product'
         *  Product: '<S1594>/Product1'
         *  Product: '<S1594>/Product2'
         *  Product: '<S1594>/Product3'
         *  Product: '<S1594>/Product4'
         *  Sum: '<S1594>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MaxOffEngTorqCap_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MaxOffEngTorqCap_SNA_F
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MaxPrdtdEngTorqCap_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_MaxPrdtdEngTorqCap_SNA_Faild'
         *  Product: '<S1595>/Product'
         *  Product: '<S1595>/Product1'
         *  Product: '<S1595>/Product2'
         *  Product: '<S1595>/Product3'
         *  Product: '<S1595>/Product4'
         *  Sum: '<S1595>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MaxPrdtdEngTorqCap_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MaxPrdtdEngTorqCap_SNA
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MinAirFlwMinSprkTrqCap_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_MinAirFlowMinSparkTorqCap_SNA_Faild'
         *  Product: '<S1596>/Product'
         *  Product: '<S1596>/Product1'
         *  Product: '<S1596>/Product2'
         *  Product: '<S1596>/Product3'
         *  Product: '<S1596>/Product4'
         *  Sum: '<S1596>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MinAirFlwMinSprkTrqCap_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MinAirFlowMinSparkTorq
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_AccPos_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  Product: '<S1597>/Product'
         *  Product: '<S1597>/Product1'
         *  Product: '<S1597>/Product2'
         *  Product: '<S1597>/Product4'
         *  Sum: '<S1597>/Add'
         */
        (void)Rte_Write_VeSR1B_y_AccPos_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_AccPosV_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  Product: '<S1598>/Product'
         *  Product: '<S1598>/Product1'
         *  Product: '<S1598>/Product2'
         *  Product: '<S1598>/Product4'
         *  Sum: '<S1598>/Add'
         */
        (void)Rte_Write_VeSR1B_y_AccPosV_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EngDFCO_St_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  Product: '<S1599>/Product'
         *  Product: '<S1599>/Product1'
         *  Product: '<S1599>/Product2'
         *  Product: '<S1599>/Product4'
         *  Sum: '<S1599>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngDFCO_St_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EngOffRecom_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  Product: '<S1600>/Product'
         *  Product: '<S1600>/Product1'
         *  Product: '<S1600>/Product2'
         *  Product: '<S1600>/Product4'
         *  Sum: '<S1600>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngOffRecom_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EngRunCrnkAct_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  Product: '<S1601>/Product'
         *  Product: '<S1601>/Product1'
         *  Product: '<S1601>/Product2'
         *  Product: '<S1601>/Product4'
         *  Sum: '<S1601>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngRunCrnkAct_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EngSysFld_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  Product: '<S1602>/Product'
         *  Product: '<S1602>/Product1'
         *  Product: '<S1602>/Product2'
         *  Product: '<S1602>/Product4'
         *  Sum: '<S1602>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngSysFld_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_Feedback_HCP_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  Product: '<S1603>/Product'
         *  Product: '<S1603>/Product1'
         *  Product: '<S1603>/Product2'
         *  Product: '<S1603>/Product4'
         *  Sum: '<S1603>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Feedback_HCP_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_HybActEngTorqRespTyp_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  Product: '<S1604>/Product'
         *  Product: '<S1604>/Product1'
         *  Product: '<S1604>/Product2'
         *  Product: '<S1604>/Product4'
         *  Sum: '<S1604>/Add'
         */
        (void)Rte_Write_VeSR1B_y_HybActEngTorqRespTyp_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MaxPrdtdEngTorqCapV_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  Product: '<S1605>/Product'
         *  Product: '<S1605>/Product1'
         *  Product: '<S1605>/Product2'
         *  Product: '<S1605>/Product4'
         *  Sum: '<S1605>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MaxPrdtdEngTorqCapV_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MinAirFlwMinSprkTqCapV_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  Product: '<S1606>/Product'
         *  Product: '<S1606>/Product1'
         *  Product: '<S1606>/Product2'
         *  Product: '<S1606>/Product4'
         *  Sum: '<S1606>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MinAirFlwMinSprkTqCapV_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MinEngTorqCapV_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  Product: '<S1607>/Product'
         *  Product: '<S1607>/Product1'
         *  Product: '<S1607>/Product2'
         *  Product: '<S1607>/Product4'
         *  Sum: '<S1607>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MinEngTorqCapV_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MinImmedEngTorqCapV_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  Product: '<S1608>/Product'
         *  Product: '<S1608>/Product1'
         *  Product: '<S1608>/Product2'
         *  Product: '<S1608>/Product4'
         *  Sum: '<S1608>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MinImmedEngTorqCapV_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_Crank_Maturing_Fault_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  Product: '<S1609>/Product'
         *  Product: '<S1609>/Product1'
         *  Product: '<S1609>/Product2'
         *  Product: '<S1609>/Product4'
         *  Sum: '<S1609>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Crank_Maturing_Fault_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MinPrdtdEngRunTorqCapV_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  Product: '<S1610>/Product'
         *  Product: '<S1610>/Product1'
         *  Product: '<S1610>/Product2'
         *  Product: '<S1610>/Product4'
         *  Sum: '<S1610>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MinPrdtdEngRunTorqCapV_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PnLimitActvFlg_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  Product: '<S1611>/Product'
         *  Product: '<S1611>/Product1'
         *  Product: '<S1611>/Product2'
         *  Product: '<S1611>/Product4'
         *  Sum: '<S1611>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PnLimitActvFlg_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PnLimitMaxEngTrqCapV_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  Product: '<S1612>/Product'
         *  Product: '<S1612>/Product1'
         *  Product: '<S1612>/Product2'
         *  Product: '<S1612>/Product4'
         *  Sum: '<S1612>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PnLimitMaxEngTrqCapV_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PT_CrnkAct_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  Product: '<S1613>/Product'
         *  Product: '<S1613>/Product1'
         *  Product: '<S1613>/Product2'
         *  Product: '<S1613>/Product4'
         *  Sum: '<S1613>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PT_CrnkAct_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_RedSpkAuthorityAvbl_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  Product: '<S1614>/Product'
         *  Product: '<S1614>/Product1'
         *  Product: '<S1614>/Product2'
         *  Product: '<S1614>/Product4'
         *  Sum: '<S1614>/Add'
         */
        (void)Rte_Write_VeSR1B_y_RedSpkAuthorityAvbl_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_TLC_LRN_Rq_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  Product: '<S1615>/Product'
         *  Product: '<S1615>/Product1'
         *  Product: '<S1615>/Product2'
         *  Product: '<S1615>/Product4'
         *  Sum: '<S1615>/Add'
         */
        (void)Rte_Write_VeSR1B_y_TLC_LRN_Rq_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_CylOff_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  Product: '<S1616>/Product'
         *  Product: '<S1616>/Product1'
         *  Product: '<S1616>/Product2'
         *  Product: '<S1616>/Product4'
         *  Sum: '<S1616>/Add'
         */
        (void)Rte_Write_VeSR1B_y_CylOff_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EngActStdyStTorqV_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  Product: '<S1617>/Product'
         *  Product: '<S1617>/Product1'
         *  Product: '<S1617>/Product2'
         *  Product: '<S1617>/Product4'
         *  Sum: '<S1617>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngActStdyStTorqV_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EngActuatorsStat_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  Product: '<S1618>/Product'
         *  Product: '<S1618>/Product1'
         *  Product: '<S1618>/Product2'
         *  Product: '<S1618>/Product4'
         *  Sum: '<S1618>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngActuatorsStat_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EngAirFlwStdyStTorqV_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  Product: '<S1619>/Product'
         *  Product: '<S1619>/Product1'
         *  Product: '<S1619>/Product2'
         *  Product: '<S1619>/Product4'
         *  Sum: '<S1619>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngAirFlwStdyStTorqV_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EngCmbstnCmnd_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  Product: '<S1620>/Product'
         *  Product: '<S1620>/Product1'
         *  Product: '<S1620>/Product2'
         *  Product: '<S1620>/Product4'
         *  Sum: '<S1620>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngCmbstnCmnd_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EngDFCO_Allw_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  Product: '<S1621>/Product'
         *  Product: '<S1621>/Product1'
         *  Product: '<S1621>/Product2'
         *  Product: '<S1621>/Product4'
         *  Sum: '<S1621>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngDFCO_Allw_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EngDFCO_Req_SigSts' incorporates:
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S1579>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  Product: '<S1622>/Product'
         *  Product: '<S1622>/Product1'
         *  Product: '<S1622>/Product2'
         *  Product: '<S1622>/Product4'
         *  Sum: '<S1622>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngDFCO_Req_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_b ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j ? 1 : 0)
                      * 16)))));

        /* Update for UnitDelay: '<S1598>/Unit Delay' incorporates:
         *  Switch: '<S1598>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lde = rtb_Switch5_his;

        /* Update for UnitDelay: '<S1597>/Unit Delay' incorporates:
         *  Switch: '<S1597>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f1w = rtb_Switch5_e14;

        /* Update for UnitDelay: '<S1620>/Unit Delay' incorporates:
         *  Switch: '<S1620>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kb = rtb_Switch5_n4;

        /* Update for UnitDelay: '<S1621>/Unit Delay' incorporates:
         *  Switch: '<S1621>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fwb = rtb_Switch5_dt;

        /* Update for UnitDelay: '<S1622>/Unit Delay' incorporates:
         *  Switch: '<S1622>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_luq = rtb_Switch5_go;

        /* Update for UnitDelay: '<S1599>/Unit Delay' incorporates:
         *  Switch: '<S1599>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hf = rtb_Switch5_bua;

        /* Update for UnitDelay: '<S1590>/Unit Delay' incorporates:
         *  Switch: '<S1590>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_h3 = rtb_Switch5_f5;

        /* Update for UnitDelay: '<S1600>/Unit Delay' incorporates:
         *  Switch: '<S1600>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hdd = rtb_Switch5_ia;

        /* Update for UnitDelay: '<S1601>/Unit Delay' incorporates:
         *  Switch: '<S1601>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gc = rtb_Switch5_obn;

        /* Update for UnitDelay: '<S1602>/Unit Delay' incorporates:
         *  Switch: '<S1602>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pjy = rtb_Switch5_lc;

        /* Update for UnitDelay: '<S1591>/Unit Delay' incorporates:
         *  Switch: '<S1591>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nzhx = rtb_Switch5_nbc;

        /* Update for UnitDelay: '<S1592>/Unit Delay' incorporates:
         *  Switch: '<S1592>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_h2w = rtb_Switch5_ck;

        /* Update for UnitDelay: '<S1609>/Unit Delay' incorporates:
         *  Switch: '<S1609>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_de = rtb_Switch5_h;

        /* Update for UnitDelay: '<S1603>/Unit Delay' incorporates:
         *  Switch: '<S1603>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_byt = rtb_Switch5_ir;

        /* Update for UnitDelay: '<S1604>/Unit Delay' incorporates:
         *  Switch: '<S1604>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pcq = rtb_Switch5_ejs;

        /* Update for UnitDelay: '<S1593>/Unit Delay' incorporates:
         *  Switch: '<S1593>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lta = rtb_Switch5_d;

        /* Update for UnitDelay: '<S1594>/Unit Delay' incorporates:
         *  Switch: '<S1594>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ef = rtb_Switch5_f;

        /* Update for UnitDelay: '<S1595>/Unit Delay' incorporates:
         *  Switch: '<S1595>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hzu = rtb_Switch5_kd;

        /* Update for UnitDelay: '<S1605>/Unit Delay' incorporates:
         *  Switch: '<S1605>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_h2 = rtb_Switch5_me;

        /* Update for UnitDelay: '<S1596>/Unit Delay' incorporates:
         *  Switch: '<S1596>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_eb = rtb_Switch5_df;

        /* Update for UnitDelay: '<S1606>/Unit Delay' incorporates:
         *  Switch: '<S1606>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pnv = rtb_Switch5_he;

        /* Update for UnitDelay: '<S1583>/Unit Delay' incorporates:
         *  Switch: '<S1583>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f0m = rtb_Switch5_jt;

        /* Update for UnitDelay: '<S1607>/Unit Delay' incorporates:
         *  Switch: '<S1607>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fu = rtb_Switch5_obi;

        /* Update for UnitDelay: '<S1616>/Unit Delay' incorporates:
         *  Switch: '<S1616>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_p5 = rtb_Switch5_ht;

        /* Update for UnitDelay: '<S1584>/Unit Delay' incorporates:
         *  Switch: '<S1584>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mzx = rtb_Switch5_je;

        /* Update for UnitDelay: '<S1608>/Unit Delay' incorporates:
         *  Switch: '<S1608>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l5 = rtb_Switch5_n2;

        /* Update for UnitDelay: '<S1585>/Unit Delay' incorporates:
         *  Switch: '<S1585>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gh = rtb_Switch5_jr;

        /* Update for UnitDelay: '<S1610>/Unit Delay' incorporates:
         *  Switch: '<S1610>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_g0e = rtb_Switch5_fkb;

        /* Update for UnitDelay: '<S1611>/Unit Delay' incorporates:
         *  Switch: '<S1611>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bhs = rtb_Switch5_ar;

        /* Update for UnitDelay: '<S1586>/Unit Delay' incorporates:
         *  Switch: '<S1586>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ksv = rtb_Switch5_hoq;

        /* Update for UnitDelay: '<S1612>/Unit Delay' incorporates:
         *  Switch: '<S1612>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ou = rtb_Switch5_g45;

        /* Update for UnitDelay: '<S1613>/Unit Delay' incorporates:
         *  Switch: '<S1613>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oa4 = rtb_Switch5_ee;

        /* Update for UnitDelay: '<S1614>/Unit Delay' incorporates:
         *  Switch: '<S1614>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_at = rtb_Switch5_foy;

        /* Update for UnitDelay: '<S1587>/Unit Delay' incorporates:
         *  Switch: '<S1587>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ld3 = rtb_Switch5_ox;

        /* Update for UnitDelay: '<S1581>/Unit Delay' incorporates:
         *  Switch: '<S1581>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bm = rtb_Switch5_ff;

        /* Update for UnitDelay: '<S1588>/Unit Delay' incorporates:
         *  Switch: '<S1588>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dhn = rtb_Switch5_mwq;

        /* Update for UnitDelay: '<S1615>/Unit Delay' incorporates:
         *  Switch: '<S1615>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_osw = rtb_Switch5_ko;

        /* Update for UnitDelay: '<S1582>/Unit Delay' incorporates:
         *  Switch: '<S1582>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fl = rtb_Switch5_ci;

        /* Update for UnitDelay: '<S1617>/Unit Delay' incorporates:
         *  Switch: '<S1617>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hzd = rtb_Switch5_hxd;

        /* Update for UnitDelay: '<S1618>/Unit Delay' incorporates:
         *  Switch: '<S1618>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_i4h = rtb_Switch5_bry;

        /* Update for UnitDelay: '<S1589>/Unit Delay' incorporates:
         *  Switch: '<S1589>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bz = rtb_Switch5_noy;

        /* Update for UnitDelay: '<S1619>/Unit Delay' incorporates:
         *  Switch: '<S1619>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dy = rtb_Switch5_pb;
    }

    /* End of Logic: '<S1560>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S1560>/ENGINE_HYBD_FD_1_FD11_Time' */

    /* Merge: '<S46>/SR1N_b_ENGINE_HYBD_FD_1_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1560>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_HYBD_FD_1_FD11_Time_VeSR1N_b_ENGINE_HYBD_FD_1_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_o0);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_ENGINE_HYBD_FD_1_FD11_Pkt' */
}

/* Model step function for TID49 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_ENGINE_HYBD_FD_3_FD11_Time(void)
                           /* Explicit Task: TESR1B_ENGINE_HYBD_FD_3_FD11_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_ENGINE_HYBD_FD_3_F;
    uint16 rtb_Switch5_cxa;
    uint16 rtb_Switch5_d;
    uint16 rtb_Switch5_jx;
    uint8 rtb_Switch5_bcy;
    uint8 rtb_Switch5_ckf;
    uint8 rtb_Switch5_do;
    uint8 rtb_Switch5_h;
    uint8 rtb_Switch5_i5;
    uint8 rtb_Switch5_lg;
    uint8 rtb_Switch5_pb;
    boolean rtb_TmpSignalConversionAtVeSR_m;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_ENGINE_HYBD_FD_3_FD11_Pkt' incorporates:
     *  SubSystem: '<S47>/ENGINE_HYBD_FD_3_FD11_Time'
     */
    /* SignalConversion generated from: '<S1625>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S47>/SR1N_b_ENGINE_HYBD_FD_3_FD11_NewEvent_merge'
     */
    rtb_VeSR1N_b_ENGINE_HYBD_FD_3_F =
        Rte_IrvRead_SR1B_ENGINE_HYBD_FD_3_FD11_Time_VeSR1N_b_ENGINE_HYBD_FD_3_FD11_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S1625>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S47>/SR1N_b_ENGINE_HYBD_FD_3_FD11_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_m =
        Rte_IrvRead_SR1B_ENGINE_HYBD_FD_3_FD11_Time_VeSR1N_b_ENGINE_HYBD_FD_3_FD11_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S1625>/ENGINE_HYBD_FD_3_FD11_Time' incorporates:
     *  EnablePort: '<S1644>/Enable'
     */
    /* Logic: '<S1625>/Logical Operator1' incorporates:
     *  Constant: '<S1645>/Calib'
     */
    if (rtb_VeSR1N_b_ENGINE_HYBD_FD_3_F && (KeSR1B_b_ENGINE_HYBD_FD_3_FD11_Enbl))
    {
        /* Gain: '<S1644>/Gain2' incorporates:
         *  Constant: '<S1644>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_dw = false;

        /* Logic: '<S1646>/Logical Operator' incorporates:
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_CRC_Failg'
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_E2E_Faild'
         *  Logic: '<S1647>/Logical Operator'
         *  Logic: '<S1648>/Logical Operator'
         *  Logic: '<S1649>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD11_) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_p));

        /* Switch: '<S1646>/Switch5' incorporates:
         *  DataStoreRead: '<S1644>/VeSR1N_b_EngCltTmp_SNA_Faild'
         *  Logic: '<S1646>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_EngCltTmp_SNA_Faild))
        {
            /* Switch: '<S1646>/Switch5' incorporates:
             *  UnitDelay: '<S1646>/Unit Delay'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_b4r;
        }
        else
        {
            /* Switch: '<S1646>/Switch5' incorporates:
             *  DataStoreRead: '<S1644>/DataStore_VeSR1N_T_EngCltTmp_FD11'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.VeSR1N_T_EngCltTmp_FD11;
        }

        /* End of Switch: '<S1646>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_EngCltTmp_FD11' incorporates:
         *  DataTypeConversion: '<S1644>/Data Type Conversion'
         *  Switch: '<S1646>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_EngCltTmp_FD11_Value(((float32)rtb_Switch5_h) -
            40.0F);

        /* Switch: '<S1649>/Switch5' incorporates:
         *  DataStoreRead: '<S1644>/VeSR1N_b_ECM_AirflowRequest_SNA_Faild'
         *  Logic: '<S1649>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_ECM_AirflowRequest_SNA))
        {
            /* Switch: '<S1649>/Switch5' incorporates:
             *  UnitDelay: '<S1649>/Unit Delay'
             */
            rtb_Switch5_pb = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ae1;
        }
        else
        {
            /* Switch: '<S1649>/Switch5' incorporates:
             *  DataStoreRead: '<S1644>/VeSR1N_Pct_ECM_AirflowRequest'
             */
            rtb_Switch5_pb = SR1B_BLUEN_ac_DW.VeSR1N_Pct_ECM_AirflowRequest;
        }

        /* End of Switch: '<S1649>/Switch5' */

        /* Outport: '<Root>/VeSR1B_Pct_ECM_AirflowRequest' incorporates:
         *  DataTypeConversion: '<S1644>/Data Type Conversion1'
         *  Switch: '<S1649>/Switch5'
         */
        (void)Rte_Write_VeSR1B_Pct_ECM_AirflowRequest_Value((float32)
            rtb_Switch5_pb);

        /* Switch: '<S1650>/Switch5' incorporates:
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_CRC_Failg'
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_E2E_Faild'
         *  Logic: '<S1650>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD11_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_p))
        {
            /* Switch: '<S1650>/Switch5' incorporates:
             *  UnitDelay: '<S1650>/Unit Delay'
             */
            rtb_Switch5_ckf = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pg;
        }
        else
        {
            /* Switch: '<S1650>/Switch5' incorporates:
             *  DataStoreRead: '<S1644>/DataStore_VeSR1N_b_EngCltTmpV_FD11'
             */
            rtb_Switch5_ckf = SR1B_BLUEN_ac_DW.VeSR1N_b_EngCltTmpV_FD11;
        }

        /* End of Switch: '<S1650>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_EngCltTmpV_FD11' incorporates:
         *  DataTypeConversion: '<S1644>/Data Type Conversion2'
         *  Switch: '<S1650>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_EngCltTmpV_FD11_Value(((sint32)rtb_Switch5_ckf)
            != 0);

        /* Switch: '<S1651>/Switch5' incorporates:
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_CRC_Failg'
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_E2E_Faild'
         *  Logic: '<S1651>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD11_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_p))
        {
            /* Switch: '<S1651>/Switch5' incorporates:
             *  UnitDelay: '<S1651>/Unit Delay'
             */
            rtb_Switch5_do = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fzl;
        }
        else
        {
            /* Switch: '<S1651>/Switch5' incorporates:
             *  DataStoreRead: '<S1644>/DataStore_VeSR1N_b_EngOutofFuel'
             */
            rtb_Switch5_do = SR1B_BLUEN_ac_DW.VeSR1N_b_EngOutofFuel;
        }

        /* End of Switch: '<S1651>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_EngOutofFuel' incorporates:
         *  DataTypeConversion: '<S1644>/Data Type Conversion3'
         *  Switch: '<S1651>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_EngOutofFuel_Value(((sint32)rtb_Switch5_do) !=
            0);

        /* Switch: '<S1652>/Switch5' incorporates:
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_CRC_Failg'
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_E2E_Faild'
         *  Logic: '<S1652>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD11_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_p))
        {
            /* Switch: '<S1652>/Switch5' incorporates:
             *  UnitDelay: '<S1652>/Unit Delay'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_p0;
        }
        else
        {
            /* Switch: '<S1652>/Switch5' incorporates:
             *  DataStoreRead: '<S1644>/DataStore_VeSR1N_n_EngSpd_FD11'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.VeSR1N_n_EngSpd_FD11;
        }

        /* End of Switch: '<S1652>/Switch5' */

        /* Outport: '<Root>/VeSR1B_n_EngSpd_FD11' incorporates:
         *  DataTypeConversion: '<S1644>/Data Type Conversion4'
         *  Switch: '<S1652>/Switch5'
         */
        (void)Rte_Write_VeSR1B_n_EngSpd_FD11_Value(((float32)rtb_Switch5_d) *
            0.125F);

        /* Switch: '<S1647>/Switch5' incorporates:
         *  DataStoreRead: '<S1644>/VeSR1N_b_EngSpdStat_SNA_Faild'
         *  Logic: '<S1647>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_EngSpdStat_SNA_Faild))
        {
            /* Switch: '<S1647>/Switch5' incorporates:
             *  UnitDelay: '<S1647>/Unit Delay'
             */
            rtb_Switch5_i5 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_g0j;
        }
        else
        {
            /* Switch: '<S1647>/Switch5' incorporates:
             *  DataStoreRead: '<S1644>/DataStore_VeSR1N_y_EngSpdStat_FD11'
             */
            rtb_Switch5_i5 = SR1B_BLUEN_ac_DW.VeSR1N_y_EngSpdStat_FD11;
        }

        /* End of Switch: '<S1647>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_EngSpdStat_FD11' incorporates:
         *  DataTypeConversion: '<S1644>/Data Type Conversion5'
         *  Switch: '<S1647>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_EngSpdStat_FD11_Value(rtb_Switch5_i5);

        /* Switch: '<S1653>/Switch5' incorporates:
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_CRC_Failg'
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_E2E_Faild'
         *  Logic: '<S1653>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD11_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_p))
        {
            /* Switch: '<S1653>/Switch5' incorporates:
             *  UnitDelay: '<S1653>/Unit Delay'
             */
            rtb_Switch5_cxa = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_erl;
        }
        else
        {
            /* Switch: '<S1653>/Switch5' incorporates:
             *  DataStoreRead: '<S1644>/DataStore_VeSR1N_n_MaxEngSpdCap'
             */
            rtb_Switch5_cxa = SR1B_BLUEN_ac_DW.VeSR1N_n_MaxEngSpdCap;
        }

        /* End of Switch: '<S1653>/Switch5' */

        /* Outport: '<Root>/VeSR1B_n_MaxEngSpdCap' incorporates:
         *  DataTypeConversion: '<S1644>/Data Type Conversion6'
         *  Switch: '<S1653>/Switch5'
         */
        (void)Rte_Write_VeSR1B_n_MaxEngSpdCap_Value((float32)rtb_Switch5_cxa);

        /* Switch: '<S1654>/Switch5' incorporates:
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_CRC_Failg'
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_E2E_Faild'
         *  Logic: '<S1654>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD11_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_p))
        {
            /* Switch: '<S1654>/Switch5' incorporates:
             *  UnitDelay: '<S1654>/Unit Delay'
             */
            rtb_Switch5_jx = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cns;
        }
        else
        {
            /* Switch: '<S1654>/Switch5' incorporates:
             *  DataStoreRead: '<S1644>/DataStore_VeSR1N_n_MinEngSpdCap'
             */
            rtb_Switch5_jx = SR1B_BLUEN_ac_DW.VeSR1N_n_MinEngSpdCap;
        }

        /* End of Switch: '<S1654>/Switch5' */

        /* Outport: '<Root>/VeSR1B_n_MinEngSpdCap' incorporates:
         *  DataTypeConversion: '<S1644>/Data Type Conversion7'
         *  Switch: '<S1654>/Switch5'
         */
        (void)Rte_Write_VeSR1B_n_MinEngSpdCap_Value((float32)rtb_Switch5_jx);

        /* Switch: '<S1648>/Switch5' incorporates:
         *  DataStoreRead: '<S1644>/VeSR1N_b_PECP_PumpFlowReq_SNA_Faild'
         *  Logic: '<S1648>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PECP_PumpFlowReq_SNA_F))
        {
            /* Switch: '<S1648>/Switch5' incorporates:
             *  UnitDelay: '<S1648>/Unit Delay'
             */
            rtb_Switch5_bcy = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_k1y;
        }
        else
        {
            /* Switch: '<S1648>/Switch5' incorporates:
             *  DataStoreRead: '<S1644>/DataStore_VeSR1N_Pct_PECP_PumpFlowReq'
             */
            rtb_Switch5_bcy = SR1B_BLUEN_ac_DW.VeSR1N_Pct_PECP_PumpFlowReq;
        }

        /* End of Switch: '<S1648>/Switch5' */

        /* Outport: '<Root>/VeSR1B_Pct_PECP_PumpFlowReq' incorporates:
         *  DataTypeConversion: '<S1644>/Data Type Conversion8'
         *  Switch: '<S1648>/Switch5'
         */
        (void)Rte_Write_VeSR1B_Pct_PECP_PumpFlowReq_Value((float32)
            rtb_Switch5_bcy);

        /* Switch: '<S1655>/Switch5' incorporates:
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_CRC_Failg'
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_E2E_Faild'
         *  Logic: '<S1655>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD11_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_p))
        {
            /* Switch: '<S1655>/Switch5' incorporates:
             *  UnitDelay: '<S1655>/Unit Delay'
             */
            rtb_Switch5_lg = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lk;
        }
        else
        {
            /* Switch: '<S1655>/Switch5' incorporates:
             *  DataStoreRead: '<S1644>/DataStore_VeSR1N_b_ServiceHybSys'
             */
            rtb_Switch5_lg = SR1B_BLUEN_ac_DW.VeSR1N_b_ServiceHybSys;
        }

        /* End of Switch: '<S1655>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_ServiceHybSys' incorporates:
         *  DataTypeConversion: '<S1644>/Data Type Conversion9'
         *  Switch: '<S1655>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_ServiceHybSys_Value(((sint32)rtb_Switch5_lg) !=
            0);

        /* Outport: '<Root>/VeSR1B_y_EngCltTmp_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_CRC_Faild'
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_E2E_Faild'
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_MC_Faild'
         *  DataStoreRead: '<S1644>/VeSR1N_b_EngCltTmp_SNA_Faild'
         *  Product: '<S1646>/Product'
         *  Product: '<S1646>/Product1'
         *  Product: '<S1646>/Product2'
         *  Product: '<S1646>/Product3'
         *  Product: '<S1646>/Product4'
         *  Sum: '<S1646>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngCltTmp_FD11_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_m ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_c
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_EngCltTmp_SNA_Faild ? 1 : 0) *
                      8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_p ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EngSpdStat_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_CRC_Faild'
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_E2E_Faild'
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_MC_Faild'
         *  DataStoreRead: '<S1644>/VeSR1N_b_EngSpdStat_SNA_Faild'
         *  Product: '<S1647>/Product'
         *  Product: '<S1647>/Product1'
         *  Product: '<S1647>/Product2'
         *  Product: '<S1647>/Product3'
         *  Product: '<S1647>/Product4'
         *  Sum: '<S1647>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngSpdStat_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_m ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_c ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_EngSpdStat_SNA_Faild ?
                                1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_p ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PECP_PumpFlowReq_SigSts' incorporates:
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_CRC_Faild'
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_E2E_Faild'
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_MC_Faild'
         *  DataStoreRead: '<S1644>/VeSR1N_b_PECP_PumpFlowReq_SNA_Faild'
         *  Product: '<S1648>/Product'
         *  Product: '<S1648>/Product1'
         *  Product: '<S1648>/Product2'
         *  Product: '<S1648>/Product3'
         *  Product: '<S1648>/Product4'
         *  Sum: '<S1648>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PECP_PumpFlowReq_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_m ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_c ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_PECP_PumpFlowReq_SNA_F
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_p ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_ECM_AirflowRequest_SigSts' incorporates:
         *  DataStoreRead: '<S1644>/VeSR1N_b_ECM_AirflowRequest_SNA_Faild'
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_CRC_Faild'
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_E2E_Faild'
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_MC_Faild'
         *  Product: '<S1649>/Product'
         *  Product: '<S1649>/Product1'
         *  Product: '<S1649>/Product2'
         *  Product: '<S1649>/Product3'
         *  Product: '<S1649>/Product4'
         *  Sum: '<S1649>/Add'
         */
        (void)Rte_Write_VeSR1B_y_ECM_AirflowRequest_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_m ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_c ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_ECM_AirflowRequest_SNA
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_p ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EngCltTmpV_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_CRC_Faild'
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_E2E_Faild'
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_MC_Faild'
         *  Product: '<S1650>/Product'
         *  Product: '<S1650>/Product1'
         *  Product: '<S1650>/Product2'
         *  Product: '<S1650>/Product4'
         *  Sum: '<S1650>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngCltTmpV_FD11_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_m ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_c
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_p ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EngOutofFuel_SigSts' incorporates:
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_CRC_Faild'
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_E2E_Faild'
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_MC_Faild'
         *  Product: '<S1651>/Product'
         *  Product: '<S1651>/Product1'
         *  Product: '<S1651>/Product2'
         *  Product: '<S1651>/Product4'
         *  Sum: '<S1651>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngOutofFuel_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_m ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_c
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_p ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EngSpd_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_CRC_Faild'
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_E2E_Faild'
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_MC_Faild'
         *  Product: '<S1652>/Product'
         *  Product: '<S1652>/Product1'
         *  Product: '<S1652>/Product2'
         *  Product: '<S1652>/Product4'
         *  Sum: '<S1652>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngSpd_FD11_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_m ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_c
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_p ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MaxEngSpdCap_SigSts' incorporates:
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_CRC_Faild'
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_E2E_Faild'
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_MC_Faild'
         *  Product: '<S1653>/Product'
         *  Product: '<S1653>/Product1'
         *  Product: '<S1653>/Product2'
         *  Product: '<S1653>/Product4'
         *  Sum: '<S1653>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MaxEngSpdCap_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_m ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_c
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_p ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MinEngSpdCap_SigSts' incorporates:
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_CRC_Faild'
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_E2E_Faild'
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_MC_Faild'
         *  Product: '<S1654>/Product'
         *  Product: '<S1654>/Product1'
         *  Product: '<S1654>/Product2'
         *  Product: '<S1654>/Product4'
         *  Sum: '<S1654>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MinEngSpdCap_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_m ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_c
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_p ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_ServiceHybSys_SigSts' incorporates:
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_CRC_Faild'
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_E2E_Faild'
         *  DataStoreRead: '<S1644>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_MC_Faild'
         *  Product: '<S1655>/Product'
         *  Product: '<S1655>/Product1'
         *  Product: '<S1655>/Product2'
         *  Product: '<S1655>/Product4'
         *  Sum: '<S1655>/Add'
         */
        (void)Rte_Write_VeSR1B_y_ServiceHybSys_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_m ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_c
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_p ? 1 : 0)
                      * 16)))));

        /* Update for UnitDelay: '<S1646>/Unit Delay' incorporates:
         *  Switch: '<S1646>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_b4r = rtb_Switch5_h;

        /* Update for UnitDelay: '<S1649>/Unit Delay' incorporates:
         *  Switch: '<S1649>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ae1 = rtb_Switch5_pb;

        /* Update for UnitDelay: '<S1650>/Unit Delay' incorporates:
         *  Switch: '<S1650>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pg = rtb_Switch5_ckf;

        /* Update for UnitDelay: '<S1651>/Unit Delay' incorporates:
         *  Switch: '<S1651>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fzl = rtb_Switch5_do;

        /* Update for UnitDelay: '<S1652>/Unit Delay' incorporates:
         *  Switch: '<S1652>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_p0 = rtb_Switch5_d;

        /* Update for UnitDelay: '<S1647>/Unit Delay' incorporates:
         *  Switch: '<S1647>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_g0j = rtb_Switch5_i5;

        /* Update for UnitDelay: '<S1653>/Unit Delay' incorporates:
         *  Switch: '<S1653>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_erl = rtb_Switch5_cxa;

        /* Update for UnitDelay: '<S1654>/Unit Delay' incorporates:
         *  Switch: '<S1654>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cns = rtb_Switch5_jx;

        /* Update for UnitDelay: '<S1648>/Unit Delay' incorporates:
         *  Switch: '<S1648>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_k1y = rtb_Switch5_bcy;

        /* Update for UnitDelay: '<S1655>/Unit Delay' incorporates:
         *  Switch: '<S1655>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lk = rtb_Switch5_lg;
    }

    /* End of Logic: '<S1625>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S1625>/ENGINE_HYBD_FD_3_FD11_Time' */

    /* Merge: '<S47>/SR1N_b_ENGINE_HYBD_FD_3_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1625>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_HYBD_FD_3_FD11_Time_VeSR1N_b_ENGINE_HYBD_FD_3_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_dw);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_ENGINE_HYBD_FD_3_FD11_Pkt' */
}

/* Model step function for TID50 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_ENGINE_HYBD_FD_4_FD11_Time(void)
                           /* Explicit Task: TESR1B_ENGINE_HYBD_FD_4_FD11_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_ENGINE_HYBD_FD_4_F;
    uint16 rtb_Switch5_f;
    uint16 rtb_Switch5_gt;
    uint16 rtb_Switch5_oqe;
    uint16 rtb_Switch5_pm;
    uint8 rtb_Switch5_as;
    uint8 rtb_Switch5_i2;
    uint8 rtb_Switch5_ikx;
    uint8 rtb_Switch5_nn;
    uint8 rtb_Switch5_nw;
    boolean rtb_TmpSignalConversionAtVeSR_i;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_ENGINE_HYBD_FD_4_FD11_Pkt' incorporates:
     *  SubSystem: '<S48>/ENGINE_HYBD_FD_4_FD11_Time'
     */
    /* SignalConversion generated from: '<S1658>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S48>/SR1N_b_ENGINE_HYBD_FD_4_FD11_NewEvent_merge'
     */
    rtb_VeSR1N_b_ENGINE_HYBD_FD_4_F =
        Rte_IrvRead_SR1B_ENGINE_HYBD_FD_4_FD11_Time_VeSR1N_b_ENGINE_HYBD_FD_4_FD11_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S1658>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S48>/SR1N_b_ENGINE_HYBD_FD_4_FD11_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_i =
        Rte_IrvRead_SR1B_ENGINE_HYBD_FD_4_FD11_Time_VeSR1N_b_ENGINE_HYBD_FD_4_FD11_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S1658>/ENGINE_HYBD_FD_4_FD11_Time' incorporates:
     *  EnablePort: '<S1677>/Enable'
     */
    /* Logic: '<S1658>/Logical Operator1' incorporates:
     *  Constant: '<S1678>/Calib'
     */
    if (rtb_VeSR1N_b_ENGINE_HYBD_FD_4_F && (KeSR1B_b_ENGINE_HYBD_FD_4_FD11_Enbl))
    {
        /* Gain: '<S1677>/Gain2' incorporates:
         *  Constant: '<S1677>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_pt = false;

        /* Switch: '<S1685>/Switch5' incorporates:
         *  DataStoreRead: '<S1677>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_CRC_Failg'
         *  DataStoreRead: '<S1677>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_E2E_Faild'
         *  Logic: '<S1685>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD11_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD1_e))
        {
            /* Switch: '<S1685>/Switch5' incorporates:
             *  UnitDelay: '<S1685>/Unit Delay'
             */
            rtb_Switch5_as = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hwv;
        }
        else
        {
            /* Switch: '<S1685>/Switch5' incorporates:
             *  DataStoreRead: '<S1677>/DataStore_VeSR1N_b_CatTempMaint'
             */
            rtb_Switch5_as = SR1B_BLUEN_ac_DW.VeSR1N_b_CatTempMaint;
        }

        /* End of Switch: '<S1685>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_CatTempMaint' incorporates:
         *  DataTypeConversion: '<S1677>/Data Type Conversion'
         *  Switch: '<S1685>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_CatTempMaint_Value(((sint32)rtb_Switch5_as) !=
            0);

        /* Switch: '<S1684>/Switch5' incorporates:
         *  DataStoreRead: '<S1677>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_CRC_Failg'
         *  DataStoreRead: '<S1677>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_E2E_Faild'
         *  Logic: '<S1684>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD11_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD1_e))
        {
            /* Switch: '<S1684>/Switch5' incorporates:
             *  UnitDelay: '<S1684>/Unit Delay'
             */
            rtb_Switch5_ikx = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ff;
        }
        else
        {
            /* Switch: '<S1684>/Switch5' incorporates:
             *  DataStoreRead: '<S1677>/VeSR1N_b_CatHtgStateActive'
             */
            rtb_Switch5_ikx = SR1B_BLUEN_ac_DW.VeSR1N_b_CatHtgStateActive;
        }

        /* End of Switch: '<S1684>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_CatHtgStateActive' incorporates:
         *  DataTypeConversion: '<S1677>/Data Type Conversion1'
         *  Switch: '<S1684>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_CatHtgStateActive_Value(((sint32)
            rtb_Switch5_ikx) != 0);

        /* Logic: '<S1679>/Logical Operator' incorporates:
         *  DataStoreRead: '<S1677>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_CRC_Failg'
         *  DataStoreRead: '<S1677>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_E2E_Faild'
         *  Logic: '<S1680>/Logical Operator'
         *  Logic: '<S1681>/Logical Operator'
         *  Logic: '<S1682>/Logical Operator'
         *  Logic: '<S1683>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD11_) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD1_e));

        /* Switch: '<S1679>/Switch5' incorporates:
         *  DataStoreRead: '<S1677>/VeSR1N_b_EngTorqACCCapability_SNA_Faild'
         *  Logic: '<S1679>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_EngTorqACCCapability_S))
        {
            /* Switch: '<S1679>/Switch5' incorporates:
             *  UnitDelay: '<S1679>/Unit Delay'
             */
            rtb_Switch5_i2 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lw0;
        }
        else
        {
            /* Switch: '<S1679>/Switch5' incorporates:
             *  DataStoreRead: '<S1677>/DataStore_VeSR1N_M_EngTorqACCCapability'
             */
            rtb_Switch5_i2 = SR1B_BLUEN_ac_DW.VeSR1N_M_EngTorqACCCapability;
        }

        /* End of Switch: '<S1679>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_EngTorqACCCapability' incorporates:
         *  DataTypeConversion: '<S1677>/Data Type Conversion2'
         *  Switch: '<S1679>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_EngTorqACCCapability_Value(((float32)
            rtb_Switch5_i2) * 0.32F);

        /* Switch: '<S1686>/Switch5' incorporates:
         *  DataStoreRead: '<S1677>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_CRC_Failg'
         *  DataStoreRead: '<S1677>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_E2E_Faild'
         *  Logic: '<S1686>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD11_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD1_e))
        {
            /* Switch: '<S1686>/Switch5' incorporates:
             *  UnitDelay: '<S1686>/Unit Delay'
             */
            rtb_Switch5_nw = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lj;
        }
        else
        {
            /* Switch: '<S1686>/Switch5' incorporates:
             *  DataStoreRead: '<S1677>/DataStore_VeSR1N_y_EngTorqCapbltyFrmCntr'
             */
            rtb_Switch5_nw = SR1B_BLUEN_ac_DW.VeSR1N_y_EngTorqCapbltyFrmCntr;
        }

        /* End of Switch: '<S1686>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_EngTorqCapbltyFrmCntr' incorporates:
         *  DataTypeConversion: '<S1677>/Data Type Conversion3'
         *  Switch: '<S1686>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_EngTorqCapbltyFrmCntr_Value(rtb_Switch5_nw);

        /* Switch: '<S1680>/Switch5' incorporates:
         *  DataStoreRead: '<S1677>/VeSR1N_b_EngTorqCapbltyMaxOffTorq_SNA_Faild'
         *  Logic: '<S1680>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_EngTorqCapbltyMaxOffTo))
        {
            /* Switch: '<S1680>/Switch5' incorporates:
             *  UnitDelay: '<S1680>/Unit Delay'
             */
            rtb_Switch5_pm = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_od;
        }
        else
        {
            /* Switch: '<S1680>/Switch5' incorporates:
             *  DataStoreRead: '<S1677>/DataStore_VeSR1N_M_EngTrqCapbltyMaxOffTrq'
             */
            rtb_Switch5_pm = SR1B_BLUEN_ac_DW.VeSR1N_M_EngTrqCapbltyMaxOffTrq;
        }

        /* End of Switch: '<S1680>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_EngTrqCapbltyMaxOffTrq' incorporates:
         *  DataTypeConversion: '<S1677>/Data Type Conversion4'
         *  Switch: '<S1680>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_EngTrqCapbltyMaxOffTrq_Value((((float32)
            rtb_Switch5_pm) * 0.32F) - 300.16F);

        /* Switch: '<S1681>/Switch5' incorporates:
         *  DataStoreRead: '<S1677>/VeSR1N_b_EngTorqCapbltyMaxTorq_SNA_Faild'
         *  Logic: '<S1681>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_EngTorqCapbltyMaxTorq_))
        {
            /* Switch: '<S1681>/Switch5' incorporates:
             *  UnitDelay: '<S1681>/Unit Delay'
             */
            rtb_Switch5_f = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fcx;
        }
        else
        {
            /* Switch: '<S1681>/Switch5' incorporates:
             *  DataStoreRead: '<S1677>/DataStore_VeSR1N_M_EngTorqCapbltyMaxTorq'
             */
            rtb_Switch5_f = SR1B_BLUEN_ac_DW.VeSR1N_M_EngTorqCapbltyMaxTorq;
        }

        /* End of Switch: '<S1681>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_EngTorqCapbltyMaxTorq' incorporates:
         *  DataTypeConversion: '<S1677>/Data Type Conversion5'
         *  Switch: '<S1681>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_EngTorqCapbltyMaxTorq_Value((((float32)
            rtb_Switch5_f) * 0.32F) - 300.16F);

        /* Switch: '<S1682>/Switch5' incorporates:
         *  DataStoreRead: '<S1677>/VeSR1N_b_EngTorqCapbltyMinRunTorq_SNA_Faild'
         *  Logic: '<S1682>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_EngTorqCapbltyMinRunTo))
        {
            /* Switch: '<S1682>/Switch5' incorporates:
             *  UnitDelay: '<S1682>/Unit Delay'
             */
            rtb_Switch5_oqe = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jdy;
        }
        else
        {
            /* Switch: '<S1682>/Switch5' incorporates:
             *  DataStoreRead: '<S1677>/DataStore_VeSR1N_M_EngTrqCapbltyMinRunTrq'
             */
            rtb_Switch5_oqe = SR1B_BLUEN_ac_DW.VeSR1N_M_EngTrqCapbltyMinRunTrq;
        }

        /* End of Switch: '<S1682>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_EngTrqCapbltyMinRunTrq' incorporates:
         *  DataTypeConversion: '<S1677>/Data Type Conversion6'
         *  Switch: '<S1682>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_EngTrqCapbltyMinRunTrq_Value((((float32)
            rtb_Switch5_oqe) * 0.32F) - 300.16F);

        /* Switch: '<S1683>/Switch5' incorporates:
         *  DataStoreRead: '<S1677>/VeSR1N_b_EngTorqCapbltyMinTorq_SNA_Faild'
         *  Logic: '<S1683>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_EngTorqCapbltyMinTorq_))
        {
            /* Switch: '<S1683>/Switch5' incorporates:
             *  UnitDelay: '<S1683>/Unit Delay'
             */
            rtb_Switch5_gt = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bn;
        }
        else
        {
            /* Switch: '<S1683>/Switch5' incorporates:
             *  DataStoreRead: '<S1677>/DataStore_VeSR1N_M_EngTorqCapbltyMinTorq'
             */
            rtb_Switch5_gt = SR1B_BLUEN_ac_DW.VeSR1N_M_EngTorqCapbltyMinTorq;
        }

        /* End of Switch: '<S1683>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_EngTorqCapbltyMinTorq' incorporates:
         *  DataTypeConversion: '<S1677>/Data Type Conversion7'
         *  Switch: '<S1683>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_EngTorqCapbltyMinTorq_Value((((float32)
            rtb_Switch5_gt) * 0.32F) - 300.16F);

        /* Switch: '<S1687>/Switch5' incorporates:
         *  DataStoreRead: '<S1677>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_CRC_Failg'
         *  DataStoreRead: '<S1677>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_E2E_Faild'
         *  Logic: '<S1687>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD11_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD1_e))
        {
            /* Switch: '<S1687>/Switch5' incorporates:
             *  UnitDelay: '<S1687>/Unit Delay'
             */
            rtb_Switch5_nn = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ir;
        }
        else
        {
            /* Switch: '<S1687>/Switch5' incorporates:
             *  DataStoreRead: '<S1677>/DataStore_VeSR1N_n_EngTrqCapbltyRefEngSpd'
             */
            rtb_Switch5_nn = SR1B_BLUEN_ac_DW.VeSR1N_n_EngTrqCapbltyRefEngSpd;
        }

        /* End of Switch: '<S1687>/Switch5' */

        /* Outport: '<Root>/VeSR1B_n_EngTrqCapbltyRefEngSpd' incorporates:
         *  DataTypeConversion: '<S1677>/Data Type Conversion8'
         *  Switch: '<S1687>/Switch5'
         */
        (void)Rte_Write_VeSR1B_n_EngTrqCapbltyRefEngSpd_Value(((float32)
            rtb_Switch5_nn) * 32.0F);

        /* Outport: '<Root>/VeSR1B_y_EngTorqACCCapability_SigSts' incorporates:
         *  DataStoreRead: '<S1677>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_CRC_Faild'
         *  DataStoreRead: '<S1677>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_E2E_Faild'
         *  DataStoreRead: '<S1677>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_MC_Faild'
         *  DataStoreRead: '<S1677>/VeSR1N_b_EngTorqACCCapability_SNA_Faild'
         *  Product: '<S1679>/Product'
         *  Product: '<S1679>/Product1'
         *  Product: '<S1679>/Product2'
         *  Product: '<S1679>/Product3'
         *  Product: '<S1679>/Product4'
         *  Sum: '<S1679>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngTorqACCCapability_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD1_j ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD1_g ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_EngTorqACCCapability_S
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD1_e ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EngTrqCapbltyMaxOffTrq_SigSts' incorporates:
         *  DataStoreRead: '<S1677>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_CRC_Faild'
         *  DataStoreRead: '<S1677>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_E2E_Faild'
         *  DataStoreRead: '<S1677>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_MC_Faild'
         *  DataStoreRead: '<S1677>/VeSR1N_b_EngTorqCapbltyMaxOffTorq_SNA_Faild'
         *  Product: '<S1680>/Product'
         *  Product: '<S1680>/Product1'
         *  Product: '<S1680>/Product2'
         *  Product: '<S1680>/Product3'
         *  Product: '<S1680>/Product4'
         *  Sum: '<S1680>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngTrqCapbltyMaxOffTrq_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD1_j ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD1_g ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_EngTorqCapbltyMaxOffTo
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD1_e ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EngTorqCapbltyMaxTorq_SigSts' incorporates:
         *  DataStoreRead: '<S1677>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_CRC_Faild'
         *  DataStoreRead: '<S1677>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_E2E_Faild'
         *  DataStoreRead: '<S1677>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_MC_Faild'
         *  DataStoreRead: '<S1677>/VeSR1N_b_EngTorqCapbltyMaxTorq_SNA_Faild'
         *  Product: '<S1681>/Product'
         *  Product: '<S1681>/Product1'
         *  Product: '<S1681>/Product2'
         *  Product: '<S1681>/Product3'
         *  Product: '<S1681>/Product4'
         *  Sum: '<S1681>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngTorqCapbltyMaxTorq_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD1_j ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD1_g ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_EngTorqCapbltyMaxTorq_
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD1_e ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EngTrqCapbltyMinRunTrq_SigSts' incorporates:
         *  DataStoreRead: '<S1677>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_CRC_Faild'
         *  DataStoreRead: '<S1677>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_E2E_Faild'
         *  DataStoreRead: '<S1677>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_MC_Faild'
         *  DataStoreRead: '<S1677>/VeSR1N_b_EngTorqCapbltyMinRunTorq_SNA_Faild'
         *  Product: '<S1682>/Product'
         *  Product: '<S1682>/Product1'
         *  Product: '<S1682>/Product2'
         *  Product: '<S1682>/Product3'
         *  Product: '<S1682>/Product4'
         *  Sum: '<S1682>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngTrqCapbltyMinRunTrq_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD1_j ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD1_g ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_EngTorqCapbltyMinRunTo
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD1_e ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EngTorqCapbltyMinTorq_SigSts' incorporates:
         *  DataStoreRead: '<S1677>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_CRC_Faild'
         *  DataStoreRead: '<S1677>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_E2E_Faild'
         *  DataStoreRead: '<S1677>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_MC_Faild'
         *  DataStoreRead: '<S1677>/VeSR1N_b_EngTorqCapbltyMinTorq_SNA_Faild'
         *  Product: '<S1683>/Product'
         *  Product: '<S1683>/Product1'
         *  Product: '<S1683>/Product2'
         *  Product: '<S1683>/Product3'
         *  Product: '<S1683>/Product4'
         *  Sum: '<S1683>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngTorqCapbltyMinTorq_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD1_j ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD1_g ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_EngTorqCapbltyMinTorq_
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD1_e ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_CatHtgStateActive_SigSts' incorporates:
         *  DataStoreRead: '<S1677>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_CRC_Faild'
         *  DataStoreRead: '<S1677>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_E2E_Faild'
         *  DataStoreRead: '<S1677>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_MC_Faild'
         *  Product: '<S1684>/Product'
         *  Product: '<S1684>/Product1'
         *  Product: '<S1684>/Product2'
         *  Product: '<S1684>/Product4'
         *  Sum: '<S1684>/Add'
         */
        (void)Rte_Write_VeSR1B_y_CatHtgStateActive_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD1_j ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD1_g ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD1_e ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_CatTempMaint_SigSts' incorporates:
         *  DataStoreRead: '<S1677>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_CRC_Faild'
         *  DataStoreRead: '<S1677>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_E2E_Faild'
         *  DataStoreRead: '<S1677>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_MC_Faild'
         *  Product: '<S1685>/Product'
         *  Product: '<S1685>/Product1'
         *  Product: '<S1685>/Product2'
         *  Product: '<S1685>/Product4'
         *  Sum: '<S1685>/Add'
         */
        (void)Rte_Write_VeSR1B_y_CatTempMaint_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD1_j ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD1_g
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD1_e ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EngTorqCapbltyFrmCntr_SigSts' incorporates:
         *  DataStoreRead: '<S1677>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_CRC_Faild'
         *  DataStoreRead: '<S1677>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_E2E_Faild'
         *  DataStoreRead: '<S1677>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_MC_Faild'
         *  Product: '<S1686>/Product'
         *  Product: '<S1686>/Product1'
         *  Product: '<S1686>/Product2'
         *  Product: '<S1686>/Product4'
         *  Sum: '<S1686>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngTorqCapbltyFrmCntr_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD1_j ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD1_g ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD1_e ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EngTrqCapbltyRefEngSpd_SigSts' incorporates:
         *  DataStoreRead: '<S1677>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_CRC_Faild'
         *  DataStoreRead: '<S1677>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_E2E_Faild'
         *  DataStoreRead: '<S1677>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_MC_Faild'
         *  Product: '<S1687>/Product'
         *  Product: '<S1687>/Product1'
         *  Product: '<S1687>/Product2'
         *  Product: '<S1687>/Product4'
         *  Sum: '<S1687>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngTrqCapbltyRefEngSpd_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD1_j ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD1_g ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD1_e ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S1685>/Unit Delay' incorporates:
         *  Switch: '<S1685>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hwv = rtb_Switch5_as;

        /* Update for UnitDelay: '<S1684>/Unit Delay' incorporates:
         *  Switch: '<S1684>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ff = rtb_Switch5_ikx;

        /* Update for UnitDelay: '<S1679>/Unit Delay' incorporates:
         *  Switch: '<S1679>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lw0 = rtb_Switch5_i2;

        /* Update for UnitDelay: '<S1686>/Unit Delay' incorporates:
         *  Switch: '<S1686>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lj = rtb_Switch5_nw;

        /* Update for UnitDelay: '<S1680>/Unit Delay' incorporates:
         *  Switch: '<S1680>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_od = rtb_Switch5_pm;

        /* Update for UnitDelay: '<S1681>/Unit Delay' incorporates:
         *  Switch: '<S1681>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fcx = rtb_Switch5_f;

        /* Update for UnitDelay: '<S1682>/Unit Delay' incorporates:
         *  Switch: '<S1682>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jdy = rtb_Switch5_oqe;

        /* Update for UnitDelay: '<S1683>/Unit Delay' incorporates:
         *  Switch: '<S1683>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bn = rtb_Switch5_gt;

        /* Update for UnitDelay: '<S1687>/Unit Delay' incorporates:
         *  Switch: '<S1687>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ir = rtb_Switch5_nn;
    }

    /* End of Logic: '<S1658>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S1658>/ENGINE_HYBD_FD_4_FD11_Time' */

    /* Merge: '<S48>/SR1N_b_ENGINE_HYBD_FD_4_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1658>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_HYBD_FD_4_FD11_Time_VeSR1N_b_ENGINE_HYBD_FD_4_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_pt);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_ENGINE_HYBD_FD_4_FD11_Pkt' */
}

/* Model step function for TID51 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_EPS_FD_1_FD14_Time(void)
                                   /* Explicit Task: TESR1B_EPS_FD_1_FD14_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_EPS_FD_1_FD14_NewE;
    uint16 rtb_Switch5_l3;
    uint16 rtb_Switch5_po1;
    boolean rtb_TmpSignalConversionAtVeSR_a;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_EPS_FD_1_FD14_Pkt' incorporates:
     *  SubSystem: '<S49>/EPS_FD_1_FD14_Time'
     */
    /* SignalConversion generated from: '<S1690>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S49>/SR1N_b_EPS_FD_1_FD14_NewEvent_merge'
     */
    rtb_VeSR1N_b_EPS_FD_1_FD14_NewE =
        Rte_IrvRead_SR1B_EPS_FD_1_FD14_Time_VeSR1N_b_EPS_FD_1_FD14_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S1690>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S49>/SR1N_b_EPS_FD_1_FD14_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_a =
        Rte_IrvRead_SR1B_EPS_FD_1_FD14_Time_VeSR1N_b_EPS_FD_1_FD14_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S1690>/EPS_FD_1_FD14_Time' incorporates:
     *  EnablePort: '<S1709>/Enable'
     */
    /* Logic: '<S1690>/Logical Operator1' incorporates:
     *  Constant: '<S1710>/Calib'
     */
    if (rtb_VeSR1N_b_EPS_FD_1_FD14_NewE && (KeSR1B_b_EPS_FD_1_FD14_Enbl))
    {
        /* Gain: '<S1709>/Gain2' incorporates:
         *  Constant: '<S1709>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_a = false;

        /* Logic: '<S1711>/Logical Operator' incorporates:
         *  DataStoreRead: '<S1709>/VeSR1N_b_EPS_FD_1_FD14_CRC_Failg'
         *  DataStoreRead: '<S1709>/VeSR1N_b_EPS_FD_1_FD14_E2E_Faild'
         *  Logic: '<S1712>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_EPS_FD_1_FD14_CRC_Fail) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_EPS_FD_1_FD14_E2E_Fail));

        /* Switch: '<S1711>/Switch5' incorporates:
         *  DataStoreRead: '<S1709>/VeSR1N_b_LwsSpeed_SNA_Faild'
         *  Logic: '<S1711>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_LwsSpeed_SNA_Faild))
        {
            /* Switch: '<S1711>/Switch5' incorporates:
             *  UnitDelay: '<S1711>/Unit Delay'
             */
            rtb_Switch5_po1 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jul;
        }
        else
        {
            /* Switch: '<S1711>/Switch5' incorporates:
             *  DataStoreRead: '<S1709>/DataStore_VeSR1N_dphi_LwsSpeed_FD14'
             */
            rtb_Switch5_po1 = SR1B_BLUEN_ac_DW.VeSR1N_dphi_LwsSpeed_FD14;
        }

        /* End of Switch: '<S1711>/Switch5' */

        /* Outport: '<Root>/VeSR1B_dphi_LwsSpeed_FD14' incorporates:
         *  DataTypeConversion: '<S1709>/Data Type Conversion'
         *  Switch: '<S1711>/Switch5'
         */
        (void)Rte_Write_VeSR1B_dphi_LwsSpeed_FD14_Value(((float32)
            rtb_Switch5_po1) - 2000.0F);

        /* Switch: '<S1712>/Switch5' incorporates:
         *  DataStoreRead: '<S1709>/VeSR1N_b_LwsAngle_SNA_Faild'
         *  Logic: '<S1712>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_LwsAngle_SNA_Faild))
        {
            /* Switch: '<S1712>/Switch5' incorporates:
             *  UnitDelay: '<S1712>/Unit Delay'
             */
            rtb_Switch5_l3 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gw;
        }
        else
        {
            /* Switch: '<S1712>/Switch5' incorporates:
             *  DataStoreRead: '<S1709>/VeSR1N_phi_LwsAngle_FD14'
             */
            rtb_Switch5_l3 = SR1B_BLUEN_ac_DW.VeSR1N_phi_LwsAngle_FD14;
        }

        /* End of Switch: '<S1712>/Switch5' */

        /* Outport: '<Root>/VeSR1B_phi_LwsAngle_FD14' incorporates:
         *  DataTypeConversion: '<S1709>/Data Type Conversion1'
         *  Switch: '<S1712>/Switch5'
         */
        (void)Rte_Write_VeSR1B_phi_LwsAngle_FD14_Value((((float32)rtb_Switch5_l3)
            * 0.1F) - 720.0F);

        /* Outport: '<Root>/VeSR1B_y_LwsSpeed_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1709>/VeSR1N_b_EPS_FD_1_FD14_CRC_Faild'
         *  DataStoreRead: '<S1709>/VeSR1N_b_EPS_FD_1_FD14_E2E_Faild'
         *  DataStoreRead: '<S1709>/VeSR1N_b_EPS_FD_1_FD14_MC_Faild'
         *  DataStoreRead: '<S1709>/VeSR1N_b_LwsSpeed_SNA_Faild'
         *  Product: '<S1711>/Product'
         *  Product: '<S1711>/Product1'
         *  Product: '<S1711>/Product2'
         *  Product: '<S1711>/Product3'
         *  Product: '<S1711>/Product4'
         *  Sum: '<S1711>/Add'
         */
        (void)Rte_Write_VeSR1B_y_LwsSpeed_FD14_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_EPS_FD_1_FD14_CRC_Fa_h ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_EPS_FD_1_FD14_MC_Faild
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_LwsSpeed_SNA_Faild ? 1 : 0) * 8))))
            + ((uint32)((sint32)
                        ((SR1B_BLUEN_ac_DW.VeSR1N_b_EPS_FD_1_FD14_E2E_Fail ? 1 :
                          0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_LwsAngle_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1709>/VeSR1N_b_EPS_FD_1_FD14_CRC_Faild'
         *  DataStoreRead: '<S1709>/VeSR1N_b_EPS_FD_1_FD14_E2E_Faild'
         *  DataStoreRead: '<S1709>/VeSR1N_b_EPS_FD_1_FD14_MC_Faild'
         *  DataStoreRead: '<S1709>/VeSR1N_b_LwsAngle_SNA_Faild'
         *  Product: '<S1712>/Product'
         *  Product: '<S1712>/Product1'
         *  Product: '<S1712>/Product2'
         *  Product: '<S1712>/Product3'
         *  Product: '<S1712>/Product4'
         *  Sum: '<S1712>/Add'
         */
        (void)Rte_Write_VeSR1B_y_LwsAngle_FD14_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_EPS_FD_1_FD14_CRC_Fa_h ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_EPS_FD_1_FD14_MC_Faild
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_LwsAngle_SNA_Faild ? 1 : 0) * 8))))
            + ((uint32)((sint32)
                        ((SR1B_BLUEN_ac_DW.VeSR1N_b_EPS_FD_1_FD14_E2E_Fail ? 1 :
                          0) * 16)))));

        /* Update for UnitDelay: '<S1711>/Unit Delay' incorporates:
         *  Switch: '<S1711>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jul = rtb_Switch5_po1;

        /* Update for UnitDelay: '<S1712>/Unit Delay' incorporates:
         *  Switch: '<S1712>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gw = rtb_Switch5_l3;
    }

    /* End of Logic: '<S1690>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S1690>/EPS_FD_1_FD14_Time' */

    /* Merge: '<S49>/SR1N_b_EPS_FD_1_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1690>/VeSR1N_b_EPS_FD_1_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_EPS_FD_1_FD14_Time_VeSR1N_b_EPS_FD_1_FD14_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_a);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_EPS_FD_1_FD14_Pkt' */
}

/* Model step function for TID52 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_FOTA_MASTER_FD3_Time(void)
                                 /* Explicit Task: TESR1B_FOTA_MASTER_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_FOTA_MASTER_FD3_Ne;
    uint8 rtb_Switch5_cx;
    uint8 rtb_Switch5_dwy;
    boolean rtb_TmpSignalConversionAtVeSR_g;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_FOTA_MASTER_FD3_Pkt' incorporates:
     *  SubSystem: '<S50>/FOTA_MASTER_FD3_Time'
     */
    /* SignalConversion generated from: '<S1715>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S50>/SR1N_b_FOTA_MASTER_FD3_NewEvent_merge'
     */
    rtb_VeSR1N_b_FOTA_MASTER_FD3_Ne =
        Rte_IrvRead_SR1B_FOTA_MASTER_FD3_Time_VeSR1N_b_FOTA_MASTER_FD3_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S1715>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S50>/SR1N_b_FOTA_MASTER_FD3_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_g =
        Rte_IrvRead_SR1B_FOTA_MASTER_FD3_Time_VeSR1N_b_FOTA_MASTER_FD3_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S1715>/FOTA_MASTER_FD3_Time' incorporates:
     *  EnablePort: '<S1734>/Enable'
     */
    /* Logic: '<S1715>/Logical Operator1' incorporates:
     *  Constant: '<S1735>/Calib'
     */
    if (rtb_VeSR1N_b_FOTA_MASTER_FD3_Ne && (KeSR1B_b_FOTA_MASTER_FD3_Enbl))
    {
        /* Gain: '<S1734>/Gain2' incorporates:
         *  Constant: '<S1734>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_ej = false;

        /* Switch: '<S1737>/Switch5' incorporates:
         *  DataStoreRead: '<S1734>/VeSR1N_b_FOTA_MASTER_FD3_CRC_Failg'
         *  DataStoreRead: '<S1734>/VeSR1N_b_FOTA_MASTER_FD3_E2E_Faild'
         *  Logic: '<S1737>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_FOTA_MASTER_FD3_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_FOTA_MASTER_FD3_E2E_Fa))
        {
            /* Switch: '<S1737>/Switch5' incorporates:
             *  UnitDelay: '<S1737>/Unit Delay'
             */
            rtb_Switch5_cx = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mxz;
        }
        else
        {
            /* Switch: '<S1737>/Switch5' incorporates:
             *  DataStoreRead: '<S1734>/DataStore_VeSR1N_y_FOTA_Installation_Sts'
             */
            rtb_Switch5_cx = SR1B_BLUEN_ac_DW.VeSR1N_y_FOTA_Installation_Sts;
        }

        /* End of Switch: '<S1737>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_FOTA_Installation_Sts' incorporates:
         *  DataTypeConversion: '<S1734>/Data Type Conversion'
         *  Switch: '<S1737>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_FOTA_Installation_Sts_Value(rtb_Switch5_cx);

        /* Switch: '<S1736>/Switch5' incorporates:
         *  DataStoreRead: '<S1734>/VeSR1N_b_FOTA_MASTER_FD3_CRC_Failg'
         *  DataStoreRead: '<S1734>/VeSR1N_b_FOTA_MASTER_FD3_E2E_Faild'
         *  Logic: '<S1736>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_FOTA_MASTER_FD3_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_FOTA_MASTER_FD3_E2E_Fa))
        {
            /* Switch: '<S1736>/Switch5' incorporates:
             *  UnitDelay: '<S1736>/Unit Delay'
             */
            rtb_Switch5_dwy = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fdj;
        }
        else
        {
            /* Switch: '<S1736>/Switch5' incorporates:
             *  DataStoreRead: '<S1734>/VeSR1N_y_FOTA_Install_Type'
             */
            rtb_Switch5_dwy = SR1B_BLUEN_ac_DW.VeSR1N_y_FOTA_Install_Type;
        }

        /* End of Switch: '<S1736>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_FOTA_Install_Type' incorporates:
         *  DataTypeConversion: '<S1734>/Data Type Conversion1'
         *  Switch: '<S1736>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_FOTA_Install_Type_Value(rtb_Switch5_dwy);

        /* Outport: '<Root>/VeSR1B_y_FOTA_Install_Type_SigSts' incorporates:
         *  DataStoreRead: '<S1734>/VeSR1N_b_FOTA_MASTER_FD3_CRC_Faild'
         *  DataStoreRead: '<S1734>/VeSR1N_b_FOTA_MASTER_FD3_E2E_Faild'
         *  DataStoreRead: '<S1734>/VeSR1N_b_FOTA_MASTER_FD3_MC_Faild'
         *  Product: '<S1736>/Product'
         *  Product: '<S1736>/Product1'
         *  Product: '<S1736>/Product2'
         *  Product: '<S1736>/Product4'
         *  Sum: '<S1736>/Add'
         */
        (void)Rte_Write_VeSR1B_y_FOTA_Install_Type_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_FOTA_MASTER_FD3_CRC__f ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_FOTA_MASTER_FD3_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_FOTA_MASTER_FD3_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_FOTA_Installation_Sts_SigSts' incorporates:
         *  DataStoreRead: '<S1734>/VeSR1N_b_FOTA_MASTER_FD3_CRC_Faild'
         *  DataStoreRead: '<S1734>/VeSR1N_b_FOTA_MASTER_FD3_E2E_Faild'
         *  DataStoreRead: '<S1734>/VeSR1N_b_FOTA_MASTER_FD3_MC_Faild'
         *  Product: '<S1737>/Product'
         *  Product: '<S1737>/Product1'
         *  Product: '<S1737>/Product2'
         *  Product: '<S1737>/Product4'
         *  Sum: '<S1737>/Add'
         */
        (void)Rte_Write_VeSR1B_y_FOTA_Installation_Sts_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_FOTA_MASTER_FD3_CRC__f ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_FOTA_MASTER_FD3_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_FOTA_MASTER_FD3_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S1737>/Unit Delay' incorporates:
         *  Switch: '<S1737>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mxz = rtb_Switch5_cx;

        /* Update for UnitDelay: '<S1736>/Unit Delay' incorporates:
         *  Switch: '<S1736>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fdj = rtb_Switch5_dwy;
    }

    /* End of Logic: '<S1715>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S1715>/FOTA_MASTER_FD3_Time' */

    /* Merge: '<S50>/SR1N_b_FOTA_MASTER_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1715>/VeSR1N_b_FOTA_MASTER_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_FOTA_MASTER_FD3_Time_VeSR1N_b_FOTA_MASTER_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_ej);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_FOTA_MASTER_FD3_Pkt' */
}

/* Model step function for TID53 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_IBS3_DATA_1_FD3_Time(void)
                                 /* Explicit Task: TESR1B_IBS3_DATA_1_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_IBS3_DATA_1_FD3_Ne;
    uint16 rtb_Switch5_czh;
    uint16 rtb_Switch5_hh;
    uint8 rtb_Switch5_av;
    uint8 rtb_Switch5_bv0;
    uint8 rtb_Switch5_dx;
    uint8 rtb_Switch5_hk;
    uint8 rtb_Switch5_md;
    uint8 rtb_Switch5_mr;
    boolean rtb_TmpSignalConversionAtVeSR_g;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_IBS3_DATA_1_FD3_Pkt' incorporates:
     *  SubSystem: '<S52>/IBS3_DATA_1_FD3_Time'
     */
    /* SignalConversion generated from: '<S1742>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S52>/SR1N_b_IBS3_DATA_1_FD3_NewEvent_merge'
     */
    rtb_VeSR1N_b_IBS3_DATA_1_FD3_Ne =
        Rte_IrvRead_SR1B_IBS3_DATA_1_FD3_Time_VeSR1N_b_IBS3_DATA_1_FD3_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S1742>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S52>/SR1N_b_IBS3_DATA_1_FD3_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_g =
        Rte_IrvRead_SR1B_IBS3_DATA_1_FD3_Time_VeSR1N_b_IBS3_DATA_1_FD3_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S1742>/IBS3_DATA_1_FD3_Time' incorporates:
     *  EnablePort: '<S1761>/Enable'
     */
    /* Logic: '<S1742>/Logical Operator1' incorporates:
     *  Constant: '<S1762>/Calib'
     */
    if (rtb_VeSR1N_b_IBS3_DATA_1_FD3_Ne && (KeSR1B_b_IBS3_DATA_1_FD3_Enbl))
    {
        /* Gain: '<S1761>/Gain2' incorporates:
         *  Constant: '<S1761>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_iq = false;

        /* Switch: '<S1767>/Switch5' incorporates:
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_DATA_1_FD3_CRC_Failg'
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_DATA_1_FD3_E2E_Faild'
         *  Logic: '<S1767>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_E2E_Fa))
        {
            /* Switch: '<S1767>/Switch5' incorporates:
             *  UnitDelay: '<S1767>/Unit Delay'
             */
            rtb_Switch5_mr = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nel;
        }
        else
        {
            /* Switch: '<S1767>/Switch5' incorporates:
             *  DataStoreRead: '<S1761>/DataStore_VeSR1N_b_IBS3_Error_Internal'
             */
            rtb_Switch5_mr = SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_Error_Internal;
        }

        /* End of Switch: '<S1767>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_IBS3_Error_Internal' incorporates:
         *  DataTypeConversion: '<S1761>/Data Type Conversion'
         *  Switch: '<S1767>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_IBS3_Error_Internal_Value(((sint32)
            rtb_Switch5_mr) != 0);

        /* Switch: '<S1766>/Switch5' incorporates:
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_DATA_1_FD3_CRC_Failg'
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_DATA_1_FD3_E2E_Faild'
         *  Logic: '<S1766>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_E2E_Fa))
        {
            /* Switch: '<S1766>/Switch5' incorporates:
             *  UnitDelay: '<S1766>/Unit Delay'
             */
            rtb_Switch5_bv0 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kwz;
        }
        else
        {
            /* Switch: '<S1766>/Switch5' incorporates:
             *  DataStoreRead: '<S1761>/VeSR1N_b_CurrBattFailStatus'
             */
            rtb_Switch5_bv0 = SR1B_BLUEN_ac_DW.VeSR1N_b_CurrBattFailStatus;
        }

        /* End of Switch: '<S1766>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_CurrBattFailStatus' incorporates:
         *  DataTypeConversion: '<S1761>/Data Type Conversion1'
         *  Switch: '<S1766>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_CurrBattFailStatus_Value(((sint32)
            rtb_Switch5_bv0) != 0);

        /* Logic: '<S1763>/Logical Operator' incorporates:
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_DATA_1_FD3_CRC_Failg'
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_DATA_1_FD3_E2E_Faild'
         *  Logic: '<S1764>/Logical Operator'
         *  Logic: '<S1765>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_CRC_Fa) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_E2E_Fa));

        /* Switch: '<S1763>/Switch5' incorporates:
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_Ibatt_SNA_Faild'
         *  Logic: '<S1763>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_Ibatt_SNA_Faild))
        {
            /* Switch: '<S1763>/Switch5' incorporates:
             *  UnitDelay: '<S1763>/Unit Delay'
             */
            rtb_Switch5_czh = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mc;
        }
        else
        {
            /* Switch: '<S1763>/Switch5' incorporates:
             *  DataStoreRead: '<S1761>/DataStore_VeSR1N_I_IBS3_Ibatt'
             */
            rtb_Switch5_czh = SR1B_BLUEN_ac_DW.VeSR1N_I_IBS3_Ibatt;
        }

        /* End of Switch: '<S1763>/Switch5' */

        /* Outport: '<Root>/VeSR1B_I_IBS3_Ibatt' incorporates:
         *  DataTypeConversion: '<S1761>/Data Type Conversion2'
         *  Switch: '<S1763>/Switch5'
         */
        (void)Rte_Write_VeSR1B_I_IBS3_Ibatt_Value((((float32)rtb_Switch5_czh) *
            0.02F) - 1000.0F);

        /* Switch: '<S1768>/Switch5' incorporates:
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_DATA_1_FD3_CRC_Failg'
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_DATA_1_FD3_E2E_Faild'
         *  Logic: '<S1768>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_E2E_Fa))
        {
            /* Switch: '<S1768>/Switch5' incorporates:
             *  UnitDelay: '<S1768>/Unit Delay'
             */
            rtb_Switch5_md = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_flp;
        }
        else
        {
            /* Switch: '<S1768>/Switch5' incorporates:
             *  DataStoreRead: '<S1761>/DataStore_VeSR1N_b_IBS3_SOF_V_Accuracy'
             */
            rtb_Switch5_md = SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_SOF_V_Accuracy;
        }

        /* End of Switch: '<S1768>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_IBS3_SOF_V_Accuracy' incorporates:
         *  DataTypeConversion: '<S1761>/Data Type Conversion3'
         *  Switch: '<S1768>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_IBS3_SOF_V_Accuracy_Value(((sint32)
            rtb_Switch5_md) != 0);

        /* Switch: '<S1764>/Switch5' incorporates:
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_SOF_VC_SNA_Faild'
         *  Logic: '<S1764>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_SOF_VC_SNA_Faild))
        {
            /* Switch: '<S1764>/Switch5' incorporates:
             *  UnitDelay: '<S1764>/Unit Delay'
             */
            rtb_Switch5_hk = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mjn;
        }
        else
        {
            /* Switch: '<S1764>/Switch5' incorporates:
             *  DataStoreRead: '<S1761>/DataStore_VeSR1N_U_IBS3_SOF_VC'
             */
            rtb_Switch5_hk = SR1B_BLUEN_ac_DW.VeSR1N_U_IBS3_SOF_VC;
        }

        /* End of Switch: '<S1764>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_IBS3_SOF_VC' incorporates:
         *  DataTypeConversion: '<S1761>/Data Type Conversion4'
         *  Switch: '<S1764>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_IBS3_SOF_VC_Value((((float32)rtb_Switch5_hk) *
            0.05F) + 5.0F);

        /* Switch: '<S1765>/Switch5' incorporates:
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_Vbatt_SNA_Faild'
         *  Logic: '<S1765>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_Vbatt_SNA_Faild))
        {
            /* Switch: '<S1765>/Switch5' incorporates:
             *  UnitDelay: '<S1765>/Unit Delay'
             */
            rtb_Switch5_hh = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pq;
        }
        else
        {
            /* Switch: '<S1765>/Switch5' incorporates:
             *  DataStoreRead: '<S1761>/DataStore_VeSR1N_U_IBS3_Vbatt'
             */
            rtb_Switch5_hh = SR1B_BLUEN_ac_DW.VeSR1N_U_IBS3_Vbatt;
        }

        /* End of Switch: '<S1765>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_IBS3_Vbatt' incorporates:
         *  DataTypeConversion: '<S1761>/Data Type Conversion5'
         *  Switch: '<S1765>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_IBS3_Vbatt_Value((((float32)rtb_Switch5_hh) *
            0.025F) + 5.0F);

        /* Switch: '<S1769>/Switch5' incorporates:
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_DATA_1_FD3_CRC_Failg'
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_DATA_1_FD3_E2E_Faild'
         *  Logic: '<S1769>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_E2E_Fa))
        {
            /* Switch: '<S1769>/Switch5' incorporates:
             *  UnitDelay: '<S1769>/Unit Delay'
             */
            rtb_Switch5_dx = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gkw;
        }
        else
        {
            /* Switch: '<S1769>/Switch5' incorporates:
             *  DataStoreRead: '<S1761>/DataStore_VeSR1N_b_RsErrIBS3'
             */
            rtb_Switch5_dx = SR1B_BLUEN_ac_DW.VeSR1N_b_RsErrIBS3;
        }

        /* End of Switch: '<S1769>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_RsErrIBS3' incorporates:
         *  DataTypeConversion: '<S1761>/Data Type Conversion6'
         *  Switch: '<S1769>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_RsErrIBS3_Value(((sint32)rtb_Switch5_dx) != 0);

        /* Switch: '<S1770>/Switch5' incorporates:
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_DATA_1_FD3_CRC_Failg'
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_DATA_1_FD3_E2E_Faild'
         *  Logic: '<S1770>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_E2E_Fa))
        {
            /* Switch: '<S1770>/Switch5' incorporates:
             *  UnitDelay: '<S1770>/Unit Delay'
             */
            rtb_Switch5_av = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jsf;
        }
        else
        {
            /* Switch: '<S1770>/Switch5' incorporates:
             *  DataStoreRead: '<S1761>/DataStore_VeSR1N_b_VoltBattFailStatus'
             */
            rtb_Switch5_av = SR1B_BLUEN_ac_DW.VeSR1N_b_VoltBattFailStatus;
        }

        /* End of Switch: '<S1770>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_VoltBattFailStatus' incorporates:
         *  DataTypeConversion: '<S1761>/Data Type Conversion7'
         *  Switch: '<S1770>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_VoltBattFailStatus_Value(((sint32)
            rtb_Switch5_av) != 0);

        /* Outport: '<Root>/VeSR1B_y_IBS3_Ibatt_SigSts' incorporates:
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_DATA_1_FD3_CRC_Faild'
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_DATA_1_FD3_E2E_Faild'
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_DATA_1_FD3_MC_Faild'
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_Ibatt_SNA_Faild'
         *  Product: '<S1763>/Product'
         *  Product: '<S1763>/Product1'
         *  Product: '<S1763>/Product2'
         *  Product: '<S1763>/Product3'
         *  Product: '<S1763>/Product4'
         *  Sum: '<S1763>/Add'
         */
        (void)Rte_Write_VeSR1B_y_IBS3_Ibatt_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_CRC__l ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_MC_Fai
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_Ibatt_SNA_Faild ? 1 : 0) *
                      8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_IBS3_SOF_VC_SigSts' incorporates:
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_DATA_1_FD3_CRC_Faild'
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_DATA_1_FD3_E2E_Faild'
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_DATA_1_FD3_MC_Faild'
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_SOF_VC_SNA_Faild'
         *  Product: '<S1764>/Product'
         *  Product: '<S1764>/Product1'
         *  Product: '<S1764>/Product2'
         *  Product: '<S1764>/Product3'
         *  Product: '<S1764>/Product4'
         *  Sum: '<S1764>/Add'
         */
        (void)Rte_Write_VeSR1B_y_IBS3_SOF_VC_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_CRC__l ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_MC_Fai
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_SOF_VC_SNA_Faild ? 1 : 0) *
                      8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_IBS3_Vbatt_SigSts' incorporates:
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_DATA_1_FD3_CRC_Faild'
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_DATA_1_FD3_E2E_Faild'
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_DATA_1_FD3_MC_Faild'
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_Vbatt_SNA_Faild'
         *  Product: '<S1765>/Product'
         *  Product: '<S1765>/Product1'
         *  Product: '<S1765>/Product2'
         *  Product: '<S1765>/Product3'
         *  Product: '<S1765>/Product4'
         *  Sum: '<S1765>/Add'
         */
        (void)Rte_Write_VeSR1B_y_IBS3_Vbatt_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_CRC__l ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_MC_Fai
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_Vbatt_SNA_Faild ? 1 : 0) *
                      8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_CurrBattFailStatus_SigSts' incorporates:
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_DATA_1_FD3_CRC_Faild'
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_DATA_1_FD3_E2E_Faild'
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_DATA_1_FD3_MC_Faild'
         *  Product: '<S1766>/Product'
         *  Product: '<S1766>/Product1'
         *  Product: '<S1766>/Product2'
         *  Product: '<S1766>/Product4'
         *  Sum: '<S1766>/Add'
         */
        (void)Rte_Write_VeSR1B_y_CurrBattFailStatus_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_CRC__l ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_IBS3_Error_Internal_SigSts' incorporates:
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_DATA_1_FD3_CRC_Faild'
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_DATA_1_FD3_E2E_Faild'
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_DATA_1_FD3_MC_Faild'
         *  Product: '<S1767>/Product'
         *  Product: '<S1767>/Product1'
         *  Product: '<S1767>/Product2'
         *  Product: '<S1767>/Product4'
         *  Sum: '<S1767>/Add'
         */
        (void)Rte_Write_VeSR1B_y_IBS3_Error_Internal_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_CRC__l ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_IBS3_SOF_V_Accuracy_SigSts' incorporates:
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_DATA_1_FD3_CRC_Faild'
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_DATA_1_FD3_E2E_Faild'
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_DATA_1_FD3_MC_Faild'
         *  Product: '<S1768>/Product'
         *  Product: '<S1768>/Product1'
         *  Product: '<S1768>/Product2'
         *  Product: '<S1768>/Product4'
         *  Sum: '<S1768>/Add'
         */
        (void)Rte_Write_VeSR1B_y_IBS3_SOF_V_Accuracy_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_CRC__l ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_RsErrIBS3_SigSts' incorporates:
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_DATA_1_FD3_CRC_Faild'
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_DATA_1_FD3_E2E_Faild'
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_DATA_1_FD3_MC_Faild'
         *  Product: '<S1769>/Product'
         *  Product: '<S1769>/Product1'
         *  Product: '<S1769>/Product2'
         *  Product: '<S1769>/Product4'
         *  Sum: '<S1769>/Add'
         */
        (void)Rte_Write_VeSR1B_y_RsErrIBS3_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_CRC__l ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_MC_Fai
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_E2E_Fa ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_VoltBattFailStatus_SigSts' incorporates:
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_DATA_1_FD3_CRC_Faild'
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_DATA_1_FD3_E2E_Faild'
         *  DataStoreRead: '<S1761>/VeSR1N_b_IBS3_DATA_1_FD3_MC_Faild'
         *  Product: '<S1770>/Product'
         *  Product: '<S1770>/Product1'
         *  Product: '<S1770>/Product2'
         *  Product: '<S1770>/Product4'
         *  Sum: '<S1770>/Add'
         */
        (void)Rte_Write_VeSR1B_y_VoltBattFailStatus_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_CRC__l ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S1767>/Unit Delay' incorporates:
         *  Switch: '<S1767>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nel = rtb_Switch5_mr;

        /* Update for UnitDelay: '<S1766>/Unit Delay' incorporates:
         *  Switch: '<S1766>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kwz = rtb_Switch5_bv0;

        /* Update for UnitDelay: '<S1763>/Unit Delay' incorporates:
         *  Switch: '<S1763>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mc = rtb_Switch5_czh;

        /* Update for UnitDelay: '<S1768>/Unit Delay' incorporates:
         *  Switch: '<S1768>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_flp = rtb_Switch5_md;

        /* Update for UnitDelay: '<S1764>/Unit Delay' incorporates:
         *  Switch: '<S1764>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mjn = rtb_Switch5_hk;

        /* Update for UnitDelay: '<S1765>/Unit Delay' incorporates:
         *  Switch: '<S1765>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pq = rtb_Switch5_hh;

        /* Update for UnitDelay: '<S1769>/Unit Delay' incorporates:
         *  Switch: '<S1769>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gkw = rtb_Switch5_dx;

        /* Update for UnitDelay: '<S1770>/Unit Delay' incorporates:
         *  Switch: '<S1770>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jsf = rtb_Switch5_av;
    }

    /* End of Logic: '<S1742>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S1742>/IBS3_DATA_1_FD3_Time' */

    /* Merge: '<S52>/SR1N_b_IBS3_DATA_1_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1742>/VeSR1N_b_IBS3_DATA_1_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_IBS3_DATA_1_FD3_Time_VeSR1N_b_IBS3_DATA_1_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_iq);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_IBS3_DATA_1_FD3_Pkt' */
}

/* Model step function for TID54 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_IBS3_DATA_2_FD3_Time(void)
                                 /* Explicit Task: TESR1B_IBS3_DATA_2_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_IBS3_DATA_2_FD3_Ne;
    uint16 rtb_Switch5_ez1;
    uint16 rtb_Switch5_gcq;
    uint16 rtb_Switch5_ldf;
    uint16 rtb_Switch5_ml;
    uint8 rtb_Switch5_bir;
    uint8 rtb_Switch5_d;
    uint8 rtb_Switch5_f;
    uint8 rtb_Switch5_h;
    uint8 rtb_Switch5_hg3;
    uint8 rtb_Switch5_i5;
    uint8 rtb_Switch5_kb;
    uint8 rtb_Switch5_kg;
    uint8 rtb_Switch5_kmm;
    uint8 rtb_Switch5_ky3;
    uint8 rtb_Switch5_l4;
    uint8 rtb_Switch5_lv;
    uint8 rtb_Switch5_mp;
    uint8 rtb_Switch5_oq;
    uint8 rtb_Switch5_py;
    boolean rtb_TmpSignalConversionAtVeSR_p;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_IBS3_DATA_2_FD3_Pkt' incorporates:
     *  SubSystem: '<S53>/IBS3_DATA_2_FD3_Time'
     */
    /* SignalConversion generated from: '<S1773>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S53>/SR1N_b_IBS3_DATA_2_FD3_NewEvent_merge'
     */
    rtb_VeSR1N_b_IBS3_DATA_2_FD3_Ne =
        Rte_IrvRead_SR1B_IBS3_DATA_2_FD3_Time_VeSR1N_b_IBS3_DATA_2_FD3_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S1773>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S53>/SR1N_b_IBS3_DATA_2_FD3_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_p =
        Rte_IrvRead_SR1B_IBS3_DATA_2_FD3_Time_VeSR1N_b_IBS3_DATA_2_FD3_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S1773>/IBS3_DATA_2_FD3_Time' incorporates:
     *  EnablePort: '<S1792>/Enable'
     */
    /* Logic: '<S1773>/Logical Operator1' incorporates:
     *  Constant: '<S1793>/Calib'
     */
    if (rtb_VeSR1N_b_IBS3_DATA_2_FD3_Ne && (KeSR1B_b_IBS3_DATA_2_FD3_Enbl))
    {
        /* Gain: '<S1792>/Gain2' incorporates:
         *  Constant: '<S1792>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_h = false;

        /* Logic: '<S1794>/Logical Operator' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_CRC_Failg'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_E2E_Faild'
         *  Logic: '<S1795>/Logical Operator'
         *  Logic: '<S1796>/Logical Operator'
         *  Logic: '<S1797>/Logical Operator'
         *  Logic: '<S1798>/Logical Operator'
         *  Logic: '<S1799>/Logical Operator'
         *  Logic: '<S1800>/Logical Operator'
         *  Logic: '<S1801>/Logical Operator'
         *  Logic: '<S1802>/Logical Operator'
         *  Logic: '<S1803>/Logical Operator'
         *  Logic: '<S1804>/Logical Operator'
         *  Logic: '<S1805>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_CRC_Fa) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_E2E_Fa));

        /* Switch: '<S1794>/Switch5' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_Q_received_SNA_Faild'
         *  Logic: '<S1794>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_Q_received_SNA_Fa))
        {
            /* Switch: '<S1794>/Switch5' incorporates:
             *  UnitDelay: '<S1794>/Unit Delay'
             */
            rtb_Switch5_gcq = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dh5;
        }
        else
        {
            /* Switch: '<S1794>/Switch5' incorporates:
             *  DataStoreRead: '<S1792>/DataStore_VeSR1N_qAhr_IBS3_Q_received'
             */
            rtb_Switch5_gcq = SR1B_BLUEN_ac_DW.VeSR1N_qAhr_IBS3_Q_received;
        }

        /* End of Switch: '<S1794>/Switch5' */

        /* Outport: '<Root>/VeSR1B_qAhr_IBS3_Q_received' incorporates:
         *  DataTypeConversion: '<S1792>/Data Type Conversion'
         *  Switch: '<S1794>/Switch5'
         */
        (void)Rte_Write_VeSR1B_qAhr_IBS3_Q_received_Value(((float32)
            rtb_Switch5_gcq) * 0.125F);

        /* Switch: '<S1806>/Switch5' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_CRC_Failg'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_E2E_Faild'
         *  Logic: '<S1806>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_E2E_Fa))
        {
            /* Switch: '<S1806>/Switch5' incorporates:
             *  UnitDelay: '<S1806>/Unit Delay'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kx;
        }
        else
        {
            /* Switch: '<S1806>/Switch5' incorporates:
             *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_FLAG_DISCONNECT'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_FLAG_DISCONNECT;
        }

        /* End of Switch: '<S1806>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_IBS3_FLAG_DISCONNECT' incorporates:
         *  DataTypeConversion: '<S1792>/Data Type Conversion1'
         *  Switch: '<S1806>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_IBS3_FLAG_DISCONNECT_Value(((sint32)
            rtb_Switch5_d) != 0);

        /* Switch: '<S1809>/Switch5' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_CRC_Failg'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_E2E_Faild'
         *  Logic: '<S1809>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_E2E_Fa))
        {
            /* Switch: '<S1809>/Switch5' incorporates:
             *  UnitDelay: '<S1809>/Unit Delay'
             */
            rtb_Switch5_lv = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_a05;
        }
        else
        {
            /* Switch: '<S1809>/Switch5' incorporates:
             *  DataStoreRead: '<S1792>/DataStore_VeSR1N_b_IBS3_SOH_COR_Accuracy'
             */
            rtb_Switch5_lv = SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_SOH_COR_Accuracy;
        }

        /* End of Switch: '<S1809>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_IBS3_SOH_COR_Accuracy' incorporates:
         *  DataTypeConversion: '<S1792>/Data Type Conversion10'
         *  Switch: '<S1809>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_IBS3_SOH_COR_Accuracy_Value(((sint32)
            rtb_Switch5_lv) != 0);

        /* Switch: '<S1803>/Switch5' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_SOH_Q_SNA_Faild'
         *  Logic: '<S1803>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_SOH_Q_SNA_Faild))
        {
            /* Switch: '<S1803>/Switch5' incorporates:
             *  UnitDelay: '<S1803>/Unit Delay'
             */
            rtb_Switch5_py = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mom;
        }
        else
        {
            /* Switch: '<S1803>/Switch5' incorporates:
             *  DataStoreRead: '<S1792>/DataStore_VeSR1N_qAhr_IBS3_SOH_Q'
             */
            rtb_Switch5_py = SR1B_BLUEN_ac_DW.VeSR1N_qAhr_IBS3_SOH_Q;
        }

        /* End of Switch: '<S1803>/Switch5' */

        /* Outport: '<Root>/VeSR1B_qAhr_IBS3_SOH_Q' incorporates:
         *  DataTypeConversion: '<S1792>/Data Type Conversion11'
         *  Switch: '<S1803>/Switch5'
         */
        (void)Rte_Write_VeSR1B_qAhr_IBS3_SOH_Q_Value(((float32)rtb_Switch5_py) *
            2.0F);

        /* Switch: '<S1810>/Switch5' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_CRC_Failg'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_E2E_Faild'
         *  Logic: '<S1810>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_E2E_Fa))
        {
            /* Switch: '<S1810>/Switch5' incorporates:
             *  UnitDelay: '<S1810>/Unit Delay'
             */
            rtb_Switch5_i5 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mf;
        }
        else
        {
            /* Switch: '<S1810>/Switch5' incorporates:
             *  DataStoreRead: '<S1792>/DataStore_VeSR1N_b_IBS3_SOH_Q_Accuracy'
             */
            rtb_Switch5_i5 = SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_SOH_Q_Accuracy;
        }

        /* End of Switch: '<S1810>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_IBS3_SOH_Q_Accuracy' incorporates:
         *  DataTypeConversion: '<S1792>/Data Type Conversion12'
         *  Switch: '<S1810>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_IBS3_SOH_Q_Accuracy_Value(((sint32)
            rtb_Switch5_i5) != 0);

        /* Switch: '<S1804>/Switch5' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_SOH_SUL_SNA_Faild'
         *  Logic: '<S1804>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_SOH_SUL_SNA_Faild))
        {
            /* Switch: '<S1804>/Switch5' incorporates:
             *  UnitDelay: '<S1804>/Unit Delay'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f1p;
        }
        else
        {
            /* Switch: '<S1804>/Switch5' incorporates:
             *  DataStoreRead: '<S1792>/DataStore_VeSR1N_Pct_IBS3_SOH_SUL'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.VeSR1N_Pct_IBS3_SOH_SUL;
        }

        /* End of Switch: '<S1804>/Switch5' */

        /* Outport: '<Root>/VeSR1B_Pct_IBS3_SOH_SUL' incorporates:
         *  DataTypeConversion: '<S1792>/Data Type Conversion13'
         *  Switch: '<S1804>/Switch5'
         */
        (void)Rte_Write_VeSR1B_Pct_IBS3_SOH_SUL_Value((float32)rtb_Switch5_h);

        /* Switch: '<S1811>/Switch5' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_CRC_Failg'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_E2E_Faild'
         *  Logic: '<S1811>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_E2E_Fa))
        {
            /* Switch: '<S1811>/Switch5' incorporates:
             *  UnitDelay: '<S1811>/Unit Delay'
             */
            rtb_Switch5_bir = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_coo;
        }
        else
        {
            /* Switch: '<S1811>/Switch5' incorporates:
             *  DataStoreRead: '<S1792>/DataStore_VeSR1N_b_IBS3_SOH_SUL_Accuracy'
             */
            rtb_Switch5_bir = SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_SOH_SUL_Accuracy;
        }

        /* End of Switch: '<S1811>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_IBS3_SOH_SUL_Accuracy' incorporates:
         *  DataTypeConversion: '<S1792>/Data Type Conversion14'
         *  Switch: '<S1811>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_IBS3_SOH_SUL_Accuracy_Value(((sint32)
            rtb_Switch5_bir) != 0);

        /* Switch: '<S1805>/Switch5' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_T_BATT_SNA_Faild'
         *  Logic: '<S1805>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_T_BATT_SNA_Faild))
        {
            /* Switch: '<S1805>/Switch5' incorporates:
             *  UnitDelay: '<S1805>/Unit Delay'
             */
            rtb_Switch5_oq = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ju0;
        }
        else
        {
            /* Switch: '<S1805>/Switch5' incorporates:
             *  DataStoreRead: '<S1792>/DataStore_VeSR1N_T_IBS3_T_BATT'
             */
            rtb_Switch5_oq = SR1B_BLUEN_ac_DW.VeSR1N_T_IBS3_T_BATT;
        }

        /* End of Switch: '<S1805>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_IBS3_T_BATT' incorporates:
         *  DataTypeConversion: '<S1792>/Data Type Conversion15'
         *  Switch: '<S1805>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_IBS3_T_BATT_Value(((float32)rtb_Switch5_oq) -
            40.0F);

        /* Switch: '<S1812>/Switch5' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_CRC_Failg'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_E2E_Faild'
         *  Logic: '<S1812>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_E2E_Fa))
        {
            /* Switch: '<S1812>/Switch5' incorporates:
             *  UnitDelay: '<S1812>/Unit Delay'
             */
            rtb_Switch5_f = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_eno;
        }
        else
        {
            /* Switch: '<S1812>/Switch5' incorporates:
             *  DataStoreRead: '<S1792>/DataStore_VeSR1N_b_IBS3_TempFailStatus'
             */
            rtb_Switch5_f = SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_TempFailStatus;
        }

        /* End of Switch: '<S1812>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_IBS3_TempFailStatus' incorporates:
         *  DataTypeConversion: '<S1792>/Data Type Conversion16'
         *  Switch: '<S1812>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_IBS3_TempFailStatus_Value(((sint32)
            rtb_Switch5_f) != 0);

        /* Switch: '<S1796>/Switch5' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_Tm_Lst_Reset_Days_SNA_Faild'
         *  Logic: '<S1796>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_Tm_Lst_Reset_Days))
        {
            /* Switch: '<S1796>/Switch5' incorporates:
             *  UnitDelay: '<S1796>/Unit Delay'
             */
            rtb_Switch5_ez1 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ee;
        }
        else
        {
            /* Switch: '<S1796>/Switch5' incorporates:
             *  DataStoreRead: '<S1792>/DataStore_VeSR1N_tdy_IBS3_Tm_Lst_Reset_Days'
             */
            rtb_Switch5_ez1 = SR1B_BLUEN_ac_DW.VeSR1N_tdy_IBS3_Tm_Lst_Reset_Da;
        }

        /* End of Switch: '<S1796>/Switch5' */

        /* Outport: '<Root>/VeSR1B_tdy_IBS3_Tm_Lst_Reset_Days' incorporates:
         *  DataTypeConversion: '<S1792>/Data Type Conversion17'
         *  Switch: '<S1796>/Switch5'
         */
        (void)Rte_Write_VeSR1B_tdy_IBS3_Tm_Lst_Reset_Days_Value((float32)
            rtb_Switch5_ez1);

        /* Switch: '<S1797>/Switch5' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_Tm_Lst_Reset_Sec_SNA_Faild'
         *  Logic: '<S1797>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_Tm_Lst_Reset_Sec_))
        {
            /* Switch: '<S1797>/Switch5' incorporates:
             *  UnitDelay: '<S1797>/Unit Delay'
             */
            rtb_Switch5_ldf = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ii;
        }
        else
        {
            /* Switch: '<S1797>/Switch5' incorporates:
             *  DataStoreRead: '<S1792>/DataStore_VeSR1N_t_IBS3_Tm_Lst_Reset_Sec'
             */
            rtb_Switch5_ldf = SR1B_BLUEN_ac_DW.VeSR1N_t_IBS3_Tm_Lst_Reset_Sec;
        }

        /* End of Switch: '<S1797>/Switch5' */

        /* Outport: '<Root>/VeSR1B_t_IBS3_Tm_Lst_Reset_Sec' incorporates:
         *  DataTypeConversion: '<S1792>/Data Type Conversion18'
         *  Switch: '<S1797>/Switch5'
         */
        (void)Rte_Write_VeSR1B_t_IBS3_Tm_Lst_Reset_Sec_Value(((float32)
            rtb_Switch5_ldf) * 2.0F);

        /* Switch: '<S1795>/Switch5' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_Q_released_SNA_Faild'
         *  Logic: '<S1795>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_Q_released_SNA_Fa))
        {
            /* Switch: '<S1795>/Switch5' incorporates:
             *  UnitDelay: '<S1795>/Unit Delay'
             */
            rtb_Switch5_ml = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gxg;
        }
        else
        {
            /* Switch: '<S1795>/Switch5' incorporates:
             *  DataStoreRead: '<S1792>/DataStore_VeSR1N_qAhr_IBS3_Q_released'
             */
            rtb_Switch5_ml = SR1B_BLUEN_ac_DW.VeSR1N_qAhr_IBS3_Q_released;
        }

        /* End of Switch: '<S1795>/Switch5' */

        /* Outport: '<Root>/VeSR1B_qAhr_IBS3_Q_released' incorporates:
         *  DataTypeConversion: '<S1792>/Data Type Conversion2'
         *  Switch: '<S1795>/Switch5'
         */
        (void)Rte_Write_VeSR1B_qAhr_IBS3_Q_released_Value(((float32)
            rtb_Switch5_ml) * 0.125F);

        /* Switch: '<S1798>/Switch5' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_R_Batt_SNA_Faild'
         *  Logic: '<S1798>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_R_Batt_SNA_Faild))
        {
            /* Switch: '<S1798>/Switch5' incorporates:
             *  UnitDelay: '<S1798>/Unit Delay'
             */
            rtb_Switch5_l4 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bm5;
        }
        else
        {
            /* Switch: '<S1798>/Switch5' incorporates:
             *  DataStoreRead: '<S1792>/DataStore_VeSR1N_mR_IBS3_R_Batt'
             */
            rtb_Switch5_l4 = SR1B_BLUEN_ac_DW.VeSR1N_mR_IBS3_R_Batt;
        }

        /* End of Switch: '<S1798>/Switch5' */

        /* Outport: '<Root>/VeSR1B_mR_IBS3_R_Batt' incorporates:
         *  DataTypeConversion: '<S1792>/Data Type Conversion3'
         *  Switch: '<S1798>/Switch5'
         */
        (void)Rte_Write_VeSR1B_mR_IBS3_R_Batt_Value(((float32)rtb_Switch5_l4) *
            0.1F);

        /* Switch: '<S1799>/Switch5' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_R_Batt_25_SNA_Faild'
         *  Logic: '<S1799>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_R_Batt_25_SNA_Fai))
        {
            /* Switch: '<S1799>/Switch5' incorporates:
             *  UnitDelay: '<S1799>/Unit Delay'
             */
            rtb_Switch5_ky3 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gor;
        }
        else
        {
            /* Switch: '<S1799>/Switch5' incorporates:
             *  DataStoreRead: '<S1792>/DataStore_VeSR1N_mR_IBS3_R_Batt_25'
             */
            rtb_Switch5_ky3 = SR1B_BLUEN_ac_DW.VeSR1N_mR_IBS3_R_Batt_25;
        }

        /* End of Switch: '<S1799>/Switch5' */

        /* Outport: '<Root>/VeSR1B_mR_IBS3_R_Batt_25' incorporates:
         *  DataTypeConversion: '<S1792>/Data Type Conversion4'
         *  Switch: '<S1799>/Switch5'
         */
        (void)Rte_Write_VeSR1B_mR_IBS3_R_Batt_25_Value(((float32)rtb_Switch5_ky3)
            * 0.1F);

        /* Switch: '<S1800>/Switch5' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_SOC_SNA_Faild'
         *  Logic: '<S1800>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_SOC_SNA_Faild))
        {
            /* Switch: '<S1800>/Switch5' incorporates:
             *  UnitDelay: '<S1800>/Unit Delay'
             */
            rtb_Switch5_kmm = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_n40;
        }
        else
        {
            /* Switch: '<S1800>/Switch5' incorporates:
             *  DataStoreRead: '<S1792>/DataStore_VeSR1N_Pct_IBS3_SOC'
             */
            rtb_Switch5_kmm = SR1B_BLUEN_ac_DW.VeSR1N_Pct_IBS3_SOC;
        }

        /* End of Switch: '<S1800>/Switch5' */

        /* Outport: '<Root>/VeSR1B_Pct_IBS3_SOC' incorporates:
         *  DataTypeConversion: '<S1792>/Data Type Conversion5'
         *  Switch: '<S1800>/Switch5'
         */
        (void)Rte_Write_VeSR1B_Pct_IBS3_SOC_Value((float32)rtb_Switch5_kmm);

        /* Switch: '<S1807>/Switch5' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_CRC_Failg'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_E2E_Faild'
         *  Logic: '<S1807>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_E2E_Fa))
        {
            /* Switch: '<S1807>/Switch5' incorporates:
             *  UnitDelay: '<S1807>/Unit Delay'
             */
            rtb_Switch5_kb = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_afr;
        }
        else
        {
            /* Switch: '<S1807>/Switch5' incorporates:
             *  DataStoreRead: '<S1792>/DataStore_VeSR1N_b_IBS3_SOC_Accuracy'
             */
            rtb_Switch5_kb = SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_SOC_Accuracy;
        }

        /* End of Switch: '<S1807>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_IBS3_SOC_Accuracy' incorporates:
         *  DataTypeConversion: '<S1792>/Data Type Conversion6'
         *  Switch: '<S1807>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_IBS3_SOC_Accuracy_Value(((sint32)rtb_Switch5_kb)
            != 0);

        /* Switch: '<S1801>/Switch5' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_SOF_Q_SNA_Faild'
         *  Logic: '<S1801>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_SOF_Q_SNA_Faild))
        {
            /* Switch: '<S1801>/Switch5' incorporates:
             *  UnitDelay: '<S1801>/Unit Delay'
             */
            rtb_Switch5_hg3 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_o4b;
        }
        else
        {
            /* Switch: '<S1801>/Switch5' incorporates:
             *  DataStoreRead: '<S1792>/DataStore_VeSR1N_qAhr_IBS3_SOF_Q'
             */
            rtb_Switch5_hg3 = SR1B_BLUEN_ac_DW.VeSR1N_qAhr_IBS3_SOF_Q;
        }

        /* End of Switch: '<S1801>/Switch5' */

        /* Outport: '<Root>/VeSR1B_qAhr_IBS3_SOF_Q' incorporates:
         *  DataTypeConversion: '<S1792>/Data Type Conversion7'
         */
        (void)Rte_Write_VeSR1B_qAhr_IBS3_SOF_Q_Value((float32)rtb_Switch5_hg3);

        /* Switch: '<S1808>/Switch5' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_CRC_Failg'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_E2E_Faild'
         *  Logic: '<S1808>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_E2E_Fa))
        {
            /* Switch: '<S1808>/Switch5' incorporates:
             *  UnitDelay: '<S1808>/Unit Delay'
             */
            rtb_Switch5_mp = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l0o;
        }
        else
        {
            /* Switch: '<S1808>/Switch5' incorporates:
             *  DataStoreRead: '<S1792>/DataStore_VeSR1N_b_IBS3_SOF_Q_Accuracy'
             */
            rtb_Switch5_mp = SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_SOF_Q_Accuracy;
        }

        /* End of Switch: '<S1808>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_IBS3_SOF_Q_Accuracy' incorporates:
         *  DataTypeConversion: '<S1792>/Data Type Conversion8'
         *  Switch: '<S1808>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_IBS3_SOF_Q_Accuracy_Value(((sint32)
            rtb_Switch5_mp) != 0);

        /* Switch: '<S1802>/Switch5' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_SOH_COR_SNA_Faild'
         *  Logic: '<S1802>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_SOH_COR_SNA_Faild))
        {
            /* Switch: '<S1802>/Switch5' incorporates:
             *  UnitDelay: '<S1802>/Unit Delay'
             */
            rtb_Switch5_kg = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_n5;
        }
        else
        {
            /* Switch: '<S1802>/Switch5' incorporates:
             *  DataStoreRead: '<S1792>/DataStore_VeSR1N_Pct_IBS3_SOH_COR'
             */
            rtb_Switch5_kg = SR1B_BLUEN_ac_DW.VeSR1N_Pct_IBS3_SOH_COR;
        }

        /* End of Switch: '<S1802>/Switch5' */

        /* Outport: '<Root>/VeSR1B_Pct_IBS3_SOH_COR' incorporates:
         *  DataTypeConversion: '<S1792>/Data Type Conversion9'
         *  Switch: '<S1802>/Switch5'
         */
        (void)Rte_Write_VeSR1B_Pct_IBS3_SOH_COR_Value((float32)rtb_Switch5_kg);

        /* Outport: '<Root>/VeSR1B_y_IBS3_Q_received_SigSts' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_MC_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_Q_received_SNA_Faild'
         *  Product: '<S1794>/Product'
         *  Product: '<S1794>/Product1'
         *  Product: '<S1794>/Product2'
         *  Product: '<S1794>/Product3'
         *  Product: '<S1794>/Product4'
         *  Sum: '<S1794>/Add'
         */
        (void)Rte_Write_VeSR1B_y_IBS3_Q_received_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_CRC__k ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_Q_received_SNA_Fa
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_IBS3_Q_released_SigSts' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_MC_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_Q_released_SNA_Faild'
         *  Product: '<S1795>/Product'
         *  Product: '<S1795>/Product1'
         *  Product: '<S1795>/Product2'
         *  Product: '<S1795>/Product3'
         *  Product: '<S1795>/Product4'
         *  Sum: '<S1795>/Add'
         */
        (void)Rte_Write_VeSR1B_y_IBS3_Q_released_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_CRC__k ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_Q_released_SNA_Fa
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_IBS3_Tm_Lst_Reset_Days_SigSts' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_MC_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_Tm_Lst_Reset_Days_SNA_Faild'
         *  Product: '<S1796>/Product'
         *  Product: '<S1796>/Product1'
         *  Product: '<S1796>/Product2'
         *  Product: '<S1796>/Product3'
         *  Product: '<S1796>/Product4'
         *  Sum: '<S1796>/Add'
         */
        (void)Rte_Write_VeSR1B_y_IBS3_Tm_Lst_Reset_Days_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_CRC__k ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_Tm_Lst_Reset_Days
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_IBS3_Tm_Lst_Reset_Sec_SigSts' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_MC_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_Tm_Lst_Reset_Sec_SNA_Faild'
         *  Product: '<S1797>/Product'
         *  Product: '<S1797>/Product1'
         *  Product: '<S1797>/Product2'
         *  Product: '<S1797>/Product3'
         *  Product: '<S1797>/Product4'
         *  Sum: '<S1797>/Add'
         */
        (void)Rte_Write_VeSR1B_y_IBS3_Tm_Lst_Reset_Sec_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_CRC__k ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_Tm_Lst_Reset_Sec_
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_IBS3_R_Batt_SigSts' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_MC_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_R_Batt_SNA_Faild'
         *  Product: '<S1798>/Product'
         *  Product: '<S1798>/Product1'
         *  Product: '<S1798>/Product2'
         *  Product: '<S1798>/Product3'
         *  Product: '<S1798>/Product4'
         *  Sum: '<S1798>/Add'
         */
        (void)Rte_Write_VeSR1B_y_IBS3_R_Batt_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_CRC__k ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_MC_Fai
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_R_Batt_SNA_Faild ? 1 : 0) *
                      8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_IBS3_R_Batt_25_SigSts' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_MC_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_R_Batt_25_SNA_Faild'
         *  Product: '<S1799>/Product'
         *  Product: '<S1799>/Product1'
         *  Product: '<S1799>/Product2'
         *  Product: '<S1799>/Product3'
         *  Product: '<S1799>/Product4'
         *  Sum: '<S1799>/Add'
         */
        (void)Rte_Write_VeSR1B_y_IBS3_R_Batt_25_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_CRC__k ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_MC_Fai
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_R_Batt_25_SNA_Fai ? 1 : 0)
                      * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_IBS3_SOC_SigSts' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_MC_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_SOC_SNA_Faild'
         *  Product: '<S1800>/Product'
         *  Product: '<S1800>/Product1'
         *  Product: '<S1800>/Product2'
         *  Product: '<S1800>/Product3'
         *  Product: '<S1800>/Product4'
         *  Sum: '<S1800>/Add'
         */
        (void)Rte_Write_VeSR1B_y_IBS3_SOC_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_CRC__k ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_MC_Fai
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_SOC_SNA_Faild ? 1 : 0) * 8))))
            + ((uint32)((sint32)
                        ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_E2E_Fa ? 1 :
                          0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_IBS3_SOF_Q_SigSts' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_MC_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_SOF_Q_SNA_Faild'
         *  Product: '<S1801>/Product'
         *  Product: '<S1801>/Product1'
         *  Product: '<S1801>/Product2'
         *  Product: '<S1801>/Product3'
         *  Product: '<S1801>/Product4'
         *  Sum: '<S1801>/Add'
         */
        (void)Rte_Write_VeSR1B_y_IBS3_SOF_Q_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_CRC__k ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_MC_Fai
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_SOF_Q_SNA_Faild ? 1 : 0) *
                      8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_IBS3_SOH_COR_SigSts' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_MC_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_SOH_COR_SNA_Faild'
         *  Product: '<S1802>/Product'
         *  Product: '<S1802>/Product1'
         *  Product: '<S1802>/Product2'
         *  Product: '<S1802>/Product3'
         *  Product: '<S1802>/Product4'
         *  Sum: '<S1802>/Add'
         */
        (void)Rte_Write_VeSR1B_y_IBS3_SOH_COR_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_CRC__k ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_MC_Fai
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_SOH_COR_SNA_Faild ? 1 : 0)
                      * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_IBS3_SOH_Q_SigSts' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_MC_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_SOH_Q_SNA_Faild'
         *  Product: '<S1803>/Product'
         *  Product: '<S1803>/Product1'
         *  Product: '<S1803>/Product2'
         *  Product: '<S1803>/Product3'
         *  Product: '<S1803>/Product4'
         *  Sum: '<S1803>/Add'
         */
        (void)Rte_Write_VeSR1B_y_IBS3_SOH_Q_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_CRC__k ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_MC_Fai
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_SOH_Q_SNA_Faild ? 1 : 0) *
                      8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_IBS3_SOH_SUL_SigSts' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_MC_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_SOH_SUL_SNA_Faild'
         *  Product: '<S1804>/Product'
         *  Product: '<S1804>/Product1'
         *  Product: '<S1804>/Product2'
         *  Product: '<S1804>/Product3'
         *  Product: '<S1804>/Product4'
         *  Sum: '<S1804>/Add'
         */
        (void)Rte_Write_VeSR1B_y_IBS3_SOH_SUL_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_CRC__k ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_MC_Fai
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_SOH_SUL_SNA_Faild ? 1 : 0)
                      * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_IBS3_T_BATT_SigSts' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_MC_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_T_BATT_SNA_Faild'
         *  Product: '<S1805>/Product'
         *  Product: '<S1805>/Product1'
         *  Product: '<S1805>/Product2'
         *  Product: '<S1805>/Product3'
         *  Product: '<S1805>/Product4'
         *  Sum: '<S1805>/Add'
         */
        (void)Rte_Write_VeSR1B_y_IBS3_T_BATT_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_CRC__k ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_MC_Fai
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_T_BATT_SNA_Faild ? 1 : 0) *
                      8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_IBS3_FLAG_DISCONNECT_SigSts' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_MC_Faild'
         *  Product: '<S1806>/Product'
         *  Product: '<S1806>/Product1'
         *  Product: '<S1806>/Product2'
         *  Product: '<S1806>/Product4'
         *  Sum: '<S1806>/Add'
         */
        (void)Rte_Write_VeSR1B_y_IBS3_FLAG_DISCONNECT_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_CRC__k ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_IBS3_SOC_Accuracy_SigSts' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_MC_Faild'
         *  Product: '<S1807>/Product'
         *  Product: '<S1807>/Product1'
         *  Product: '<S1807>/Product2'
         *  Product: '<S1807>/Product4'
         *  Sum: '<S1807>/Add'
         */
        (void)Rte_Write_VeSR1B_y_IBS3_SOC_Accuracy_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_CRC__k ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_IBS3_SOF_Q_Accuracy_SigSts' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_MC_Faild'
         *  Product: '<S1808>/Product'
         *  Product: '<S1808>/Product1'
         *  Product: '<S1808>/Product2'
         *  Product: '<S1808>/Product4'
         *  Sum: '<S1808>/Add'
         */
        (void)Rte_Write_VeSR1B_y_IBS3_SOF_Q_Accuracy_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_CRC__k ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_IBS3_SOH_COR_Accuracy_SigSts' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_MC_Faild'
         *  Product: '<S1809>/Product'
         *  Product: '<S1809>/Product1'
         *  Product: '<S1809>/Product2'
         *  Product: '<S1809>/Product4'
         *  Sum: '<S1809>/Add'
         */
        (void)Rte_Write_VeSR1B_y_IBS3_SOH_COR_Accuracy_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_CRC__k ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_IBS3_SOH_Q_Accuracy_SigSts' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_MC_Faild'
         *  Product: '<S1810>/Product'
         *  Product: '<S1810>/Product1'
         *  Product: '<S1810>/Product2'
         *  Product: '<S1810>/Product4'
         *  Sum: '<S1810>/Add'
         */
        (void)Rte_Write_VeSR1B_y_IBS3_SOH_Q_Accuracy_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_CRC__k ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_IBS3_SOH_SUL_Accuracy_SigSts' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_MC_Faild'
         *  Product: '<S1811>/Product'
         *  Product: '<S1811>/Product1'
         *  Product: '<S1811>/Product2'
         *  Product: '<S1811>/Product4'
         *  Sum: '<S1811>/Add'
         */
        (void)Rte_Write_VeSR1B_y_IBS3_SOH_SUL_Accuracy_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_CRC__k ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_IBS3_TempFailStatus_SigSts' incorporates:
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_CRC_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_E2E_Faild'
         *  DataStoreRead: '<S1792>/VeSR1N_b_IBS3_DATA_2_FD3_MC_Faild'
         *  Product: '<S1812>/Product'
         *  Product: '<S1812>/Product1'
         *  Product: '<S1812>/Product2'
         *  Product: '<S1812>/Product4'
         *  Sum: '<S1812>/Add'
         */
        (void)Rte_Write_VeSR1B_y_IBS3_TempFailStatus_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_CRC__k ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S1794>/Unit Delay' incorporates:
         *  Switch: '<S1794>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dh5 = rtb_Switch5_gcq;

        /* Update for UnitDelay: '<S1806>/Unit Delay' incorporates:
         *  Switch: '<S1806>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kx = rtb_Switch5_d;

        /* Update for UnitDelay: '<S1809>/Unit Delay' incorporates:
         *  Switch: '<S1809>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_a05 = rtb_Switch5_lv;

        /* Update for UnitDelay: '<S1803>/Unit Delay' incorporates:
         *  Switch: '<S1803>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mom = rtb_Switch5_py;

        /* Update for UnitDelay: '<S1810>/Unit Delay' incorporates:
         *  Switch: '<S1810>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mf = rtb_Switch5_i5;

        /* Update for UnitDelay: '<S1804>/Unit Delay' incorporates:
         *  Switch: '<S1804>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f1p = rtb_Switch5_h;

        /* Update for UnitDelay: '<S1811>/Unit Delay' incorporates:
         *  Switch: '<S1811>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_coo = rtb_Switch5_bir;

        /* Update for UnitDelay: '<S1805>/Unit Delay' incorporates:
         *  Switch: '<S1805>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ju0 = rtb_Switch5_oq;

        /* Update for UnitDelay: '<S1812>/Unit Delay' incorporates:
         *  Switch: '<S1812>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_eno = rtb_Switch5_f;

        /* Update for UnitDelay: '<S1796>/Unit Delay' incorporates:
         *  Switch: '<S1796>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ee = rtb_Switch5_ez1;

        /* Update for UnitDelay: '<S1797>/Unit Delay' incorporates:
         *  Switch: '<S1797>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ii = rtb_Switch5_ldf;

        /* Update for UnitDelay: '<S1795>/Unit Delay' incorporates:
         *  Switch: '<S1795>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gxg = rtb_Switch5_ml;

        /* Update for UnitDelay: '<S1798>/Unit Delay' incorporates:
         *  Switch: '<S1798>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bm5 = rtb_Switch5_l4;

        /* Update for UnitDelay: '<S1799>/Unit Delay' incorporates:
         *  Switch: '<S1799>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gor = rtb_Switch5_ky3;

        /* Update for UnitDelay: '<S1800>/Unit Delay' incorporates:
         *  Switch: '<S1800>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_n40 = rtb_Switch5_kmm;

        /* Update for UnitDelay: '<S1807>/Unit Delay' incorporates:
         *  Switch: '<S1807>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_afr = rtb_Switch5_kb;

        /* Update for UnitDelay: '<S1801>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_o4b = rtb_Switch5_hg3;

        /* Update for UnitDelay: '<S1808>/Unit Delay' incorporates:
         *  Switch: '<S1808>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l0o = rtb_Switch5_mp;

        /* Update for UnitDelay: '<S1802>/Unit Delay' incorporates:
         *  Switch: '<S1802>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_n5 = rtb_Switch5_kg;
    }

    /* End of Logic: '<S1773>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S1773>/IBS3_DATA_2_FD3_Time' */

    /* Merge: '<S53>/SR1N_b_IBS3_DATA_2_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1773>/VeSR1N_b_IBS3_DATA_2_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_IBS3_DATA_2_FD3_Time_VeSR1N_b_IBS3_DATA_2_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_h);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_IBS3_DATA_2_FD3_Pkt' */
}

/* Model step function for TID55 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_IMPACT_INFO_FD14_Time(void)
                                /* Explicit Task: TESR1B_IMPACT_INFO_FD14_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_IMPACT_INFO_FD14_N;
    uint8 rtb_Switch5_byu;
    uint8 rtb_Switch5_pc2;
    boolean rtb_TmpSignalConversionAtVeSR_a;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_IMPACT_INFO_FD14_Pkt' incorporates:
     *  SubSystem: '<S55>/IMPACT_INFO_FD14_Time'
     */
    /* SignalConversion generated from: '<S1846>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S55>/SR1N_b_IMPACT_INFO_FD14_NewEvent_merge'
     */
    rtb_VeSR1N_b_IMPACT_INFO_FD14_N =
        Rte_IrvRead_SR1B_IMPACT_INFO_FD14_Time_VeSR1N_b_IMPACT_INFO_FD14_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S1846>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S55>/SR1N_b_IMPACT_INFO_FD14_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_a =
        Rte_IrvRead_SR1B_IMPACT_INFO_FD14_Time_VeSR1N_b_IMPACT_INFO_FD14_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S1846>/IMPACT_INFO_FD14_Time' incorporates:
     *  EnablePort: '<S1865>/Enable'
     */
    /* Logic: '<S1846>/Logical Operator1' incorporates:
     *  Constant: '<S1866>/Calib'
     */
    if (rtb_VeSR1N_b_IMPACT_INFO_FD14_N && (KeSR1B_b_IMPACT_INFO_FD14_Enbl))
    {
        /* Gain: '<S1865>/Gain2' incorporates:
         *  Constant: '<S1865>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_o = false;

        /* Switch: '<S1868>/Switch5' incorporates:
         *  DataStoreRead: '<S1865>/VeSR1N_b_IMPACT_INFO_FD14_CRC_Failg'
         *  DataStoreRead: '<S1865>/VeSR1N_b_IMPACT_INFO_FD14_E2E_Faild'
         *  Logic: '<S1868>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_IMPACT_INFO_FD14_CRC_F) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_IMPACT_INFO_FD14_E2E_F))
        {
            /* Switch: '<S1868>/Switch5' incorporates:
             *  UnitDelay: '<S1868>/Unit Delay'
             */
            rtb_Switch5_byu = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pi;
        }
        else
        {
            /* Switch: '<S1868>/Switch5' incorporates:
             *  DataStoreRead: '<S1865>/DataStore_VeSR1N_b_IMPACTConfirm_FD14'
             */
            rtb_Switch5_byu = SR1B_BLUEN_ac_DW.VeSR1N_b_IMPACTConfirm_FD14;
        }

        /* End of Switch: '<S1868>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_IMPACTConfirm_FD14' incorporates:
         *  DataTypeConversion: '<S1865>/Data Type Conversion'
         *  Switch: '<S1868>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_IMPACTConfirm_FD14_Value(((sint32)
            rtb_Switch5_byu) != 0);

        /* Switch: '<S1867>/Switch5' incorporates:
         *  DataStoreRead: '<S1865>/VeSR1N_b_IMPACT_INFO_FD14_CRC_Failg'
         *  DataStoreRead: '<S1865>/VeSR1N_b_IMPACT_INFO_FD14_E2E_Faild'
         *  Logic: '<S1867>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_IMPACT_INFO_FD14_CRC_F) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_IMPACT_INFO_FD14_E2E_F))
        {
            /* Switch: '<S1867>/Switch5' incorporates:
             *  UnitDelay: '<S1867>/Unit Delay'
             */
            rtb_Switch5_pc2 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bke;
        }
        else
        {
            /* Switch: '<S1867>/Switch5' incorporates:
             *  DataStoreRead: '<S1865>/VeSR1N_b_IMPACTCommand_FD14'
             */
            rtb_Switch5_pc2 = SR1B_BLUEN_ac_DW.VeSR1N_b_IMPACTCommand_FD14;
        }

        /* End of Switch: '<S1867>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_IMPACTCommand_FD14' incorporates:
         *  DataTypeConversion: '<S1865>/Data Type Conversion1'
         *  Switch: '<S1867>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_IMPACTCommand_FD14_Value(((sint32)
            rtb_Switch5_pc2) != 0);

        /* Outport: '<Root>/VeSR1B_y_IMPACTCommand_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1865>/VeSR1N_b_IMPACT_INFO_FD14_CRC_Faild'
         *  DataStoreRead: '<S1865>/VeSR1N_b_IMPACT_INFO_FD14_E2E_Faild'
         *  DataStoreRead: '<S1865>/VeSR1N_b_IMPACT_INFO_FD14_MC_Faild'
         *  Product: '<S1867>/Product'
         *  Product: '<S1867>/Product1'
         *  Product: '<S1867>/Product2'
         *  Product: '<S1867>/Product4'
         *  Sum: '<S1867>/Add'
         */
        (void)Rte_Write_VeSR1B_y_IMPACTCommand_FD14_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_IMPACT_INFO_FD14_CRC_h ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IMPACT_INFO_FD14_MC_Fa ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_IMPACT_INFO_FD14_E2E_F ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_IMPACTConfirm_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S1865>/VeSR1N_b_IMPACT_INFO_FD14_CRC_Faild'
         *  DataStoreRead: '<S1865>/VeSR1N_b_IMPACT_INFO_FD14_E2E_Faild'
         *  DataStoreRead: '<S1865>/VeSR1N_b_IMPACT_INFO_FD14_MC_Faild'
         *  Product: '<S1868>/Product'
         *  Product: '<S1868>/Product1'
         *  Product: '<S1868>/Product2'
         *  Product: '<S1868>/Product4'
         *  Sum: '<S1868>/Add'
         */
        (void)Rte_Write_VeSR1B_y_IMPACTConfirm_FD14_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_IMPACT_INFO_FD14_CRC_h ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IMPACT_INFO_FD14_MC_Fa ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_IMPACT_INFO_FD14_E2E_F ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S1868>/Unit Delay' incorporates:
         *  Switch: '<S1868>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pi = rtb_Switch5_byu;

        /* Update for UnitDelay: '<S1867>/Unit Delay' incorporates:
         *  Switch: '<S1867>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bke = rtb_Switch5_pc2;
    }

    /* End of Logic: '<S1846>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S1846>/IMPACT_INFO_FD14_Time' */

    /* Merge: '<S55>/SR1N_b_IMPACT_INFO_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1846>/VeSR1N_b_IMPACT_INFO_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_IMPACT_INFO_FD14_Time_VeSR1N_b_IMPACT_INFO_FD14_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_o);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_IMPACT_INFO_FD14_Pkt' */
}

/* Model step function for TID56 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_IMPACT_INFO_FD3_Time(void)
                                 /* Explicit Task: TESR1B_IMPACT_INFO_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_IMPACT_INFO_FD3_Ne;
    uint8 rtb_Switch5_d;
    uint8 rtb_Switch5_fc;
    boolean rtb_TmpSignalConversionAtVeSR_k;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_IMPACT_INFO_FD3_Pkt' incorporates:
     *  SubSystem: '<S56>/IMPACT_INFO_FD3_Time'
     */
    /* SignalConversion generated from: '<S1871>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S56>/SR1N_b_IMPACT_INFO_FD3_NewEvent_merge'
     */
    rtb_VeSR1N_b_IMPACT_INFO_FD3_Ne =
        Rte_IrvRead_SR1B_IMPACT_INFO_FD3_Time_VeSR1N_b_IMPACT_INFO_FD3_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S1871>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S56>/SR1N_b_IMPACT_INFO_FD3_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_k =
        Rte_IrvRead_SR1B_IMPACT_INFO_FD3_Time_VeSR1N_b_IMPACT_INFO_FD3_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S1871>/IMPACT_INFO_FD3_Time' incorporates:
     *  EnablePort: '<S1890>/Enable'
     */
    /* Logic: '<S1871>/Logical Operator1' incorporates:
     *  Constant: '<S1891>/Calib'
     */
    if (rtb_VeSR1N_b_IMPACT_INFO_FD3_Ne && (KeSR1B_b_IMPACT_INFO_FD3_Enbl))
    {
        /* Gain: '<S1890>/Gain2' incorporates:
         *  Constant: '<S1890>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_p2 = false;

        /* Switch: '<S1893>/Switch5' incorporates:
         *  DataStoreRead: '<S1890>/VeSR1N_b_IMPACT_INFO_FD3_CRC_Failg'
         *  DataStoreRead: '<S1890>/VeSR1N_b_IMPACT_INFO_FD3_E2E_Faild'
         *  Logic: '<S1893>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_IMPACT_INFO_FD3_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_IMPACT_INFO_FD3_E2E_Fa))
        {
            /* Switch: '<S1893>/Switch5' incorporates:
             *  UnitDelay: '<S1893>/Unit Delay'
             */
            rtb_Switch5_fc = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ppy;
        }
        else
        {
            /* Switch: '<S1893>/Switch5' incorporates:
             *  DataStoreRead: '<S1890>/DataStore_VeSR1N_b_IMPACTConfirm_FD3'
             */
            rtb_Switch5_fc = SR1B_BLUEN_ac_DW.VeSR1N_b_IMPACTConfirm_FD3;
        }

        /* End of Switch: '<S1893>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_IMPACTConfirm_FD3' incorporates:
         *  DataTypeConversion: '<S1890>/Data Type Conversion'
         *  Switch: '<S1893>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_IMPACTConfirm_FD3_Value(((sint32)rtb_Switch5_fc)
            != 0);

        /* Switch: '<S1892>/Switch5' incorporates:
         *  DataStoreRead: '<S1890>/VeSR1N_b_IMPACT_INFO_FD3_CRC_Failg'
         *  DataStoreRead: '<S1890>/VeSR1N_b_IMPACT_INFO_FD3_E2E_Faild'
         *  Logic: '<S1892>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_IMPACT_INFO_FD3_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_IMPACT_INFO_FD3_E2E_Fa))
        {
            /* Switch: '<S1892>/Switch5' incorporates:
             *  UnitDelay: '<S1892>/Unit Delay'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pv;
        }
        else
        {
            /* Switch: '<S1892>/Switch5' incorporates:
             *  DataStoreRead: '<S1890>/VeSR1N_b_IMPACTCommand_FD3'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.VeSR1N_b_IMPACTCommand_FD3;
        }

        /* End of Switch: '<S1892>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_IMPACTCommand_FD3' incorporates:
         *  DataTypeConversion: '<S1890>/Data Type Conversion1'
         *  Switch: '<S1892>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_IMPACTCommand_FD3_Value(((sint32)rtb_Switch5_d)
            != 0);

        /* Outport: '<Root>/VeSR1B_y_IMPACTCommand_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1890>/VeSR1N_b_IMPACT_INFO_FD3_CRC_Faild'
         *  DataStoreRead: '<S1890>/VeSR1N_b_IMPACT_INFO_FD3_E2E_Faild'
         *  DataStoreRead: '<S1890>/VeSR1N_b_IMPACT_INFO_FD3_MC_Faild'
         *  Product: '<S1892>/Product'
         *  Product: '<S1892>/Product1'
         *  Product: '<S1892>/Product2'
         *  Product: '<S1892>/Product4'
         *  Sum: '<S1892>/Add'
         */
        (void)Rte_Write_VeSR1B_y_IMPACTCommand_FD3_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_IMPACT_INFO_FD3_CRC__k ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IMPACT_INFO_FD3_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_IMPACT_INFO_FD3_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_IMPACTConfirm_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S1890>/VeSR1N_b_IMPACT_INFO_FD3_CRC_Faild'
         *  DataStoreRead: '<S1890>/VeSR1N_b_IMPACT_INFO_FD3_E2E_Faild'
         *  DataStoreRead: '<S1890>/VeSR1N_b_IMPACT_INFO_FD3_MC_Faild'
         *  Product: '<S1893>/Product'
         *  Product: '<S1893>/Product1'
         *  Product: '<S1893>/Product2'
         *  Product: '<S1893>/Product4'
         *  Sum: '<S1893>/Add'
         */
        (void)Rte_Write_VeSR1B_y_IMPACTConfirm_FD3_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_IMPACT_INFO_FD3_CRC__k ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IMPACT_INFO_FD3_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_IMPACT_INFO_FD3_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S1893>/Unit Delay' incorporates:
         *  Switch: '<S1893>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ppy = rtb_Switch5_fc;

        /* Update for UnitDelay: '<S1892>/Unit Delay' incorporates:
         *  Switch: '<S1892>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pv = rtb_Switch5_d;
    }

    /* End of Logic: '<S1871>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S1871>/IMPACT_INFO_FD3_Time' */

    /* Merge: '<S56>/SR1N_b_IMPACT_INFO_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1871>/VeSR1N_b_IMPACT_INFO_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_IMPACT_INFO_FD3_Time_VeSR1N_b_IMPACT_INFO_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_p2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_IMPACT_INFO_FD3_Pkt' */
}

/* Model step function for TID57 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_IPC_FD_4_FD3_Time(void)
                                    /* Explicit Task: TESR1B_IPC_FD_4_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_IPC_FD_4_FD3_NewEv;
    uint8 rtb_Switch5_f;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_IPC_FD_4_FD3_Pkt' incorporates:
     *  SubSystem: '<S57>/IPC_FD_4_FD3_Time'
     */
    /* SignalConversion generated from: '<S1896>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S57>/SR1N_b_IPC_FD_4_FD3_NewEvent_merge'
     */
    rtb_VeSR1N_b_IPC_FD_4_FD3_NewEv =
        Rte_IrvRead_SR1B_IPC_FD_4_FD3_Time_VeSR1N_b_IPC_FD_4_FD3_NewEvent_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S1896>/IPC_FD_4_FD3_Time' incorporates:
     *  EnablePort: '<S1915>/Enable'
     */
    /* Logic: '<S1896>/Logical Operator1' incorporates:
     *  Constant: '<S1916>/Calib'
     */
    if (rtb_VeSR1N_b_IPC_FD_4_FD3_NewEv && (KeSR1B_b_IPC_FD_4_FD3_Enbl))
    {
        /* Gain: '<S1915>/Gain2' incorporates:
         *  Constant: '<S1915>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_l0 = false;

        /* Switch: '<S1917>/Switch5' incorporates:
         *  DataStoreRead: '<S1915>/VeSR1N_b_IPC_FD_4_FD3_CRC_Failg'
         *  DataStoreRead: '<S1915>/VeSR1N_b_IPC_FD_4_FD3_E2E_Faild'
         *  Logic: '<S1917>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_FD_4_FD3_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_FD_4_FD3_E2E_Faild))
        {
            /* Switch: '<S1917>/Switch5' incorporates:
             *  UnitDelay: '<S1917>/Unit Delay'
             */
            rtb_Switch5_f = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bv;
        }
        else
        {
            /* Switch: '<S1917>/Switch5' incorporates:
             *  DataStoreRead: '<S1915>/VeSR1N_y_DisplayedSpeedLimSts'
             */
            rtb_Switch5_f = SR1B_BLUEN_ac_DW.VeSR1N_y_DisplayedSpeedLimSts;
        }

        /* End of Switch: '<S1917>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_DisplayedSpeedLimSts' incorporates:
         *  DataTypeConversion: '<S1915>/Data Type Conversion1'
         */
        (void)Rte_Write_VeSR1B_y_DisplayedSpeedLimSts_Value(rtb_Switch5_f);

        /* Outport: '<Root>/VeSR1B_y_DisplayedSpeedLimSts_SigSts' incorporates:
         *  DataStoreRead: '<S1915>/VeSR1N_b_IPC_FD_4_FD3_CRC_Faild'
         *  DataStoreRead: '<S1915>/VeSR1N_b_IPC_FD_4_FD3_E2E_Faild'
         *  DataStoreRead: '<S1915>/VeSR1N_b_IPC_FD_4_FD3_MC_Faild'
         *  Merge: '<S57>/SR1N_b_IPC_FD_4_FD3_MM_Faild_merge'
         *  Product: '<S1917>/Product'
         *  Product: '<S1917>/Product1'
         *  Product: '<S1917>/Product2'
         *  Product: '<S1917>/Product4'
         *  SignalConversion generated from: '<S1896>/VeSR1N_b_MsgName_MM_Faild_read'
         *  Sum: '<S1917>/Add'
         */
        (void)Rte_Write_VeSR1B_y_DisplayedSpeedLimSts_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_FD_4_FD3_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_FD_4_FD3_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)
                        ((Rte_IrvRead_SR1B_IPC_FD_4_FD3_Time_VeSR1N_b_IPC_FD_4_FD3_MM_Faild_write_IRV
                          () ? 1 : 0) * 4)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_FD_4_FD3_E2E_Faild ? 1 : 0) * 16)))));

        /* Update for UnitDelay: '<S1917>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bv = rtb_Switch5_f;
    }

    /* End of Logic: '<S1896>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S1896>/IPC_FD_4_FD3_Time' */

    /* Merge: '<S57>/SR1N_b_IPC_FD_4_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1896>/VeSR1N_b_IPC_FD_4_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_IPC_FD_4_FD3_Time_VeSR1N_b_IPC_FD_4_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_l0);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_IPC_FD_4_FD3_Pkt' */
}

/* Model step function for TID58 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_IPC_VEHICLE_SETUP_FD3_Time(void)
                           /* Explicit Task: TESR1B_IPC_VEHICLE_SETUP_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_IPC_VEHICLE_SETUP_;
    uint8 rtb_Switch5_f4;
    uint8 rtb_Switch5_id5;
    uint8 rtb_Switch5_ks4;
    uint8 rtb_Switch5_nh;
    uint8 rtb_Switch5_p3s;
    uint8 rtb_Switch5_px;
    boolean rtb_TmpSignalConversionAtVeSR_n;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_IPC_VEHICLE_SETUP_FD3_Pkt' incorporates:
     *  SubSystem: '<S58>/IPC_VEHICLE_SETUP_FD3_Time'
     */
    /* SignalConversion generated from: '<S1920>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S58>/SR1N_b_IPC_VEHICLE_SETUP_FD3_NewEvent_merge'
     */
    rtb_VeSR1N_b_IPC_VEHICLE_SETUP_ =
        Rte_IrvRead_SR1B_IPC_VEHICLE_SETUP_FD3_Time_VeSR1N_b_IPC_VEHICLE_SETUP_FD3_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S1920>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S58>/SR1N_b_IPC_VEHICLE_SETUP_FD3_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_n =
        Rte_IrvRead_SR1B_IPC_VEHICLE_SETUP_FD3_Time_VeSR1N_b_IPC_VEHICLE_SETUP_FD3_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S1920>/IPC_VEHICLE_SETUP_FD3_Time' incorporates:
     *  EnablePort: '<S1939>/Enable'
     */
    /* Logic: '<S1920>/Logical Operator1' incorporates:
     *  Constant: '<S1940>/Calib'
     */
    if (rtb_VeSR1N_b_IPC_VEHICLE_SETUP_ && (KeSR1B_b_IPC_VEHICLE_SETUP_FD3_Enbl))
    {
        /* Gain: '<S1939>/Gain2' incorporates:
         *  Constant: '<S1939>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_pd = false;

        /* Switch: '<S1942>/Switch5' incorporates:
         *  DataStoreRead: '<S1939>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_CRC_Failg'
         *  DataStoreRead: '<S1939>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_E2E_Faild'
         *  Logic: '<S1942>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_VEHICLE_SETUP_FD3_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_VEHICLE_SETUP_FD_p))
        {
            /* Switch: '<S1942>/Switch5' incorporates:
             *  UnitDelay: '<S1942>/Unit Delay'
             */
            rtb_Switch5_px = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jbt;
        }
        else
        {
            /* Switch: '<S1942>/Switch5' incorporates:
             *  DataStoreRead: '<S1939>/DataStore_VeSR1N_y_New_Spd_Zone_Ind'
             */
            rtb_Switch5_px = SR1B_BLUEN_ac_DW.VeSR1N_y_New_Spd_Zone_Ind;
        }

        /* End of Switch: '<S1942>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_New_Spd_Zone_Ind' incorporates:
         *  DataTypeConversion: '<S1939>/Data Type Conversion'
         *  Switch: '<S1942>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_New_Spd_Zone_Ind_Value(rtb_Switch5_px);

        /* Switch: '<S1941>/Switch5' incorporates:
         *  DataStoreRead: '<S1939>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_CRC_Failg'
         *  DataStoreRead: '<S1939>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_E2E_Faild'
         *  Logic: '<S1941>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_VEHICLE_SETUP_FD3_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_VEHICLE_SETUP_FD_p))
        {
            /* Switch: '<S1941>/Switch5' incorporates:
             *  UnitDelay: '<S1941>/Unit Delay'
             */
            rtb_Switch5_f4 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_km0;
        }
        else
        {
            /* Switch: '<S1941>/Switch5' incorporates:
             *  DataStoreRead: '<S1939>/VeSR1N_b_Intelligent_Speed'
             */
            rtb_Switch5_f4 = SR1B_BLUEN_ac_DW.VeSR1N_b_Intelligent_Speed;
        }

        /* End of Switch: '<S1941>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_Intelligent_Speed' incorporates:
         *  DataTypeConversion: '<S1939>/Data Type Conversion1'
         *  Switch: '<S1941>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_Intelligent_Speed_Value(((sint32)rtb_Switch5_f4)
            != 0);

        /* Switch: '<S1943>/Switch5' incorporates:
         *  DataStoreRead: '<S1939>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_CRC_Failg'
         *  DataStoreRead: '<S1939>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_E2E_Faild'
         *  Logic: '<S1943>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_VEHICLE_SETUP_FD3_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_VEHICLE_SETUP_FD_p))
        {
            /* Switch: '<S1943>/Switch5' incorporates:
             *  UnitDelay: '<S1943>/Unit Delay'
             */
            rtb_Switch5_nh = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nef;
        }
        else
        {
            /* Switch: '<S1943>/Switch5' incorporates:
             *  DataStoreRead: '<S1939>/DataStore_VeSR1N_y_PwrLev'
             */
            rtb_Switch5_nh = SR1B_BLUEN_ac_DW.VeSR1N_y_PwrLev;
        }

        /* End of Switch: '<S1943>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PwrLev' incorporates:
         *  DataTypeConversion: '<S1939>/Data Type Conversion2'
         *  Switch: '<S1943>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PwrLev_Value(rtb_Switch5_nh);

        /* Switch: '<S1944>/Switch5' incorporates:
         *  DataStoreRead: '<S1939>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_CRC_Failg'
         *  DataStoreRead: '<S1939>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_E2E_Faild'
         *  Logic: '<S1944>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_VEHICLE_SETUP_FD3_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_VEHICLE_SETUP_FD_p))
        {
            /* Switch: '<S1944>/Switch5' incorporates:
             *  UnitDelay: '<S1944>/Unit Delay'
             */
            rtb_Switch5_id5 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_o1a;
        }
        else
        {
            /* Switch: '<S1944>/Switch5' incorporates:
             *  DataStoreRead: '<S1939>/DataStore_VeSR1N_b_SOC_Max_Lev'
             */
            rtb_Switch5_id5 = SR1B_BLUEN_ac_DW.VeSR1N_b_SOC_Max_Lev;
        }

        /* End of Switch: '<S1944>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_SOC_Max_Lev' incorporates:
         *  DataTypeConversion: '<S1939>/Data Type Conversion3'
         *  Switch: '<S1944>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_SOC_Max_Lev_Value(((sint32)rtb_Switch5_id5) !=
            0);

        /* Switch: '<S1945>/Switch5' incorporates:
         *  DataStoreRead: '<S1939>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_CRC_Failg'
         *  DataStoreRead: '<S1939>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_E2E_Faild'
         *  Logic: '<S1945>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_VEHICLE_SETUP_FD3_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_VEHICLE_SETUP_FD_p))
        {
            /* Switch: '<S1945>/Switch5' incorporates:
             *  UnitDelay: '<S1945>/Unit Delay'
             */
            rtb_Switch5_p3s = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oo;
        }
        else
        {
            /* Switch: '<S1945>/Switch5' incorporates:
             *  DataStoreRead: '<S1939>/DataStore_VeSR1N_b_Speed_Unit'
             */
            rtb_Switch5_p3s = SR1B_BLUEN_ac_DW.VeSR1N_b_Speed_Unit;
        }

        /* End of Switch: '<S1945>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_Speed_Unit' incorporates:
         *  DataTypeConversion: '<S1939>/Data Type Conversion4'
         *  Switch: '<S1945>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_Speed_Unit_Value(((sint32)rtb_Switch5_p3s) != 0);

        /* Switch: '<S1946>/Switch5' incorporates:
         *  DataStoreRead: '<S1939>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_CRC_Failg'
         *  DataStoreRead: '<S1939>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_E2E_Faild'
         *  Logic: '<S1946>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_VEHICLE_SETUP_FD3_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_VEHICLE_SETUP_FD_p))
        {
            /* Switch: '<S1946>/Switch5' incorporates:
             *  UnitDelay: '<S1946>/Unit Delay'
             */
            rtb_Switch5_ks4 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ot;
        }
        else
        {
            /* Switch: '<S1946>/Switch5' incorporates:
             *  DataStoreRead: '<S1939>/DataStore_VeSR1N_b_Traffic_Sign_Info'
             */
            rtb_Switch5_ks4 = SR1B_BLUEN_ac_DW.VeSR1N_b_Traffic_Sign_Info;
        }

        /* End of Switch: '<S1946>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_Traffic_Sign_Info' incorporates:
         *  DataTypeConversion: '<S1939>/Data Type Conversion5'
         *  Switch: '<S1946>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_Traffic_Sign_Info_Value(((sint32)
            rtb_Switch5_ks4) != 0);

        /* Outport: '<Root>/VeSR1B_y_Intelligent_Speed_SigSts' incorporates:
         *  DataStoreRead: '<S1939>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_CRC_Faild'
         *  DataStoreRead: '<S1939>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_E2E_Faild'
         *  DataStoreRead: '<S1939>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_MC_Faild'
         *  Product: '<S1941>/Product'
         *  Product: '<S1941>/Product1'
         *  Product: '<S1941>/Product2'
         *  Product: '<S1941>/Product4'
         *  Sum: '<S1941>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Intelligent_Speed_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_VEHICLE_SETUP_FD_k ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_VEHICLE_SETUP_FD_b ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_VEHICLE_SETUP_FD_p ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_New_Spd_Zone_Ind_SigSts' incorporates:
         *  DataStoreRead: '<S1939>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_CRC_Faild'
         *  DataStoreRead: '<S1939>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_E2E_Faild'
         *  DataStoreRead: '<S1939>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_MC_Faild'
         *  Product: '<S1942>/Product'
         *  Product: '<S1942>/Product1'
         *  Product: '<S1942>/Product2'
         *  Product: '<S1942>/Product4'
         *  Sum: '<S1942>/Add'
         */
        (void)Rte_Write_VeSR1B_y_New_Spd_Zone_Ind_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_VEHICLE_SETUP_FD_k ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_VEHICLE_SETUP_FD_b ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_VEHICLE_SETUP_FD_p ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PwrLev_SigSts' incorporates:
         *  DataStoreRead: '<S1939>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_CRC_Faild'
         *  DataStoreRead: '<S1939>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_E2E_Faild'
         *  DataStoreRead: '<S1939>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_MC_Faild'
         *  Product: '<S1943>/Product'
         *  Product: '<S1943>/Product1'
         *  Product: '<S1943>/Product2'
         *  Product: '<S1943>/Product4'
         *  Sum: '<S1943>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PwrLev_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_VEHICLE_SETUP_FD_k ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_VEHICLE_SETUP_FD_b
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_VEHICLE_SETUP_FD_p ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_SOC_Max_Lev_SigSts' incorporates:
         *  DataStoreRead: '<S1939>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_CRC_Faild'
         *  DataStoreRead: '<S1939>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_E2E_Faild'
         *  DataStoreRead: '<S1939>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_MC_Faild'
         *  Product: '<S1944>/Product'
         *  Product: '<S1944>/Product1'
         *  Product: '<S1944>/Product2'
         *  Product: '<S1944>/Product4'
         *  Sum: '<S1944>/Add'
         */
        (void)Rte_Write_VeSR1B_y_SOC_Max_Lev_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_VEHICLE_SETUP_FD_k ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_VEHICLE_SETUP_FD_b
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_VEHICLE_SETUP_FD_p ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_Speed_Unit_SigSts' incorporates:
         *  DataStoreRead: '<S1939>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_CRC_Faild'
         *  DataStoreRead: '<S1939>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_E2E_Faild'
         *  DataStoreRead: '<S1939>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_MC_Faild'
         *  Product: '<S1945>/Product'
         *  Product: '<S1945>/Product1'
         *  Product: '<S1945>/Product2'
         *  Product: '<S1945>/Product4'
         *  Sum: '<S1945>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Speed_Unit_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_VEHICLE_SETUP_FD_k ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_VEHICLE_SETUP_FD_b
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_VEHICLE_SETUP_FD_p ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_Traffic_Sign_Info_SigSts' incorporates:
         *  DataStoreRead: '<S1939>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_CRC_Faild'
         *  DataStoreRead: '<S1939>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_E2E_Faild'
         *  DataStoreRead: '<S1939>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_MC_Faild'
         *  Product: '<S1946>/Product'
         *  Product: '<S1946>/Product1'
         *  Product: '<S1946>/Product2'
         *  Product: '<S1946>/Product4'
         *  Sum: '<S1946>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Traffic_Sign_Info_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_VEHICLE_SETUP_FD_k ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_VEHICLE_SETUP_FD_b ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_n ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_VEHICLE_SETUP_FD_p ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S1942>/Unit Delay' incorporates:
         *  Switch: '<S1942>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jbt = rtb_Switch5_px;

        /* Update for UnitDelay: '<S1941>/Unit Delay' incorporates:
         *  Switch: '<S1941>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_km0 = rtb_Switch5_f4;

        /* Update for UnitDelay: '<S1943>/Unit Delay' incorporates:
         *  Switch: '<S1943>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nef = rtb_Switch5_nh;

        /* Update for UnitDelay: '<S1944>/Unit Delay' incorporates:
         *  Switch: '<S1944>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_o1a = rtb_Switch5_id5;

        /* Update for UnitDelay: '<S1945>/Unit Delay' incorporates:
         *  Switch: '<S1945>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oo = rtb_Switch5_p3s;

        /* Update for UnitDelay: '<S1946>/Unit Delay' incorporates:
         *  Switch: '<S1946>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ot = rtb_Switch5_ks4;
    }

    /* End of Logic: '<S1920>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S1920>/IPC_VEHICLE_SETUP_FD3_Time' */

    /* Merge: '<S58>/SR1N_b_IPC_VEHICLE_SETUP_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1920>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_IPC_VEHICLE_SETUP_FD3_Time_VeSR1N_b_IPC_VEHICLE_SETUP_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_pd);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_IPC_VEHICLE_SETUP_FD3_Pkt' */
}

/* Model step function for TID59 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_MCPA_DATA2_FD11_Time(void)
                                 /* Explicit Task: TESR1B_MCPA_DATA2_FD11_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_MCPA_DATA2_FD11_Ne;
    uint64 rtb_Switch5_f;
    uint16 rtb_Switch5_dqd;
    uint8 rtb_Switch5_d;
    uint8 rtb_Switch5_h;
    uint8 rtb_Switch5_jp;
    uint8 rtb_Switch5_jqw;
    uint8 rtb_Switch5_k2;
    uint8 rtb_Switch5_l30;
    boolean rtb_TmpSignalConversionAtVeSR_p;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_MCPA_DATA2_FD11_Pkt' incorporates:
     *  SubSystem: '<S60>/MCPA_DATA2_FD11_Time'
     */
    /* SignalConversion generated from: '<S1949>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S60>/SR1N_b_MCPA_DATA2_FD11_NewEvent_merge'
     */
    rtb_VeSR1N_b_MCPA_DATA2_FD11_Ne =
        Rte_IrvRead_SR1B_MCPA_DATA2_FD11_Time_VeSR1N_b_MCPA_DATA2_FD11_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S1949>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S60>/SR1N_b_MCPA_DATA2_FD11_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_p =
        Rte_IrvRead_SR1B_MCPA_DATA2_FD11_Time_VeSR1N_b_MCPA_DATA2_FD11_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S1949>/MCPA_DATA2_FD11_Time' incorporates:
     *  EnablePort: '<S1969>/Enable'
     */
    /* Logic: '<S1949>/Logical Operator1' incorporates:
     *  Constant: '<S1968>/Calib'
     */
    if (rtb_VeSR1N_b_MCPA_DATA2_FD11_Ne && (KeSR1B_b_MCPA_DATA2_FD11_Enbl))
    {
        /* Gain: '<S1969>/Gain2' incorporates:
         *  Constant: '<S1969>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_nd = false;

        /* Switch: '<S1974>/Switch5' incorporates:
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_DATA2_FD11_CRC_Failg'
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_DATA2_FD11_E2E_Faild'
         *  Logic: '<S1974>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_E2E_Fa))
        {
            /* Switch: '<S1974>/Switch5' incorporates:
             *  UnitDelay: '<S1974>/Unit Delay'
             */
            rtb_Switch5_dqd = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_a14;
        }
        else
        {
            /* Switch: '<S1974>/Switch5' incorporates:
             *  DataStoreRead: '<S1969>/DataStore_VeSR1N_d_Cntr_MCPA_DATA2_FD11'
             */
            rtb_Switch5_dqd = SR1B_BLUEN_ac_DW.VeSR1N_d_Cntr_MCPA_DATA2_FD11;
        }

        /* End of Switch: '<S1974>/Switch5' */

        /* Outport: '<Root>/VeSR1B_d_Cntr_MCPA_DATA2_FD11' incorporates:
         *  DataTypeConversion: '<S1969>/Data Type Conversion'
         */
        (void)Rte_Write_VeSR1B_d_Cntr_MCPA_DATA2_FD11_Value(rtb_Switch5_dqd);

        /* Switch: '<S1973>/Switch5' incorporates:
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_DATA2_FD11_CRC_Failg'
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_DATA2_FD11_E2E_Faild'
         *  Logic: '<S1973>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_E2E_Fa))
        {
            /* Switch: '<S1973>/Switch5' incorporates:
             *  UnitDelay: '<S1973>/Unit Delay'
             */
            rtb_Switch5_l30 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_i3j;
        }
        else
        {
            /* Switch: '<S1973>/Switch5' incorporates:
             *  DataStoreRead: '<S1969>/VeSR1N_b_CLrDiagInfo_MCPA_FD11'
             */
            rtb_Switch5_l30 = SR1B_BLUEN_ac_DW.VeSR1N_b_CLrDiagInfo_MCPA_FD11;
        }

        /* End of Switch: '<S1973>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_CLrDiagInfo_MCPA_FD11' incorporates:
         *  DataTypeConversion: '<S1969>/Data Type Conversion1'
         *  Switch: '<S1973>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_CLrDiagInfo_MCPA_FD11_Value(((sint32)
            rtb_Switch5_l30) != 0);

        /* Switch: '<S1975>/Switch5' incorporates:
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_DATA2_FD11_CRC_Failg'
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_DATA2_FD11_E2E_Faild'
         *  Logic: '<S1975>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_E2E_Fa))
        {
            /* Switch: '<S1975>/Switch5' incorporates:
             *  UnitDelay: '<S1975>/Unit Delay'
             */
            rtb_Switch5_f = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_n;
        }
        else
        {
            /* Switch: '<S1975>/Switch5' incorporates:
             *  DataStoreRead: '<S1969>/DataStore_VeSR1N_h_MAC_MCPA_DATA2_FD11'
             */
            rtb_Switch5_f = SR1B_BLUEN_ac_DW.VeSR1N_h_MAC_MCPA_DATA2_FD11;
        }

        /* End of Switch: '<S1975>/Switch5' */

        /* Outport: '<Root>/VeSR1B_h_MAC_MCPA_DATA2_FD11' incorporates:
         *  DataTypeConversion: '<S1969>/Data Type Conversion2'
         *  Switch: '<S1975>/Switch5'
         */
        (void)Rte_Write_VeSR1B_h_MAC_MCPA_DATA2_FD11_Value(rtb_Switch5_f);

        /* Logic: '<S1970>/Logical Operator' incorporates:
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_DATA2_FD11_CRC_Failg'
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_DATA2_FD11_E2E_Faild'
         *  Logic: '<S1971>/Logical Operator'
         *  Logic: '<S1972>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_CRC_Fa) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_E2E_Fa));

        /* Switch: '<S1970>/Switch5' incorporates:
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_Inverter_Temp_SNA_Faild'
         *  Logic: '<S1970>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_Inverter_Temp_SNA))
        {
            /* Switch: '<S1970>/Switch5' incorporates:
             *  UnitDelay: '<S1970>/Unit Delay'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_anq;
        }
        else
        {
            /* Switch: '<S1970>/Switch5' incorporates:
             *  DataStoreRead: '<S1969>/DataStore_VeSR1N_T_MCPA_InverterTemp_FD11'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.VeSR1N_T_MCPA_InverterTemp_FD11;
        }

        /* End of Switch: '<S1970>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_MCPA_InverterTemp_FD11' incorporates:
         *  DataTypeConversion: '<S1969>/Data Type Conversion3'
         *  Switch: '<S1970>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_MCPA_InverterTemp_FD11_Value(((float32)
            rtb_Switch5_h) - 40.0F);

        /* Switch: '<S1976>/Switch5' incorporates:
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_DATA2_FD11_CRC_Failg'
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_DATA2_FD11_E2E_Faild'
         *  Logic: '<S1976>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_E2E_Fa))
        {
            /* Switch: '<S1976>/Switch5' incorporates:
             *  UnitDelay: '<S1976>/Unit Delay'
             */
            rtb_Switch5_jqw = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_eoz;
        }
        else
        {
            /* Switch: '<S1976>/Switch5' incorporates:
             *  DataStoreRead: '<S1969>/DataStore_VeSR1N_b_MCPA_ROL_Request_FD11'
             */
            rtb_Switch5_jqw = SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_ROL_Request_FD11;
        }

        /* End of Switch: '<S1976>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_MCPA_ROL_Request_FD11' incorporates:
         *  DataTypeConversion: '<S1969>/Data Type Conversion4'
         *  Switch: '<S1976>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_MCPA_ROL_Request_FD11_Value(((sint32)
            rtb_Switch5_jqw) != 0);

        /* Switch: '<S1977>/Switch5' incorporates:
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_DATA2_FD11_CRC_Failg'
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_DATA2_FD11_E2E_Faild'
         *  Logic: '<S1977>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_E2E_Fa))
        {
            /* Switch: '<S1977>/Switch5' incorporates:
             *  UnitDelay: '<S1977>/Unit Delay'
             */
            rtb_Switch5_k2 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hg;
        }
        else
        {
            /* Switch: '<S1977>/Switch5' incorporates:
             *  DataStoreRead: '<S1969>/DataStore_VeSR1N_y_MCPA_ROL_STATUS_FD11'
             */
            rtb_Switch5_k2 = SR1B_BLUEN_ac_DW.VeSR1N_y_MCPA_ROL_STATUS_FD11;
        }

        /* End of Switch: '<S1977>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MCPA_ROL_STATUS_FD11' incorporates:
         *  DataTypeConversion: '<S1969>/Data Type Conversion5'
         *  Switch: '<S1977>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_ROL_STATUS_FD11_Value(rtb_Switch5_k2);

        /* Switch: '<S1971>/Switch5' incorporates:
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_Rotor_Temperature_SNA_Faild'
         *  Logic: '<S1971>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_Rotor_Temperature))
        {
            /* Switch: '<S1971>/Switch5' incorporates:
             *  UnitDelay: '<S1971>/Unit Delay'
             */
            rtb_Switch5_jp = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lu5;
        }
        else
        {
            /* Switch: '<S1971>/Switch5' incorporates:
             *  DataStoreRead: '<S1969>/DataStore_VeSR1N_T_MCPA_Rotor_Temp_FD11'
             */
            rtb_Switch5_jp = SR1B_BLUEN_ac_DW.VeSR1N_T_MCPA_Rotor_Temp_FD11;
        }

        /* End of Switch: '<S1971>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_MCPA_Rotor_Temp_FD11' incorporates:
         *  DataTypeConversion: '<S1969>/Data Type Conversion6'
         *  Switch: '<S1971>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_MCPA_Rotor_Temp_FD11_Value(((float32)
            rtb_Switch5_jp) - 40.0F);

        /* Switch: '<S1972>/Switch5' incorporates:
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_Temp_SNA_Faild'
         *  Logic: '<S1972>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_Temp_SNA_Faild))
        {
            /* Switch: '<S1972>/Switch5' incorporates:
             *  UnitDelay: '<S1972>/Unit Delay'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pyk;
        }
        else
        {
            /* Switch: '<S1972>/Switch5' incorporates:
             *  DataStoreRead: '<S1969>/DataStore_VeSR1N_T_MCPA_Temp_FD11'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.VeSR1N_T_MCPA_Temp_FD11;
        }

        /* End of Switch: '<S1972>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_MCPA_Temp_FD11' incorporates:
         *  DataTypeConversion: '<S1969>/Data Type Conversion7'
         *  Switch: '<S1972>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_MCPA_Temp_FD11_Value(((float32)rtb_Switch5_d) -
            40.0F);

        /* Outport: '<Root>/VeSR1B_y_MCPA_InverterTemp_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_DATA2_FD11_CRC_Faild'
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_DATA2_FD11_E2E_Faild'
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_DATA2_FD11_MC_Faild'
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_Inverter_Temp_SNA_Faild'
         *  Product: '<S1970>/Product'
         *  Product: '<S1970>/Product1'
         *  Product: '<S1970>/Product2'
         *  Product: '<S1970>/Product3'
         *  Product: '<S1970>/Product4'
         *  Sum: '<S1970>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_InverterTemp_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_CRC__k ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_Inverter_Temp_SNA
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPA_Rotor_Temp_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_DATA2_FD11_CRC_Faild'
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_DATA2_FD11_E2E_Faild'
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_DATA2_FD11_MC_Faild'
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_Rotor_Temperature_SNA_Faild'
         *  Product: '<S1971>/Product'
         *  Product: '<S1971>/Product1'
         *  Product: '<S1971>/Product2'
         *  Product: '<S1971>/Product3'
         *  Product: '<S1971>/Product4'
         *  Sum: '<S1971>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_Rotor_Temp_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_CRC__k ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_Rotor_Temperature
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPA_Temp_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_DATA2_FD11_CRC_Faild'
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_DATA2_FD11_E2E_Faild'
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_DATA2_FD11_MC_Faild'
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_Temp_SNA_Faild'
         *  Product: '<S1972>/Product'
         *  Product: '<S1972>/Product1'
         *  Product: '<S1972>/Product2'
         *  Product: '<S1972>/Product3'
         *  Product: '<S1972>/Product4'
         *  Sum: '<S1972>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_Temp_FD11_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_CRC__k ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_MC_Fai
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_Temp_SNA_Faild ? 1 : 0) *
                      8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_CLrDiagInfo_MCPA_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_DATA2_FD11_CRC_Faild'
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_DATA2_FD11_E2E_Faild'
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_DATA2_FD11_MC_Faild'
         *  Product: '<S1973>/Product'
         *  Product: '<S1973>/Product1'
         *  Product: '<S1973>/Product2'
         *  Product: '<S1973>/Product4'
         *  Sum: '<S1973>/Add'
         */
        (void)Rte_Write_VeSR1B_y_CLrDiagInfo_MCPA_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_CRC__k ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_Cntr_MCPA_DATA2_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_DATA2_FD11_CRC_Faild'
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_DATA2_FD11_E2E_Faild'
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_DATA2_FD11_MC_Faild'
         *  Product: '<S1974>/Product'
         *  Product: '<S1974>/Product1'
         *  Product: '<S1974>/Product2'
         *  Product: '<S1974>/Product4'
         *  Sum: '<S1974>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Cntr_MCPA_DATA2_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_CRC__k ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MAC_MCPA_DATA2_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_DATA2_FD11_CRC_Faild'
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_DATA2_FD11_E2E_Faild'
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_DATA2_FD11_MC_Faild'
         *  Product: '<S1975>/Product'
         *  Product: '<S1975>/Product1'
         *  Product: '<S1975>/Product2'
         *  Product: '<S1975>/Product4'
         *  Sum: '<S1975>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MAC_MCPA_DATA2_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_CRC__k ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPA_ROL_Request_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_DATA2_FD11_CRC_Faild'
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_DATA2_FD11_E2E_Faild'
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_DATA2_FD11_MC_Faild'
         *  Product: '<S1976>/Product'
         *  Product: '<S1976>/Product1'
         *  Product: '<S1976>/Product2'
         *  Product: '<S1976>/Product4'
         *  Sum: '<S1976>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_ROL_Request_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_CRC__k ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPA_ROL_STATUS_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_DATA2_FD11_CRC_Faild'
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_DATA2_FD11_E2E_Faild'
         *  DataStoreRead: '<S1969>/VeSR1N_b_MCPA_DATA2_FD11_MC_Faild'
         *  Product: '<S1977>/Product'
         *  Product: '<S1977>/Product1'
         *  Product: '<S1977>/Product2'
         *  Product: '<S1977>/Product4'
         *  Sum: '<S1977>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_ROL_STATUS_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_CRC__k ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S1974>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_a14 = rtb_Switch5_dqd;

        /* Update for UnitDelay: '<S1973>/Unit Delay' incorporates:
         *  Switch: '<S1973>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_i3j = rtb_Switch5_l30;

        /* Update for UnitDelay: '<S1975>/Unit Delay' incorporates:
         *  Switch: '<S1975>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_n = rtb_Switch5_f;

        /* Update for UnitDelay: '<S1970>/Unit Delay' incorporates:
         *  Switch: '<S1970>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_anq = rtb_Switch5_h;

        /* Update for UnitDelay: '<S1976>/Unit Delay' incorporates:
         *  Switch: '<S1976>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_eoz = rtb_Switch5_jqw;

        /* Update for UnitDelay: '<S1977>/Unit Delay' incorporates:
         *  Switch: '<S1977>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hg = rtb_Switch5_k2;

        /* Update for UnitDelay: '<S1971>/Unit Delay' incorporates:
         *  Switch: '<S1971>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lu5 = rtb_Switch5_jp;

        /* Update for UnitDelay: '<S1972>/Unit Delay' incorporates:
         *  Switch: '<S1972>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pyk = rtb_Switch5_d;
    }

    /* End of Logic: '<S1949>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S1949>/MCPA_DATA2_FD11_Time' */

    /* Merge: '<S60>/SR1N_b_MCPA_DATA2_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1949>/VeSR1N_b_MCPA_DATA2_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_MCPA_DATA2_FD11_Time_VeSR1N_b_MCPA_DATA2_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_nd);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_MCPA_DATA2_FD11_Pkt' */
}

/* Model step function for TID60 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_MCPA_DATA2_FD5_Time(void)
                                  /* Explicit Task: TESR1B_MCPA_DATA2_FD5_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_MCPA_DATA2_FD5_New;
    uint64 rtb_Switch5_kb3;
    uint16 rtb_Switch5_ji;
    uint8 rtb_Switch5_d;
    uint8 rtb_Switch5_fl1;
    uint8 rtb_Switch5_h;
    uint8 rtb_Switch5_hs4;
    uint8 rtb_Switch5_pjt;
    uint8 rtb_Switch5_pr;
    boolean rtb_TmpSignalConversionAtVeSR_c;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_MCPA_DATA2_FD5_Pkt' incorporates:
     *  SubSystem: '<S61>/MCPA_DATA2_FD5_Time'
     */
    /* SignalConversion generated from: '<S1980>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S61>/SR1N_b_MCPA_DATA2_FD5_NewEvent_merge'
     */
    rtb_VeSR1N_b_MCPA_DATA2_FD5_New =
        Rte_IrvRead_SR1B_MCPA_DATA2_FD5_Time_VeSR1N_b_MCPA_DATA2_FD5_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S1980>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S61>/SR1N_b_MCPA_DATA2_FD5_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_c =
        Rte_IrvRead_SR1B_MCPA_DATA2_FD5_Time_VeSR1N_b_MCPA_DATA2_FD5_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S1980>/MCPA_DATA2_FD5_Time' incorporates:
     *  EnablePort: '<S2000>/Enable'
     */
    /* Logic: '<S1980>/Logical Operator1' incorporates:
     *  Constant: '<S1999>/Calib'
     */
    if (rtb_VeSR1N_b_MCPA_DATA2_FD5_New && (KeSR1B_b_MCPA_DATA2_FD5_Enbl))
    {
        /* Gain: '<S2000>/Gain2' incorporates:
         *  Constant: '<S2000>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_dl = false;

        /* Switch: '<S2005>/Switch5' incorporates:
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_DATA2_FD5_CRC_Failg'
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_DATA2_FD5_E2E_Faild'
         *  Logic: '<S2005>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_E2E_Fai))
        {
            /* Switch: '<S2005>/Switch5' incorporates:
             *  UnitDelay: '<S2005>/Unit Delay'
             */
            rtb_Switch5_ji = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gj;
        }
        else
        {
            /* Switch: '<S2005>/Switch5' incorporates:
             *  DataStoreRead: '<S2000>/DataStore_VeSR1N_d_Cntr_MCPA_DATA2_FD5'
             */
            rtb_Switch5_ji = SR1B_BLUEN_ac_DW.VeSR1N_d_Cntr_MCPA_DATA2_FD5;
        }

        /* End of Switch: '<S2005>/Switch5' */

        /* Outport: '<Root>/VeSR1B_d_Cntr_MCPA_DATA2_FD5' incorporates:
         *  DataTypeConversion: '<S2000>/Data Type Conversion'
         */
        (void)Rte_Write_VeSR1B_d_Cntr_MCPA_DATA2_FD5_Value(rtb_Switch5_ji);

        /* Switch: '<S2004>/Switch5' incorporates:
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_DATA2_FD5_CRC_Failg'
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_DATA2_FD5_E2E_Faild'
         *  Logic: '<S2004>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_E2E_Fai))
        {
            /* Switch: '<S2004>/Switch5' incorporates:
             *  UnitDelay: '<S2004>/Unit Delay'
             */
            rtb_Switch5_pr = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_afi;
        }
        else
        {
            /* Switch: '<S2004>/Switch5' incorporates:
             *  DataStoreRead: '<S2000>/VeSR1N_b_CLrDiagInfo_MCPA_FD5'
             */
            rtb_Switch5_pr = SR1B_BLUEN_ac_DW.VeSR1N_b_CLrDiagInfo_MCPA_FD5;
        }

        /* End of Switch: '<S2004>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_CLrDiagInfo_MCPA_FD5' incorporates:
         *  DataTypeConversion: '<S2000>/Data Type Conversion1'
         *  Switch: '<S2004>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_CLrDiagInfo_MCPA_FD5_Value(((sint32)
            rtb_Switch5_pr) != 0);

        /* Switch: '<S2006>/Switch5' incorporates:
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_DATA2_FD5_CRC_Failg'
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_DATA2_FD5_E2E_Faild'
         *  Logic: '<S2006>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_E2E_Fai))
        {
            /* Switch: '<S2006>/Switch5' incorporates:
             *  UnitDelay: '<S2006>/Unit Delay'
             */
            rtb_Switch5_kb3 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_p2;
        }
        else
        {
            /* Switch: '<S2006>/Switch5' incorporates:
             *  DataStoreRead: '<S2000>/DataStore_VeSR1N_h_MAC_MCPA_DATA2_FD5'
             */
            rtb_Switch5_kb3 = SR1B_BLUEN_ac_DW.VeSR1N_h_MAC_MCPA_DATA2_FD5;
        }

        /* End of Switch: '<S2006>/Switch5' */

        /* Outport: '<Root>/VeSR1B_h_MAC_MCPA_DATA2_FD5' incorporates:
         *  DataTypeConversion: '<S2000>/Data Type Conversion2'
         *  Switch: '<S2006>/Switch5'
         */
        (void)Rte_Write_VeSR1B_h_MAC_MCPA_DATA2_FD5_Value(rtb_Switch5_kb3);

        /* Logic: '<S2001>/Logical Operator' incorporates:
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_DATA2_FD5_CRC_Failg'
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_DATA2_FD5_E2E_Faild'
         *  Logic: '<S2002>/Logical Operator'
         *  Logic: '<S2003>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_CRC_Fai) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_E2E_Fai));

        /* Switch: '<S2001>/Switch5' incorporates:
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_Inverter_Temp_SNA_Faild'
         *  Logic: '<S2001>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_Inverter_Temp_S_o))
        {
            /* Switch: '<S2001>/Switch5' incorporates:
             *  UnitDelay: '<S2001>/Unit Delay'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_odl;
        }
        else
        {
            /* Switch: '<S2001>/Switch5' incorporates:
             *  DataStoreRead: '<S2000>/DataStore_VeSR1N_T_MCPA_Inverter_Temp_FD5'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.VeSR1N_T_MCPA_Inverter_Temp_FD5;
        }

        /* End of Switch: '<S2001>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_MCPA_Inverter_Temp_FD5' incorporates:
         *  DataTypeConversion: '<S2000>/Data Type Conversion3'
         *  Switch: '<S2001>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_MCPA_Inverter_Temp_FD5_Value(((float32)
            rtb_Switch5_h) - 40.0F);

        /* Switch: '<S2007>/Switch5' incorporates:
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_DATA2_FD5_CRC_Failg'
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_DATA2_FD5_E2E_Faild'
         *  Logic: '<S2007>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_E2E_Fai))
        {
            /* Switch: '<S2007>/Switch5' incorporates:
             *  UnitDelay: '<S2007>/Unit Delay'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ca;
        }
        else
        {
            /* Switch: '<S2007>/Switch5' incorporates:
             *  DataStoreRead: '<S2000>/DataStore_VeSR1N_b_MCPA_ROL_Request_FD5'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_ROL_Request_FD5;
        }

        /* End of Switch: '<S2007>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_MCPA_ROL_Request_FD5' incorporates:
         *  DataTypeConversion: '<S2000>/Data Type Conversion4'
         *  Switch: '<S2007>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_MCPA_ROL_Request_FD5_Value(((sint32)
            rtb_Switch5_d) != 0);

        /* Switch: '<S2008>/Switch5' incorporates:
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_DATA2_FD5_CRC_Failg'
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_DATA2_FD5_E2E_Faild'
         *  Logic: '<S2008>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_E2E_Fai))
        {
            /* Switch: '<S2008>/Switch5' incorporates:
             *  UnitDelay: '<S2008>/Unit Delay'
             */
            rtb_Switch5_hs4 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kme;
        }
        else
        {
            /* Switch: '<S2008>/Switch5' incorporates:
             *  DataStoreRead: '<S2000>/DataStore_VeSR1N_y_MCPA_ROL_STATUS_FD5'
             */
            rtb_Switch5_hs4 = SR1B_BLUEN_ac_DW.VeSR1N_y_MCPA_ROL_STATUS_FD5;
        }

        /* End of Switch: '<S2008>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MCPA_ROL_STATUS_FD5' incorporates:
         *  DataTypeConversion: '<S2000>/Data Type Conversion5'
         *  Switch: '<S2008>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_ROL_STATUS_FD5_Value(rtb_Switch5_hs4);

        /* Switch: '<S2002>/Switch5' incorporates:
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_Rotor_Temperature_SNA_Faild'
         *  Logic: '<S2002>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_Rotor_Temperatu_h))
        {
            /* Switch: '<S2002>/Switch5' incorporates:
             *  UnitDelay: '<S2002>/Unit Delay'
             */
            rtb_Switch5_pjt = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_adg;
        }
        else
        {
            /* Switch: '<S2002>/Switch5' incorporates:
             *  DataStoreRead: '<S2000>/DataStore_VeSR1N_T_MCPA_Rotor_Temp_FD5'
             */
            rtb_Switch5_pjt = SR1B_BLUEN_ac_DW.VeSR1N_T_MCPA_Rotor_Temp_FD5;
        }

        /* End of Switch: '<S2002>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_MCPA_Rotor_Temp_FD5' incorporates:
         *  DataTypeConversion: '<S2000>/Data Type Conversion6'
         *  Switch: '<S2002>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_MCPA_Rotor_Temp_FD5_Value(((float32)
            rtb_Switch5_pjt) - 40.0F);

        /* Switch: '<S2003>/Switch5' incorporates:
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_Temp_SNA_Faild'
         *  Logic: '<S2003>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_Temp_SNA_Faild_g))
        {
            /* Switch: '<S2003>/Switch5' incorporates:
             *  UnitDelay: '<S2003>/Unit Delay'
             */
            rtb_Switch5_fl1 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ll;
        }
        else
        {
            /* Switch: '<S2003>/Switch5' incorporates:
             *  DataStoreRead: '<S2000>/DataStore_VeSR1N_T_MCPA_Temp_FD5'
             */
            rtb_Switch5_fl1 = SR1B_BLUEN_ac_DW.VeSR1N_T_MCPA_Temp_FD5;
        }

        /* End of Switch: '<S2003>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_MCPA_Temp_FD5' incorporates:
         *  DataTypeConversion: '<S2000>/Data Type Conversion7'
         *  Switch: '<S2003>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_MCPA_Temp_FD5_Value(((float32)rtb_Switch5_fl1)
            - 40.0F);

        /* Outport: '<Root>/VeSR1B_y_MCPA_Inverter_Temp_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_DATA2_FD5_CRC_Faild'
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_DATA2_FD5_E2E_Faild'
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_DATA2_FD5_MC_Faild'
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_Inverter_Temp_SNA_Faild'
         *  Product: '<S2001>/Product'
         *  Product: '<S2001>/Product1'
         *  Product: '<S2001>/Product2'
         *  Product: '<S2001>/Product3'
         *  Product: '<S2001>/Product4'
         *  Sum: '<S2001>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_Inverter_Temp_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_CRC_F_l ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_Inverter_Temp_S_o
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPA_Rotor_Temp_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_DATA2_FD5_CRC_Faild'
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_DATA2_FD5_E2E_Faild'
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_DATA2_FD5_MC_Faild'
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_Rotor_Temperature_SNA_Faild'
         *  Product: '<S2002>/Product'
         *  Product: '<S2002>/Product1'
         *  Product: '<S2002>/Product2'
         *  Product: '<S2002>/Product3'
         *  Product: '<S2002>/Product4'
         *  Sum: '<S2002>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_Rotor_Temp_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_CRC_F_l ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_Rotor_Temperatu_h
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPA_Temp_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_DATA2_FD5_CRC_Faild'
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_DATA2_FD5_E2E_Faild'
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_DATA2_FD5_MC_Faild'
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_Temp_SNA_Faild'
         *  Product: '<S2003>/Product'
         *  Product: '<S2003>/Product1'
         *  Product: '<S2003>/Product2'
         *  Product: '<S2003>/Product3'
         *  Product: '<S2003>/Product4'
         *  Sum: '<S2003>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_Temp_FD5_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_CRC_F_l ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_MC_Fail
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_Temp_SNA_Faild_g ? 1 : 0) *
                      8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_CLrDiagInfo_MCPA_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_DATA2_FD5_CRC_Faild'
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_DATA2_FD5_E2E_Faild'
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_DATA2_FD5_MC_Faild'
         *  Product: '<S2004>/Product'
         *  Product: '<S2004>/Product1'
         *  Product: '<S2004>/Product2'
         *  Product: '<S2004>/Product4'
         *  Sum: '<S2004>/Add'
         */
        (void)Rte_Write_VeSR1B_y_CLrDiagInfo_MCPA_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_CRC_F_l ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_E2E_Fai ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_Cntr_MCPA_DATA2_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_DATA2_FD5_CRC_Faild'
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_DATA2_FD5_E2E_Faild'
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_DATA2_FD5_MC_Faild'
         *  Product: '<S2005>/Product'
         *  Product: '<S2005>/Product1'
         *  Product: '<S2005>/Product2'
         *  Product: '<S2005>/Product4'
         *  Sum: '<S2005>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Cntr_MCPA_DATA2_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_CRC_F_l ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_E2E_Fai ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MAC_MCPA_DATA2_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_DATA2_FD5_CRC_Faild'
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_DATA2_FD5_E2E_Faild'
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_DATA2_FD5_MC_Faild'
         *  Product: '<S2006>/Product'
         *  Product: '<S2006>/Product1'
         *  Product: '<S2006>/Product2'
         *  Product: '<S2006>/Product4'
         *  Sum: '<S2006>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MAC_MCPA_DATA2_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_CRC_F_l ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_E2E_Fai ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPA_ROL_Request_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_DATA2_FD5_CRC_Faild'
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_DATA2_FD5_E2E_Faild'
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_DATA2_FD5_MC_Faild'
         *  Product: '<S2007>/Product'
         *  Product: '<S2007>/Product1'
         *  Product: '<S2007>/Product2'
         *  Product: '<S2007>/Product4'
         *  Sum: '<S2007>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_ROL_Request_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_CRC_F_l ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_E2E_Fai ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPA_ROL_STATUS_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_DATA2_FD5_CRC_Faild'
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_DATA2_FD5_E2E_Faild'
         *  DataStoreRead: '<S2000>/VeSR1N_b_MCPA_DATA2_FD5_MC_Faild'
         *  Product: '<S2008>/Product'
         *  Product: '<S2008>/Product1'
         *  Product: '<S2008>/Product2'
         *  Product: '<S2008>/Product4'
         *  Sum: '<S2008>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_ROL_STATUS_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_CRC_F_l ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_E2E_Fai ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S2005>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gj = rtb_Switch5_ji;

        /* Update for UnitDelay: '<S2004>/Unit Delay' incorporates:
         *  Switch: '<S2004>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_afi = rtb_Switch5_pr;

        /* Update for UnitDelay: '<S2006>/Unit Delay' incorporates:
         *  Switch: '<S2006>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_p2 = rtb_Switch5_kb3;

        /* Update for UnitDelay: '<S2001>/Unit Delay' incorporates:
         *  Switch: '<S2001>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_odl = rtb_Switch5_h;

        /* Update for UnitDelay: '<S2007>/Unit Delay' incorporates:
         *  Switch: '<S2007>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ca = rtb_Switch5_d;

        /* Update for UnitDelay: '<S2008>/Unit Delay' incorporates:
         *  Switch: '<S2008>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kme = rtb_Switch5_hs4;

        /* Update for UnitDelay: '<S2002>/Unit Delay' incorporates:
         *  Switch: '<S2002>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_adg = rtb_Switch5_pjt;

        /* Update for UnitDelay: '<S2003>/Unit Delay' incorporates:
         *  Switch: '<S2003>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ll = rtb_Switch5_fl1;
    }

    /* End of Logic: '<S1980>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S1980>/MCPA_DATA2_FD5_Time' */

    /* Merge: '<S61>/SR1N_b_MCPA_DATA2_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1980>/VeSR1N_b_MCPA_DATA2_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_MCPA_DATA2_FD5_Time_VeSR1N_b_MCPA_DATA2_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_dl);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_MCPA_DATA2_FD5_Pkt' */
}

/* Model step function for TID61 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_MCPA_DATA_FD11_Time(void)
                                  /* Explicit Task: TESR1B_MCPA_DATA_FD11_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_MCPA_DATA_FD11_New;
    uint8 rtb_Switch5_f;
    uint8 rtb_Switch5_gm;
    boolean rtb_TmpSignalConversionAtVeSR_c;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_MCPA_DATA_FD11_Pkt' incorporates:
     *  SubSystem: '<S62>/MCPA_DATA_FD11_Time'
     */
    /* SignalConversion generated from: '<S2011>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S62>/SR1N_b_MCPA_DATA_FD11_NewEvent_merge'
     */
    rtb_VeSR1N_b_MCPA_DATA_FD11_New =
        Rte_IrvRead_SR1B_MCPA_DATA_FD11_Time_VeSR1N_b_MCPA_DATA_FD11_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S2011>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S62>/SR1N_b_MCPA_DATA_FD11_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_c =
        Rte_IrvRead_SR1B_MCPA_DATA_FD11_Time_VeSR1N_b_MCPA_DATA_FD11_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S2011>/MCPA_DATA_FD11_Time' incorporates:
     *  EnablePort: '<S2031>/Enable'
     */
    /* Logic: '<S2011>/Logical Operator1' incorporates:
     *  Constant: '<S2030>/Calib'
     */
    if (rtb_VeSR1N_b_MCPA_DATA_FD11_New && (KeSR1B_b_MCPA_DATA_FD11_Enbl))
    {
        /* Gain: '<S2031>/Gain2' incorporates:
         *  Constant: '<S2031>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_gh = false;

        /* Switch: '<S2033>/Switch5' incorporates:
         *  DataStoreRead: '<S2031>/VeSR1N_b_MCPA_DATA_FD11_CRC_Failg'
         *  DataStoreRead: '<S2031>/VeSR1N_b_MCPA_DATA_FD11_E2E_Faild'
         *  Logic: '<S2033>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA_FD11_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA_FD11_E2E_Fai))
        {
            /* Switch: '<S2033>/Switch5' incorporates:
             *  UnitDelay: '<S2033>/Unit Delay'
             */
            rtb_Switch5_f = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mb;
        }
        else
        {
            /* Switch: '<S2033>/Switch5' incorporates:
             *  DataStoreRead: '<S2031>/DataStore_VeSR1N_b_MCPA_ServLamp_Req_FD11'
             */
            rtb_Switch5_f = SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_ServLamp_Req_FD11;
        }

        /* End of Switch: '<S2033>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_MCPA_ServLamp_Req_FD11' incorporates:
         *  DataTypeConversion: '<S2031>/Data Type Conversion'
         *  Switch: '<S2033>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_MCPA_ServLamp_Req_FD11_Value(((sint32)
            rtb_Switch5_f) != 0);

        /* Switch: '<S2032>/Switch5' incorporates:
         *  DataStoreRead: '<S2031>/VeSR1N_b_MCPA_DATA_FD11_CRC_Failg'
         *  DataStoreRead: '<S2031>/VeSR1N_b_MCPA_DATA_FD11_E2E_Faild'
         *  Logic: '<S2032>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA_FD11_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA_FD11_E2E_Fai))
        {
            /* Switch: '<S2032>/Switch5' incorporates:
             *  UnitDelay: '<S2032>/Unit Delay'
             */
            rtb_Switch5_gm = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_i5;
        }
        else
        {
            /* Switch: '<S2032>/Switch5' incorporates:
             *  DataStoreRead: '<S2031>/VeSR1N_y_MC_MCPA_DATA_FD11'
             */
            rtb_Switch5_gm = SR1B_BLUEN_ac_DW.VeSR1N_y_MC_MCPA_DATA_FD11;
        }

        /* End of Switch: '<S2032>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MC_MCPA_DATA_FD11' incorporates:
         *  DataTypeConversion: '<S2031>/Data Type Conversion1'
         *  Switch: '<S2032>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MC_MCPA_DATA_FD11_Value(rtb_Switch5_gm);

        /* Outport: '<Root>/VeSR1B_y_MC_MCPA_DATA_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2031>/VeSR1N_b_MCPA_DATA_FD11_CRC_Faild'
         *  DataStoreRead: '<S2031>/VeSR1N_b_MCPA_DATA_FD11_E2E_Faild'
         *  DataStoreRead: '<S2031>/VeSR1N_b_MCPA_DATA_FD11_MC_Faild'
         *  Product: '<S2032>/Product'
         *  Product: '<S2032>/Product1'
         *  Product: '<S2032>/Product2'
         *  Product: '<S2032>/Product4'
         *  Sum: '<S2032>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MC_MCPA_DATA_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA_FD11_CRC_F_k ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA_FD11_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA_FD11_E2E_Fai ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPA_ServLamp_Req_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2031>/VeSR1N_b_MCPA_DATA_FD11_CRC_Faild'
         *  DataStoreRead: '<S2031>/VeSR1N_b_MCPA_DATA_FD11_E2E_Faild'
         *  DataStoreRead: '<S2031>/VeSR1N_b_MCPA_DATA_FD11_MC_Faild'
         *  Product: '<S2033>/Product'
         *  Product: '<S2033>/Product1'
         *  Product: '<S2033>/Product2'
         *  Product: '<S2033>/Product4'
         *  Sum: '<S2033>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_ServLamp_Req_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA_FD11_CRC_F_k ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA_FD11_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_c ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA_FD11_E2E_Fai ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S2033>/Unit Delay' incorporates:
         *  Switch: '<S2033>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mb = rtb_Switch5_f;

        /* Update for UnitDelay: '<S2032>/Unit Delay' incorporates:
         *  Switch: '<S2032>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_i5 = rtb_Switch5_gm;
    }

    /* End of Logic: '<S2011>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S2011>/MCPA_DATA_FD11_Time' */

    /* Merge: '<S62>/SR1N_b_MCPA_DATA_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2011>/VeSR1N_b_MCPA_DATA_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_MCPA_DATA_FD11_Time_VeSR1N_b_MCPA_DATA_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_gh);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_MCPA_DATA_FD11_Pkt' */
}

/* Model step function for TID62 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_MCPA_DATA_FD5_Time(void)
                                   /* Explicit Task: TESR1B_MCPA_DATA_FD5_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_MCPA_DATA_FD5_NewE;
    uint8 rtb_Switch5_a;
    uint8 rtb_Switch5_c1;
    boolean rtb_TmpSignalConversionAtVeSR_a;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_MCPA_DATA_FD5_Pkt' incorporates:
     *  SubSystem: '<S63>/MCPA_DATA_FD5_Time'
     */
    /* SignalConversion generated from: '<S2036>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S63>/SR1N_b_MCPA_DATA_FD5_NewEvent_merge'
     */
    rtb_VeSR1N_b_MCPA_DATA_FD5_NewE =
        Rte_IrvRead_SR1B_MCPA_DATA_FD5_Time_VeSR1N_b_MCPA_DATA_FD5_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S2036>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S63>/SR1N_b_MCPA_DATA_FD5_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_a =
        Rte_IrvRead_SR1B_MCPA_DATA_FD5_Time_VeSR1N_b_MCPA_DATA_FD5_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S2036>/MCPA_DATA_FD5_Time' incorporates:
     *  EnablePort: '<S2056>/Enable'
     */
    /* Logic: '<S2036>/Logical Operator1' incorporates:
     *  Constant: '<S2055>/Calib'
     */
    if (rtb_VeSR1N_b_MCPA_DATA_FD5_NewE && (KeSR1B_b_MCPA_DATA_FD5_Enbl))
    {
        /* Gain: '<S2056>/Gain2' incorporates:
         *  Constant: '<S2056>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_na = false;

        /* Switch: '<S2058>/Switch5' incorporates:
         *  DataStoreRead: '<S2056>/VeSR1N_b_MCPA_DATA_FD5_CRC_Failg'
         *  DataStoreRead: '<S2056>/VeSR1N_b_MCPA_DATA_FD5_E2E_Faild'
         *  Logic: '<S2058>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA_FD5_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA_FD5_E2E_Fail))
        {
            /* Switch: '<S2058>/Switch5' incorporates:
             *  UnitDelay: '<S2058>/Unit Delay'
             */
            rtb_Switch5_c1 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_j4;
        }
        else
        {
            /* Switch: '<S2058>/Switch5' incorporates:
             *  DataStoreRead: '<S2056>/DataStore_VeSR1N_b_MCPA_Serv_Lamp_Req_FD5'
             */
            rtb_Switch5_c1 = SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_Serv_Lamp_Req_FD5;
        }

        /* End of Switch: '<S2058>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_MCPA_Serv_Lamp_Req_FD5' incorporates:
         *  DataTypeConversion: '<S2056>/Data Type Conversion'
         *  Switch: '<S2058>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_MCPA_Serv_Lamp_Req_FD5_Value(((sint32)
            rtb_Switch5_c1) != 0);

        /* Switch: '<S2057>/Switch5' incorporates:
         *  DataStoreRead: '<S2056>/VeSR1N_b_MCPA_DATA_FD5_CRC_Failg'
         *  DataStoreRead: '<S2056>/VeSR1N_b_MCPA_DATA_FD5_E2E_Faild'
         *  Logic: '<S2057>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA_FD5_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA_FD5_E2E_Fail))
        {
            /* Switch: '<S2057>/Switch5' incorporates:
             *  UnitDelay: '<S2057>/Unit Delay'
             */
            rtb_Switch5_a = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cwk;
        }
        else
        {
            /* Switch: '<S2057>/Switch5' incorporates:
             *  DataStoreRead: '<S2056>/VeSR1N_y_MC_MCPA_DATA_FD5'
             */
            rtb_Switch5_a = SR1B_BLUEN_ac_DW.VeSR1N_y_MC_MCPA_DATA_FD5;
        }

        /* End of Switch: '<S2057>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MC_MCPA_DATA_FD5' incorporates:
         *  DataTypeConversion: '<S2056>/Data Type Conversion1'
         *  Switch: '<S2057>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MC_MCPA_DATA_FD5_Value(rtb_Switch5_a);

        /* Outport: '<Root>/VeSR1B_y_MC_MCPA_DATA_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2056>/VeSR1N_b_MCPA_DATA_FD5_CRC_Faild'
         *  DataStoreRead: '<S2056>/VeSR1N_b_MCPA_DATA_FD5_E2E_Faild'
         *  DataStoreRead: '<S2056>/VeSR1N_b_MCPA_DATA_FD5_MC_Faild'
         *  Product: '<S2057>/Product'
         *  Product: '<S2057>/Product1'
         *  Product: '<S2057>/Product2'
         *  Product: '<S2057>/Product4'
         *  Sum: '<S2057>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MC_MCPA_DATA_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA_FD5_CRC_Fa_b ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA_FD5_MC_Faild ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA_FD5_E2E_Fail ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPA_Serv_Lamp_Req_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2056>/VeSR1N_b_MCPA_DATA_FD5_CRC_Faild'
         *  DataStoreRead: '<S2056>/VeSR1N_b_MCPA_DATA_FD5_E2E_Faild'
         *  DataStoreRead: '<S2056>/VeSR1N_b_MCPA_DATA_FD5_MC_Faild'
         *  Product: '<S2058>/Product'
         *  Product: '<S2058>/Product1'
         *  Product: '<S2058>/Product2'
         *  Product: '<S2058>/Product4'
         *  Sum: '<S2058>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_Serv_Lamp_Req_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA_FD5_CRC_Fa_b ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA_FD5_MC_Faild ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA_FD5_E2E_Fail ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S2058>/Unit Delay' incorporates:
         *  Switch: '<S2058>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_j4 = rtb_Switch5_c1;

        /* Update for UnitDelay: '<S2057>/Unit Delay' incorporates:
         *  Switch: '<S2057>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cwk = rtb_Switch5_a;
    }

    /* End of Logic: '<S2036>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S2036>/MCPA_DATA_FD5_Time' */

    /* Merge: '<S63>/SR1N_b_MCPA_DATA_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2036>/VeSR1N_b_MCPA_DATA_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_MCPA_DATA_FD5_Time_VeSR1N_b_MCPA_DATA_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_na);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_MCPA_DATA_FD5_Pkt' */
}

/* Model step function for TID63 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_MCPA_PROPULSION_FD16_Time(void)
                            /* Explicit Task: TESR1B_MCPA_PROPULSION_FD16_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_MCPA_PROPULSION_FD;
    uint16 rtb_Switch5_c2e;
    uint16 rtb_Switch5_cg;
    uint16 rtb_Switch5_cg0;
    uint16 rtb_Switch5_h;
    uint16 rtb_Switch5_h3l;
    uint16 rtb_Switch5_hdg;
    uint16 rtb_Switch5_ie;
    uint16 rtb_Switch5_lv;
    uint16 rtb_Switch5_o;
    uint16 rtb_Switch5_pw;
    uint8 rtb_Switch5_bc;
    uint8 rtb_Switch5_bt5;
    uint8 rtb_Switch5_bz;
    uint8 rtb_Switch5_c4m;
    uint8 rtb_Switch5_d;
    uint8 rtb_Switch5_dz;
    uint8 rtb_Switch5_f;
    uint8 rtb_Switch5_f4;
    uint8 rtb_Switch5_fe;
    uint8 rtb_Switch5_gc;
    uint8 rtb_Switch5_gcd;
    uint8 rtb_Switch5_jr;
    uint8 rtb_Switch5_jya;
    uint8 rtb_Switch5_lo;
    uint8 rtb_Switch5_ppv;
    uint8 rtb_Switch5_pr;
    boolean rtb_TmpSignalConversionAtVeSR_e;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_MCPA_PROPULSION_FD16_Pkt' incorporates:
     *  SubSystem: '<S64>/MCPA_PROPULSION_FD16_Time'
     */
    /* SignalConversion generated from: '<S2061>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S64>/SR1N_b_MCPA_PROPULSION_FD16_NewEvent_merge'
     */
    rtb_VeSR1N_b_MCPA_PROPULSION_FD =
        Rte_IrvRead_SR1B_MCPA_PROPULSION_FD16_Time_VeSR1N_b_MCPA_PROPULSION_FD16_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S2061>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S64>/SR1N_b_MCPA_PROPULSION_FD16_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_e =
        Rte_IrvRead_SR1B_MCPA_PROPULSION_FD16_Time_VeSR1N_b_MCPA_PROPULSION_FD16_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S2061>/MCPA_PROPULSION_FD16_Time' incorporates:
     *  EnablePort: '<S2081>/Enable'
     */
    /* Logic: '<S2061>/Logical Operator1' incorporates:
     *  Constant: '<S2080>/Calib'
     */
    if (rtb_VeSR1N_b_MCPA_PROPULSION_FD && (KeSR1B_b_MCPA_PROPULSION_FD16_Enbl))
    {
        /* Gain: '<S2081>/Gain2' incorporates:
         *  Constant: '<S2081>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_n1 = false;

        /* Switch: '<S2096>/Switch5' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Failg'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  Logic: '<S2096>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_C) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E))
        {
            /* Switch: '<S2096>/Switch5' incorporates:
             *  UnitDelay: '<S2096>/Unit Delay'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_enq;
        }
        else
        {
            /* Switch: '<S2096>/Switch5' incorporates:
             *  DataStoreRead: '<S2081>/DataStore_VeSR1N_b_MCPA_3PS_Pos_P_FD16'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_3PS_Pos_P_FD16;
        }

        /* End of Switch: '<S2096>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_MCPA_3PS_Pos_P_FD16' incorporates:
         *  DataTypeConversion: '<S2081>/Data Type Conversion'
         *  Switch: '<S2096>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_MCPA_3PS_Pos_P_FD16_Value(((sint32)
            rtb_Switch5_d) != 0);

        /* Switch: '<S2095>/Switch5' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Failg'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  Logic: '<S2095>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_C) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E))
        {
            /* Switch: '<S2095>/Switch5' incorporates:
             *  UnitDelay: '<S2095>/Unit Delay'
             */
            rtb_Switch5_gc = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nnj;
        }
        else
        {
            /* Switch: '<S2095>/Switch5' incorporates:
             *  DataStoreRead: '<S2081>/VeSR1N_y_MC_MCPA_PROPULSION_FD16'
             */
            rtb_Switch5_gc = SR1B_BLUEN_ac_DW.VeSR1N_y_MC_MCPA_PROPULSION_FD1;
        }

        /* End of Switch: '<S2095>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MC_MCPA_PROPULSION_FD16' incorporates:
         *  DataTypeConversion: '<S2081>/Data Type Conversion1'
         *  Switch: '<S2095>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MC_MCPA_PROPULSION_FD16_Value(rtb_Switch5_gc);

        /* Switch: '<S2104>/Switch5' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Failg'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  Logic: '<S2104>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_C) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E))
        {
            /* Switch: '<S2104>/Switch5' incorporates:
             *  UnitDelay: '<S2104>/Unit Delay'
             */
            rtb_Switch5_f = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nmy;
        }
        else
        {
            /* Switch: '<S2104>/Switch5' incorporates:
             *  DataStoreRead: '<S2081>/DataStore_VeSR1N_y_MCPA_InterlockSts_P_FD16'
             */
            rtb_Switch5_f = SR1B_BLUEN_ac_DW.VeSR1N_y_MCPA_InterlockSts_P_FD;
        }

        /* End of Switch: '<S2104>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MCPA_InterlockSts_P_FD16' incorporates:
         *  DataTypeConversion: '<S2081>/Data Type Conversion10'
         *  Switch: '<S2104>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_InterlockSts_P_FD16_Value(rtb_Switch5_f);

        /* Switch: '<S2105>/Switch5' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Failg'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  Logic: '<S2105>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_C) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E))
        {
            /* Switch: '<S2105>/Switch5' incorporates:
             *  UnitDelay: '<S2105>/Unit Delay'
             */
            rtb_Switch5_bz = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ov0;
        }
        else
        {
            /* Switch: '<S2105>/Switch5' incorporates:
             *  DataStoreRead: '<S2081>/DataStore_VeSR1N_y_MCPA_Invrtr_State_P_FD16'
             */
            rtb_Switch5_bz = SR1B_BLUEN_ac_DW.VeSR1N_y_MCPA_Invrtr_State_P_FD;
        }

        /* End of Switch: '<S2105>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MCPA_Invrtr_State_P_FD16' incorporates:
         *  DataTypeConversion: '<S2081>/Data Type Conversion11'
         *  Switch: '<S2105>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_Invrtr_State_P_FD16_Value(rtb_Switch5_bz);

        /* Logic: '<S2089>/Logical Operator' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Failg'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  Logic: '<S2082>/Logical Operator'
         *  Logic: '<S2083>/Logical Operator'
         *  Logic: '<S2084>/Logical Operator'
         *  Logic: '<S2085>/Logical Operator'
         *  Logic: '<S2086>/Logical Operator'
         *  Logic: '<S2087>/Logical Operator'
         *  Logic: '<S2088>/Logical Operator'
         *  Logic: '<S2090>/Logical Operator'
         *  Logic: '<S2091>/Logical Operator'
         *  Logic: '<S2092>/Logical Operator'
         *  Logic: '<S2093>/Logical Operator'
         *  Logic: '<S2094>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_C) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E));

        /* Switch: '<S2089>/Switch5' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_MaxTorq_P_SNA_Faild'
         *  Logic: '<S2089>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_MaxTorq_P_SNA_Fai))
        {
            /* Switch: '<S2089>/Switch5' incorporates:
             *  UnitDelay: '<S2089>/Unit Delay'
             */
            rtb_Switch5_o = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_juj;
        }
        else
        {
            /* Switch: '<S2089>/Switch5' incorporates:
             *  DataStoreRead: '<S2081>/DataStore_VeSR1N_M_MCPA_MaxTorq_P_FD16'
             */
            rtb_Switch5_o = SR1B_BLUEN_ac_DW.VeSR1N_M_MCPA_MaxTorq_P_FD16;
        }

        /* End of Switch: '<S2089>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_MCPA_MaxTorq_P_FD16' incorporates:
         *  DataTypeConversion: '<S2081>/Data Type Conversion12'
         *  Switch: '<S2089>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_MCPA_MaxTorq_P_FD16_Value((((float32)
            rtb_Switch5_o) * 0.125F) - 1023.0F);

        /* Switch: '<S2090>/Switch5' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_MinTorq_P_SNA_Faild'
         *  Logic: '<S2090>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_MinTorq_P_SNA_Fai))
        {
            /* Switch: '<S2090>/Switch5' incorporates:
             *  UnitDelay: '<S2090>/Unit Delay'
             */
            rtb_Switch5_lv = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ic;
        }
        else
        {
            /* Switch: '<S2090>/Switch5' incorporates:
             *  DataStoreRead: '<S2081>/DataStore_VeSR1N_M_MCPA_MinTorq_P_FD16'
             */
            rtb_Switch5_lv = SR1B_BLUEN_ac_DW.VeSR1N_M_MCPA_MinTorq_P_FD16;
        }

        /* End of Switch: '<S2090>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_MCPA_MinTorq_P_FD16' incorporates:
         *  DataTypeConversion: '<S2081>/Data Type Conversion13'
         *  Switch: '<S2090>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_MCPA_MinTorq_P_FD16_Value((((float32)
            rtb_Switch5_lv) * 0.125F) - 1023.0F);

        /* Switch: '<S2091>/Switch5' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_MtrIndex_P_SNA_Faild'
         *  Logic: '<S2091>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_MtrIndex_P_SNA_Fa))
        {
            /* Switch: '<S2091>/Switch5' incorporates:
             *  UnitDelay: '<S2091>/Unit Delay'
             */
            rtb_Switch5_bt5 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ixg;
        }
        else
        {
            /* Switch: '<S2091>/Switch5' incorporates:
             *  DataStoreRead: '<S2081>/DataStore_VeSR1N_y_MCPA_MtrIndex_P_FD16'
             */
            rtb_Switch5_bt5 = SR1B_BLUEN_ac_DW.VeSR1N_y_MCPA_MtrIndex_P_FD16;
        }

        /* End of Switch: '<S2091>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MCPA_MtrIndex_P_FD16' incorporates:
         *  DataTypeConversion: '<S2081>/Data Type Conversion14'
         *  Switch: '<S2091>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_MtrIndex_P_FD16_Value(rtb_Switch5_bt5);

        /* Switch: '<S2092>/Switch5' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_MtrMaxCpbltyTrq_P_SNA_Faild'
         *  Logic: '<S2092>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_MtrMaxCpbltyTrq_P))
        {
            /* Switch: '<S2092>/Switch5' incorporates:
             *  UnitDelay: '<S2092>/Unit Delay'
             */
            rtb_Switch5_hdg = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ln;
        }
        else
        {
            /* Switch: '<S2092>/Switch5' incorporates:
             *  DataStoreRead: '<S2081>/DataStore_VeSR1N_M_MCPA_MtrMaxCpbltyTrq_P_FD16'
             */
            rtb_Switch5_hdg = SR1B_BLUEN_ac_DW.VeSR1N_M_MCPA_MtrMaxCpbltyTrq_P;
        }

        /* End of Switch: '<S2092>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_MCPA_MtrMaxCpbltyTrq_P_FD16' incorporates:
         *  DataTypeConversion: '<S2081>/Data Type Conversion15'
         *  Switch: '<S2092>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_MCPA_MtrMaxCpbltyTrq_P_FD16_Value((((float32)
            rtb_Switch5_hdg) * 0.125F) - 1023.0F);

        /* Switch: '<S2093>/Switch5' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_MtrMinCpbltyTrq_P_SNA_Faild'
         *  Logic: '<S2093>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_MtrMinCpbltyTrq_P))
        {
            /* Switch: '<S2093>/Switch5' incorporates:
             *  UnitDelay: '<S2093>/Unit Delay'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ek;
        }
        else
        {
            /* Switch: '<S2093>/Switch5' incorporates:
             *  DataStoreRead: '<S2081>/DataStore_VeSR1N_M_MCPA_MtrMinCpbltyTrq_P_FD16'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.VeSR1N_M_MCPA_MtrMinCpbltyTrq_P;
        }

        /* End of Switch: '<S2093>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_MCPA_MtrMinCpbltyTrq_P_FD16' incorporates:
         *  DataTypeConversion: '<S2081>/Data Type Conversion16'
         *  Switch: '<S2093>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_MCPA_MtrMinCpbltyTrq_P_FD16_Value((((float32)
            rtb_Switch5_h) * 0.125F) - 1023.0F);

        /* Switch: '<S2094>/Switch5' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_RPM_P_SNA_Faild'
         *  Logic: '<S2094>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_RPM_P_SNA_Faild))
        {
            /* Switch: '<S2094>/Switch5' incorporates:
             *  UnitDelay: '<S2094>/Unit Delay'
             */
            rtb_Switch5_c2e = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cs;
        }
        else
        {
            /* Switch: '<S2094>/Switch5' incorporates:
             *  DataStoreRead: '<S2081>/DataStore_VeSR1N_n_MCPA_RPM_P_FD16'
             */
            rtb_Switch5_c2e = SR1B_BLUEN_ac_DW.VeSR1N_n_MCPA_RPM_P_FD16;
        }

        /* End of Switch: '<S2094>/Switch5' */

        /* Outport: '<Root>/VeSR1B_n_MCPA_RPM_P_FD16' incorporates:
         *  DataTypeConversion: '<S2081>/Data Type Conversion17'
         *  Switch: '<S2094>/Switch5'
         */
        (void)Rte_Write_VeSR1B_n_MCPA_RPM_P_FD16_Value(((float32)rtb_Switch5_c2e)
            - 32768.0F);

        /* Switch: '<S2106>/Switch5' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Failg'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  Logic: '<S2106>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_C) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E))
        {
            /* Switch: '<S2106>/Switch5' incorporates:
             *  UnitDelay: '<S2106>/Unit Delay'
             */
            rtb_Switch5_pr = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cnk;
        }
        else
        {
            /* Switch: '<S2106>/Switch5' incorporates:
             *  DataStoreRead: '<S2081>/DataStore_VeSR1N_b_MCPA_RPM_V_P_FD16'
             */
            rtb_Switch5_pr = SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_RPM_V_P_FD16;
        }

        /* End of Switch: '<S2106>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_MCPA_RPM_V_P_FD16' incorporates:
         *  DataTypeConversion: '<S2081>/Data Type Conversion18'
         *  Switch: '<S2106>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_MCPA_RPM_V_P_FD16_Value(((sint32)rtb_Switch5_pr)
            != 0);

        /* Switch: '<S2107>/Switch5' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Failg'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  Logic: '<S2107>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_C) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E))
        {
            /* Switch: '<S2107>/Switch5' incorporates:
             *  UnitDelay: '<S2107>/Unit Delay'
             */
            rtb_Switch5_pw = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lf;
        }
        else
        {
            /* Switch: '<S2107>/Switch5' incorporates:
             *  DataStoreRead: '<S2081>/DataStore_VeSR1N_n_MCPA_Spd_Lim_P_FD16'
             */
            rtb_Switch5_pw = SR1B_BLUEN_ac_DW.VeSR1N_n_MCPA_Spd_Lim_P_FD16;
        }

        /* End of Switch: '<S2107>/Switch5' */

        /* Outport: '<Root>/VeSR1B_n_MCPA_Spd_Lim_P_FD16' incorporates:
         *  DataTypeConversion: '<S2081>/Data Type Conversion19'
         *  Switch: '<S2107>/Switch5'
         */
        (void)Rte_Write_VeSR1B_n_MCPA_Spd_Lim_P_FD16_Value(((float32)
            rtb_Switch5_pw) - 32767.0F);

        /* Switch: '<S2082>/Switch5' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_6SO_Status_P_SNA_Faild'
         *  Logic: '<S2082>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_6SO_Status_P_SNA_))
        {
            /* Switch: '<S2082>/Switch5' incorporates:
             *  UnitDelay: '<S2082>/Unit Delay'
             */
            rtb_Switch5_jya = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cm;
        }
        else
        {
            /* Switch: '<S2082>/Switch5' incorporates:
             *  DataStoreRead: '<S2081>/DataStore_VeSR1N_y_MCPA_6SO_Status_P_FD16'
             */
            rtb_Switch5_jya = SR1B_BLUEN_ac_DW.VeSR1N_y_MCPA_6SO_Status_P_FD16;
        }

        /* End of Switch: '<S2082>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MCPA_6SO_Status_P_FD16' incorporates:
         *  DataTypeConversion: '<S2081>/Data Type Conversion2'
         *  Switch: '<S2082>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_6SO_Status_P_FD16_Value(rtb_Switch5_jya);

        /* Switch: '<S2097>/Switch5' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Failg'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  Logic: '<S2097>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_C) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E))
        {
            /* Switch: '<S2097>/Switch5' incorporates:
             *  UnitDelay: '<S2097>/Unit Delay'
             */
            rtb_Switch5_dz = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kor;
        }
        else
        {
            /* Switch: '<S2097>/Switch5' incorporates:
             *  DataStoreRead: '<S2081>/DataStore_VeSR1N_y_MCPA_SPT_Stat_P_FD16'
             */
            rtb_Switch5_dz = SR1B_BLUEN_ac_DW.VeSR1N_y_MCPA_SPT_Stat_P_FD16;
        }

        /* End of Switch: '<S2097>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MCPA_SPT_Stat_P_FD16' incorporates:
         *  DataTypeConversion: '<S2081>/Data Type Conversion20'
         *  Switch: '<S2097>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_SPT_Stat_P_FD16_Value(rtb_Switch5_dz);

        /* Switch: '<S2084>/Switch5' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_Temp_P_SNA_Faild'
         *  Logic: '<S2084>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_Temp_P_SNA_Faild))
        {
            /* Switch: '<S2084>/Switch5' incorporates:
             *  UnitDelay: '<S2084>/Unit Delay'
             */
            rtb_Switch5_f4 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dq;
        }
        else
        {
            /* Switch: '<S2084>/Switch5' incorporates:
             *  DataStoreRead: '<S2081>/DataStore_VeSR1N_T_MCPA_Temp_P_FD16'
             */
            rtb_Switch5_f4 = SR1B_BLUEN_ac_DW.VeSR1N_T_MCPA_Temp_P_FD16;
        }

        /* End of Switch: '<S2084>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_MCPA_Temp_P_FD16' incorporates:
         *  DataTypeConversion: '<S2081>/Data Type Conversion21'
         *  Switch: '<S2084>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_MCPA_Temp_P_FD16_Value(((float32)rtb_Switch5_f4)
            - 40.0F);

        /* Switch: '<S2085>/Switch5' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_TorqAchieved_AEMD_P_SNA_Faild'
         *  Logic: '<S2085>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_TorqAchieved_AEMD))
        {
            /* Switch: '<S2085>/Switch5' incorporates:
             *  UnitDelay: '<S2085>/Unit Delay'
             */
            rtb_Switch5_h3l = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_afb;
        }
        else
        {
            /* Switch: '<S2085>/Switch5' incorporates:
             *  DataStoreRead: '<S2081>/DataStore_VeSR1N_M_MCPA_TorqAchved_AEMD_P_FD16'
             */
            rtb_Switch5_h3l = SR1B_BLUEN_ac_DW.VeSR1N_M_MCPA_TorqAchved_AEMD_P;
        }

        /* End of Switch: '<S2085>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_MCPA_TorqAchved_AEMD_P_FD16' incorporates:
         *  DataTypeConversion: '<S2081>/Data Type Conversion22'
         *  Switch: '<S2085>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_MCPA_TorqAchved_AEMD_P_FD16_Value((((float32)
            rtb_Switch5_h3l) * 0.125F) - 1023.0F);

        /* Switch: '<S2098>/Switch5' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Failg'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  Logic: '<S2098>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_C) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E))
        {
            /* Switch: '<S2098>/Switch5' incorporates:
             *  UnitDelay: '<S2098>/Unit Delay'
             */
            rtb_Switch5_c4m = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bcc;
        }
        else
        {
            /* Switch: '<S2098>/Switch5' incorporates:
             *  DataStoreRead: '<S2081>/DataStore_VeSR1N_b_MCPA_TrqAchvd_AEMD_V_P_FD16'
             */
            rtb_Switch5_c4m = SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_TrqAchvd_AEMD_V_P;
        }

        /* End of Switch: '<S2098>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_MCPA_TrqAchvd_AEMD_V_P_FD16' incorporates:
         *  DataTypeConversion: '<S2081>/Data Type Conversion23'
         *  Switch: '<S2098>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_MCPA_TrqAchvd_AEMD_V_P_FD16_Value(((sint32)
            rtb_Switch5_c4m) != 0);

        /* Switch: '<S2086>/Switch5' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_Torque_Achieved_P_SNA_Faild'
         *  Logic: '<S2086>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_Torque_Achieved_P))
        {
            /* Switch: '<S2086>/Switch5' incorporates:
             *  UnitDelay: '<S2086>/Unit Delay'
             */
            rtb_Switch5_ie = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_n3;
        }
        else
        {
            /* Switch: '<S2086>/Switch5' incorporates:
             *  DataStoreRead: '<S2081>/DataStore_VeSR1N_M_MCPA_Torque_Achieved_P_FD16'
             */
            rtb_Switch5_ie = SR1B_BLUEN_ac_DW.VeSR1N_M_MCPA_Torque_Achieved_P;
        }

        /* End of Switch: '<S2086>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_MCPA_Torque_Achieved_P_FD16' incorporates:
         *  DataTypeConversion: '<S2081>/Data Type Conversion24'
         *  Switch: '<S2086>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_MCPA_Torque_Achieved_P_FD16_Value((((float32)
            rtb_Switch5_ie) * 0.125F) - 1023.0F);

        /* Switch: '<S2099>/Switch5' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Failg'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  Logic: '<S2099>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_C) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E))
        {
            /* Switch: '<S2099>/Switch5' incorporates:
             *  UnitDelay: '<S2099>/Unit Delay'
             */
            rtb_Switch5_fe = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_km;
        }
        else
        {
            /* Switch: '<S2099>/Switch5' incorporates:
             *  DataStoreRead: '<S2081>/DataStore_VeSR1N_b_MCPA_Torque_Achved_V_P_FD16'
             */
            rtb_Switch5_fe = SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_Torque_Achved_V_P;
        }

        /* End of Switch: '<S2099>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_MCPA_Torque_Achved_V_P_FD16' incorporates:
         *  DataTypeConversion: '<S2081>/Data Type Conversion25'
         *  Switch: '<S2099>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_MCPA_Torque_Achved_V_P_FD16_Value(((sint32)
            rtb_Switch5_fe) != 0);

        /* Switch: '<S2100>/Switch5' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Failg'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  Logic: '<S2100>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_C) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E))
        {
            /* Switch: '<S2100>/Switch5' incorporates:
             *  UnitDelay: '<S2100>/Unit Delay'
             */
            rtb_Switch5_bc = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nh;
        }
        else
        {
            /* Switch: '<S2100>/Switch5' incorporates:
             *  DataStoreRead: '<S2081>/DataStore_VeSR1N_y_MCPA_AC_Isolati_Stat_P_FD16'
             */
            rtb_Switch5_bc = SR1B_BLUEN_ac_DW.VeSR1N_y_MCPA_AC_Isolati_Stat_P;
        }

        /* End of Switch: '<S2100>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MCPA_AC_Isolati_Stat_P_FD16' incorporates:
         *  DataTypeConversion: '<S2081>/Data Type Conversion3'
         *  Switch: '<S2100>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_AC_Isolati_Stat_P_FD16_Value
            (rtb_Switch5_bc);

        /* Switch: '<S2083>/Switch5' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_AccelRaw_P_SNA_Faild'
         *  Logic: '<S2083>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_AccelRaw_P_SNA_Fa))
        {
            /* Switch: '<S2083>/Switch5' incorporates:
             *  UnitDelay: '<S2083>/Unit Delay'
             */
            rtb_Switch5_cg0 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cx;
        }
        else
        {
            /* Switch: '<S2083>/Switch5' incorporates:
             *  DataStoreRead: '<S2081>/DataStore_VeSR1N_y_MCPA_AccelRaw_P_FD16'
             */
            rtb_Switch5_cg0 = SR1B_BLUEN_ac_DW.VeSR1N_y_MCPA_AccelRaw_P_FD16;
        }

        /* End of Switch: '<S2083>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MCPA_AccelRaw_P_FD16' incorporates:
         *  DataTypeConversion: '<S2081>/Data Type Conversion4'
         *  Switch: '<S2083>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_AccelRaw_P_FD16_Value(((float32)
            rtb_Switch5_cg0) - 32768.0F);

        /* Switch: '<S2101>/Switch5' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Failg'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  Logic: '<S2101>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_C) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E))
        {
            /* Switch: '<S2101>/Switch5' incorporates:
             *  UnitDelay: '<S2101>/Unit Delay'
             */
            rtb_Switch5_jr = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ex4;
        }
        else
        {
            /* Switch: '<S2101>/Switch5' incorporates:
             *  DataStoreRead: '<S2081>/DataStore_VeSR1N_b_MCPA_AccelRawV_P_FD16'
             */
            rtb_Switch5_jr = SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_AccelRawV_P_FD16;
        }

        /* End of Switch: '<S2101>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_MCPA_AccelRawV_P_FD16' incorporates:
         *  DataTypeConversion: '<S2081>/Data Type Conversion5'
         *  Switch: '<S2101>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_MCPA_AccelRawV_P_FD16_Value(((sint32)
            rtb_Switch5_jr) != 0);

        /* Switch: '<S2087>/Switch5' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_CpbltySpdDivVolt_P_SNA_Faild'
         *  Logic: '<S2087>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_CpbltySpdDivVolt_))
        {
            /* Switch: '<S2087>/Switch5' incorporates:
             *  UnitDelay: '<S2087>/Unit Delay'
             */
            rtb_Switch5_cg = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mut;
        }
        else
        {
            /* Switch: '<S2087>/Switch5' incorporates:
             *  DataStoreRead: '<S2081>/DataStore_VeSR1N_n_MCPA_CpbltySpdDvVolt_P_FD16'
             */
            rtb_Switch5_cg = SR1B_BLUEN_ac_DW.VeSR1N_n_MCPA_CpbltySpdDvVolt_P;
        }

        /* End of Switch: '<S2087>/Switch5' */

        /* Outport: '<Root>/VeSR1B_n_MCPA_CpbltySpdDvVolt_P_FD16' incorporates:
         *  DataTypeConversion: '<S2081>/Data Type Conversion6'
         */
        (void)Rte_Write_VeSR1B_n_MCPA_CpbltySpdDvVolt_P_FD16_Value((float32)
            rtb_Switch5_cg);

        /* Switch: '<S2088>/Switch5' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_DeratingFactor_P_SNA_Faild'
         *  Logic: '<S2088>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DeratingFactor_P_))
        {
            /* Switch: '<S2088>/Switch5' incorporates:
             *  UnitDelay: '<S2088>/Unit Delay'
             */
            rtb_Switch5_gcd = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fn;
        }
        else
        {
            /* Switch: '<S2088>/Switch5' incorporates:
             *  DataStoreRead: '<S2081>/DataStore_VeSR1N_h_MCPA_DeratingFactor_P_FD16'
             */
            rtb_Switch5_gcd = SR1B_BLUEN_ac_DW.VeSR1N_h_MCPA_DeratingFactor_P_;
        }

        /* End of Switch: '<S2088>/Switch5' */

        /* Outport: '<Root>/VeSR1B_h_MCPA_DeratingFactor_P_FD16' incorporates:
         *  DataTypeConversion: '<S2081>/Data Type Conversion7'
         *  Switch: '<S2088>/Switch5'
         */
        (void)Rte_Write_VeSR1B_h_MCPA_DeratingFactor_P_FD16_Value(((float32)
            rtb_Switch5_gcd) * 0.02F);

        /* Switch: '<S2102>/Switch5' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Failg'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  Logic: '<S2102>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_C) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E))
        {
            /* Switch: '<S2102>/Switch5' incorporates:
             *  UnitDelay: '<S2102>/Unit Delay'
             */
            rtb_Switch5_ppv = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l0l;
        }
        else
        {
            /* Switch: '<S2102>/Switch5' incorporates:
             *  DataStoreRead: '<S2081>/DataStore_VeSR1N_y_MCPA_Dschrge_Status_P_FD16'
             */
            rtb_Switch5_ppv = SR1B_BLUEN_ac_DW.VeSR1N_y_MCPA_Dschrge_Status_P_;
        }

        /* End of Switch: '<S2102>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MCPA_Dschrge_Status_P_FD16' incorporates:
         *  DataTypeConversion: '<S2081>/Data Type Conversion8'
         *  Switch: '<S2102>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_Dschrge_Status_P_FD16_Value
            (rtb_Switch5_ppv);

        /* Switch: '<S2103>/Switch5' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Failg'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  Logic: '<S2103>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_C) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E))
        {
            /* Switch: '<S2103>/Switch5' incorporates:
             *  UnitDelay: '<S2103>/Unit Delay'
             */
            rtb_Switch5_lo = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jqe;
        }
        else
        {
            /* Switch: '<S2103>/Switch5' incorporates:
             *  DataStoreRead: '<S2081>/DataStore_VeSR1N_b_MCPA_HV_CnctrOpn_Req_P_FD16'
             */
            rtb_Switch5_lo = SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_HV_CnctrOpn_Req_P;
        }

        /* End of Switch: '<S2103>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_MCPA_HV_CnctrOpn_Req_P_FD16' incorporates:
         *  DataTypeConversion: '<S2081>/Data Type Conversion9'
         *  Switch: '<S2103>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_MCPA_HV_CnctrOpn_Req_P_FD16_Value(((sint32)
            rtb_Switch5_lo) != 0);

        /* Outport: '<Root>/VeSR1B_y_MCPA_6SO_Status_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_6SO_Status_P_SNA_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2082>/Product'
         *  Product: '<S2082>/Product1'
         *  Product: '<S2082>/Product2'
         *  Product: '<S2082>/Product3'
         *  Product: '<S2082>/Product4'
         *  Sum: '<S2082>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_6SO_Status_P_FD16_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_n ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_M ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_6SO_Status_P_SNA_
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPA_AccelRaw_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_AccelRaw_P_SNA_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2083>/Product'
         *  Product: '<S2083>/Product1'
         *  Product: '<S2083>/Product2'
         *  Product: '<S2083>/Product3'
         *  Product: '<S2083>/Product4'
         *  Sum: '<S2083>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_AccelRaw_P_FD16_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_n ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_M ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_AccelRaw_P_SNA_Fa
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPA_Temp_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_MC_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_Temp_P_SNA_Faild'
         *  Product: '<S2084>/Product'
         *  Product: '<S2084>/Product1'
         *  Product: '<S2084>/Product2'
         *  Product: '<S2084>/Product3'
         *  Product: '<S2084>/Product4'
         *  Sum: '<S2084>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_Temp_P_FD16_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_n ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_M ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_Temp_P_SNA_Faild ?
                                1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPA_TorqAchved_AEMD_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_MC_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_TorqAchieved_AEMD_P_SNA_Faild'
         *  Product: '<S2085>/Product'
         *  Product: '<S2085>/Product1'
         *  Product: '<S2085>/Product2'
         *  Product: '<S2085>/Product3'
         *  Product: '<S2085>/Product4'
         *  Sum: '<S2085>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_TorqAchved_AEMD_P_FD16_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_n ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_M ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_TorqAchieved_AEMD
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPA_Torque_Achieved_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_MC_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_Torque_Achieved_P_SNA_Faild'
         *  Product: '<S2086>/Product'
         *  Product: '<S2086>/Product1'
         *  Product: '<S2086>/Product2'
         *  Product: '<S2086>/Product3'
         *  Product: '<S2086>/Product4'
         *  Sum: '<S2086>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_Torque_Achieved_P_FD16_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_n ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_M ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_Torque_Achieved_P
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPA_CpbltySpdDvVolt_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_CpbltySpdDivVolt_P_SNA_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2087>/Product'
         *  Product: '<S2087>/Product1'
         *  Product: '<S2087>/Product2'
         *  Product: '<S2087>/Product3'
         *  Product: '<S2087>/Product4'
         *  Sum: '<S2087>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_CpbltySpdDvVolt_P_FD16_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_n ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_M ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_CpbltySpdDivVolt_
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPA_DeratingFactor_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_DeratingFactor_P_SNA_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2088>/Product'
         *  Product: '<S2088>/Product1'
         *  Product: '<S2088>/Product2'
         *  Product: '<S2088>/Product3'
         *  Product: '<S2088>/Product4'
         *  Sum: '<S2088>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_DeratingFactor_P_FD16_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_n ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_M ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DeratingFactor_P_
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPA_MaxTorq_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_MaxTorq_P_SNA_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2089>/Product'
         *  Product: '<S2089>/Product1'
         *  Product: '<S2089>/Product2'
         *  Product: '<S2089>/Product3'
         *  Product: '<S2089>/Product4'
         *  Sum: '<S2089>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_MaxTorq_P_FD16_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_n ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_M ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_MaxTorq_P_SNA_Fai
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPA_MinTorq_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_MinTorq_P_SNA_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2090>/Product'
         *  Product: '<S2090>/Product1'
         *  Product: '<S2090>/Product2'
         *  Product: '<S2090>/Product3'
         *  Product: '<S2090>/Product4'
         *  Sum: '<S2090>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_MinTorq_P_FD16_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_n ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_M ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_MinTorq_P_SNA_Fai
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPA_MtrIndex_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_MtrIndex_P_SNA_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2091>/Product'
         *  Product: '<S2091>/Product1'
         *  Product: '<S2091>/Product2'
         *  Product: '<S2091>/Product3'
         *  Product: '<S2091>/Product4'
         *  Sum: '<S2091>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_MtrIndex_P_FD16_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_n ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_M ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_MtrIndex_P_SNA_Fa
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPA_MtrMaxCpbltyTrq_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_MtrMaxCpbltyTrq_P_SNA_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2092>/Product'
         *  Product: '<S2092>/Product1'
         *  Product: '<S2092>/Product2'
         *  Product: '<S2092>/Product3'
         *  Product: '<S2092>/Product4'
         *  Sum: '<S2092>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_MtrMaxCpbltyTrq_P_FD16_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_n ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_M ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_MtrMaxCpbltyTrq_P
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPA_MtrMinCpbltyTrq_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_MtrMinCpbltyTrq_P_SNA_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2093>/Product'
         *  Product: '<S2093>/Product1'
         *  Product: '<S2093>/Product2'
         *  Product: '<S2093>/Product3'
         *  Product: '<S2093>/Product4'
         *  Sum: '<S2093>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_MtrMinCpbltyTrq_P_FD16_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_n ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_M ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_MtrMinCpbltyTrq_P
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPA_RPM_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_MC_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_RPM_P_SNA_Faild'
         *  Product: '<S2094>/Product'
         *  Product: '<S2094>/Product1'
         *  Product: '<S2094>/Product2'
         *  Product: '<S2094>/Product3'
         *  Product: '<S2094>/Product4'
         *  Sum: '<S2094>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_RPM_P_FD16_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_n ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_M ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_RPM_P_SNA_Faild ?
                                1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MC_MCPA_PROPULSION_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2095>/Product'
         *  Product: '<S2095>/Product1'
         *  Product: '<S2095>/Product2'
         *  Product: '<S2095>/Product4'
         *  Sum: '<S2095>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MC_MCPA_PROPULSION_FD16_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_n ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_M ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPA_3PS_Pos_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2096>/Product'
         *  Product: '<S2096>/Product1'
         *  Product: '<S2096>/Product2'
         *  Product: '<S2096>/Product4'
         *  Sum: '<S2096>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_3PS_Pos_P_FD16_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_n ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_M ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPA_SPT_Stat_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2097>/Product'
         *  Product: '<S2097>/Product1'
         *  Product: '<S2097>/Product2'
         *  Product: '<S2097>/Product4'
         *  Sum: '<S2097>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_SPT_Stat_P_FD16_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_n ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_M ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPA_TrqAchvd_AEMD_V_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2098>/Product'
         *  Product: '<S2098>/Product1'
         *  Product: '<S2098>/Product2'
         *  Product: '<S2098>/Product4'
         *  Sum: '<S2098>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_TrqAchvd_AEMD_V_P_FD16_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_n ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_M ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPA_Torque_Achved_V_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2099>/Product'
         *  Product: '<S2099>/Product1'
         *  Product: '<S2099>/Product2'
         *  Product: '<S2099>/Product4'
         *  Sum: '<S2099>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_Torque_Achved_V_P_FD16_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_n ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_M ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPA_AC_Isolati_Stat_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2100>/Product'
         *  Product: '<S2100>/Product1'
         *  Product: '<S2100>/Product2'
         *  Product: '<S2100>/Product4'
         *  Sum: '<S2100>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_AC_Isolati_Stat_P_FD16_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_n ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_M ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPA_AccelRawV_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2101>/Product'
         *  Product: '<S2101>/Product1'
         *  Product: '<S2101>/Product2'
         *  Product: '<S2101>/Product4'
         *  Sum: '<S2101>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_AccelRawV_P_FD16_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_n ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_M ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPA_Dschrge_Status_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2102>/Product'
         *  Product: '<S2102>/Product1'
         *  Product: '<S2102>/Product2'
         *  Product: '<S2102>/Product4'
         *  Sum: '<S2102>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_Dschrge_Status_P_FD16_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_n ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_M ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPA_HV_CnctrOpn_Req_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2103>/Product'
         *  Product: '<S2103>/Product1'
         *  Product: '<S2103>/Product2'
         *  Product: '<S2103>/Product4'
         *  Sum: '<S2103>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_HV_CnctrOpn_Req_P_FD16_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_n ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_M ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPA_InterlockSts_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2104>/Product'
         *  Product: '<S2104>/Product1'
         *  Product: '<S2104>/Product2'
         *  Product: '<S2104>/Product4'
         *  Sum: '<S2104>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_InterlockSts_P_FD16_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_n ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_M ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPA_Invrtr_State_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2105>/Product'
         *  Product: '<S2105>/Product1'
         *  Product: '<S2105>/Product2'
         *  Product: '<S2105>/Product4'
         *  Sum: '<S2105>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_Invrtr_State_P_FD16_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_n ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_M ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPA_RPM_V_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2106>/Product'
         *  Product: '<S2106>/Product1'
         *  Product: '<S2106>/Product2'
         *  Product: '<S2106>/Product4'
         *  Sum: '<S2106>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_RPM_V_P_FD16_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_n ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_M ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPA_Spd_Lim_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2081>/VeSR1N_b_MCPA_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2107>/Product'
         *  Product: '<S2107>/Product1'
         *  Product: '<S2107>/Product2'
         *  Product: '<S2107>/Product4'
         *  Sum: '<S2107>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPA_Spd_Lim_P_FD16_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_n ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_M ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_e ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S2096>/Unit Delay' incorporates:
         *  Switch: '<S2096>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_enq = rtb_Switch5_d;

        /* Update for UnitDelay: '<S2095>/Unit Delay' incorporates:
         *  Switch: '<S2095>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nnj = rtb_Switch5_gc;

        /* Update for UnitDelay: '<S2104>/Unit Delay' incorporates:
         *  Switch: '<S2104>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nmy = rtb_Switch5_f;

        /* Update for UnitDelay: '<S2105>/Unit Delay' incorporates:
         *  Switch: '<S2105>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ov0 = rtb_Switch5_bz;

        /* Update for UnitDelay: '<S2089>/Unit Delay' incorporates:
         *  Switch: '<S2089>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_juj = rtb_Switch5_o;

        /* Update for UnitDelay: '<S2090>/Unit Delay' incorporates:
         *  Switch: '<S2090>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ic = rtb_Switch5_lv;

        /* Update for UnitDelay: '<S2091>/Unit Delay' incorporates:
         *  Switch: '<S2091>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ixg = rtb_Switch5_bt5;

        /* Update for UnitDelay: '<S2092>/Unit Delay' incorporates:
         *  Switch: '<S2092>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ln = rtb_Switch5_hdg;

        /* Update for UnitDelay: '<S2093>/Unit Delay' incorporates:
         *  Switch: '<S2093>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ek = rtb_Switch5_h;

        /* Update for UnitDelay: '<S2094>/Unit Delay' incorporates:
         *  Switch: '<S2094>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cs = rtb_Switch5_c2e;

        /* Update for UnitDelay: '<S2106>/Unit Delay' incorporates:
         *  Switch: '<S2106>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cnk = rtb_Switch5_pr;

        /* Update for UnitDelay: '<S2107>/Unit Delay' incorporates:
         *  Switch: '<S2107>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lf = rtb_Switch5_pw;

        /* Update for UnitDelay: '<S2082>/Unit Delay' incorporates:
         *  Switch: '<S2082>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cm = rtb_Switch5_jya;

        /* Update for UnitDelay: '<S2097>/Unit Delay' incorporates:
         *  Switch: '<S2097>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kor = rtb_Switch5_dz;

        /* Update for UnitDelay: '<S2084>/Unit Delay' incorporates:
         *  Switch: '<S2084>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dq = rtb_Switch5_f4;

        /* Update for UnitDelay: '<S2085>/Unit Delay' incorporates:
         *  Switch: '<S2085>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_afb = rtb_Switch5_h3l;

        /* Update for UnitDelay: '<S2098>/Unit Delay' incorporates:
         *  Switch: '<S2098>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bcc = rtb_Switch5_c4m;

        /* Update for UnitDelay: '<S2086>/Unit Delay' incorporates:
         *  Switch: '<S2086>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_n3 = rtb_Switch5_ie;

        /* Update for UnitDelay: '<S2099>/Unit Delay' incorporates:
         *  Switch: '<S2099>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_km = rtb_Switch5_fe;

        /* Update for UnitDelay: '<S2100>/Unit Delay' incorporates:
         *  Switch: '<S2100>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nh = rtb_Switch5_bc;

        /* Update for UnitDelay: '<S2083>/Unit Delay' incorporates:
         *  Switch: '<S2083>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cx = rtb_Switch5_cg0;

        /* Update for UnitDelay: '<S2101>/Unit Delay' incorporates:
         *  Switch: '<S2101>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ex4 = rtb_Switch5_jr;

        /* Update for UnitDelay: '<S2087>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mut = rtb_Switch5_cg;

        /* Update for UnitDelay: '<S2088>/Unit Delay' incorporates:
         *  Switch: '<S2088>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fn = rtb_Switch5_gcd;

        /* Update for UnitDelay: '<S2102>/Unit Delay' incorporates:
         *  Switch: '<S2102>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l0l = rtb_Switch5_ppv;

        /* Update for UnitDelay: '<S2103>/Unit Delay' incorporates:
         *  Switch: '<S2103>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jqe = rtb_Switch5_lo;
    }

    /* End of Logic: '<S2061>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S2061>/MCPA_PROPULSION_FD16_Time' */

    /* Merge: '<S64>/SR1N_b_MCPA_PROPULSION_FD16_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2061>/VeSR1N_b_MCPA_PROPULSION_FD16_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_MCPA_PROPULSION_FD16_Time_VeSR1N_b_MCPA_PROPULSION_FD16_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_n1);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_MCPA_PROPULSION_FD16_Pkt' */
}

/* Model step function for TID64 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_MCPB_DATA2_FD11_Time(void)
                                 /* Explicit Task: TESR1B_MCPB_DATA2_FD11_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_MCPB_DATA2_FD11_Ne;
    uint64 rtb_Switch5_iw;
    uint16 rtb_Switch5_a;
    uint8 rtb_Switch5_d;
    uint8 rtb_Switch5_dv;
    uint8 rtb_Switch5_epv;
    uint8 rtb_Switch5_h;
    uint8 rtb_Switch5_luj;
    uint8 rtb_Switch5_mq2;
    boolean rtb_TmpSignalConversionAtVeSR_g;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_MCPB_DATA2_FD11_Pkt' incorporates:
     *  SubSystem: '<S65>/MCPB_DATA2_FD11_Time'
     */
    /* SignalConversion generated from: '<S2110>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S65>/SR1N_b_MCPB_DATA2_FD11_NewEvent_merge'
     */
    rtb_VeSR1N_b_MCPB_DATA2_FD11_Ne =
        Rte_IrvRead_SR1B_MCPB_DATA2_FD11_Time_VeSR1N_b_MCPB_DATA2_FD11_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S2110>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S65>/SR1N_b_MCPB_DATA2_FD11_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_g =
        Rte_IrvRead_SR1B_MCPB_DATA2_FD11_Time_VeSR1N_b_MCPB_DATA2_FD11_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S2110>/MCPB_DATA2_FD11_Time' incorporates:
     *  EnablePort: '<S2130>/Enable'
     */
    /* Logic: '<S2110>/Logical Operator1' incorporates:
     *  Constant: '<S2129>/Calib'
     */
    if (rtb_VeSR1N_b_MCPB_DATA2_FD11_Ne && (KeSR1B_b_MCPB_DATA2_FD11_Enbl))
    {
        /* Gain: '<S2130>/Gain2' incorporates:
         *  Constant: '<S2130>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_ll = false;

        /* Switch: '<S2135>/Switch5' incorporates:
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_DATA2_FD11_CRC_Failg'
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_DATA2_FD11_E2E_Faild'
         *  Logic: '<S2135>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_E2E_Fa))
        {
            /* Switch: '<S2135>/Switch5' incorporates:
             *  UnitDelay: '<S2135>/Unit Delay'
             */
            rtb_Switch5_a = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dv;
        }
        else
        {
            /* Switch: '<S2135>/Switch5' incorporates:
             *  DataStoreRead: '<S2130>/DataStore_VeSR1N_d_Cntr_MCPB_DATA2_FD11'
             */
            rtb_Switch5_a = SR1B_BLUEN_ac_DW.VeSR1N_d_Cntr_MCPB_DATA2_FD11;
        }

        /* End of Switch: '<S2135>/Switch5' */

        /* Outport: '<Root>/VeSR1B_d_Cntr_MCPB_DATA2_FD11' incorporates:
         *  DataTypeConversion: '<S2130>/Data Type Conversion'
         */
        (void)Rte_Write_VeSR1B_d_Cntr_MCPB_DATA2_FD11_Value(rtb_Switch5_a);

        /* Switch: '<S2134>/Switch5' incorporates:
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_DATA2_FD11_CRC_Failg'
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_DATA2_FD11_E2E_Faild'
         *  Logic: '<S2134>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_E2E_Fa))
        {
            /* Switch: '<S2134>/Switch5' incorporates:
             *  UnitDelay: '<S2134>/Unit Delay'
             */
            rtb_Switch5_mq2 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_em;
        }
        else
        {
            /* Switch: '<S2134>/Switch5' incorporates:
             *  DataStoreRead: '<S2130>/VeSR1N_b_CLrDiagInfo_MCPB_FD11'
             */
            rtb_Switch5_mq2 = SR1B_BLUEN_ac_DW.VeSR1N_b_CLrDiagInfo_MCPB_FD11;
        }

        /* End of Switch: '<S2134>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_CLrDiagInfo_MCPB_FD11' incorporates:
         *  DataTypeConversion: '<S2130>/Data Type Conversion1'
         *  Switch: '<S2134>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_CLrDiagInfo_MCPB_FD11_Value(((sint32)
            rtb_Switch5_mq2) != 0);

        /* Switch: '<S2136>/Switch5' incorporates:
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_DATA2_FD11_CRC_Failg'
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_DATA2_FD11_E2E_Faild'
         *  Logic: '<S2136>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_E2E_Fa))
        {
            /* Switch: '<S2136>/Switch5' incorporates:
             *  UnitDelay: '<S2136>/Unit Delay'
             */
            rtb_Switch5_iw = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_am;
        }
        else
        {
            /* Switch: '<S2136>/Switch5' incorporates:
             *  DataStoreRead: '<S2130>/DataStore_VeSR1N_h_MAC_MCPB_DATA2_FD11'
             */
            rtb_Switch5_iw = SR1B_BLUEN_ac_DW.VeSR1N_h_MAC_MCPB_DATA2_FD11;
        }

        /* End of Switch: '<S2136>/Switch5' */

        /* Outport: '<Root>/VeSR1B_h_MAC_MCPB_DATA2_FD11' incorporates:
         *  DataTypeConversion: '<S2130>/Data Type Conversion2'
         *  Switch: '<S2136>/Switch5'
         */
        (void)Rte_Write_VeSR1B_h_MAC_MCPB_DATA2_FD11_Value(rtb_Switch5_iw);

        /* Logic: '<S2131>/Logical Operator' incorporates:
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_DATA2_FD11_CRC_Failg'
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_DATA2_FD11_E2E_Faild'
         *  Logic: '<S2132>/Logical Operator'
         *  Logic: '<S2133>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_CRC_Fa) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_E2E_Fa));

        /* Switch: '<S2131>/Switch5' incorporates:
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_Inverter_Temp_SNA_Faild'
         *  Logic: '<S2131>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_Inverter_Temp_SNA))
        {
            /* Switch: '<S2131>/Switch5' incorporates:
             *  UnitDelay: '<S2131>/Unit Delay'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ffa;
        }
        else
        {
            /* Switch: '<S2131>/Switch5' incorporates:
             *  DataStoreRead: '<S2130>/DataStore_VeSR1N_T_MCPB_InverterTemp_FD11'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.VeSR1N_T_MCPB_InverterTemp_FD11;
        }

        /* End of Switch: '<S2131>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_MCPB_InverterTemp_FD11' incorporates:
         *  DataTypeConversion: '<S2130>/Data Type Conversion3'
         *  Switch: '<S2131>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_MCPB_InverterTemp_FD11_Value(((float32)
            rtb_Switch5_d) - 40.0F);

        /* Switch: '<S2137>/Switch5' incorporates:
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_DATA2_FD11_CRC_Failg'
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_DATA2_FD11_E2E_Faild'
         *  Logic: '<S2137>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_E2E_Fa))
        {
            /* Switch: '<S2137>/Switch5' incorporates:
             *  UnitDelay: '<S2137>/Unit Delay'
             */
            rtb_Switch5_luj = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_drk;
        }
        else
        {
            /* Switch: '<S2137>/Switch5' incorporates:
             *  DataStoreRead: '<S2130>/DataStore_VeSR1N_b_MCPB_ROL_Request_FD11'
             */
            rtb_Switch5_luj = SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_ROL_Request_FD11;
        }

        /* End of Switch: '<S2137>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_MCPB_ROL_Request_FD11' incorporates:
         *  DataTypeConversion: '<S2130>/Data Type Conversion4'
         *  Switch: '<S2137>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_MCPB_ROL_Request_FD11_Value(((sint32)
            rtb_Switch5_luj) != 0);

        /* Switch: '<S2138>/Switch5' incorporates:
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_DATA2_FD11_CRC_Failg'
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_DATA2_FD11_E2E_Faild'
         *  Logic: '<S2138>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_CRC_Fa) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_E2E_Fa))
        {
            /* Switch: '<S2138>/Switch5' incorporates:
             *  UnitDelay: '<S2138>/Unit Delay'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_alj;
        }
        else
        {
            /* Switch: '<S2138>/Switch5' incorporates:
             *  DataStoreRead: '<S2130>/DataStore_VeSR1N_y_MCPB_ROL_STATUS_FD11'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.VeSR1N_y_MCPB_ROL_STATUS_FD11;
        }

        /* End of Switch: '<S2138>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MCPB_ROL_STATUS_FD11' incorporates:
         *  DataTypeConversion: '<S2130>/Data Type Conversion5'
         *  Switch: '<S2138>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_ROL_STATUS_FD11_Value(rtb_Switch5_h);

        /* Switch: '<S2132>/Switch5' incorporates:
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_Rotor_Temperature_SNA_Faild'
         *  Logic: '<S2132>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_Rotor_Temperature))
        {
            /* Switch: '<S2132>/Switch5' incorporates:
             *  UnitDelay: '<S2132>/Unit Delay'
             */
            rtb_Switch5_dv = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dlj;
        }
        else
        {
            /* Switch: '<S2132>/Switch5' incorporates:
             *  DataStoreRead: '<S2130>/DataStore_VeSR1N_T_MCPB_Rotor_Temp_FD11'
             */
            rtb_Switch5_dv = SR1B_BLUEN_ac_DW.VeSR1N_T_MCPB_Rotor_Temp_FD11;
        }

        /* End of Switch: '<S2132>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_MCPB_Rotor_Temp_FD11' incorporates:
         *  DataTypeConversion: '<S2130>/Data Type Conversion6'
         *  Switch: '<S2132>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_MCPB_Rotor_Temp_FD11_Value(((float32)
            rtb_Switch5_dv) - 40.0F);

        /* Switch: '<S2133>/Switch5' incorporates:
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_Temp_SNA_Faild'
         *  Logic: '<S2133>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_Temp_SNA_Faild))
        {
            /* Switch: '<S2133>/Switch5' incorporates:
             *  UnitDelay: '<S2133>/Unit Delay'
             */
            rtb_Switch5_epv = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pot;
        }
        else
        {
            /* Switch: '<S2133>/Switch5' incorporates:
             *  DataStoreRead: '<S2130>/DataStore_VeSR1N_T_MCPB_Temp_FD11'
             */
            rtb_Switch5_epv = SR1B_BLUEN_ac_DW.VeSR1N_T_MCPB_Temp_FD11;
        }

        /* End of Switch: '<S2133>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_MCPB_Temp_FD11' incorporates:
         *  DataTypeConversion: '<S2130>/Data Type Conversion7'
         *  Switch: '<S2133>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_MCPB_Temp_FD11_Value(((float32)rtb_Switch5_epv)
            - 40.0F);

        /* Outport: '<Root>/VeSR1B_y_MCPB_InverterTemp_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_DATA2_FD11_CRC_Faild'
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_DATA2_FD11_E2E_Faild'
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_DATA2_FD11_MC_Faild'
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_Inverter_Temp_SNA_Faild'
         *  Product: '<S2131>/Product'
         *  Product: '<S2131>/Product1'
         *  Product: '<S2131>/Product2'
         *  Product: '<S2131>/Product3'
         *  Product: '<S2131>/Product4'
         *  Sum: '<S2131>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_InverterTemp_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_CRC__b ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_Inverter_Temp_SNA
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPB_Rotor_Temp_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_DATA2_FD11_CRC_Faild'
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_DATA2_FD11_E2E_Faild'
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_DATA2_FD11_MC_Faild'
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_Rotor_Temperature_SNA_Faild'
         *  Product: '<S2132>/Product'
         *  Product: '<S2132>/Product1'
         *  Product: '<S2132>/Product2'
         *  Product: '<S2132>/Product3'
         *  Product: '<S2132>/Product4'
         *  Sum: '<S2132>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_Rotor_Temp_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_CRC__b ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_MC_Fai ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_Rotor_Temperature
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPB_Temp_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_DATA2_FD11_CRC_Faild'
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_DATA2_FD11_E2E_Faild'
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_DATA2_FD11_MC_Faild'
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_Temp_SNA_Faild'
         *  Product: '<S2133>/Product'
         *  Product: '<S2133>/Product1'
         *  Product: '<S2133>/Product2'
         *  Product: '<S2133>/Product3'
         *  Product: '<S2133>/Product4'
         *  Sum: '<S2133>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_Temp_FD11_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_CRC__b ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_MC_Fai
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_Temp_SNA_Faild ? 1 : 0) *
                      8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_E2E_Fa ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_CLrDiagInfo_MCPB_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_DATA2_FD11_CRC_Faild'
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_DATA2_FD11_E2E_Faild'
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_DATA2_FD11_MC_Faild'
         *  Product: '<S2134>/Product'
         *  Product: '<S2134>/Product1'
         *  Product: '<S2134>/Product2'
         *  Product: '<S2134>/Product4'
         *  Sum: '<S2134>/Add'
         */
        (void)Rte_Write_VeSR1B_y_CLrDiagInfo_MCPB_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_CRC__b ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_Cntr_MCPB_DATA2_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_DATA2_FD11_CRC_Faild'
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_DATA2_FD11_E2E_Faild'
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_DATA2_FD11_MC_Faild'
         *  Product: '<S2135>/Product'
         *  Product: '<S2135>/Product1'
         *  Product: '<S2135>/Product2'
         *  Product: '<S2135>/Product4'
         *  Sum: '<S2135>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Cntr_MCPB_DATA2_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_CRC__b ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MAC_MCPB_DATA2_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_DATA2_FD11_CRC_Faild'
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_DATA2_FD11_E2E_Faild'
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_DATA2_FD11_MC_Faild'
         *  Product: '<S2136>/Product'
         *  Product: '<S2136>/Product1'
         *  Product: '<S2136>/Product2'
         *  Product: '<S2136>/Product4'
         *  Sum: '<S2136>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MAC_MCPB_DATA2_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_CRC__b ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPB_ROL_Request_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_DATA2_FD11_CRC_Faild'
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_DATA2_FD11_E2E_Faild'
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_DATA2_FD11_MC_Faild'
         *  Product: '<S2137>/Product'
         *  Product: '<S2137>/Product1'
         *  Product: '<S2137>/Product2'
         *  Product: '<S2137>/Product4'
         *  Sum: '<S2137>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_ROL_Request_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_CRC__b ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPB_ROL_STATUS_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_DATA2_FD11_CRC_Faild'
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_DATA2_FD11_E2E_Faild'
         *  DataStoreRead: '<S2130>/VeSR1N_b_MCPB_DATA2_FD11_MC_Faild'
         *  Product: '<S2138>/Product'
         *  Product: '<S2138>/Product1'
         *  Product: '<S2138>/Product2'
         *  Product: '<S2138>/Product4'
         *  Sum: '<S2138>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_ROL_STATUS_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_CRC__b ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_MC_Fai ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_E2E_Fa ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S2135>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dv = rtb_Switch5_a;

        /* Update for UnitDelay: '<S2134>/Unit Delay' incorporates:
         *  Switch: '<S2134>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_em = rtb_Switch5_mq2;

        /* Update for UnitDelay: '<S2136>/Unit Delay' incorporates:
         *  Switch: '<S2136>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_am = rtb_Switch5_iw;

        /* Update for UnitDelay: '<S2131>/Unit Delay' incorporates:
         *  Switch: '<S2131>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ffa = rtb_Switch5_d;

        /* Update for UnitDelay: '<S2137>/Unit Delay' incorporates:
         *  Switch: '<S2137>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_drk = rtb_Switch5_luj;

        /* Update for UnitDelay: '<S2138>/Unit Delay' incorporates:
         *  Switch: '<S2138>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_alj = rtb_Switch5_h;

        /* Update for UnitDelay: '<S2132>/Unit Delay' incorporates:
         *  Switch: '<S2132>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dlj = rtb_Switch5_dv;

        /* Update for UnitDelay: '<S2133>/Unit Delay' incorporates:
         *  Switch: '<S2133>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pot = rtb_Switch5_epv;
    }

    /* End of Logic: '<S2110>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S2110>/MCPB_DATA2_FD11_Time' */

    /* Merge: '<S65>/SR1N_b_MCPB_DATA2_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2110>/VeSR1N_b_MCPB_DATA2_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_MCPB_DATA2_FD11_Time_VeSR1N_b_MCPB_DATA2_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_ll);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_MCPB_DATA2_FD11_Pkt' */
}

/* Model step function for TID65 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_MCPB_DATA2_FD5_Time(void)
                                  /* Explicit Task: TESR1B_MCPB_DATA2_FD5_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_MCPB_DATA2_FD5_New;
    uint64 rtb_Switch5_d;
    uint16 rtb_Switch5_c1;
    uint8 rtb_Switch5_ah;
    uint8 rtb_Switch5_b;
    uint8 rtb_Switch5_gle;
    uint8 rtb_Switch5_h;
    uint8 rtb_Switch5_hv;
    uint8 rtb_Switch5_ka;
    boolean rtb_TmpSignalConversionAtVeSR_h;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_MCPB_DATA2_FD5_Pkt' incorporates:
     *  SubSystem: '<S66>/MCPB_DATA2_FD5_Time'
     */
    /* SignalConversion generated from: '<S2141>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S66>/SR1N_b_MCPB_DATA2_FD5_NewEvent_merge'
     */
    rtb_VeSR1N_b_MCPB_DATA2_FD5_New =
        Rte_IrvRead_SR1B_MCPB_DATA2_FD5_Time_VeSR1N_b_MCPB_DATA2_FD5_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S2141>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S66>/SR1N_b_MCPB_DATA2_FD5_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_h =
        Rte_IrvRead_SR1B_MCPB_DATA2_FD5_Time_VeSR1N_b_MCPB_DATA2_FD5_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S2141>/MCPB_DATA2_FD5_Time' incorporates:
     *  EnablePort: '<S2161>/Enable'
     */
    /* Logic: '<S2141>/Logical Operator1' incorporates:
     *  Constant: '<S2160>/Calib'
     */
    if (rtb_VeSR1N_b_MCPB_DATA2_FD5_New && (KeSR1B_b_MCPB_DATA2_FD5_Enbl))
    {
        /* Gain: '<S2161>/Gain2' incorporates:
         *  Constant: '<S2161>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_d = false;

        /* Switch: '<S2166>/Switch5' incorporates:
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_DATA2_FD5_CRC_Failg'
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_DATA2_FD5_E2E_Faild'
         *  Logic: '<S2166>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_E2E_Fai))
        {
            /* Switch: '<S2166>/Switch5' incorporates:
             *  UnitDelay: '<S2166>/Unit Delay'
             */
            rtb_Switch5_c1 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mu;
        }
        else
        {
            /* Switch: '<S2166>/Switch5' incorporates:
             *  DataStoreRead: '<S2161>/DataStore_VeSR1N_d_Cntr_MCPB_DATA2_FD5'
             */
            rtb_Switch5_c1 = SR1B_BLUEN_ac_DW.VeSR1N_d_Cntr_MCPB_DATA2_FD5;
        }

        /* End of Switch: '<S2166>/Switch5' */

        /* Outport: '<Root>/VeSR1B_d_Cntr_MCPB_DATA2_FD5' incorporates:
         *  DataTypeConversion: '<S2161>/Data Type Conversion'
         */
        (void)Rte_Write_VeSR1B_d_Cntr_MCPB_DATA2_FD5_Value(rtb_Switch5_c1);

        /* Switch: '<S2165>/Switch5' incorporates:
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_DATA2_FD5_CRC_Failg'
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_DATA2_FD5_E2E_Faild'
         *  Logic: '<S2165>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_E2E_Fai))
        {
            /* Switch: '<S2165>/Switch5' incorporates:
             *  UnitDelay: '<S2165>/Unit Delay'
             */
            rtb_Switch5_b = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mj;
        }
        else
        {
            /* Switch: '<S2165>/Switch5' incorporates:
             *  DataStoreRead: '<S2161>/VeSR1N_b_CLrDiagInfo_MCPB_FD5'
             */
            rtb_Switch5_b = SR1B_BLUEN_ac_DW.VeSR1N_b_CLrDiagInfo_MCPB_FD5;
        }

        /* End of Switch: '<S2165>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_CLrDiagInfo_MCPB_FD5' incorporates:
         *  DataTypeConversion: '<S2161>/Data Type Conversion1'
         *  Switch: '<S2165>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_CLrDiagInfo_MCPB_FD5_Value(((sint32)
            rtb_Switch5_b) != 0);

        /* Switch: '<S2167>/Switch5' incorporates:
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_DATA2_FD5_CRC_Failg'
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_DATA2_FD5_E2E_Faild'
         *  Logic: '<S2167>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_E2E_Fai))
        {
            /* Switch: '<S2167>/Switch5' incorporates:
             *  UnitDelay: '<S2167>/Unit Delay'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pk;
        }
        else
        {
            /* Switch: '<S2167>/Switch5' incorporates:
             *  DataStoreRead: '<S2161>/DataStore_VeSR1N_h_MAC_MCPB_DATA2_FD5'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.VeSR1N_h_MAC_MCPB_DATA2_FD5;
        }

        /* End of Switch: '<S2167>/Switch5' */

        /* Outport: '<Root>/VeSR1B_h_MAC_MCPB_DATA2_FD5' incorporates:
         *  DataTypeConversion: '<S2161>/Data Type Conversion2'
         *  Switch: '<S2167>/Switch5'
         */
        (void)Rte_Write_VeSR1B_h_MAC_MCPB_DATA2_FD5_Value(rtb_Switch5_d);

        /* Logic: '<S2162>/Logical Operator' incorporates:
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_DATA2_FD5_CRC_Failg'
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_DATA2_FD5_E2E_Faild'
         *  Logic: '<S2163>/Logical Operator'
         *  Logic: '<S2164>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_CRC_Fai) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_E2E_Fai));

        /* Switch: '<S2162>/Switch5' incorporates:
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_Inverter_Temp_SNA_Faild'
         *  Logic: '<S2162>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_Inverter_Temp_S_o))
        {
            /* Switch: '<S2162>/Switch5' incorporates:
             *  UnitDelay: '<S2162>/Unit Delay'
             */
            rtb_Switch5_ka = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ip2;
        }
        else
        {
            /* Switch: '<S2162>/Switch5' incorporates:
             *  DataStoreRead: '<S2161>/DataStore_VeSR1N_T_MCPB_Inverter_Temp_FD5'
             */
            rtb_Switch5_ka = SR1B_BLUEN_ac_DW.VeSR1N_T_MCPB_Inverter_Temp_FD5;
        }

        /* End of Switch: '<S2162>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_MCPB_Inverter_Temp_FD5' incorporates:
         *  DataTypeConversion: '<S2161>/Data Type Conversion3'
         *  Switch: '<S2162>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_MCPB_Inverter_Temp_FD5_Value(((float32)
            rtb_Switch5_ka) - 40.0F);

        /* Switch: '<S2168>/Switch5' incorporates:
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_DATA2_FD5_CRC_Failg'
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_DATA2_FD5_E2E_Faild'
         *  Logic: '<S2168>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_E2E_Fai))
        {
            /* Switch: '<S2168>/Switch5' incorporates:
             *  UnitDelay: '<S2168>/Unit Delay'
             */
            rtb_Switch5_gle = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hd;
        }
        else
        {
            /* Switch: '<S2168>/Switch5' incorporates:
             *  DataStoreRead: '<S2161>/DataStore_VeSR1N_b_MCPB_ROL_Request_FD5'
             */
            rtb_Switch5_gle = SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_ROL_Request_FD5;
        }

        /* End of Switch: '<S2168>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_MCPB_ROL_Request_FD5' incorporates:
         *  DataTypeConversion: '<S2161>/Data Type Conversion4'
         *  Switch: '<S2168>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_MCPB_ROL_Request_FD5_Value(((sint32)
            rtb_Switch5_gle) != 0);

        /* Switch: '<S2169>/Switch5' incorporates:
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_DATA2_FD5_CRC_Failg'
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_DATA2_FD5_E2E_Faild'
         *  Logic: '<S2169>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_E2E_Fai))
        {
            /* Switch: '<S2169>/Switch5' incorporates:
             *  UnitDelay: '<S2169>/Unit Delay'
             */
            rtb_Switch5_ah = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_iy0;
        }
        else
        {
            /* Switch: '<S2169>/Switch5' incorporates:
             *  DataStoreRead: '<S2161>/DataStore_VeSR1N_y_MCPB_ROL_STATUS_FD5'
             */
            rtb_Switch5_ah = SR1B_BLUEN_ac_DW.VeSR1N_y_MCPB_ROL_STATUS_FD5;
        }

        /* End of Switch: '<S2169>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MCPB_ROL_STATUS_FD5' incorporates:
         *  DataTypeConversion: '<S2161>/Data Type Conversion5'
         *  Switch: '<S2169>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_ROL_STATUS_FD5_Value(rtb_Switch5_ah);

        /* Switch: '<S2163>/Switch5' incorporates:
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_Rotor_Temperature_SNA_Faild'
         *  Logic: '<S2163>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_Rotor_Temperatu_i))
        {
            /* Switch: '<S2163>/Switch5' incorporates:
             *  UnitDelay: '<S2163>/Unit Delay'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jru;
        }
        else
        {
            /* Switch: '<S2163>/Switch5' incorporates:
             *  DataStoreRead: '<S2161>/DataStore_VeSR1N_T_MCPB_Rotor_Temp_FD5'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.VeSR1N_T_MCPB_Rotor_Temp_FD5;
        }

        /* End of Switch: '<S2163>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_MCPB_Rotor_Temp_FD5' incorporates:
         *  DataTypeConversion: '<S2161>/Data Type Conversion6'
         *  Switch: '<S2163>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_MCPB_Rotor_Temp_FD5_Value(((float32)
            rtb_Switch5_h) - 40.0F);

        /* Switch: '<S2164>/Switch5' incorporates:
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_Temp_SNA_Faild'
         *  Logic: '<S2164>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_Temp_SNA_Faild_e))
        {
            /* Switch: '<S2164>/Switch5' incorporates:
             *  UnitDelay: '<S2164>/Unit Delay'
             */
            rtb_Switch5_hv = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bm2;
        }
        else
        {
            /* Switch: '<S2164>/Switch5' incorporates:
             *  DataStoreRead: '<S2161>/DataStore_VeSR1N_T_MCPB_Temp_FD5'
             */
            rtb_Switch5_hv = SR1B_BLUEN_ac_DW.VeSR1N_T_MCPB_Temp_FD5;
        }

        /* End of Switch: '<S2164>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_MCPB_Temp_FD5' incorporates:
         *  DataTypeConversion: '<S2161>/Data Type Conversion7'
         *  Switch: '<S2164>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_MCPB_Temp_FD5_Value(((float32)rtb_Switch5_hv) -
            40.0F);

        /* Outport: '<Root>/VeSR1B_y_MCPB_Inverter_Temp_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_DATA2_FD5_CRC_Faild'
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_DATA2_FD5_E2E_Faild'
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_DATA2_FD5_MC_Faild'
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_Inverter_Temp_SNA_Faild'
         *  Product: '<S2162>/Product'
         *  Product: '<S2162>/Product1'
         *  Product: '<S2162>/Product2'
         *  Product: '<S2162>/Product3'
         *  Product: '<S2162>/Product4'
         *  Sum: '<S2162>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_Inverter_Temp_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_CRC_F_o ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_h ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_Inverter_Temp_S_o
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPB_Rotor_Temp_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_DATA2_FD5_CRC_Faild'
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_DATA2_FD5_E2E_Faild'
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_DATA2_FD5_MC_Faild'
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_Rotor_Temperature_SNA_Faild'
         *  Product: '<S2163>/Product'
         *  Product: '<S2163>/Product1'
         *  Product: '<S2163>/Product2'
         *  Product: '<S2163>/Product3'
         *  Product: '<S2163>/Product4'
         *  Sum: '<S2163>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_Rotor_Temp_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_CRC_F_o ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_h ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_Rotor_Temperatu_i
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPB_Temp_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_DATA2_FD5_CRC_Faild'
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_DATA2_FD5_E2E_Faild'
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_DATA2_FD5_MC_Faild'
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_Temp_SNA_Faild'
         *  Product: '<S2164>/Product'
         *  Product: '<S2164>/Product1'
         *  Product: '<S2164>/Product2'
         *  Product: '<S2164>/Product3'
         *  Product: '<S2164>/Product4'
         *  Sum: '<S2164>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_Temp_FD5_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_CRC_F_o ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_MC_Fail
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_h ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_Temp_SNA_Faild_e ? 1 : 0) *
                      8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_CLrDiagInfo_MCPB_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_DATA2_FD5_CRC_Faild'
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_DATA2_FD5_E2E_Faild'
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_DATA2_FD5_MC_Faild'
         *  Product: '<S2165>/Product'
         *  Product: '<S2165>/Product1'
         *  Product: '<S2165>/Product2'
         *  Product: '<S2165>/Product4'
         *  Sum: '<S2165>/Add'
         */
        (void)Rte_Write_VeSR1B_y_CLrDiagInfo_MCPB_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_CRC_F_o ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_h ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_E2E_Fai ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_Cntr_MCPB_DATA2_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_DATA2_FD5_CRC_Faild'
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_DATA2_FD5_E2E_Faild'
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_DATA2_FD5_MC_Faild'
         *  Product: '<S2166>/Product'
         *  Product: '<S2166>/Product1'
         *  Product: '<S2166>/Product2'
         *  Product: '<S2166>/Product4'
         *  Sum: '<S2166>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Cntr_MCPB_DATA2_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_CRC_F_o ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_h ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_E2E_Fai ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MAC_MCPB_DATA2_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_DATA2_FD5_CRC_Faild'
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_DATA2_FD5_E2E_Faild'
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_DATA2_FD5_MC_Faild'
         *  Product: '<S2167>/Product'
         *  Product: '<S2167>/Product1'
         *  Product: '<S2167>/Product2'
         *  Product: '<S2167>/Product4'
         *  Sum: '<S2167>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MAC_MCPB_DATA2_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_CRC_F_o ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_h ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_E2E_Fai ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPB_ROL_Request_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_DATA2_FD5_CRC_Faild'
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_DATA2_FD5_E2E_Faild'
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_DATA2_FD5_MC_Faild'
         *  Product: '<S2168>/Product'
         *  Product: '<S2168>/Product1'
         *  Product: '<S2168>/Product2'
         *  Product: '<S2168>/Product4'
         *  Sum: '<S2168>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_ROL_Request_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_CRC_F_o ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_h ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_E2E_Fai ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPB_ROL_STATUS_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_DATA2_FD5_CRC_Faild'
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_DATA2_FD5_E2E_Faild'
         *  DataStoreRead: '<S2161>/VeSR1N_b_MCPB_DATA2_FD5_MC_Faild'
         *  Product: '<S2169>/Product'
         *  Product: '<S2169>/Product1'
         *  Product: '<S2169>/Product2'
         *  Product: '<S2169>/Product4'
         *  Sum: '<S2169>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_ROL_STATUS_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_CRC_F_o ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_h ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_E2E_Fai ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S2166>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mu = rtb_Switch5_c1;

        /* Update for UnitDelay: '<S2165>/Unit Delay' incorporates:
         *  Switch: '<S2165>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mj = rtb_Switch5_b;

        /* Update for UnitDelay: '<S2167>/Unit Delay' incorporates:
         *  Switch: '<S2167>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pk = rtb_Switch5_d;

        /* Update for UnitDelay: '<S2162>/Unit Delay' incorporates:
         *  Switch: '<S2162>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ip2 = rtb_Switch5_ka;

        /* Update for UnitDelay: '<S2168>/Unit Delay' incorporates:
         *  Switch: '<S2168>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hd = rtb_Switch5_gle;

        /* Update for UnitDelay: '<S2169>/Unit Delay' incorporates:
         *  Switch: '<S2169>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_iy0 = rtb_Switch5_ah;

        /* Update for UnitDelay: '<S2163>/Unit Delay' incorporates:
         *  Switch: '<S2163>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jru = rtb_Switch5_h;

        /* Update for UnitDelay: '<S2164>/Unit Delay' incorporates:
         *  Switch: '<S2164>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bm2 = rtb_Switch5_hv;
    }

    /* End of Logic: '<S2141>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S2141>/MCPB_DATA2_FD5_Time' */

    /* Merge: '<S66>/SR1N_b_MCPB_DATA2_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2141>/VeSR1N_b_MCPB_DATA2_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_MCPB_DATA2_FD5_Time_VeSR1N_b_MCPB_DATA2_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_d);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_MCPB_DATA2_FD5_Pkt' */
}

/* Model step function for TID66 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_MCPB_DATA_FD11_Time(void)
                                  /* Explicit Task: TESR1B_MCPB_DATA_FD11_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_MCPB_DATA_FD11_New;
    uint8 rtb_Switch5_cr;
    uint8 rtb_Switch5_ggp;
    boolean rtb_TmpSignalConversionAtVeSR_g;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_MCPB_DATA_FD11_Pkt' incorporates:
     *  SubSystem: '<S67>/MCPB_DATA_FD11_Time'
     */
    /* SignalConversion generated from: '<S2172>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S67>/SR1N_b_MCPB_DATA_FD11_NewEvent_merge'
     */
    rtb_VeSR1N_b_MCPB_DATA_FD11_New =
        Rte_IrvRead_SR1B_MCPB_DATA_FD11_Time_VeSR1N_b_MCPB_DATA_FD11_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S2172>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S67>/SR1N_b_MCPB_DATA_FD11_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_g =
        Rte_IrvRead_SR1B_MCPB_DATA_FD11_Time_VeSR1N_b_MCPB_DATA_FD11_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S2172>/MCPB_DATA_FD11_Time' incorporates:
     *  EnablePort: '<S2192>/Enable'
     */
    /* Logic: '<S2172>/Logical Operator1' incorporates:
     *  Constant: '<S2191>/Calib'
     */
    if (rtb_VeSR1N_b_MCPB_DATA_FD11_New && (KeSR1B_b_MCPB_DATA_FD11_Enbl))
    {
        /* Gain: '<S2192>/Gain2' incorporates:
         *  Constant: '<S2192>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_ik = false;

        /* Switch: '<S2194>/Switch5' incorporates:
         *  DataStoreRead: '<S2192>/VeSR1N_b_MCPB_DATA_FD11_CRC_Failg'
         *  DataStoreRead: '<S2192>/VeSR1N_b_MCPB_DATA_FD11_E2E_Faild'
         *  Logic: '<S2194>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA_FD11_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA_FD11_E2E_Fai))
        {
            /* Switch: '<S2194>/Switch5' incorporates:
             *  UnitDelay: '<S2194>/Unit Delay'
             */
            rtb_Switch5_cr = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gb;
        }
        else
        {
            /* Switch: '<S2194>/Switch5' incorporates:
             *  DataStoreRead: '<S2192>/DataStore_VeSR1N_b_MCPB_ServLamp_Req_FD11'
             */
            rtb_Switch5_cr = SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_ServLamp_Req_FD11;
        }

        /* End of Switch: '<S2194>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_MCPB_ServLamp_Req_FD11' incorporates:
         *  DataTypeConversion: '<S2192>/Data Type Conversion'
         *  Switch: '<S2194>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_MCPB_ServLamp_Req_FD11_Value(((sint32)
            rtb_Switch5_cr) != 0);

        /* Switch: '<S2193>/Switch5' incorporates:
         *  DataStoreRead: '<S2192>/VeSR1N_b_MCPB_DATA_FD11_CRC_Failg'
         *  DataStoreRead: '<S2192>/VeSR1N_b_MCPB_DATA_FD11_E2E_Faild'
         *  Logic: '<S2193>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA_FD11_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA_FD11_E2E_Fai))
        {
            /* Switch: '<S2193>/Switch5' incorporates:
             *  UnitDelay: '<S2193>/Unit Delay'
             */
            rtb_Switch5_ggp = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jua;
        }
        else
        {
            /* Switch: '<S2193>/Switch5' incorporates:
             *  DataStoreRead: '<S2192>/VeSR1N_y_MC_MCPB_DATA_FD11'
             */
            rtb_Switch5_ggp = SR1B_BLUEN_ac_DW.VeSR1N_y_MC_MCPB_DATA_FD11;
        }

        /* End of Switch: '<S2193>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MC_MCPB_DATA_FD11' incorporates:
         *  DataTypeConversion: '<S2192>/Data Type Conversion1'
         *  Switch: '<S2193>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MC_MCPB_DATA_FD11_Value(rtb_Switch5_ggp);

        /* Outport: '<Root>/VeSR1B_y_MC_MCPB_DATA_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2192>/VeSR1N_b_MCPB_DATA_FD11_CRC_Faild'
         *  DataStoreRead: '<S2192>/VeSR1N_b_MCPB_DATA_FD11_E2E_Faild'
         *  DataStoreRead: '<S2192>/VeSR1N_b_MCPB_DATA_FD11_MC_Faild'
         *  Product: '<S2193>/Product'
         *  Product: '<S2193>/Product1'
         *  Product: '<S2193>/Product2'
         *  Product: '<S2193>/Product4'
         *  Sum: '<S2193>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MC_MCPB_DATA_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA_FD11_CRC_F_a ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA_FD11_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA_FD11_E2E_Fai ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPB_ServLamp_Req_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2192>/VeSR1N_b_MCPB_DATA_FD11_CRC_Faild'
         *  DataStoreRead: '<S2192>/VeSR1N_b_MCPB_DATA_FD11_E2E_Faild'
         *  DataStoreRead: '<S2192>/VeSR1N_b_MCPB_DATA_FD11_MC_Faild'
         *  Product: '<S2194>/Product'
         *  Product: '<S2194>/Product1'
         *  Product: '<S2194>/Product2'
         *  Product: '<S2194>/Product4'
         *  Sum: '<S2194>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_ServLamp_Req_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA_FD11_CRC_F_a ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA_FD11_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_g ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA_FD11_E2E_Fai ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S2194>/Unit Delay' incorporates:
         *  Switch: '<S2194>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gb = rtb_Switch5_cr;

        /* Update for UnitDelay: '<S2193>/Unit Delay' incorporates:
         *  Switch: '<S2193>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jua = rtb_Switch5_ggp;
    }

    /* End of Logic: '<S2172>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S2172>/MCPB_DATA_FD11_Time' */

    /* Merge: '<S67>/SR1N_b_MCPB_DATA_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2172>/VeSR1N_b_MCPB_DATA_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_MCPB_DATA_FD11_Time_VeSR1N_b_MCPB_DATA_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_ik);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_MCPB_DATA_FD11_Pkt' */
}

/* Model step function for TID67 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_MCPB_DATA_FD5_Time(void)
                                   /* Explicit Task: TESR1B_MCPB_DATA_FD5_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_MCPB_DATA_FD5_NewE;
    uint8 rtb_Switch5_c4;
    uint8 rtb_Switch5_d;
    boolean rtb_TmpSignalConversionAtVeSR_p;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_MCPB_DATA_FD5_Pkt' incorporates:
     *  SubSystem: '<S68>/MCPB_DATA_FD5_Time'
     */
    /* SignalConversion generated from: '<S2197>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S68>/SR1N_b_MCPB_DATA_FD5_NewEvent_merge'
     */
    rtb_VeSR1N_b_MCPB_DATA_FD5_NewE =
        Rte_IrvRead_SR1B_MCPB_DATA_FD5_Time_VeSR1N_b_MCPB_DATA_FD5_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S2197>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S68>/SR1N_b_MCPB_DATA_FD5_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_p =
        Rte_IrvRead_SR1B_MCPB_DATA_FD5_Time_VeSR1N_b_MCPB_DATA_FD5_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S2197>/MCPB_DATA_FD5_Time' incorporates:
     *  EnablePort: '<S2217>/Enable'
     */
    /* Logic: '<S2197>/Logical Operator1' incorporates:
     *  Constant: '<S2216>/Calib'
     */
    if (rtb_VeSR1N_b_MCPB_DATA_FD5_NewE && (KeSR1B_b_MCPB_DATA_FD5_Enbl))
    {
        /* Gain: '<S2217>/Gain2' incorporates:
         *  Constant: '<S2217>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_em = false;

        /* Switch: '<S2219>/Switch5' incorporates:
         *  DataStoreRead: '<S2217>/VeSR1N_b_MCPB_DATA_FD5_CRC_Failg'
         *  DataStoreRead: '<S2217>/VeSR1N_b_MCPB_DATA_FD5_E2E_Faild'
         *  Logic: '<S2219>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA_FD5_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA_FD5_E2E_Fail))
        {
            /* Switch: '<S2219>/Switch5' incorporates:
             *  UnitDelay: '<S2219>/Unit Delay'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jam;
        }
        else
        {
            /* Switch: '<S2219>/Switch5' incorporates:
             *  DataStoreRead: '<S2217>/DataStore_VeSR1N_b_MCPB_ServLampReq_FD5'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_ServLampReq_FD5;
        }

        /* End of Switch: '<S2219>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_MCPB_ServLampReq_FD5' incorporates:
         *  DataTypeConversion: '<S2217>/Data Type Conversion'
         *  Switch: '<S2219>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_MCPB_ServLampReq_FD5_Value(((sint32)
            rtb_Switch5_d) != 0);

        /* Switch: '<S2218>/Switch5' incorporates:
         *  DataStoreRead: '<S2217>/VeSR1N_b_MCPB_DATA_FD5_CRC_Failg'
         *  DataStoreRead: '<S2217>/VeSR1N_b_MCPB_DATA_FD5_E2E_Faild'
         *  Logic: '<S2218>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA_FD5_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA_FD5_E2E_Fail))
        {
            /* Switch: '<S2218>/Switch5' incorporates:
             *  UnitDelay: '<S2218>/Unit Delay'
             */
            rtb_Switch5_c4 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cu5;
        }
        else
        {
            /* Switch: '<S2218>/Switch5' incorporates:
             *  DataStoreRead: '<S2217>/VeSR1N_y_MC_MCPB_DATA_FD5'
             */
            rtb_Switch5_c4 = SR1B_BLUEN_ac_DW.VeSR1N_y_MC_MCPB_DATA_FD5;
        }

        /* End of Switch: '<S2218>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MC_MCPB_DATA_FD5' incorporates:
         *  DataTypeConversion: '<S2217>/Data Type Conversion1'
         *  Switch: '<S2218>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MC_MCPB_DATA_FD5_Value(rtb_Switch5_c4);

        /* Outport: '<Root>/VeSR1B_y_MC_MCPB_DATA_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2217>/VeSR1N_b_MCPB_DATA_FD5_CRC_Faild'
         *  DataStoreRead: '<S2217>/VeSR1N_b_MCPB_DATA_FD5_E2E_Faild'
         *  DataStoreRead: '<S2217>/VeSR1N_b_MCPB_DATA_FD5_MC_Faild'
         *  Product: '<S2218>/Product'
         *  Product: '<S2218>/Product1'
         *  Product: '<S2218>/Product2'
         *  Product: '<S2218>/Product4'
         *  Sum: '<S2218>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MC_MCPB_DATA_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA_FD5_CRC_Fa_b ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA_FD5_MC_Faild ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA_FD5_E2E_Fail ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPB_ServLampReq_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2217>/VeSR1N_b_MCPB_DATA_FD5_CRC_Faild'
         *  DataStoreRead: '<S2217>/VeSR1N_b_MCPB_DATA_FD5_E2E_Faild'
         *  DataStoreRead: '<S2217>/VeSR1N_b_MCPB_DATA_FD5_MC_Faild'
         *  Product: '<S2219>/Product'
         *  Product: '<S2219>/Product1'
         *  Product: '<S2219>/Product2'
         *  Product: '<S2219>/Product4'
         *  Sum: '<S2219>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_ServLampReq_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA_FD5_CRC_Fa_b ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA_FD5_MC_Faild ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_p ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA_FD5_E2E_Fail ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S2219>/Unit Delay' incorporates:
         *  Switch: '<S2219>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jam = rtb_Switch5_d;

        /* Update for UnitDelay: '<S2218>/Unit Delay' incorporates:
         *  Switch: '<S2218>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cu5 = rtb_Switch5_c4;
    }

    /* End of Logic: '<S2197>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S2197>/MCPB_DATA_FD5_Time' */

    /* Merge: '<S68>/SR1N_b_MCPB_DATA_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2197>/VeSR1N_b_MCPB_DATA_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_MCPB_DATA_FD5_Time_VeSR1N_b_MCPB_DATA_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_em);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_MCPB_DATA_FD5_Pkt' */
}

/* Model step function for TID68 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_MCPB_PROPULSION_FD16_Time(void)
                            /* Explicit Task: TESR1B_MCPB_PROPULSION_FD16_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_MCPB_PROPULSION_FD;
    uint16 rtb_Switch5_a;
    uint16 rtb_Switch5_f;
    uint16 rtb_Switch5_gf;
    uint16 rtb_Switch5_h;
    uint16 rtb_Switch5_hh;
    uint16 rtb_Switch5_ka;
    uint16 rtb_Switch5_kp;
    uint16 rtb_Switch5_mc;
    uint16 rtb_Switch5_o5;
    uint16 rtb_Switch5_ov;
    uint8 rtb_Switch5_ay;
    uint8 rtb_Switch5_b0;
    uint8 rtb_Switch5_bdm;
    uint8 rtb_Switch5_cb;
    uint8 rtb_Switch5_d;
    uint8 rtb_Switch5_d2;
    uint8 rtb_Switch5_ds;
    uint8 rtb_Switch5_e4;
    uint8 rtb_Switch5_ek;
    uint8 rtb_Switch5_ga;
    uint8 rtb_Switch5_gjo;
    uint8 rtb_Switch5_gn;
    uint8 rtb_Switch5_gw;
    uint8 rtb_Switch5_iw;
    uint8 rtb_Switch5_j1;
    uint8 rtb_Switch5_j4;
    uint8 rtb_Switch5_nfv;
    uint8 rtb_Switch5_o;
    uint8 rtb_Switch5_or;
    uint8 rtb_Switch5_ot;
    uint8 rtb_Switch5_p2h;
    boolean rtb_TmpSignalConversionAtVeSR_j;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_MCPB_PROPULSION_FD16_Pkt' incorporates:
     *  SubSystem: '<S69>/MCPB_PROPULSION_FD16_Time'
     */
    /* SignalConversion generated from: '<S2222>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S69>/SR1N_b_MCPB_PROPULSION_FD16_NewEvent_merge'
     */
    rtb_VeSR1N_b_MCPB_PROPULSION_FD =
        Rte_IrvRead_SR1B_MCPB_PROPULSION_FD16_Time_VeSR1N_b_MCPB_PROPULSION_FD16_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S2222>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S69>/SR1N_b_MCPB_PROPULSION_FD16_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_j =
        Rte_IrvRead_SR1B_MCPB_PROPULSION_FD16_Time_VeSR1N_b_MCPB_PROPULSION_FD16_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S2222>/MCPB_PROPULSION_FD16_Time' incorporates:
     *  EnablePort: '<S2242>/Enable'
     */
    /* Logic: '<S2222>/Logical Operator1' incorporates:
     *  Constant: '<S2241>/Calib'
     */
    if (rtb_VeSR1N_b_MCPB_PROPULSION_FD && (KeSR1B_b_MCPB_PROPULSION_FD16_Enbl))
    {
        /* Gain: '<S2242>/Gain2' incorporates:
         *  Constant: '<S2242>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_jk = false;

        /* Switch: '<S2262>/Switch5' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Failg'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  Logic: '<S2262>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_C) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E))
        {
            /* Switch: '<S2262>/Switch5' incorporates:
             *  UnitDelay: '<S2262>/Unit Delay'
             */
            rtb_Switch5_o = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_if4;
        }
        else
        {
            /* Switch: '<S2262>/Switch5' incorporates:
             *  DataStoreRead: '<S2242>/DataStore_VeSR1N_b_MCPB_3PS_Pos_P_FD16'
             */
            rtb_Switch5_o = SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_3PS_Pos_P_FD16;
        }

        /* End of Switch: '<S2262>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_MCPB_3PS_Pos_P_FD16' incorporates:
         *  DataTypeConversion: '<S2242>/Data Type Conversion'
         *  Switch: '<S2262>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_MCPB_3PS_Pos_P_FD16_Value(((sint32)
            rtb_Switch5_o) != 0);

        /* Switch: '<S2261>/Switch5' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Failg'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  Logic: '<S2261>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_C) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E))
        {
            /* Switch: '<S2261>/Switch5' incorporates:
             *  UnitDelay: '<S2261>/Unit Delay'
             */
            rtb_Switch5_cb = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kda;
        }
        else
        {
            /* Switch: '<S2261>/Switch5' incorporates:
             *  DataStoreRead: '<S2242>/VeSR1N_y_MC_MCPB_PROPULSION_FD16'
             */
            rtb_Switch5_cb = SR1B_BLUEN_ac_DW.VeSR1N_y_MC_MCPB_PROPULSION_FD1;
        }

        /* End of Switch: '<S2261>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MC_MCPB_PROPULSION_FD16' incorporates:
         *  DataTypeConversion: '<S2242>/Data Type Conversion1'
         *  Switch: '<S2261>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MC_MCPB_PROPULSION_FD16_Value(rtb_Switch5_cb);

        /* Switch: '<S2270>/Switch5' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Failg'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  Logic: '<S2270>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_C) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E))
        {
            /* Switch: '<S2270>/Switch5' incorporates:
             *  UnitDelay: '<S2270>/Unit Delay'
             */
            rtb_Switch5_d2 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jj;
        }
        else
        {
            /* Switch: '<S2270>/Switch5' incorporates:
             *  DataStoreRead: '<S2242>/DataStore_VeSR1N_y_MCPB_InterlockSts_P_FD16'
             */
            rtb_Switch5_d2 = SR1B_BLUEN_ac_DW.VeSR1N_y_MCPB_InterlockSts_P_FD;
        }

        /* End of Switch: '<S2270>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MCPB_InterlockSts_P_FD16' incorporates:
         *  DataTypeConversion: '<S2242>/Data Type Conversion10'
         *  Switch: '<S2270>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_InterlockSts_P_FD16_Value(rtb_Switch5_d2);

        /* Switch: '<S2271>/Switch5' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Failg'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  Logic: '<S2271>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_C) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E))
        {
            /* Switch: '<S2271>/Switch5' incorporates:
             *  UnitDelay: '<S2271>/Unit Delay'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fvw;
        }
        else
        {
            /* Switch: '<S2271>/Switch5' incorporates:
             *  DataStoreRead: '<S2242>/DataStore_VeSR1N_y_MCPB_Invrtr_State_P_FD16'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.VeSR1N_y_MCPB_Invrtr_State_P_FD;
        }

        /* End of Switch: '<S2271>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MCPB_Invrtr_State_P_FD16' incorporates:
         *  DataTypeConversion: '<S2242>/Data Type Conversion11'
         *  Switch: '<S2271>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_Invrtr_State_P_FD16_Value(rtb_Switch5_d);

        /* Logic: '<S2255>/Logical Operator' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Failg'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  Logic: '<S2243>/Logical Operator'
         *  Logic: '<S2244>/Logical Operator'
         *  Logic: '<S2245>/Logical Operator'
         *  Logic: '<S2246>/Logical Operator'
         *  Logic: '<S2247>/Logical Operator'
         *  Logic: '<S2248>/Logical Operator'
         *  Logic: '<S2249>/Logical Operator'
         *  Logic: '<S2250>/Logical Operator'
         *  Logic: '<S2251>/Logical Operator'
         *  Logic: '<S2252>/Logical Operator'
         *  Logic: '<S2253>/Logical Operator'
         *  Logic: '<S2254>/Logical Operator'
         *  Logic: '<S2256>/Logical Operator'
         *  Logic: '<S2257>/Logical Operator'
         *  Logic: '<S2258>/Logical Operator'
         *  Logic: '<S2259>/Logical Operator'
         *  Logic: '<S2260>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_C) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E));

        /* Switch: '<S2255>/Switch5' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_MaxTorq_P_SNA_Faild'
         *  Logic: '<S2255>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_MaxTorq_P_SNA_Fai))
        {
            /* Switch: '<S2255>/Switch5' incorporates:
             *  UnitDelay: '<S2255>/Unit Delay'
             */
            rtb_Switch5_a = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_or;
        }
        else
        {
            /* Switch: '<S2255>/Switch5' incorporates:
             *  DataStoreRead: '<S2242>/DataStore_VeSR1N_M_MCPB_MaxTorq_P_FD16'
             */
            rtb_Switch5_a = SR1B_BLUEN_ac_DW.VeSR1N_M_MCPB_MaxTorq_P_FD16;
        }

        /* End of Switch: '<S2255>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_MCPB_MaxTorq_P_FD16' incorporates:
         *  DataTypeConversion: '<S2242>/Data Type Conversion12'
         *  Switch: '<S2255>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_MCPB_MaxTorq_P_FD16_Value((((float32)
            rtb_Switch5_a) * 0.125F) - 1023.0F);

        /* Switch: '<S2256>/Switch5' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_MinTorq_P_SNA_Faild'
         *  Logic: '<S2256>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_MinTorq_P_SNA_Fai))
        {
            /* Switch: '<S2256>/Switch5' incorporates:
             *  UnitDelay: '<S2256>/Unit Delay'
             */
            rtb_Switch5_ov = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dl;
        }
        else
        {
            /* Switch: '<S2256>/Switch5' incorporates:
             *  DataStoreRead: '<S2242>/DataStore_VeSR1N_M_MCPB_MinTorq_P_FD16'
             */
            rtb_Switch5_ov = SR1B_BLUEN_ac_DW.VeSR1N_M_MCPB_MinTorq_P_FD16;
        }

        /* End of Switch: '<S2256>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_MCPB_MinTorq_P_FD16' incorporates:
         *  DataTypeConversion: '<S2242>/Data Type Conversion13'
         *  Switch: '<S2256>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_MCPB_MinTorq_P_FD16_Value((((float32)
            rtb_Switch5_ov) * 0.125F) - 1023.0F);

        /* Switch: '<S2257>/Switch5' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_MtrIndex_P_SNA_Faild'
         *  Logic: '<S2257>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_MtrIndex_P_SNA_Fa))
        {
            /* Switch: '<S2257>/Switch5' incorporates:
             *  UnitDelay: '<S2257>/Unit Delay'
             */
            rtb_Switch5_ay = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dt;
        }
        else
        {
            /* Switch: '<S2257>/Switch5' incorporates:
             *  DataStoreRead: '<S2242>/DataStore_VeSR1N_y_MCPB_MtrIndex_P_FD16'
             */
            rtb_Switch5_ay = SR1B_BLUEN_ac_DW.VeSR1N_y_MCPB_MtrIndex_P_FD16;
        }

        /* End of Switch: '<S2257>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MCPB_MtrIndex_P_FD16' incorporates:
         *  DataTypeConversion: '<S2242>/Data Type Conversion14'
         *  Switch: '<S2257>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_MtrIndex_P_FD16_Value(rtb_Switch5_ay);

        /* Switch: '<S2258>/Switch5' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_MtrMaxCpbltyTrq_P_SNA_Faild'
         *  Logic: '<S2258>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_MtrMaxCpbltyTrq_P))
        {
            /* Switch: '<S2258>/Switch5' incorporates:
             *  UnitDelay: '<S2258>/Unit Delay'
             */
            rtb_Switch5_kp = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cw;
        }
        else
        {
            /* Switch: '<S2258>/Switch5' incorporates:
             *  DataStoreRead: '<S2242>/DataStore_VeSR1N_M_MCPB_MtrMaxCpbltyTrq_P_FD16'
             */
            rtb_Switch5_kp = SR1B_BLUEN_ac_DW.VeSR1N_M_MCPB_MtrMaxCpbltyTrq_P;
        }

        /* End of Switch: '<S2258>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_MCPB_MtrMaxCpbltyTrq_P_FD16' incorporates:
         *  DataTypeConversion: '<S2242>/Data Type Conversion15'
         *  Switch: '<S2258>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_MCPB_MtrMaxCpbltyTrq_P_FD16_Value((((float32)
            rtb_Switch5_kp) * 0.125F) - 1023.0F);

        /* Switch: '<S2259>/Switch5' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_MtrMinCpbltyTrq_P_SNA_Faild'
         *  Logic: '<S2259>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_MtrMinCpbltyTrq_P))
        {
            /* Switch: '<S2259>/Switch5' incorporates:
             *  UnitDelay: '<S2259>/Unit Delay'
             */
            rtb_Switch5_mc = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jnd;
        }
        else
        {
            /* Switch: '<S2259>/Switch5' incorporates:
             *  DataStoreRead: '<S2242>/DataStore_VeSR1N_M_MCPB_MtrMinCpbltyTrq_P_FD16'
             */
            rtb_Switch5_mc = SR1B_BLUEN_ac_DW.VeSR1N_M_MCPB_MtrMinCpbltyTrq_P;
        }

        /* End of Switch: '<S2259>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_MCPB_MtrMinCpbltyTrq_P_FD16' incorporates:
         *  DataTypeConversion: '<S2242>/Data Type Conversion16'
         *  Switch: '<S2259>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_MCPB_MtrMinCpbltyTrq_P_FD16_Value((((float32)
            rtb_Switch5_mc) * 0.125F) - 1023.0F);

        /* Switch: '<S2260>/Switch5' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_RPM_P_SNA_Faild'
         *  Logic: '<S2260>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_RPM_P_SNA_Faild))
        {
            /* Switch: '<S2260>/Switch5' incorporates:
             *  UnitDelay: '<S2260>/Unit Delay'
             */
            rtb_Switch5_gf = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lse;
        }
        else
        {
            /* Switch: '<S2260>/Switch5' incorporates:
             *  DataStoreRead: '<S2242>/DataStore_VeSR1N_n_MCPB_RPM_P_FD16'
             */
            rtb_Switch5_gf = SR1B_BLUEN_ac_DW.VeSR1N_n_MCPB_RPM_P_FD16;
        }

        /* End of Switch: '<S2260>/Switch5' */

        /* Outport: '<Root>/VeSR1B_n_MCPB_RPM_P_FD16' incorporates:
         *  DataTypeConversion: '<S2242>/Data Type Conversion17'
         *  Switch: '<S2260>/Switch5'
         */
        (void)Rte_Write_VeSR1B_n_MCPB_RPM_P_FD16_Value(((float32)rtb_Switch5_gf)
            - 32768.0F);

        /* Switch: '<S2272>/Switch5' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Failg'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  Logic: '<S2272>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_C) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E))
        {
            /* Switch: '<S2272>/Switch5' incorporates:
             *  UnitDelay: '<S2272>/Unit Delay'
             */
            rtb_Switch5_ot = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_he;
        }
        else
        {
            /* Switch: '<S2272>/Switch5' incorporates:
             *  DataStoreRead: '<S2242>/DataStore_VeSR1N_b_MCPB_RPM_V_P_FD16'
             */
            rtb_Switch5_ot = SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_RPM_V_P_FD16;
        }

        /* End of Switch: '<S2272>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_MCPB_RPM_V_P_FD16' incorporates:
         *  DataTypeConversion: '<S2242>/Data Type Conversion18'
         *  Switch: '<S2272>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_MCPB_RPM_V_P_FD16_Value(((sint32)rtb_Switch5_ot)
            != 0);

        /* Switch: '<S2273>/Switch5' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Failg'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  Logic: '<S2273>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_C) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E))
        {
            /* Switch: '<S2273>/Switch5' incorporates:
             *  UnitDelay: '<S2273>/Unit Delay'
             */
            rtb_Switch5_ka = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_by;
        }
        else
        {
            /* Switch: '<S2273>/Switch5' incorporates:
             *  DataStoreRead: '<S2242>/DataStore_VeSR1N_n_MCPB_Spd_Lim_P_FD16'
             */
            rtb_Switch5_ka = SR1B_BLUEN_ac_DW.VeSR1N_n_MCPB_Spd_Lim_P_FD16;
        }

        /* End of Switch: '<S2273>/Switch5' */

        /* Outport: '<Root>/VeSR1B_n_MCPB_Spd_Lim_P_FD16' incorporates:
         *  DataTypeConversion: '<S2242>/Data Type Conversion19'
         *  Switch: '<S2273>/Switch5'
         */
        (void)Rte_Write_VeSR1B_n_MCPB_Spd_Lim_P_FD16_Value(((float32)
            rtb_Switch5_ka) - 32767.0F);

        /* Switch: '<S2243>/Switch5' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_6SO_Status_P_SNA_Faild'
         *  Logic: '<S2243>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_6SO_Status_P_SNA_))
        {
            /* Switch: '<S2243>/Switch5' incorporates:
             *  UnitDelay: '<S2243>/Unit Delay'
             */
            rtb_Switch5_bdm = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_p1f;
        }
        else
        {
            /* Switch: '<S2243>/Switch5' incorporates:
             *  DataStoreRead: '<S2242>/DataStore_VeSR1N_y_MCPB_6SO_Status_P_FD16'
             */
            rtb_Switch5_bdm = SR1B_BLUEN_ac_DW.VeSR1N_y_MCPB_6SO_Status_P_FD16;
        }

        /* End of Switch: '<S2243>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MCPB_6SO_Status_P_FD16' incorporates:
         *  DataTypeConversion: '<S2242>/Data Type Conversion2'
         *  Switch: '<S2243>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_6SO_Status_P_FD16_Value(rtb_Switch5_bdm);

        /* Switch: '<S2263>/Switch5' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Failg'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  Logic: '<S2263>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_C) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E))
        {
            /* Switch: '<S2263>/Switch5' incorporates:
             *  UnitDelay: '<S2263>/Unit Delay'
             */
            rtb_Switch5_gjo = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cni;
        }
        else
        {
            /* Switch: '<S2263>/Switch5' incorporates:
             *  DataStoreRead: '<S2242>/DataStore_VeSR1N_y_MCPB_SPT_Stat_P_FD16'
             */
            rtb_Switch5_gjo = SR1B_BLUEN_ac_DW.VeSR1N_y_MCPB_SPT_Stat_P_FD16;
        }

        /* End of Switch: '<S2263>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MCPB_SPT_Stat_P_FD16' incorporates:
         *  DataTypeConversion: '<S2242>/Data Type Conversion20'
         *  Switch: '<S2263>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_SPT_Stat_P_FD16_Value(rtb_Switch5_gjo);

        /* Switch: '<S2245>/Switch5' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_Temp_P_SNA_Faild'
         *  Logic: '<S2245>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_Temp_P_SNA_Faild))
        {
            /* Switch: '<S2245>/Switch5' incorporates:
             *  UnitDelay: '<S2245>/Unit Delay'
             */
            rtb_Switch5_gw = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cdw;
        }
        else
        {
            /* Switch: '<S2245>/Switch5' incorporates:
             *  DataStoreRead: '<S2242>/DataStore_VeSR1N_y_MCPB_Temp_P_FD16'
             */
            rtb_Switch5_gw = SR1B_BLUEN_ac_DW.VeSR1N_y_MCPB_Temp_P_FD16;
        }

        /* End of Switch: '<S2245>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MCPB_Temp_P_FD16' incorporates:
         *  DataTypeConversion: '<S2242>/Data Type Conversion21'
         *  Switch: '<S2245>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_Temp_P_FD16_Value(((float32)rtb_Switch5_gw)
            - 40.0F);

        /* Switch: '<S2246>/Switch5' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_TorqAchieved_AEMD_P_SNA_Faild'
         *  Logic: '<S2246>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_TorqAchieved_AEMD))
        {
            /* Switch: '<S2246>/Switch5' incorporates:
             *  UnitDelay: '<S2246>/Unit Delay'
             */
            rtb_Switch5_hh = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fs;
        }
        else
        {
            /* Switch: '<S2246>/Switch5' incorporates:
             *  DataStoreRead: '<S2242>/DataStore_VeSR1N_M_MCPB_TorqAchved_AEMD_P_FD16'
             */
            rtb_Switch5_hh = SR1B_BLUEN_ac_DW.VeSR1N_M_MCPB_TorqAchved_AEMD_P;
        }

        /* End of Switch: '<S2246>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_MCPB_TorqAchved_AEMD_P_FD16' incorporates:
         *  DataTypeConversion: '<S2242>/Data Type Conversion22'
         *  Switch: '<S2246>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_MCPB_TorqAchved_AEMD_P_FD16_Value((((float32)
            rtb_Switch5_hh) * 0.125F) - 1023.0F);

        /* Switch: '<S2264>/Switch5' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Failg'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  Logic: '<S2264>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_C) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E))
        {
            /* Switch: '<S2264>/Switch5' incorporates:
             *  UnitDelay: '<S2264>/Unit Delay'
             */
            rtb_Switch5_j4 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_c4;
        }
        else
        {
            /* Switch: '<S2264>/Switch5' incorporates:
             *  DataStoreRead: '<S2242>/DataStore_VeSR1N_b_MCPB_TrqAchvd_AEMD_V_P_FD16'
             */
            rtb_Switch5_j4 = SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_TrqAchvd_AEMD_V_P;
        }

        /* End of Switch: '<S2264>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_MCPB_TrqAchvd_AEMD_V_P_FD16' incorporates:
         *  DataTypeConversion: '<S2242>/Data Type Conversion23'
         *  Switch: '<S2264>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_MCPB_TrqAchvd_AEMD_V_P_FD16_Value(((sint32)
            rtb_Switch5_j4) != 0);

        /* Switch: '<S2247>/Switch5' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_Torque_Achieved_P_SNA_Faild'
         *  Logic: '<S2247>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_Torque_Achieved_P))
        {
            /* Switch: '<S2247>/Switch5' incorporates:
             *  UnitDelay: '<S2247>/Unit Delay'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_en;
        }
        else
        {
            /* Switch: '<S2247>/Switch5' incorporates:
             *  DataStoreRead: '<S2242>/DataStore_VeSR1N_M_MCPB_Torque_Achieved_P_FD16'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.VeSR1N_M_MCPB_Torque_Achieved_P;
        }

        /* End of Switch: '<S2247>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_MCPB_Torque_Achieved_P_FD16' incorporates:
         *  DataTypeConversion: '<S2242>/Data Type Conversion24'
         *  Switch: '<S2247>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_MCPB_Torque_Achieved_P_FD16_Value((((float32)
            rtb_Switch5_h) * 0.125F) - 1023.0F);

        /* Switch: '<S2265>/Switch5' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Failg'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  Logic: '<S2265>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_C) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E))
        {
            /* Switch: '<S2265>/Switch5' incorporates:
             *  UnitDelay: '<S2265>/Unit Delay'
             */
            rtb_Switch5_b0 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_om;
        }
        else
        {
            /* Switch: '<S2265>/Switch5' incorporates:
             *  DataStoreRead: '<S2242>/DataStore_VeSR1N_b_MCPB_Torque_Achved_V_P_FD16'
             */
            rtb_Switch5_b0 = SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_Torque_Achved_V_P;
        }

        /* End of Switch: '<S2265>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_MCPB_Torque_Achved_V_P_FD16' incorporates:
         *  DataTypeConversion: '<S2242>/Data Type Conversion25'
         *  Switch: '<S2265>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_MCPB_Torque_Achved_V_P_FD16_Value(((sint32)
            rtb_Switch5_b0) != 0);

        /* Switch: '<S2248>/Switch5' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MPR_PosSensor_P_SNA_Faild'
         *  Logic: '<S2248>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MPR_PosSensor_P_SNA_Fa))
        {
            /* Switch: '<S2248>/Switch5' incorporates:
             *  UnitDelay: '<S2248>/Unit Delay'
             */
            rtb_Switch5_ds = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mflq;
        }
        else
        {
            /* Switch: '<S2248>/Switch5' incorporates:
             *  DataStoreRead: '<S2242>/DataStore_VeSR1N_y_MPR_PosSensor_P_FD16'
             */
            rtb_Switch5_ds = SR1B_BLUEN_ac_DW.VeSR1N_y_MPR_PosSensor_P_FD16;
        }

        /* End of Switch: '<S2248>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MPR_PosSensor_P_FD16' incorporates:
         *  DataTypeConversion: '<S2242>/Data Type Conversion26'
         *  Switch: '<S2248>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MPR_PosSensor_P_FD16_Value(rtb_Switch5_ds);

        /* Switch: '<S2249>/Switch5' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_Plock_fdbk_sts_P_SNA_Faild'
         *  Logic: '<S2249>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_Plock_fdbk_sts_P_SNA_F))
        {
            /* Switch: '<S2249>/Switch5' incorporates:
             *  UnitDelay: '<S2249>/Unit Delay'
             */
            rtb_Switch5_or = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pne;
        }
        else
        {
            /* Switch: '<S2249>/Switch5' incorporates:
             *  DataStoreRead: '<S2242>/DataStore_VeSR1N_y_Plock_fdbk_sts_P_FD16'
             */
            rtb_Switch5_or = SR1B_BLUEN_ac_DW.VeSR1N_y_Plock_fdbk_sts_P_FD16;
        }

        /* End of Switch: '<S2249>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_Plock_fdbk_sts_P_FD16' incorporates:
         *  DataTypeConversion: '<S2242>/Data Type Conversion27'
         *  Switch: '<S2249>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_Plock_fdbk_sts_P_FD16_Value(rtb_Switch5_or);

        /* Switch: '<S2250>/Switch5' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_Plock_MotorPosSts_P_SNA_Faild'
         *  Logic: '<S2250>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_Plock_MotorPosSts_P_SN))
        {
            /* Switch: '<S2250>/Switch5' incorporates:
             *  UnitDelay: '<S2250>/Unit Delay'
             */
            rtb_Switch5_ga = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f0f;
        }
        else
        {
            /* Switch: '<S2250>/Switch5' incorporates:
             *  DataStoreRead: '<S2242>/DataStore_VeSR1N_y_Plock_MotorPosSts_P_FD16'
             */
            rtb_Switch5_ga = SR1B_BLUEN_ac_DW.VeSR1N_y_Plock_MotorPosSts_P_FD;
        }

        /* End of Switch: '<S2250>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_Plock_MotorPosSts_P_FD16' incorporates:
         *  DataTypeConversion: '<S2242>/Data Type Conversion28'
         *  Switch: '<S2250>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_Plock_MotorPosSts_P_FD16_Value(rtb_Switch5_ga);

        /* Switch: '<S2251>/Switch5' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_Plock_PosSensor_P_SNA_Faild'
         *  Logic: '<S2251>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_Plock_PosSensor_P_SNA_))
        {
            /* Switch: '<S2251>/Switch5' incorporates:
             *  UnitDelay: '<S2251>/Unit Delay'
             */
            rtb_Switch5_iw = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_b3;
        }
        else
        {
            /* Switch: '<S2251>/Switch5' incorporates:
             *  DataStoreRead: '<S2242>/DataStore_VeSR1N_y_Plock_PosSensor_P_FD16'
             */
            rtb_Switch5_iw = SR1B_BLUEN_ac_DW.VeSR1N_y_Plock_PosSensor_P_FD16;
        }

        /* End of Switch: '<S2251>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_Plock_PosSensor_P_FD16' incorporates:
         *  DataTypeConversion: '<S2242>/Data Type Conversion29'
         *  Switch: '<S2251>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_Plock_PosSensor_P_FD16_Value(rtb_Switch5_iw);

        /* Switch: '<S2266>/Switch5' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Failg'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  Logic: '<S2266>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_C) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E))
        {
            /* Switch: '<S2266>/Switch5' incorporates:
             *  UnitDelay: '<S2266>/Unit Delay'
             */
            rtb_Switch5_j1 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_iqn;
        }
        else
        {
            /* Switch: '<S2266>/Switch5' incorporates:
             *  DataStoreRead: '<S2242>/DataStore_VeSR1N_y_MCPB_AC_Isolati_Stat_P_FD16'
             */
            rtb_Switch5_j1 = SR1B_BLUEN_ac_DW.VeSR1N_y_MCPB_AC_Isolati_Stat_P;
        }

        /* End of Switch: '<S2266>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MCPB_AC_Isolati_Stat_P_FD16' incorporates:
         *  DataTypeConversion: '<S2242>/Data Type Conversion3'
         *  Switch: '<S2266>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_AC_Isolati_Stat_P_FD16_Value
            (rtb_Switch5_j1);

        /* Switch: '<S2252>/Switch5' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_PlockFailSts_P_SNA_Faild'
         *  Logic: '<S2252>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PlockFailSts_P_SNA_Fai))
        {
            /* Switch: '<S2252>/Switch5' incorporates:
             *  UnitDelay: '<S2252>/Unit Delay'
             */
            rtb_Switch5_p2h = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mia;
        }
        else
        {
            /* Switch: '<S2252>/Switch5' incorporates:
             *  DataStoreRead: '<S2242>/DataStore_VeSR1N_y_PlockFailSts_P_FD16'
             */
            rtb_Switch5_p2h = SR1B_BLUEN_ac_DW.VeSR1N_y_PlockFailSts_P_FD16;
        }

        /* End of Switch: '<S2252>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PlockFailSts_P_FD16' incorporates:
         *  DataTypeConversion: '<S2242>/Data Type Conversion30'
         *  Switch: '<S2252>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PlockFailSts_P_FD16_Value(rtb_Switch5_p2h);

        /* Switch: '<S2244>/Switch5' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_AccelRaw_P_SNA_Faild'
         *  Logic: '<S2244>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_AccelRaw_P_SNA_Fa))
        {
            /* Switch: '<S2244>/Switch5' incorporates:
             *  UnitDelay: '<S2244>/Unit Delay'
             */
            rtb_Switch5_o5 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_o3;
        }
        else
        {
            /* Switch: '<S2244>/Switch5' incorporates:
             *  DataStoreRead: '<S2242>/DataStore_VeSR1N_y_MCPB_AccelRaw_P_FD16'
             */
            rtb_Switch5_o5 = SR1B_BLUEN_ac_DW.VeSR1N_y_MCPB_AccelRaw_P_FD16;
        }

        /* End of Switch: '<S2244>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MCPB_AccelRaw_P_FD16' incorporates:
         *  DataTypeConversion: '<S2242>/Data Type Conversion4'
         *  Switch: '<S2244>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_AccelRaw_P_FD16_Value(((float32)
            rtb_Switch5_o5) - 32768.0F);

        /* Switch: '<S2267>/Switch5' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Failg'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  Logic: '<S2267>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_C) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E))
        {
            /* Switch: '<S2267>/Switch5' incorporates:
             *  UnitDelay: '<S2267>/Unit Delay'
             */
            rtb_Switch5_gn = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pqt;
        }
        else
        {
            /* Switch: '<S2267>/Switch5' incorporates:
             *  DataStoreRead: '<S2242>/DataStore_VeSR1N_b_MCPB_AccelRawV_P_FD16'
             */
            rtb_Switch5_gn = SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_AccelRawV_P_FD16;
        }

        /* End of Switch: '<S2267>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_MCPB_AccelRawV_P_FD16' incorporates:
         *  DataTypeConversion: '<S2242>/Data Type Conversion5'
         *  Switch: '<S2267>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_MCPB_AccelRawV_P_FD16_Value(((sint32)
            rtb_Switch5_gn) != 0);

        /* Switch: '<S2253>/Switch5' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_CpbltySpdDivVolt_P_SNA_Faild'
         *  Logic: '<S2253>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_CpbltySpdDivVolt_))
        {
            /* Switch: '<S2253>/Switch5' incorporates:
             *  UnitDelay: '<S2253>/Unit Delay'
             */
            rtb_Switch5_f = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_a1;
        }
        else
        {
            /* Switch: '<S2253>/Switch5' incorporates:
             *  DataStoreRead: '<S2242>/DataStore_VeSR1N_U_MCPB_CpbltySpdDvVolt_P_FD16'
             */
            rtb_Switch5_f = SR1B_BLUEN_ac_DW.VeSR1N_U_MCPB_CpbltySpdDvVolt_P;
        }

        /* End of Switch: '<S2253>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_MCPB_CpbltySpdDvVolt_P_FD16' incorporates:
         *  DataTypeConversion: '<S2242>/Data Type Conversion6'
         */
        (void)Rte_Write_VeSR1B_U_MCPB_CpbltySpdDvVolt_P_FD16_Value((float32)
            rtb_Switch5_f);

        /* Switch: '<S2254>/Switch5' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_DeratingFactor_P_SNA_Faild'
         *  Logic: '<S2254>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DeratingFactor_P_))
        {
            /* Switch: '<S2254>/Switch5' incorporates:
             *  UnitDelay: '<S2254>/Unit Delay'
             */
            rtb_Switch5_nfv = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fv4;
        }
        else
        {
            /* Switch: '<S2254>/Switch5' incorporates:
             *  DataStoreRead: '<S2242>/DataStore_VeSR1N_h_MCPB_DeratingFactor_P_FD16'
             */
            rtb_Switch5_nfv = SR1B_BLUEN_ac_DW.VeSR1N_h_MCPB_DeratingFactor_P_;
        }

        /* End of Switch: '<S2254>/Switch5' */

        /* Outport: '<Root>/VeSR1B_h_MCPB_DeratingFactor_P_FD16' incorporates:
         *  DataTypeConversion: '<S2242>/Data Type Conversion7'
         *  Switch: '<S2254>/Switch5'
         */
        (void)Rte_Write_VeSR1B_h_MCPB_DeratingFactor_P_FD16_Value(((float32)
            rtb_Switch5_nfv) * 0.02F);

        /* Switch: '<S2268>/Switch5' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Failg'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  Logic: '<S2268>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_C) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E))
        {
            /* Switch: '<S2268>/Switch5' incorporates:
             *  UnitDelay: '<S2268>/Unit Delay'
             */
            rtb_Switch5_ek = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kto;
        }
        else
        {
            /* Switch: '<S2268>/Switch5' incorporates:
             *  DataStoreRead: '<S2242>/DataStore_VeSR1N_y_MCPB_Dschrge_Status_P_FD16'
             */
            rtb_Switch5_ek = SR1B_BLUEN_ac_DW.VeSR1N_y_MCPB_Dschrge_Status_P_;
        }

        /* End of Switch: '<S2268>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MCPB_Dschrge_Status_P_FD16' incorporates:
         *  DataTypeConversion: '<S2242>/Data Type Conversion8'
         *  Switch: '<S2268>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_Dschrge_Status_P_FD16_Value(rtb_Switch5_ek);

        /* Switch: '<S2269>/Switch5' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Failg'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  Logic: '<S2269>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_C) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E))
        {
            /* Switch: '<S2269>/Switch5' incorporates:
             *  UnitDelay: '<S2269>/Unit Delay'
             */
            rtb_Switch5_e4 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ci;
        }
        else
        {
            /* Switch: '<S2269>/Switch5' incorporates:
             *  DataStoreRead: '<S2242>/DataStore_VeSR1N_b_MCPB_HV_CnctrOpn_Req_P_FD16'
             */
            rtb_Switch5_e4 = SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_HV_CnctrOpn_Req_P;
        }

        /* End of Switch: '<S2269>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_MCPB_HV_CnctrOpn_Req_P_FD16' incorporates:
         *  DataTypeConversion: '<S2242>/Data Type Conversion9'
         *  Switch: '<S2269>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_MCPB_HV_CnctrOpn_Req_P_FD16_Value(((sint32)
            rtb_Switch5_e4) != 0);

        /* Outport: '<Root>/VeSR1B_y_MCPB_6SO_Status_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_6SO_Status_P_SNA_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2243>/Product'
         *  Product: '<S2243>/Product1'
         *  Product: '<S2243>/Product2'
         *  Product: '<S2243>/Product3'
         *  Product: '<S2243>/Product4'
         *  Sum: '<S2243>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_6SO_Status_P_FD16_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_b ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_M ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_6SO_Status_P_SNA_
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPB_AccelRaw_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_AccelRaw_P_SNA_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2244>/Product'
         *  Product: '<S2244>/Product1'
         *  Product: '<S2244>/Product2'
         *  Product: '<S2244>/Product3'
         *  Product: '<S2244>/Product4'
         *  Sum: '<S2244>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_AccelRaw_P_FD16_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_b ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_M ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_AccelRaw_P_SNA_Fa
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPB_Temp_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_MC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_Temp_P_SNA_Faild'
         *  Product: '<S2245>/Product'
         *  Product: '<S2245>/Product1'
         *  Product: '<S2245>/Product2'
         *  Product: '<S2245>/Product3'
         *  Product: '<S2245>/Product4'
         *  Sum: '<S2245>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_Temp_P_FD16_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_b ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_M ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_Temp_P_SNA_Faild ?
                                1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPB_TorqAchved_AEMD_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_MC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_TorqAchieved_AEMD_P_SNA_Faild'
         *  Product: '<S2246>/Product'
         *  Product: '<S2246>/Product1'
         *  Product: '<S2246>/Product2'
         *  Product: '<S2246>/Product3'
         *  Product: '<S2246>/Product4'
         *  Sum: '<S2246>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_TorqAchved_AEMD_P_FD16_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_b ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_M ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_TorqAchieved_AEMD
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPB_Torque_Achieved_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_MC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_Torque_Achieved_P_SNA_Faild'
         *  Product: '<S2247>/Product'
         *  Product: '<S2247>/Product1'
         *  Product: '<S2247>/Product2'
         *  Product: '<S2247>/Product3'
         *  Product: '<S2247>/Product4'
         *  Sum: '<S2247>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_Torque_Achieved_P_FD16_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_b ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_M ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_Torque_Achieved_P
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MPR_PosSensor_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_MC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MPR_PosSensor_P_SNA_Faild'
         *  Product: '<S2248>/Product'
         *  Product: '<S2248>/Product1'
         *  Product: '<S2248>/Product2'
         *  Product: '<S2248>/Product3'
         *  Product: '<S2248>/Product4'
         *  Sum: '<S2248>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MPR_PosSensor_P_FD16_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_b ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_M ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MPR_PosSensor_P_SNA_Fa
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_Plock_fdbk_sts_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_MC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_Plock_fdbk_sts_P_SNA_Faild'
         *  Product: '<S2249>/Product'
         *  Product: '<S2249>/Product1'
         *  Product: '<S2249>/Product2'
         *  Product: '<S2249>/Product3'
         *  Product: '<S2249>/Product4'
         *  Sum: '<S2249>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Plock_fdbk_sts_P_FD16_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_b ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_M ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_Plock_fdbk_sts_P_SNA_F
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_Plock_MotorPosSts_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_MC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_Plock_MotorPosSts_P_SNA_Faild'
         *  Product: '<S2250>/Product'
         *  Product: '<S2250>/Product1'
         *  Product: '<S2250>/Product2'
         *  Product: '<S2250>/Product3'
         *  Product: '<S2250>/Product4'
         *  Sum: '<S2250>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Plock_MotorPosSts_P_FD16_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_b ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_M ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_Plock_MotorPosSts_P_SN
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_Plock_PosSensor_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_MC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_Plock_PosSensor_P_SNA_Faild'
         *  Product: '<S2251>/Product'
         *  Product: '<S2251>/Product1'
         *  Product: '<S2251>/Product2'
         *  Product: '<S2251>/Product3'
         *  Product: '<S2251>/Product4'
         *  Sum: '<S2251>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Plock_PosSensor_P_FD16_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_b ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_M ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_Plock_PosSensor_P_SNA_
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PlockFailSts_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_MC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_PlockFailSts_P_SNA_Faild'
         *  Product: '<S2252>/Product'
         *  Product: '<S2252>/Product1'
         *  Product: '<S2252>/Product2'
         *  Product: '<S2252>/Product3'
         *  Product: '<S2252>/Product4'
         *  Sum: '<S2252>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PlockFailSts_P_FD16_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_b ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_M ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_PlockFailSts_P_SNA_Fai
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPB_CpbltySpdDvVolt_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_CpbltySpdDivVolt_P_SNA_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2253>/Product'
         *  Product: '<S2253>/Product1'
         *  Product: '<S2253>/Product2'
         *  Product: '<S2253>/Product3'
         *  Product: '<S2253>/Product4'
         *  Sum: '<S2253>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_CpbltySpdDvVolt_P_FD16_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_b ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_M ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_CpbltySpdDivVolt_
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPB_DeratingFactor_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_DeratingFactor_P_SNA_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2254>/Product'
         *  Product: '<S2254>/Product1'
         *  Product: '<S2254>/Product2'
         *  Product: '<S2254>/Product3'
         *  Product: '<S2254>/Product4'
         *  Sum: '<S2254>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_DeratingFactor_P_FD16_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_b ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_M ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DeratingFactor_P_
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPB_MaxTorq_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_MaxTorq_P_SNA_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2255>/Product'
         *  Product: '<S2255>/Product1'
         *  Product: '<S2255>/Product2'
         *  Product: '<S2255>/Product3'
         *  Product: '<S2255>/Product4'
         *  Sum: '<S2255>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_MaxTorq_P_FD16_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_b ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_M ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_MaxTorq_P_SNA_Fai
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPB_MinTorq_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_MinTorq_P_SNA_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2256>/Product'
         *  Product: '<S2256>/Product1'
         *  Product: '<S2256>/Product2'
         *  Product: '<S2256>/Product3'
         *  Product: '<S2256>/Product4'
         *  Sum: '<S2256>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_MinTorq_P_FD16_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_b ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_M ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_MinTorq_P_SNA_Fai
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPB_MtrIndex_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_MtrIndex_P_SNA_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2257>/Product'
         *  Product: '<S2257>/Product1'
         *  Product: '<S2257>/Product2'
         *  Product: '<S2257>/Product3'
         *  Product: '<S2257>/Product4'
         *  Sum: '<S2257>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_MtrIndex_P_FD16_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_b ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_M ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_MtrIndex_P_SNA_Fa
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPB_MtrMaxCpbltyTrq_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_MtrMaxCpbltyTrq_P_SNA_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2258>/Product'
         *  Product: '<S2258>/Product1'
         *  Product: '<S2258>/Product2'
         *  Product: '<S2258>/Product3'
         *  Product: '<S2258>/Product4'
         *  Sum: '<S2258>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_MtrMaxCpbltyTrq_P_FD16_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_b ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_M ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_MtrMaxCpbltyTrq_P
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPB_MtrMinCpbltyTrq_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_MtrMinCpbltyTrq_P_SNA_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2259>/Product'
         *  Product: '<S2259>/Product1'
         *  Product: '<S2259>/Product2'
         *  Product: '<S2259>/Product3'
         *  Product: '<S2259>/Product4'
         *  Sum: '<S2259>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_MtrMinCpbltyTrq_P_FD16_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_b ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_M ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_MtrMinCpbltyTrq_P
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPB_RPM_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_MC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_RPM_P_SNA_Faild'
         *  Product: '<S2260>/Product'
         *  Product: '<S2260>/Product1'
         *  Product: '<S2260>/Product2'
         *  Product: '<S2260>/Product3'
         *  Product: '<S2260>/Product4'
         *  Sum: '<S2260>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_RPM_P_FD16_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_b ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_M ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_RPM_P_SNA_Faild ?
                                1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MC_MCPB_PROPULSION_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2261>/Product'
         *  Product: '<S2261>/Product1'
         *  Product: '<S2261>/Product2'
         *  Product: '<S2261>/Product4'
         *  Sum: '<S2261>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MC_MCPB_PROPULSION_FD16_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_b ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_M ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPB_3PS_Pos_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2262>/Product'
         *  Product: '<S2262>/Product1'
         *  Product: '<S2262>/Product2'
         *  Product: '<S2262>/Product4'
         *  Sum: '<S2262>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_3PS_Pos_P_FD16_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_b ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_M ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPB_SPT_Stat_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2263>/Product'
         *  Product: '<S2263>/Product1'
         *  Product: '<S2263>/Product2'
         *  Product: '<S2263>/Product4'
         *  Sum: '<S2263>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_SPT_Stat_P_FD16_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_b ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_M ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPB_TrqAchvd_AEMD_V_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2264>/Product'
         *  Product: '<S2264>/Product1'
         *  Product: '<S2264>/Product2'
         *  Product: '<S2264>/Product4'
         *  Sum: '<S2264>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_TrqAchvd_AEMD_V_P_FD16_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_b ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_M ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPB_Torque_Achved_V_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2265>/Product'
         *  Product: '<S2265>/Product1'
         *  Product: '<S2265>/Product2'
         *  Product: '<S2265>/Product4'
         *  Sum: '<S2265>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_Torque_Achved_V_P_FD16_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_b ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_M ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPB_AC_Isolati_Stat_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2266>/Product'
         *  Product: '<S2266>/Product1'
         *  Product: '<S2266>/Product2'
         *  Product: '<S2266>/Product4'
         *  Sum: '<S2266>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_AC_Isolati_Stat_P_FD16_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_b ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_M ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPB_AccelRawV_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2267>/Product'
         *  Product: '<S2267>/Product1'
         *  Product: '<S2267>/Product2'
         *  Product: '<S2267>/Product4'
         *  Sum: '<S2267>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_AccelRawV_P_FD16_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_b ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_M ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPB_Dschrge_Status_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2268>/Product'
         *  Product: '<S2268>/Product1'
         *  Product: '<S2268>/Product2'
         *  Product: '<S2268>/Product4'
         *  Sum: '<S2268>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_Dschrge_Status_P_FD16_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_b ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_M ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPB_HV_CnctrOpn_Req_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2269>/Product'
         *  Product: '<S2269>/Product1'
         *  Product: '<S2269>/Product2'
         *  Product: '<S2269>/Product4'
         *  Sum: '<S2269>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_HV_CnctrOpn_Req_P_FD16_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_b ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_M ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPB_InterlockSts_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2270>/Product'
         *  Product: '<S2270>/Product1'
         *  Product: '<S2270>/Product2'
         *  Product: '<S2270>/Product4'
         *  Sum: '<S2270>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_InterlockSts_P_FD16_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_b ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_M ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPB_Invrtr_State_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2271>/Product'
         *  Product: '<S2271>/Product1'
         *  Product: '<S2271>/Product2'
         *  Product: '<S2271>/Product4'
         *  Sum: '<S2271>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_Invrtr_State_P_FD16_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_b ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_M ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPB_RPM_V_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2272>/Product'
         *  Product: '<S2272>/Product1'
         *  Product: '<S2272>/Product2'
         *  Product: '<S2272>/Product4'
         *  Sum: '<S2272>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_RPM_V_P_FD16_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_b ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_M ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MCPB_Spd_Lim_P_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild'
         *  DataStoreRead: '<S2242>/VeSR1N_b_MCPB_PROPULSION_FD16_MC_Faild'
         *  Product: '<S2273>/Product'
         *  Product: '<S2273>/Product1'
         *  Product: '<S2273>/Product2'
         *  Product: '<S2273>/Product4'
         *  Sum: '<S2273>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MCPB_Spd_Lim_P_FD16_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_b ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_M ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_j ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S2262>/Unit Delay' incorporates:
         *  Switch: '<S2262>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_if4 = rtb_Switch5_o;

        /* Update for UnitDelay: '<S2261>/Unit Delay' incorporates:
         *  Switch: '<S2261>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kda = rtb_Switch5_cb;

        /* Update for UnitDelay: '<S2270>/Unit Delay' incorporates:
         *  Switch: '<S2270>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jj = rtb_Switch5_d2;

        /* Update for UnitDelay: '<S2271>/Unit Delay' incorporates:
         *  Switch: '<S2271>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fvw = rtb_Switch5_d;

        /* Update for UnitDelay: '<S2255>/Unit Delay' incorporates:
         *  Switch: '<S2255>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_or = rtb_Switch5_a;

        /* Update for UnitDelay: '<S2256>/Unit Delay' incorporates:
         *  Switch: '<S2256>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dl = rtb_Switch5_ov;

        /* Update for UnitDelay: '<S2257>/Unit Delay' incorporates:
         *  Switch: '<S2257>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dt = rtb_Switch5_ay;

        /* Update for UnitDelay: '<S2258>/Unit Delay' incorporates:
         *  Switch: '<S2258>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cw = rtb_Switch5_kp;

        /* Update for UnitDelay: '<S2259>/Unit Delay' incorporates:
         *  Switch: '<S2259>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jnd = rtb_Switch5_mc;

        /* Update for UnitDelay: '<S2260>/Unit Delay' incorporates:
         *  Switch: '<S2260>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lse = rtb_Switch5_gf;

        /* Update for UnitDelay: '<S2272>/Unit Delay' incorporates:
         *  Switch: '<S2272>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_he = rtb_Switch5_ot;

        /* Update for UnitDelay: '<S2273>/Unit Delay' incorporates:
         *  Switch: '<S2273>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_by = rtb_Switch5_ka;

        /* Update for UnitDelay: '<S2243>/Unit Delay' incorporates:
         *  Switch: '<S2243>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_p1f = rtb_Switch5_bdm;

        /* Update for UnitDelay: '<S2263>/Unit Delay' incorporates:
         *  Switch: '<S2263>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cni = rtb_Switch5_gjo;

        /* Update for UnitDelay: '<S2245>/Unit Delay' incorporates:
         *  Switch: '<S2245>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cdw = rtb_Switch5_gw;

        /* Update for UnitDelay: '<S2246>/Unit Delay' incorporates:
         *  Switch: '<S2246>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fs = rtb_Switch5_hh;

        /* Update for UnitDelay: '<S2264>/Unit Delay' incorporates:
         *  Switch: '<S2264>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_c4 = rtb_Switch5_j4;

        /* Update for UnitDelay: '<S2247>/Unit Delay' incorporates:
         *  Switch: '<S2247>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_en = rtb_Switch5_h;

        /* Update for UnitDelay: '<S2265>/Unit Delay' incorporates:
         *  Switch: '<S2265>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_om = rtb_Switch5_b0;

        /* Update for UnitDelay: '<S2248>/Unit Delay' incorporates:
         *  Switch: '<S2248>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mflq = rtb_Switch5_ds;

        /* Update for UnitDelay: '<S2249>/Unit Delay' incorporates:
         *  Switch: '<S2249>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pne = rtb_Switch5_or;

        /* Update for UnitDelay: '<S2250>/Unit Delay' incorporates:
         *  Switch: '<S2250>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f0f = rtb_Switch5_ga;

        /* Update for UnitDelay: '<S2251>/Unit Delay' incorporates:
         *  Switch: '<S2251>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_b3 = rtb_Switch5_iw;

        /* Update for UnitDelay: '<S2266>/Unit Delay' incorporates:
         *  Switch: '<S2266>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_iqn = rtb_Switch5_j1;

        /* Update for UnitDelay: '<S2252>/Unit Delay' incorporates:
         *  Switch: '<S2252>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mia = rtb_Switch5_p2h;

        /* Update for UnitDelay: '<S2244>/Unit Delay' incorporates:
         *  Switch: '<S2244>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_o3 = rtb_Switch5_o5;

        /* Update for UnitDelay: '<S2267>/Unit Delay' incorporates:
         *  Switch: '<S2267>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pqt = rtb_Switch5_gn;

        /* Update for UnitDelay: '<S2253>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_a1 = rtb_Switch5_f;

        /* Update for UnitDelay: '<S2254>/Unit Delay' incorporates:
         *  Switch: '<S2254>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fv4 = rtb_Switch5_nfv;

        /* Update for UnitDelay: '<S2268>/Unit Delay' incorporates:
         *  Switch: '<S2268>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kto = rtb_Switch5_ek;

        /* Update for UnitDelay: '<S2269>/Unit Delay' incorporates:
         *  Switch: '<S2269>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ci = rtb_Switch5_e4;
    }

    /* End of Logic: '<S2222>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S2222>/MCPB_PROPULSION_FD16_Time' */

    /* Merge: '<S69>/SR1N_b_MCPB_PROPULSION_FD16_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2222>/VeSR1N_b_MCPB_PROPULSION_FD16_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_MCPB_PROPULSION_FD16_Time_VeSR1N_b_MCPB_PROPULSION_FD16_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_jk);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_MCPB_PROPULSION_FD16_Pkt' */
}

/* Model step function for TID69 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_OBD_CONTENT_FRAME_FD11_Time(void)
                          /* Explicit Task: TESR1B_OBD_CONTENT_FRAME_FD11_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_OBD_CONTENT_FRAM_k;
    uint16 rtb_Switch5_o;
    uint8 rtb_Switch5_cp;
    uint8 rtb_Switch5_cs;
    uint8 rtb_Switch5_jd;
    uint8 rtb_Switch5_on;
    boolean rtb_TmpSignalConversionAtVeSR_d;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_OBD_CONTENT_FRAME_FD11_Pkt' incorporates:
     *  SubSystem: '<S70>/OBD_CONTENT_FRAME_FD11_Time'
     */
    /* SignalConversion generated from: '<S2276>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S70>/SR1N_b_OBD_CONTENT_FRAME_FD11_NewEvent_merge'
     */
    rtb_VeSR1N_b_OBD_CONTENT_FRAM_k =
        Rte_IrvRead_SR1B_OBD_CONTENT_FRAME_FD11_Time_VeSR1N_b_OBD_CONTENT_FRAME_FD11_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S2276>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S70>/SR1N_b_OBD_CONTENT_FRAME_FD11_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_d =
        Rte_IrvRead_SR1B_OBD_CONTENT_FRAME_FD11_Time_VeSR1N_b_OBD_CONTENT_FRAME_FD11_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S2276>/OBD_CONTENT_FRAME_FD11_Time' incorporates:
     *  EnablePort: '<S2296>/Enable'
     */
    /* Logic: '<S2276>/Logical Operator1' incorporates:
     *  Constant: '<S2295>/Calib'
     */
    if (rtb_VeSR1N_b_OBD_CONTENT_FRAM_k && (KeSR1B_b_OBD_CONTENT_FRAME_FD11_Enbl))
    {
        /* Gain: '<S2296>/Gain2' incorporates:
         *  Constant: '<S2296>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_jb = false;

        /* Switch: '<S2297>/Switch5' incorporates:
         *  DataStoreRead: '<S2296>/VeSR1N_b_EngOffTmPT_SNA_Faild'
         *  DataStoreRead: '<S2296>/VeSR1N_b_OBD_CONTENT_FRAME_FD11_CRC_Failg'
         *  DataStoreRead: '<S2296>/VeSR1N_b_OBD_CONTENT_FRAME_FD11_E2E_Faild'
         *  Logic: '<S2297>/Logical Operator'
         */
        if (((SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD11) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_o)) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_EngOffTmPT_SNA_Faild))
        {
            /* Switch: '<S2297>/Switch5' incorporates:
             *  UnitDelay: '<S2297>/Unit Delay'
             */
            rtb_Switch5_o = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_izo;
        }
        else
        {
            /* Switch: '<S2297>/Switch5' incorporates:
             *  DataStoreRead: '<S2296>/DataStore_VeSR1N_tmn_EngOffTmPT'
             */
            rtb_Switch5_o = SR1B_BLUEN_ac_DW.VeSR1N_tmn_EngOffTmPT;
        }

        /* End of Switch: '<S2297>/Switch5' */

        /* Outport: '<Root>/VeSR1B_tmn_EngOffTmPT' incorporates:
         *  DataTypeConversion: '<S2296>/Data Type Conversion'
         *  Switch: '<S2297>/Switch5'
         */
        (void)Rte_Write_VeSR1B_tmn_EngOffTmPT_Value(((float32)rtb_Switch5_o) *
            0.5F);

        /* Switch: '<S2298>/Switch5' incorporates:
         *  DataStoreRead: '<S2296>/VeSR1N_b_OBD_CONTENT_FRAME_FD11_CRC_Failg'
         *  DataStoreRead: '<S2296>/VeSR1N_b_OBD_CONTENT_FRAME_FD11_E2E_Faild'
         *  Logic: '<S2298>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD11) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_o))
        {
            /* Switch: '<S2298>/Switch5' incorporates:
             *  UnitDelay: '<S2298>/Unit Delay'
             */
            rtb_Switch5_jd = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nl0;
        }
        else
        {
            /* Switch: '<S2298>/Switch5' incorporates:
             *  DataStoreRead: '<S2296>/VeSR1N_Pct_EngLoad_OBD_ePT'
             */
            rtb_Switch5_jd = SR1B_BLUEN_ac_DW.VeSR1N_Pct_EngLoad_OBD_ePT;
        }

        /* End of Switch: '<S2298>/Switch5' */

        /* Outport: '<Root>/VeSR1B_Pct_EngLoad_OBD_ePT' incorporates:
         *  DataTypeConversion: '<S2296>/Data Type Conversion1'
         *  Switch: '<S2298>/Switch5'
         */
        (void)Rte_Write_VeSR1B_Pct_EngLoad_OBD_ePT_Value(((float32)
            rtb_Switch5_jd) * 0.3922F);

        /* Switch: '<S2299>/Switch5' incorporates:
         *  DataStoreRead: '<S2296>/VeSR1N_b_OBD_CONTENT_FRAME_FD11_CRC_Failg'
         *  DataStoreRead: '<S2296>/VeSR1N_b_OBD_CONTENT_FRAME_FD11_E2E_Faild'
         *  Logic: '<S2299>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD11) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_o))
        {
            /* Switch: '<S2299>/Switch5' incorporates:
             *  UnitDelay: '<S2299>/Unit Delay'
             */
            rtb_Switch5_on = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_p3;
        }
        else
        {
            /* Switch: '<S2299>/Switch5' incorporates:
             *  DataStoreRead: '<S2296>/DataStore_VeSR1N_b_EngOffTmPTV'
             */
            rtb_Switch5_on = SR1B_BLUEN_ac_DW.VeSR1N_b_EngOffTmPTV;
        }

        /* End of Switch: '<S2299>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_EngOffTmPTV' incorporates:
         *  DataTypeConversion: '<S2296>/Data Type Conversion2'
         *  Switch: '<S2299>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_EngOffTmPTV_Value(((sint32)rtb_Switch5_on) != 0);

        /* Switch: '<S2300>/Switch5' incorporates:
         *  DataStoreRead: '<S2296>/VeSR1N_b_OBD_CONTENT_FRAME_FD11_CRC_Failg'
         *  DataStoreRead: '<S2296>/VeSR1N_b_OBD_CONTENT_FRAME_FD11_E2E_Faild'
         *  Logic: '<S2300>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD11) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_o))
        {
            /* Switch: '<S2300>/Switch5' incorporates:
             *  UnitDelay: '<S2300>/Unit Delay'
             */
            rtb_Switch5_cp = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_exc;
        }
        else
        {
            /* Switch: '<S2300>/Switch5' incorporates:
             *  DataStoreRead: '<S2296>/DataStore_VeSR1N_T_OAT_PT_Est_FD11'
             */
            rtb_Switch5_cp = SR1B_BLUEN_ac_DW.VeSR1N_T_OAT_PT_Est_FD11;
        }

        /* End of Switch: '<S2300>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_OAT_PT_Est_FD11' incorporates:
         *  DataTypeConversion: '<S2296>/Data Type Conversion3'
         *  Switch: '<S2300>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_OAT_PT_Est_FD11_Value(((float32)rtb_Switch5_cp)
            - 64.0F);

        /* Switch: '<S2301>/Switch5' incorporates:
         *  DataStoreRead: '<S2296>/VeSR1N_b_OBD_CONTENT_FRAME_FD11_CRC_Failg'
         *  DataStoreRead: '<S2296>/VeSR1N_b_OBD_CONTENT_FRAME_FD11_E2E_Faild'
         *  Logic: '<S2301>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD11) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_o))
        {
            /* Switch: '<S2301>/Switch5' incorporates:
             *  UnitDelay: '<S2301>/Unit Delay'
             */
            rtb_Switch5_cs = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l2d;
        }
        else
        {
            /* Switch: '<S2301>/Switch5' incorporates:
             *  DataStoreRead: '<S2296>/DataStore_VeSR1N_b_OAT_PT_EstV_FD11'
             */
            rtb_Switch5_cs = SR1B_BLUEN_ac_DW.VeSR1N_b_OAT_PT_EstV_FD11;
        }

        /* End of Switch: '<S2301>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_OAT_PT_EstV_FD11' incorporates:
         *  DataTypeConversion: '<S2296>/Data Type Conversion4'
         *  Switch: '<S2301>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_OAT_PT_EstV_FD11_Value(((sint32)rtb_Switch5_cs)
            != 0);

        /* Outport: '<Root>/VeSR1B_y_EngOffTmPT_SigSts' incorporates:
         *  DataStoreRead: '<S2296>/VeSR1N_b_EngOffTmPT_SNA_Faild'
         *  DataStoreRead: '<S2296>/VeSR1N_b_OBD_CONTENT_FRAME_FD11_CRC_Faild'
         *  DataStoreRead: '<S2296>/VeSR1N_b_OBD_CONTENT_FRAME_FD11_E2E_Faild'
         *  DataStoreRead: '<S2296>/VeSR1N_b_OBD_CONTENT_FRAME_FD11_MC_Faild'
         *  Product: '<S2297>/Product'
         *  Product: '<S2297>/Product1'
         *  Product: '<S2297>/Product2'
         *  Product: '<S2297>/Product3'
         *  Product: '<S2297>/Product4'
         *  Sum: '<S2297>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngOffTmPT_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_f ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_d
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_EngOffTmPT_SNA_Faild ? 1 : 0) *
                      8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_o ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EngLoad_OBD_ePT_SigSts' incorporates:
         *  DataStoreRead: '<S2296>/VeSR1N_b_OBD_CONTENT_FRAME_FD11_CRC_Faild'
         *  DataStoreRead: '<S2296>/VeSR1N_b_OBD_CONTENT_FRAME_FD11_E2E_Faild'
         *  DataStoreRead: '<S2296>/VeSR1N_b_OBD_CONTENT_FRAME_FD11_MC_Faild'
         *  Product: '<S2298>/Product'
         *  Product: '<S2298>/Product1'
         *  Product: '<S2298>/Product2'
         *  Product: '<S2298>/Product4'
         *  Sum: '<S2298>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngLoad_OBD_ePT_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_f ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_d
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_o ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EngOffTmPTV_SigSts' incorporates:
         *  DataStoreRead: '<S2296>/VeSR1N_b_OBD_CONTENT_FRAME_FD11_CRC_Faild'
         *  DataStoreRead: '<S2296>/VeSR1N_b_OBD_CONTENT_FRAME_FD11_E2E_Faild'
         *  DataStoreRead: '<S2296>/VeSR1N_b_OBD_CONTENT_FRAME_FD11_MC_Faild'
         *  Product: '<S2299>/Product'
         *  Product: '<S2299>/Product1'
         *  Product: '<S2299>/Product2'
         *  Product: '<S2299>/Product4'
         *  Sum: '<S2299>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngOffTmPTV_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_f ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_d
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_o ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_OAT_PT_Est_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2296>/VeSR1N_b_OBD_CONTENT_FRAME_FD11_CRC_Faild'
         *  DataStoreRead: '<S2296>/VeSR1N_b_OBD_CONTENT_FRAME_FD11_E2E_Faild'
         *  DataStoreRead: '<S2296>/VeSR1N_b_OBD_CONTENT_FRAME_FD11_MC_Faild'
         *  Product: '<S2300>/Product'
         *  Product: '<S2300>/Product1'
         *  Product: '<S2300>/Product2'
         *  Product: '<S2300>/Product4'
         *  Sum: '<S2300>/Add'
         */
        (void)Rte_Write_VeSR1B_y_OAT_PT_Est_FD11_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_f ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_d
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_o ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_OAT_PT_EstV_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2296>/VeSR1N_b_OBD_CONTENT_FRAME_FD11_CRC_Faild'
         *  DataStoreRead: '<S2296>/VeSR1N_b_OBD_CONTENT_FRAME_FD11_E2E_Faild'
         *  DataStoreRead: '<S2296>/VeSR1N_b_OBD_CONTENT_FRAME_FD11_MC_Faild'
         *  Product: '<S2301>/Product'
         *  Product: '<S2301>/Product1'
         *  Product: '<S2301>/Product2'
         *  Product: '<S2301>/Product4'
         *  Sum: '<S2301>/Add'
         */
        (void)Rte_Write_VeSR1B_y_OAT_PT_EstV_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_f ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_d ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_o ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S2297>/Unit Delay' incorporates:
         *  Switch: '<S2297>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_izo = rtb_Switch5_o;

        /* Update for UnitDelay: '<S2298>/Unit Delay' incorporates:
         *  Switch: '<S2298>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nl0 = rtb_Switch5_jd;

        /* Update for UnitDelay: '<S2299>/Unit Delay' incorporates:
         *  Switch: '<S2299>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_p3 = rtb_Switch5_on;

        /* Update for UnitDelay: '<S2300>/Unit Delay' incorporates:
         *  Switch: '<S2300>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_exc = rtb_Switch5_cp;

        /* Update for UnitDelay: '<S2301>/Unit Delay' incorporates:
         *  Switch: '<S2301>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l2d = rtb_Switch5_cs;
    }

    /* End of Logic: '<S2276>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S2276>/OBD_CONTENT_FRAME_FD11_Time' */

    /* Merge: '<S70>/SR1N_b_OBD_CONTENT_FRAME_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2276>/VeSR1N_b_OBD_CONTENT_FRAME_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_OBD_CONTENT_FRAME_FD11_Time_VeSR1N_b_OBD_CONTENT_FRAME_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_jb);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_OBD_CONTENT_FRAME_FD11_Pkt' */
}

/* Model step function for TID70 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_OBD_CONTENT_FRAME_FD3_Time(void)
                           /* Explicit Task: TESR1B_OBD_CONTENT_FRAME_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_OBD_CONTENT_FRAME_;
    uint8 rtb_Switch5_a;
    uint8 rtb_Switch5_d;
    uint8 rtb_Switch5_df;
    uint8 rtb_Switch5_f;
    uint8 rtb_Switch5_jx;
    uint8 rtb_Switch5_p3;
    uint8 rtb_Switch5_pd;
    boolean rtb_TmpSignalConversionAtVeSR_i;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_OBD_CONTENT_FRAME_FD3_Pkt' incorporates:
     *  SubSystem: '<S71>/OBD_CONTENT_FRAME_FD3_Time'
     */
    /* SignalConversion generated from: '<S2304>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S71>/SR1N_b_OBD_CONTENT_FRAME_FD3_NewEvent_merge'
     */
    rtb_VeSR1N_b_OBD_CONTENT_FRAME_ =
        Rte_IrvRead_SR1B_OBD_CONTENT_FRAME_FD3_Time_VeSR1N_b_OBD_CONTENT_FRAME_FD3_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S2304>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S71>/SR1N_b_OBD_CONTENT_FRAME_FD3_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_i =
        Rte_IrvRead_SR1B_OBD_CONTENT_FRAME_FD3_Time_VeSR1N_b_OBD_CONTENT_FRAME_FD3_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S2304>/OBD_CONTENT_FRAME_FD3_Time' incorporates:
     *  EnablePort: '<S2324>/Enable'
     */
    /* Logic: '<S2304>/Logical Operator1' incorporates:
     *  Constant: '<S2323>/Calib'
     */
    if (rtb_VeSR1N_b_OBD_CONTENT_FRAME_ && (KeSR1B_b_OBD_CONTENT_FRAME_FD3_Enbl))
    {
        /* Gain: '<S2324>/Gain2' incorporates:
         *  Constant: '<S2324>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_g = false;

        /* Switch: '<S2328>/Switch5' incorporates:
         *  DataStoreRead: '<S2324>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_CRC_Failg'
         *  DataStoreRead: '<S2324>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_E2E_Faild'
         *  Logic: '<S2328>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD3_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_j))
        {
            /* Switch: '<S2328>/Switch5' incorporates:
             *  UnitDelay: '<S2328>/Unit Delay'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nm;
        }
        else
        {
            /* Switch: '<S2328>/Switch5' incorporates:
             *  DataStoreRead: '<S2324>/DataStore_VeSR1N_b_BarPrsAbsV'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.VeSR1N_b_BarPrsAbsV;
        }

        /* End of Switch: '<S2328>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_BarPrsAbsV' incorporates:
         *  DataTypeConversion: '<S2324>/Data Type Conversion'
         *  Switch: '<S2328>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_BarPrsAbsV_Value(((sint32)rtb_Switch5_d) != 0);

        /* Switch: '<S2327>/Switch5' incorporates:
         *  DataStoreRead: '<S2324>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_CRC_Failg'
         *  DataStoreRead: '<S2324>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_E2E_Faild'
         *  Logic: '<S2327>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD3_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_j))
        {
            /* Switch: '<S2327>/Switch5' incorporates:
             *  UnitDelay: '<S2327>/Unit Delay'
             */
            rtb_Switch5_df = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_d1u;
        }
        else
        {
            /* Switch: '<S2327>/Switch5' incorporates:
             *  DataStoreRead: '<S2324>/VeSR1N_p_BarPrsAbs_FD3'
             */
            rtb_Switch5_df = SR1B_BLUEN_ac_DW.VeSR1N_p_BarPrsAbs_FD3;
        }

        /* End of Switch: '<S2327>/Switch5' */

        /* Outport: '<Root>/VeSR1B_p_BarPrsAbs_FD3' incorporates:
         *  DataTypeConversion: '<S2324>/Data Type Conversion1'
         *  Switch: '<S2327>/Switch5'
         */
        (void)Rte_Write_VeSR1B_p_BarPrsAbs_FD3_Value(((float32)rtb_Switch5_df) *
            0.5F);

        /* Logic: '<S2325>/Logical Operator' incorporates:
         *  DataStoreRead: '<S2324>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_CRC_Failg'
         *  DataStoreRead: '<S2324>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_E2E_Faild'
         *  Logic: '<S2326>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD3_) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_j));

        /* Switch: '<S2325>/Switch5' incorporates:
         *  DataStoreRead: '<S2324>/VeSR1N_b_EngIntAirTmp_SNA_Faild'
         *  Logic: '<S2325>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_EngIntAirTmp_SNA_Faild))
        {
            /* Switch: '<S2325>/Switch5' incorporates:
             *  UnitDelay: '<S2325>/Unit Delay'
             */
            rtb_Switch5_pd = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_djz;
        }
        else
        {
            /* Switch: '<S2325>/Switch5' incorporates:
             *  DataStoreRead: '<S2324>/DataStore_VeSR1N_T_EngIntAirTmp_FD3'
             */
            rtb_Switch5_pd = SR1B_BLUEN_ac_DW.VeSR1N_T_EngIntAirTmp_FD3;
        }

        /* End of Switch: '<S2325>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_EngIntAirTmp_FD3' incorporates:
         *  DataTypeConversion: '<S2324>/Data Type Conversion2'
         *  Switch: '<S2325>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_EngIntAirTmp_FD3_Value(((float32)rtb_Switch5_pd)
            - 40.0F);

        /* Switch: '<S2329>/Switch5' incorporates:
         *  DataStoreRead: '<S2324>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_CRC_Failg'
         *  DataStoreRead: '<S2324>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_E2E_Faild'
         *  Logic: '<S2329>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD3_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_j))
        {
            /* Switch: '<S2329>/Switch5' incorporates:
             *  UnitDelay: '<S2329>/Unit Delay'
             */
            rtb_Switch5_a = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_iig;
        }
        else
        {
            /* Switch: '<S2329>/Switch5' incorporates:
             *  DataStoreRead: '<S2324>/DataStore_VeSR1N_b_EngIntAirTmpV'
             */
            rtb_Switch5_a = SR1B_BLUEN_ac_DW.VeSR1N_b_EngIntAirTmpV;
        }

        /* End of Switch: '<S2329>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_EngIntAirTmpV' incorporates:
         *  DataTypeConversion: '<S2324>/Data Type Conversion3'
         *  Switch: '<S2329>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_EngIntAirTmpV_Value(((sint32)rtb_Switch5_a) !=
            0);

        /* Switch: '<S2326>/Switch5' incorporates:
         *  DataStoreRead: '<S2324>/VeSR1N_b_EstCatCnvTmp_SNA_Faild'
         *  Logic: '<S2326>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_EstCatCnvTmp_SNA_Faild))
        {
            /* Switch: '<S2326>/Switch5' incorporates:
             *  UnitDelay: '<S2326>/Unit Delay'
             */
            rtb_Switch5_p3 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ddz;
        }
        else
        {
            /* Switch: '<S2326>/Switch5' incorporates:
             *  DataStoreRead: '<S2324>/DataStore_VeSR1N_T_EstCatCnvTmp'
             */
            rtb_Switch5_p3 = SR1B_BLUEN_ac_DW.VeSR1N_T_EstCatCnvTmp;
        }

        /* End of Switch: '<S2326>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_EstCatCnvTmp' incorporates:
         *  DataTypeConversion: '<S2324>/Data Type Conversion4'
         *  Switch: '<S2326>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_EstCatCnvTmp_Value(((float32)rtb_Switch5_p3) *
            5.0F);

        /* Switch: '<S2330>/Switch5' incorporates:
         *  DataStoreRead: '<S2324>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_CRC_Failg'
         *  DataStoreRead: '<S2324>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_E2E_Faild'
         *  Logic: '<S2330>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD3_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_j))
        {
            /* Switch: '<S2330>/Switch5' incorporates:
             *  UnitDelay: '<S2330>/Unit Delay'
             */
            rtb_Switch5_f = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_avg;
        }
        else
        {
            /* Switch: '<S2330>/Switch5' incorporates:
             *  DataStoreRead: '<S2324>/DataStore_VeSR1N_T_OAT_PT_Est_FD3'
             */
            rtb_Switch5_f = SR1B_BLUEN_ac_DW.VeSR1N_T_OAT_PT_Est_FD3;
        }

        /* End of Switch: '<S2330>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_OAT_PT_Est_FD3' incorporates:
         *  DataTypeConversion: '<S2324>/Data Type Conversion5'
         *  Switch: '<S2330>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_OAT_PT_Est_FD3_Value(((float32)rtb_Switch5_f) -
            64.0F);

        /* Switch: '<S2331>/Switch5' incorporates:
         *  DataStoreRead: '<S2324>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_CRC_Failg'
         *  DataStoreRead: '<S2324>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_E2E_Faild'
         *  Logic: '<S2331>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD3_) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_j))
        {
            /* Switch: '<S2331>/Switch5' incorporates:
             *  UnitDelay: '<S2331>/Unit Delay'
             */
            rtb_Switch5_jx = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kv;
        }
        else
        {
            /* Switch: '<S2331>/Switch5' incorporates:
             *  DataStoreRead: '<S2324>/DataStore_VeSR1N_b_OAT_PT_EstV_FD3'
             */
            rtb_Switch5_jx = SR1B_BLUEN_ac_DW.VeSR1N_b_OAT_PT_EstV_FD3;
        }

        /* End of Switch: '<S2331>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_OAT_PT_EstV_FD3' incorporates:
         *  DataTypeConversion: '<S2324>/Data Type Conversion6'
         *  Switch: '<S2331>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_OAT_PT_EstV_FD3_Value(((sint32)rtb_Switch5_jx)
            != 0);

        /* Outport: '<Root>/VeSR1B_y_EngIntAirTmp_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S2324>/VeSR1N_b_EngIntAirTmp_SNA_Faild'
         *  DataStoreRead: '<S2324>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_CRC_Faild'
         *  DataStoreRead: '<S2324>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_E2E_Faild'
         *  DataStoreRead: '<S2324>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_MC_Faild'
         *  Product: '<S2325>/Product'
         *  Product: '<S2325>/Product1'
         *  Product: '<S2325>/Product2'
         *  Product: '<S2325>/Product3'
         *  Product: '<S2325>/Product4'
         *  Sum: '<S2325>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngIntAirTmp_FD3_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_b ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_F_fb ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_EngIntAirTmp_SNA_Faild
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_j ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EstCatCnvTmp_SigSts' incorporates:
         *  DataStoreRead: '<S2324>/VeSR1N_b_EstCatCnvTmp_SNA_Faild'
         *  DataStoreRead: '<S2324>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_CRC_Faild'
         *  DataStoreRead: '<S2324>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_E2E_Faild'
         *  DataStoreRead: '<S2324>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_MC_Faild'
         *  Product: '<S2326>/Product'
         *  Product: '<S2326>/Product1'
         *  Product: '<S2326>/Product2'
         *  Product: '<S2326>/Product3'
         *  Product: '<S2326>/Product4'
         *  Sum: '<S2326>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EstCatCnvTmp_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_b ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_F_fb
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_EstCatCnvTmp_SNA_Faild ? 1 : 0)
                      * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_j ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BarPrsAbs_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S2324>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_CRC_Faild'
         *  DataStoreRead: '<S2324>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_E2E_Faild'
         *  DataStoreRead: '<S2324>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_MC_Faild'
         *  Product: '<S2327>/Product'
         *  Product: '<S2327>/Product1'
         *  Product: '<S2327>/Product2'
         *  Product: '<S2327>/Product4'
         *  Sum: '<S2327>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BarPrsAbs_FD3_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_b ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_F_fb
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_j ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BarPrsAbsV_SigSts' incorporates:
         *  DataStoreRead: '<S2324>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_CRC_Faild'
         *  DataStoreRead: '<S2324>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_E2E_Faild'
         *  DataStoreRead: '<S2324>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_MC_Faild'
         *  Product: '<S2328>/Product'
         *  Product: '<S2328>/Product1'
         *  Product: '<S2328>/Product2'
         *  Product: '<S2328>/Product4'
         *  Sum: '<S2328>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BarPrsAbsV_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_b ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_F_fb
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_j ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_EngIntAirTmpV_SigSts' incorporates:
         *  DataStoreRead: '<S2324>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_CRC_Faild'
         *  DataStoreRead: '<S2324>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_E2E_Faild'
         *  DataStoreRead: '<S2324>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_MC_Faild'
         *  Product: '<S2329>/Product'
         *  Product: '<S2329>/Product1'
         *  Product: '<S2329>/Product2'
         *  Product: '<S2329>/Product4'
         *  Sum: '<S2329>/Add'
         */
        (void)Rte_Write_VeSR1B_y_EngIntAirTmpV_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_b ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_F_fb
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_j ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_OAT_PT_Est_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S2324>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_CRC_Faild'
         *  DataStoreRead: '<S2324>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_E2E_Faild'
         *  DataStoreRead: '<S2324>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_MC_Faild'
         *  Product: '<S2330>/Product'
         *  Product: '<S2330>/Product1'
         *  Product: '<S2330>/Product2'
         *  Product: '<S2330>/Product4'
         *  Sum: '<S2330>/Add'
         */
        (void)Rte_Write_VeSR1B_y_OAT_PT_Est_FD3_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_b ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_F_fb
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_j ? 1 : 0)
                      * 16)))));

        /* Outport: '<Root>/VeSR1B_y_OAT_PT_EstV_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S2324>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_CRC_Faild'
         *  DataStoreRead: '<S2324>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_E2E_Faild'
         *  DataStoreRead: '<S2324>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_MC_Faild'
         *  Product: '<S2331>/Product'
         *  Product: '<S2331>/Product1'
         *  Product: '<S2331>/Product2'
         *  Product: '<S2331>/Product4'
         *  Sum: '<S2331>/Add'
         */
        (void)Rte_Write_VeSR1B_y_OAT_PT_EstV_FD3_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_b ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_F_fb
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_j ? 1 : 0)
                      * 16)))));

        /* Update for UnitDelay: '<S2328>/Unit Delay' incorporates:
         *  Switch: '<S2328>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nm = rtb_Switch5_d;

        /* Update for UnitDelay: '<S2327>/Unit Delay' incorporates:
         *  Switch: '<S2327>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_d1u = rtb_Switch5_df;

        /* Update for UnitDelay: '<S2325>/Unit Delay' incorporates:
         *  Switch: '<S2325>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_djz = rtb_Switch5_pd;

        /* Update for UnitDelay: '<S2329>/Unit Delay' incorporates:
         *  Switch: '<S2329>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_iig = rtb_Switch5_a;

        /* Update for UnitDelay: '<S2326>/Unit Delay' incorporates:
         *  Switch: '<S2326>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ddz = rtb_Switch5_p3;

        /* Update for UnitDelay: '<S2330>/Unit Delay' incorporates:
         *  Switch: '<S2330>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_avg = rtb_Switch5_f;

        /* Update for UnitDelay: '<S2331>/Unit Delay' incorporates:
         *  Switch: '<S2331>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kv = rtb_Switch5_jx;
    }

    /* End of Logic: '<S2304>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S2304>/OBD_CONTENT_FRAME_FD3_Time' */

    /* Merge: '<S71>/SR1N_b_OBD_CONTENT_FRAME_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2304>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_OBD_CONTENT_FRAME_FD3_Time_VeSR1N_b_OBD_CONTENT_FRAME_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_g);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_OBD_CONTENT_FRAME_FD3_Pkt' */
}

/* Model step function for TID71 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_ORC_FD_1_FD3_Time(void)
                                    /* Explicit Task: TESR1B_ORC_FD_1_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_ORC_FD_1_FD3_NewEv;
    uint8 rtb_Switch5_du;
    uint8 rtb_Switch5_hv;
    boolean rtb_TmpSignalConversionAtVeSR_a;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_ORC_FD_1_FD3_Pkt' incorporates:
     *  SubSystem: '<S72>/ORC_FD_1_FD3_Time'
     */
    /* SignalConversion generated from: '<S2334>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S72>/SR1N_b_ORC_FD_1_FD3_NewEvent_merge'
     */
    rtb_VeSR1N_b_ORC_FD_1_FD3_NewEv =
        Rte_IrvRead_SR1B_ORC_FD_1_FD3_Time_VeSR1N_b_ORC_FD_1_FD3_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S2334>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S72>/SR1N_b_ORC_FD_1_FD3_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_a =
        Rte_IrvRead_SR1B_ORC_FD_1_FD3_Time_VeSR1N_b_ORC_FD_1_FD3_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S2334>/ORC_FD_1_FD3_Time' incorporates:
     *  EnablePort: '<S2354>/Enable'
     */
    /* Logic: '<S2334>/Logical Operator1' incorporates:
     *  Constant: '<S2353>/Calib'
     */
    if (rtb_VeSR1N_b_ORC_FD_1_FD3_NewEv && (KeSR1B_b_ORC_FD_1_FD3_Enbl))
    {
        /* Gain: '<S2354>/Gain2' incorporates:
         *  Constant: '<S2354>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_n = false;

        /* Logic: '<S2355>/Logical Operator' incorporates:
         *  DataStoreRead: '<S2354>/VeSR1N_b_ORC_FD_1_FD3_CRC_Failg'
         *  DataStoreRead: '<S2354>/VeSR1N_b_ORC_FD_1_FD3_E2E_Faild'
         *  Logic: '<S2356>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_1_FD3_CRC_Failg) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_1_FD3_E2E_Faild));

        /* Switch: '<S2355>/Switch5' incorporates:
         *  DataStoreRead: '<S2354>/VeSR1N_b_SBR1RowDriverSeatSts_SNA_Faild'
         *  Logic: '<S2355>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_SBR1RowDriverSeatSts_S))
        {
            /* Switch: '<S2355>/Switch5' incorporates:
             *  UnitDelay: '<S2355>/Unit Delay'
             */
            rtb_Switch5_du = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fp;
        }
        else
        {
            /* Switch: '<S2355>/Switch5' incorporates:
             *  DataStoreRead: '<S2354>/DataStore_VeSR1N_y_SBR1RowDrvrSeatSts_FD3'
             */
            rtb_Switch5_du = SR1B_BLUEN_ac_DW.VeSR1N_y_SBR1RowDrvrSeatSts_FD3;
        }

        /* End of Switch: '<S2355>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_SBR1RowDrvrSeatSts_FD3' incorporates:
         *  DataTypeConversion: '<S2354>/Data Type Conversion'
         *  Switch: '<S2355>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_SBR1RowDrvrSeatSts_FD3_Value(rtb_Switch5_du);

        /* Switch: '<S2356>/Switch5' incorporates:
         *  DataStoreRead: '<S2354>/VeSR1N_b_SBR1RowCentralSeatSts_SNA_Faild'
         *  Logic: '<S2356>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_SBR1RowCentralSeatSts_))
        {
            /* Switch: '<S2356>/Switch5' incorporates:
             *  UnitDelay: '<S2356>/Unit Delay'
             */
            rtb_Switch5_hv = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_db;
        }
        else
        {
            /* Switch: '<S2356>/Switch5' incorporates:
             *  DataStoreRead: '<S2354>/VeSR1N_y_SBR1RowCentralSeatSts'
             */
            rtb_Switch5_hv = SR1B_BLUEN_ac_DW.VeSR1N_y_SBR1RowCentralSeatSts;
        }

        /* End of Switch: '<S2356>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_SBR1RowCentralSeatSts' incorporates:
         *  DataTypeConversion: '<S2354>/Data Type Conversion1'
         *  Switch: '<S2356>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_SBR1RowCentralSeatSts_Value(rtb_Switch5_hv);

        /* Outport: '<Root>/VeSR1B_y_SBR1RowDrvrSeatSts_FD3_SigSts' incorporates:
         *  DataStoreRead: '<S2354>/VeSR1N_b_ORC_FD_1_FD3_CRC_Faild'
         *  DataStoreRead: '<S2354>/VeSR1N_b_ORC_FD_1_FD3_E2E_Faild'
         *  DataStoreRead: '<S2354>/VeSR1N_b_ORC_FD_1_FD3_MC_Faild'
         *  DataStoreRead: '<S2354>/VeSR1N_b_SBR1RowDriverSeatSts_SNA_Faild'
         *  Product: '<S2355>/Product'
         *  Product: '<S2355>/Product1'
         *  Product: '<S2355>/Product2'
         *  Product: '<S2355>/Product3'
         *  Product: '<S2355>/Product4'
         *  Sum: '<S2355>/Add'
         */
        (void)Rte_Write_VeSR1B_y_SBR1RowDrvrSeatSts_FD3_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_1_FD3_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_1_FD3_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_SBR1RowDriverSeatSts_S ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_1_FD3_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_SBR1RowCentralSeatSts_SigSts' incorporates:
         *  DataStoreRead: '<S2354>/VeSR1N_b_ORC_FD_1_FD3_CRC_Faild'
         *  DataStoreRead: '<S2354>/VeSR1N_b_ORC_FD_1_FD3_E2E_Faild'
         *  DataStoreRead: '<S2354>/VeSR1N_b_ORC_FD_1_FD3_MC_Faild'
         *  DataStoreRead: '<S2354>/VeSR1N_b_SBR1RowCentralSeatSts_SNA_Faild'
         *  Product: '<S2356>/Product'
         *  Product: '<S2356>/Product1'
         *  Product: '<S2356>/Product2'
         *  Product: '<S2356>/Product3'
         *  Product: '<S2356>/Product4'
         *  Sum: '<S2356>/Add'
         */
        (void)Rte_Write_VeSR1B_y_SBR1RowCentralSeatSts_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_1_FD3_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_1_FD3_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_SBR1RowCentralSeatSts_ ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_1_FD3_E2E_Faild ? 1 : 0) * 16)))));

        /* Update for UnitDelay: '<S2355>/Unit Delay' incorporates:
         *  Switch: '<S2355>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fp = rtb_Switch5_du;

        /* Update for UnitDelay: '<S2356>/Unit Delay' incorporates:
         *  Switch: '<S2356>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_db = rtb_Switch5_hv;
    }

    /* End of Logic: '<S2334>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S2334>/ORC_FD_1_FD3_Time' */

    /* Merge: '<S72>/SR1N_b_ORC_FD_1_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2334>/VeSR1N_b_ORC_FD_1_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_ORC_FD_1_FD3_Time_VeSR1N_b_ORC_FD_1_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_n);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_ORC_FD_1_FD3_Pkt' */
}

/* Model step function for TID72 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_ORC_FD_3_FD14_Time(void)
                                   /* Explicit Task: TESR1B_ORC_FD_3_FD14_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_ORC_FD_3_FD14_NewE;
    uint16 rtb_Switch5_f;
    uint16 rtb_Switch5_ff;
    uint16 rtb_Switch5_gp;
    uint8 rtb_Switch5_ab;
    uint8 rtb_Switch5_h;
    uint8 rtb_Switch5_hmy;
    boolean rtb_TmpSignalConversionAtVeSR_o;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_ORC_FD_3_FD14_Pkt' incorporates:
     *  SubSystem: '<S73>/ORC_FD_3_FD14_Time'
     */
    /* SignalConversion generated from: '<S2359>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S73>/SR1N_b_ORC_FD_3_FD14_NewEvent_merge'
     */
    rtb_VeSR1N_b_ORC_FD_3_FD14_NewE =
        Rte_IrvRead_SR1B_ORC_FD_3_FD14_Time_VeSR1N_b_ORC_FD_3_FD14_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S2359>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S73>/SR1N_b_ORC_FD_3_FD14_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_o =
        Rte_IrvRead_SR1B_ORC_FD_3_FD14_Time_VeSR1N_b_ORC_FD_3_FD14_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S2359>/ORC_FD_3_FD14_Time' incorporates:
     *  EnablePort: '<S2379>/Enable'
     */
    /* Logic: '<S2359>/Logical Operator1' incorporates:
     *  Constant: '<S2378>/Calib'
     */
    if (rtb_VeSR1N_b_ORC_FD_3_FD14_NewE && (KeSR1B_b_ORC_FD_3_FD14_Enbl))
    {
        /* Gain: '<S2379>/Gain2' incorporates:
         *  Constant: '<S2379>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_e = false;

        /* Switch: '<S2383>/Switch5' incorporates:
         *  DataStoreRead: '<S2379>/VeSR1N_b_ORC_FD_3_FD14_CRC_Failg'
         *  DataStoreRead: '<S2379>/VeSR1N_b_ORC_FD_3_FD14_E2E_Faild'
         *  Logic: '<S2383>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_3_FD14_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_3_FD14_E2E_Fail))
        {
            /* Switch: '<S2383>/Switch5' incorporates:
             *  UnitDelay: '<S2383>/Unit Delay'
             */
            rtb_Switch5_hmy = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ds;
        }
        else
        {
            /* Switch: '<S2383>/Switch5' incorporates:
             *  DataStoreRead: '<S2379>/DataStore_VeSR1N_b_LatAcceltnFailSts_FD14'
             */
            rtb_Switch5_hmy = SR1B_BLUEN_ac_DW.VeSR1N_b_LatAcceltnFailSts_FD14;
        }

        /* End of Switch: '<S2383>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_LatAcceltnFailSts_FD14' incorporates:
         *  DataTypeConversion: '<S2379>/Data Type Conversion'
         *  Switch: '<S2383>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_LatAcceltnFailSts_FD14_Value(((sint32)
            rtb_Switch5_hmy) != 0);

        /* Logic: '<S2382>/Logical Operator' incorporates:
         *  DataStoreRead: '<S2379>/VeSR1N_b_ORC_FD_3_FD14_CRC_Failg'
         *  DataStoreRead: '<S2379>/VeSR1N_b_ORC_FD_3_FD14_E2E_Faild'
         *  Logic: '<S2380>/Logical Operator'
         *  Logic: '<S2381>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_3_FD14_CRC_Fail) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_3_FD14_E2E_Fail));

        /* Switch: '<S2382>/Switch5' incorporates:
         *  DataStoreRead: '<S2379>/VeSR1N_b_LatAcceleration_SNA_Faild'
         *  Logic: '<S2382>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_LatAcceleration_SNA_Fa))
        {
            /* Switch: '<S2382>/Switch5' incorporates:
             *  UnitDelay: '<S2382>/Unit Delay'
             */
            rtb_Switch5_f = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nn;
        }
        else
        {
            /* Switch: '<S2382>/Switch5' incorporates:
             *  DataStoreRead: '<S2379>/VeSR1N_a_LatAcceleration_FD14'
             */
            rtb_Switch5_f = SR1B_BLUEN_ac_DW.VeSR1N_a_LatAcceleration_FD14;
        }

        /* End of Switch: '<S2382>/Switch5' */

        /* Outport: '<Root>/VeSR1B_a_LatAcceleration_FD14' incorporates:
         *  DataTypeConversion: '<S2379>/Data Type Conversion1'
         *  Switch: '<S2382>/Switch5'
         */
        (void)Rte_Write_VeSR1B_a_LatAcceleration_FD14_Value((((float32)
            rtb_Switch5_f) * 0.02F) - 40.96F);

        /* Switch: '<S2380>/Switch5' incorporates:
         *  DataStoreRead: '<S2379>/VeSR1N_b_LongAcceleration_SNA_Faild'
         *  Logic: '<S2380>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_LongAcceleration_SNA_F))
        {
            /* Switch: '<S2380>/Switch5' incorporates:
             *  UnitDelay: '<S2380>/Unit Delay'
             */
            rtb_Switch5_ff = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fa;
        }
        else
        {
            /* Switch: '<S2380>/Switch5' incorporates:
             *  DataStoreRead: '<S2379>/DataStore_VeSR1N_a_LongAcceleration_FD14'
             */
            rtb_Switch5_ff = SR1B_BLUEN_ac_DW.VeSR1N_a_LongAcceleration_FD14;
        }

        /* End of Switch: '<S2380>/Switch5' */

        /* Outport: '<Root>/VeSR1B_a_LongAcceleration_FD14' incorporates:
         *  DataTypeConversion: '<S2379>/Data Type Conversion2'
         *  Switch: '<S2380>/Switch5'
         */
        (void)Rte_Write_VeSR1B_a_LongAcceleration_FD14_Value((((float32)
            rtb_Switch5_ff) * 0.02F) - 40.96F);

        /* Switch: '<S2384>/Switch5' incorporates:
         *  DataStoreRead: '<S2379>/VeSR1N_b_ORC_FD_3_FD14_CRC_Failg'
         *  DataStoreRead: '<S2379>/VeSR1N_b_ORC_FD_3_FD14_E2E_Faild'
         *  Logic: '<S2384>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_3_FD14_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_3_FD14_E2E_Fail))
        {
            /* Switch: '<S2384>/Switch5' incorporates:
             *  UnitDelay: '<S2384>/Unit Delay'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nk;
        }
        else
        {
            /* Switch: '<S2384>/Switch5' incorporates:
             *  DataStoreRead: '<S2379>/DataStore_VeSR1N_b_LngAcceltnFailSts_FD14'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.VeSR1N_b_LngAcceltnFailSts_FD14;
        }

        /* End of Switch: '<S2384>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_LngAcceltnFailSts_FD14' incorporates:
         *  DataTypeConversion: '<S2379>/Data Type Conversion3'
         *  Switch: '<S2384>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_LngAcceltnFailSts_FD14_Value(((sint32)
            rtb_Switch5_h) != 0);

        /* Switch: '<S2381>/Switch5' incorporates:
         *  DataStoreRead: '<S2379>/VeSR1N_b_YawRate_SNA_Faild'
         *  Logic: '<S2381>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_YawRate_SNA_Faild))
        {
            /* Switch: '<S2381>/Switch5' incorporates:
             *  UnitDelay: '<S2381>/Unit Delay'
             */
            rtb_Switch5_gp = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_g0n;
        }
        else
        {
            /* Switch: '<S2381>/Switch5' incorporates:
             *  DataStoreRead: '<S2379>/DataStore_VeSR1N_dphi_YawRate_FD14'
             */
            rtb_Switch5_gp = SR1B_BLUEN_ac_DW.VeSR1N_dphi_YawRate_FD14;
        }

        /* End of Switch: '<S2381>/Switch5' */

        /* Outport: '<Root>/VeSR1B_dphi_YawRate_FD14' incorporates:
         *  DataTypeConversion: '<S2379>/Data Type Conversion4'
         *  Switch: '<S2381>/Switch5'
         */
        (void)Rte_Write_VeSR1B_dphi_YawRate_FD14_Value((((float32)rtb_Switch5_gp)
            * 0.08F) - 163.84F);

        /* Switch: '<S2385>/Switch5' incorporates:
         *  DataStoreRead: '<S2379>/VeSR1N_b_ORC_FD_3_FD14_CRC_Failg'
         *  DataStoreRead: '<S2379>/VeSR1N_b_ORC_FD_3_FD14_E2E_Faild'
         *  Logic: '<S2385>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_3_FD14_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_3_FD14_E2E_Fail))
        {
            /* Switch: '<S2385>/Switch5' incorporates:
             *  UnitDelay: '<S2385>/Unit Delay'
             */
            rtb_Switch5_ab = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_no;
        }
        else
        {
            /* Switch: '<S2385>/Switch5' incorporates:
             *  DataStoreRead: '<S2379>/DataStore_VeSR1N_b_YawRateFailSts_FD14'
             */
            rtb_Switch5_ab = SR1B_BLUEN_ac_DW.VeSR1N_b_YawRateFailSts_FD14;
        }

        /* End of Switch: '<S2385>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_YawRateFailSts_FD14' incorporates:
         *  DataTypeConversion: '<S2379>/Data Type Conversion5'
         *  Switch: '<S2385>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_YawRateFailSts_FD14_Value(((sint32)
            rtb_Switch5_ab) != 0);

        /* Outport: '<Root>/VeSR1B_y_LongAcceleration_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S2379>/VeSR1N_b_LongAcceleration_SNA_Faild'
         *  DataStoreRead: '<S2379>/VeSR1N_b_ORC_FD_3_FD14_CRC_Faild'
         *  DataStoreRead: '<S2379>/VeSR1N_b_ORC_FD_3_FD14_E2E_Faild'
         *  DataStoreRead: '<S2379>/VeSR1N_b_ORC_FD_3_FD14_MC_Faild'
         *  Product: '<S2380>/Product'
         *  Product: '<S2380>/Product1'
         *  Product: '<S2380>/Product2'
         *  Product: '<S2380>/Product3'
         *  Product: '<S2380>/Product4'
         *  Sum: '<S2380>/Add'
         */
        (void)Rte_Write_VeSR1B_y_LongAcceleration_FD14_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_3_FD14_CRC_Fa_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_3_FD14_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_o ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_LongAcceleration_SNA_F
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_3_FD14_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_YawRate_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S2379>/VeSR1N_b_ORC_FD_3_FD14_CRC_Faild'
         *  DataStoreRead: '<S2379>/VeSR1N_b_ORC_FD_3_FD14_E2E_Faild'
         *  DataStoreRead: '<S2379>/VeSR1N_b_ORC_FD_3_FD14_MC_Faild'
         *  DataStoreRead: '<S2379>/VeSR1N_b_YawRate_SNA_Faild'
         *  Product: '<S2381>/Product'
         *  Product: '<S2381>/Product1'
         *  Product: '<S2381>/Product2'
         *  Product: '<S2381>/Product3'
         *  Product: '<S2381>/Product4'
         *  Sum: '<S2381>/Add'
         */
        (void)Rte_Write_VeSR1B_y_YawRate_FD14_SigSts_Value((uint8)((((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_3_FD14_CRC_Fa_g ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_3_FD14_MC_Faild
                                ? 1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_o ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_YawRate_SNA_Faild ? 1 : 0) * 8))))
            + ((uint32)((sint32)
                        ((SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_3_FD14_E2E_Fail ? 1 :
                          0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_LatAcceleration_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S2379>/VeSR1N_b_LatAcceleration_SNA_Faild'
         *  DataStoreRead: '<S2379>/VeSR1N_b_ORC_FD_3_FD14_CRC_Faild'
         *  DataStoreRead: '<S2379>/VeSR1N_b_ORC_FD_3_FD14_E2E_Faild'
         *  DataStoreRead: '<S2379>/VeSR1N_b_ORC_FD_3_FD14_MC_Faild'
         *  Product: '<S2382>/Product'
         *  Product: '<S2382>/Product1'
         *  Product: '<S2382>/Product2'
         *  Product: '<S2382>/Product3'
         *  Product: '<S2382>/Product4'
         *  Sum: '<S2382>/Add'
         */
        (void)Rte_Write_VeSR1B_y_LatAcceleration_FD14_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_3_FD14_CRC_Fa_g ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_3_FD14_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_o ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_LatAcceleration_SNA_Fa
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_3_FD14_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_LatAcceltnFailSts_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S2379>/VeSR1N_b_ORC_FD_3_FD14_CRC_Faild'
         *  DataStoreRead: '<S2379>/VeSR1N_b_ORC_FD_3_FD14_E2E_Faild'
         *  DataStoreRead: '<S2379>/VeSR1N_b_ORC_FD_3_FD14_MC_Faild'
         *  Product: '<S2383>/Product'
         *  Product: '<S2383>/Product1'
         *  Product: '<S2383>/Product2'
         *  Product: '<S2383>/Product4'
         *  Sum: '<S2383>/Add'
         */
        (void)Rte_Write_VeSR1B_y_LatAcceltnFailSts_FD14_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_3_FD14_CRC_Fa_g ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_3_FD14_MC_Faild ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_o ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_3_FD14_E2E_Fail ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_LngAcceltnFailSts_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S2379>/VeSR1N_b_ORC_FD_3_FD14_CRC_Faild'
         *  DataStoreRead: '<S2379>/VeSR1N_b_ORC_FD_3_FD14_E2E_Faild'
         *  DataStoreRead: '<S2379>/VeSR1N_b_ORC_FD_3_FD14_MC_Faild'
         *  Product: '<S2384>/Product'
         *  Product: '<S2384>/Product1'
         *  Product: '<S2384>/Product2'
         *  Product: '<S2384>/Product4'
         *  Sum: '<S2384>/Add'
         */
        (void)Rte_Write_VeSR1B_y_LngAcceltnFailSts_FD14_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_3_FD14_CRC_Fa_g ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_3_FD14_MC_Faild ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_o ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_3_FD14_E2E_Fail ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_YawRateFailSts_FD14_SigSts' incorporates:
         *  DataStoreRead: '<S2379>/VeSR1N_b_ORC_FD_3_FD14_CRC_Faild'
         *  DataStoreRead: '<S2379>/VeSR1N_b_ORC_FD_3_FD14_E2E_Faild'
         *  DataStoreRead: '<S2379>/VeSR1N_b_ORC_FD_3_FD14_MC_Faild'
         *  Product: '<S2385>/Product'
         *  Product: '<S2385>/Product1'
         *  Product: '<S2385>/Product2'
         *  Product: '<S2385>/Product4'
         *  Sum: '<S2385>/Add'
         */
        (void)Rte_Write_VeSR1B_y_YawRateFailSts_FD14_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_3_FD14_CRC_Fa_g ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_3_FD14_MC_Faild ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_o ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_3_FD14_E2E_Fail ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S2383>/Unit Delay' incorporates:
         *  Switch: '<S2383>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ds = rtb_Switch5_hmy;

        /* Update for UnitDelay: '<S2382>/Unit Delay' incorporates:
         *  Switch: '<S2382>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nn = rtb_Switch5_f;

        /* Update for UnitDelay: '<S2380>/Unit Delay' incorporates:
         *  Switch: '<S2380>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fa = rtb_Switch5_ff;

        /* Update for UnitDelay: '<S2384>/Unit Delay' incorporates:
         *  Switch: '<S2384>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nk = rtb_Switch5_h;

        /* Update for UnitDelay: '<S2381>/Unit Delay' incorporates:
         *  Switch: '<S2381>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_g0n = rtb_Switch5_gp;

        /* Update for UnitDelay: '<S2385>/Unit Delay' incorporates:
         *  Switch: '<S2385>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_no = rtb_Switch5_ab;
    }

    /* End of Logic: '<S2359>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S2359>/ORC_FD_3_FD14_Time' */

    /* Merge: '<S73>/SR1N_b_ORC_FD_3_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2359>/VeSR1N_b_ORC_FD_3_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_ORC_FD_3_FD14_Time_VeSR1N_b_ORC_FD_3_FD14_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_e);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_ORC_FD_3_FD14_Pkt' */
}

/* Model step function for TID73 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_PARK_DATA_FD11_Time(void)
                                  /* Explicit Task: TESR1B_PARK_DATA_FD11_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_PARK_DATA_FD11_New;
    uint8 rtb_Switch5_fj;
    uint8 rtb_Switch5_h;
    uint8 rtb_Switch5_jp;
    uint8 rtb_Switch5_lm;
    boolean rtb_TmpSignalConversionAtVeSR_f;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_PARK_DATA_FD11_Pkt' incorporates:
     *  SubSystem: '<S74>/PARK_DATA_FD11_Time'
     */
    /* SignalConversion generated from: '<S2388>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S74>/SR1N_b_PARK_DATA_FD11_NewEvent_merge'
     */
    rtb_VeSR1N_b_PARK_DATA_FD11_New =
        Rte_IrvRead_SR1B_PARK_DATA_FD11_Time_VeSR1N_b_PARK_DATA_FD11_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S2388>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S74>/SR1N_b_PARK_DATA_FD11_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_f =
        Rte_IrvRead_SR1B_PARK_DATA_FD11_Time_VeSR1N_b_PARK_DATA_FD11_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S2388>/PARK_DATA_FD11_Time' incorporates:
     *  EnablePort: '<S2408>/Enable'
     */
    /* Logic: '<S2388>/Logical Operator1' incorporates:
     *  Constant: '<S2407>/Calib'
     */
    if (rtb_VeSR1N_b_PARK_DATA_FD11_New && (KeSR1B_b_PARK_DATA_FD11_Enbl))
    {
        /* Gain: '<S2408>/Gain2' incorporates:
         *  Constant: '<S2408>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_lc = false;

        /* Logic: '<S2409>/Logical Operator' incorporates:
         *  DataStoreRead: '<S2408>/VeSR1N_b_PARK_DATA_FD11_CRC_Failg'
         *  DataStoreRead: '<S2408>/VeSR1N_b_PARK_DATA_FD11_E2E_Faild'
         *  Logic: '<S2410>/Logical Operator'
         *  Logic: '<S2411>/Logical Operator'
         *  Logic: '<S2412>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD11_CRC_Fai) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD11_E2E_Fai));

        /* Switch: '<S2409>/Switch5' incorporates:
         *  DataStoreRead: '<S2408>/VeSR1N_b_Plock_MotorPosSts_SNA_Faild'
         *  Logic: '<S2409>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_Plock_MotorPosSts_SNA_))
        {
            /* Switch: '<S2409>/Switch5' incorporates:
             *  UnitDelay: '<S2409>/Unit Delay'
             */
            rtb_Switch5_jp = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jqn;
        }
        else
        {
            /* Switch: '<S2409>/Switch5' incorporates:
             *  DataStoreRead: '<S2408>/DataStore_VeSR1N_y_Plock_MotorPosSts_FD11'
             */
            rtb_Switch5_jp = SR1B_BLUEN_ac_DW.VeSR1N_y_Plock_MotorPosSts_FD11;
        }

        /* End of Switch: '<S2409>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_Plock_MotorPosSts_FD11' incorporates:
         *  DataTypeConversion: '<S2408>/Data Type Conversion'
         *  Switch: '<S2409>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_Plock_MotorPosSts_FD11_Value(rtb_Switch5_jp);

        /* Switch: '<S2412>/Switch5' incorporates:
         *  DataStoreRead: '<S2408>/VeSR1N_b_Plock_fdbk_sts_SNA_Faild'
         *  Logic: '<S2412>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_Plock_fdbk_sts_SNA_Fai))
        {
            /* Switch: '<S2412>/Switch5' incorporates:
             *  UnitDelay: '<S2412>/Unit Delay'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mjy;
        }
        else
        {
            /* Switch: '<S2412>/Switch5' incorporates:
             *  DataStoreRead: '<S2408>/VeSR1N_y_Plock_fdbk_sts_FD11'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.VeSR1N_y_Plock_fdbk_sts_FD11;
        }

        /* End of Switch: '<S2412>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_Plock_fdbk_sts_FD11' incorporates:
         *  DataTypeConversion: '<S2408>/Data Type Conversion1'
         *  Switch: '<S2412>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_Plock_fdbk_sts_FD11_Value(rtb_Switch5_h);

        /* Switch: '<S2410>/Switch5' incorporates:
         *  DataStoreRead: '<S2408>/VeSR1N_b_Plock_PosSensor_SNA_Faild'
         *  Logic: '<S2410>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_Plock_PosSensor_SNA_Fa))
        {
            /* Switch: '<S2410>/Switch5' incorporates:
             *  UnitDelay: '<S2410>/Unit Delay'
             */
            rtb_Switch5_lm = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_den;
        }
        else
        {
            /* Switch: '<S2410>/Switch5' incorporates:
             *  DataStoreRead: '<S2408>/DataStore_VeSR1N_y_Plock_PosSensor_FD11'
             */
            rtb_Switch5_lm = SR1B_BLUEN_ac_DW.VeSR1N_y_Plock_PosSensor_FD11;
        }

        /* End of Switch: '<S2410>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_Plock_PosSensor_FD11' incorporates:
         *  DataTypeConversion: '<S2408>/Data Type Conversion2'
         *  Switch: '<S2410>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_Plock_PosSensor_FD11_Value(rtb_Switch5_lm);

        /* Switch: '<S2411>/Switch5' incorporates:
         *  DataStoreRead: '<S2408>/VeSR1N_b_PlockFailSts_SNA_Faild'
         *  Logic: '<S2411>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PlockFailSts_SNA_Faild))
        {
            /* Switch: '<S2411>/Switch5' incorporates:
             *  UnitDelay: '<S2411>/Unit Delay'
             */
            rtb_Switch5_fj = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_od4;
        }
        else
        {
            /* Switch: '<S2411>/Switch5' incorporates:
             *  DataStoreRead: '<S2408>/DataStore_VeSR1N_y_PlockFailSts_FD11'
             */
            rtb_Switch5_fj = SR1B_BLUEN_ac_DW.VeSR1N_y_PlockFailSts_FD11;
        }

        /* End of Switch: '<S2411>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PlockFailSts_FD11' incorporates:
         *  DataTypeConversion: '<S2408>/Data Type Conversion3'
         *  Switch: '<S2411>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PlockFailSts_FD11_Value(rtb_Switch5_fj);

        /* Outport: '<Root>/VeSR1B_y_Plock_MotorPosSts_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2408>/VeSR1N_b_PARK_DATA_FD11_CRC_Faild'
         *  DataStoreRead: '<S2408>/VeSR1N_b_PARK_DATA_FD11_E2E_Faild'
         *  DataStoreRead: '<S2408>/VeSR1N_b_PARK_DATA_FD11_MC_Faild'
         *  DataStoreRead: '<S2408>/VeSR1N_b_Plock_MotorPosSts_SNA_Faild'
         *  Product: '<S2409>/Product'
         *  Product: '<S2409>/Product1'
         *  Product: '<S2409>/Product2'
         *  Product: '<S2409>/Product3'
         *  Product: '<S2409>/Product4'
         *  Sum: '<S2409>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Plock_MotorPosSts_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD11_CRC_F_m ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD11_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_f ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_Plock_MotorPosSts_SNA_
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD11_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_Plock_PosSensor_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2408>/VeSR1N_b_PARK_DATA_FD11_CRC_Faild'
         *  DataStoreRead: '<S2408>/VeSR1N_b_PARK_DATA_FD11_E2E_Faild'
         *  DataStoreRead: '<S2408>/VeSR1N_b_PARK_DATA_FD11_MC_Faild'
         *  DataStoreRead: '<S2408>/VeSR1N_b_Plock_PosSensor_SNA_Faild'
         *  Product: '<S2410>/Product'
         *  Product: '<S2410>/Product1'
         *  Product: '<S2410>/Product2'
         *  Product: '<S2410>/Product3'
         *  Product: '<S2410>/Product4'
         *  Sum: '<S2410>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Plock_PosSensor_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD11_CRC_F_m ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD11_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_f ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_Plock_PosSensor_SNA_Fa
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD11_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PlockFailSts_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2408>/VeSR1N_b_PARK_DATA_FD11_CRC_Faild'
         *  DataStoreRead: '<S2408>/VeSR1N_b_PARK_DATA_FD11_E2E_Faild'
         *  DataStoreRead: '<S2408>/VeSR1N_b_PARK_DATA_FD11_MC_Faild'
         *  DataStoreRead: '<S2408>/VeSR1N_b_PlockFailSts_SNA_Faild'
         *  Product: '<S2411>/Product'
         *  Product: '<S2411>/Product1'
         *  Product: '<S2411>/Product2'
         *  Product: '<S2411>/Product3'
         *  Product: '<S2411>/Product4'
         *  Sum: '<S2411>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PlockFailSts_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD11_CRC_F_m ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD11_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_f ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_PlockFailSts_SNA_Faild
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD11_E2E_Fai ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_Plock_fdbk_sts_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2408>/VeSR1N_b_PARK_DATA_FD11_CRC_Faild'
         *  DataStoreRead: '<S2408>/VeSR1N_b_PARK_DATA_FD11_E2E_Faild'
         *  DataStoreRead: '<S2408>/VeSR1N_b_PARK_DATA_FD11_MC_Faild'
         *  DataStoreRead: '<S2408>/VeSR1N_b_Plock_fdbk_sts_SNA_Faild'
         *  Product: '<S2412>/Product'
         *  Product: '<S2412>/Product1'
         *  Product: '<S2412>/Product2'
         *  Product: '<S2412>/Product3'
         *  Product: '<S2412>/Product4'
         *  Sum: '<S2412>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Plock_fdbk_sts_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD11_CRC_F_m ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD11_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_f ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_Plock_fdbk_sts_SNA_Fai
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD11_E2E_Fai ? 1 : 0) * 16)))));

        /* Update for UnitDelay: '<S2409>/Unit Delay' incorporates:
         *  Switch: '<S2409>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jqn = rtb_Switch5_jp;

        /* Update for UnitDelay: '<S2412>/Unit Delay' incorporates:
         *  Switch: '<S2412>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mjy = rtb_Switch5_h;

        /* Update for UnitDelay: '<S2410>/Unit Delay' incorporates:
         *  Switch: '<S2410>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_den = rtb_Switch5_lm;

        /* Update for UnitDelay: '<S2411>/Unit Delay' incorporates:
         *  Switch: '<S2411>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_od4 = rtb_Switch5_fj;
    }

    /* End of Logic: '<S2388>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S2388>/PARK_DATA_FD11_Time' */

    /* Merge: '<S74>/SR1N_b_PARK_DATA_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2388>/VeSR1N_b_PARK_DATA_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_PARK_DATA_FD11_Time_VeSR1N_b_PARK_DATA_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_lc);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_PARK_DATA_FD11_Pkt' */
}

/* Model step function for TID74 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_PARK_DATA_FD16_Time(void)
                                  /* Explicit Task: TESR1B_PARK_DATA_FD16_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_PARK_DATA_FD16_New;
    uint8 rtb_Switch5_fy;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_PARK_DATA_FD16_Pkt' incorporates:
     *  SubSystem: '<S75>/PARK_DATA_FD16_Time'
     */
    /* SignalConversion generated from: '<S2415>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S75>/SR1N_b_PARK_DATA_FD16_NewEvent_merge'
     */
    rtb_VeSR1N_b_PARK_DATA_FD16_New =
        Rte_IrvRead_SR1B_PARK_DATA_FD16_Time_VeSR1N_b_PARK_DATA_FD16_NewEvent_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S2415>/PARK_DATA_FD16_Time' incorporates:
     *  EnablePort: '<S2435>/Enable'
     */
    /* Logic: '<S2415>/Logical Operator1' incorporates:
     *  Constant: '<S2434>/Calib'
     */
    if (rtb_VeSR1N_b_PARK_DATA_FD16_New && (KeSR1B_b_PARK_DATA_FD16_Enbl))
    {
        /* Gain: '<S2435>/Gain2' incorporates:
         *  Constant: '<S2435>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_cn = false;

        /* Switch: '<S2436>/Switch5' incorporates:
         *  DataStoreRead: '<S2435>/VeSR1N_b_PARK_DATA_FD16_CRC_Failg'
         *  DataStoreRead: '<S2435>/VeSR1N_b_PARK_DATA_FD16_E2E_Faild'
         *  DataStoreRead: '<S2435>/VeSR1N_b_Plock_fdbk_sts_SNA_Faild'
         *  Logic: '<S2436>/Logical Operator'
         */
        if (((SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD16_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD16_E2E_Fai)) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_Plock_fdbk_sts_SNA_F_i))
        {
            /* Switch: '<S2436>/Switch5' incorporates:
             *  UnitDelay: '<S2436>/Unit Delay'
             */
            rtb_Switch5_fy = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ktm;
        }
        else
        {
            /* Switch: '<S2436>/Switch5' incorporates:
             *  DataStoreRead: '<S2435>/VeSR1N_y_Plock_fdbk_sts_FD16'
             */
            rtb_Switch5_fy = SR1B_BLUEN_ac_DW.VeSR1N_y_Plock_fdbk_sts_FD16;
        }

        /* End of Switch: '<S2436>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_Plock_fdbk_sts_FD16' incorporates:
         *  DataTypeConversion: '<S2435>/Data Type Conversion1'
         *  Switch: '<S2436>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_Plock_fdbk_sts_FD16_Value(rtb_Switch5_fy);

        /* Outport: '<Root>/VeSR1B_y_Plock_fdbk_sts_FD16_SigSts' incorporates:
         *  DataStoreRead: '<S2435>/VeSR1N_b_PARK_DATA_FD16_CRC_Faild'
         *  DataStoreRead: '<S2435>/VeSR1N_b_PARK_DATA_FD16_E2E_Faild'
         *  DataStoreRead: '<S2435>/VeSR1N_b_PARK_DATA_FD16_MC_Faild'
         *  DataStoreRead: '<S2435>/VeSR1N_b_Plock_fdbk_sts_SNA_Faild'
         *  Merge: '<S75>/SR1N_b_PARK_DATA_FD16_MM_Faild_merge'
         *  Product: '<S2436>/Product'
         *  Product: '<S2436>/Product1'
         *  Product: '<S2436>/Product2'
         *  Product: '<S2436>/Product3'
         *  Product: '<S2436>/Product4'
         *  SignalConversion generated from: '<S2415>/VeSR1N_b_MsgName_MM_Faild_read'
         *  Sum: '<S2436>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Plock_fdbk_sts_FD16_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD16_CRC_F_i ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD16_MC_Fail ? 1 : 0) * 2))))
               + ((uint32)((sint32)
                           ((Rte_IrvRead_SR1B_PARK_DATA_FD16_Time_VeSR1N_b_PARK_DATA_FD16_MM_Faild_write_IRV
                             () ? 1 : 0) * 4)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_Plock_fdbk_sts_SNA_F_i ? 1 : 0) * 8))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD16_E2E_Fai ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S2436>/Unit Delay' incorporates:
         *  Switch: '<S2436>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ktm = rtb_Switch5_fy;
    }

    /* End of Logic: '<S2415>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S2415>/PARK_DATA_FD16_Time' */

    /* Merge: '<S75>/SR1N_b_PARK_DATA_FD16_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2415>/VeSR1N_b_PARK_DATA_FD16_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_PARK_DATA_FD16_Time_VeSR1N_b_PARK_DATA_FD16_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_cn);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_PARK_DATA_FD16_Pkt' */
}

/* Model step function for TID75 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_PARK_DATA_FD5_Time(void)
                                   /* Explicit Task: TESR1B_PARK_DATA_FD5_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_PARK_DATA_FD5_NewE;
    uint8 rtb_Switch5_f;
    uint8 rtb_Switch5_h;
    uint8 rtb_Switch5_jg;
    uint8 rtb_Switch5_mf;
    boolean rtb_TmpSignalConversionAtVeSR_l;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_PARK_DATA_FD5_Pkt' incorporates:
     *  SubSystem: '<S76>/PARK_DATA_FD5_Time'
     */
    /* SignalConversion generated from: '<S2439>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S76>/SR1N_b_PARK_DATA_FD5_NewEvent_merge'
     */
    rtb_VeSR1N_b_PARK_DATA_FD5_NewE =
        Rte_IrvRead_SR1B_PARK_DATA_FD5_Time_VeSR1N_b_PARK_DATA_FD5_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S2439>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S76>/SR1N_b_PARK_DATA_FD5_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_l =
        Rte_IrvRead_SR1B_PARK_DATA_FD5_Time_VeSR1N_b_PARK_DATA_FD5_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S2439>/PARK_DATA_FD5_Time' incorporates:
     *  EnablePort: '<S2459>/Enable'
     */
    /* Logic: '<S2439>/Logical Operator1' incorporates:
     *  Constant: '<S2458>/Calib'
     */
    if (rtb_VeSR1N_b_PARK_DATA_FD5_NewE && (KeSR1B_b_PARK_DATA_FD5_Enbl))
    {
        /* Gain: '<S2459>/Gain2' incorporates:
         *  Constant: '<S2459>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_l = false;

        /* Logic: '<S2460>/Logical Operator' incorporates:
         *  DataStoreRead: '<S2459>/VeSR1N_b_PARK_DATA_FD5_CRC_Failg'
         *  DataStoreRead: '<S2459>/VeSR1N_b_PARK_DATA_FD5_E2E_Faild'
         *  Logic: '<S2461>/Logical Operator'
         *  Logic: '<S2462>/Logical Operator'
         *  Logic: '<S2463>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD5_CRC_Fail) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD5_E2E_Fail));

        /* Switch: '<S2460>/Switch5' incorporates:
         *  DataStoreRead: '<S2459>/VeSR1N_b_Plock_MotorPosSts_SNA_Faild'
         *  Logic: '<S2460>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_Plock_MotorPosSts_SN_a))
        {
            /* Switch: '<S2460>/Switch5' incorporates:
             *  UnitDelay: '<S2460>/Unit Delay'
             */
            rtb_Switch5_f = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l5r;
        }
        else
        {
            /* Switch: '<S2460>/Switch5' incorporates:
             *  DataStoreRead: '<S2459>/DataStore_VeSR1N_y_Plock_MotorPosSts_FD5'
             */
            rtb_Switch5_f = SR1B_BLUEN_ac_DW.VeSR1N_y_Plock_MotorPosSts_FD5;
        }

        /* End of Switch: '<S2460>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_Plock_MotorPosSts_FD5' incorporates:
         *  DataTypeConversion: '<S2459>/Data Type Conversion'
         *  Switch: '<S2460>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_Plock_MotorPosSts_FD5_Value(rtb_Switch5_f);

        /* Switch: '<S2463>/Switch5' incorporates:
         *  DataStoreRead: '<S2459>/VeSR1N_b_Plock_fdbk_sts_SNA_Faild'
         *  Logic: '<S2463>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_Plock_fdbk_sts_SNA_F_n))
        {
            /* Switch: '<S2463>/Switch5' incorporates:
             *  UnitDelay: '<S2463>/Unit Delay'
             */
            rtb_Switch5_mf = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_n0e;
        }
        else
        {
            /* Switch: '<S2463>/Switch5' incorporates:
             *  DataStoreRead: '<S2459>/VeSR1N_y_Plock_fdbk_sts_FD5'
             */
            rtb_Switch5_mf = SR1B_BLUEN_ac_DW.VeSR1N_y_Plock_fdbk_sts_FD5;
        }

        /* End of Switch: '<S2463>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_Plock_fdbk_sts_FD5' incorporates:
         *  DataTypeConversion: '<S2459>/Data Type Conversion1'
         *  Switch: '<S2463>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_Plock_fdbk_sts_FD5_Value(rtb_Switch5_mf);

        /* Switch: '<S2461>/Switch5' incorporates:
         *  DataStoreRead: '<S2459>/VeSR1N_b_Plock_PosSensor_SNA_Faild'
         *  Logic: '<S2461>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_Plock_PosSensor_SNA__b))
        {
            /* Switch: '<S2461>/Switch5' incorporates:
             *  UnitDelay: '<S2461>/Unit Delay'
             */
            rtb_Switch5_jg = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f0a;
        }
        else
        {
            /* Switch: '<S2461>/Switch5' incorporates:
             *  DataStoreRead: '<S2459>/DataStore_VeSR1N_y_Plock_PosSensor_FD5'
             */
            rtb_Switch5_jg = SR1B_BLUEN_ac_DW.VeSR1N_y_Plock_PosSensor_FD5;
        }

        /* End of Switch: '<S2461>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_Plock_PosSensor_FD5' incorporates:
         *  DataTypeConversion: '<S2459>/Data Type Conversion2'
         *  Switch: '<S2461>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_Plock_PosSensor_FD5_Value(rtb_Switch5_jg);

        /* Switch: '<S2462>/Switch5' incorporates:
         *  DataStoreRead: '<S2459>/VeSR1N_b_PlockFailSts_SNA_Faild'
         *  Logic: '<S2462>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PlockFailSts_SNA_Fai_n))
        {
            /* Switch: '<S2462>/Switch5' incorporates:
             *  UnitDelay: '<S2462>/Unit Delay'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hq;
        }
        else
        {
            /* Switch: '<S2462>/Switch5' incorporates:
             *  DataStoreRead: '<S2459>/DataStore_VeSR1N_y_PlockFailSts_FD5'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.VeSR1N_y_PlockFailSts_FD5;
        }

        /* End of Switch: '<S2462>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PlockFailSts_FD5' incorporates:
         *  DataTypeConversion: '<S2459>/Data Type Conversion3'
         *  Switch: '<S2462>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PlockFailSts_FD5_Value(rtb_Switch5_h);

        /* Outport: '<Root>/VeSR1B_y_Plock_MotorPosSts_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2459>/VeSR1N_b_PARK_DATA_FD5_CRC_Faild'
         *  DataStoreRead: '<S2459>/VeSR1N_b_PARK_DATA_FD5_E2E_Faild'
         *  DataStoreRead: '<S2459>/VeSR1N_b_PARK_DATA_FD5_MC_Faild'
         *  DataStoreRead: '<S2459>/VeSR1N_b_Plock_MotorPosSts_SNA_Faild'
         *  Product: '<S2460>/Product'
         *  Product: '<S2460>/Product1'
         *  Product: '<S2460>/Product2'
         *  Product: '<S2460>/Product3'
         *  Product: '<S2460>/Product4'
         *  Sum: '<S2460>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Plock_MotorPosSts_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD5_CRC_Fa_f ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD5_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_l ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_Plock_MotorPosSts_SN_a
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD5_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_Plock_PosSensor_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2459>/VeSR1N_b_PARK_DATA_FD5_CRC_Faild'
         *  DataStoreRead: '<S2459>/VeSR1N_b_PARK_DATA_FD5_E2E_Faild'
         *  DataStoreRead: '<S2459>/VeSR1N_b_PARK_DATA_FD5_MC_Faild'
         *  DataStoreRead: '<S2459>/VeSR1N_b_Plock_PosSensor_SNA_Faild'
         *  Product: '<S2461>/Product'
         *  Product: '<S2461>/Product1'
         *  Product: '<S2461>/Product2'
         *  Product: '<S2461>/Product3'
         *  Product: '<S2461>/Product4'
         *  Sum: '<S2461>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Plock_PosSensor_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD5_CRC_Fa_f ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD5_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_l ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_Plock_PosSensor_SNA__b
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD5_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PlockFailSts_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2459>/VeSR1N_b_PARK_DATA_FD5_CRC_Faild'
         *  DataStoreRead: '<S2459>/VeSR1N_b_PARK_DATA_FD5_E2E_Faild'
         *  DataStoreRead: '<S2459>/VeSR1N_b_PARK_DATA_FD5_MC_Faild'
         *  DataStoreRead: '<S2459>/VeSR1N_b_PlockFailSts_SNA_Faild'
         *  Product: '<S2462>/Product'
         *  Product: '<S2462>/Product1'
         *  Product: '<S2462>/Product2'
         *  Product: '<S2462>/Product3'
         *  Product: '<S2462>/Product4'
         *  Sum: '<S2462>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PlockFailSts_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD5_CRC_Fa_f ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD5_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_l ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_PlockFailSts_SNA_Fai_n
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD5_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_Plock_fdbk_sts_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2459>/VeSR1N_b_PARK_DATA_FD5_CRC_Faild'
         *  DataStoreRead: '<S2459>/VeSR1N_b_PARK_DATA_FD5_E2E_Faild'
         *  DataStoreRead: '<S2459>/VeSR1N_b_PARK_DATA_FD5_MC_Faild'
         *  DataStoreRead: '<S2459>/VeSR1N_b_Plock_fdbk_sts_SNA_Faild'
         *  Product: '<S2463>/Product'
         *  Product: '<S2463>/Product1'
         *  Product: '<S2463>/Product2'
         *  Product: '<S2463>/Product3'
         *  Product: '<S2463>/Product4'
         *  Sum: '<S2463>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Plock_fdbk_sts_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD5_CRC_Fa_f ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD5_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_l ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_Plock_fdbk_sts_SNA_F_n
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD5_E2E_Fail ? 1 : 0) * 16)))));

        /* Update for UnitDelay: '<S2460>/Unit Delay' incorporates:
         *  Switch: '<S2460>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l5r = rtb_Switch5_f;

        /* Update for UnitDelay: '<S2463>/Unit Delay' incorporates:
         *  Switch: '<S2463>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_n0e = rtb_Switch5_mf;

        /* Update for UnitDelay: '<S2461>/Unit Delay' incorporates:
         *  Switch: '<S2461>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f0a = rtb_Switch5_jg;

        /* Update for UnitDelay: '<S2462>/Unit Delay' incorporates:
         *  Switch: '<S2462>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hq = rtb_Switch5_h;
    }

    /* End of Logic: '<S2439>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S2439>/PARK_DATA_FD5_Time' */

    /* Merge: '<S76>/SR1N_b_PARK_DATA_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2439>/VeSR1N_b_PARK_DATA_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_PARK_DATA_FD5_Time_VeSR1N_b_PARK_DATA_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_l);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_PARK_DATA_FD5_Pkt' */
}

/* Model step function for TID76 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_PCU_FD_1_FD11_Time(void)
                                   /* Explicit Task: TESR1B_PCU_FD_1_FD11_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_PCU_FD_1_FD11_NewE;
    uint64 rtb_Switch5_f;
    uint16 rtb_Switch5_a;
    uint16 rtb_Switch5_cy;
    uint16 rtb_Switch5_d;
    uint16 rtb_Switch5_eq;
    uint16 rtb_Switch5_hc;
    uint16 rtb_Switch5_jx;
    uint16 rtb_Switch5_kcf;
    uint16 rtb_Switch5_l2;
    uint16 rtb_Switch5_lo;
    uint16 rtb_Switch5_ly;
    uint16 rtb_Switch5_on;
    uint16 rtb_Switch5_pj;
    uint8 rtb_Switch5_bo;
    uint8 rtb_Switch5_cg;
    uint8 rtb_Switch5_gz;
    uint8 rtb_Switch5_jl;
    uint8 rtb_Switch5_ku;
    uint8 rtb_Switch5_lsz;
    uint8 rtb_Switch5_o;
    boolean rtb_TmpSignalConversionAtVeSR_k;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_PCU_FD_1_FD11_Pkt' incorporates:
     *  SubSystem: '<S77>/PCU_FD_1_FD11_Time'
     */
    /* SignalConversion generated from: '<S2466>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S77>/SR1N_b_PCU_FD_1_FD11_NewEvent_merge'
     */
    rtb_VeSR1N_b_PCU_FD_1_FD11_NewE =
        Rte_IrvRead_SR1B_PCU_FD_1_FD11_Time_VeSR1N_b_PCU_FD_1_FD11_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S2466>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S77>/SR1N_b_PCU_FD_1_FD11_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_k =
        Rte_IrvRead_SR1B_PCU_FD_1_FD11_Time_VeSR1N_b_PCU_FD_1_FD11_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S2466>/PCU_FD_1_FD11_Time' incorporates:
     *  EnablePort: '<S2486>/Enable'
     */
    /* Logic: '<S2466>/Logical Operator1' incorporates:
     *  Constant: '<S2485>/Calib'
     */
    if (rtb_VeSR1N_b_PCU_FD_1_FD11_NewE && (KeSR1B_b_PCU_FD_1_FD11_Enbl))
    {
        /* Gain: '<S2486>/Gain2' incorporates:
         *  Constant: '<S2486>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_p = false;

        /* Logic: '<S2487>/Logical Operator' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_E2E_Faild'
         *  Logic: '<S2488>/Logical Operator'
         *  Logic: '<S2489>/Logical Operator'
         *  Logic: '<S2490>/Logical Operator'
         *  Logic: '<S2491>/Logical Operator'
         *  Logic: '<S2492>/Logical Operator'
         *  Logic: '<S2493>/Logical Operator'
         *  Logic: '<S2494>/Logical Operator'
         *  Logic: '<S2495>/Logical Operator'
         *  Logic: '<S2496>/Logical Operator'
         *  Logic: '<S2497>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_CRC_Fail) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_E2E_Fail));

        /* Switch: '<S2487>/Switch5' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_BoostConv_ReactorTemp_SNA_Faild'
         *  Logic: '<S2487>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BoostConv_ReactorTemp_))
        {
            /* Switch: '<S2487>/Switch5' incorporates:
             *  UnitDelay: '<S2487>/Unit Delay'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_av;
        }
        else
        {
            /* Switch: '<S2487>/Switch5' incorporates:
             *  DataStoreRead: '<S2486>/DataStore_VeSR1N_y_BoostConvRctrTemp_FD11'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.VeSR1N_y_BoostConvRctrTemp_FD11;
        }

        /* End of Switch: '<S2487>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_BoostConvRctrTemp_FD11' incorporates:
         *  DataTypeConversion: '<S2486>/Data Type Conversion'
         *  Switch: '<S2487>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_BoostConvRctrTemp_FD11_Value((((float32)
            rtb_Switch5_d) * 0.1F) - 40.0F);

        /* Switch: '<S2489>/Switch5' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_BoostConv_LowerIGBT_TempFltd_SNA_Faild'
         *  Logic: '<S2489>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BoostConv_LowerIGBT_Te))
        {
            /* Switch: '<S2489>/Switch5' incorporates:
             *  UnitDelay: '<S2489>/Unit Delay'
             */
            rtb_Switch5_pj = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_p22;
        }
        else
        {
            /* Switch: '<S2489>/Switch5' incorporates:
             *  DataStoreRead: '<S2486>/VeSR1N_y_BstConvLwrIGBT_TF_FD11'
             */
            rtb_Switch5_pj = SR1B_BLUEN_ac_DW.VeSR1N_y_BstConvLwrIGBT_TF_FD11;
        }

        /* End of Switch: '<S2489>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_BstConvLwrIGBT_TF_FD11' incorporates:
         *  DataTypeConversion: '<S2486>/Data Type Conversion1'
         *  Switch: '<S2489>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_BstConvLwrIGBT_TF_FD11_Value((((float32)
            rtb_Switch5_pj) * 0.1F) - 40.0F);

        /* Switch: '<S2492>/Switch5' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_Output_Torque_Limit_SNA_Faild'
         *  Logic: '<S2492>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_Output_Torque_Limit_SN))
        {
            /* Switch: '<S2492>/Switch5' incorporates:
             *  UnitDelay: '<S2492>/Unit Delay'
             */
            rtb_Switch5_a = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_h5s;
        }
        else
        {
            /* Switch: '<S2492>/Switch5' incorporates:
             *  DataStoreRead: '<S2486>/DataStore_VeSR1N_M_Output_Torque_Lim_FD11'
             */
            rtb_Switch5_a = SR1B_BLUEN_ac_DW.VeSR1N_M_Output_Torque_Lim_FD11;
        }

        /* End of Switch: '<S2492>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_Output_Torque_Lim_FD11' incorporates:
         *  DataTypeConversion: '<S2486>/Data Type Conversion10'
         *  Switch: '<S2492>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_Output_Torque_Lim_FD11_Value(((float32)
            rtb_Switch5_a) * 2.0F);

        /* Switch: '<S2493>/Switch5' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_Diagnostic_Code_SNA_Faild'
         *  Logic: '<S2493>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_Diagnostic_Code_SN))
        {
            /* Switch: '<S2493>/Switch5' incorporates:
             *  UnitDelay: '<S2493>/Unit Delay'
             */
            rtb_Switch5_eq = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mk;
        }
        else
        {
            /* Switch: '<S2493>/Switch5' incorporates:
             *  DataStoreRead: '<S2486>/DataStore_VeSR1N_d_PCU_Diag_Code_FD11'
             */
            rtb_Switch5_eq = SR1B_BLUEN_ac_DW.VeSR1N_d_PCU_Diag_Code_FD11;
        }

        /* End of Switch: '<S2493>/Switch5' */

        /* Outport: '<Root>/VeSR1B_d_PCU_Diag_Code_FD11' incorporates:
         *  DataTypeConversion: '<S2486>/Data Type Conversion11'
         */
        (void)Rte_Write_VeSR1B_d_PCU_Diag_Code_FD11_Value(rtb_Switch5_eq);

        /* Switch: '<S2503>/Switch5' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_E2E_Faild'
         *  Logic: '<S2503>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_E2E_Fail))
        {
            /* Switch: '<S2503>/Switch5' incorporates:
             *  UnitDelay: '<S2503>/Unit Delay'
             */
            rtb_Switch5_gz = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cb;
        }
        else
        {
            /* Switch: '<S2503>/Switch5' incorporates:
             *  DataStoreRead: '<S2486>/DataStore_VeSR1N_b_PCUDrvRdyCmpltnStsFD11'
             */
            rtb_Switch5_gz = SR1B_BLUEN_ac_DW.VeSR1N_b_PCUDrvRdyCmpltnStsFD11;
        }

        /* End of Switch: '<S2503>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PCUDrvRdyCmpltnStsFD11' incorporates:
         *  DataTypeConversion: '<S2486>/Data Type Conversion12'
         *  Switch: '<S2503>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PCUDrvRdyCmpltnStsFD11_Value(((sint32)
            rtb_Switch5_gz) != 0);

        /* Switch: '<S2494>/Switch5' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_Max_ChargePowerLmt_SNA_Faild'
         *  Logic: '<S2494>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_Max_ChargePowerLmt))
        {
            /* Switch: '<S2494>/Switch5' incorporates:
             *  UnitDelay: '<S2494>/Unit Delay'
             */
            rtb_Switch5_jx = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mum;
        }
        else
        {
            /* Switch: '<S2494>/Switch5' incorporates:
             *  DataStoreRead: '<S2486>/DataStore_VeSR1N_P_PCU_MaxChrgPwrLmt_FD11'
             */
            rtb_Switch5_jx = SR1B_BLUEN_ac_DW.VeSR1N_P_PCU_MaxChrgPwrLmt_FD11;
        }

        /* End of Switch: '<S2494>/Switch5' */

        /* Outport: '<Root>/VeSR1B_P_PCU_MaxChrgPwrLmt_FD11' incorporates:
         *  DataTypeConversion: '<S2486>/Data Type Conversion13'
         *  Switch: '<S2494>/Switch5'
         */
        (void)Rte_Write_VeSR1B_P_PCU_MaxChrgPwrLmt_FD11_Value(((float32)
            rtb_Switch5_jx) * 0.01F);

        /* Switch: '<S2495>/Switch5' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_Max_DischargePowerLmt_SNA_Faild'
         *  Logic: '<S2495>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_Max_DischargePower))
        {
            /* Switch: '<S2495>/Switch5' incorporates:
             *  UnitDelay: '<S2495>/Unit Delay'
             */
            rtb_Switch5_on = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pyq;
        }
        else
        {
            /* Switch: '<S2495>/Switch5' incorporates:
             *  DataStoreRead: '<S2486>/DataStore_VeSR1N_P_PCU_MaxDchaPwrLmt_FD11'
             */
            rtb_Switch5_on = SR1B_BLUEN_ac_DW.VeSR1N_P_PCU_MaxDchaPwrLmt_FD11;
        }

        /* End of Switch: '<S2495>/Switch5' */

        /* Outport: '<Root>/VeSR1B_P_PCU_MaxDchaPwrLmt_FD11' incorporates:
         *  DataTypeConversion: '<S2486>/Data Type Conversion14'
         *  Switch: '<S2495>/Switch5'
         */
        (void)Rte_Write_VeSR1B_P_PCU_MaxDchaPwrLmt_FD11_Value(((float32)
            rtb_Switch5_on) * 0.01F);

        /* Switch: '<S2496>/Switch5' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_Max_DischargePowerLmt_ShrTrm_SNA_Faild'
         *  Logic: '<S2496>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_Max_DischargePow_i))
        {
            /* Switch: '<S2496>/Switch5' incorporates:
             *  UnitDelay: '<S2496>/Unit Delay'
             */
            rtb_Switch5_ly = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kn;
        }
        else
        {
            /* Switch: '<S2496>/Switch5' incorporates:
             *  DataStoreRead: '<S2486>/DataStore_VeSR1N_P_PCU_MaxDchaPwrLmtShrTrmFD11'
             */
            rtb_Switch5_ly = SR1B_BLUEN_ac_DW.VeSR1N_P_PCU_MaxDchaPwrLmtShrTr;
        }

        /* End of Switch: '<S2496>/Switch5' */

        /* Outport: '<Root>/VeSR1B_P_PCU_MaxDchaPwrLmtShrTrmFD11' incorporates:
         *  DataTypeConversion: '<S2486>/Data Type Conversion15'
         *  Switch: '<S2496>/Switch5'
         */
        (void)Rte_Write_VeSR1B_P_PCU_MaxDchaPwrLmtShrTrmFD11_Value(((float32)
            rtb_Switch5_ly) * 0.01F);

        /* Switch: '<S2497>/Switch5' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_MaxBoostedVoltage_SNA_Faild'
         *  Logic: '<S2497>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_MaxBoostedVoltage_))
        {
            /* Switch: '<S2497>/Switch5' incorporates:
             *  UnitDelay: '<S2497>/Unit Delay'
             */
            rtb_Switch5_lo = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_h1c;
        }
        else
        {
            /* Switch: '<S2497>/Switch5' incorporates:
             *  DataStoreRead: '<S2486>/DataStore_VeSR1N_U_PCU_MaxBoostdVolt_FD11'
             */
            rtb_Switch5_lo = SR1B_BLUEN_ac_DW.VeSR1N_U_PCU_MaxBoostdVolt_FD11;
        }

        /* End of Switch: '<S2497>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_PCU_MaxBoostdVolt_FD11' incorporates:
         *  DataTypeConversion: '<S2486>/Data Type Conversion16'
         *  Switch: '<S2497>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_PCU_MaxBoostdVolt_FD11_Value((float32)
            rtb_Switch5_lo);

        /* Switch: '<S2504>/Switch5' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_E2E_Faild'
         *  Logic: '<S2504>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_E2E_Fail))
        {
            /* Switch: '<S2504>/Switch5' incorporates:
             *  UnitDelay: '<S2504>/Unit Delay'
             */
            rtb_Switch5_lsz = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_b4;
        }
        else
        {
            /* Switch: '<S2504>/Switch5' incorporates:
             *  DataStoreRead: '<S2486>/DataStore_VeSR1N_b_PCU_MIL_Request_FD11'
             */
            rtb_Switch5_lsz = SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_MIL_Request_FD11;
        }

        /* End of Switch: '<S2504>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PCU_MIL_Request_FD11' incorporates:
         *  DataTypeConversion: '<S2486>/Data Type Conversion17'
         *  Switch: '<S2504>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PCU_MIL_Request_FD11_Value(((sint32)
            rtb_Switch5_lsz) != 0);

        /* Switch: '<S2505>/Switch5' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_E2E_Faild'
         *  Logic: '<S2505>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_E2E_Fail))
        {
            /* Switch: '<S2505>/Switch5' incorporates:
             *  UnitDelay: '<S2505>/Unit Delay'
             */
            rtb_Switch5_bo = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_djw;
        }
        else
        {
            /* Switch: '<S2505>/Switch5' incorporates:
             *  DataStoreRead: '<S2486>/DataStore_VeSR1N_b_PCU_Tmp_StopFlag_FD11'
             */
            rtb_Switch5_bo = SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_Tmp_StopFlag_FD11;
        }

        /* End of Switch: '<S2505>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PCU_Tmp_StopFlag_FD11' incorporates:
         *  DataTypeConversion: '<S2486>/Data Type Conversion18'
         *  Switch: '<S2505>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PCU_Tmp_StopFlag_FD11_Value(((sint32)
            rtb_Switch5_bo) != 0);

        /* Switch: '<S2506>/Switch5' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_E2E_Faild'
         *  Logic: '<S2506>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_E2E_Fail))
        {
            /* Switch: '<S2506>/Switch5' incorporates:
             *  UnitDelay: '<S2506>/Unit Delay'
             */
            rtb_Switch5_o = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hw;
        }
        else
        {
            /* Switch: '<S2506>/Switch5' incorporates:
             *  DataStoreRead: '<S2486>/DataStore_VeSR1N_b_PinionOverspdWarn_FD11'
             */
            rtb_Switch5_o = SR1B_BLUEN_ac_DW.VeSR1N_b_PinionOverspdWarn_FD11;
        }

        /* End of Switch: '<S2506>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PinionOverspdWarn_FD11' incorporates:
         *  DataTypeConversion: '<S2486>/Data Type Conversion19'
         *  Switch: '<S2506>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PinionOverspdWarn_FD11_Value(((sint32)
            rtb_Switch5_o) != 0);

        /* Switch: '<S2488>/Switch5' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_BoostConv_UpperIGBT_TempFltd_SNA_Faild'
         *  Logic: '<S2488>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BoostConv_UpperIGBT_Te))
        {
            /* Switch: '<S2488>/Switch5' incorporates:
             *  UnitDelay: '<S2488>/Unit Delay'
             */
            rtb_Switch5_kcf = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hzh;
        }
        else
        {
            /* Switch: '<S2488>/Switch5' incorporates:
             *  DataStoreRead: '<S2486>/DataStore_VeSR1N_T_BstConvUprIGBT_TF_FD11'
             */
            rtb_Switch5_kcf = SR1B_BLUEN_ac_DW.VeSR1N_T_BstConvUprIGBT_TF_FD11;
        }

        /* End of Switch: '<S2488>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_BstConvUprIGBT_TF_FD11' incorporates:
         *  DataTypeConversion: '<S2486>/Data Type Conversion2'
         *  Switch: '<S2488>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_BstConvUprIGBT_TF_FD11_Value((((float32)
            rtb_Switch5_kcf) * 0.1F) - 40.0F);

        /* Switch: '<S2490>/Switch5' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_BoostConverter_Current_SNA_Faild'
         *  Logic: '<S2490>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BoostConverter_Current))
        {
            /* Switch: '<S2490>/Switch5' incorporates:
             *  UnitDelay: '<S2490>/Unit Delay'
             */
            rtb_Switch5_hc = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oi;
        }
        else
        {
            /* Switch: '<S2490>/Switch5' incorporates:
             *  DataStoreRead: '<S2486>/DataStore_VeSR1N_I_BoostCnvrtr_Curr_FD11'
             */
            rtb_Switch5_hc = SR1B_BLUEN_ac_DW.VeSR1N_I_BoostCnvrtr_Curr_FD11;
        }

        /* End of Switch: '<S2490>/Switch5' */

        /* Outport: '<Root>/VeSR1B_I_BoostCnvrtr_Curr_FD11' incorporates:
         *  DataTypeConversion: '<S2486>/Data Type Conversion3'
         *  Switch: '<S2490>/Switch5'
         */
        (void)Rte_Write_VeSR1B_I_BoostCnvrtr_Curr_FD11_Value((((float32)
            rtb_Switch5_hc) * 0.1F) - 1638.3F);

        /* Switch: '<S2498>/Switch5' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_E2E_Faild'
         *  Logic: '<S2498>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_E2E_Fail))
        {
            /* Switch: '<S2498>/Switch5' incorporates:
             *  UnitDelay: '<S2498>/Unit Delay'
             */
            rtb_Switch5_l2 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f3;
        }
        else
        {
            /* Switch: '<S2498>/Switch5' incorporates:
             *  DataStoreRead: '<S2486>/DataStore_VeSR1N_d_BoostCnvrDrteReasnFD11'
             */
            rtb_Switch5_l2 = SR1B_BLUEN_ac_DW.VeSR1N_d_BoostCnvrDrteReasnFD11;
        }

        /* End of Switch: '<S2498>/Switch5' */

        /* Outport: '<Root>/VeSR1B_d_BoostCnvrDrteReasnFD11' incorporates:
         *  DataTypeConversion: '<S2486>/Data Type Conversion4'
         *  Switch: '<S2498>/Switch5'
         */
        (void)Rte_Write_VeSR1B_d_BoostCnvrDrteReasnFD11_Value(rtb_Switch5_l2);

        /* Switch: '<S2499>/Switch5' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_E2E_Faild'
         *  Logic: '<S2499>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_E2E_Fail))
        {
            /* Switch: '<S2499>/Switch5' incorporates:
             *  UnitDelay: '<S2499>/Unit Delay'
             */
            rtb_Switch5_jl = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bmi;
        }
        else
        {
            /* Switch: '<S2499>/Switch5' incorporates:
             *  DataStoreRead: '<S2486>/DataStore_VeSR1N_y_BoostCnvrFailrSts_FD11'
             */
            rtb_Switch5_jl = SR1B_BLUEN_ac_DW.VeSR1N_y_BoostCnvrFailrSts_FD11;
        }

        /* End of Switch: '<S2499>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_BoostCnvrFailrSts_FD11' incorporates:
         *  DataTypeConversion: '<S2486>/Data Type Conversion5'
         *  Switch: '<S2499>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_BoostCnvrFailrSts_FD11_Value(rtb_Switch5_jl);

        /* Switch: '<S2500>/Switch5' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_E2E_Faild'
         *  Logic: '<S2500>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_E2E_Fail))
        {
            /* Switch: '<S2500>/Switch5' incorporates:
             *  UnitDelay: '<S2500>/Unit Delay'
             */
            rtb_Switch5_cy = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pu;
        }
        else
        {
            /* Switch: '<S2500>/Switch5' incorporates:
             *  DataStoreRead: '<S2486>/DataStore_VeSR1N_d_Cntr_PCU_FD_1_FD11'
             */
            rtb_Switch5_cy = SR1B_BLUEN_ac_DW.VeSR1N_d_Cntr_PCU_FD_1_FD11;
        }

        /* End of Switch: '<S2500>/Switch5' */

        /* Outport: '<Root>/VeSR1B_d_Cntr_PCU_FD_1_FD11' incorporates:
         *  DataTypeConversion: '<S2486>/Data Type Conversion6'
         */
        (void)Rte_Write_VeSR1B_d_Cntr_PCU_FD_1_FD11_Value(rtb_Switch5_cy);

        /* Switch: '<S2501>/Switch5' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_E2E_Faild'
         *  Logic: '<S2501>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_E2E_Fail))
        {
            /* Switch: '<S2501>/Switch5' incorporates:
             *  UnitDelay: '<S2501>/Unit Delay'
             */
            rtb_Switch5_cg = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_be4;
        }
        else
        {
            /* Switch: '<S2501>/Switch5' incorporates:
             *  DataStoreRead: '<S2486>/DataStore_VeSR1N_b_DMPI_OilTemperatureSts_FD11'
             */
            rtb_Switch5_cg = SR1B_BLUEN_ac_DW.VeSR1N_b_DMPI_OilTemperatureSts;
        }

        /* End of Switch: '<S2501>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_DMPI_OilTemperatureSts_FD11' incorporates:
         *  DataTypeConversion: '<S2486>/Data Type Conversion7'
         *  Switch: '<S2501>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_DMPI_OilTemperatureSts_FD11_Value(((sint32)
            rtb_Switch5_cg) != 0);

        /* Switch: '<S2491>/Switch5' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_DMPI_TransmissionTemperature_SNA_Faild'
         *  Logic: '<S2491>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_DMPI_TransmissionTempe))
        {
            /* Switch: '<S2491>/Switch5' incorporates:
             *  UnitDelay: '<S2491>/Unit Delay'
             */
            rtb_Switch5_ku = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_avm;
        }
        else
        {
            /* Switch: '<S2491>/Switch5' incorporates:
             *  DataStoreRead: '<S2486>/DataStore_VeSR1N_b_DMPI_TransmissionTemp_FD11'
             */
            rtb_Switch5_ku = SR1B_BLUEN_ac_DW.VeSR1N_b_DMPI_TransmissionTemp_;
        }

        /* End of Switch: '<S2491>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_DMPI_TransmissionTemp_FD11' incorporates:
         *  DataTypeConversion: '<S2486>/Data Type Conversion8'
         *  Switch: '<S2491>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_DMPI_TransmissionTemp_FD11_Value((((float32)
            rtb_Switch5_ku) * 3.0F) - 40.0F);

        /* Switch: '<S2502>/Switch5' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_CRC_Failg'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_E2E_Faild'
         *  Logic: '<S2502>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_CRC_Fail) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_E2E_Fail))
        {
            /* Switch: '<S2502>/Switch5' incorporates:
             *  UnitDelay: '<S2502>/Unit Delay'
             */
            rtb_Switch5_f = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_a;
        }
        else
        {
            /* Switch: '<S2502>/Switch5' incorporates:
             *  DataStoreRead: '<S2486>/DataStore_VeSR1N_h_MAC_PCU_FD_1_FD11'
             */
            rtb_Switch5_f = SR1B_BLUEN_ac_DW.VeSR1N_h_MAC_PCU_FD_1_FD11;
        }

        /* End of Switch: '<S2502>/Switch5' */

        /* Outport: '<Root>/VeSR1B_h_MAC_PCU_FD_1_FD11' incorporates:
         *  DataTypeConversion: '<S2486>/Data Type Conversion9'
         *  Switch: '<S2502>/Switch5'
         */
        (void)Rte_Write_VeSR1B_h_MAC_PCU_FD_1_FD11_Value(rtb_Switch5_f);

        /* Outport: '<Root>/VeSR1B_y_BoostConvRctrTemp_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_BoostConv_ReactorTemp_SNA_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_MC_Faild'
         *  Product: '<S2487>/Product'
         *  Product: '<S2487>/Product1'
         *  Product: '<S2487>/Product2'
         *  Product: '<S2487>/Product3'
         *  Product: '<S2487>/Product4'
         *  Sum: '<S2487>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BoostConvRctrTemp_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_CRC_Fa_j ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BoostConv_ReactorTemp_
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BstConvUprIGBT_TF_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_BoostConv_UpperIGBT_TempFltd_SNA_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_MC_Faild'
         *  Product: '<S2488>/Product'
         *  Product: '<S2488>/Product1'
         *  Product: '<S2488>/Product2'
         *  Product: '<S2488>/Product3'
         *  Product: '<S2488>/Product4'
         *  Sum: '<S2488>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BstConvUprIGBT_TF_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_CRC_Fa_j ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BoostConv_UpperIGBT_Te
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BstConvLwrIGBT_TF_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_BoostConv_LowerIGBT_TempFltd_SNA_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_MC_Faild'
         *  Product: '<S2489>/Product'
         *  Product: '<S2489>/Product1'
         *  Product: '<S2489>/Product2'
         *  Product: '<S2489>/Product3'
         *  Product: '<S2489>/Product4'
         *  Sum: '<S2489>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BstConvLwrIGBT_TF_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_CRC_Fa_j ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BoostConv_LowerIGBT_Te
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BoostCnvrtr_Curr_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_BoostConverter_Current_SNA_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_MC_Faild'
         *  Product: '<S2490>/Product'
         *  Product: '<S2490>/Product1'
         *  Product: '<S2490>/Product2'
         *  Product: '<S2490>/Product3'
         *  Product: '<S2490>/Product4'
         *  Sum: '<S2490>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BoostCnvrtr_Curr_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_CRC_Fa_j ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_BoostConverter_Current
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_DMPI_TransmissionTemp_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_DMPI_TransmissionTemperature_SNA_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_MC_Faild'
         *  Product: '<S2491>/Product'
         *  Product: '<S2491>/Product1'
         *  Product: '<S2491>/Product2'
         *  Product: '<S2491>/Product3'
         *  Product: '<S2491>/Product4'
         *  Sum: '<S2491>/Add'
         */
        (void)Rte_Write_VeSR1B_y_DMPI_TransmissionTemp_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_CRC_Fa_j ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_DMPI_TransmissionTempe
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_Output_Torque_Lim_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_Output_Torque_Limit_SNA_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_MC_Faild'
         *  Product: '<S2492>/Product'
         *  Product: '<S2492>/Product1'
         *  Product: '<S2492>/Product2'
         *  Product: '<S2492>/Product3'
         *  Product: '<S2492>/Product4'
         *  Sum: '<S2492>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Output_Torque_Lim_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_CRC_Fa_j ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_Output_Torque_Limit_SN
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PCU_Diag_Code_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_Diagnostic_Code_SNA_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_MC_Faild'
         *  Product: '<S2493>/Product'
         *  Product: '<S2493>/Product1'
         *  Product: '<S2493>/Product2'
         *  Product: '<S2493>/Product3'
         *  Product: '<S2493>/Product4'
         *  Sum: '<S2493>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PCU_Diag_Code_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_CRC_Fa_j ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_Diagnostic_Code_SN
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PCU_MaxChrgPwrLmt_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_MC_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_Max_ChargePowerLmt_SNA_Faild'
         *  Product: '<S2494>/Product'
         *  Product: '<S2494>/Product1'
         *  Product: '<S2494>/Product2'
         *  Product: '<S2494>/Product3'
         *  Product: '<S2494>/Product4'
         *  Sum: '<S2494>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PCU_MaxChrgPwrLmt_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_CRC_Fa_j ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_Max_ChargePowerLmt
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PCU_MaxDchaPwrLmt_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_MC_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_Max_DischargePowerLmt_SNA_Faild'
         *  Product: '<S2495>/Product'
         *  Product: '<S2495>/Product1'
         *  Product: '<S2495>/Product2'
         *  Product: '<S2495>/Product3'
         *  Product: '<S2495>/Product4'
         *  Sum: '<S2495>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PCU_MaxDchaPwrLmt_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_CRC_Fa_j ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_Max_DischargePower
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PCU_MaxDchaPwrLmtShrTrmFD11_SigSts' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_MC_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_Max_DischargePowerLmt_ShrTrm_SNA_Faild'
         *  Product: '<S2496>/Product'
         *  Product: '<S2496>/Product1'
         *  Product: '<S2496>/Product2'
         *  Product: '<S2496>/Product3'
         *  Product: '<S2496>/Product4'
         *  Sum: '<S2496>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PCU_MaxDchaPwrLmtShrTrmFD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_CRC_Fa_j ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_Max_DischargePow_i
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PCU_MaxBoostdVolt_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_MC_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_MaxBoostedVoltage_SNA_Faild'
         *  Product: '<S2497>/Product'
         *  Product: '<S2497>/Product1'
         *  Product: '<S2497>/Product2'
         *  Product: '<S2497>/Product3'
         *  Product: '<S2497>/Product4'
         *  Sum: '<S2497>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PCU_MaxBoostdVolt_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_CRC_Fa_j ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_MC_Faild ? 1 : 0) * 2))))
               + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) *
            4)))) + ((uint32)((sint32)
                              ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_MaxBoostedVoltage_
                                ? 1 : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_E2E_Fail ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BoostCnvrDrteReasnFD11_SigSts' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_MC_Faild'
         *  Product: '<S2498>/Product'
         *  Product: '<S2498>/Product1'
         *  Product: '<S2498>/Product2'
         *  Product: '<S2498>/Product4'
         *  Sum: '<S2498>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BoostCnvrDrteReasnFD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_CRC_Fa_j ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_MC_Faild ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_E2E_Fail ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BoostCnvrFailrSts_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_MC_Faild'
         *  Product: '<S2499>/Product'
         *  Product: '<S2499>/Product1'
         *  Product: '<S2499>/Product2'
         *  Product: '<S2499>/Product4'
         *  Sum: '<S2499>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BoostCnvrFailrSts_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_CRC_Fa_j ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_MC_Faild ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_E2E_Fail ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_Cntr_PCU_FD_1_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_MC_Faild'
         *  Product: '<S2500>/Product'
         *  Product: '<S2500>/Product1'
         *  Product: '<S2500>/Product2'
         *  Product: '<S2500>/Product4'
         *  Sum: '<S2500>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Cntr_PCU_FD_1_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_CRC_Fa_j ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_MC_Faild ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_E2E_Fail ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_DMPI_OilTemperatureSts_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_MC_Faild'
         *  Product: '<S2501>/Product'
         *  Product: '<S2501>/Product1'
         *  Product: '<S2501>/Product2'
         *  Product: '<S2501>/Product4'
         *  Sum: '<S2501>/Add'
         */
        (void)Rte_Write_VeSR1B_y_DMPI_OilTemperatureSts_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_CRC_Fa_j ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_MC_Faild ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_E2E_Fail ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MAC_PCU_FD_1_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_MC_Faild'
         *  Product: '<S2502>/Product'
         *  Product: '<S2502>/Product1'
         *  Product: '<S2502>/Product2'
         *  Product: '<S2502>/Product4'
         *  Sum: '<S2502>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MAC_PCU_FD_1_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_CRC_Fa_j ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_MC_Faild ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_E2E_Fail ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PCUDrvRdyCmpltnStsFD11_SigSts' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_MC_Faild'
         *  Product: '<S2503>/Product'
         *  Product: '<S2503>/Product1'
         *  Product: '<S2503>/Product2'
         *  Product: '<S2503>/Product4'
         *  Sum: '<S2503>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PCUDrvRdyCmpltnStsFD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_CRC_Fa_j ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_MC_Faild ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_E2E_Fail ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PCU_MIL_Request_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_MC_Faild'
         *  Product: '<S2504>/Product'
         *  Product: '<S2504>/Product1'
         *  Product: '<S2504>/Product2'
         *  Product: '<S2504>/Product4'
         *  Sum: '<S2504>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PCU_MIL_Request_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_CRC_Fa_j ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_MC_Faild ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_E2E_Fail ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PCU_Tmp_StopFlag_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_MC_Faild'
         *  Product: '<S2505>/Product'
         *  Product: '<S2505>/Product1'
         *  Product: '<S2505>/Product2'
         *  Product: '<S2505>/Product4'
         *  Sum: '<S2505>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PCU_Tmp_StopFlag_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_CRC_Fa_j ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_MC_Faild ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_E2E_Fail ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PinionOverspdWarn_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_CRC_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_E2E_Faild'
         *  DataStoreRead: '<S2486>/VeSR1N_b_PCU_FD_1_FD11_MC_Faild'
         *  Product: '<S2506>/Product'
         *  Product: '<S2506>/Product1'
         *  Product: '<S2506>/Product2'
         *  Product: '<S2506>/Product4'
         *  Sum: '<S2506>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PinionOverspdWarn_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_CRC_Fa_j ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_MC_Faild ? 1 : 0) * 2))))
              + ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_k ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_E2E_Fail ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S2487>/Unit Delay' incorporates:
         *  Switch: '<S2487>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_av = rtb_Switch5_d;

        /* Update for UnitDelay: '<S2489>/Unit Delay' incorporates:
         *  Switch: '<S2489>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_p22 = rtb_Switch5_pj;

        /* Update for UnitDelay: '<S2492>/Unit Delay' incorporates:
         *  Switch: '<S2492>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_h5s = rtb_Switch5_a;

        /* Update for UnitDelay: '<S2493>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mk = rtb_Switch5_eq;

        /* Update for UnitDelay: '<S2503>/Unit Delay' incorporates:
         *  Switch: '<S2503>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cb = rtb_Switch5_gz;

        /* Update for UnitDelay: '<S2494>/Unit Delay' incorporates:
         *  Switch: '<S2494>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mum = rtb_Switch5_jx;

        /* Update for UnitDelay: '<S2495>/Unit Delay' incorporates:
         *  Switch: '<S2495>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pyq = rtb_Switch5_on;

        /* Update for UnitDelay: '<S2496>/Unit Delay' incorporates:
         *  Switch: '<S2496>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kn = rtb_Switch5_ly;

        /* Update for UnitDelay: '<S2497>/Unit Delay' incorporates:
         *  Switch: '<S2497>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_h1c = rtb_Switch5_lo;

        /* Update for UnitDelay: '<S2504>/Unit Delay' incorporates:
         *  Switch: '<S2504>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_b4 = rtb_Switch5_lsz;

        /* Update for UnitDelay: '<S2505>/Unit Delay' incorporates:
         *  Switch: '<S2505>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_djw = rtb_Switch5_bo;

        /* Update for UnitDelay: '<S2506>/Unit Delay' incorporates:
         *  Switch: '<S2506>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hw = rtb_Switch5_o;

        /* Update for UnitDelay: '<S2488>/Unit Delay' incorporates:
         *  Switch: '<S2488>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hzh = rtb_Switch5_kcf;

        /* Update for UnitDelay: '<S2490>/Unit Delay' incorporates:
         *  Switch: '<S2490>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oi = rtb_Switch5_hc;

        /* Update for UnitDelay: '<S2498>/Unit Delay' incorporates:
         *  Switch: '<S2498>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f3 = rtb_Switch5_l2;

        /* Update for UnitDelay: '<S2499>/Unit Delay' incorporates:
         *  Switch: '<S2499>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bmi = rtb_Switch5_jl;

        /* Update for UnitDelay: '<S2500>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pu = rtb_Switch5_cy;

        /* Update for UnitDelay: '<S2501>/Unit Delay' incorporates:
         *  Switch: '<S2501>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_be4 = rtb_Switch5_cg;

        /* Update for UnitDelay: '<S2491>/Unit Delay' incorporates:
         *  Switch: '<S2491>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_avm = rtb_Switch5_ku;

        /* Update for UnitDelay: '<S2502>/Unit Delay' incorporates:
         *  Switch: '<S2502>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_a = rtb_Switch5_f;
    }

    /* End of Logic: '<S2466>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S2466>/PCU_FD_1_FD11_Time' */

    /* Merge: '<S77>/SR1N_b_PCU_FD_1_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2466>/VeSR1N_b_PCU_FD_1_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_PCU_FD_1_FD11_Time_VeSR1N_b_PCU_FD_1_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_p);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_PCU_FD_1_FD11_Pkt' */
}

/* Model step function for TID77 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_PCU_FD_1_FD5_Time(void)
                                    /* Explicit Task: TESR1B_PCU_FD_1_FD5_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_PCU_FD_1_FD5_NewEv;
    uint64 rtb_Switch5_pv;
    uint16 rtb_Switch5_ck;
    uint16 rtb_Switch5_d5;
    uint16 rtb_Switch5_de;
    uint16 rtb_Switch5_f;
    uint16 rtb_Switch5_fin;
    uint16 rtb_Switch5_h;
    uint16 rtb_Switch5_hk;
    uint16 rtb_Switch5_hp;
    uint16 rtb_Switch5_hve;
    uint16 rtb_Switch5_id0;
    uint16 rtb_Switch5_l3;
    uint16 rtb_Switch5_o;
    uint8 rtb_Switch5_a;
    uint8 rtb_Switch5_ad;
    uint8 rtb_Switch5_bj;
    uint8 rtb_Switch5_d1;
    uint8 rtb_Switch5_fp;
    uint8 rtb_Switch5_ks;
    uint8 rtb_Switch5_oq;
    boolean rtb_TmpSignalConversionAtVeSR_m;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_PCU_FD_1_FD5_Pkt' incorporates:
     *  SubSystem: '<S78>/PCU_FD_1_FD5_Time'
     */
    /* SignalConversion generated from: '<S2509>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S78>/SR1N_b_PCU_FD_1_FD5_NewEvent_merge'
     */
    rtb_VeSR1N_b_PCU_FD_1_FD5_NewEv =
        Rte_IrvRead_SR1B_PCU_FD_1_FD5_Time_VeSR1N_b_PCU_FD_1_FD5_NewEvent_write_IRV
        ();

    /* SignalConversion generated from: '<S2509>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S78>/SR1N_b_PCU_FD_1_FD5_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_m =
        Rte_IrvRead_SR1B_PCU_FD_1_FD5_Time_VeSR1N_b_PCU_FD_1_FD5_MM_Faild_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S2509>/PCU_FD_1_FD5_Time' incorporates:
     *  EnablePort: '<S2529>/Enable'
     */
    /* Logic: '<S2509>/Logical Operator1' incorporates:
     *  Constant: '<S2528>/Calib'
     */
    if (rtb_VeSR1N_b_PCU_FD_1_FD5_NewEv && (KeSR1B_b_PCU_FD_1_FD5_Enbl))
    {
        /* Gain: '<S2529>/Gain2' incorporates:
         *  Constant: '<S2529>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_c = false;

        /* Logic: '<S2530>/Logical Operator' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_CRC_Failg'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_E2E_Faild'
         *  Logic: '<S2531>/Logical Operator'
         *  Logic: '<S2532>/Logical Operator'
         *  Logic: '<S2533>/Logical Operator'
         *  Logic: '<S2534>/Logical Operator'
         *  Logic: '<S2535>/Logical Operator'
         *  Logic: '<S2536>/Logical Operator'
         *  Logic: '<S2537>/Logical Operator'
         *  Logic: '<S2538>/Logical Operator'
         *  Logic: '<S2539>/Logical Operator'
         *  Logic: '<S2540>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_CRC_Failg) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_E2E_Faild));

        /* Switch: '<S2530>/Switch5' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_BoostConv_ReactorTemp_SNA_Faild'
         *  Logic: '<S2530>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BoostConv_ReactorTem_n))
        {
            /* Switch: '<S2530>/Switch5' incorporates:
             *  UnitDelay: '<S2530>/Unit Delay'
             */
            rtb_Switch5_id0 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_me;
        }
        else
        {
            /* Switch: '<S2530>/Switch5' incorporates:
             *  DataStoreRead: '<S2529>/DataStore_VeSR1N_y_BoostConvReactrTempFD5'
             */
            rtb_Switch5_id0 = SR1B_BLUEN_ac_DW.VeSR1N_y_BoostConvReactrTempFD5;
        }

        /* End of Switch: '<S2530>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_BoostConvReactrTempFD5' incorporates:
         *  DataTypeConversion: '<S2529>/Data Type Conversion'
         *  Switch: '<S2530>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_BoostConvReactrTempFD5_Value((((float32)
            rtb_Switch5_id0) * 0.1F) - 40.0F);

        /* Switch: '<S2532>/Switch5' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_BoostConv_LowerIGBT_TempFltd_SNA_Faild'
         *  Logic: '<S2532>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BoostConv_LowerIGBT__m))
        {
            /* Switch: '<S2532>/Switch5' incorporates:
             *  UnitDelay: '<S2532>/Unit Delay'
             */
            rtb_Switch5_de = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jq;
        }
        else
        {
            /* Switch: '<S2532>/Switch5' incorporates:
             *  DataStoreRead: '<S2529>/VeSR1N_y_BstConvLorIGBT_TF_FD5'
             */
            rtb_Switch5_de = SR1B_BLUEN_ac_DW.VeSR1N_y_BstConvLorIGBT_TF_FD5;
        }

        /* End of Switch: '<S2532>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_BstConvLorIGBT_TF_FD5' incorporates:
         *  DataTypeConversion: '<S2529>/Data Type Conversion1'
         *  Switch: '<S2532>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_BstConvLorIGBT_TF_FD5_Value((((float32)
            rtb_Switch5_de) * 0.1F) - 40.0F);

        /* Switch: '<S2535>/Switch5' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_Output_Torque_Limit_SNA_Faild'
         *  Logic: '<S2535>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_Output_Torque_Limit__o))
        {
            /* Switch: '<S2535>/Switch5' incorporates:
             *  UnitDelay: '<S2535>/Unit Delay'
             */
            rtb_Switch5_hk = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ik;
        }
        else
        {
            /* Switch: '<S2535>/Switch5' incorporates:
             *  DataStoreRead: '<S2529>/DataStore_VeSR1N_M_OutputTorque_Limit_FD5'
             */
            rtb_Switch5_hk = SR1B_BLUEN_ac_DW.VeSR1N_M_OutputTorque_Limit_FD5;
        }

        /* End of Switch: '<S2535>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_OutputTorque_Limit_FD5' incorporates:
         *  DataTypeConversion: '<S2529>/Data Type Conversion10'
         *  Switch: '<S2535>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_OutputTorque_Limit_FD5_Value(((float32)
            rtb_Switch5_hk) * 2.0F);

        /* Switch: '<S2536>/Switch5' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_Diagnostic_Code_SNA_Faild'
         *  Logic: '<S2536>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_Diagnostic_Code__e))
        {
            /* Switch: '<S2536>/Switch5' incorporates:
             *  UnitDelay: '<S2536>/Unit Delay'
             */
            rtb_Switch5_fin = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hz;
        }
        else
        {
            /* Switch: '<S2536>/Switch5' incorporates:
             *  DataStoreRead: '<S2529>/DataStore_VeSR1N_d_PCU_DiagnosticCode_FD5'
             */
            rtb_Switch5_fin = SR1B_BLUEN_ac_DW.VeSR1N_d_PCU_DiagnosticCode_FD5;
        }

        /* End of Switch: '<S2536>/Switch5' */

        /* Outport: '<Root>/VeSR1B_d_PCU_DiagnosticCode_FD5' incorporates:
         *  DataTypeConversion: '<S2529>/Data Type Conversion11'
         */
        (void)Rte_Write_VeSR1B_d_PCU_DiagnosticCode_FD5_Value(rtb_Switch5_fin);

        /* Switch: '<S2546>/Switch5' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_CRC_Failg'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_E2E_Faild'
         *  Logic: '<S2546>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_E2E_Faild))
        {
            /* Switch: '<S2546>/Switch5' incorporates:
             *  UnitDelay: '<S2546>/Unit Delay'
             */
            rtb_Switch5_a = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pn;
        }
        else
        {
            /* Switch: '<S2546>/Switch5' incorporates:
             *  DataStoreRead: '<S2529>/DataStore_VeSR1N_b_PCU_DrvRdyCmpltnStsFD5'
             */
            rtb_Switch5_a = SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_DrvRdyCmpltnStsFD5;
        }

        /* End of Switch: '<S2546>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PCU_DrvRdyCmpltnStsFD5' incorporates:
         *  DataTypeConversion: '<S2529>/Data Type Conversion12'
         *  Switch: '<S2546>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PCU_DrvRdyCmpltnStsFD5_Value(((sint32)
            rtb_Switch5_a) != 0);

        /* Switch: '<S2537>/Switch5' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_Max_ChargePowerLmt_SNA_Faild'
         *  Logic: '<S2537>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_Max_ChargePowerL_p))
        {
            /* Switch: '<S2537>/Switch5' incorporates:
             *  UnitDelay: '<S2537>/Unit Delay'
             */
            rtb_Switch5_f = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bj;
        }
        else
        {
            /* Switch: '<S2537>/Switch5' incorporates:
             *  DataStoreRead: '<S2529>/DataStore_VeSR1N_P_PCU_MaxChrgPwrLmt_FD5'
             */
            rtb_Switch5_f = SR1B_BLUEN_ac_DW.VeSR1N_P_PCU_MaxChrgPwrLmt_FD5;
        }

        /* End of Switch: '<S2537>/Switch5' */

        /* Outport: '<Root>/VeSR1B_P_PCU_MaxChrgPwrLmt_FD5' incorporates:
         *  DataTypeConversion: '<S2529>/Data Type Conversion13'
         *  Switch: '<S2537>/Switch5'
         */
        (void)Rte_Write_VeSR1B_P_PCU_MaxChrgPwrLmt_FD5_Value(((float32)
            rtb_Switch5_f) * 0.01F);

        /* Switch: '<S2538>/Switch5' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_Max_DischargePowerLmt_SNA_Faild'
         *  Logic: '<S2538>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_Max_DischargePow_a))
        {
            /* Switch: '<S2538>/Switch5' incorporates:
             *  UnitDelay: '<S2538>/Unit Delay'
             */
            rtb_Switch5_ck = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_b5;
        }
        else
        {
            /* Switch: '<S2538>/Switch5' incorporates:
             *  DataStoreRead: '<S2529>/DataStore_VeSR1N_P_PCU_Max_DchaPwrLmt_FD5'
             */
            rtb_Switch5_ck = SR1B_BLUEN_ac_DW.VeSR1N_P_PCU_Max_DchaPwrLmt_FD5;
        }

        /* End of Switch: '<S2538>/Switch5' */

        /* Outport: '<Root>/VeSR1B_P_PCU_Max_DchaPwrLmt_FD5' incorporates:
         *  DataTypeConversion: '<S2529>/Data Type Conversion14'
         *  Switch: '<S2538>/Switch5'
         */
        (void)Rte_Write_VeSR1B_P_PCU_Max_DchaPwrLmt_FD5_Value(((float32)
            rtb_Switch5_ck) * 0.01F);

        /* Switch: '<S2539>/Switch5' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_Max_DischargePowerLmt_ShrTrm_SNA_Faild'
         *  Logic: '<S2539>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_Max_DischargePow_b))
        {
            /* Switch: '<S2539>/Switch5' incorporates:
             *  UnitDelay: '<S2539>/Unit Delay'
             */
            rtb_Switch5_hve = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ekb;
        }
        else
        {
            /* Switch: '<S2539>/Switch5' incorporates:
             *  DataStoreRead: '<S2529>/DataStore_VeSR1N_P_PCU_MaxDchaPwrLmtShrTrm_FD5'
             */
            rtb_Switch5_hve = SR1B_BLUEN_ac_DW.VeSR1N_P_PCU_MaxDchaPwrLmtShr_g;
        }

        /* End of Switch: '<S2539>/Switch5' */

        /* Outport: '<Root>/VeSR1B_P_PCU_MaxDchaPwrLmtShrTrm_FD5' incorporates:
         *  DataTypeConversion: '<S2529>/Data Type Conversion15'
         *  Switch: '<S2539>/Switch5'
         */
        (void)Rte_Write_VeSR1B_P_PCU_MaxDchaPwrLmtShrTrm_FD5_Value(((float32)
            rtb_Switch5_hve) * 0.01F);

        /* Switch: '<S2540>/Switch5' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_MaxBoostedVoltage_SNA_Faild'
         *  Logic: '<S2540>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_MaxBoostedVoltag_e))
        {
            /* Switch: '<S2540>/Switch5' incorporates:
             *  UnitDelay: '<S2540>/Unit Delay'
             */
            rtb_Switch5_d5 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_a1t;
        }
        else
        {
            /* Switch: '<S2540>/Switch5' incorporates:
             *  DataStoreRead: '<S2529>/DataStore_VeSR1N_U_PCU_MaxBoostedVolt_FD5'
             */
            rtb_Switch5_d5 = SR1B_BLUEN_ac_DW.VeSR1N_U_PCU_MaxBoostedVolt_FD5;
        }

        /* End of Switch: '<S2540>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_PCU_MaxBoostedVolt_FD5' incorporates:
         *  DataTypeConversion: '<S2529>/Data Type Conversion16'
         *  Switch: '<S2540>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_PCU_MaxBoostedVolt_FD5_Value((float32)
            rtb_Switch5_d5);

        /* Switch: '<S2547>/Switch5' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_CRC_Failg'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_E2E_Faild'
         *  Logic: '<S2547>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_E2E_Faild))
        {
            /* Switch: '<S2547>/Switch5' incorporates:
             *  UnitDelay: '<S2547>/Unit Delay'
             */
            rtb_Switch5_bj = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jas;
        }
        else
        {
            /* Switch: '<S2547>/Switch5' incorporates:
             *  DataStoreRead: '<S2529>/DataStore_VeSR1N_b_PCU_MIL_Request_FD5'
             */
            rtb_Switch5_bj = SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_MIL_Request_FD5;
        }

        /* End of Switch: '<S2547>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PCU_MIL_Request_FD5' incorporates:
         *  DataTypeConversion: '<S2529>/Data Type Conversion17'
         *  Switch: '<S2547>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PCU_MIL_Request_FD5_Value(((sint32)
            rtb_Switch5_bj) != 0);

        /* Switch: '<S2548>/Switch5' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_CRC_Failg'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_E2E_Faild'
         *  Logic: '<S2548>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_E2E_Faild))
        {
            /* Switch: '<S2548>/Switch5' incorporates:
             *  UnitDelay: '<S2548>/Unit Delay'
             */
            rtb_Switch5_fp = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jy;
        }
        else
        {
            /* Switch: '<S2548>/Switch5' incorporates:
             *  DataStoreRead: '<S2529>/DataStore_VeSR1N_b_PCU_Tmp_Stop_Flag_FD5'
             */
            rtb_Switch5_fp = SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_Tmp_Stop_Flag_FD5;
        }

        /* End of Switch: '<S2548>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PCU_Tmp_Stop_Flag_FD5' incorporates:
         *  DataTypeConversion: '<S2529>/Data Type Conversion18'
         *  Switch: '<S2548>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PCU_Tmp_Stop_Flag_FD5_Value(((sint32)
            rtb_Switch5_fp) != 0);

        /* Switch: '<S2549>/Switch5' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_CRC_Failg'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_E2E_Faild'
         *  Logic: '<S2549>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_E2E_Faild))
        {
            /* Switch: '<S2549>/Switch5' incorporates:
             *  UnitDelay: '<S2549>/Unit Delay'
             */
            rtb_Switch5_d1 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hv;
        }
        else
        {
            /* Switch: '<S2549>/Switch5' incorporates:
             *  DataStoreRead: '<S2529>/DataStore_VeSR1N_b_Pinion_OverspdWarn_FD5'
             */
            rtb_Switch5_d1 = SR1B_BLUEN_ac_DW.VeSR1N_b_Pinion_OverspdWarn_FD5;
        }

        /* End of Switch: '<S2549>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_Pinion_OverspdWarn_FD5' incorporates:
         *  DataTypeConversion: '<S2529>/Data Type Conversion19'
         *  Switch: '<S2549>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_Pinion_OverspdWarn_FD5_Value(((sint32)
            rtb_Switch5_d1) != 0);

        /* Switch: '<S2531>/Switch5' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_BoostConv_UpperIGBT_TempFltd_SNA_Faild'
         *  Logic: '<S2531>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BoostConv_UpperIGBT__m))
        {
            /* Switch: '<S2531>/Switch5' incorporates:
             *  UnitDelay: '<S2531>/Unit Delay'
             */
            rtb_Switch5_hp = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pj;
        }
        else
        {
            /* Switch: '<S2531>/Switch5' incorporates:
             *  DataStoreRead: '<S2529>/DataStore_VeSR1N_T_BstConvUprIGBT_TF_FD5'
             */
            rtb_Switch5_hp = SR1B_BLUEN_ac_DW.VeSR1N_T_BstConvUprIGBT_TF_FD5;
        }

        /* End of Switch: '<S2531>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_BstConvUprIGBT_TF_FD5' incorporates:
         *  DataTypeConversion: '<S2529>/Data Type Conversion2'
         *  Switch: '<S2531>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_BstConvUprIGBT_TF_FD5_Value((((float32)
            rtb_Switch5_hp) * 0.1F) - 40.0F);

        /* Switch: '<S2533>/Switch5' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_BoostConverter_Current_SNA_Faild'
         *  Logic: '<S2533>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_BoostConverter_Curre_b))
        {
            /* Switch: '<S2533>/Switch5' incorporates:
             *  UnitDelay: '<S2533>/Unit Delay'
             */
            rtb_Switch5_l3 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bt;
        }
        else
        {
            /* Switch: '<S2533>/Switch5' incorporates:
             *  DataStoreRead: '<S2529>/DataStore_VeSR1N_I_BoostConverterCurr_FD5'
             */
            rtb_Switch5_l3 = SR1B_BLUEN_ac_DW.VeSR1N_I_BoostConverterCurr_FD5;
        }

        /* End of Switch: '<S2533>/Switch5' */

        /* Outport: '<Root>/VeSR1B_I_BoostConverterCurr_FD5' incorporates:
         *  DataTypeConversion: '<S2529>/Data Type Conversion3'
         *  Switch: '<S2533>/Switch5'
         */
        (void)Rte_Write_VeSR1B_I_BoostConverterCurr_FD5_Value((((float32)
            rtb_Switch5_l3) * 0.1F) - 1638.3F);

        /* Switch: '<S2541>/Switch5' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_CRC_Failg'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_E2E_Faild'
         *  Logic: '<S2541>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_E2E_Faild))
        {
            /* Switch: '<S2541>/Switch5' incorporates:
             *  UnitDelay: '<S2541>/Unit Delay'
             */
            rtb_Switch5_o = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_i;
        }
        else
        {
            /* Switch: '<S2541>/Switch5' incorporates:
             *  DataStoreRead: '<S2529>/DataStore_VeSR1N_d_BoostCnvrDrateReasnFD5'
             */
            rtb_Switch5_o = SR1B_BLUEN_ac_DW.VeSR1N_d_BoostCnvrDrateReasnFD5;
        }

        /* End of Switch: '<S2541>/Switch5' */

        /* Outport: '<Root>/VeSR1B_d_BoostCnvrDrateReasnFD5' incorporates:
         *  DataTypeConversion: '<S2529>/Data Type Conversion4'
         *  Switch: '<S2541>/Switch5'
         */
        (void)Rte_Write_VeSR1B_d_BoostCnvrDrateReasnFD5_Value(rtb_Switch5_o);

        /* Switch: '<S2542>/Switch5' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_CRC_Failg'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_E2E_Faild'
         *  Logic: '<S2542>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_E2E_Faild))
        {
            /* Switch: '<S2542>/Switch5' incorporates:
             *  UnitDelay: '<S2542>/Unit Delay'
             */
            rtb_Switch5_ad = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_itv;
        }
        else
        {
            /* Switch: '<S2542>/Switch5' incorporates:
             *  DataStoreRead: '<S2529>/DataStore_VeSR1N_y_BoostCnvrtrFailrStsFD5'
             */
            rtb_Switch5_ad = SR1B_BLUEN_ac_DW.VeSR1N_y_BoostCnvrtrFailrStsFD5;
        }

        /* End of Switch: '<S2542>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_BoostCnvrtrFailrStsFD5' incorporates:
         *  DataTypeConversion: '<S2529>/Data Type Conversion5'
         *  Switch: '<S2542>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_BoostCnvrtrFailrStsFD5_Value(rtb_Switch5_ad);

        /* Switch: '<S2543>/Switch5' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_CRC_Failg'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_E2E_Faild'
         *  Logic: '<S2543>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_E2E_Faild))
        {
            /* Switch: '<S2543>/Switch5' incorporates:
             *  UnitDelay: '<S2543>/Unit Delay'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_j5;
        }
        else
        {
            /* Switch: '<S2543>/Switch5' incorporates:
             *  DataStoreRead: '<S2529>/DataStore_VeSR1N_d_Cntr_PCU_FD_1_FD5'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.VeSR1N_d_Cntr_PCU_FD_1_FD5;
        }

        /* End of Switch: '<S2543>/Switch5' */

        /* Outport: '<Root>/VeSR1B_d_Cntr_PCU_FD_1_FD5' incorporates:
         *  DataTypeConversion: '<S2529>/Data Type Conversion6'
         */
        (void)Rte_Write_VeSR1B_d_Cntr_PCU_FD_1_FD5_Value(rtb_Switch5_h);

        /* Switch: '<S2544>/Switch5' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_CRC_Failg'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_E2E_Faild'
         *  Logic: '<S2544>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_E2E_Faild))
        {
            /* Switch: '<S2544>/Switch5' incorporates:
             *  UnitDelay: '<S2544>/Unit Delay'
             */
            rtb_Switch5_oq = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ieu;
        }
        else
        {
            /* Switch: '<S2544>/Switch5' incorporates:
             *  DataStoreRead: '<S2529>/DataStore_VeSR1N_b_DMPI_OilTemperatureSts_FD5'
             */
            rtb_Switch5_oq = SR1B_BLUEN_ac_DW.VeSR1N_b_DMPI_OilTemperatureS_g;
        }

        /* End of Switch: '<S2544>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_DMPI_OilTemperatureSts_FD5' incorporates:
         *  DataTypeConversion: '<S2529>/Data Type Conversion7'
         *  Switch: '<S2544>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_DMPI_OilTemperatureSts_FD5_Value(((sint32)
            rtb_Switch5_oq) != 0);

        /* Switch: '<S2534>/Switch5' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_DMPI_TransmissionTemperature_SNA_Faild'
         *  Logic: '<S2534>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_DMPI_TransmissionTem_e))
        {
            /* Switch: '<S2534>/Switch5' incorporates:
             *  UnitDelay: '<S2534>/Unit Delay'
             */
            rtb_Switch5_ks = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_goi;
        }
        else
        {
            /* Switch: '<S2534>/Switch5' incorporates:
             *  DataStoreRead: '<S2529>/DataStore_VeSR1N_b_DMPI_TransmissionTemp_FD5'
             */
            rtb_Switch5_ks = SR1B_BLUEN_ac_DW.VeSR1N_b_DMPI_TransmissionTe_ez;
        }

        /* End of Switch: '<S2534>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_DMPI_TransmissionTemp_FD5' incorporates:
         *  DataTypeConversion: '<S2529>/Data Type Conversion8'
         *  Switch: '<S2534>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_DMPI_TransmissionTemp_FD5_Value((((float32)
            rtb_Switch5_ks) * 3.0F) - 40.0F);

        /* Switch: '<S2545>/Switch5' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_CRC_Failg'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_E2E_Faild'
         *  Logic: '<S2545>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_E2E_Faild))
        {
            /* Switch: '<S2545>/Switch5' incorporates:
             *  UnitDelay: '<S2545>/Unit Delay'
             */
            rtb_Switch5_pv = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_h;
        }
        else
        {
            /* Switch: '<S2545>/Switch5' incorporates:
             *  DataStoreRead: '<S2529>/DataStore_VeSR1N_h_MAC_PCU_FD_1_FD5'
             */
            rtb_Switch5_pv = SR1B_BLUEN_ac_DW.VeSR1N_h_MAC_PCU_FD_1_FD5;
        }

        /* End of Switch: '<S2545>/Switch5' */

        /* Outport: '<Root>/VeSR1B_h_MAC_PCU_FD_1_FD5' incorporates:
         *  DataTypeConversion: '<S2529>/Data Type Conversion9'
         *  Switch: '<S2545>/Switch5'
         */
        (void)Rte_Write_VeSR1B_h_MAC_PCU_FD_1_FD5_Value(rtb_Switch5_pv);

        /* Outport: '<Root>/VeSR1B_y_BoostConvReactrTempFD5_SigSts' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_BoostConv_ReactorTemp_SNA_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_CRC_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_E2E_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_MC_Faild'
         *  Product: '<S2530>/Product'
         *  Product: '<S2530>/Product1'
         *  Product: '<S2530>/Product2'
         *  Product: '<S2530>/Product3'
         *  Product: '<S2530>/Product4'
         *  Sum: '<S2530>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BoostConvReactrTempFD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_BoostConv_ReactorTem_n ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BstConvUprIGBT_TF_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_BoostConv_UpperIGBT_TempFltd_SNA_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_CRC_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_E2E_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_MC_Faild'
         *  Product: '<S2531>/Product'
         *  Product: '<S2531>/Product1'
         *  Product: '<S2531>/Product2'
         *  Product: '<S2531>/Product3'
         *  Product: '<S2531>/Product4'
         *  Sum: '<S2531>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BstConvUprIGBT_TF_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_BoostConv_UpperIGBT__m ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BstConvLorIGBT_TF_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_BoostConv_LowerIGBT_TempFltd_SNA_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_CRC_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_E2E_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_MC_Faild'
         *  Product: '<S2532>/Product'
         *  Product: '<S2532>/Product1'
         *  Product: '<S2532>/Product2'
         *  Product: '<S2532>/Product3'
         *  Product: '<S2532>/Product4'
         *  Sum: '<S2532>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BstConvLorIGBT_TF_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_BoostConv_LowerIGBT__m ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BoostConverterCurr_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_BoostConverter_Current_SNA_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_CRC_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_E2E_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_MC_Faild'
         *  Product: '<S2533>/Product'
         *  Product: '<S2533>/Product1'
         *  Product: '<S2533>/Product2'
         *  Product: '<S2533>/Product3'
         *  Product: '<S2533>/Product4'
         *  Sum: '<S2533>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BoostConverterCurr_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_BoostConverter_Curre_b ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_DMPI_TransmissionTemp_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_DMPI_TransmissionTemperature_SNA_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_CRC_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_E2E_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_MC_Faild'
         *  Product: '<S2534>/Product'
         *  Product: '<S2534>/Product1'
         *  Product: '<S2534>/Product2'
         *  Product: '<S2534>/Product3'
         *  Product: '<S2534>/Product4'
         *  Sum: '<S2534>/Add'
         */
        (void)Rte_Write_VeSR1B_y_DMPI_TransmissionTemp_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_DMPI_TransmissionTem_e ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_OutputTorque_Limit_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_Output_Torque_Limit_SNA_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_CRC_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_E2E_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_MC_Faild'
         *  Product: '<S2535>/Product'
         *  Product: '<S2535>/Product1'
         *  Product: '<S2535>/Product2'
         *  Product: '<S2535>/Product3'
         *  Product: '<S2535>/Product4'
         *  Sum: '<S2535>/Add'
         */
        (void)Rte_Write_VeSR1B_y_OutputTorque_Limit_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_Output_Torque_Limit__o ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PCU_DiagnosticCode_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_Diagnostic_Code_SNA_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_CRC_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_E2E_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_MC_Faild'
         *  Product: '<S2536>/Product'
         *  Product: '<S2536>/Product1'
         *  Product: '<S2536>/Product2'
         *  Product: '<S2536>/Product3'
         *  Product: '<S2536>/Product4'
         *  Sum: '<S2536>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PCU_DiagnosticCode_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_Diagnostic_Code__e ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PCU_MaxChrgPwrLmt_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_CRC_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_E2E_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_MC_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_Max_ChargePowerLmt_SNA_Faild'
         *  Product: '<S2537>/Product'
         *  Product: '<S2537>/Product1'
         *  Product: '<S2537>/Product2'
         *  Product: '<S2537>/Product3'
         *  Product: '<S2537>/Product4'
         *  Sum: '<S2537>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PCU_MaxChrgPwrLmt_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_Max_ChargePowerL_p ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PCU_Max_DchaPwrLmt_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_CRC_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_E2E_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_MC_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_Max_DischargePowerLmt_SNA_Faild'
         *  Product: '<S2538>/Product'
         *  Product: '<S2538>/Product1'
         *  Product: '<S2538>/Product2'
         *  Product: '<S2538>/Product3'
         *  Product: '<S2538>/Product4'
         *  Sum: '<S2538>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PCU_Max_DchaPwrLmt_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_Max_DischargePow_a ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PCU_MaxDchaPwrLmtShrTrm_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_CRC_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_E2E_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_MC_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_Max_DischargePowerLmt_ShrTrm_SNA_Faild'
         *  Product: '<S2539>/Product'
         *  Product: '<S2539>/Product1'
         *  Product: '<S2539>/Product2'
         *  Product: '<S2539>/Product3'
         *  Product: '<S2539>/Product4'
         *  Sum: '<S2539>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PCU_MaxDchaPwrLmtShrTrm_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_Max_DischargePow_b ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PCU_MaxBoostedVolt_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_CRC_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_E2E_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_MC_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_MaxBoostedVoltage_SNA_Faild'
         *  Product: '<S2540>/Product'
         *  Product: '<S2540>/Product1'
         *  Product: '<S2540>/Product2'
         *  Product: '<S2540>/Product3'
         *  Product: '<S2540>/Product4'
         *  Sum: '<S2540>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PCU_MaxBoostedVolt_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_MaxBoostedVoltag_e ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BoostCnvrDrateReasnFD5_SigSts' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_CRC_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_E2E_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_MC_Faild'
         *  Product: '<S2541>/Product'
         *  Product: '<S2541>/Product1'
         *  Product: '<S2541>/Product2'
         *  Product: '<S2541>/Product4'
         *  Sum: '<S2541>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BoostCnvrDrateReasnFD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_BoostCnvrtrFailrStsFD5_SigSts' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_CRC_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_E2E_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_MC_Faild'
         *  Product: '<S2542>/Product'
         *  Product: '<S2542>/Product1'
         *  Product: '<S2542>/Product2'
         *  Product: '<S2542>/Product4'
         *  Sum: '<S2542>/Add'
         */
        (void)Rte_Write_VeSR1B_y_BoostCnvrtrFailrStsFD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_Cntr_PCU_FD_1_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_CRC_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_E2E_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_MC_Faild'
         *  Product: '<S2543>/Product'
         *  Product: '<S2543>/Product1'
         *  Product: '<S2543>/Product2'
         *  Product: '<S2543>/Product4'
         *  Sum: '<S2543>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Cntr_PCU_FD_1_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_DMPI_OilTemperatureSts_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_CRC_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_E2E_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_MC_Faild'
         *  Product: '<S2544>/Product'
         *  Product: '<S2544>/Product1'
         *  Product: '<S2544>/Product2'
         *  Product: '<S2544>/Product4'
         *  Sum: '<S2544>/Add'
         */
        (void)Rte_Write_VeSR1B_y_DMPI_OilTemperatureSts_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MAC_PCU_FD_1_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_CRC_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_E2E_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_MC_Faild'
         *  Product: '<S2545>/Product'
         *  Product: '<S2545>/Product1'
         *  Product: '<S2545>/Product2'
         *  Product: '<S2545>/Product4'
         *  Sum: '<S2545>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MAC_PCU_FD_1_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PCU_DrvRdyCmpltnStsFD5_SigSts' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_CRC_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_E2E_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_MC_Faild'
         *  Product: '<S2546>/Product'
         *  Product: '<S2546>/Product1'
         *  Product: '<S2546>/Product2'
         *  Product: '<S2546>/Product4'
         *  Sum: '<S2546>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PCU_DrvRdyCmpltnStsFD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PCU_MIL_Request_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_CRC_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_E2E_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_MC_Faild'
         *  Product: '<S2547>/Product'
         *  Product: '<S2547>/Product1'
         *  Product: '<S2547>/Product2'
         *  Product: '<S2547>/Product4'
         *  Sum: '<S2547>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PCU_MIL_Request_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PCU_Tmp_Stop_Flag_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_CRC_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_E2E_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_MC_Faild'
         *  Product: '<S2548>/Product'
         *  Product: '<S2548>/Product1'
         *  Product: '<S2548>/Product2'
         *  Product: '<S2548>/Product4'
         *  Sum: '<S2548>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PCU_Tmp_Stop_Flag_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_Pinion_OverspdWarn_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_CRC_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_E2E_Faild'
         *  DataStoreRead: '<S2529>/VeSR1N_b_PCU_FD_1_FD5_MC_Faild'
         *  Product: '<S2549>/Product'
         *  Product: '<S2549>/Product1'
         *  Product: '<S2549>/Product2'
         *  Product: '<S2549>/Product4'
         *  Sum: '<S2549>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Pinion_OverspdWarn_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_m ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S2530>/Unit Delay' incorporates:
         *  Switch: '<S2530>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_me = rtb_Switch5_id0;

        /* Update for UnitDelay: '<S2532>/Unit Delay' incorporates:
         *  Switch: '<S2532>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jq = rtb_Switch5_de;

        /* Update for UnitDelay: '<S2535>/Unit Delay' incorporates:
         *  Switch: '<S2535>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ik = rtb_Switch5_hk;

        /* Update for UnitDelay: '<S2536>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hz = rtb_Switch5_fin;

        /* Update for UnitDelay: '<S2546>/Unit Delay' incorporates:
         *  Switch: '<S2546>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pn = rtb_Switch5_a;

        /* Update for UnitDelay: '<S2537>/Unit Delay' incorporates:
         *  Switch: '<S2537>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bj = rtb_Switch5_f;

        /* Update for UnitDelay: '<S2538>/Unit Delay' incorporates:
         *  Switch: '<S2538>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_b5 = rtb_Switch5_ck;

        /* Update for UnitDelay: '<S2539>/Unit Delay' incorporates:
         *  Switch: '<S2539>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ekb = rtb_Switch5_hve;

        /* Update for UnitDelay: '<S2540>/Unit Delay' incorporates:
         *  Switch: '<S2540>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_a1t = rtb_Switch5_d5;

        /* Update for UnitDelay: '<S2547>/Unit Delay' incorporates:
         *  Switch: '<S2547>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jas = rtb_Switch5_bj;

        /* Update for UnitDelay: '<S2548>/Unit Delay' incorporates:
         *  Switch: '<S2548>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jy = rtb_Switch5_fp;

        /* Update for UnitDelay: '<S2549>/Unit Delay' incorporates:
         *  Switch: '<S2549>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hv = rtb_Switch5_d1;

        /* Update for UnitDelay: '<S2531>/Unit Delay' incorporates:
         *  Switch: '<S2531>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pj = rtb_Switch5_hp;

        /* Update for UnitDelay: '<S2533>/Unit Delay' incorporates:
         *  Switch: '<S2533>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bt = rtb_Switch5_l3;

        /* Update for UnitDelay: '<S2541>/Unit Delay' incorporates:
         *  Switch: '<S2541>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_i = rtb_Switch5_o;

        /* Update for UnitDelay: '<S2542>/Unit Delay' incorporates:
         *  Switch: '<S2542>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_itv = rtb_Switch5_ad;

        /* Update for UnitDelay: '<S2543>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_j5 = rtb_Switch5_h;

        /* Update for UnitDelay: '<S2544>/Unit Delay' incorporates:
         *  Switch: '<S2544>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ieu = rtb_Switch5_oq;

        /* Update for UnitDelay: '<S2534>/Unit Delay' incorporates:
         *  Switch: '<S2534>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_goi = rtb_Switch5_ks;

        /* Update for UnitDelay: '<S2545>/Unit Delay' incorporates:
         *  Switch: '<S2545>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_h = rtb_Switch5_pv;
    }

    /* End of Logic: '<S2509>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S2509>/PCU_FD_1_FD5_Time' */

    /* Merge: '<S78>/SR1N_b_PCU_FD_1_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2509>/VeSR1N_b_PCU_FD_1_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_PCU_FD_1_FD5_Time_VeSR1N_b_PCU_FD_1_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_c);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_PCU_FD_1_FD5_Pkt' */
}

/* Model step function for TID78 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_PIM_A_FD11_Time(void)
                                      /* Explicit Task: TESR1B_PIM_A_FD11_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_PIM_A_FD11_NewEven;
    uint64 rtb_Switch5_el;
    uint16 rtb_Switch5_ao;
    uint16 rtb_Switch5_b;
    uint16 rtb_Switch5_cc;
    uint16 rtb_Switch5_cz;
    uint16 rtb_Switch5_du;
    uint16 rtb_Switch5_e;
    uint16 rtb_Switch5_f;
    uint16 rtb_Switch5_fy;
    uint16 rtb_Switch5_h;
    uint16 rtb_Switch5_hi;
    uint16 rtb_Switch5_izd;
    uint16 rtb_Switch5_nh;
    uint16 rtb_Switch5_nq;
    uint16 rtb_Switch5_ox;
    uint8 rtb_Switch5_a;
    uint8 rtb_Switch5_d;
    uint8 rtb_Switch5_dm;
    uint8 rtb_Switch5_e3;
    uint8 rtb_Switch5_eu;
    uint8 rtb_Switch5_ews;
    uint8 rtb_Switch5_i;
    uint8 rtb_Switch5_il;
    uint8 rtb_Switch5_j3x;
    uint8 rtb_Switch5_j4;
    uint8 rtb_Switch5_k;
    uint8 rtb_Switch5_kw;
    uint8 rtb_Switch5_l;
    uint8 rtb_Switch5_l1;
    uint8 rtb_Switch5_o;
    uint8 rtb_Switch5_p;
    uint8 rtb_Switch5_ped;
    boolean rtb_TmpSignalConversionAtVeSR_i;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_PIM_A_FD11_Pkt' incorporates:
     *  SubSystem: '<S79>/PIM_A_FD11_Time'
     */
    /* SignalConversion generated from: '<S2552>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S79>/SR1N_b_PIM_A_FD11_NewEvent_merge'
     */
    rtb_VeSR1N_b_PIM_A_FD11_NewEven =
        Rte_IrvRead_SR1B_PIM_A_FD11_Time_VeSR1N_b_PIM_A_FD11_NewEvent_write_IRV();

    /* SignalConversion generated from: '<S2552>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S79>/SR1N_b_PIM_A_FD11_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_i =
        Rte_IrvRead_SR1B_PIM_A_FD11_Time_VeSR1N_b_PIM_A_FD11_MM_Faild_write_IRV();

    /* Outputs for Enabled SubSystem: '<S2552>/PIM_A_FD11_Time' incorporates:
     *  EnablePort: '<S2572>/Enable'
     */
    /* Logic: '<S2552>/Logical Operator1' incorporates:
     *  Constant: '<S2571>/Calib'
     */
    if (rtb_VeSR1N_b_PIM_A_FD11_NewEven && (KeSR1B_b_PIM_A_FD11_Enbl))
    {
        /* Gain: '<S2572>/Gain2' incorporates:
         *  Constant: '<S2572>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_jv = false;

        /* Switch: '<S2584>/Switch5' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Failg'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  Logic: '<S2584>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild))
        {
            /* Switch: '<S2584>/Switch5' incorporates:
             *  UnitDelay: '<S2584>/Unit Delay'
             */
            rtb_Switch5_el = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_p;
        }
        else
        {
            /* Switch: '<S2584>/Switch5' incorporates:
             *  DataStoreRead: '<S2572>/DataStore_VeSR1N_h_MAC_PIM_A_FD11'
             */
            rtb_Switch5_el = SR1B_BLUEN_ac_DW.VeSR1N_h_MAC_PIM_A_FD11;
        }

        /* End of Switch: '<S2584>/Switch5' */

        /* Outport: '<Root>/VeSR1B_h_MAC_PIM_A_FD11' incorporates:
         *  DataTypeConversion: '<S2572>/Data Type Conversion'
         *  Switch: '<S2584>/Switch5'
         */
        (void)Rte_Write_VeSR1B_h_MAC_PIM_A_FD11_Value(rtb_Switch5_el);

        /* Switch: '<S2583>/Switch5' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Failg'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  Logic: '<S2583>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild))
        {
            /* Switch: '<S2583>/Switch5' incorporates:
             *  UnitDelay: '<S2583>/Unit Delay'
             */
            rtb_Switch5_b = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_j;
        }
        else
        {
            /* Switch: '<S2583>/Switch5' incorporates:
             *  DataStoreRead: '<S2572>/VeSR1N_d_Cntr_PIM_A_FD11'
             */
            rtb_Switch5_b = SR1B_BLUEN_ac_DW.VeSR1N_d_Cntr_PIM_A_FD11;
        }

        /* End of Switch: '<S2583>/Switch5' */

        /* Outport: '<Root>/VeSR1B_d_Cntr_PIM_A_FD11' incorporates:
         *  DataTypeConversion: '<S2572>/Data Type Conversion1'
         */
        (void)Rte_Write_VeSR1B_d_Cntr_PIM_A_FD11_Value(rtb_Switch5_b);

        /* Switch: '<S2602>/Switch5' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Failg'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  Logic: '<S2602>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild))
        {
            /* Switch: '<S2602>/Switch5' incorporates:
             *  UnitDelay: '<S2602>/Unit Delay'
             */
            rtb_Switch5_o = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_aa;
        }
        else
        {
            /* Switch: '<S2602>/Switch5' incorporates:
             *  DataStoreRead: '<S2572>/DataStore_VeSR1N_b_PIM_A_DC_Curr_V_FD11'
             */
            rtb_Switch5_o = SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_DC_Curr_V_FD11;
        }

        /* End of Switch: '<S2602>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PIM_A_DC_Curr_V_FD11' incorporates:
         *  DataTypeConversion: '<S2572>/Data Type Conversion10'
         *  Switch: '<S2602>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PIM_A_DC_Curr_V_FD11_Value(((sint32)
            rtb_Switch5_o) != 0);

        /* Switch: '<S2603>/Switch5' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Failg'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  Logic: '<S2603>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild))
        {
            /* Switch: '<S2603>/Switch5' incorporates:
             *  UnitDelay: '<S2603>/Unit Delay'
             */
            rtb_Switch5_j4 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lp;
        }
        else
        {
            /* Switch: '<S2603>/Switch5' incorporates:
             *  DataStoreRead: '<S2572>/DataStore_VeSR1N_b_PIM_A_DC_Volt_V_FD11'
             */
            rtb_Switch5_j4 = SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_DC_Volt_V_FD11;
        }

        /* End of Switch: '<S2603>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PIM_A_DC_Volt_V_FD11' incorporates:
         *  DataTypeConversion: '<S2572>/Data Type Conversion11'
         *  Switch: '<S2603>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PIM_A_DC_Volt_V_FD11_Value(((sint32)
            rtb_Switch5_j4) != 0);

        /* Logic: '<S2576>/Logical Operator' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Failg'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  Logic: '<S2573>/Logical Operator'
         *  Logic: '<S2574>/Logical Operator'
         *  Logic: '<S2575>/Logical Operator'
         *  Logic: '<S2577>/Logical Operator'
         *  Logic: '<S2578>/Logical Operator'
         *  Logic: '<S2579>/Logical Operator'
         *  Logic: '<S2580>/Logical Operator'
         *  Logic: '<S2581>/Logical Operator'
         *  Logic: '<S2582>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Failg) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild));

        /* Switch: '<S2576>/Switch5' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_DC_Voltage_SNA_Faild'
         *  Logic: '<S2576>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_DC_Voltage_SNA_F))
        {
            /* Switch: '<S2576>/Switch5' incorporates:
             *  UnitDelay: '<S2576>/Unit Delay'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fo4;
        }
        else
        {
            /* Switch: '<S2576>/Switch5' incorporates:
             *  DataStoreRead: '<S2572>/DataStore_VeSR1N_U_PIM_A_DC_Voltage_FD11'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.VeSR1N_U_PIM_A_DC_Voltage_FD11;
        }

        /* End of Switch: '<S2576>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_PIM_A_DC_Voltage_FD11' incorporates:
         *  DataTypeConversion: '<S2572>/Data Type Conversion12'
         *  Switch: '<S2576>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_PIM_A_DC_Voltage_FD11_Value((float32)
            rtb_Switch5_h);

        /* Switch: '<S2604>/Switch5' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Failg'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  Logic: '<S2604>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild))
        {
            /* Switch: '<S2604>/Switch5' incorporates:
             *  UnitDelay: '<S2604>/Unit Delay'
             */
            rtb_Switch5_a = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_a3q;
        }
        else
        {
            /* Switch: '<S2604>/Switch5' incorporates:
             *  DataStoreRead: '<S2572>/DataStore_VeSR1N_y_PIM_A_DerateReasn_FD11'
             */
            rtb_Switch5_a = SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_DerateReasn_FD11;
        }

        /* End of Switch: '<S2604>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PIM_A_DerateReasn_FD11' incorporates:
         *  DataTypeConversion: '<S2572>/Data Type Conversion13'
         *  Switch: '<S2604>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_DerateReasn_FD11_Value(rtb_Switch5_a);

        /* Switch: '<S2577>/Switch5' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_DeratingFactor_SNA_Faild'
         *  Logic: '<S2577>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_DeratingFactor_S))
        {
            /* Switch: '<S2577>/Switch5' incorporates:
             *  UnitDelay: '<S2577>/Unit Delay'
             */
            rtb_Switch5_l1 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jwc;
        }
        else
        {
            /* Switch: '<S2577>/Switch5' incorporates:
             *  DataStoreRead: '<S2572>/DataStore_VeSR1N_h_PIMA_DratingFactr_FD11'
             */
            rtb_Switch5_l1 = SR1B_BLUEN_ac_DW.VeSR1N_h_PIMA_DratingFactr_FD11;
        }

        /* End of Switch: '<S2577>/Switch5' */

        /* Outport: '<Root>/VeSR1B_h_PIMA_DratingFactr_FD11' incorporates:
         *  DataTypeConversion: '<S2572>/Data Type Conversion14'
         *  Switch: '<S2577>/Switch5'
         */
        (void)Rte_Write_VeSR1B_h_PIMA_DratingFactr_FD11_Value(((float32)
            rtb_Switch5_l1) * 0.02F);

        /* Switch: '<S2585>/Switch5' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Failg'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  Logic: '<S2585>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild))
        {
            /* Switch: '<S2585>/Switch5' incorporates:
             *  UnitDelay: '<S2585>/Unit Delay'
             */
            rtb_Switch5_e3 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_al;
        }
        else
        {
            /* Switch: '<S2585>/Switch5' incorporates:
             *  DataStoreRead: '<S2572>/DataStore_VeSR1N_y_PIM_A_Dschrge_Sts_FD11'
             */
            rtb_Switch5_e3 = SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_Dschrge_Sts_FD11;
        }

        /* End of Switch: '<S2585>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PIM_A_Dschrge_Sts_FD11' incorporates:
         *  DataTypeConversion: '<S2572>/Data Type Conversion15'
         *  Switch: '<S2585>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_Dschrge_Sts_FD11_Value(rtb_Switch5_e3);

        /* Switch: '<S2586>/Switch5' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Failg'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  Logic: '<S2586>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild))
        {
            /* Switch: '<S2586>/Switch5' incorporates:
             *  UnitDelay: '<S2586>/Unit Delay'
             */
            rtb_Switch5_i = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ah3;
        }
        else
        {
            /* Switch: '<S2586>/Switch5' incorporates:
             *  DataStoreRead: '<S2572>/DataStore_VeSR1N_b_PIMA_HV_CnctrOpnRqFD11'
             */
            rtb_Switch5_i = SR1B_BLUEN_ac_DW.VeSR1N_b_PIMA_HV_CnctrOpnRqFD11;
        }

        /* End of Switch: '<S2586>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PIMA_HV_CnctrOpnRqFD11' incorporates:
         *  DataTypeConversion: '<S2572>/Data Type Conversion16'
         *  Switch: '<S2586>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PIMA_HV_CnctrOpnRqFD11_Value(((sint32)
            rtb_Switch5_i) != 0);

        /* Switch: '<S2587>/Switch5' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Failg'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  Logic: '<S2587>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild))
        {
            /* Switch: '<S2587>/Switch5' incorporates:
             *  UnitDelay: '<S2587>/Unit Delay'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oez;
        }
        else
        {
            /* Switch: '<S2587>/Switch5' incorporates:
             *  DataStoreRead: '<S2572>/DataStore_VeSR1N_y_PIMA_InterlockSts_FD11'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.VeSR1N_y_PIMA_InterlockSts_FD11;
        }

        /* End of Switch: '<S2587>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PIMA_InterlockSts_FD11' incorporates:
         *  DataTypeConversion: '<S2572>/Data Type Conversion17'
         *  Switch: '<S2587>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PIMA_InterlockSts_FD11_Value(rtb_Switch5_d);

        /* Switch: '<S2588>/Switch5' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Failg'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  Logic: '<S2588>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild))
        {
            /* Switch: '<S2588>/Switch5' incorporates:
             *  UnitDelay: '<S2588>/Unit Delay'
             */
            rtb_Switch5_p = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dx;
        }
        else
        {
            /* Switch: '<S2588>/Switch5' incorporates:
             *  DataStoreRead: '<S2572>/DataStore_VeSR1N_y_PIM_A_Invrtr_St_FD11'
             */
            rtb_Switch5_p = SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_Invrtr_St_FD11;
        }

        /* End of Switch: '<S2588>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PIM_A_Invrtr_St_FD11' incorporates:
         *  DataTypeConversion: '<S2572>/Data Type Conversion18'
         *  Switch: '<S2588>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_Invrtr_St_FD11_Value(rtb_Switch5_p);

        /* Switch: '<S2578>/Switch5' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_MaxTorq_SNA_Faild'
         *  Logic: '<S2578>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_MaxTorq_SNA_Fail))
        {
            /* Switch: '<S2578>/Switch5' incorporates:
             *  UnitDelay: '<S2578>/Unit Delay'
             */
            rtb_Switch5_du = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_j3;
        }
        else
        {
            /* Switch: '<S2578>/Switch5' incorporates:
             *  DataStoreRead: '<S2572>/DataStore_VeSR1N_M_PIM_A_MaxTorq_FD11'
             */
            rtb_Switch5_du = SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_A_MaxTorq_FD11;
        }

        /* End of Switch: '<S2578>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_PIM_A_MaxTorq_FD11' incorporates:
         *  DataTypeConversion: '<S2572>/Data Type Conversion19'
         *  Switch: '<S2578>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_PIM_A_MaxTorq_FD11_Value((((float32)
            rtb_Switch5_du) * 0.125F) - 512.0F);

        /* Switch: '<S2595>/Switch5' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Failg'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  Logic: '<S2595>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild))
        {
            /* Switch: '<S2595>/Switch5' incorporates:
             *  UnitDelay: '<S2595>/Unit Delay'
             */
            rtb_Switch5_l = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_csf;
        }
        else
        {
            /* Switch: '<S2595>/Switch5' incorporates:
             *  DataStoreRead: '<S2572>/DataStore_VeSR1N_y_MC_PIM_A_FD11'
             */
            rtb_Switch5_l = SR1B_BLUEN_ac_DW.VeSR1N_y_MC_PIM_A_FD11;
        }

        /* End of Switch: '<S2595>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MC_PIM_A_FD11' incorporates:
         *  DataTypeConversion: '<S2572>/Data Type Conversion2'
         *  Switch: '<S2595>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MC_PIM_A_FD11_Value(rtb_Switch5_l);

        /* Switch: '<S2579>/Switch5' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_MinTorq_SNA_Faild'
         *  Logic: '<S2579>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_MinTorq_SNA_Fail))
        {
            /* Switch: '<S2579>/Switch5' incorporates:
             *  UnitDelay: '<S2579>/Unit Delay'
             */
            rtb_Switch5_cc = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_btt;
        }
        else
        {
            /* Switch: '<S2579>/Switch5' incorporates:
             *  DataStoreRead: '<S2572>/DataStore_VeSR1N_M_PIM_A_MinTorq_FD11'
             */
            rtb_Switch5_cc = SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_A_MinTorq_FD11;
        }

        /* End of Switch: '<S2579>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_PIM_A_MinTorq_FD11' incorporates:
         *  DataTypeConversion: '<S2572>/Data Type Conversion20'
         *  Switch: '<S2579>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_PIM_A_MinTorq_FD11_Value((((float32)
            rtb_Switch5_cc) * 0.125F) - 512.0F);

        /* Switch: '<S2580>/Switch5' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_MtrIndex_SNA_Faild'
         *  Logic: '<S2580>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_MtrIndex_SNA_Fai))
        {
            /* Switch: '<S2580>/Switch5' incorporates:
             *  UnitDelay: '<S2580>/Unit Delay'
             */
            rtb_Switch5_il = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_blj;
        }
        else
        {
            /* Switch: '<S2580>/Switch5' incorporates:
             *  DataStoreRead: '<S2572>/DataStore_VeSR1N_y_PIM_A_MtrIndex_FD11'
             */
            rtb_Switch5_il = SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_MtrIndex_FD11;
        }

        /* End of Switch: '<S2580>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PIM_A_MtrIndex_FD11' incorporates:
         *  DataTypeConversion: '<S2572>/Data Type Conversion21'
         *  Switch: '<S2580>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_MtrIndex_FD11_Value(rtb_Switch5_il);

        /* Switch: '<S2581>/Switch5' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_MtrMaxCpbltyTrq_SNA_Faild'
         *  Logic: '<S2581>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_MtrMaxCpbltyTrq_))
        {
            /* Switch: '<S2581>/Switch5' incorporates:
             *  UnitDelay: '<S2581>/Unit Delay'
             */
            rtb_Switch5_izd = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gq;
        }
        else
        {
            /* Switch: '<S2581>/Switch5' incorporates:
             *  DataStoreRead: '<S2572>/DataStore_VeSR1N_M_PIMA_MtrMaxCptyTrqFD11'
             */
            rtb_Switch5_izd = SR1B_BLUEN_ac_DW.VeSR1N_M_PIMA_MtrMaxCptyTrqFD11;
        }

        /* End of Switch: '<S2581>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_PIMA_MtrMaxCptyTrqFD11' incorporates:
         *  DataTypeConversion: '<S2572>/Data Type Conversion22'
         *  Switch: '<S2581>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_PIMA_MtrMaxCptyTrqFD11_Value((((float32)
            rtb_Switch5_izd) * 0.125F) - 512.0F);

        /* Switch: '<S2582>/Switch5' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_MtrMinCpbltyTrq_SNA_Faild'
         *  Logic: '<S2582>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_MtrMinCpbltyTrq_))
        {
            /* Switch: '<S2582>/Switch5' incorporates:
             *  UnitDelay: '<S2582>/Unit Delay'
             */
            rtb_Switch5_nq = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jiw;
        }
        else
        {
            /* Switch: '<S2582>/Switch5' incorporates:
             *  DataStoreRead: '<S2572>/DataStore_VeSR1N_M_PIMA_MtrMinCptyTrqFD11'
             */
            rtb_Switch5_nq = SR1B_BLUEN_ac_DW.VeSR1N_M_PIMA_MtrMinCptyTrqFD11;
        }

        /* End of Switch: '<S2582>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_PIMA_MtrMinCptyTrqFD11' incorporates:
         *  DataTypeConversion: '<S2572>/Data Type Conversion23'
         *  Switch: '<S2582>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_PIMA_MtrMinCptyTrqFD11_Value((((float32)
            rtb_Switch5_nq) * 0.125F) - 512.0F);

        /* Switch: '<S2589>/Switch5' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Failg'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  Logic: '<S2589>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild))
        {
            /* Switch: '<S2589>/Switch5' incorporates:
             *  UnitDelay: '<S2589>/Unit Delay'
             */
            rtb_Switch5_e = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ep5;
        }
        else
        {
            /* Switch: '<S2589>/Switch5' incorporates:
             *  DataStoreRead: '<S2572>/DataStore_VeSR1N_n_PIM_A_RPM_FD11'
             */
            rtb_Switch5_e = SR1B_BLUEN_ac_DW.VeSR1N_n_PIM_A_RPM_FD11;
        }

        /* End of Switch: '<S2589>/Switch5' */

        /* Outport: '<Root>/VeSR1B_n_PIM_A_RPM_FD11' incorporates:
         *  DataTypeConversion: '<S2572>/Data Type Conversion24'
         *  Switch: '<S2589>/Switch5'
         */
        (void)Rte_Write_VeSR1B_n_PIM_A_RPM_FD11_Value(((float32)rtb_Switch5_e) -
            32768.0F);

        /* Switch: '<S2590>/Switch5' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Failg'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  Logic: '<S2590>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild))
        {
            /* Switch: '<S2590>/Switch5' incorporates:
             *  UnitDelay: '<S2590>/Unit Delay'
             */
            rtb_Switch5_kw = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ob5;
        }
        else
        {
            /* Switch: '<S2590>/Switch5' incorporates:
             *  DataStoreRead: '<S2572>/DataStore_VeSR1N_b_PIM_A_RPM_V_FD11'
             */
            rtb_Switch5_kw = SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_RPM_V_FD11;
        }

        /* End of Switch: '<S2590>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PIM_A_RPM_V_FD11' incorporates:
         *  DataTypeConversion: '<S2572>/Data Type Conversion25'
         *  Switch: '<S2590>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PIM_A_RPM_V_FD11_Value(((sint32)rtb_Switch5_kw)
            != 0);

        /* Switch: '<S2591>/Switch5' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Failg'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  Logic: '<S2591>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild))
        {
            /* Switch: '<S2591>/Switch5' incorporates:
             *  UnitDelay: '<S2591>/Unit Delay'
             */
            rtb_Switch5_fy = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_o2;
        }
        else
        {
            /* Switch: '<S2591>/Switch5' incorporates:
             *  DataStoreRead: '<S2572>/DataStore_VeSR1N_n_PIM_A_Spd_Lim_FD11'
             */
            rtb_Switch5_fy = SR1B_BLUEN_ac_DW.VeSR1N_n_PIM_A_Spd_Lim_FD11;
        }

        /* End of Switch: '<S2591>/Switch5' */

        /* Outport: '<Root>/VeSR1B_n_PIM_A_Spd_Lim_FD11' incorporates:
         *  DataTypeConversion: '<S2572>/Data Type Conversion26'
         *  Switch: '<S2591>/Switch5'
         */
        (void)Rte_Write_VeSR1B_n_PIM_A_Spd_Lim_FD11_Value(((float32)
            rtb_Switch5_fy) - 32767.0F);

        /* Switch: '<S2592>/Switch5' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Failg'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  Logic: '<S2592>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild))
        {
            /* Switch: '<S2592>/Switch5' incorporates:
             *  UnitDelay: '<S2592>/Unit Delay'
             */
            rtb_Switch5_ped = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hj;
        }
        else
        {
            /* Switch: '<S2592>/Switch5' incorporates:
             *  DataStoreRead: '<S2572>/DataStore_VeSR1N_y_PIM_A_SPT_Stat_FD11'
             */
            rtb_Switch5_ped = SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_SPT_Stat_FD11;
        }

        /* End of Switch: '<S2592>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PIM_A_SPT_Stat_FD11' incorporates:
         *  DataTypeConversion: '<S2572>/Data Type Conversion27'
         *  Switch: '<S2592>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_SPT_Stat_FD11_Value(rtb_Switch5_ped);

        /* Switch: '<S2593>/Switch5' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Failg'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  Logic: '<S2593>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild))
        {
            /* Switch: '<S2593>/Switch5' incorporates:
             *  UnitDelay: '<S2593>/Unit Delay'
             */
            rtb_Switch5_nh = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ok;
        }
        else
        {
            /* Switch: '<S2593>/Switch5' incorporates:
             *  DataStoreRead: '<S2572>/DataStore_VeSR1N_M_PIMA_TrqAchvdAEMD_FD11'
             */
            rtb_Switch5_nh = SR1B_BLUEN_ac_DW.VeSR1N_M_PIMA_TrqAchvdAEMD_FD11;
        }

        /* End of Switch: '<S2593>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_PIMA_TrqAchvdAEMD_FD11' incorporates:
         *  DataTypeConversion: '<S2572>/Data Type Conversion28'
         *  Switch: '<S2593>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_PIMA_TrqAchvdAEMD_FD11_Value((((float32)
            rtb_Switch5_nh) * 0.125F) - 512.0F);

        /* Switch: '<S2594>/Switch5' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Failg'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  Logic: '<S2594>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild))
        {
            /* Switch: '<S2594>/Switch5' incorporates:
             *  UnitDelay: '<S2594>/Unit Delay'
             */
            rtb_Switch5_k = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pd;
        }
        else
        {
            /* Switch: '<S2594>/Switch5' incorporates:
             *  DataStoreRead: '<S2572>/DataStore_VeSR1N_b_PIMA_TrqAchdAEMDV_FD11'
             */
            rtb_Switch5_k = SR1B_BLUEN_ac_DW.VeSR1N_b_PIMA_TrqAchdAEMDV_FD11;
        }

        /* End of Switch: '<S2594>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PIMA_TrqAchdAEMDV_FD11' incorporates:
         *  DataTypeConversion: '<S2572>/Data Type Conversion29'
         *  Switch: '<S2594>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PIMA_TrqAchdAEMDV_FD11_Value(((sint32)
            rtb_Switch5_k) != 0);

        /* Switch: '<S2598>/Switch5' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Failg'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  Logic: '<S2598>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild))
        {
            /* Switch: '<S2598>/Switch5' incorporates:
             *  UnitDelay: '<S2598>/Unit Delay'
             */
            rtb_Switch5_ews = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dco;
        }
        else
        {
            /* Switch: '<S2598>/Switch5' incorporates:
             *  DataStoreRead: '<S2572>/DataStore_VeSR1N_b_PIM_A_3PS_Pos_FD11'
             */
            rtb_Switch5_ews = SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_3PS_Pos_FD11;
        }

        /* End of Switch: '<S2598>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PIM_A_3PS_Pos_FD11' incorporates:
         *  DataTypeConversion: '<S2572>/Data Type Conversion3'
         *  Switch: '<S2598>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PIM_A_3PS_Pos_FD11_Value(((sint32)
            rtb_Switch5_ews) != 0);

        /* Switch: '<S2596>/Switch5' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Failg'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  Logic: '<S2596>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild))
        {
            /* Switch: '<S2596>/Switch5' incorporates:
             *  UnitDelay: '<S2596>/Unit Delay'
             */
            rtb_Switch5_cz = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lb;
        }
        else
        {
            /* Switch: '<S2596>/Switch5' incorporates:
             *  DataStoreRead: '<S2572>/DataStore_VeSR1N_M_PIM_A_Trq_Achvd_FD11'
             */
            rtb_Switch5_cz = SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_A_Trq_Achvd_FD11;
        }

        /* End of Switch: '<S2596>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_PIM_A_Trq_Achvd_FD11' incorporates:
         *  DataTypeConversion: '<S2572>/Data Type Conversion30'
         *  Switch: '<S2596>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_PIM_A_Trq_Achvd_FD11_Value((((float32)
            rtb_Switch5_cz) * 0.125F) - 512.0F);

        /* Switch: '<S2597>/Switch5' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Failg'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  Logic: '<S2597>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild))
        {
            /* Switch: '<S2597>/Switch5' incorporates:
             *  UnitDelay: '<S2597>/Unit Delay'
             */
            rtb_Switch5_j3x = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ar5;
        }
        else
        {
            /* Switch: '<S2597>/Switch5' incorporates:
             *  DataStoreRead: '<S2572>/DataStore_VeSR1N_b_PIM_A_TrqAchvd_V_FD11'
             */
            rtb_Switch5_j3x = SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_TrqAchvd_V_FD11;
        }

        /* End of Switch: '<S2597>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PIM_A_TrqAchvd_V_FD11' incorporates:
         *  DataTypeConversion: '<S2572>/Data Type Conversion31'
         *  Switch: '<S2597>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PIM_A_TrqAchvd_V_FD11_Value(((sint32)
            rtb_Switch5_j3x) != 0);

        /* Switch: '<S2599>/Switch5' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Failg'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  Logic: '<S2599>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild))
        {
            /* Switch: '<S2599>/Switch5' incorporates:
             *  UnitDelay: '<S2599>/Unit Delay'
             */
            rtb_Switch5_eu = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kd;
        }
        else
        {
            /* Switch: '<S2599>/Switch5' incorporates:
             *  DataStoreRead: '<S2572>/DataStore_VeSR1N_y_PIM_A_6SO_Status_FD11'
             */
            rtb_Switch5_eu = SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_6SO_Status_FD11;
        }

        /* End of Switch: '<S2599>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PIM_A_6SO_Status_FD11' incorporates:
         *  DataTypeConversion: '<S2572>/Data Type Conversion4'
         *  Switch: '<S2599>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_6SO_Status_FD11_Value(rtb_Switch5_eu);

        /* Switch: '<S2573>/Switch5' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_AccelRaw_SNA_Faild'
         *  Logic: '<S2573>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_AccelRaw_SNA_Fai))
        {
            /* Switch: '<S2573>/Switch5' incorporates:
             *  UnitDelay: '<S2573>/Unit Delay'
             */
            rtb_Switch5_f = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_o4;
        }
        else
        {
            /* Switch: '<S2573>/Switch5' incorporates:
             *  DataStoreRead: '<S2572>/DataStore_VeSR1N_y_PIM_A_AccelRaw_FD11'
             */
            rtb_Switch5_f = SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_AccelRaw_FD11;
        }

        /* End of Switch: '<S2573>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PIM_A_AccelRaw_FD11' incorporates:
         *  DataTypeConversion: '<S2572>/Data Type Conversion5'
         *  Switch: '<S2573>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_AccelRaw_FD11_Value(((float32)
            rtb_Switch5_f) - 32768.0F);

        /* Switch: '<S2600>/Switch5' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Failg'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  Logic: '<S2600>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild))
        {
            /* Switch: '<S2600>/Switch5' incorporates:
             *  UnitDelay: '<S2600>/Unit Delay'
             */
            rtb_Switch5_dm = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ii0;
        }
        else
        {
            /* Switch: '<S2600>/Switch5' incorporates:
             *  DataStoreRead: '<S2572>/DataStore_VeSR1N_b_PIM_A_AccelRawV_FD11'
             */
            rtb_Switch5_dm = SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_AccelRawV_FD11;
        }

        /* End of Switch: '<S2600>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PIM_A_AccelRawV_FD11' incorporates:
         *  DataTypeConversion: '<S2572>/Data Type Conversion6'
         *  Switch: '<S2600>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PIM_A_AccelRawV_FD11_Value(((sint32)
            rtb_Switch5_dm) != 0);

        /* Switch: '<S2574>/Switch5' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_CoolantTemp_SNA_Faild'
         *  Logic: '<S2574>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_CoolantTemp_SNA_))
        {
            /* Switch: '<S2574>/Switch5' incorporates:
             *  UnitDelay: '<S2574>/Unit Delay'
             */
            rtb_Switch5_ao = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bu;
        }
        else
        {
            /* Switch: '<S2574>/Switch5' incorporates:
             *  DataStoreRead: '<S2572>/DataStore_VeSR1N_T_PIM_A_CoolantTemp_FD11'
             */
            rtb_Switch5_ao = SR1B_BLUEN_ac_DW.VeSR1N_T_PIM_A_CoolantTemp_FD11;
        }

        /* End of Switch: '<S2574>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_PIM_A_CoolantTemp_FD11' incorporates:
         *  DataTypeConversion: '<S2572>/Data Type Conversion7'
         *  Switch: '<S2574>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_PIM_A_CoolantTemp_FD11_Value((((float32)
            rtb_Switch5_ao) * 0.1F) - 40.0F);

        /* Switch: '<S2575>/Switch5' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_CpbltySpdDivVolt_SNA_Faild'
         *  Logic: '<S2575>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_CpbltySpdDivVolt))
        {
            /* Switch: '<S2575>/Switch5' incorporates:
             *  UnitDelay: '<S2575>/Unit Delay'
             */
            rtb_Switch5_hi = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_c;
        }
        else
        {
            /* Switch: '<S2575>/Switch5' incorporates:
             *  DataStoreRead: '<S2572>/DataStore_VeSR1N_n_PIMA_CptySpdDivVltFD11'
             */
            rtb_Switch5_hi = SR1B_BLUEN_ac_DW.VeSR1N_n_PIMA_CptySpdDivVltFD11;
        }

        /* End of Switch: '<S2575>/Switch5' */

        /* Outport: '<Root>/VeSR1B_n_PIMA_CptySpdDivVltFD11' incorporates:
         *  DataTypeConversion: '<S2572>/Data Type Conversion8'
         */
        (void)Rte_Write_VeSR1B_n_PIMA_CptySpdDivVltFD11_Value((float32)
            rtb_Switch5_hi);

        /* Switch: '<S2601>/Switch5' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Failg'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  Logic: '<S2601>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild))
        {
            /* Switch: '<S2601>/Switch5' incorporates:
             *  UnitDelay: '<S2601>/Unit Delay'
             */
            rtb_Switch5_ox = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_il;
        }
        else
        {
            /* Switch: '<S2601>/Switch5' incorporates:
             *  DataStoreRead: '<S2572>/DataStore_VeSR1N_I_PIM_A_DC_Current_FD11'
             */
            rtb_Switch5_ox = SR1B_BLUEN_ac_DW.VeSR1N_I_PIM_A_DC_Current_FD11;
        }

        /* End of Switch: '<S2601>/Switch5' */

        /* Outport: '<Root>/VeSR1B_I_PIM_A_DC_Current_FD11' incorporates:
         *  DataTypeConversion: '<S2572>/Data Type Conversion9'
         *  Switch: '<S2601>/Switch5'
         */
        (void)Rte_Write_VeSR1B_I_PIM_A_DC_Current_FD11_Value((((float32)
            rtb_Switch5_ox) * 0.1F) - 1638.4F);

        /* Outport: '<Root>/VeSR1B_y_PIM_A_AccelRaw_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_AccelRaw_SNA_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_MC_Faild'
         *  Product: '<S2573>/Product'
         *  Product: '<S2573>/Product1'
         *  Product: '<S2573>/Product2'
         *  Product: '<S2573>/Product3'
         *  Product: '<S2573>/Product4'
         *  Sum: '<S2573>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_AccelRaw_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_AccelRaw_SNA_Fai ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_CoolantTemp_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_CoolantTemp_SNA_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_MC_Faild'
         *  Product: '<S2574>/Product'
         *  Product: '<S2574>/Product1'
         *  Product: '<S2574>/Product2'
         *  Product: '<S2574>/Product3'
         *  Product: '<S2574>/Product4'
         *  Sum: '<S2574>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_CoolantTemp_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_CoolantTemp_SNA_ ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIMA_CptySpdDivVltFD11_SigSts' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_CpbltySpdDivVolt_SNA_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_MC_Faild'
         *  Product: '<S2575>/Product'
         *  Product: '<S2575>/Product1'
         *  Product: '<S2575>/Product2'
         *  Product: '<S2575>/Product3'
         *  Product: '<S2575>/Product4'
         *  Sum: '<S2575>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIMA_CptySpdDivVltFD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_CpbltySpdDivVolt ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_DC_Voltage_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_DC_Voltage_SNA_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_MC_Faild'
         *  Product: '<S2576>/Product'
         *  Product: '<S2576>/Product1'
         *  Product: '<S2576>/Product2'
         *  Product: '<S2576>/Product3'
         *  Product: '<S2576>/Product4'
         *  Sum: '<S2576>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_DC_Voltage_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_DC_Voltage_SNA_F ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIMA_DratingFactr_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_DeratingFactor_SNA_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_MC_Faild'
         *  Product: '<S2577>/Product'
         *  Product: '<S2577>/Product1'
         *  Product: '<S2577>/Product2'
         *  Product: '<S2577>/Product3'
         *  Product: '<S2577>/Product4'
         *  Sum: '<S2577>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIMA_DratingFactr_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_DeratingFactor_S ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_MaxTorq_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_MC_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_MaxTorq_SNA_Faild'
         *  Product: '<S2578>/Product'
         *  Product: '<S2578>/Product1'
         *  Product: '<S2578>/Product2'
         *  Product: '<S2578>/Product3'
         *  Product: '<S2578>/Product4'
         *  Sum: '<S2578>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_MaxTorq_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_MaxTorq_SNA_Fail ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_MinTorq_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_MC_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_MinTorq_SNA_Faild'
         *  Product: '<S2579>/Product'
         *  Product: '<S2579>/Product1'
         *  Product: '<S2579>/Product2'
         *  Product: '<S2579>/Product3'
         *  Product: '<S2579>/Product4'
         *  Sum: '<S2579>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_MinTorq_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_MinTorq_SNA_Fail ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_MtrIndex_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_MC_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_MtrIndex_SNA_Faild'
         *  Product: '<S2580>/Product'
         *  Product: '<S2580>/Product1'
         *  Product: '<S2580>/Product2'
         *  Product: '<S2580>/Product3'
         *  Product: '<S2580>/Product4'
         *  Sum: '<S2580>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_MtrIndex_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_MtrIndex_SNA_Fai ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIMA_MtrMaxCptyTrqFD11_SigSts' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_MC_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_MtrMaxCpbltyTrq_SNA_Faild'
         *  Product: '<S2581>/Product'
         *  Product: '<S2581>/Product1'
         *  Product: '<S2581>/Product2'
         *  Product: '<S2581>/Product3'
         *  Product: '<S2581>/Product4'
         *  Sum: '<S2581>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIMA_MtrMaxCptyTrqFD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_MtrMaxCpbltyTrq_ ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIMA_MtrMinCptyTrqFD11_SigSts' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_MC_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_MtrMinCpbltyTrq_SNA_Faild'
         *  Product: '<S2582>/Product'
         *  Product: '<S2582>/Product1'
         *  Product: '<S2582>/Product2'
         *  Product: '<S2582>/Product3'
         *  Product: '<S2582>/Product4'
         *  Sum: '<S2582>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIMA_MtrMinCptyTrqFD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_MtrMinCpbltyTrq_ ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_Cntr_PIM_A_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_MC_Faild'
         *  Product: '<S2583>/Product'
         *  Product: '<S2583>/Product1'
         *  Product: '<S2583>/Product2'
         *  Product: '<S2583>/Product4'
         *  Sum: '<S2583>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Cntr_PIM_A_FD11_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_MC_Faild ?
                                1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_MAC_PIM_A_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_MC_Faild'
         *  Product: '<S2584>/Product'
         *  Product: '<S2584>/Product1'
         *  Product: '<S2584>/Product2'
         *  Product: '<S2584>/Product4'
         *  Sum: '<S2584>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MAC_PIM_A_FD11_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_MC_Faild ?
                                1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_Dschrge_Sts_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_MC_Faild'
         *  Product: '<S2585>/Product'
         *  Product: '<S2585>/Product1'
         *  Product: '<S2585>/Product2'
         *  Product: '<S2585>/Product4'
         *  Sum: '<S2585>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_Dschrge_Sts_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIMA_HV_CnctrOpnRqFD11_SigSts' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_MC_Faild'
         *  Product: '<S2586>/Product'
         *  Product: '<S2586>/Product1'
         *  Product: '<S2586>/Product2'
         *  Product: '<S2586>/Product4'
         *  Sum: '<S2586>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIMA_HV_CnctrOpnRqFD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIMA_InterlockSts_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_MC_Faild'
         *  Product: '<S2587>/Product'
         *  Product: '<S2587>/Product1'
         *  Product: '<S2587>/Product2'
         *  Product: '<S2587>/Product4'
         *  Sum: '<S2587>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIMA_InterlockSts_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_Invrtr_St_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_MC_Faild'
         *  Product: '<S2588>/Product'
         *  Product: '<S2588>/Product1'
         *  Product: '<S2588>/Product2'
         *  Product: '<S2588>/Product4'
         *  Sum: '<S2588>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_Invrtr_St_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_RPM_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_MC_Faild'
         *  Product: '<S2589>/Product'
         *  Product: '<S2589>/Product1'
         *  Product: '<S2589>/Product2'
         *  Product: '<S2589>/Product4'
         *  Sum: '<S2589>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_RPM_FD11_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_MC_Faild ?
                                1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_RPM_V_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_MC_Faild'
         *  Product: '<S2590>/Product'
         *  Product: '<S2590>/Product1'
         *  Product: '<S2590>/Product2'
         *  Product: '<S2590>/Product4'
         *  Sum: '<S2590>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_RPM_V_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_Spd_Lim_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_MC_Faild'
         *  Product: '<S2591>/Product'
         *  Product: '<S2591>/Product1'
         *  Product: '<S2591>/Product2'
         *  Product: '<S2591>/Product4'
         *  Sum: '<S2591>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_Spd_Lim_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_SPT_Stat_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_MC_Faild'
         *  Product: '<S2592>/Product'
         *  Product: '<S2592>/Product1'
         *  Product: '<S2592>/Product2'
         *  Product: '<S2592>/Product4'
         *  Sum: '<S2592>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_SPT_Stat_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIMA_TrqAchvdAEMD_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_MC_Faild'
         *  Product: '<S2593>/Product'
         *  Product: '<S2593>/Product1'
         *  Product: '<S2593>/Product2'
         *  Product: '<S2593>/Product4'
         *  Sum: '<S2593>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIMA_TrqAchvdAEMD_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIMA_TrqAchdAEMDV_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_MC_Faild'
         *  Product: '<S2594>/Product'
         *  Product: '<S2594>/Product1'
         *  Product: '<S2594>/Product2'
         *  Product: '<S2594>/Product4'
         *  Sum: '<S2594>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIMA_TrqAchdAEMDV_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MC_PIM_A_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_MC_Faild'
         *  Product: '<S2595>/Product'
         *  Product: '<S2595>/Product1'
         *  Product: '<S2595>/Product2'
         *  Product: '<S2595>/Product4'
         *  Sum: '<S2595>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MC_PIM_A_FD11_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_MC_Faild ?
                                1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_Trq_Achvd_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_MC_Faild'
         *  Product: '<S2596>/Product'
         *  Product: '<S2596>/Product1'
         *  Product: '<S2596>/Product2'
         *  Product: '<S2596>/Product4'
         *  Sum: '<S2596>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_Trq_Achvd_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_TrqAchvd_V_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_MC_Faild'
         *  Product: '<S2597>/Product'
         *  Product: '<S2597>/Product1'
         *  Product: '<S2597>/Product2'
         *  Product: '<S2597>/Product4'
         *  Sum: '<S2597>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_TrqAchvd_V_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_3PS_Pos_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_MC_Faild'
         *  Product: '<S2598>/Product'
         *  Product: '<S2598>/Product1'
         *  Product: '<S2598>/Product2'
         *  Product: '<S2598>/Product4'
         *  Sum: '<S2598>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_3PS_Pos_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_6SO_Status_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_MC_Faild'
         *  Product: '<S2599>/Product'
         *  Product: '<S2599>/Product1'
         *  Product: '<S2599>/Product2'
         *  Product: '<S2599>/Product4'
         *  Sum: '<S2599>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_6SO_Status_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_AccelRawV_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_MC_Faild'
         *  Product: '<S2600>/Product'
         *  Product: '<S2600>/Product1'
         *  Product: '<S2600>/Product2'
         *  Product: '<S2600>/Product4'
         *  Sum: '<S2600>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_AccelRawV_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_DC_Current_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_MC_Faild'
         *  Product: '<S2601>/Product'
         *  Product: '<S2601>/Product1'
         *  Product: '<S2601>/Product2'
         *  Product: '<S2601>/Product4'
         *  Sum: '<S2601>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_DC_Current_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_DC_Curr_V_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_MC_Faild'
         *  Product: '<S2602>/Product'
         *  Product: '<S2602>/Product1'
         *  Product: '<S2602>/Product2'
         *  Product: '<S2602>/Product4'
         *  Sum: '<S2602>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_DC_Curr_V_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_DC_Volt_V_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_MC_Faild'
         *  Product: '<S2603>/Product'
         *  Product: '<S2603>/Product1'
         *  Product: '<S2603>/Product2'
         *  Product: '<S2603>/Product4'
         *  Sum: '<S2603>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_DC_Volt_V_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_DerateReasn_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_CRC_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_E2E_Faild'
         *  DataStoreRead: '<S2572>/VeSR1N_b_PIM_A_FD11_MC_Faild'
         *  Product: '<S2604>/Product'
         *  Product: '<S2604>/Product1'
         *  Product: '<S2604>/Product2'
         *  Product: '<S2604>/Product4'
         *  Sum: '<S2604>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_DerateReasn_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S2584>/Unit Delay' incorporates:
         *  Switch: '<S2584>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_p = rtb_Switch5_el;

        /* Update for UnitDelay: '<S2583>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_j = rtb_Switch5_b;

        /* Update for UnitDelay: '<S2602>/Unit Delay' incorporates:
         *  Switch: '<S2602>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_aa = rtb_Switch5_o;

        /* Update for UnitDelay: '<S2603>/Unit Delay' incorporates:
         *  Switch: '<S2603>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lp = rtb_Switch5_j4;

        /* Update for UnitDelay: '<S2576>/Unit Delay' incorporates:
         *  Switch: '<S2576>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fo4 = rtb_Switch5_h;

        /* Update for UnitDelay: '<S2604>/Unit Delay' incorporates:
         *  Switch: '<S2604>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_a3q = rtb_Switch5_a;

        /* Update for UnitDelay: '<S2577>/Unit Delay' incorporates:
         *  Switch: '<S2577>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jwc = rtb_Switch5_l1;

        /* Update for UnitDelay: '<S2585>/Unit Delay' incorporates:
         *  Switch: '<S2585>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_al = rtb_Switch5_e3;

        /* Update for UnitDelay: '<S2586>/Unit Delay' incorporates:
         *  Switch: '<S2586>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ah3 = rtb_Switch5_i;

        /* Update for UnitDelay: '<S2587>/Unit Delay' incorporates:
         *  Switch: '<S2587>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oez = rtb_Switch5_d;

        /* Update for UnitDelay: '<S2588>/Unit Delay' incorporates:
         *  Switch: '<S2588>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dx = rtb_Switch5_p;

        /* Update for UnitDelay: '<S2578>/Unit Delay' incorporates:
         *  Switch: '<S2578>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_j3 = rtb_Switch5_du;

        /* Update for UnitDelay: '<S2595>/Unit Delay' incorporates:
         *  Switch: '<S2595>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_csf = rtb_Switch5_l;

        /* Update for UnitDelay: '<S2579>/Unit Delay' incorporates:
         *  Switch: '<S2579>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_btt = rtb_Switch5_cc;

        /* Update for UnitDelay: '<S2580>/Unit Delay' incorporates:
         *  Switch: '<S2580>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_blj = rtb_Switch5_il;

        /* Update for UnitDelay: '<S2581>/Unit Delay' incorporates:
         *  Switch: '<S2581>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gq = rtb_Switch5_izd;

        /* Update for UnitDelay: '<S2582>/Unit Delay' incorporates:
         *  Switch: '<S2582>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jiw = rtb_Switch5_nq;

        /* Update for UnitDelay: '<S2589>/Unit Delay' incorporates:
         *  Switch: '<S2589>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ep5 = rtb_Switch5_e;

        /* Update for UnitDelay: '<S2590>/Unit Delay' incorporates:
         *  Switch: '<S2590>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ob5 = rtb_Switch5_kw;

        /* Update for UnitDelay: '<S2591>/Unit Delay' incorporates:
         *  Switch: '<S2591>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_o2 = rtb_Switch5_fy;

        /* Update for UnitDelay: '<S2592>/Unit Delay' incorporates:
         *  Switch: '<S2592>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hj = rtb_Switch5_ped;

        /* Update for UnitDelay: '<S2593>/Unit Delay' incorporates:
         *  Switch: '<S2593>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ok = rtb_Switch5_nh;

        /* Update for UnitDelay: '<S2594>/Unit Delay' incorporates:
         *  Switch: '<S2594>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pd = rtb_Switch5_k;

        /* Update for UnitDelay: '<S2598>/Unit Delay' incorporates:
         *  Switch: '<S2598>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dco = rtb_Switch5_ews;

        /* Update for UnitDelay: '<S2596>/Unit Delay' incorporates:
         *  Switch: '<S2596>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lb = rtb_Switch5_cz;

        /* Update for UnitDelay: '<S2597>/Unit Delay' incorporates:
         *  Switch: '<S2597>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ar5 = rtb_Switch5_j3x;

        /* Update for UnitDelay: '<S2599>/Unit Delay' incorporates:
         *  Switch: '<S2599>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kd = rtb_Switch5_eu;

        /* Update for UnitDelay: '<S2573>/Unit Delay' incorporates:
         *  Switch: '<S2573>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_o4 = rtb_Switch5_f;

        /* Update for UnitDelay: '<S2600>/Unit Delay' incorporates:
         *  Switch: '<S2600>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ii0 = rtb_Switch5_dm;

        /* Update for UnitDelay: '<S2574>/Unit Delay' incorporates:
         *  Switch: '<S2574>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bu = rtb_Switch5_ao;

        /* Update for UnitDelay: '<S2575>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_c = rtb_Switch5_hi;

        /* Update for UnitDelay: '<S2601>/Unit Delay' incorporates:
         *  Switch: '<S2601>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_il = rtb_Switch5_ox;
    }

    /* End of Logic: '<S2552>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S2552>/PIM_A_FD11_Time' */

    /* Merge: '<S79>/SR1N_b_PIM_A_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2552>/VeSR1N_b_PIM_A_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_PIM_A_FD11_Time_VeSR1N_b_PIM_A_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_jv);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_PIM_A_FD11_Pkt' */
}

/* Model step function for TID79 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_PIM_A_FD5_Time(void) /* Explicit Task: TESR1B_PIM_A_FD5_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_PIM_A_FD5_NewEvent;
    uint64 rtb_Switch5_a;
    uint16 rtb_Switch5_a3e;
    uint16 rtb_Switch5_b;
    uint16 rtb_Switch5_bc;
    uint16 rtb_Switch5_cy;
    uint16 rtb_Switch5_cz;
    uint16 rtb_Switch5_d;
    uint16 rtb_Switch5_eq;
    uint16 rtb_Switch5_gb;
    uint16 rtb_Switch5_h;
    uint16 rtb_Switch5_he;
    uint16 rtb_Switch5_hv1;
    uint16 rtb_Switch5_i;
    uint16 rtb_Switch5_k4;
    uint16 rtb_Switch5_mo;
    uint8 rtb_Switch5_a5;
    uint8 rtb_Switch5_cf0;
    uint8 rtb_Switch5_e;
    uint8 rtb_Switch5_elf;
    uint8 rtb_Switch5_f;
    uint8 rtb_Switch5_fc;
    uint8 rtb_Switch5_gd;
    uint8 rtb_Switch5_gh;
    uint8 rtb_Switch5_hy;
    uint8 rtb_Switch5_itz;
    uint8 rtb_Switch5_jj;
    uint8 rtb_Switch5_k;
    uint8 rtb_Switch5_ln;
    uint8 rtb_Switch5_n1;
    uint8 rtb_Switch5_nd;
    uint8 rtb_Switch5_o;
    uint8 rtb_Switch5_p;
    boolean rtb_TmpSignalConversionAtVeSR_a;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_PIM_A_FD5_Pkt' incorporates:
     *  SubSystem: '<S80>/PIM_A_FD5_Time'
     */
    /* SignalConversion generated from: '<S2607>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S80>/SR1N_b_PIM_A_FD5_NewEvent_merge'
     */
    rtb_VeSR1N_b_PIM_A_FD5_NewEvent =
        Rte_IrvRead_SR1B_PIM_A_FD5_Time_VeSR1N_b_PIM_A_FD5_NewEvent_write_IRV();

    /* SignalConversion generated from: '<S2607>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S80>/SR1N_b_PIM_A_FD5_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_a =
        Rte_IrvRead_SR1B_PIM_A_FD5_Time_VeSR1N_b_PIM_A_FD5_MM_Faild_write_IRV();

    /* Outputs for Enabled SubSystem: '<S2607>/PIM_A_FD5_Time' incorporates:
     *  EnablePort: '<S2627>/Enable'
     */
    /* Logic: '<S2607>/Logical Operator1' incorporates:
     *  Constant: '<S2626>/Calib'
     */
    if (rtb_VeSR1N_b_PIM_A_FD5_NewEvent && (KeSR1B_b_PIM_A_FD5_Enbl))
    {
        /* Gain: '<S2627>/Gain2' incorporates:
         *  Constant: '<S2627>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_m = false;

        /* Switch: '<S2639>/Switch5' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Failg'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  Logic: '<S2639>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild))
        {
            /* Switch: '<S2639>/Switch5' incorporates:
             *  UnitDelay: '<S2639>/Unit Delay'
             */
            rtb_Switch5_a = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_m;
        }
        else
        {
            /* Switch: '<S2639>/Switch5' incorporates:
             *  DataStoreRead: '<S2627>/DataStore_VeSR1N_h_MAC_PIM_A_FD5'
             */
            rtb_Switch5_a = SR1B_BLUEN_ac_DW.VeSR1N_h_MAC_PIM_A_FD5;
        }

        /* End of Switch: '<S2639>/Switch5' */

        /* Outport: '<Root>/VeSR1B_h_MAC_PIM_A_FD5' incorporates:
         *  DataTypeConversion: '<S2627>/Data Type Conversion'
         *  Switch: '<S2639>/Switch5'
         */
        (void)Rte_Write_VeSR1B_h_MAC_PIM_A_FD5_Value(rtb_Switch5_a);

        /* Switch: '<S2638>/Switch5' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Failg'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  Logic: '<S2638>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild))
        {
            /* Switch: '<S2638>/Switch5' incorporates:
             *  UnitDelay: '<S2638>/Unit Delay'
             */
            rtb_Switch5_cy = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_d;
        }
        else
        {
            /* Switch: '<S2638>/Switch5' incorporates:
             *  DataStoreRead: '<S2627>/VeSR1N_d_Cntr_PIM_A_FD5'
             */
            rtb_Switch5_cy = SR1B_BLUEN_ac_DW.VeSR1N_d_Cntr_PIM_A_FD5;
        }

        /* End of Switch: '<S2638>/Switch5' */

        /* Outport: '<Root>/VeSR1B_d_Cntr_PIM_A_FD5' incorporates:
         *  DataTypeConversion: '<S2627>/Data Type Conversion1'
         */
        (void)Rte_Write_VeSR1B_d_Cntr_PIM_A_FD5_Value(rtb_Switch5_cy);

        /* Switch: '<S2657>/Switch5' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Failg'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  Logic: '<S2657>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild))
        {
            /* Switch: '<S2657>/Switch5' incorporates:
             *  UnitDelay: '<S2657>/Unit Delay'
             */
            rtb_Switch5_cf0 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jcc;
        }
        else
        {
            /* Switch: '<S2657>/Switch5' incorporates:
             *  DataStoreRead: '<S2627>/DataStore_VeSR1N_b_PIM_A_DC_Current_V_FD5'
             */
            rtb_Switch5_cf0 = SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_DC_Current_V_FD5;
        }

        /* End of Switch: '<S2657>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PIM_A_DC_Current_V_FD5' incorporates:
         *  DataTypeConversion: '<S2627>/Data Type Conversion10'
         *  Switch: '<S2657>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PIM_A_DC_Current_V_FD5_Value(((sint32)
            rtb_Switch5_cf0) != 0);

        /* Switch: '<S2658>/Switch5' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Failg'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  Logic: '<S2658>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild))
        {
            /* Switch: '<S2658>/Switch5' incorporates:
             *  UnitDelay: '<S2658>/Unit Delay'
             */
            rtb_Switch5_ln = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kl;
        }
        else
        {
            /* Switch: '<S2658>/Switch5' incorporates:
             *  DataStoreRead: '<S2627>/DataStore_VeSR1N_b_PIM_A_DC_Volt_V_FD5'
             */
            rtb_Switch5_ln = SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_DC_Volt_V_FD5;
        }

        /* End of Switch: '<S2658>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PIM_A_DC_Volt_V_FD5' incorporates:
         *  DataTypeConversion: '<S2627>/Data Type Conversion11'
         *  Switch: '<S2658>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PIM_A_DC_Volt_V_FD5_Value(((sint32)
            rtb_Switch5_ln) != 0);

        /* Logic: '<S2631>/Logical Operator' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Failg'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  Logic: '<S2628>/Logical Operator'
         *  Logic: '<S2629>/Logical Operator'
         *  Logic: '<S2630>/Logical Operator'
         *  Logic: '<S2632>/Logical Operator'
         *  Logic: '<S2633>/Logical Operator'
         *  Logic: '<S2634>/Logical Operator'
         *  Logic: '<S2635>/Logical Operator'
         *  Logic: '<S2636>/Logical Operator'
         *  Logic: '<S2637>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Failg) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild));

        /* Switch: '<S2631>/Switch5' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_DC_Voltage_SNA_Faild'
         *  Logic: '<S2631>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_DC_Voltage_SNA_o))
        {
            /* Switch: '<S2631>/Switch5' incorporates:
             *  UnitDelay: '<S2631>/Unit Delay'
             */
            rtb_Switch5_eq = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gdj;
        }
        else
        {
            /* Switch: '<S2631>/Switch5' incorporates:
             *  DataStoreRead: '<S2627>/DataStore_VeSR1N_U_PIM_A_DC_Voltage_FD5'
             */
            rtb_Switch5_eq = SR1B_BLUEN_ac_DW.VeSR1N_U_PIM_A_DC_Voltage_FD5;
        }

        /* End of Switch: '<S2631>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_PIM_A_DC_Voltage_FD5' incorporates:
         *  DataTypeConversion: '<S2627>/Data Type Conversion12'
         *  Switch: '<S2631>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_PIM_A_DC_Voltage_FD5_Value((float32)
            rtb_Switch5_eq);

        /* Switch: '<S2659>/Switch5' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Failg'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  Logic: '<S2659>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild))
        {
            /* Switch: '<S2659>/Switch5' incorporates:
             *  UnitDelay: '<S2659>/Unit Delay'
             */
            rtb_Switch5_jj = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_plg;
        }
        else
        {
            /* Switch: '<S2659>/Switch5' incorporates:
             *  DataStoreRead: '<S2627>/DataStore_VeSR1N_y_PIM_A_DerateReason_FD5'
             */
            rtb_Switch5_jj = SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_DerateReason_FD5;
        }

        /* End of Switch: '<S2659>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PIM_A_DerateReason_FD5' incorporates:
         *  DataTypeConversion: '<S2627>/Data Type Conversion13'
         *  Switch: '<S2659>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_DerateReason_FD5_Value(rtb_Switch5_jj);

        /* Switch: '<S2632>/Switch5' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_DeratingFactor_SNA_Faild'
         *  Logic: '<S2632>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_DeratingFactor_c))
        {
            /* Switch: '<S2632>/Switch5' incorporates:
             *  UnitDelay: '<S2632>/Unit Delay'
             */
            rtb_Switch5_o = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_icb;
        }
        else
        {
            /* Switch: '<S2632>/Switch5' incorporates:
             *  DataStoreRead: '<S2627>/DataStore_VeSR1N_h_PIMA_DeratngFactor_FD5'
             */
            rtb_Switch5_o = SR1B_BLUEN_ac_DW.VeSR1N_h_PIMA_DeratngFactor_FD5;
        }

        /* End of Switch: '<S2632>/Switch5' */

        /* Outport: '<Root>/VeSR1B_h_PIMA_DeratngFactor_FD5' incorporates:
         *  DataTypeConversion: '<S2627>/Data Type Conversion14'
         *  Switch: '<S2632>/Switch5'
         */
        (void)Rte_Write_VeSR1B_h_PIMA_DeratngFactor_FD5_Value(((float32)
            rtb_Switch5_o) * 0.02F);

        /* Switch: '<S2640>/Switch5' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Failg'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  Logic: '<S2640>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild))
        {
            /* Switch: '<S2640>/Switch5' incorporates:
             *  UnitDelay: '<S2640>/Unit Delay'
             */
            rtb_Switch5_elf = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fi;
        }
        else
        {
            /* Switch: '<S2640>/Switch5' incorporates:
             *  DataStoreRead: '<S2627>/DataStore_VeSR1N_y_PIM_A_Dschrge_Sts_FD5'
             */
            rtb_Switch5_elf = SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_Dschrge_Sts_FD5;
        }

        /* End of Switch: '<S2640>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PIM_A_Dschrge_Sts_FD5' incorporates:
         *  DataTypeConversion: '<S2627>/Data Type Conversion15'
         *  Switch: '<S2640>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_Dschrge_Sts_FD5_Value(rtb_Switch5_elf);

        /* Switch: '<S2641>/Switch5' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Failg'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  Logic: '<S2641>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild))
        {
            /* Switch: '<S2641>/Switch5' incorporates:
             *  UnitDelay: '<S2641>/Unit Delay'
             */
            rtb_Switch5_p = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kqj;
        }
        else
        {
            /* Switch: '<S2641>/Switch5' incorporates:
             *  DataStoreRead: '<S2627>/DataStore_VeSR1N_b_PIMA_HVCnctrOpnReq_FD5'
             */
            rtb_Switch5_p = SR1B_BLUEN_ac_DW.VeSR1N_b_PIMA_HVCnctrOpnReq_FD5;
        }

        /* End of Switch: '<S2641>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PIMA_HVCnctrOpnReq_FD5' incorporates:
         *  DataTypeConversion: '<S2627>/Data Type Conversion16'
         *  Switch: '<S2641>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PIMA_HVCnctrOpnReq_FD5_Value(((sint32)
            rtb_Switch5_p) != 0);

        /* Switch: '<S2642>/Switch5' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Failg'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  Logic: '<S2642>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild))
        {
            /* Switch: '<S2642>/Switch5' incorporates:
             *  UnitDelay: '<S2642>/Unit Delay'
             */
            rtb_Switch5_k = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pem;
        }
        else
        {
            /* Switch: '<S2642>/Switch5' incorporates:
             *  DataStoreRead: '<S2627>/DataStore_VeSR1N_y_PIM_A_InterlockSts_FD5'
             */
            rtb_Switch5_k = SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_InterlockSts_FD5;
        }

        /* End of Switch: '<S2642>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PIM_A_InterlockSts_FD5' incorporates:
         *  DataTypeConversion: '<S2627>/Data Type Conversion17'
         *  Switch: '<S2642>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_InterlockSts_FD5_Value(rtb_Switch5_k);

        /* Switch: '<S2643>/Switch5' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Failg'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  Logic: '<S2643>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild))
        {
            /* Switch: '<S2643>/Switch5' incorporates:
             *  UnitDelay: '<S2643>/Unit Delay'
             */
            rtb_Switch5_e = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pkg;
        }
        else
        {
            /* Switch: '<S2643>/Switch5' incorporates:
             *  DataStoreRead: '<S2627>/DataStore_VeSR1N_y_PIM_A_Invrtr_State_FD5'
             */
            rtb_Switch5_e = SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_Invrtr_State_FD5;
        }

        /* End of Switch: '<S2643>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PIM_A_Invrtr_State_FD5' incorporates:
         *  DataTypeConversion: '<S2627>/Data Type Conversion18'
         *  Switch: '<S2643>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_Invrtr_State_FD5_Value(rtb_Switch5_e);

        /* Switch: '<S2633>/Switch5' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_MaxTorq_SNA_Faild'
         *  Logic: '<S2633>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_MaxTorq_SNA_Fa_l))
        {
            /* Switch: '<S2633>/Switch5' incorporates:
             *  UnitDelay: '<S2633>/Unit Delay'
             */
            rtb_Switch5_i = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fsn;
        }
        else
        {
            /* Switch: '<S2633>/Switch5' incorporates:
             *  DataStoreRead: '<S2627>/DataStore_VeSR1N_M_PIM_A_MaxTorq_FD5'
             */
            rtb_Switch5_i = SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_A_MaxTorq_FD5;
        }

        /* End of Switch: '<S2633>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_PIM_A_MaxTorq_FD5' incorporates:
         *  DataTypeConversion: '<S2627>/Data Type Conversion19'
         *  Switch: '<S2633>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_PIM_A_MaxTorq_FD5_Value((((float32)
            rtb_Switch5_i) * 0.125F) - 512.0F);

        /* Switch: '<S2650>/Switch5' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Failg'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  Logic: '<S2650>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild))
        {
            /* Switch: '<S2650>/Switch5' incorporates:
             *  UnitDelay: '<S2650>/Unit Delay'
             */
            rtb_Switch5_itz = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_k1t;
        }
        else
        {
            /* Switch: '<S2650>/Switch5' incorporates:
             *  DataStoreRead: '<S2627>/DataStore_VeSR1N_y_MC_PIM_A_FD5'
             */
            rtb_Switch5_itz = SR1B_BLUEN_ac_DW.VeSR1N_y_MC_PIM_A_FD5;
        }

        /* End of Switch: '<S2650>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MC_PIM_A_FD5' incorporates:
         *  DataTypeConversion: '<S2627>/Data Type Conversion2'
         *  Switch: '<S2650>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MC_PIM_A_FD5_Value(rtb_Switch5_itz);

        /* Switch: '<S2634>/Switch5' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_MinTorq_SNA_Faild'
         *  Logic: '<S2634>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_MinTorq_SNA_Fa_d))
        {
            /* Switch: '<S2634>/Switch5' incorporates:
             *  UnitDelay: '<S2634>/Unit Delay'
             */
            rtb_Switch5_he = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lgh;
        }
        else
        {
            /* Switch: '<S2634>/Switch5' incorporates:
             *  DataStoreRead: '<S2627>/DataStore_VeSR1N_M_PIM_A_MinTorq_FD5'
             */
            rtb_Switch5_he = SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_A_MinTorq_FD5;
        }

        /* End of Switch: '<S2634>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_PIM_A_MinTorq_FD5' incorporates:
         *  DataTypeConversion: '<S2627>/Data Type Conversion20'
         *  Switch: '<S2634>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_PIM_A_MinTorq_FD5_Value((((float32)
            rtb_Switch5_he) * 0.125F) - 512.0F);

        /* Switch: '<S2635>/Switch5' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_MtrIndex_SNA_Faild'
         *  Logic: '<S2635>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_MtrIndex_SNA_F_k))
        {
            /* Switch: '<S2635>/Switch5' incorporates:
             *  UnitDelay: '<S2635>/Unit Delay'
             */
            rtb_Switch5_gh = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lfj;
        }
        else
        {
            /* Switch: '<S2635>/Switch5' incorporates:
             *  DataStoreRead: '<S2627>/DataStore_VeSR1N_y_PIM_A_MtrIndex_FD5'
             */
            rtb_Switch5_gh = SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_MtrIndex_FD5;
        }

        /* End of Switch: '<S2635>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PIM_A_MtrIndex_FD5' incorporates:
         *  DataTypeConversion: '<S2627>/Data Type Conversion21'
         *  Switch: '<S2635>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_MtrIndex_FD5_Value(rtb_Switch5_gh);

        /* Switch: '<S2636>/Switch5' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_MtrMaxCpbltyTrq_SNA_Faild'
         *  Logic: '<S2636>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_MtrMaxCpbltyTr_a))
        {
            /* Switch: '<S2636>/Switch5' incorporates:
             *  UnitDelay: '<S2636>/Unit Delay'
             */
            rtb_Switch5_hv1 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pe;
        }
        else
        {
            /* Switch: '<S2636>/Switch5' incorporates:
             *  DataStoreRead: '<S2627>/DataStore_VeSR1N_M_PIMA_MtrMaxCpbtyTrqFD5'
             */
            rtb_Switch5_hv1 = SR1B_BLUEN_ac_DW.VeSR1N_M_PIMA_MtrMaxCpbtyTrqFD5;
        }

        /* End of Switch: '<S2636>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_PIMA_MtrMaxCpbtyTrqFD5' incorporates:
         *  DataTypeConversion: '<S2627>/Data Type Conversion22'
         *  Switch: '<S2636>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_PIMA_MtrMaxCpbtyTrqFD5_Value((((float32)
            rtb_Switch5_hv1) * 0.125F) - 512.0F);

        /* Switch: '<S2637>/Switch5' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_MtrMinCpbltyTrq_SNA_Faild'
         *  Logic: '<S2637>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_MtrMinCpbltyTr_n))
        {
            /* Switch: '<S2637>/Switch5' incorporates:
             *  UnitDelay: '<S2637>/Unit Delay'
             */
            rtb_Switch5_cz = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l2e;
        }
        else
        {
            /* Switch: '<S2637>/Switch5' incorporates:
             *  DataStoreRead: '<S2627>/DataStore_VeSR1N_M_PIMA_MtrMinCpbtyTrqFD5'
             */
            rtb_Switch5_cz = SR1B_BLUEN_ac_DW.VeSR1N_M_PIMA_MtrMinCpbtyTrqFD5;
        }

        /* End of Switch: '<S2637>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_PIMA_MtrMinCpbtyTrqFD5' incorporates:
         *  DataTypeConversion: '<S2627>/Data Type Conversion23'
         *  Switch: '<S2637>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_PIMA_MtrMinCpbtyTrqFD5_Value((((float32)
            rtb_Switch5_cz) * 0.125F) - 512.0F);

        /* Switch: '<S2644>/Switch5' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Failg'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  Logic: '<S2644>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild))
        {
            /* Switch: '<S2644>/Switch5' incorporates:
             *  UnitDelay: '<S2644>/Unit Delay'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pw;
        }
        else
        {
            /* Switch: '<S2644>/Switch5' incorporates:
             *  DataStoreRead: '<S2627>/DataStore_VeSR1N_n_PIM_A_RPM_FD5'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.VeSR1N_n_PIM_A_RPM_FD5;
        }

        /* End of Switch: '<S2644>/Switch5' */

        /* Outport: '<Root>/VeSR1B_n_PIM_A_RPM_FD5' incorporates:
         *  DataTypeConversion: '<S2627>/Data Type Conversion24'
         *  Switch: '<S2644>/Switch5'
         */
        (void)Rte_Write_VeSR1B_n_PIM_A_RPM_FD5_Value(((float32)rtb_Switch5_h) -
            32768.0F);

        /* Switch: '<S2645>/Switch5' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Failg'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  Logic: '<S2645>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild))
        {
            /* Switch: '<S2645>/Switch5' incorporates:
             *  UnitDelay: '<S2645>/Unit Delay'
             */
            rtb_Switch5_n1 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_iq;
        }
        else
        {
            /* Switch: '<S2645>/Switch5' incorporates:
             *  DataStoreRead: '<S2627>/DataStore_VeSR1N_b_PIM_A_RPM_V_FD5'
             */
            rtb_Switch5_n1 = SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_RPM_V_FD5;
        }

        /* End of Switch: '<S2645>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PIM_A_RPM_V_FD5' incorporates:
         *  DataTypeConversion: '<S2627>/Data Type Conversion25'
         *  Switch: '<S2645>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PIM_A_RPM_V_FD5_Value(((sint32)rtb_Switch5_n1)
            != 0);

        /* Switch: '<S2646>/Switch5' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Failg'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  Logic: '<S2646>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild))
        {
            /* Switch: '<S2646>/Switch5' incorporates:
             *  UnitDelay: '<S2646>/Unit Delay'
             */
            rtb_Switch5_bc = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jr;
        }
        else
        {
            /* Switch: '<S2646>/Switch5' incorporates:
             *  DataStoreRead: '<S2627>/DataStore_VeSR1N_n_PIM_A_Spd_Lim_FD5'
             */
            rtb_Switch5_bc = SR1B_BLUEN_ac_DW.VeSR1N_n_PIM_A_Spd_Lim_FD5;
        }

        /* End of Switch: '<S2646>/Switch5' */

        /* Outport: '<Root>/VeSR1B_n_PIM_A_Spd_Lim_FD5' incorporates:
         *  DataTypeConversion: '<S2627>/Data Type Conversion26'
         *  Switch: '<S2646>/Switch5'
         */
        (void)Rte_Write_VeSR1B_n_PIM_A_Spd_Lim_FD5_Value(((float32)
            rtb_Switch5_bc) - 32767.0F);

        /* Switch: '<S2647>/Switch5' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Failg'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  Logic: '<S2647>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild))
        {
            /* Switch: '<S2647>/Switch5' incorporates:
             *  UnitDelay: '<S2647>/Unit Delay'
             */
            rtb_Switch5_a5 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_phe;
        }
        else
        {
            /* Switch: '<S2647>/Switch5' incorporates:
             *  DataStoreRead: '<S2627>/DataStore_VeSR1N_y_PIM_A_SPT_Stat_FD5'
             */
            rtb_Switch5_a5 = SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_SPT_Stat_FD5;
        }

        /* End of Switch: '<S2647>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PIM_A_SPT_Stat_FD5' incorporates:
         *  DataTypeConversion: '<S2627>/Data Type Conversion27'
         *  Switch: '<S2647>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_SPT_Stat_FD5_Value(rtb_Switch5_a5);

        /* Switch: '<S2648>/Switch5' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Failg'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  Logic: '<S2648>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild))
        {
            /* Switch: '<S2648>/Switch5' incorporates:
             *  UnitDelay: '<S2648>/Unit Delay'
             */
            rtb_Switch5_b = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l1c;
        }
        else
        {
            /* Switch: '<S2648>/Switch5' incorporates:
             *  DataStoreRead: '<S2627>/DataStore_VeSR1N_M_PIMA_TorqAchvdAEMD_FD5'
             */
            rtb_Switch5_b = SR1B_BLUEN_ac_DW.VeSR1N_M_PIMA_TorqAchvdAEMD_FD5;
        }

        /* End of Switch: '<S2648>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_PIMA_TorqAchvdAEMD_FD5' incorporates:
         *  DataTypeConversion: '<S2627>/Data Type Conversion28'
         *  Switch: '<S2648>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_PIMA_TorqAchvdAEMD_FD5_Value((((float32)
            rtb_Switch5_b) * 0.125F) - 512.0F);

        /* Switch: '<S2649>/Switch5' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Failg'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  Logic: '<S2649>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild))
        {
            /* Switch: '<S2649>/Switch5' incorporates:
             *  UnitDelay: '<S2649>/Unit Delay'
             */
            rtb_Switch5_f = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_anh;
        }
        else
        {
            /* Switch: '<S2649>/Switch5' incorporates:
             *  DataStoreRead: '<S2627>/DataStore_VeSR1N_b_PIMA_TrqAchdAEMD_V_FD5'
             */
            rtb_Switch5_f = SR1B_BLUEN_ac_DW.VeSR1N_b_PIMA_TrqAchdAEMD_V_FD5;
        }

        /* End of Switch: '<S2649>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PIMA_TrqAchdAEMD_V_FD5' incorporates:
         *  DataTypeConversion: '<S2627>/Data Type Conversion29'
         *  Switch: '<S2649>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PIMA_TrqAchdAEMD_V_FD5_Value(((sint32)
            rtb_Switch5_f) != 0);

        /* Switch: '<S2653>/Switch5' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Failg'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  Logic: '<S2653>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild))
        {
            /* Switch: '<S2653>/Switch5' incorporates:
             *  UnitDelay: '<S2653>/Unit Delay'
             */
            rtb_Switch5_fc = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_awr;
        }
        else
        {
            /* Switch: '<S2653>/Switch5' incorporates:
             *  DataStoreRead: '<S2627>/DataStore_VeSR1N_b_PIM_A_3PS_Pos_FD5'
             */
            rtb_Switch5_fc = SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_3PS_Pos_FD5;
        }

        /* End of Switch: '<S2653>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PIM_A_3PS_Pos_FD5' incorporates:
         *  DataTypeConversion: '<S2627>/Data Type Conversion3'
         *  Switch: '<S2653>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PIM_A_3PS_Pos_FD5_Value(((sint32)rtb_Switch5_fc)
            != 0);

        /* Switch: '<S2651>/Switch5' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Failg'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  Logic: '<S2651>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild))
        {
            /* Switch: '<S2651>/Switch5' incorporates:
             *  UnitDelay: '<S2651>/Unit Delay'
             */
            rtb_Switch5_mo = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f5x4;
        }
        else
        {
            /* Switch: '<S2651>/Switch5' incorporates:
             *  DataStoreRead: '<S2627>/DataStore_VeSR1N_M_PIM_A_Torque_Achvd_FD5'
             */
            rtb_Switch5_mo = SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_A_Torque_Achvd_FD5;
        }

        /* End of Switch: '<S2651>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_PIM_A_Torque_Achvd_FD5' incorporates:
         *  DataTypeConversion: '<S2627>/Data Type Conversion30'
         *  Switch: '<S2651>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_PIM_A_Torque_Achvd_FD5_Value((((float32)
            rtb_Switch5_mo) * 0.125F) - 512.0F);

        /* Switch: '<S2652>/Switch5' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Failg'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  Logic: '<S2652>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild))
        {
            /* Switch: '<S2652>/Switch5' incorporates:
             *  UnitDelay: '<S2652>/Unit Delay'
             */
            rtb_Switch5_hy = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ah;
        }
        else
        {
            /* Switch: '<S2652>/Switch5' incorporates:
             *  DataStoreRead: '<S2627>/DataStore_VeSR1N_b_PIM_A_Trq_Achvd_V_FD5'
             */
            rtb_Switch5_hy = SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_Trq_Achvd_V_FD5;
        }

        /* End of Switch: '<S2652>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PIM_A_Trq_Achvd_V_FD5' incorporates:
         *  DataTypeConversion: '<S2627>/Data Type Conversion31'
         *  Switch: '<S2652>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PIM_A_Trq_Achvd_V_FD5_Value(((sint32)
            rtb_Switch5_hy) != 0);

        /* Switch: '<S2654>/Switch5' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Failg'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  Logic: '<S2654>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild))
        {
            /* Switch: '<S2654>/Switch5' incorporates:
             *  UnitDelay: '<S2654>/Unit Delay'
             */
            rtb_Switch5_nd = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lm;
        }
        else
        {
            /* Switch: '<S2654>/Switch5' incorporates:
             *  DataStoreRead: '<S2627>/DataStore_VeSR1N_y_PIM_A_6SO_Status_FD5'
             */
            rtb_Switch5_nd = SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_6SO_Status_FD5;
        }

        /* End of Switch: '<S2654>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PIM_A_6SO_Status_FD5' incorporates:
         *  DataTypeConversion: '<S2627>/Data Type Conversion4'
         *  Switch: '<S2654>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_6SO_Status_FD5_Value(rtb_Switch5_nd);

        /* Switch: '<S2628>/Switch5' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_AccelRaw_SNA_Faild'
         *  Logic: '<S2628>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_AccelRaw_SNA_F_g))
        {
            /* Switch: '<S2628>/Switch5' incorporates:
             *  UnitDelay: '<S2628>/Unit Delay'
             */
            rtb_Switch5_gb = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_c2;
        }
        else
        {
            /* Switch: '<S2628>/Switch5' incorporates:
             *  DataStoreRead: '<S2627>/DataStore_VeSR1N_y_PIM_A_AccelRaw_FD5'
             */
            rtb_Switch5_gb = SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_AccelRaw_FD5;
        }

        /* End of Switch: '<S2628>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PIM_A_AccelRaw_FD5' incorporates:
         *  DataTypeConversion: '<S2627>/Data Type Conversion5'
         *  Switch: '<S2628>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_AccelRaw_FD5_Value(((float32)
            rtb_Switch5_gb) - 32768.0F);

        /* Switch: '<S2655>/Switch5' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Failg'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  Logic: '<S2655>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild))
        {
            /* Switch: '<S2655>/Switch5' incorporates:
             *  UnitDelay: '<S2655>/Unit Delay'
             */
            rtb_Switch5_gd = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fm;
        }
        else
        {
            /* Switch: '<S2655>/Switch5' incorporates:
             *  DataStoreRead: '<S2627>/DataStore_VeSR1N_b_PIM_A_AccelRawV_FD5'
             */
            rtb_Switch5_gd = SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_AccelRawV_FD5;
        }

        /* End of Switch: '<S2655>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PIM_A_AccelRawV_FD5' incorporates:
         *  DataTypeConversion: '<S2627>/Data Type Conversion6'
         *  Switch: '<S2655>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PIM_A_AccelRawV_FD5_Value(((sint32)
            rtb_Switch5_gd) != 0);

        /* Switch: '<S2629>/Switch5' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_CoolantTemp_SNA_Faild'
         *  Logic: '<S2629>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_CoolantTemp_SN_e))
        {
            /* Switch: '<S2629>/Switch5' incorporates:
             *  UnitDelay: '<S2629>/Unit Delay'
             */
            rtb_Switch5_k4 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ix;
        }
        else
        {
            /* Switch: '<S2629>/Switch5' incorporates:
             *  DataStoreRead: '<S2627>/DataStore_VeSR1N_T_PIM_A_CoolantTemp_FD5'
             */
            rtb_Switch5_k4 = SR1B_BLUEN_ac_DW.VeSR1N_T_PIM_A_CoolantTemp_FD5;
        }

        /* End of Switch: '<S2629>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_PIM_A_CoolantTemp_FD5' incorporates:
         *  DataTypeConversion: '<S2627>/Data Type Conversion7'
         *  Switch: '<S2629>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_PIM_A_CoolantTemp_FD5_Value((((float32)
            rtb_Switch5_k4) * 0.1F) - 40.0F);

        /* Switch: '<S2630>/Switch5' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_CpbltySpdDivVolt_SNA_Faild'
         *  Logic: '<S2630>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_CpbltySpdDivVo_k))
        {
            /* Switch: '<S2630>/Switch5' incorporates:
             *  UnitDelay: '<S2630>/Unit Delay'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gk;
        }
        else
        {
            /* Switch: '<S2630>/Switch5' incorporates:
             *  DataStoreRead: '<S2627>/DataStore_VeSR1N_n_PIMA_CpbtySpdDivVltFD5'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.VeSR1N_n_PIMA_CpbtySpdDivVltFD5;
        }

        /* End of Switch: '<S2630>/Switch5' */

        /* Outport: '<Root>/VeSR1B_n_PIMA_CpbtySpdDivVltFD5' incorporates:
         *  DataTypeConversion: '<S2627>/Data Type Conversion8'
         */
        (void)Rte_Write_VeSR1B_n_PIMA_CpbtySpdDivVltFD5_Value((float32)
            rtb_Switch5_d);

        /* Switch: '<S2656>/Switch5' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Failg'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  Logic: '<S2656>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild))
        {
            /* Switch: '<S2656>/Switch5' incorporates:
             *  UnitDelay: '<S2656>/Unit Delay'
             */
            rtb_Switch5_a3e = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gi;
        }
        else
        {
            /* Switch: '<S2656>/Switch5' incorporates:
             *  DataStoreRead: '<S2627>/DataStore_VeSR1N_I_PIM_A_DC_Current_FD5'
             */
            rtb_Switch5_a3e = SR1B_BLUEN_ac_DW.VeSR1N_I_PIM_A_DC_Current_FD5;
        }

        /* End of Switch: '<S2656>/Switch5' */

        /* Outport: '<Root>/VeSR1B_I_PIM_A_DC_Current_FD5' incorporates:
         *  DataTypeConversion: '<S2627>/Data Type Conversion9'
         *  Switch: '<S2656>/Switch5'
         */
        (void)Rte_Write_VeSR1B_I_PIM_A_DC_Current_FD5_Value((((float32)
            rtb_Switch5_a3e) * 0.1F) - 1638.4F);

        /* Outport: '<Root>/VeSR1B_y_PIM_A_AccelRaw_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_AccelRaw_SNA_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_MC_Faild'
         *  Product: '<S2628>/Product'
         *  Product: '<S2628>/Product1'
         *  Product: '<S2628>/Product2'
         *  Product: '<S2628>/Product3'
         *  Product: '<S2628>/Product4'
         *  Sum: '<S2628>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_AccelRaw_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_AccelRaw_SNA_F_g ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_CoolantTemp_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_CoolantTemp_SNA_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_MC_Faild'
         *  Product: '<S2629>/Product'
         *  Product: '<S2629>/Product1'
         *  Product: '<S2629>/Product2'
         *  Product: '<S2629>/Product3'
         *  Product: '<S2629>/Product4'
         *  Sum: '<S2629>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_CoolantTemp_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_CoolantTemp_SN_e ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIMA_CpbtySpdDivVltFD5_SigSts' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_CpbltySpdDivVolt_SNA_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_MC_Faild'
         *  Product: '<S2630>/Product'
         *  Product: '<S2630>/Product1'
         *  Product: '<S2630>/Product2'
         *  Product: '<S2630>/Product3'
         *  Product: '<S2630>/Product4'
         *  Sum: '<S2630>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIMA_CpbtySpdDivVltFD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_CpbltySpdDivVo_k ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_DC_Voltage_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_DC_Voltage_SNA_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_MC_Faild'
         *  Product: '<S2631>/Product'
         *  Product: '<S2631>/Product1'
         *  Product: '<S2631>/Product2'
         *  Product: '<S2631>/Product3'
         *  Product: '<S2631>/Product4'
         *  Sum: '<S2631>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_DC_Voltage_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_DC_Voltage_SNA_o ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIMA_DeratngFactor_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_DeratingFactor_SNA_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_MC_Faild'
         *  Product: '<S2632>/Product'
         *  Product: '<S2632>/Product1'
         *  Product: '<S2632>/Product2'
         *  Product: '<S2632>/Product3'
         *  Product: '<S2632>/Product4'
         *  Sum: '<S2632>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIMA_DeratngFactor_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_DeratingFactor_c ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_MaxTorq_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_MC_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_MaxTorq_SNA_Faild'
         *  Product: '<S2633>/Product'
         *  Product: '<S2633>/Product1'
         *  Product: '<S2633>/Product2'
         *  Product: '<S2633>/Product3'
         *  Product: '<S2633>/Product4'
         *  Sum: '<S2633>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_MaxTorq_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_MaxTorq_SNA_Fa_l ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_MinTorq_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_MC_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_MinTorq_SNA_Faild'
         *  Product: '<S2634>/Product'
         *  Product: '<S2634>/Product1'
         *  Product: '<S2634>/Product2'
         *  Product: '<S2634>/Product3'
         *  Product: '<S2634>/Product4'
         *  Sum: '<S2634>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_MinTorq_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_MinTorq_SNA_Fa_d ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_MtrIndex_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_MC_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_MtrIndex_SNA_Faild'
         *  Product: '<S2635>/Product'
         *  Product: '<S2635>/Product1'
         *  Product: '<S2635>/Product2'
         *  Product: '<S2635>/Product3'
         *  Product: '<S2635>/Product4'
         *  Sum: '<S2635>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_MtrIndex_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_MtrIndex_SNA_F_k ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIMA_MtrMaxCpbtyTrqFD5_SigSts' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_MC_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_MtrMaxCpbltyTrq_SNA_Faild'
         *  Product: '<S2636>/Product'
         *  Product: '<S2636>/Product1'
         *  Product: '<S2636>/Product2'
         *  Product: '<S2636>/Product3'
         *  Product: '<S2636>/Product4'
         *  Sum: '<S2636>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIMA_MtrMaxCpbtyTrqFD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_MtrMaxCpbltyTr_a ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIMA_MtrMinCpbtyTrqFD5_SigSts' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_MC_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_MtrMinCpbltyTrq_SNA_Faild'
         *  Product: '<S2637>/Product'
         *  Product: '<S2637>/Product1'
         *  Product: '<S2637>/Product2'
         *  Product: '<S2637>/Product3'
         *  Product: '<S2637>/Product4'
         *  Sum: '<S2637>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIMA_MtrMinCpbtyTrqFD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_MtrMinCpbltyTr_n ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_Cntr_PIM_A_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_MC_Faild'
         *  Product: '<S2638>/Product'
         *  Product: '<S2638>/Product1'
         *  Product: '<S2638>/Product2'
         *  Product: '<S2638>/Product4'
         *  Sum: '<S2638>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Cntr_PIM_A_FD5_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_MC_Faild ? 1
                                : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_MAC_PIM_A_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_MC_Faild'
         *  Product: '<S2639>/Product'
         *  Product: '<S2639>/Product1'
         *  Product: '<S2639>/Product2'
         *  Product: '<S2639>/Product4'
         *  Sum: '<S2639>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MAC_PIM_A_FD5_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_MC_Faild ? 1
                                : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_Dschrge_Sts_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_MC_Faild'
         *  Product: '<S2640>/Product'
         *  Product: '<S2640>/Product1'
         *  Product: '<S2640>/Product2'
         *  Product: '<S2640>/Product4'
         *  Sum: '<S2640>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_Dschrge_Sts_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIMA_HVCnctrOpnReq_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_MC_Faild'
         *  Product: '<S2641>/Product'
         *  Product: '<S2641>/Product1'
         *  Product: '<S2641>/Product2'
         *  Product: '<S2641>/Product4'
         *  Sum: '<S2641>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIMA_HVCnctrOpnReq_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_InterlockSts_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_MC_Faild'
         *  Product: '<S2642>/Product'
         *  Product: '<S2642>/Product1'
         *  Product: '<S2642>/Product2'
         *  Product: '<S2642>/Product4'
         *  Sum: '<S2642>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_InterlockSts_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_Invrtr_State_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_MC_Faild'
         *  Product: '<S2643>/Product'
         *  Product: '<S2643>/Product1'
         *  Product: '<S2643>/Product2'
         *  Product: '<S2643>/Product4'
         *  Sum: '<S2643>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_Invrtr_State_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_RPM_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_MC_Faild'
         *  Product: '<S2644>/Product'
         *  Product: '<S2644>/Product1'
         *  Product: '<S2644>/Product2'
         *  Product: '<S2644>/Product4'
         *  Sum: '<S2644>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_RPM_FD5_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_MC_Faild ? 1
                                : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_RPM_V_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_MC_Faild'
         *  Product: '<S2645>/Product'
         *  Product: '<S2645>/Product1'
         *  Product: '<S2645>/Product2'
         *  Product: '<S2645>/Product4'
         *  Sum: '<S2645>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_RPM_V_FD5_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_MC_Faild ? 1
                                : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_Spd_Lim_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_MC_Faild'
         *  Product: '<S2646>/Product'
         *  Product: '<S2646>/Product1'
         *  Product: '<S2646>/Product2'
         *  Product: '<S2646>/Product4'
         *  Sum: '<S2646>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_Spd_Lim_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_SPT_Stat_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_MC_Faild'
         *  Product: '<S2647>/Product'
         *  Product: '<S2647>/Product1'
         *  Product: '<S2647>/Product2'
         *  Product: '<S2647>/Product4'
         *  Sum: '<S2647>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_SPT_Stat_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIMA_TorqAchvdAEMD_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_MC_Faild'
         *  Product: '<S2648>/Product'
         *  Product: '<S2648>/Product1'
         *  Product: '<S2648>/Product2'
         *  Product: '<S2648>/Product4'
         *  Sum: '<S2648>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIMA_TorqAchvdAEMD_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIMA_TrqAchdAEMD_V_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_MC_Faild'
         *  Product: '<S2649>/Product'
         *  Product: '<S2649>/Product1'
         *  Product: '<S2649>/Product2'
         *  Product: '<S2649>/Product4'
         *  Sum: '<S2649>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIMA_TrqAchdAEMD_V_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_MC_PIM_A_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_MC_Faild'
         *  Product: '<S2650>/Product'
         *  Product: '<S2650>/Product1'
         *  Product: '<S2650>/Product2'
         *  Product: '<S2650>/Product4'
         *  Sum: '<S2650>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MC_PIM_A_FD5_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_MC_Faild ? 1
                                : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_Torque_Achvd_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_MC_Faild'
         *  Product: '<S2651>/Product'
         *  Product: '<S2651>/Product1'
         *  Product: '<S2651>/Product2'
         *  Product: '<S2651>/Product4'
         *  Sum: '<S2651>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_Torque_Achvd_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_Trq_Achvd_V_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_MC_Faild'
         *  Product: '<S2652>/Product'
         *  Product: '<S2652>/Product1'
         *  Product: '<S2652>/Product2'
         *  Product: '<S2652>/Product4'
         *  Sum: '<S2652>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_Trq_Achvd_V_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_3PS_Pos_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_MC_Faild'
         *  Product: '<S2653>/Product'
         *  Product: '<S2653>/Product1'
         *  Product: '<S2653>/Product2'
         *  Product: '<S2653>/Product4'
         *  Sum: '<S2653>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_3PS_Pos_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_6SO_Status_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_MC_Faild'
         *  Product: '<S2654>/Product'
         *  Product: '<S2654>/Product1'
         *  Product: '<S2654>/Product2'
         *  Product: '<S2654>/Product4'
         *  Sum: '<S2654>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_6SO_Status_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_AccelRawV_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_MC_Faild'
         *  Product: '<S2655>/Product'
         *  Product: '<S2655>/Product1'
         *  Product: '<S2655>/Product2'
         *  Product: '<S2655>/Product4'
         *  Sum: '<S2655>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_AccelRawV_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_DC_Current_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_MC_Faild'
         *  Product: '<S2656>/Product'
         *  Product: '<S2656>/Product1'
         *  Product: '<S2656>/Product2'
         *  Product: '<S2656>/Product4'
         *  Sum: '<S2656>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_DC_Current_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_DC_Current_V_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_MC_Faild'
         *  Product: '<S2657>/Product'
         *  Product: '<S2657>/Product1'
         *  Product: '<S2657>/Product2'
         *  Product: '<S2657>/Product4'
         *  Sum: '<S2657>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_DC_Current_V_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_DC_Volt_V_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_MC_Faild'
         *  Product: '<S2658>/Product'
         *  Product: '<S2658>/Product1'
         *  Product: '<S2658>/Product2'
         *  Product: '<S2658>/Product4'
         *  Sum: '<S2658>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_DC_Volt_V_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_A_DerateReason_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_CRC_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_E2E_Faild'
         *  DataStoreRead: '<S2627>/VeSR1N_b_PIM_A_FD5_MC_Faild'
         *  Product: '<S2659>/Product'
         *  Product: '<S2659>/Product1'
         *  Product: '<S2659>/Product2'
         *  Product: '<S2659>/Product4'
         *  Sum: '<S2659>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_A_DerateReason_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_a ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Update for UnitDelay: '<S2639>/Unit Delay' incorporates:
         *  Switch: '<S2639>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_m = rtb_Switch5_a;

        /* Update for UnitDelay: '<S2638>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_d = rtb_Switch5_cy;

        /* Update for UnitDelay: '<S2657>/Unit Delay' incorporates:
         *  Switch: '<S2657>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jcc = rtb_Switch5_cf0;

        /* Update for UnitDelay: '<S2658>/Unit Delay' incorporates:
         *  Switch: '<S2658>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kl = rtb_Switch5_ln;

        /* Update for UnitDelay: '<S2631>/Unit Delay' incorporates:
         *  Switch: '<S2631>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gdj = rtb_Switch5_eq;

        /* Update for UnitDelay: '<S2659>/Unit Delay' incorporates:
         *  Switch: '<S2659>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_plg = rtb_Switch5_jj;

        /* Update for UnitDelay: '<S2632>/Unit Delay' incorporates:
         *  Switch: '<S2632>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_icb = rtb_Switch5_o;

        /* Update for UnitDelay: '<S2640>/Unit Delay' incorporates:
         *  Switch: '<S2640>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fi = rtb_Switch5_elf;

        /* Update for UnitDelay: '<S2641>/Unit Delay' incorporates:
         *  Switch: '<S2641>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kqj = rtb_Switch5_p;

        /* Update for UnitDelay: '<S2642>/Unit Delay' incorporates:
         *  Switch: '<S2642>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pem = rtb_Switch5_k;

        /* Update for UnitDelay: '<S2643>/Unit Delay' incorporates:
         *  Switch: '<S2643>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pkg = rtb_Switch5_e;

        /* Update for UnitDelay: '<S2633>/Unit Delay' incorporates:
         *  Switch: '<S2633>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fsn = rtb_Switch5_i;

        /* Update for UnitDelay: '<S2650>/Unit Delay' incorporates:
         *  Switch: '<S2650>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_k1t = rtb_Switch5_itz;

        /* Update for UnitDelay: '<S2634>/Unit Delay' incorporates:
         *  Switch: '<S2634>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lgh = rtb_Switch5_he;

        /* Update for UnitDelay: '<S2635>/Unit Delay' incorporates:
         *  Switch: '<S2635>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lfj = rtb_Switch5_gh;

        /* Update for UnitDelay: '<S2636>/Unit Delay' incorporates:
         *  Switch: '<S2636>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pe = rtb_Switch5_hv1;

        /* Update for UnitDelay: '<S2637>/Unit Delay' incorporates:
         *  Switch: '<S2637>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l2e = rtb_Switch5_cz;

        /* Update for UnitDelay: '<S2644>/Unit Delay' incorporates:
         *  Switch: '<S2644>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pw = rtb_Switch5_h;

        /* Update for UnitDelay: '<S2645>/Unit Delay' incorporates:
         *  Switch: '<S2645>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_iq = rtb_Switch5_n1;

        /* Update for UnitDelay: '<S2646>/Unit Delay' incorporates:
         *  Switch: '<S2646>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jr = rtb_Switch5_bc;

        /* Update for UnitDelay: '<S2647>/Unit Delay' incorporates:
         *  Switch: '<S2647>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_phe = rtb_Switch5_a5;

        /* Update for UnitDelay: '<S2648>/Unit Delay' incorporates:
         *  Switch: '<S2648>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l1c = rtb_Switch5_b;

        /* Update for UnitDelay: '<S2649>/Unit Delay' incorporates:
         *  Switch: '<S2649>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_anh = rtb_Switch5_f;

        /* Update for UnitDelay: '<S2653>/Unit Delay' incorporates:
         *  Switch: '<S2653>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_awr = rtb_Switch5_fc;

        /* Update for UnitDelay: '<S2651>/Unit Delay' incorporates:
         *  Switch: '<S2651>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f5x4 = rtb_Switch5_mo;

        /* Update for UnitDelay: '<S2652>/Unit Delay' incorporates:
         *  Switch: '<S2652>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ah = rtb_Switch5_hy;

        /* Update for UnitDelay: '<S2654>/Unit Delay' incorporates:
         *  Switch: '<S2654>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lm = rtb_Switch5_nd;

        /* Update for UnitDelay: '<S2628>/Unit Delay' incorporates:
         *  Switch: '<S2628>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_c2 = rtb_Switch5_gb;

        /* Update for UnitDelay: '<S2655>/Unit Delay' incorporates:
         *  Switch: '<S2655>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fm = rtb_Switch5_gd;

        /* Update for UnitDelay: '<S2629>/Unit Delay' incorporates:
         *  Switch: '<S2629>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ix = rtb_Switch5_k4;

        /* Update for UnitDelay: '<S2630>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gk = rtb_Switch5_d;

        /* Update for UnitDelay: '<S2656>/Unit Delay' incorporates:
         *  Switch: '<S2656>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gi = rtb_Switch5_a3e;
    }

    /* End of Logic: '<S2607>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S2607>/PIM_A_FD5_Time' */

    /* Merge: '<S80>/SR1N_b_PIM_A_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2607>/VeSR1N_b_PIM_A_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_PIM_A_FD5_Time_VeSR1N_b_PIM_A_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_m);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_PIM_A_FD5_Pkt' */
}

/* Model step function for TID80 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_PIM_B_FD11_Time(void)
                                      /* Explicit Task: TESR1B_PIM_B_FD11_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_PIM_B_FD11_NewEven;
    uint64 rtb_Switch5_l;
    uint16 rtb_Switch5_a;
    uint16 rtb_Switch5_dk;
    uint16 rtb_Switch5_eo;
    uint16 rtb_Switch5_f;
    uint16 rtb_Switch5_g;
    uint16 rtb_Switch5_jt;
    uint16 rtb_Switch5_k;
    uint16 rtb_Switch5_kd;
    uint16 rtb_Switch5_kh;
    uint16 rtb_Switch5_l1;
    uint16 rtb_Switch5_ll;
    uint16 rtb_Switch5_m;
    uint16 rtb_Switch5_n;
    uint16 rtb_Switch5_om;
    uint8 rtb_Switch5_b;
    uint8 rtb_Switch5_cx;
    uint8 rtb_Switch5_dl;
    uint8 rtb_Switch5_du;
    uint8 rtb_Switch5_e;
    uint8 rtb_Switch5_gk;
    uint8 rtb_Switch5_go;
    uint8 rtb_Switch5_gsp;
    uint8 rtb_Switch5_h;
    uint8 rtb_Switch5_hd;
    uint8 rtb_Switch5_i;
    uint8 rtb_Switch5_j;
    uint8 rtb_Switch5_jq;
    uint8 rtb_Switch5_nu;
    uint8 rtb_Switch5_oc;
    uint8 rtb_Switch5_p;
    uint8 rtb_Switch5_pw;
    boolean rtb_TmpSignalConversionAtVeSR_d;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_PIM_B_FD11_Pkt' incorporates:
     *  SubSystem: '<S81>/PIM_B_FD11_Time'
     */
    /* SignalConversion generated from: '<S2662>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S81>/SR1N_b_PIM_B_FD11_NewEvent_merge'
     */
    rtb_VeSR1N_b_PIM_B_FD11_NewEven =
        Rte_IrvRead_SR1B_PIM_B_FD11_Time_VeSR1N_b_PIM_B_FD11_NewEvent_write_IRV();

    /* SignalConversion generated from: '<S2662>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S81>/SR1N_b_PIM_B_FD11_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_d =
        Rte_IrvRead_SR1B_PIM_B_FD11_Time_VeSR1N_b_PIM_B_FD11_MM_Faild_write_IRV();

    /* Outputs for Enabled SubSystem: '<S2662>/PIM_B_FD11_Time' incorporates:
     *  EnablePort: '<S2682>/Enable'
     */
    /* Logic: '<S2662>/Logical Operator1' incorporates:
     *  Constant: '<S2681>/Calib'
     */
    if (rtb_VeSR1N_b_PIM_B_FD11_NewEven && (KeSR1B_b_PIM_B_FD11_Enbl))
    {
        /* Gain: '<S2682>/Gain2' incorporates:
         *  Constant: '<S2682>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_i = false;

        /* Switch: '<S2695>/Switch5' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Failg'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  Logic: '<S2695>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild))
        {
            /* Switch: '<S2695>/Switch5' incorporates:
             *  UnitDelay: '<S2695>/Unit Delay'
             */
            rtb_Switch5_l = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_g;
        }
        else
        {
            /* Switch: '<S2695>/Switch5' incorporates:
             *  DataStoreRead: '<S2682>/DataStore_VeSR1N_h_MAC_PIM_B_FD11'
             */
            rtb_Switch5_l = SR1B_BLUEN_ac_DW.VeSR1N_h_MAC_PIM_B_FD11;
        }

        /* End of Switch: '<S2695>/Switch5' */

        /* Outport: '<Root>/VeSR1B_h_MAC_PIM_B_FD11' incorporates:
         *  DataTypeConversion: '<S2682>/Data Type Conversion'
         *  Switch: '<S2695>/Switch5'
         */
        (void)Rte_Write_VeSR1B_h_MAC_PIM_B_FD11_Value(rtb_Switch5_l);

        /* Switch: '<S2694>/Switch5' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Failg'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  Logic: '<S2694>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild))
        {
            /* Switch: '<S2694>/Switch5' incorporates:
             *  UnitDelay: '<S2694>/Unit Delay'
             */
            rtb_Switch5_a = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ml;
        }
        else
        {
            /* Switch: '<S2694>/Switch5' incorporates:
             *  DataStoreRead: '<S2682>/VeSR1N_d_Cntr_PIM_B_FD11'
             */
            rtb_Switch5_a = SR1B_BLUEN_ac_DW.VeSR1N_d_Cntr_PIM_B_FD11;
        }

        /* End of Switch: '<S2694>/Switch5' */

        /* Outport: '<Root>/VeSR1B_d_Cntr_PIM_B_FD11' incorporates:
         *  DataTypeConversion: '<S2682>/Data Type Conversion1'
         */
        (void)Rte_Write_VeSR1B_d_Cntr_PIM_B_FD11_Value(rtb_Switch5_a);

        /* Switch: '<S2711>/Switch5' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Failg'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  Logic: '<S2711>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild))
        {
            /* Switch: '<S2711>/Switch5' incorporates:
             *  UnitDelay: '<S2711>/Unit Delay'
             */
            rtb_Switch5_gsp = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nf;
        }
        else
        {
            /* Switch: '<S2711>/Switch5' incorporates:
             *  DataStoreRead: '<S2682>/DataStore_VeSR1N_b_PIM_B_DC_Curr_V_FD11'
             */
            rtb_Switch5_gsp = SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_DC_Curr_V_FD11;
        }

        /* End of Switch: '<S2711>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PIM_B_DC_Curr_V_FD11' incorporates:
         *  DataTypeConversion: '<S2682>/Data Type Conversion10'
         *  Switch: '<S2711>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PIM_B_DC_Curr_V_FD11_Value(((sint32)
            rtb_Switch5_gsp) != 0);

        /* Switch: '<S2712>/Switch5' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Failg'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  Logic: '<S2712>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild))
        {
            /* Switch: '<S2712>/Switch5' incorporates:
             *  UnitDelay: '<S2712>/Unit Delay'
             */
            rtb_Switch5_cx = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hmg;
        }
        else
        {
            /* Switch: '<S2712>/Switch5' incorporates:
             *  DataStoreRead: '<S2682>/DataStore_VeSR1N_b_PIM_B_DC_Volt_V_FD11'
             */
            rtb_Switch5_cx = SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_DC_Volt_V_FD11;
        }

        /* End of Switch: '<S2712>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PIM_B_DC_Volt_V_FD11' incorporates:
         *  DataTypeConversion: '<S2682>/Data Type Conversion11'
         *  Switch: '<S2712>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PIM_B_DC_Volt_V_FD11_Value(((sint32)
            rtb_Switch5_cx) != 0);

        /* Logic: '<S2688>/Logical Operator' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Failg'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  Logic: '<S2683>/Logical Operator'
         *  Logic: '<S2684>/Logical Operator'
         *  Logic: '<S2685>/Logical Operator'
         *  Logic: '<S2686>/Logical Operator'
         *  Logic: '<S2687>/Logical Operator'
         *  Logic: '<S2689>/Logical Operator'
         *  Logic: '<S2690>/Logical Operator'
         *  Logic: '<S2691>/Logical Operator'
         *  Logic: '<S2692>/Logical Operator'
         *  Logic: '<S2693>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Failg) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild));

        /* Switch: '<S2688>/Switch5' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_DC_Voltage_SNA_Faild'
         *  Logic: '<S2688>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_DC_Voltage_SNA_F))
        {
            /* Switch: '<S2688>/Switch5' incorporates:
             *  UnitDelay: '<S2688>/Unit Delay'
             */
            rtb_Switch5_n = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lg;
        }
        else
        {
            /* Switch: '<S2688>/Switch5' incorporates:
             *  DataStoreRead: '<S2682>/DataStore_VeSR1N_U_PIM_B_DC_Voltage_FD11'
             */
            rtb_Switch5_n = SR1B_BLUEN_ac_DW.VeSR1N_U_PIM_B_DC_Voltage_FD11;
        }

        /* End of Switch: '<S2688>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_PIM_B_DC_Voltage_FD11' incorporates:
         *  DataTypeConversion: '<S2682>/Data Type Conversion12'
         *  Switch: '<S2688>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_PIM_B_DC_Voltage_FD11_Value((float32)
            rtb_Switch5_n);

        /* Switch: '<S2713>/Switch5' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Failg'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  Logic: '<S2713>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild))
        {
            /* Switch: '<S2713>/Switch5' incorporates:
             *  UnitDelay: '<S2713>/Unit Delay'
             */
            rtb_Switch5_jq = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_i0e;
        }
        else
        {
            /* Switch: '<S2713>/Switch5' incorporates:
             *  DataStoreRead: '<S2682>/DataStore_VeSR1N_y_PIM_B_DerateReasn_FD11'
             */
            rtb_Switch5_jq = SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_DerateReasn_FD11;
        }

        /* End of Switch: '<S2713>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PIM_B_DerateReasn_FD11' incorporates:
         *  DataTypeConversion: '<S2682>/Data Type Conversion13'
         *  Switch: '<S2713>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_DerateReasn_FD11_Value(rtb_Switch5_jq);

        /* Switch: '<S2689>/Switch5' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_DeratingFactor_SNA_Faild'
         *  Logic: '<S2689>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_DeratingFactor_S))
        {
            /* Switch: '<S2689>/Switch5' incorporates:
             *  UnitDelay: '<S2689>/Unit Delay'
             */
            rtb_Switch5_e = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gtv;
        }
        else
        {
            /* Switch: '<S2689>/Switch5' incorporates:
             *  DataStoreRead: '<S2682>/DataStore_VeSR1N_h_PIMB_DratngFactor_FD11'
             */
            rtb_Switch5_e = SR1B_BLUEN_ac_DW.VeSR1N_h_PIMB_DratngFactor_FD11;
        }

        /* End of Switch: '<S2689>/Switch5' */

        /* Outport: '<Root>/VeSR1B_h_PIMB_DratngFactor_FD11' incorporates:
         *  DataTypeConversion: '<S2682>/Data Type Conversion14'
         *  Switch: '<S2689>/Switch5'
         */
        (void)Rte_Write_VeSR1B_h_PIMB_DratngFactor_FD11_Value(((float32)
            rtb_Switch5_e) * 0.02F);

        /* Switch: '<S2714>/Switch5' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Failg'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  Logic: '<S2714>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild))
        {
            /* Switch: '<S2714>/Switch5' incorporates:
             *  UnitDelay: '<S2714>/Unit Delay'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_d1;
        }
        else
        {
            /* Switch: '<S2714>/Switch5' incorporates:
             *  DataStoreRead: '<S2682>/DataStore_VeSR1N_y_PIM_B_Dschrge_Sts_FD11'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_Dschrge_Sts_FD11;
        }

        /* End of Switch: '<S2714>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PIM_B_Dschrge_Sts_FD11' incorporates:
         *  DataTypeConversion: '<S2682>/Data Type Conversion15'
         *  Switch: '<S2714>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_Dschrge_Sts_FD11_Value(rtb_Switch5_h);

        /* Switch: '<S2696>/Switch5' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Failg'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  Logic: '<S2696>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild))
        {
            /* Switch: '<S2696>/Switch5' incorporates:
             *  UnitDelay: '<S2696>/Unit Delay'
             */
            rtb_Switch5_p = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jwz;
        }
        else
        {
            /* Switch: '<S2696>/Switch5' incorporates:
             *  DataStoreRead: '<S2682>/DataStore_VeSR1N_b_PIMB_HV_CnctrOpnRqFD11'
             */
            rtb_Switch5_p = SR1B_BLUEN_ac_DW.VeSR1N_b_PIMB_HV_CnctrOpnRqFD11;
        }

        /* End of Switch: '<S2696>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PIMB_HV_CnctrOpnRqFD11' incorporates:
         *  DataTypeConversion: '<S2682>/Data Type Conversion16'
         *  Switch: '<S2696>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PIMB_HV_CnctrOpnRqFD11_Value(((sint32)
            rtb_Switch5_p) != 0);

        /* Switch: '<S2697>/Switch5' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Failg'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  Logic: '<S2697>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild))
        {
            /* Switch: '<S2697>/Switch5' incorporates:
             *  UnitDelay: '<S2697>/Unit Delay'
             */
            rtb_Switch5_j = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nmh;
        }
        else
        {
            /* Switch: '<S2697>/Switch5' incorporates:
             *  DataStoreRead: '<S2682>/DataStore_VeSR1N_y_PIMB_InterlockSts_FD11'
             */
            rtb_Switch5_j = SR1B_BLUEN_ac_DW.VeSR1N_y_PIMB_InterlockSts_FD11;
        }

        /* End of Switch: '<S2697>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PIMB_InterlockSts_FD11' incorporates:
         *  DataTypeConversion: '<S2682>/Data Type Conversion17'
         *  Switch: '<S2697>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PIMB_InterlockSts_FD11_Value(rtb_Switch5_j);

        /* Switch: '<S2698>/Switch5' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Failg'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  Logic: '<S2698>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild))
        {
            /* Switch: '<S2698>/Switch5' incorporates:
             *  UnitDelay: '<S2698>/Unit Delay'
             */
            rtb_Switch5_i = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_our;
        }
        else
        {
            /* Switch: '<S2698>/Switch5' incorporates:
             *  DataStoreRead: '<S2682>/DataStore_VeSR1N_y_PIM_B_Invrtr_St_FD11'
             */
            rtb_Switch5_i = SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_Invrtr_St_FD11;
        }

        /* End of Switch: '<S2698>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PIM_B_Invrtr_St_FD11' incorporates:
         *  DataTypeConversion: '<S2682>/Data Type Conversion18'
         *  Switch: '<S2698>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_Invrtr_St_FD11_Value(rtb_Switch5_i);

        /* Switch: '<S2690>/Switch5' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_MaxTorq_SNA_Faild'
         *  Logic: '<S2690>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_MaxTorq_SNA_Fail))
        {
            /* Switch: '<S2690>/Switch5' incorporates:
             *  UnitDelay: '<S2690>/Unit Delay'
             */
            rtb_Switch5_dk = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kob;
        }
        else
        {
            /* Switch: '<S2690>/Switch5' incorporates:
             *  DataStoreRead: '<S2682>/DataStore_VeSR1N_M_PIM_B_MaxTorq_FD11'
             */
            rtb_Switch5_dk = SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_B_MaxTorq_FD11;
        }

        /* End of Switch: '<S2690>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_PIM_B_MaxTorq_FD11' incorporates:
         *  DataTypeConversion: '<S2682>/Data Type Conversion19'
         *  Switch: '<S2690>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_PIM_B_MaxTorq_FD11_Value((((float32)
            rtb_Switch5_dk) * 0.125F) - 512.0F);

        /* Switch: '<S2706>/Switch5' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Failg'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  Logic: '<S2706>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild))
        {
            /* Switch: '<S2706>/Switch5' incorporates:
             *  UnitDelay: '<S2706>/Unit Delay'
             */
            rtb_Switch5_du = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bvr;
        }
        else
        {
            /* Switch: '<S2706>/Switch5' incorporates:
             *  DataStoreRead: '<S2682>/DataStore_VeSR1N_y_MC_PIM_B_FD11'
             */
            rtb_Switch5_du = SR1B_BLUEN_ac_DW.VeSR1N_y_MC_PIM_B_FD11;
        }

        /* End of Switch: '<S2706>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MC_PIM_B_FD11' incorporates:
         *  DataTypeConversion: '<S2682>/Data Type Conversion2'
         *  Switch: '<S2706>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MC_PIM_B_FD11_Value(rtb_Switch5_du);

        /* Switch: '<S2691>/Switch5' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_MinTorq_SNA_Faild'
         *  Logic: '<S2691>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_MinTorq_SNA_Fail))
        {
            /* Switch: '<S2691>/Switch5' incorporates:
             *  UnitDelay: '<S2691>/Unit Delay'
             */
            rtb_Switch5_f = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fln;
        }
        else
        {
            /* Switch: '<S2691>/Switch5' incorporates:
             *  DataStoreRead: '<S2682>/DataStore_VeSR1N_M_PIM_B_MinTorq_FD11'
             */
            rtb_Switch5_f = SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_B_MinTorq_FD11;
        }

        /* End of Switch: '<S2691>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_PIM_B_MinTorq_FD11' incorporates:
         *  DataTypeConversion: '<S2682>/Data Type Conversion20'
         *  Switch: '<S2691>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_PIM_B_MinTorq_FD11_Value((((float32)
            rtb_Switch5_f) * 0.125F) - 512.0F);

        /* Switch: '<S2692>/Switch5' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_MtrIndex_SNA_Faild'
         *  Logic: '<S2692>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_MtrIndex_SNA_Fai))
        {
            /* Switch: '<S2692>/Switch5' incorporates:
             *  UnitDelay: '<S2692>/Unit Delay'
             */
            rtb_Switch5_go = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ms;
        }
        else
        {
            /* Switch: '<S2692>/Switch5' incorporates:
             *  DataStoreRead: '<S2682>/DataStore_VeSR1N_y_PIM_B_MtrIndex_FD11'
             */
            rtb_Switch5_go = SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_MtrIndex_FD11;
        }

        /* End of Switch: '<S2692>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PIM_B_MtrIndex_FD11' incorporates:
         *  DataTypeConversion: '<S2682>/Data Type Conversion21'
         *  Switch: '<S2692>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_MtrIndex_FD11_Value(rtb_Switch5_go);

        /* Switch: '<S2693>/Switch5' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_MtrMaxCpbltyTrq_SNA_Faild'
         *  Logic: '<S2693>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_MtrMaxCpbltyTrq_))
        {
            /* Switch: '<S2693>/Switch5' incorporates:
             *  UnitDelay: '<S2693>/Unit Delay'
             */
            rtb_Switch5_om = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pp;
        }
        else
        {
            /* Switch: '<S2693>/Switch5' incorporates:
             *  DataStoreRead: '<S2682>/DataStore_VeSR1N_M_PIMB_MtrMaxCptyTrqFD11'
             */
            rtb_Switch5_om = SR1B_BLUEN_ac_DW.VeSR1N_M_PIMB_MtrMaxCptyTrqFD11;
        }

        /* End of Switch: '<S2693>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_PIMB_MtrMaxCptyTrqFD11' incorporates:
         *  DataTypeConversion: '<S2682>/Data Type Conversion22'
         *  Switch: '<S2693>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_PIMB_MtrMaxCptyTrqFD11_Value((((float32)
            rtb_Switch5_om) * 0.125F) - 512.0F);

        /* Switch: '<S2685>/Switch5' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_MtrMinCpbltyTrq_SNA_Faild'
         *  Logic: '<S2685>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_MtrMinCpbltyTrq_))
        {
            /* Switch: '<S2685>/Switch5' incorporates:
             *  UnitDelay: '<S2685>/Unit Delay'
             */
            rtb_Switch5_kh = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_htl;
        }
        else
        {
            /* Switch: '<S2685>/Switch5' incorporates:
             *  DataStoreRead: '<S2682>/DataStore_VeSR1N_M_PIMB_MtrMinCptyTrqFD11'
             */
            rtb_Switch5_kh = SR1B_BLUEN_ac_DW.VeSR1N_M_PIMB_MtrMinCptyTrqFD11;
        }

        /* End of Switch: '<S2685>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_PIMB_MtrMinCptyTrqFD11' incorporates:
         *  DataTypeConversion: '<S2682>/Data Type Conversion23'
         *  Switch: '<S2685>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_PIMB_MtrMinCptyTrqFD11_Value((((float32)
            rtb_Switch5_kh) * 0.125F) - 512.0F);

        /* Switch: '<S2699>/Switch5' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Failg'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  Logic: '<S2699>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild))
        {
            /* Switch: '<S2699>/Switch5' incorporates:
             *  UnitDelay: '<S2699>/Unit Delay'
             */
            rtb_Switch5_jt = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_g0;
        }
        else
        {
            /* Switch: '<S2699>/Switch5' incorporates:
             *  DataStoreRead: '<S2682>/DataStore_VeSR1N_n_PIM_B_RPM_FD11'
             */
            rtb_Switch5_jt = SR1B_BLUEN_ac_DW.VeSR1N_n_PIM_B_RPM_FD11;
        }

        /* End of Switch: '<S2699>/Switch5' */

        /* Outport: '<Root>/VeSR1B_n_PIM_B_RPM_FD11' incorporates:
         *  DataTypeConversion: '<S2682>/Data Type Conversion24'
         *  Switch: '<S2699>/Switch5'
         */
        (void)Rte_Write_VeSR1B_n_PIM_B_RPM_FD11_Value(((float32)rtb_Switch5_jt)
            - 32768.0F);

        /* Switch: '<S2700>/Switch5' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Failg'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  Logic: '<S2700>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild))
        {
            /* Switch: '<S2700>/Switch5' incorporates:
             *  UnitDelay: '<S2700>/Unit Delay'
             */
            rtb_Switch5_nu = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fsz;
        }
        else
        {
            /* Switch: '<S2700>/Switch5' incorporates:
             *  DataStoreRead: '<S2682>/DataStore_VeSR1N_b_PIM_B_RPM_V_FD11'
             */
            rtb_Switch5_nu = SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_RPM_V_FD11;
        }

        /* End of Switch: '<S2700>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PIM_B_RPM_V_FD11' incorporates:
         *  DataTypeConversion: '<S2682>/Data Type Conversion25'
         *  Switch: '<S2700>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PIM_B_RPM_V_FD11_Value(((sint32)rtb_Switch5_nu)
            != 0);

        /* Switch: '<S2701>/Switch5' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Failg'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  Logic: '<S2701>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild))
        {
            /* Switch: '<S2701>/Switch5' incorporates:
             *  UnitDelay: '<S2701>/Unit Delay'
             */
            rtb_Switch5_kd = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_aq;
        }
        else
        {
            /* Switch: '<S2701>/Switch5' incorporates:
             *  DataStoreRead: '<S2682>/DataStore_VeSR1N_n_PIM_B_Spd_Lim_FD11'
             */
            rtb_Switch5_kd = SR1B_BLUEN_ac_DW.VeSR1N_n_PIM_B_Spd_Lim_FD11;
        }

        /* End of Switch: '<S2701>/Switch5' */

        /* Outport: '<Root>/VeSR1B_n_PIM_B_Spd_Lim_FD11' incorporates:
         *  DataTypeConversion: '<S2682>/Data Type Conversion26'
         *  Switch: '<S2701>/Switch5'
         */
        (void)Rte_Write_VeSR1B_n_PIM_B_Spd_Lim_FD11_Value(((float32)
            rtb_Switch5_kd) - 32767.0F);

        /* Switch: '<S2702>/Switch5' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Failg'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  Logic: '<S2702>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild))
        {
            /* Switch: '<S2702>/Switch5' incorporates:
             *  UnitDelay: '<S2702>/Unit Delay'
             */
            rtb_Switch5_oc = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_eby;
        }
        else
        {
            /* Switch: '<S2702>/Switch5' incorporates:
             *  DataStoreRead: '<S2682>/DataStore_VeSR1N_y_PIM_B_SPT_Stat_FD11'
             */
            rtb_Switch5_oc = SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_SPT_Stat_FD11;
        }

        /* End of Switch: '<S2702>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PIM_B_SPT_Stat_FD11' incorporates:
         *  DataTypeConversion: '<S2682>/Data Type Conversion27'
         *  Switch: '<S2702>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_SPT_Stat_FD11_Value(rtb_Switch5_oc);

        /* Switch: '<S2703>/Switch5' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Failg'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  Logic: '<S2703>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild))
        {
            /* Switch: '<S2703>/Switch5' incorporates:
             *  UnitDelay: '<S2703>/Unit Delay'
             */
            rtb_Switch5_eo = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lrr;
        }
        else
        {
            /* Switch: '<S2703>/Switch5' incorporates:
             *  DataStoreRead: '<S2682>/DataStore_VeSR1N_M_PIMB_TrqAchvdAEMD_FD11'
             */
            rtb_Switch5_eo = SR1B_BLUEN_ac_DW.VeSR1N_M_PIMB_TrqAchvdAEMD_FD11;
        }

        /* End of Switch: '<S2703>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_PIMB_TrqAchvdAEMD_FD11' incorporates:
         *  DataTypeConversion: '<S2682>/Data Type Conversion28'
         *  Switch: '<S2703>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_PIMB_TrqAchvdAEMD_FD11_Value((((float32)
            rtb_Switch5_eo) * 0.125F) - 512.0F);

        /* Switch: '<S2704>/Switch5' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Failg'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  Logic: '<S2704>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild))
        {
            /* Switch: '<S2704>/Switch5' incorporates:
             *  UnitDelay: '<S2704>/Unit Delay'
             */
            rtb_Switch5_b = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mq;
        }
        else
        {
            /* Switch: '<S2704>/Switch5' incorporates:
             *  DataStoreRead: '<S2682>/DataStore_VeSR1N_b_PIMB_TrqAchdAEMDV_FD11'
             */
            rtb_Switch5_b = SR1B_BLUEN_ac_DW.VeSR1N_b_PIMB_TrqAchdAEMDV_FD11;
        }

        /* End of Switch: '<S2704>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PIMB_TrqAchdAEMDV_FD11' incorporates:
         *  DataTypeConversion: '<S2682>/Data Type Conversion29'
         *  Switch: '<S2704>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PIMB_TrqAchdAEMDV_FD11_Value(((sint32)
            rtb_Switch5_b) != 0);

        /* Switch: '<S2708>/Switch5' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Failg'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  Logic: '<S2708>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild))
        {
            /* Switch: '<S2708>/Switch5' incorporates:
             *  UnitDelay: '<S2708>/Unit Delay'
             */
            rtb_Switch5_dl = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fr;
        }
        else
        {
            /* Switch: '<S2708>/Switch5' incorporates:
             *  DataStoreRead: '<S2682>/DataStore_VeSR1N_b_PIM_B_3PS_Pos_FD11'
             */
            rtb_Switch5_dl = SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_3PS_Pos_FD11;
        }

        /* End of Switch: '<S2708>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PIM_B_3PS_Pos_FD11' incorporates:
         *  DataTypeConversion: '<S2682>/Data Type Conversion3'
         *  Switch: '<S2708>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PIM_B_3PS_Pos_FD11_Value(((sint32)
            rtb_Switch5_dl) != 0);

        /* Switch: '<S2705>/Switch5' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Failg'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  Logic: '<S2705>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild))
        {
            /* Switch: '<S2705>/Switch5' incorporates:
             *  UnitDelay: '<S2705>/Unit Delay'
             */
            rtb_Switch5_k = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_n0;
        }
        else
        {
            /* Switch: '<S2705>/Switch5' incorporates:
             *  DataStoreRead: '<S2682>/DataStore_VeSR1N_M_PIM_B_Trq_Achvd_FD11'
             */
            rtb_Switch5_k = SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_B_Trq_Achvd_FD11;
        }

        /* End of Switch: '<S2705>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_PIM_B_Trq_Achvd_FD11' incorporates:
         *  DataTypeConversion: '<S2682>/Data Type Conversion30'
         *  Switch: '<S2705>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_PIM_B_Trq_Achvd_FD11_Value((((float32)
            rtb_Switch5_k) * 0.125F) - 512.0F);

        /* Switch: '<S2707>/Switch5' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Failg'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  Logic: '<S2707>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild))
        {
            /* Switch: '<S2707>/Switch5' incorporates:
             *  UnitDelay: '<S2707>/Unit Delay'
             */
            rtb_Switch5_gk = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ev;
        }
        else
        {
            /* Switch: '<S2707>/Switch5' incorporates:
             *  DataStoreRead: '<S2682>/DataStore_VeSR1N_b_PIM_B_TrqAchvd_V_FD11'
             */
            rtb_Switch5_gk = SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_TrqAchvd_V_FD11;
        }

        /* End of Switch: '<S2707>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PIM_B_TrqAchvd_V_FD11' incorporates:
         *  DataTypeConversion: '<S2682>/Data Type Conversion31'
         *  Switch: '<S2707>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PIM_B_TrqAchvd_V_FD11_Value(((sint32)
            rtb_Switch5_gk) != 0);

        /* Switch: '<S2683>/Switch5' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_6SO_Status_SNA_Faild'
         *  Logic: '<S2683>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_6SO_Status_SNA_F))
        {
            /* Switch: '<S2683>/Switch5' incorporates:
             *  UnitDelay: '<S2683>/Unit Delay'
             */
            rtb_Switch5_hd = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mqc;
        }
        else
        {
            /* Switch: '<S2683>/Switch5' incorporates:
             *  DataStoreRead: '<S2682>/DataStore_VeSR1N_y_PIM_B_6SO_Status_FD11'
             */
            rtb_Switch5_hd = SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_6SO_Status_FD11;
        }

        /* End of Switch: '<S2683>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PIM_B_6SO_Status_FD11' incorporates:
         *  DataTypeConversion: '<S2682>/Data Type Conversion4'
         *  Switch: '<S2683>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_6SO_Status_FD11_Value(rtb_Switch5_hd);

        /* Switch: '<S2684>/Switch5' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_AccelRaw_SNA_Faild'
         *  Logic: '<S2684>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_AccelRaw_SNA_Fai))
        {
            /* Switch: '<S2684>/Switch5' incorporates:
             *  UnitDelay: '<S2684>/Unit Delay'
             */
            rtb_Switch5_g = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_md;
        }
        else
        {
            /* Switch: '<S2684>/Switch5' incorporates:
             *  DataStoreRead: '<S2682>/DataStore_VeSR1N_y_PIM_B_AccelRaw_FD11'
             */
            rtb_Switch5_g = SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_AccelRaw_FD11;
        }

        /* End of Switch: '<S2684>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PIM_B_AccelRaw_FD11' incorporates:
         *  DataTypeConversion: '<S2682>/Data Type Conversion5'
         *  Switch: '<S2684>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_AccelRaw_FD11_Value(((float32)
            rtb_Switch5_g) - 32768.0F);

        /* Switch: '<S2709>/Switch5' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Failg'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  Logic: '<S2709>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild))
        {
            /* Switch: '<S2709>/Switch5' incorporates:
             *  UnitDelay: '<S2709>/Unit Delay'
             */
            rtb_Switch5_pw = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oa;
        }
        else
        {
            /* Switch: '<S2709>/Switch5' incorporates:
             *  DataStoreRead: '<S2682>/DataStore_VeSR1N_b_PIM_B_AccelRawV_FD11'
             */
            rtb_Switch5_pw = SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_AccelRawV_FD11;
        }

        /* End of Switch: '<S2709>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PIM_B_AccelRawV_FD11' incorporates:
         *  DataTypeConversion: '<S2682>/Data Type Conversion6'
         *  Switch: '<S2709>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PIM_B_AccelRawV_FD11_Value(((sint32)
            rtb_Switch5_pw) != 0);

        /* Switch: '<S2686>/Switch5' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_CoolantTemp_SNA_Faild'
         *  Logic: '<S2686>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_CoolantTemp_SNA_))
        {
            /* Switch: '<S2686>/Switch5' incorporates:
             *  UnitDelay: '<S2686>/Unit Delay'
             */
            rtb_Switch5_ll = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_n1;
        }
        else
        {
            /* Switch: '<S2686>/Switch5' incorporates:
             *  DataStoreRead: '<S2682>/DataStore_VeSR1N_T_PIM_B_CoolantTemp_FD11'
             */
            rtb_Switch5_ll = SR1B_BLUEN_ac_DW.VeSR1N_T_PIM_B_CoolantTemp_FD11;
        }

        /* End of Switch: '<S2686>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_PIM_B_CoolantTemp_FD11' incorporates:
         *  DataTypeConversion: '<S2682>/Data Type Conversion7'
         *  Switch: '<S2686>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_PIM_B_CoolantTemp_FD11_Value((((float32)
            rtb_Switch5_ll) * 0.1F) - 40.0F);

        /* Switch: '<S2687>/Switch5' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_CpbltySpdDivVolt_SNA_Faild'
         *  Logic: '<S2687>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_CpbltySpdDivVolt))
        {
            /* Switch: '<S2687>/Switch5' incorporates:
             *  UnitDelay: '<S2687>/Unit Delay'
             */
            rtb_Switch5_m = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_e;
        }
        else
        {
            /* Switch: '<S2687>/Switch5' incorporates:
             *  DataStoreRead: '<S2682>/DataStore_VeSR1N_n_PIMB_CptySpdDivVltFD11'
             */
            rtb_Switch5_m = SR1B_BLUEN_ac_DW.VeSR1N_n_PIMB_CptySpdDivVltFD11;
        }

        /* End of Switch: '<S2687>/Switch5' */

        /* Outport: '<Root>/VeSR1B_n_PIMB_CptySpdDivVltFD11' incorporates:
         *  DataTypeConversion: '<S2682>/Data Type Conversion8'
         */
        (void)Rte_Write_VeSR1B_n_PIMB_CptySpdDivVltFD11_Value((float32)
            rtb_Switch5_m);

        /* Switch: '<S2710>/Switch5' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Failg'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  Logic: '<S2710>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild))
        {
            /* Switch: '<S2710>/Switch5' incorporates:
             *  UnitDelay: '<S2710>/Unit Delay'
             */
            rtb_Switch5_l1 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gs;
        }
        else
        {
            /* Switch: '<S2710>/Switch5' incorporates:
             *  DataStoreRead: '<S2682>/DataStore_VeSR1N_I_PIM_B_DC_Current_FD11'
             */
            rtb_Switch5_l1 = SR1B_BLUEN_ac_DW.VeSR1N_I_PIM_B_DC_Current_FD11;
        }

        /* End of Switch: '<S2710>/Switch5' */

        /* Outport: '<Root>/VeSR1B_I_PIM_B_DC_Current_FD11' incorporates:
         *  DataTypeConversion: '<S2682>/Data Type Conversion9'
         *  Switch: '<S2710>/Switch5'
         */
        (void)Rte_Write_VeSR1B_I_PIM_B_DC_Current_FD11_Value((((float32)
            rtb_Switch5_l1) * 0.1F) - 1638.4F);

        /* Outport: '<Root>/VeSR1B_y_PIM_B_6SO_Status_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_6SO_Status_SNA_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_MC_Faild'
         *  Product: '<S2683>/Product'
         *  Product: '<S2683>/Product1'
         *  Product: '<S2683>/Product2'
         *  Product: '<S2683>/Product3'
         *  Product: '<S2683>/Product4'
         *  Sum: '<S2683>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_6SO_Status_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_6SO_Status_SNA_F ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_AccelRaw_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_AccelRaw_SNA_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_MC_Faild'
         *  Product: '<S2684>/Product'
         *  Product: '<S2684>/Product1'
         *  Product: '<S2684>/Product2'
         *  Product: '<S2684>/Product3'
         *  Product: '<S2684>/Product4'
         *  Sum: '<S2684>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_AccelRaw_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_AccelRaw_SNA_Fai ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIMB_MtrMinCptyTrqFD11_SigSts' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_MC_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_MtrMinCpbltyTrq_SNA_Faild'
         *  Product: '<S2685>/Product'
         *  Product: '<S2685>/Product1'
         *  Product: '<S2685>/Product2'
         *  Product: '<S2685>/Product3'
         *  Product: '<S2685>/Product4'
         *  Sum: '<S2685>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIMB_MtrMinCptyTrqFD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_MtrMinCpbltyTrq_ ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_CoolantTemp_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_CoolantTemp_SNA_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_MC_Faild'
         *  Product: '<S2686>/Product'
         *  Product: '<S2686>/Product1'
         *  Product: '<S2686>/Product2'
         *  Product: '<S2686>/Product3'
         *  Product: '<S2686>/Product4'
         *  Sum: '<S2686>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_CoolantTemp_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_CoolantTemp_SNA_ ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIMB_CptySpdDivVltFD11_SigSts' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_CpbltySpdDivVolt_SNA_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_MC_Faild'
         *  Product: '<S2687>/Product'
         *  Product: '<S2687>/Product1'
         *  Product: '<S2687>/Product2'
         *  Product: '<S2687>/Product3'
         *  Product: '<S2687>/Product4'
         *  Sum: '<S2687>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIMB_CptySpdDivVltFD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_CpbltySpdDivVolt ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_DC_Voltage_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_DC_Voltage_SNA_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_MC_Faild'
         *  Product: '<S2688>/Product'
         *  Product: '<S2688>/Product1'
         *  Product: '<S2688>/Product2'
         *  Product: '<S2688>/Product3'
         *  Product: '<S2688>/Product4'
         *  Sum: '<S2688>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_DC_Voltage_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_DC_Voltage_SNA_F ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIMB_DratngFactor_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_DeratingFactor_SNA_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_MC_Faild'
         *  Product: '<S2689>/Product'
         *  Product: '<S2689>/Product1'
         *  Product: '<S2689>/Product2'
         *  Product: '<S2689>/Product3'
         *  Product: '<S2689>/Product4'
         *  Sum: '<S2689>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIMB_DratngFactor_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_DeratingFactor_S ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_MaxTorq_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_MC_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_MaxTorq_SNA_Faild'
         *  Product: '<S2690>/Product'
         *  Product: '<S2690>/Product1'
         *  Product: '<S2690>/Product2'
         *  Product: '<S2690>/Product3'
         *  Product: '<S2690>/Product4'
         *  Sum: '<S2690>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_MaxTorq_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_MaxTorq_SNA_Fail ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_MinTorq_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_MC_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_MinTorq_SNA_Faild'
         *  Product: '<S2691>/Product'
         *  Product: '<S2691>/Product1'
         *  Product: '<S2691>/Product2'
         *  Product: '<S2691>/Product3'
         *  Product: '<S2691>/Product4'
         *  Sum: '<S2691>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_MinTorq_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_MinTorq_SNA_Fail ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_MtrIndex_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_MC_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_MtrIndex_SNA_Faild'
         *  Product: '<S2692>/Product'
         *  Product: '<S2692>/Product1'
         *  Product: '<S2692>/Product2'
         *  Product: '<S2692>/Product3'
         *  Product: '<S2692>/Product4'
         *  Sum: '<S2692>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_MtrIndex_FD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_MtrIndex_SNA_Fai ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIMB_MtrMaxCptyTrqFD11_SigSts' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_MC_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_MtrMaxCpbltyTrq_SNA_Faild'
         *  Product: '<S2693>/Product'
         *  Product: '<S2693>/Product1'
         *  Product: '<S2693>/Product2'
         *  Product: '<S2693>/Product3'
         *  Product: '<S2693>/Product4'
         *  Sum: '<S2693>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIMB_MtrMaxCptyTrqFD11_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_MtrMaxCpbltyTrq_ ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_Cntr_PIM_B_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_MC_Faild'
         *  Product: '<S2694>/Product'
         *  Product: '<S2694>/Product1'
         *  Product: '<S2694>/Product2'
         *  Product: '<S2694>/Product4'
         *  Sum: '<S2694>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Cntr_PIM_B_FD11_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_MC_Faild ?
                                1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_MAC_PIM_B_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_MC_Faild'
         *  Product: '<S2695>/Product'
         *  Product: '<S2695>/Product1'
         *  Product: '<S2695>/Product2'
         *  Product: '<S2695>/Product4'
         *  Sum: '<S2695>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MAC_PIM_B_FD11_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_MC_Faild ?
                                1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIMB_HV_CnctrOpnRqFD11_SigSts' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_MC_Faild'
         *  Product: '<S2696>/Product'
         *  Product: '<S2696>/Product1'
         *  Product: '<S2696>/Product2'
         *  Product: '<S2696>/Product4'
         *  Sum: '<S2696>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIMB_HV_CnctrOpnRqFD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIMB_InterlockSts_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_MC_Faild'
         *  Product: '<S2697>/Product'
         *  Product: '<S2697>/Product1'
         *  Product: '<S2697>/Product2'
         *  Product: '<S2697>/Product4'
         *  Sum: '<S2697>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIMB_InterlockSts_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_Invrtr_St_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_MC_Faild'
         *  Product: '<S2698>/Product'
         *  Product: '<S2698>/Product1'
         *  Product: '<S2698>/Product2'
         *  Product: '<S2698>/Product4'
         *  Sum: '<S2698>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_Invrtr_St_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_RPM_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_MC_Faild'
         *  Product: '<S2699>/Product'
         *  Product: '<S2699>/Product1'
         *  Product: '<S2699>/Product2'
         *  Product: '<S2699>/Product4'
         *  Sum: '<S2699>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_RPM_FD11_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_MC_Faild ?
                                1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_RPM_V_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_MC_Faild'
         *  Product: '<S2700>/Product'
         *  Product: '<S2700>/Product1'
         *  Product: '<S2700>/Product2'
         *  Product: '<S2700>/Product4'
         *  Sum: '<S2700>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_RPM_V_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_Spd_Lim_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_MC_Faild'
         *  Product: '<S2701>/Product'
         *  Product: '<S2701>/Product1'
         *  Product: '<S2701>/Product2'
         *  Product: '<S2701>/Product4'
         *  Sum: '<S2701>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_Spd_Lim_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_SPT_Stat_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_MC_Faild'
         *  Product: '<S2702>/Product'
         *  Product: '<S2702>/Product1'
         *  Product: '<S2702>/Product2'
         *  Product: '<S2702>/Product4'
         *  Sum: '<S2702>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_SPT_Stat_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIMB_TrqAchvdAEMD_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_MC_Faild'
         *  Product: '<S2703>/Product'
         *  Product: '<S2703>/Product1'
         *  Product: '<S2703>/Product2'
         *  Product: '<S2703>/Product4'
         *  Sum: '<S2703>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIMB_TrqAchvdAEMD_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIMB_TrqAchdAEMDV_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_MC_Faild'
         *  Product: '<S2704>/Product'
         *  Product: '<S2704>/Product1'
         *  Product: '<S2704>/Product2'
         *  Product: '<S2704>/Product4'
         *  Sum: '<S2704>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIMB_TrqAchdAEMDV_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_Trq_Achvd_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_MC_Faild'
         *  Product: '<S2705>/Product'
         *  Product: '<S2705>/Product1'
         *  Product: '<S2705>/Product2'
         *  Product: '<S2705>/Product4'
         *  Sum: '<S2705>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_Trq_Achvd_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_MC_PIM_B_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_MC_Faild'
         *  Product: '<S2706>/Product'
         *  Product: '<S2706>/Product1'
         *  Product: '<S2706>/Product2'
         *  Product: '<S2706>/Product4'
         *  Sum: '<S2706>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MC_PIM_B_FD11_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_MC_Faild ?
                                1 : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_TrqAchvd_V_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_MC_Faild'
         *  Product: '<S2707>/Product'
         *  Product: '<S2707>/Product1'
         *  Product: '<S2707>/Product2'
         *  Product: '<S2707>/Product4'
         *  Sum: '<S2707>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_TrqAchvd_V_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_3PS_Pos_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_MC_Faild'
         *  Product: '<S2708>/Product'
         *  Product: '<S2708>/Product1'
         *  Product: '<S2708>/Product2'
         *  Product: '<S2708>/Product4'
         *  Sum: '<S2708>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_3PS_Pos_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_AccelRawV_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_MC_Faild'
         *  Product: '<S2709>/Product'
         *  Product: '<S2709>/Product1'
         *  Product: '<S2709>/Product2'
         *  Product: '<S2709>/Product4'
         *  Sum: '<S2709>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_AccelRawV_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_DC_Current_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_MC_Faild'
         *  Product: '<S2710>/Product'
         *  Product: '<S2710>/Product1'
         *  Product: '<S2710>/Product2'
         *  Product: '<S2710>/Product4'
         *  Sum: '<S2710>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_DC_Current_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_DC_Curr_V_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_MC_Faild'
         *  Product: '<S2711>/Product'
         *  Product: '<S2711>/Product1'
         *  Product: '<S2711>/Product2'
         *  Product: '<S2711>/Product4'
         *  Sum: '<S2711>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_DC_Curr_V_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_DC_Volt_V_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_MC_Faild'
         *  Product: '<S2712>/Product'
         *  Product: '<S2712>/Product1'
         *  Product: '<S2712>/Product2'
         *  Product: '<S2712>/Product4'
         *  Sum: '<S2712>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_DC_Volt_V_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_DerateReasn_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_MC_Faild'
         *  Product: '<S2713>/Product'
         *  Product: '<S2713>/Product1'
         *  Product: '<S2713>/Product2'
         *  Product: '<S2713>/Product4'
         *  Sum: '<S2713>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_DerateReasn_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_Dschrge_Sts_FD11_SigSts' incorporates:
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_CRC_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_E2E_Faild'
         *  DataStoreRead: '<S2682>/VeSR1N_b_PIM_B_FD11_MC_Faild'
         *  Product: '<S2714>/Product'
         *  Product: '<S2714>/Product1'
         *  Product: '<S2714>/Product2'
         *  Product: '<S2714>/Product4'
         *  Sum: '<S2714>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_Dschrge_Sts_FD11_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Faild ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_MC_Faild ? 1 : 0) * 2)))) +
              ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_d ? 1 : 0) * 4))))
             + ((uint32)((sint32)
                         ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild ? 1 :
                           0) * 16)))));

        /* Update for UnitDelay: '<S2695>/Unit Delay' incorporates:
         *  Switch: '<S2695>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_g = rtb_Switch5_l;

        /* Update for UnitDelay: '<S2694>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ml = rtb_Switch5_a;

        /* Update for UnitDelay: '<S2711>/Unit Delay' incorporates:
         *  Switch: '<S2711>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nf = rtb_Switch5_gsp;

        /* Update for UnitDelay: '<S2712>/Unit Delay' incorporates:
         *  Switch: '<S2712>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hmg = rtb_Switch5_cx;

        /* Update for UnitDelay: '<S2688>/Unit Delay' incorporates:
         *  Switch: '<S2688>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lg = rtb_Switch5_n;

        /* Update for UnitDelay: '<S2713>/Unit Delay' incorporates:
         *  Switch: '<S2713>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_i0e = rtb_Switch5_jq;

        /* Update for UnitDelay: '<S2689>/Unit Delay' incorporates:
         *  Switch: '<S2689>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gtv = rtb_Switch5_e;

        /* Update for UnitDelay: '<S2714>/Unit Delay' incorporates:
         *  Switch: '<S2714>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_d1 = rtb_Switch5_h;

        /* Update for UnitDelay: '<S2696>/Unit Delay' incorporates:
         *  Switch: '<S2696>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jwz = rtb_Switch5_p;

        /* Update for UnitDelay: '<S2697>/Unit Delay' incorporates:
         *  Switch: '<S2697>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nmh = rtb_Switch5_j;

        /* Update for UnitDelay: '<S2698>/Unit Delay' incorporates:
         *  Switch: '<S2698>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_our = rtb_Switch5_i;

        /* Update for UnitDelay: '<S2690>/Unit Delay' incorporates:
         *  Switch: '<S2690>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kob = rtb_Switch5_dk;

        /* Update for UnitDelay: '<S2706>/Unit Delay' incorporates:
         *  Switch: '<S2706>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bvr = rtb_Switch5_du;

        /* Update for UnitDelay: '<S2691>/Unit Delay' incorporates:
         *  Switch: '<S2691>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fln = rtb_Switch5_f;

        /* Update for UnitDelay: '<S2692>/Unit Delay' incorporates:
         *  Switch: '<S2692>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ms = rtb_Switch5_go;

        /* Update for UnitDelay: '<S2693>/Unit Delay' incorporates:
         *  Switch: '<S2693>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pp = rtb_Switch5_om;

        /* Update for UnitDelay: '<S2685>/Unit Delay' incorporates:
         *  Switch: '<S2685>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_htl = rtb_Switch5_kh;

        /* Update for UnitDelay: '<S2699>/Unit Delay' incorporates:
         *  Switch: '<S2699>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_g0 = rtb_Switch5_jt;

        /* Update for UnitDelay: '<S2700>/Unit Delay' incorporates:
         *  Switch: '<S2700>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fsz = rtb_Switch5_nu;

        /* Update for UnitDelay: '<S2701>/Unit Delay' incorporates:
         *  Switch: '<S2701>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_aq = rtb_Switch5_kd;

        /* Update for UnitDelay: '<S2702>/Unit Delay' incorporates:
         *  Switch: '<S2702>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_eby = rtb_Switch5_oc;

        /* Update for UnitDelay: '<S2703>/Unit Delay' incorporates:
         *  Switch: '<S2703>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lrr = rtb_Switch5_eo;

        /* Update for UnitDelay: '<S2704>/Unit Delay' incorporates:
         *  Switch: '<S2704>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mq = rtb_Switch5_b;

        /* Update for UnitDelay: '<S2708>/Unit Delay' incorporates:
         *  Switch: '<S2708>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fr = rtb_Switch5_dl;

        /* Update for UnitDelay: '<S2705>/Unit Delay' incorporates:
         *  Switch: '<S2705>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_n0 = rtb_Switch5_k;

        /* Update for UnitDelay: '<S2707>/Unit Delay' incorporates:
         *  Switch: '<S2707>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ev = rtb_Switch5_gk;

        /* Update for UnitDelay: '<S2683>/Unit Delay' incorporates:
         *  Switch: '<S2683>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mqc = rtb_Switch5_hd;

        /* Update for UnitDelay: '<S2684>/Unit Delay' incorporates:
         *  Switch: '<S2684>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_md = rtb_Switch5_g;

        /* Update for UnitDelay: '<S2709>/Unit Delay' incorporates:
         *  Switch: '<S2709>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oa = rtb_Switch5_pw;

        /* Update for UnitDelay: '<S2686>/Unit Delay' incorporates:
         *  Switch: '<S2686>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_n1 = rtb_Switch5_ll;

        /* Update for UnitDelay: '<S2687>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_e = rtb_Switch5_m;

        /* Update for UnitDelay: '<S2710>/Unit Delay' incorporates:
         *  Switch: '<S2710>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gs = rtb_Switch5_l1;
    }

    /* End of Logic: '<S2662>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S2662>/PIM_B_FD11_Time' */

    /* Merge: '<S81>/SR1N_b_PIM_B_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2662>/VeSR1N_b_PIM_B_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_PIM_B_FD11_Time_VeSR1N_b_PIM_B_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_i);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_PIM_B_FD11_Pkt' */
}

/* Model step function for TID81 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_PIM_B_FD5_Time(void) /* Explicit Task: TESR1B_PIM_B_FD5_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_PIM_B_FD5_NewEvent;
    uint64 rtb_Switch5;
    uint16 rtb_Switch5_b;
    uint16 rtb_Switch5_dq;
    uint16 rtb_Switch5_e;
    uint16 rtb_Switch5_fd;
    uint16 rtb_Switch5_ho;
    uint16 rtb_Switch5_if;
    uint16 rtb_Switch5_k;
    uint16 rtb_Switch5_k1;
    uint16 rtb_Switch5_n;
    uint16 rtb_Switch5_nb;
    uint16 rtb_Switch5_nd;
    uint16 rtb_Switch5_o;
    uint16 rtb_Switch5_oa;
    uint16 rtb_Switch5_pb;
    uint8 rtb_Switch5_a;
    uint8 rtb_Switch5_c;
    uint8 rtb_Switch5_d;
    uint8 rtb_Switch5_f;
    uint8 rtb_Switch5_f5;
    uint8 rtb_Switch5_fp;
    uint8 rtb_Switch5_g;
    uint8 rtb_Switch5_h;
    uint8 rtb_Switch5_h3;
    uint8 rtb_Switch5_i;
    uint8 rtb_Switch5_jl;
    uint8 rtb_Switch5_kd;
    uint8 rtb_Switch5_kp;
    uint8 rtb_Switch5_kw;
    uint8 rtb_Switch5_l;
    uint8 rtb_Switch5_m;
    uint8 rtb_Switch5_pd;
    boolean rtb_TmpSignalConversionAtVeSR_i;
    boolean tmp;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_PIM_B_FD5_Pkt' incorporates:
     *  SubSystem: '<S82>/PIM_B_FD5_Time'
     */
    /* SignalConversion generated from: '<S2717>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S82>/SR1N_b_PIM_B_FD5_NewEvent_merge'
     */
    rtb_VeSR1N_b_PIM_B_FD5_NewEvent =
        Rte_IrvRead_SR1B_PIM_B_FD5_Time_VeSR1N_b_PIM_B_FD5_NewEvent_write_IRV();

    /* SignalConversion generated from: '<S2717>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S82>/SR1N_b_PIM_B_FD5_MM_Faild_merge'
     */
    rtb_TmpSignalConversionAtVeSR_i =
        Rte_IrvRead_SR1B_PIM_B_FD5_Time_VeSR1N_b_PIM_B_FD5_MM_Faild_write_IRV();

    /* Outputs for Enabled SubSystem: '<S2717>/PIM_B_FD5_Time' incorporates:
     *  EnablePort: '<S2737>/Enable'
     */
    /* Logic: '<S2717>/Logical Operator1' incorporates:
     *  Constant: '<S2736>/Calib'
     */
    if (rtb_VeSR1N_b_PIM_B_FD5_NewEvent && (KeSR1B_b_PIM_B_FD5_Enbl))
    {
        /* Gain: '<S2737>/Gain2' incorporates:
         *  Constant: '<S2737>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2_j = false;

        /* Switch: '<S2750>/Switch5' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Failg'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  Logic: '<S2750>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild))
        {
            /* Switch: '<S2750>/Switch5' incorporates:
             *  UnitDelay: '<S2750>/Unit Delay'
             */
            rtb_Switch5 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE;
        }
        else
        {
            /* Switch: '<S2750>/Switch5' incorporates:
             *  DataStoreRead: '<S2737>/DataStore_VeSR1N_h_MAC_PIM_B_FD5'
             */
            rtb_Switch5 = SR1B_BLUEN_ac_DW.VeSR1N_h_MAC_PIM_B_FD5;
        }

        /* End of Switch: '<S2750>/Switch5' */

        /* Outport: '<Root>/VeSR1B_h_MAC_PIM_B_FD5' incorporates:
         *  DataTypeConversion: '<S2737>/Data Type Conversion'
         *  Switch: '<S2750>/Switch5'
         */
        (void)Rte_Write_VeSR1B_h_MAC_PIM_B_FD5_Value(rtb_Switch5);

        /* Switch: '<S2749>/Switch5' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Failg'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  Logic: '<S2749>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild))
        {
            /* Switch: '<S2749>/Switch5' incorporates:
             *  UnitDelay: '<S2749>/Unit Delay'
             */
            rtb_Switch5_o = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nw;
        }
        else
        {
            /* Switch: '<S2749>/Switch5' incorporates:
             *  DataStoreRead: '<S2737>/VeSR1N_d_Cntr_PIM_B_FD5'
             */
            rtb_Switch5_o = SR1B_BLUEN_ac_DW.VeSR1N_d_Cntr_PIM_B_FD5;
        }

        /* End of Switch: '<S2749>/Switch5' */

        /* Outport: '<Root>/VeSR1B_d_Cntr_PIM_B_FD5' incorporates:
         *  DataTypeConversion: '<S2737>/Data Type Conversion1'
         */
        (void)Rte_Write_VeSR1B_d_Cntr_PIM_B_FD5_Value(rtb_Switch5_o);

        /* Switch: '<S2766>/Switch5' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Failg'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  Logic: '<S2766>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild))
        {
            /* Switch: '<S2766>/Switch5' incorporates:
             *  UnitDelay: '<S2766>/Unit Delay'
             */
            rtb_Switch5_l = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pr0;
        }
        else
        {
            /* Switch: '<S2766>/Switch5' incorporates:
             *  DataStoreRead: '<S2737>/DataStore_VeSR1N_b_PIM_B_DC_Current_V_FD5'
             */
            rtb_Switch5_l = SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_DC_Current_V_FD5;
        }

        /* End of Switch: '<S2766>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PIM_B_DC_Current_V_FD5' incorporates:
         *  DataTypeConversion: '<S2737>/Data Type Conversion10'
         *  Switch: '<S2766>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PIM_B_DC_Current_V_FD5_Value(((sint32)
            rtb_Switch5_l) != 0);

        /* Switch: '<S2767>/Switch5' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Failg'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  Logic: '<S2767>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild))
        {
            /* Switch: '<S2767>/Switch5' incorporates:
             *  UnitDelay: '<S2767>/Unit Delay'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_eqb;
        }
        else
        {
            /* Switch: '<S2767>/Switch5' incorporates:
             *  DataStoreRead: '<S2737>/DataStore_VeSR1N_b_PIM_B_DC_Volt_V_FD5'
             */
            rtb_Switch5_h = SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_DC_Volt_V_FD5;
        }

        /* End of Switch: '<S2767>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PIM_B_DC_Volt_V_FD5' incorporates:
         *  DataTypeConversion: '<S2737>/Data Type Conversion11'
         *  Switch: '<S2767>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PIM_B_DC_Volt_V_FD5_Value(((sint32)
            rtb_Switch5_h) != 0);

        /* Logic: '<S2743>/Logical Operator' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Failg'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  Logic: '<S2738>/Logical Operator'
         *  Logic: '<S2739>/Logical Operator'
         *  Logic: '<S2740>/Logical Operator'
         *  Logic: '<S2741>/Logical Operator'
         *  Logic: '<S2742>/Logical Operator'
         *  Logic: '<S2744>/Logical Operator'
         *  Logic: '<S2745>/Logical Operator'
         *  Logic: '<S2746>/Logical Operator'
         *  Logic: '<S2747>/Logical Operator'
         *  Logic: '<S2748>/Logical Operator'
         */
        tmp = ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Failg) ||
               (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild));

        /* Switch: '<S2743>/Switch5' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_DC_Voltage_SNA_Faild'
         *  Logic: '<S2743>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_DC_Voltage_SNA_n))
        {
            /* Switch: '<S2743>/Switch5' incorporates:
             *  UnitDelay: '<S2743>/Unit Delay'
             */
            rtb_Switch5_k = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_iz;
        }
        else
        {
            /* Switch: '<S2743>/Switch5' incorporates:
             *  DataStoreRead: '<S2737>/DataStore_VeSR1N_U_PIM_B_DC_Voltage_FD5'
             */
            rtb_Switch5_k = SR1B_BLUEN_ac_DW.VeSR1N_U_PIM_B_DC_Voltage_FD5;
        }

        /* End of Switch: '<S2743>/Switch5' */

        /* Outport: '<Root>/VeSR1B_U_PIM_B_DC_Voltage_FD5' incorporates:
         *  DataTypeConversion: '<S2737>/Data Type Conversion12'
         *  Switch: '<S2743>/Switch5'
         */
        (void)Rte_Write_VeSR1B_U_PIM_B_DC_Voltage_FD5_Value((float32)
            rtb_Switch5_k);

        /* Switch: '<S2768>/Switch5' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Failg'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  Logic: '<S2768>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild))
        {
            /* Switch: '<S2768>/Switch5' incorporates:
             *  UnitDelay: '<S2768>/Unit Delay'
             */
            rtb_Switch5_c = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ip;
        }
        else
        {
            /* Switch: '<S2768>/Switch5' incorporates:
             *  DataStoreRead: '<S2737>/DataStore_VeSR1N_y_PIM_B_DerateReason_FD5'
             */
            rtb_Switch5_c = SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_DerateReason_FD5;
        }

        /* End of Switch: '<S2768>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PIM_B_DerateReason_FD5' incorporates:
         *  DataTypeConversion: '<S2737>/Data Type Conversion13'
         *  Switch: '<S2768>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_DerateReason_FD5_Value(rtb_Switch5_c);

        /* Switch: '<S2744>/Switch5' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_DeratingFactor_SNA_Faild'
         *  Logic: '<S2744>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_DeratingFactor_j))
        {
            /* Switch: '<S2744>/Switch5' incorporates:
             *  UnitDelay: '<S2744>/Unit Delay'
             */
            rtb_Switch5_m = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gnh;
        }
        else
        {
            /* Switch: '<S2744>/Switch5' incorporates:
             *  DataStoreRead: '<S2737>/DataStore_VeSR1N_h_PIMB_DeratngFactor_FD5'
             */
            rtb_Switch5_m = SR1B_BLUEN_ac_DW.VeSR1N_h_PIMB_DeratngFactor_FD5;
        }

        /* End of Switch: '<S2744>/Switch5' */

        /* Outport: '<Root>/VeSR1B_h_PIMB_DeratngFactor_FD5' incorporates:
         *  DataTypeConversion: '<S2737>/Data Type Conversion14'
         *  Switch: '<S2744>/Switch5'
         */
        (void)Rte_Write_VeSR1B_h_PIMB_DeratngFactor_FD5_Value(((float32)
            rtb_Switch5_m) * 0.02F);

        /* Switch: '<S2769>/Switch5' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Failg'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  Logic: '<S2769>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild))
        {
            /* Switch: '<S2769>/Switch5' incorporates:
             *  UnitDelay: '<S2769>/Unit Delay'
             */
            rtb_Switch5_g = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_c4l;
        }
        else
        {
            /* Switch: '<S2769>/Switch5' incorporates:
             *  DataStoreRead: '<S2737>/DataStore_VeSR1N_y_PIM_B_Dschrge_Sts_FD5'
             */
            rtb_Switch5_g = SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_Dschrge_Sts_FD5;
        }

        /* End of Switch: '<S2769>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PIM_B_Dschrge_Sts_FD5' incorporates:
         *  DataTypeConversion: '<S2737>/Data Type Conversion15'
         *  Switch: '<S2769>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_Dschrge_Sts_FD5_Value(rtb_Switch5_g);

        /* Switch: '<S2751>/Switch5' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Failg'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  Logic: '<S2751>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild))
        {
            /* Switch: '<S2751>/Switch5' incorporates:
             *  UnitDelay: '<S2751>/Unit Delay'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_g5;
        }
        else
        {
            /* Switch: '<S2751>/Switch5' incorporates:
             *  DataStoreRead: '<S2737>/DataStore_VeSR1N_b_PIMB_HVCnctrOpnReq_FD5'
             */
            rtb_Switch5_d = SR1B_BLUEN_ac_DW.VeSR1N_b_PIMB_HVCnctrOpnReq_FD5;
        }

        /* End of Switch: '<S2751>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PIMB_HVCnctrOpnReq_FD5' incorporates:
         *  DataTypeConversion: '<S2737>/Data Type Conversion16'
         *  Switch: '<S2751>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PIMB_HVCnctrOpnReq_FD5_Value(((sint32)
            rtb_Switch5_d) != 0);

        /* Switch: '<S2752>/Switch5' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Failg'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  Logic: '<S2752>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild))
        {
            /* Switch: '<S2752>/Switch5' incorporates:
             *  UnitDelay: '<S2752>/Unit Delay'
             */
            rtb_Switch5_a = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nu;
        }
        else
        {
            /* Switch: '<S2752>/Switch5' incorporates:
             *  DataStoreRead: '<S2737>/DataStore_VeSR1N_y_PIM_B_InterlockSts_FD5'
             */
            rtb_Switch5_a = SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_InterlockSts_FD5;
        }

        /* End of Switch: '<S2752>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PIM_B_InterlockSts_FD5' incorporates:
         *  DataTypeConversion: '<S2737>/Data Type Conversion17'
         *  Switch: '<S2752>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_InterlockSts_FD5_Value(rtb_Switch5_a);

        /* Switch: '<S2753>/Switch5' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Failg'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  Logic: '<S2753>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild))
        {
            /* Switch: '<S2753>/Switch5' incorporates:
             *  UnitDelay: '<S2753>/Unit Delay'
             */
            rtb_Switch5_f = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_alp;
        }
        else
        {
            /* Switch: '<S2753>/Switch5' incorporates:
             *  DataStoreRead: '<S2737>/DataStore_VeSR1N_y_PIM_B_Invrtr_State_FD5'
             */
            rtb_Switch5_f = SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_Invrtr_State_FD5;
        }

        /* End of Switch: '<S2753>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PIM_B_Invrtr_State_FD5' incorporates:
         *  DataTypeConversion: '<S2737>/Data Type Conversion18'
         *  Switch: '<S2753>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_Invrtr_State_FD5_Value(rtb_Switch5_f);

        /* Switch: '<S2745>/Switch5' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_MaxTorq_SNA_Faild'
         *  Logic: '<S2745>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_MaxTorq_SNA_Fa_f))
        {
            /* Switch: '<S2745>/Switch5' incorporates:
             *  UnitDelay: '<S2745>/Unit Delay'
             */
            rtb_Switch5_fd = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_it;
        }
        else
        {
            /* Switch: '<S2745>/Switch5' incorporates:
             *  DataStoreRead: '<S2737>/DataStore_VeSR1N_M_PIM_B_MaxTorq_FD5'
             */
            rtb_Switch5_fd = SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_B_MaxTorq_FD5;
        }

        /* End of Switch: '<S2745>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_PIM_B_MaxTorq_FD5' incorporates:
         *  DataTypeConversion: '<S2737>/Data Type Conversion19'
         *  Switch: '<S2745>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_PIM_B_MaxTorq_FD5_Value((((float32)
            rtb_Switch5_fd) * 0.125F) - 512.0F);

        /* Switch: '<S2761>/Switch5' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Failg'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  Logic: '<S2761>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild))
        {
            /* Switch: '<S2761>/Switch5' incorporates:
             *  UnitDelay: '<S2761>/Unit Delay'
             */
            rtb_Switch5_f5 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_el;
        }
        else
        {
            /* Switch: '<S2761>/Switch5' incorporates:
             *  DataStoreRead: '<S2737>/DataStore_VeSR1N_y_MC_PIM_B_FD5'
             */
            rtb_Switch5_f5 = SR1B_BLUEN_ac_DW.VeSR1N_y_MC_PIM_B_FD5;
        }

        /* End of Switch: '<S2761>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_MC_PIM_B_FD5' incorporates:
         *  DataTypeConversion: '<S2737>/Data Type Conversion2'
         *  Switch: '<S2761>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_MC_PIM_B_FD5_Value(rtb_Switch5_f5);

        /* Switch: '<S2746>/Switch5' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_MinTorq_SNA_Faild'
         *  Logic: '<S2746>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_MinTorq_SNA_Fa_o))
        {
            /* Switch: '<S2746>/Switch5' incorporates:
             *  UnitDelay: '<S2746>/Unit Delay'
             */
            rtb_Switch5_nd = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gv;
        }
        else
        {
            /* Switch: '<S2746>/Switch5' incorporates:
             *  DataStoreRead: '<S2737>/DataStore_VeSR1N_M_PIM_B_MinTorq_FD5'
             */
            rtb_Switch5_nd = SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_B_MinTorq_FD5;
        }

        /* End of Switch: '<S2746>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_PIM_B_MinTorq_FD5' incorporates:
         *  DataTypeConversion: '<S2737>/Data Type Conversion20'
         *  Switch: '<S2746>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_PIM_B_MinTorq_FD5_Value((((float32)
            rtb_Switch5_nd) * 0.125F) - 512.0F);

        /* Switch: '<S2747>/Switch5' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_MtrIndex_SNA_Faild'
         *  Logic: '<S2747>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_MtrIndex_SNA_F_m))
        {
            /* Switch: '<S2747>/Switch5' incorporates:
             *  UnitDelay: '<S2747>/Unit Delay'
             */
            rtb_Switch5_jl = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ovs;
        }
        else
        {
            /* Switch: '<S2747>/Switch5' incorporates:
             *  DataStoreRead: '<S2737>/DataStore_VeSR1N_y_PIM_B_MtrIndex_FD5'
             */
            rtb_Switch5_jl = SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_MtrIndex_FD5;
        }

        /* End of Switch: '<S2747>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PIM_B_MtrIndex_FD5' incorporates:
         *  DataTypeConversion: '<S2737>/Data Type Conversion21'
         *  Switch: '<S2747>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_MtrIndex_FD5_Value(rtb_Switch5_jl);

        /* Switch: '<S2748>/Switch5' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_MtrMaxCpbltyTrq_SNA_Faild'
         *  Logic: '<S2748>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_MtrMaxCpbltyTr_n))
        {
            /* Switch: '<S2748>/Switch5' incorporates:
             *  UnitDelay: '<S2748>/Unit Delay'
             */
            rtb_Switch5_e = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_akb;
        }
        else
        {
            /* Switch: '<S2748>/Switch5' incorporates:
             *  DataStoreRead: '<S2737>/DataStore_VeSR1N_M_PIMB_MtrMaxCpbtyTrqFD5'
             */
            rtb_Switch5_e = SR1B_BLUEN_ac_DW.VeSR1N_M_PIMB_MtrMaxCpbtyTrqFD5;
        }

        /* End of Switch: '<S2748>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_PIMB_MtrMaxCpbtyTrqFD5' incorporates:
         *  DataTypeConversion: '<S2737>/Data Type Conversion22'
         *  Switch: '<S2748>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_PIMB_MtrMaxCpbtyTrqFD5_Value((((float32)
            rtb_Switch5_e) * 0.125F) - 512.0F);

        /* Switch: '<S2740>/Switch5' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_MtrMinCpbltyTrq_SNA_Faild'
         *  Logic: '<S2740>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_MtrMinCpbltyTr_b))
        {
            /* Switch: '<S2740>/Switch5' incorporates:
             *  UnitDelay: '<S2740>/Unit Delay'
             */
            rtb_Switch5_pb = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_az;
        }
        else
        {
            /* Switch: '<S2740>/Switch5' incorporates:
             *  DataStoreRead: '<S2737>/DataStore_VeSR1N_M_PIMB_MtrMinCpbtyTrqFD5'
             */
            rtb_Switch5_pb = SR1B_BLUEN_ac_DW.VeSR1N_M_PIMB_MtrMinCpbtyTrqFD5;
        }

        /* End of Switch: '<S2740>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_PIMB_MtrMinCpbtyTrqFD5' incorporates:
         *  DataTypeConversion: '<S2737>/Data Type Conversion23'
         *  Switch: '<S2740>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_PIMB_MtrMinCpbtyTrqFD5_Value((((float32)
            rtb_Switch5_pb) * 0.125F) - 512.0F);

        /* Switch: '<S2754>/Switch5' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Failg'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  Logic: '<S2754>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild))
        {
            /* Switch: '<S2754>/Switch5' incorporates:
             *  UnitDelay: '<S2754>/Unit Delay'
             */
            rtb_Switch5_ho = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f5f;
        }
        else
        {
            /* Switch: '<S2754>/Switch5' incorporates:
             *  DataStoreRead: '<S2737>/DataStore_VeSR1N_n_PIM_B_RPM_FD5'
             */
            rtb_Switch5_ho = SR1B_BLUEN_ac_DW.VeSR1N_n_PIM_B_RPM_FD5;
        }

        /* End of Switch: '<S2754>/Switch5' */

        /* Outport: '<Root>/VeSR1B_n_PIM_B_RPM_FD5' incorporates:
         *  DataTypeConversion: '<S2737>/Data Type Conversion24'
         *  Switch: '<S2754>/Switch5'
         */
        (void)Rte_Write_VeSR1B_n_PIM_B_RPM_FD5_Value(((float32)rtb_Switch5_ho) -
            32768.0F);

        /* Switch: '<S2755>/Switch5' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Failg'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  Logic: '<S2755>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild))
        {
            /* Switch: '<S2755>/Switch5' incorporates:
             *  UnitDelay: '<S2755>/Unit Delay'
             */
            rtb_Switch5_kw = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_g0g;
        }
        else
        {
            /* Switch: '<S2755>/Switch5' incorporates:
             *  DataStoreRead: '<S2737>/DataStore_VeSR1N_b_PIM_B_RPM_V_FD5'
             */
            rtb_Switch5_kw = SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_RPM_V_FD5;
        }

        /* End of Switch: '<S2755>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PIM_B_RPM_V_FD5' incorporates:
         *  DataTypeConversion: '<S2737>/Data Type Conversion25'
         *  Switch: '<S2755>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PIM_B_RPM_V_FD5_Value(((sint32)rtb_Switch5_kw)
            != 0);

        /* Switch: '<S2756>/Switch5' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Failg'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  Logic: '<S2756>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild))
        {
            /* Switch: '<S2756>/Switch5' incorporates:
             *  UnitDelay: '<S2756>/Unit Delay'
             */
            rtb_Switch5_b = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kg;
        }
        else
        {
            /* Switch: '<S2756>/Switch5' incorporates:
             *  DataStoreRead: '<S2737>/DataStore_VeSR1N_n_PIM_B_Spd_Lim_FD5'
             */
            rtb_Switch5_b = SR1B_BLUEN_ac_DW.VeSR1N_n_PIM_B_Spd_Lim_FD5;
        }

        /* End of Switch: '<S2756>/Switch5' */

        /* Outport: '<Root>/VeSR1B_n_PIM_B_Spd_Lim_FD5' incorporates:
         *  DataTypeConversion: '<S2737>/Data Type Conversion26'
         *  Switch: '<S2756>/Switch5'
         */
        (void)Rte_Write_VeSR1B_n_PIM_B_Spd_Lim_FD5_Value(((float32)rtb_Switch5_b)
            - 32767.0F);

        /* Switch: '<S2757>/Switch5' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Failg'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  Logic: '<S2757>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild))
        {
            /* Switch: '<S2757>/Switch5' incorporates:
             *  UnitDelay: '<S2757>/Unit Delay'
             */
            rtb_Switch5_i = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jf;
        }
        else
        {
            /* Switch: '<S2757>/Switch5' incorporates:
             *  DataStoreRead: '<S2737>/DataStore_VeSR1N_y_PIM_B_SPT_Stat_FD5'
             */
            rtb_Switch5_i = SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_SPT_Stat_FD5;
        }

        /* End of Switch: '<S2757>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PIM_B_SPT_Stat_FD5' incorporates:
         *  DataTypeConversion: '<S2737>/Data Type Conversion27'
         *  Switch: '<S2757>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_SPT_Stat_FD5_Value(rtb_Switch5_i);

        /* Switch: '<S2758>/Switch5' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Failg'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  Logic: '<S2758>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild))
        {
            /* Switch: '<S2758>/Switch5' incorporates:
             *  UnitDelay: '<S2758>/Unit Delay'
             */
            rtb_Switch5_nb = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mh;
        }
        else
        {
            /* Switch: '<S2758>/Switch5' incorporates:
             *  DataStoreRead: '<S2737>/DataStore_VeSR1N_M_PIMB_TorqAchvdAEMD_FD5'
             */
            rtb_Switch5_nb = SR1B_BLUEN_ac_DW.VeSR1N_M_PIMB_TorqAchvdAEMD_FD5;
        }

        /* End of Switch: '<S2758>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_PIMB_TorqAchvdAEMD_FD5' incorporates:
         *  DataTypeConversion: '<S2737>/Data Type Conversion28'
         *  Switch: '<S2758>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_PIMB_TorqAchvdAEMD_FD5_Value((((float32)
            rtb_Switch5_nb) * 0.125F) - 512.0F);

        /* Switch: '<S2759>/Switch5' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Failg'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  Logic: '<S2759>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild))
        {
            /* Switch: '<S2759>/Switch5' incorporates:
             *  UnitDelay: '<S2759>/Unit Delay'
             */
            rtb_Switch5_pd = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_os;
        }
        else
        {
            /* Switch: '<S2759>/Switch5' incorporates:
             *  DataStoreRead: '<S2737>/DataStore_VeSR1N_b_PIMB_TrqAchdAEMD_V_FD5'
             */
            rtb_Switch5_pd = SR1B_BLUEN_ac_DW.VeSR1N_b_PIMB_TrqAchdAEMD_V_FD5;
        }

        /* End of Switch: '<S2759>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PIMB_TrqAchdAEMD_V_FD5' incorporates:
         *  DataTypeConversion: '<S2737>/Data Type Conversion29'
         *  Switch: '<S2759>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PIMB_TrqAchdAEMD_V_FD5_Value(((sint32)
            rtb_Switch5_pd) != 0);

        /* Switch: '<S2763>/Switch5' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Failg'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  Logic: '<S2763>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild))
        {
            /* Switch: '<S2763>/Switch5' incorporates:
             *  UnitDelay: '<S2763>/Unit Delay'
             */
            rtb_Switch5_kd = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bg;
        }
        else
        {
            /* Switch: '<S2763>/Switch5' incorporates:
             *  DataStoreRead: '<S2737>/DataStore_VeSR1N_b_PIM_B_3PS_Pos_FD5'
             */
            rtb_Switch5_kd = SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_3PS_Pos_FD5;
        }

        /* End of Switch: '<S2763>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PIM_B_3PS_Pos_FD5' incorporates:
         *  DataTypeConversion: '<S2737>/Data Type Conversion3'
         *  Switch: '<S2763>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PIM_B_3PS_Pos_FD5_Value(((sint32)rtb_Switch5_kd)
            != 0);

        /* Switch: '<S2760>/Switch5' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Failg'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  Logic: '<S2760>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild))
        {
            /* Switch: '<S2760>/Switch5' incorporates:
             *  UnitDelay: '<S2760>/Unit Delay'
             */
            rtb_Switch5_dq = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ob;
        }
        else
        {
            /* Switch: '<S2760>/Switch5' incorporates:
             *  DataStoreRead: '<S2737>/DataStore_VeSR1N_M_PIM_B_Torque_Achvd_FD5'
             */
            rtb_Switch5_dq = SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_B_Torque_Achvd_FD5;
        }

        /* End of Switch: '<S2760>/Switch5' */

        /* Outport: '<Root>/VeSR1B_M_PIM_B_Torque_Achvd_FD5' incorporates:
         *  DataTypeConversion: '<S2737>/Data Type Conversion30'
         *  Switch: '<S2760>/Switch5'
         */
        (void)Rte_Write_VeSR1B_M_PIM_B_Torque_Achvd_FD5_Value((((float32)
            rtb_Switch5_dq) * 0.125F) - 512.0F);

        /* Switch: '<S2762>/Switch5' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Failg'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  Logic: '<S2762>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild))
        {
            /* Switch: '<S2762>/Switch5' incorporates:
             *  UnitDelay: '<S2762>/Unit Delay'
             */
            rtb_Switch5_fp = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mo;
        }
        else
        {
            /* Switch: '<S2762>/Switch5' incorporates:
             *  DataStoreRead: '<S2737>/DataStore_VeSR1N_b_PIM_B_Trq_Achvd_V_FD5'
             */
            rtb_Switch5_fp = SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_Trq_Achvd_V_FD5;
        }

        /* End of Switch: '<S2762>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PIM_B_Trq_Achvd_V_FD5' incorporates:
         *  DataTypeConversion: '<S2737>/Data Type Conversion31'
         *  Switch: '<S2762>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PIM_B_Trq_Achvd_V_FD5_Value(((sint32)
            rtb_Switch5_fp) != 0);

        /* Switch: '<S2738>/Switch5' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_6SO_Status_SNA_Faild'
         *  Logic: '<S2738>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_6SO_Status_SNA_j))
        {
            /* Switch: '<S2738>/Switch5' incorporates:
             *  UnitDelay: '<S2738>/Unit Delay'
             */
            rtb_Switch5_kp = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ejx;
        }
        else
        {
            /* Switch: '<S2738>/Switch5' incorporates:
             *  DataStoreRead: '<S2737>/DataStore_VeSR1N_y_PIM_B_6SO_Status_FD5'
             */
            rtb_Switch5_kp = SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_6SO_Status_FD5;
        }

        /* End of Switch: '<S2738>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PIM_B_6SO_Status_FD5' incorporates:
         *  DataTypeConversion: '<S2737>/Data Type Conversion4'
         *  Switch: '<S2738>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_6SO_Status_FD5_Value(rtb_Switch5_kp);

        /* Switch: '<S2739>/Switch5' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_AccelRaw_SNA_Faild'
         *  Logic: '<S2739>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_AccelRaw_SNA_F_f))
        {
            /* Switch: '<S2739>/Switch5' incorporates:
             *  UnitDelay: '<S2739>/Unit Delay'
             */
            rtb_Switch5_n = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_e0n;
        }
        else
        {
            /* Switch: '<S2739>/Switch5' incorporates:
             *  DataStoreRead: '<S2737>/DataStore_VeSR1N_y_PIM_B_AccelRaw_FD5'
             */
            rtb_Switch5_n = SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_AccelRaw_FD5;
        }

        /* End of Switch: '<S2739>/Switch5' */

        /* Outport: '<Root>/VeSR1B_y_PIM_B_AccelRaw_FD5' incorporates:
         *  DataTypeConversion: '<S2737>/Data Type Conversion5'
         *  Switch: '<S2739>/Switch5'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_AccelRaw_FD5_Value(((float32)
            rtb_Switch5_n) - 32768.0F);

        /* Switch: '<S2764>/Switch5' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Failg'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  Logic: '<S2764>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild))
        {
            /* Switch: '<S2764>/Switch5' incorporates:
             *  UnitDelay: '<S2764>/Unit Delay'
             */
            rtb_Switch5_h3 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bk;
        }
        else
        {
            /* Switch: '<S2764>/Switch5' incorporates:
             *  DataStoreRead: '<S2737>/DataStore_VeSR1N_b_PIM_B_AccelRawV_FD5'
             */
            rtb_Switch5_h3 = SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_AccelRawV_FD5;
        }

        /* End of Switch: '<S2764>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_PIM_B_AccelRawV_FD5' incorporates:
         *  DataTypeConversion: '<S2737>/Data Type Conversion6'
         *  Switch: '<S2764>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_PIM_B_AccelRawV_FD5_Value(((sint32)
            rtb_Switch5_h3) != 0);

        /* Switch: '<S2741>/Switch5' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_CoolantTemp_SNA_Faild'
         *  Logic: '<S2741>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_CoolantTemp_SN_n))
        {
            /* Switch: '<S2741>/Switch5' incorporates:
             *  UnitDelay: '<S2741>/Unit Delay'
             */
            rtb_Switch5_k1 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l0;
        }
        else
        {
            /* Switch: '<S2741>/Switch5' incorporates:
             *  DataStoreRead: '<S2737>/DataStore_VeSR1N_T_PIM_B_CoolantTemp_FD5'
             */
            rtb_Switch5_k1 = SR1B_BLUEN_ac_DW.VeSR1N_T_PIM_B_CoolantTemp_FD5;
        }

        /* End of Switch: '<S2741>/Switch5' */

        /* Outport: '<Root>/VeSR1B_T_PIM_B_CoolantTemp_FD5' incorporates:
         *  DataTypeConversion: '<S2737>/Data Type Conversion7'
         *  Switch: '<S2741>/Switch5'
         */
        (void)Rte_Write_VeSR1B_T_PIM_B_CoolantTemp_FD5_Value((((float32)
            rtb_Switch5_k1) * 0.1F) - 40.0F);

        /* Switch: '<S2742>/Switch5' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_CpbltySpdDivVolt_SNA_Faild'
         *  Logic: '<S2742>/Logical Operator'
         */
        if (tmp || (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_CpbltySpdDivVo_g))
        {
            /* Switch: '<S2742>/Switch5' incorporates:
             *  UnitDelay: '<S2742>/Unit Delay'
             */
            rtb_Switch5_oa = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l;
        }
        else
        {
            /* Switch: '<S2742>/Switch5' incorporates:
             *  DataStoreRead: '<S2737>/DataStore_VeSR1N_n_PIMB_CpbtySpdDivVltFD5'
             */
            rtb_Switch5_oa = SR1B_BLUEN_ac_DW.VeSR1N_n_PIMB_CpbtySpdDivVltFD5;
        }

        /* End of Switch: '<S2742>/Switch5' */

        /* Outport: '<Root>/VeSR1B_n_PIMB_CpbtySpdDivVltFD5' incorporates:
         *  DataTypeConversion: '<S2737>/Data Type Conversion8'
         */
        (void)Rte_Write_VeSR1B_n_PIMB_CpbtySpdDivVltFD5_Value((float32)
            rtb_Switch5_oa);

        /* Switch: '<S2765>/Switch5' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Failg'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  Logic: '<S2765>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Failg) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild))
        {
            /* Switch: '<S2765>/Switch5' incorporates:
             *  UnitDelay: '<S2765>/Unit Delay'
             */
            rtb_Switch5_if = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_a0;
        }
        else
        {
            /* Switch: '<S2765>/Switch5' incorporates:
             *  DataStoreRead: '<S2737>/DataStore_VeSR1N_I_PIM_B_DC_Current_FD5'
             */
            rtb_Switch5_if = SR1B_BLUEN_ac_DW.VeSR1N_I_PIM_B_DC_Current_FD5;
        }

        /* End of Switch: '<S2765>/Switch5' */

        /* Outport: '<Root>/VeSR1B_I_PIM_B_DC_Current_FD5' incorporates:
         *  DataTypeConversion: '<S2737>/Data Type Conversion9'
         *  Switch: '<S2765>/Switch5'
         */
        (void)Rte_Write_VeSR1B_I_PIM_B_DC_Current_FD5_Value((((float32)
            rtb_Switch5_if) * 0.1F) - 1638.4F);

        /* Outport: '<Root>/VeSR1B_y_PIM_B_6SO_Status_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_6SO_Status_SNA_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_MC_Faild'
         *  Product: '<S2738>/Product'
         *  Product: '<S2738>/Product1'
         *  Product: '<S2738>/Product2'
         *  Product: '<S2738>/Product3'
         *  Product: '<S2738>/Product4'
         *  Sum: '<S2738>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_6SO_Status_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_6SO_Status_SNA_j ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_AccelRaw_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_AccelRaw_SNA_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_MC_Faild'
         *  Product: '<S2739>/Product'
         *  Product: '<S2739>/Product1'
         *  Product: '<S2739>/Product2'
         *  Product: '<S2739>/Product3'
         *  Product: '<S2739>/Product4'
         *  Sum: '<S2739>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_AccelRaw_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_AccelRaw_SNA_F_f ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIMB_MtrMinCpbtyTrqFD5_SigSts' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_MC_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_MtrMinCpbltyTrq_SNA_Faild'
         *  Product: '<S2740>/Product'
         *  Product: '<S2740>/Product1'
         *  Product: '<S2740>/Product2'
         *  Product: '<S2740>/Product3'
         *  Product: '<S2740>/Product4'
         *  Sum: '<S2740>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIMB_MtrMinCpbtyTrqFD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_MtrMinCpbltyTr_b ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_CoolantTemp_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_CoolantTemp_SNA_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_MC_Faild'
         *  Product: '<S2741>/Product'
         *  Product: '<S2741>/Product1'
         *  Product: '<S2741>/Product2'
         *  Product: '<S2741>/Product3'
         *  Product: '<S2741>/Product4'
         *  Sum: '<S2741>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_CoolantTemp_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_CoolantTemp_SN_n ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIMB_CpbtySpdDivVltFD5_SigSts' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_CpbltySpdDivVolt_SNA_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_MC_Faild'
         *  Product: '<S2742>/Product'
         *  Product: '<S2742>/Product1'
         *  Product: '<S2742>/Product2'
         *  Product: '<S2742>/Product3'
         *  Product: '<S2742>/Product4'
         *  Sum: '<S2742>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIMB_CpbtySpdDivVltFD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_CpbltySpdDivVo_g ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_DC_Voltage_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_DC_Voltage_SNA_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_MC_Faild'
         *  Product: '<S2743>/Product'
         *  Product: '<S2743>/Product1'
         *  Product: '<S2743>/Product2'
         *  Product: '<S2743>/Product3'
         *  Product: '<S2743>/Product4'
         *  Sum: '<S2743>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_DC_Voltage_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_DC_Voltage_SNA_n ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIMB_DeratngFactor_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_DeratingFactor_SNA_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_MC_Faild'
         *  Product: '<S2744>/Product'
         *  Product: '<S2744>/Product1'
         *  Product: '<S2744>/Product2'
         *  Product: '<S2744>/Product3'
         *  Product: '<S2744>/Product4'
         *  Sum: '<S2744>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIMB_DeratngFactor_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_DeratingFactor_j ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_MaxTorq_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_MC_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_MaxTorq_SNA_Faild'
         *  Product: '<S2745>/Product'
         *  Product: '<S2745>/Product1'
         *  Product: '<S2745>/Product2'
         *  Product: '<S2745>/Product3'
         *  Product: '<S2745>/Product4'
         *  Sum: '<S2745>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_MaxTorq_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_MaxTorq_SNA_Fa_f ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_MinTorq_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_MC_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_MinTorq_SNA_Faild'
         *  Product: '<S2746>/Product'
         *  Product: '<S2746>/Product1'
         *  Product: '<S2746>/Product2'
         *  Product: '<S2746>/Product3'
         *  Product: '<S2746>/Product4'
         *  Sum: '<S2746>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_MinTorq_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_MinTorq_SNA_Fa_o ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_MtrIndex_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_MC_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_MtrIndex_SNA_Faild'
         *  Product: '<S2747>/Product'
         *  Product: '<S2747>/Product1'
         *  Product: '<S2747>/Product2'
         *  Product: '<S2747>/Product3'
         *  Product: '<S2747>/Product4'
         *  Sum: '<S2747>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_MtrIndex_FD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_MtrIndex_SNA_F_m ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_PIMB_MtrMaxCpbtyTrqFD5_SigSts' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_MC_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_MtrMaxCpbltyTrq_SNA_Faild'
         *  Product: '<S2748>/Product'
         *  Product: '<S2748>/Product1'
         *  Product: '<S2748>/Product2'
         *  Product: '<S2748>/Product3'
         *  Product: '<S2748>/Product4'
         *  Sum: '<S2748>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIMB_MtrMaxCpbtyTrqFD5_SigSts_Value((uint8)
            ((((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Faild ? 1U :
                          0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_MC_Faild ? 1 : 0) * 2)))) +
               ((uint32)((sint32)((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4))))
              + ((uint32)((sint32)
                          ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_MtrMaxCpbltyTr_n ? 1
                            : 0) * 8)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) * 16)))));

        /* Outport: '<Root>/VeSR1B_y_Cntr_PIM_B_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_MC_Faild'
         *  Product: '<S2749>/Product'
         *  Product: '<S2749>/Product1'
         *  Product: '<S2749>/Product2'
         *  Product: '<S2749>/Product4'
         *  Sum: '<S2749>/Add'
         */
        (void)Rte_Write_VeSR1B_y_Cntr_PIM_B_FD5_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_MC_Faild ? 1
                                : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_MAC_PIM_B_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_MC_Faild'
         *  Product: '<S2750>/Product'
         *  Product: '<S2750>/Product1'
         *  Product: '<S2750>/Product2'
         *  Product: '<S2750>/Product4'
         *  Sum: '<S2750>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MAC_PIM_B_FD5_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_MC_Faild ? 1
                                : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIMB_HVCnctrOpnReq_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_MC_Faild'
         *  Product: '<S2751>/Product'
         *  Product: '<S2751>/Product1'
         *  Product: '<S2751>/Product2'
         *  Product: '<S2751>/Product4'
         *  Sum: '<S2751>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIMB_HVCnctrOpnReq_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_InterlockSts_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_MC_Faild'
         *  Product: '<S2752>/Product'
         *  Product: '<S2752>/Product1'
         *  Product: '<S2752>/Product2'
         *  Product: '<S2752>/Product4'
         *  Sum: '<S2752>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_InterlockSts_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_Invrtr_State_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_MC_Faild'
         *  Product: '<S2753>/Product'
         *  Product: '<S2753>/Product1'
         *  Product: '<S2753>/Product2'
         *  Product: '<S2753>/Product4'
         *  Sum: '<S2753>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_Invrtr_State_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_RPM_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_MC_Faild'
         *  Product: '<S2754>/Product'
         *  Product: '<S2754>/Product1'
         *  Product: '<S2754>/Product2'
         *  Product: '<S2754>/Product4'
         *  Sum: '<S2754>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_RPM_FD5_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_MC_Faild ? 1
                                : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_RPM_V_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_MC_Faild'
         *  Product: '<S2755>/Product'
         *  Product: '<S2755>/Product1'
         *  Product: '<S2755>/Product2'
         *  Product: '<S2755>/Product4'
         *  Sum: '<S2755>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_RPM_V_FD5_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_MC_Faild ? 1
                                : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_Spd_Lim_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_MC_Faild'
         *  Product: '<S2756>/Product'
         *  Product: '<S2756>/Product1'
         *  Product: '<S2756>/Product2'
         *  Product: '<S2756>/Product4'
         *  Sum: '<S2756>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_Spd_Lim_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_SPT_Stat_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_MC_Faild'
         *  Product: '<S2757>/Product'
         *  Product: '<S2757>/Product1'
         *  Product: '<S2757>/Product2'
         *  Product: '<S2757>/Product4'
         *  Sum: '<S2757>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_SPT_Stat_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIMB_TorqAchvdAEMD_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_MC_Faild'
         *  Product: '<S2758>/Product'
         *  Product: '<S2758>/Product1'
         *  Product: '<S2758>/Product2'
         *  Product: '<S2758>/Product4'
         *  Sum: '<S2758>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIMB_TorqAchvdAEMD_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIMB_TrqAchdAEMD_V_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_MC_Faild'
         *  Product: '<S2759>/Product'
         *  Product: '<S2759>/Product1'
         *  Product: '<S2759>/Product2'
         *  Product: '<S2759>/Product4'
         *  Sum: '<S2759>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIMB_TrqAchdAEMD_V_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_Torque_Achvd_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_MC_Faild'
         *  Product: '<S2760>/Product'
         *  Product: '<S2760>/Product1'
         *  Product: '<S2760>/Product2'
         *  Product: '<S2760>/Product4'
         *  Sum: '<S2760>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_Torque_Achvd_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_MC_PIM_B_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_MC_Faild'
         *  Product: '<S2761>/Product'
         *  Product: '<S2761>/Product1'
         *  Product: '<S2761>/Product2'
         *  Product: '<S2761>/Product4'
         *  Sum: '<S2761>/Add'
         */
        (void)Rte_Write_VeSR1B_y_MC_PIM_B_FD5_SigSts_Value((uint8)(((((uint32)
            (SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Faild ? 1U : 0U)) +
            ((uint32)((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_MC_Faild ? 1
                                : 0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_Trq_Achvd_V_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_MC_Faild'
         *  Product: '<S2762>/Product'
         *  Product: '<S2762>/Product1'
         *  Product: '<S2762>/Product2'
         *  Product: '<S2762>/Product4'
         *  Sum: '<S2762>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_Trq_Achvd_V_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_3PS_Pos_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_MC_Faild'
         *  Product: '<S2763>/Product'
         *  Product: '<S2763>/Product1'
         *  Product: '<S2763>/Product2'
         *  Product: '<S2763>/Product4'
         *  Sum: '<S2763>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_3PS_Pos_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_AccelRawV_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_MC_Faild'
         *  Product: '<S2764>/Product'
         *  Product: '<S2764>/Product1'
         *  Product: '<S2764>/Product2'
         *  Product: '<S2764>/Product4'
         *  Sum: '<S2764>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_AccelRawV_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_DC_Current_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_MC_Faild'
         *  Product: '<S2765>/Product'
         *  Product: '<S2765>/Product1'
         *  Product: '<S2765>/Product2'
         *  Product: '<S2765>/Product4'
         *  Sum: '<S2765>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_DC_Current_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_DC_Current_V_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_MC_Faild'
         *  Product: '<S2766>/Product'
         *  Product: '<S2766>/Product1'
         *  Product: '<S2766>/Product2'
         *  Product: '<S2766>/Product4'
         *  Sum: '<S2766>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_DC_Current_V_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_DC_Volt_V_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_MC_Faild'
         *  Product: '<S2767>/Product'
         *  Product: '<S2767>/Product1'
         *  Product: '<S2767>/Product2'
         *  Product: '<S2767>/Product4'
         *  Sum: '<S2767>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_DC_Volt_V_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_DerateReason_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_MC_Faild'
         *  Product: '<S2768>/Product'
         *  Product: '<S2768>/Product1'
         *  Product: '<S2768>/Product2'
         *  Product: '<S2768>/Product4'
         *  Sum: '<S2768>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_DerateReason_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Outport: '<Root>/VeSR1B_y_PIM_B_Dschrge_Sts_FD5_SigSts' incorporates:
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_CRC_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_E2E_Faild'
         *  DataStoreRead: '<S2737>/VeSR1N_b_PIM_B_FD5_MC_Faild'
         *  Product: '<S2769>/Product'
         *  Product: '<S2769>/Product1'
         *  Product: '<S2769>/Product2'
         *  Product: '<S2769>/Product4'
         *  Sum: '<S2769>/Add'
         */
        (void)Rte_Write_VeSR1B_y_PIM_B_Dschrge_Sts_FD5_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Faild ? 1U : 0U))
               + ((uint32)((sint32)
                           ((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_MC_Faild ? 1 :
                             0) * 2)))) + ((uint32)((sint32)
            ((rtb_TmpSignalConversionAtVeSR_i ? 1 : 0) * 4)))) + ((uint32)
            ((sint32)((SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild ? 1 : 0) *
                      16)))));

        /* Update for UnitDelay: '<S2750>/Unit Delay' incorporates:
         *  Switch: '<S2750>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE = rtb_Switch5;

        /* Update for UnitDelay: '<S2749>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nw = rtb_Switch5_o;

        /* Update for UnitDelay: '<S2766>/Unit Delay' incorporates:
         *  Switch: '<S2766>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pr0 = rtb_Switch5_l;

        /* Update for UnitDelay: '<S2767>/Unit Delay' incorporates:
         *  Switch: '<S2767>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_eqb = rtb_Switch5_h;

        /* Update for UnitDelay: '<S2743>/Unit Delay' incorporates:
         *  Switch: '<S2743>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_iz = rtb_Switch5_k;

        /* Update for UnitDelay: '<S2768>/Unit Delay' incorporates:
         *  Switch: '<S2768>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ip = rtb_Switch5_c;

        /* Update for UnitDelay: '<S2744>/Unit Delay' incorporates:
         *  Switch: '<S2744>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gnh = rtb_Switch5_m;

        /* Update for UnitDelay: '<S2769>/Unit Delay' incorporates:
         *  Switch: '<S2769>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_c4l = rtb_Switch5_g;

        /* Update for UnitDelay: '<S2751>/Unit Delay' incorporates:
         *  Switch: '<S2751>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_g5 = rtb_Switch5_d;

        /* Update for UnitDelay: '<S2752>/Unit Delay' incorporates:
         *  Switch: '<S2752>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nu = rtb_Switch5_a;

        /* Update for UnitDelay: '<S2753>/Unit Delay' incorporates:
         *  Switch: '<S2753>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_alp = rtb_Switch5_f;

        /* Update for UnitDelay: '<S2745>/Unit Delay' incorporates:
         *  Switch: '<S2745>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_it = rtb_Switch5_fd;

        /* Update for UnitDelay: '<S2761>/Unit Delay' incorporates:
         *  Switch: '<S2761>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_el = rtb_Switch5_f5;

        /* Update for UnitDelay: '<S2746>/Unit Delay' incorporates:
         *  Switch: '<S2746>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gv = rtb_Switch5_nd;

        /* Update for UnitDelay: '<S2747>/Unit Delay' incorporates:
         *  Switch: '<S2747>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ovs = rtb_Switch5_jl;

        /* Update for UnitDelay: '<S2748>/Unit Delay' incorporates:
         *  Switch: '<S2748>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_akb = rtb_Switch5_e;

        /* Update for UnitDelay: '<S2740>/Unit Delay' incorporates:
         *  Switch: '<S2740>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_az = rtb_Switch5_pb;

        /* Update for UnitDelay: '<S2754>/Unit Delay' incorporates:
         *  Switch: '<S2754>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f5f = rtb_Switch5_ho;

        /* Update for UnitDelay: '<S2755>/Unit Delay' incorporates:
         *  Switch: '<S2755>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_g0g = rtb_Switch5_kw;

        /* Update for UnitDelay: '<S2756>/Unit Delay' incorporates:
         *  Switch: '<S2756>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kg = rtb_Switch5_b;

        /* Update for UnitDelay: '<S2757>/Unit Delay' incorporates:
         *  Switch: '<S2757>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jf = rtb_Switch5_i;

        /* Update for UnitDelay: '<S2758>/Unit Delay' incorporates:
         *  Switch: '<S2758>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mh = rtb_Switch5_nb;

        /* Update for UnitDelay: '<S2759>/Unit Delay' incorporates:
         *  Switch: '<S2759>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_os = rtb_Switch5_pd;

        /* Update for UnitDelay: '<S2763>/Unit Delay' incorporates:
         *  Switch: '<S2763>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bg = rtb_Switch5_kd;

        /* Update for UnitDelay: '<S2760>/Unit Delay' incorporates:
         *  Switch: '<S2760>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ob = rtb_Switch5_dq;

        /* Update for UnitDelay: '<S2762>/Unit Delay' incorporates:
         *  Switch: '<S2762>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mo = rtb_Switch5_fp;

        /* Update for UnitDelay: '<S2738>/Unit Delay' incorporates:
         *  Switch: '<S2738>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ejx = rtb_Switch5_kp;

        /* Update for UnitDelay: '<S2739>/Unit Delay' incorporates:
         *  Switch: '<S2739>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_e0n = rtb_Switch5_n;

        /* Update for UnitDelay: '<S2764>/Unit Delay' incorporates:
         *  Switch: '<S2764>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bk = rtb_Switch5_h3;

        /* Update for UnitDelay: '<S2741>/Unit Delay' incorporates:
         *  Switch: '<S2741>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l0 = rtb_Switch5_k1;

        /* Update for UnitDelay: '<S2742>/Unit Delay' */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l = rtb_Switch5_oa;

        /* Update for UnitDelay: '<S2765>/Unit Delay' incorporates:
         *  Switch: '<S2765>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_a0 = rtb_Switch5_if;
    }

    /* End of Logic: '<S2717>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S2717>/PIM_B_FD5_Time' */

    /* Merge: '<S82>/SR1N_b_PIM_B_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2717>/VeSR1N_b_PIM_B_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_PIM_B_FD5_Time_VeSR1N_b_PIM_B_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_j);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_PIM_B_FD5_Pkt' */
}

/* Model step function for TID82 */
FUNC(void, SR1B_BLUEN_CODE) SR1B_RFHUB_FD_1_FD3_Time(void)
                                  /* Explicit Task: TESR1B_RFHUB_FD_1_FD3_Pkt */
{
    /* local block i/o variables */
    boolean rtb_VeSR1N_b_RFHUB_FD_1_FD3_New;
    uint8 rtb_Switch5;

    /* RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_RFHUB_FD_1_FD3_Pkt' incorporates:
     *  SubSystem: '<S83>/RFHUB_FD_1_FD3_Time'
     */
    /* SignalConversion generated from: '<S2772>/VeSR1N_b_MsgName_NewEvent_read' incorporates:
     *  Merge: '<S83>/SR1N_b_RFHUB_FD_1_FD3_NewEvent_merge'
     */
    rtb_VeSR1N_b_RFHUB_FD_1_FD3_New =
        Rte_IrvRead_SR1B_RFHUB_FD_1_FD3_Time_VeSR1N_b_RFHUB_FD_1_FD3_NewEvent_write_IRV
        ();

    /* Outputs for Enabled SubSystem: '<S2772>/RFHUB_FD_1_FD3_Time' incorporates:
     *  EnablePort: '<S2792>/Enable'
     */
    /* Logic: '<S2772>/Logical Operator1' incorporates:
     *  Constant: '<S2791>/Calib'
     */
    if (rtb_VeSR1N_b_RFHUB_FD_1_FD3_New && (KeSR1B_b_RFHUB_FD_1_FD3_Enbl))
    {
        /* Gain: '<S2792>/Gain2' incorporates:
         *  Constant: '<S2792>/Constant2'
         */
        SR1B_BLUEN_ac_B.Gain2 = false;

        /* Switch: '<S2793>/Switch5' incorporates:
         *  DataStoreRead: '<S2792>/VeSR1N_b_RFHUB_FD_1_FD3_CRC_Failg'
         *  DataStoreRead: '<S2792>/VeSR1N_b_RFHUB_FD_1_FD3_E2E_Faild'
         *  Logic: '<S2793>/Logical Operator'
         */
        if ((SR1B_BLUEN_ac_DW.VeSR1N_b_RFHUB_FD_1_FD3_CRC_Fai) ||
                (SR1B_BLUEN_ac_DW.VeSR1N_b_RFHUB_FD_1_FD3_E2E_Fai))
        {
            /* Switch: '<S2793>/Switch5' incorporates:
             *  UnitDelay: '<S2793>/Unit Delay'
             */
            rtb_Switch5 = SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_au;
        }
        else
        {
            /* Switch: '<S2793>/Switch5' incorporates:
             *  DataStoreRead: '<S2792>/VeSR1N_b_DriverEngineOffRequest'
             */
            rtb_Switch5 = SR1B_BLUEN_ac_DW.VeSR1N_b_DriverEngineOffRequest;
        }

        /* End of Switch: '<S2793>/Switch5' */

        /* Outport: '<Root>/VeSR1B_b_DriverEngineOffRequest' incorporates:
         *  DataTypeConversion: '<S2792>/Data Type Conversion1'
         *  Switch: '<S2793>/Switch5'
         */
        (void)Rte_Write_VeSR1B_b_DriverEngineOffRequest_Value(((sint32)
            rtb_Switch5) != 0);

        /* Outport: '<Root>/VeSR1B_y_DriverEngineOffRequest_SigSts' incorporates:
         *  DataStoreRead: '<S2792>/VeSR1N_b_RFHUB_FD_1_FD3_CRC_Faild'
         *  DataStoreRead: '<S2792>/VeSR1N_b_RFHUB_FD_1_FD3_E2E_Faild'
         *  DataStoreRead: '<S2792>/VeSR1N_b_RFHUB_FD_1_FD3_MC_Faild'
         *  Merge: '<S83>/SR1N_b_RFHUB_FD_1_FD3_MM_Faild_merge'
         *  Product: '<S2793>/Product'
         *  Product: '<S2793>/Product1'
         *  Product: '<S2793>/Product2'
         *  Product: '<S2793>/Product4'
         *  SignalConversion generated from: '<S2772>/VeSR1N_b_MsgName_MM_Faild_read'
         *  Sum: '<S2793>/Add'
         */
        (void)Rte_Write_VeSR1B_y_DriverEngineOffRequest_SigSts_Value((uint8)
            (((((uint32)(SR1B_BLUEN_ac_DW.VeSR1N_b_RFHUB_FD_1_FD3_CRC_F_h ? 1U :
                         0U)) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_RFHUB_FD_1_FD3_MC_Fail ? 1 : 0) * 2))))
              + ((uint32)((sint32)
                          ((Rte_IrvRead_SR1B_RFHUB_FD_1_FD3_Time_VeSR1N_b_RFHUB_FD_1_FD3_MM_Faild_write_IRV
                            () ? 1 : 0) * 4)))) + ((uint32)((sint32)
            ((SR1B_BLUEN_ac_DW.VeSR1N_b_RFHUB_FD_1_FD3_E2E_Fai ? 1 : 0) * 16)))));

        /* Update for UnitDelay: '<S2793>/Unit Delay' incorporates:
         *  Switch: '<S2793>/Switch5'
         */
        SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_au = rtb_Switch5;
    }

    /* End of Logic: '<S2772>/Logical Operator1' */
    /* End of Outputs for SubSystem: '<S2772>/RFHUB_FD_1_FD3_Time' */

    /* Merge: '<S83>/SR1N_b_RFHUB_FD_1_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2772>/VeSR1N_b_RFHUB_FD_1_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_RFHUB_FD_1_FD3_Time_VeSR1N_b_RFHUB_FD_1_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_RFHUB_FD_1_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_ADAS_FD_INFO2_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_ADAS_FD_INFO2_FD3_Pkt' incorporates:
     *  SubSystem: '<S1>/ADAS_FD_INFO2_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S84>/MM_FailgLogic' */
    /* Logic: '<S84>/Logical Operator' incorporates:
     *  Constant: '<S87>/Calib'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     *  SignalConversion generated from: '<S84>/VeSR1B_b_MM_Enbl_read'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_ADAS_FD_INFO2_FD3_Error_VeSR1B_b_MM_Enbl_write1_IRV())
         && (KeSR1B_b_ADAS_FD_INFO2_FD3_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic);

    /* End of Outputs for SubSystem: '<S84>/MM_FailgLogic' */

    /* Merge: '<S1>/SR1N_Cnt_ADAS_FD_INFO2_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S84>/VeSR1N_Cnt_ADAS_FD_INFO2_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_ADAS_FD_INFO2_FD3_Error_VeSR1N_Cnt_ADAS_FD_INFO2_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic.Gain1);

    /* Merge: '<S1>/SR1N_b_ADAS_FD_INFO2_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S84>/VeSR1N_b_ADAS_FD_INFO2_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_ADAS_FD_INFO2_FD3_Error_VeSR1N_b_ADAS_FD_INFO2_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic.Gain);

    /* Merge: '<S1>/SR1N_b_ADAS_FD_INFO2_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S84>/VeSR1N_b_ADAS_FD_INFO2_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_ADAS_FD_INFO2_FD3_Error_VeSR1N_b_ADAS_FD_INFO2_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_ADAS_FD_INFO2_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_ADAS_FD_INFO_C2_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_ADAS_FD_INFO_C2_FD3_Pkt' incorporates:
     *  SubSystem: '<S2>/ADAS_FD_INFO_C2_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S108>/MM_FailgLogic' */
    /* Logic: '<S108>/Logical Operator' incorporates:
     *  Constant: '<S111>/Calib'
     *  SignalConversion generated from: '<S108>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_ADAS_FD_INFO_C2_FD3_Error_VeSR1B_b_MM_Enbl_write1_IRV
          ()) && (KeSR1B_b_ADAS_FD_INFO_C2_FD3_Enbl),
         &SR1B_BLUEN_ac_B.MM_FailgLogic_f);

    /* End of Outputs for SubSystem: '<S108>/MM_FailgLogic' */

    /* Merge: '<S2>/SR1N_Cnt_ADAS_FD_INFO_C2_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S108>/VeSR1N_Cnt_ADAS_FD_INFO_C2_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_ADAS_FD_INFO_C2_FD3_Error_VeSR1N_Cnt_ADAS_FD_INFO_C2_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_f.Gain1);

    /* Merge: '<S2>/SR1N_b_ADAS_FD_INFO_C2_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S108>/VeSR1N_b_ADAS_FD_INFO_C2_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_ADAS_FD_INFO_C2_FD3_Error_VeSR1N_b_ADAS_FD_INFO_C2_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_f.Gain);

    /* Merge: '<S2>/SR1N_b_ADAS_FD_INFO_C2_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S108>/VeSR1N_b_ADAS_FD_INFO_C2_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_ADAS_FD_INFO_C2_FD3_Error_VeSR1N_b_ADAS_FD_INFO_C2_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_f.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_ADAS_FD_INFO_C2_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_ADAS_FD_INFO_FD14_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_ADAS_FD_INFO_FD14_Pkt' incorporates:
     *  SubSystem: '<S3>/ADAS_FD_INFO_FD14_Error'
     */
    /* Outputs for Enabled SubSystem: '<S132>/MM_FailgLogic' */
    /* Logic: '<S132>/Logical Operator' incorporates:
     *  Constant: '<S135>/Calib'
     *  SignalConversion generated from: '<S132>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_ADAS_FD_INFO_FD14_Error_VeSR1B_b_MM_Enbl_write1_IRV())
         && (KeSR1B_b_ADAS_FD_INFO_FD14_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_n);

    /* End of Outputs for SubSystem: '<S132>/MM_FailgLogic' */

    /* Merge: '<S3>/SR1N_Cnt_ADAS_FD_INFO_FD14_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S132>/VeSR1N_Cnt_ADAS_FD_INFO_FD14_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_ADAS_FD_INFO_FD14_Error_VeSR1N_Cnt_ADAS_FD_INFO_FD14_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_n.Gain1);

    /* Merge: '<S3>/SR1N_b_ADAS_FD_INFO_FD14_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S132>/VeSR1N_b_ADAS_FD_INFO_FD14_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_ADAS_FD_INFO_FD14_Error_VeSR1N_b_ADAS_FD_INFO_FD14_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_n.Gain);

    /* Merge: '<S3>/SR1N_b_ADAS_FD_INFO_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S132>/VeSR1N_b_ADAS_FD_INFO_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_ADAS_FD_INFO_FD14_Error_VeSR1N_b_ADAS_FD_INFO_FD14_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_n.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_ADAS_FD_INFO_FD14_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_ADAS_FD_INFO_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_ADAS_FD_INFO_FD3_Pkt' incorporates:
     *  SubSystem: '<S4>/ADAS_FD_INFO_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S159>/MM_FailgLogic' */
    /* Logic: '<S159>/Logical Operator' incorporates:
     *  Constant: '<S162>/Calib'
     *  SignalConversion generated from: '<S159>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_ADAS_FD_INFO_FD3_Error_VeSR1B_b_MM_Enbl_write1_IRV())
         && (KeSR1B_b_ADAS_FD_INFO_FD3_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_g);

    /* End of Outputs for SubSystem: '<S159>/MM_FailgLogic' */

    /* Merge: '<S4>/SR1N_Cnt_ADAS_FD_INFO_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S159>/VeSR1N_Cnt_ADAS_FD_INFO_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_ADAS_FD_INFO_FD3_Error_VeSR1N_Cnt_ADAS_FD_INFO_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_g.Gain1);

    /* Merge: '<S4>/SR1N_b_ADAS_FD_INFO_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S159>/VeSR1N_b_ADAS_FD_INFO_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_ADAS_FD_INFO_FD3_Error_VeSR1N_b_ADAS_FD_INFO_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_g.Gain);

    /* Merge: '<S4>/SR1N_b_ADAS_FD_INFO_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S159>/VeSR1N_b_ADAS_FD_INFO_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_ADAS_FD_INFO_FD3_Error_VeSR1N_b_ADAS_FD_INFO_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_g.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_ADAS_FD_INFO_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_AGSM_FD_2_FD11_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_AGSM_FD_2_FD11_Pkt' incorporates:
     *  SubSystem: '<S5>/AGSM_FD_2_FD11_Error'
     */
    /* Outputs for Enabled SubSystem: '<S183>/MM_FailgLogic' */
    /* Logic: '<S183>/Logical Operator' incorporates:
     *  Constant: '<S186>/Calib'
     *  SignalConversion generated from: '<S183>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_AGSM_FD_2_FD11_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_AGSM_FD_2_FD11_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_e);

    /* End of Outputs for SubSystem: '<S183>/MM_FailgLogic' */

    /* Merge: '<S5>/SR1N_Cnt_AGSM_FD_2_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S183>/VeSR1N_Cnt_AGSM_FD_2_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_AGSM_FD_2_FD11_Error_VeSR1N_Cnt_AGSM_FD_2_FD11_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_e.Gain1);

    /* Merge: '<S5>/SR1N_b_AGSM_FD_2_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S183>/VeSR1N_b_AGSM_FD_2_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_AGSM_FD_2_FD11_Error_VeSR1N_b_AGSM_FD_2_FD11_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_e.Gain);

    /* Merge: '<S5>/SR1N_b_AGSM_FD_2_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S183>/VeSR1N_b_AGSM_FD_2_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_AGSM_FD_2_FD11_Error_VeSR1N_b_AGSM_FD_2_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_e.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_AGSM_FD_2_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_AGSM_FD_2_FD16_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_AGSM_FD_2_FD16_Pkt' incorporates:
     *  SubSystem: '<S6>/AGSM_FD_2_FD16_Error'
     */
    /* Outputs for Enabled SubSystem: '<S207>/MM_FailgLogic' */
    /* Logic: '<S207>/Logical Operator' incorporates:
     *  Constant: '<S210>/Calib'
     *  SignalConversion generated from: '<S207>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_AGSM_FD_2_FD16_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_AGSM_FD_2_FD16_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_eh);

    /* End of Outputs for SubSystem: '<S207>/MM_FailgLogic' */

    /* Merge: '<S6>/SR1N_Cnt_AGSM_FD_2_FD16_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S207>/VeSR1N_Cnt_AGSM_FD_2_FD16_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_AGSM_FD_2_FD16_Error_VeSR1N_Cnt_AGSM_FD_2_FD16_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_eh.Gain1);

    /* Merge: '<S6>/SR1N_b_AGSM_FD_2_FD16_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S207>/VeSR1N_b_AGSM_FD_2_FD16_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_AGSM_FD_2_FD16_Error_VeSR1N_b_AGSM_FD_2_FD16_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_eh.Gain);

    /* Merge: '<S6>/SR1N_b_AGSM_FD_2_FD16_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S207>/VeSR1N_b_AGSM_FD_2_FD16_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_AGSM_FD_2_FD16_Error_VeSR1N_b_AGSM_FD_2_FD16_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_eh.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_AGSM_FD_2_FD16_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_AGSM_FD_2_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_AGSM_FD_2_FD3_Pkt' incorporates:
     *  SubSystem: '<S7>/AGSM_FD_2_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S234>/MM_FailgLogic' */
    /* Logic: '<S234>/Logical Operator' incorporates:
     *  Constant: '<S237>/Calib'
     *  SignalConversion generated from: '<S234>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_AGSM_FD_2_FD3_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_AGSM_FD_2_FD3_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_d);

    /* End of Outputs for SubSystem: '<S234>/MM_FailgLogic' */

    /* Merge: '<S7>/SR1N_Cnt_AGSM_FD_2_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S234>/VeSR1N_Cnt_AGSM_FD_2_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_AGSM_FD_2_FD3_Error_VeSR1N_Cnt_AGSM_FD_2_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_d.Gain1);

    /* Merge: '<S7>/SR1N_b_AGSM_FD_2_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S234>/VeSR1N_b_AGSM_FD_2_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_AGSM_FD_2_FD3_Error_VeSR1N_b_AGSM_FD_2_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_d.Gain);

    /* Merge: '<S7>/SR1N_b_AGSM_FD_2_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S234>/VeSR1N_b_AGSM_FD_2_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_AGSM_FD_2_FD3_Error_VeSR1N_b_AGSM_FD_2_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_d.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_AGSM_FD_2_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_APM_VDCM_FD11_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_APM_VDCM_FD11_Pkt' incorporates:
     *  SubSystem: '<S8>/APM_VDCM_FD11_Error'
     */
    /* Outputs for Enabled SubSystem: '<S261>/MM_FailgLogic' */
    /* Logic: '<S261>/Logical Operator' incorporates:
     *  Constant: '<S264>/Calib'
     *  SignalConversion generated from: '<S261>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_APM_VDCM_FD11_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_APM_VDCM_FD11_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_h);

    /* End of Outputs for SubSystem: '<S261>/MM_FailgLogic' */

    /* Merge: '<S8>/SR1N_Cnt_APM_VDCM_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S261>/VeSR1N_Cnt_APM_VDCM_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_APM_VDCM_FD11_Error_VeSR1N_Cnt_APM_VDCM_FD11_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_h.Gain1);

    /* Merge: '<S8>/SR1N_b_APM_VDCM_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S261>/VeSR1N_b_APM_VDCM_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_APM_VDCM_FD11_Error_VeSR1N_b_APM_VDCM_FD11_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_h.Gain);

    /* Merge: '<S8>/SR1N_b_APM_VDCM_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S261>/VeSR1N_b_APM_VDCM_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_APM_VDCM_FD11_Error_VeSR1N_b_APM_VDCM_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_h.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_APM_VDCM_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_APM_VDCM_FD5_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_APM_VDCM_FD5_Pkt' incorporates:
     *  SubSystem: '<S9>/APM_VDCM_FD5_Error'
     */
    /* Outputs for Enabled SubSystem: '<S309>/MM_FailgLogic' */
    /* Logic: '<S309>/Logical Operator' incorporates:
     *  Constant: '<S312>/Calib'
     *  SignalConversion generated from: '<S309>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_APM_VDCM_FD5_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_APM_VDCM_FD5_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_eu);

    /* End of Outputs for SubSystem: '<S309>/MM_FailgLogic' */

    /* Merge: '<S9>/SR1N_Cnt_APM_VDCM_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S309>/VeSR1N_Cnt_APM_VDCM_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_APM_VDCM_FD5_Error_VeSR1N_Cnt_APM_VDCM_FD5_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_eu.Gain1);

    /* Merge: '<S9>/SR1N_b_APM_VDCM_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S309>/VeSR1N_b_APM_VDCM_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_APM_VDCM_FD5_Error_VeSR1N_b_APM_VDCM_FD5_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_eu.Gain);

    /* Merge: '<S9>/SR1N_b_APM_VDCM_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S309>/VeSR1N_b_APM_VDCM_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_APM_VDCM_FD5_Error_VeSR1N_b_APM_VDCM_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_eu.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_APM_VDCM_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BATTERY_HV2_FD11_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BATTERY_HV2_FD11_Pkt' incorporates:
     *  SubSystem: '<S10>/BATTERY_HV2_FD11_Error'
     */
    /* Outputs for Enabled SubSystem: '<S357>/MM_FailgLogic' */
    /* Logic: '<S357>/Logical Operator' incorporates:
     *  Constant: '<S360>/Calib'
     *  SignalConversion generated from: '<S357>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_BATTERY_HV2_FD11_Error_VeSR1B_b_MM_Enbl_write1_IRV())
         && (KeSR1B_b_BATTERY_HV2_FD11_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_fi);

    /* End of Outputs for SubSystem: '<S357>/MM_FailgLogic' */

    /* Merge: '<S10>/SR1N_Cnt_BATTERY_HV2_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S357>/VeSR1N_Cnt_BATTERY_HV2_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV2_FD11_Error_VeSR1N_Cnt_BATTERY_HV2_FD11_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_fi.Gain1);

    /* Merge: '<S10>/SR1N_b_BATTERY_HV2_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S357>/VeSR1N_b_BATTERY_HV2_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV2_FD11_Error_VeSR1N_b_BATTERY_HV2_FD11_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_fi.Gain);

    /* Merge: '<S10>/SR1N_b_BATTERY_HV2_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S357>/VeSR1N_b_BATTERY_HV2_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV2_FD11_Error_VeSR1N_b_BATTERY_HV2_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_fi.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BATTERY_HV2_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BATTERY_HV2_FD5_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BATTERY_HV2_FD5_Pkt' incorporates:
     *  SubSystem: '<S11>/BATTERY_HV2_FD5_Error'
     */
    /* Outputs for Enabled SubSystem: '<S389>/MM_FailgLogic' */
    /* Logic: '<S389>/Logical Operator' incorporates:
     *  Constant: '<S392>/Calib'
     *  SignalConversion generated from: '<S389>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_BATTERY_HV2_FD5_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_BATTERY_HV2_FD5_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_nf);

    /* End of Outputs for SubSystem: '<S389>/MM_FailgLogic' */

    /* Merge: '<S11>/SR1N_Cnt_BATTERY_HV2_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S389>/VeSR1N_Cnt_BATTERY_HV2_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV2_FD5_Error_VeSR1N_Cnt_BATTERY_HV2_FD5_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_nf.Gain1);

    /* Merge: '<S11>/SR1N_b_BATTERY_HV2_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S389>/VeSR1N_b_BATTERY_HV2_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV2_FD5_Error_VeSR1N_b_BATTERY_HV2_FD5_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_nf.Gain);

    /* Merge: '<S11>/SR1N_b_BATTERY_HV2_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S389>/VeSR1N_b_BATTERY_HV2_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV2_FD5_Error_VeSR1N_b_BATTERY_HV2_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_nf.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BATTERY_HV2_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BATTERY_HV_FD11_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BATTERY_HV_FD11_Pkt' incorporates:
     *  SubSystem: '<S12>/BATTERY_HV_FD11_Error'
     */
    /* Outputs for Enabled SubSystem: '<S421>/MM_FailgLogic' */
    /* Logic: '<S421>/Logical Operator' incorporates:
     *  Constant: '<S424>/Calib'
     *  SignalConversion generated from: '<S421>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_BATTERY_HV_FD11_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_BATTERY_HV_FD11_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_l);

    /* End of Outputs for SubSystem: '<S421>/MM_FailgLogic' */

    /* Merge: '<S12>/SR1N_Cnt_BATTERY_HV_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S421>/VeSR1N_Cnt_BATTERY_HV_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_FD11_Error_VeSR1N_Cnt_BATTERY_HV_FD11_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_l.Gain1);

    /* Merge: '<S12>/SR1N_b_BATTERY_HV_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S421>/VeSR1N_b_BATTERY_HV_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_FD11_Error_VeSR1N_b_BATTERY_HV_FD11_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_l.Gain);

    /* Merge: '<S12>/SR1N_b_BATTERY_HV_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S421>/VeSR1N_b_BATTERY_HV_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_FD11_Error_VeSR1N_b_BATTERY_HV_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_l.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BATTERY_HV_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BATTERY_HV_FD5_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BATTERY_HV_FD5_Pkt' incorporates:
     *  SubSystem: '<S13>/BATTERY_HV_FD5_Error'
     */
    /* Outputs for Enabled SubSystem: '<S447>/MM_FailgLogic' */
    /* Logic: '<S447>/Logical Operator' incorporates:
     *  Constant: '<S450>/Calib'
     *  SignalConversion generated from: '<S447>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_BATTERY_HV_FD5_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_BATTERY_HV_FD5_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_b);

    /* End of Outputs for SubSystem: '<S447>/MM_FailgLogic' */

    /* Merge: '<S13>/SR1N_Cnt_BATTERY_HV_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S447>/VeSR1N_Cnt_BATTERY_HV_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_FD5_Error_VeSR1N_Cnt_BATTERY_HV_FD5_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_b.Gain1);

    /* Merge: '<S13>/SR1N_b_BATTERY_HV_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S447>/VeSR1N_b_BATTERY_HV_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_FD5_Error_VeSR1N_b_BATTERY_HV_FD5_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_b.Gain);

    /* Merge: '<S13>/SR1N_b_BATTERY_HV_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S447>/VeSR1N_b_BATTERY_HV_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_FD5_Error_VeSR1N_b_BATTERY_HV_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_b.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BATTERY_HV_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BATTERY_HV_POWERLIMITS_FD11_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BATTERY_HV_POWERLIMITS_FD11_Pkt' incorporates:
     *  SubSystem: '<S14>/BATTERY_HV_POWERLIMITS_FD11_Error'
     */
    /* Outputs for Enabled SubSystem: '<S473>/MM_FailgLogic' */
    /* Logic: '<S473>/Logical Operator' incorporates:
     *  Constant: '<S476>/Calib'
     *  SignalConversion generated from: '<S473>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_BATTERY_HV_POWERLIMITS_FD11_Error_VeSR1B_b_MM_Enbl_write1_IRV
          ()) && (KeSR1B_b_BATTERY_HV_POWERLIMITS_FD11_Enbl),
         &SR1B_BLUEN_ac_B.MM_FailgLogic_a);

    /* End of Outputs for SubSystem: '<S473>/MM_FailgLogic' */

    /* Merge: '<S14>/SR1N_Cnt_BATTERY_HV_POWERLIMITS_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S473>/VeSR1N_Cnt_BATTERY_HV_POWERLIMITS_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_POWERLIMITS_FD11_Error_VeSR1N_Cnt_BATTERY_HV_POWERLIMITS_FD11_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_a.Gain1);

    /* Merge: '<S14>/SR1N_b_BATTERY_HV_POWERLIMITS_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S473>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_POWERLIMITS_FD11_Error_VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_a.Gain);

    /* Merge: '<S14>/SR1N_b_BATTERY_HV_POWERLIMITS_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S473>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_POWERLIMITS_FD11_Error_VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_a.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BATTERY_HV_POWERLIMITS_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BATTERY_HV_POWERLIMITS_FD5_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BATTERY_HV_POWERLIMITS_FD5_Pkt' incorporates:
     *  SubSystem: '<S15>/BATTERY_HV_POWERLIMITS_FD5_Error'
     */
    /* Outputs for Enabled SubSystem: '<S512>/MM_FailgLogic' */
    /* Logic: '<S512>/Logical Operator' incorporates:
     *  Constant: '<S515>/Calib'
     *  SignalConversion generated from: '<S512>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_BATTERY_HV_POWERLIMITS_FD5_Error_VeSR1B_b_MM_Enbl_write1_IRV
          ()) && (KeSR1B_b_BATTERY_HV_POWERLIMITS_FD5_Enbl),
         &SR1B_BLUEN_ac_B.MM_FailgLogic_ba);

    /* End of Outputs for SubSystem: '<S512>/MM_FailgLogic' */

    /* Merge: '<S15>/SR1N_Cnt_BATTERY_HV_POWERLIMITS_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S512>/VeSR1N_Cnt_BATTERY_HV_POWERLIMITS_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_POWERLIMITS_FD5_Error_VeSR1N_Cnt_BATTERY_HV_POWERLIMITS_FD5_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ba.Gain1);

    /* Merge: '<S15>/SR1N_b_BATTERY_HV_POWERLIMITS_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S512>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_POWERLIMITS_FD5_Error_VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ba.Gain);

    /* Merge: '<S15>/SR1N_b_BATTERY_HV_POWERLIMITS_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S512>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_POWERLIMITS_FD5_Error_VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ba.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BATTERY_HV_POWERLIMITS_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BATTERY_HV_STATUS1_FD11_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BATTERY_HV_STATUS1_FD11_Pkt' incorporates:
     *  SubSystem: '<S16>/BATTERY_HV_STATUS1_FD11_Error'
     */
    /* Outputs for Enabled SubSystem: '<S551>/MM_FailgLogic' */
    /* Logic: '<S551>/Logical Operator' incorporates:
     *  Constant: '<S554>/Calib'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     *  SignalConversion generated from: '<S551>/VeSR1B_b_MM_Enbl_read'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_BATTERY_HV_STATUS1_FD11_Error_VeSR1B_b_MM_Enbl_write1_IRV
          ()) && (KeSR1B_b_BATTERY_HV_STATUS1_FD11_Enbl),
         &SR1B_BLUEN_ac_B.MM_FailgLogic_ft);

    /* End of Outputs for SubSystem: '<S551>/MM_FailgLogic' */

    /* Merge: '<S16>/SR1N_Cnt_BATTERY_HV_STATUS1_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S551>/VeSR1N_Cnt_BATTERY_HV_STATUS1_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_STATUS1_FD11_Error_VeSR1N_Cnt_BATTERY_HV_STATUS1_FD11_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ft.Gain1);

    /* Merge: '<S16>/SR1N_b_BATTERY_HV_STATUS1_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S551>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_STATUS1_FD11_Error_VeSR1N_b_BATTERY_HV_STATUS1_FD11_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ft.Gain);

    /* Merge: '<S16>/SR1N_b_BATTERY_HV_STATUS1_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S551>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_STATUS1_FD11_Error_VeSR1N_b_BATTERY_HV_STATUS1_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ft.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BATTERY_HV_STATUS1_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BATTERY_HV_STATUS1_FD5_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BATTERY_HV_STATUS1_FD5_Pkt' incorporates:
     *  SubSystem: '<S17>/BATTERY_HV_STATUS1_FD5_Error'
     */
    /* Outputs for Enabled SubSystem: '<S611>/MM_FailgLogic' */
    /* Logic: '<S611>/Logical Operator' incorporates:
     *  Constant: '<S614>/Calib'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     *  SignalConversion generated from: '<S611>/VeSR1B_b_MM_Enbl_read'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_BATTERY_HV_STATUS1_FD5_Error_VeSR1B_b_MM_Enbl_write1_IRV
          ()) && (KeSR1B_b_BATTERY_HV_STATUS1_FD5_Enbl),
         &SR1B_BLUEN_ac_B.MM_FailgLogic_m);

    /* End of Outputs for SubSystem: '<S611>/MM_FailgLogic' */

    /* Merge: '<S17>/SR1N_Cnt_BATTERY_HV_STATUS1_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S611>/VeSR1N_Cnt_BATTERY_HV_STATUS1_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_STATUS1_FD5_Error_VeSR1N_Cnt_BATTERY_HV_STATUS1_FD5_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_m.Gain1);

    /* Merge: '<S17>/SR1N_b_BATTERY_HV_STATUS1_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S611>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_STATUS1_FD5_Error_VeSR1N_b_BATTERY_HV_STATUS1_FD5_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_m.Gain);

    /* Merge: '<S17>/SR1N_b_BATTERY_HV_STATUS1_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S611>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_STATUS1_FD5_Error_VeSR1N_b_BATTERY_HV_STATUS1_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_m.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BATTERY_HV_STATUS1_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BATTERY_HV_VLIMITS_FD11_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BATTERY_HV_VLIMITS_FD11_Pkt' incorporates:
     *  SubSystem: '<S18>/BATTERY_HV_VLIMITS_FD11_Error'
     */
    /* Outputs for Enabled SubSystem: '<S671>/MM_FailgLogic' */
    /* Logic: '<S671>/Logical Operator' incorporates:
     *  Constant: '<S674>/Calib'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     *  SignalConversion generated from: '<S671>/VeSR1B_b_MM_Enbl_read'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_BATTERY_HV_VLIMITS_FD11_Error_VeSR1B_b_MM_Enbl_write1_IRV
          ()) && (KeSR1B_b_BATTERY_HV_VLIMITS_FD11_Enbl),
         &SR1B_BLUEN_ac_B.MM_FailgLogic_i);

    /* End of Outputs for SubSystem: '<S671>/MM_FailgLogic' */

    /* Merge: '<S18>/SR1N_Cnt_BATTERY_HV_VLIMITS_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S671>/VeSR1N_Cnt_BATTERY_HV_VLIMITS_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_VLIMITS_FD11_Error_VeSR1N_Cnt_BATTERY_HV_VLIMITS_FD11_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_i.Gain1);

    /* Merge: '<S18>/SR1N_b_BATTERY_HV_VLIMITS_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S671>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_VLIMITS_FD11_Error_VeSR1N_b_BATTERY_HV_VLIMITS_FD11_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_i.Gain);

    /* Merge: '<S18>/SR1N_b_BATTERY_HV_VLIMITS_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S671>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_VLIMITS_FD11_Error_VeSR1N_b_BATTERY_HV_VLIMITS_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_i.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BATTERY_HV_VLIMITS_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BATTERY_HV_VLIMITS_FD5_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BATTERY_HV_VLIMITS_FD5_Pkt' incorporates:
     *  SubSystem: '<S19>/BATTERY_HV_VLIMITS_FD5_Error'
     */
    /* Outputs for Enabled SubSystem: '<S709>/MM_FailgLogic' */
    /* Logic: '<S709>/Logical Operator' incorporates:
     *  Constant: '<S712>/Calib'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     *  SignalConversion generated from: '<S709>/VeSR1B_b_MM_Enbl_read'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_BATTERY_HV_VLIMITS_FD5_Error_VeSR1B_b_MM_Enbl_write1_IRV
          ()) && (KeSR1B_b_BATTERY_HV_VLIMITS_FD5_Enbl),
         &SR1B_BLUEN_ac_B.MM_FailgLogic_o);

    /* End of Outputs for SubSystem: '<S709>/MM_FailgLogic' */

    /* Merge: '<S19>/SR1N_Cnt_BATTERY_HV_VLIMITS_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S709>/VeSR1N_Cnt_BATTERY_HV_VLIMITS_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_VLIMITS_FD5_Error_VeSR1N_Cnt_BATTERY_HV_VLIMITS_FD5_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_o.Gain1);

    /* Merge: '<S19>/SR1N_b_BATTERY_HV_VLIMITS_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S709>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_VLIMITS_FD5_Error_VeSR1N_b_BATTERY_HV_VLIMITS_FD5_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_o.Gain);

    /* Merge: '<S19>/SR1N_b_BATTERY_HV_VLIMITS_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S709>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_VLIMITS_FD5_Error_VeSR1N_b_BATTERY_HV_VLIMITS_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_o.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BATTERY_HV_VLIMITS_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BCM_FD_10_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BCM_FD_10_FD3_Pkt' incorporates:
     *  SubSystem: '<S20>/BCM_FD_10_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S747>/MM_FailgLogic' */
    /* Logic: '<S747>/Logical Operator' incorporates:
     *  Constant: '<S750>/Calib'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     *  SignalConversion generated from: '<S747>/VeSR1B_b_MM_Enbl_read'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_BCM_FD_10_FD3_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_BCM_FD_10_FD3_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_ln);

    /* End of Outputs for SubSystem: '<S747>/MM_FailgLogic' */

    /* Merge: '<S20>/SR1N_Cnt_BCM_FD_10_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S747>/VeSR1N_Cnt_BCM_FD_10_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_10_FD3_Error_VeSR1N_Cnt_BCM_FD_10_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ln.Gain1);

    /* Merge: '<S20>/SR1N_b_BCM_FD_10_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S747>/VeSR1N_b_BCM_FD_10_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_10_FD3_Error_VeSR1N_b_BCM_FD_10_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ln.Gain);

    /* Merge: '<S20>/SR1N_b_BCM_FD_10_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S747>/VeSR1N_b_BCM_FD_10_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_10_FD3_Error_VeSR1N_b_BCM_FD_10_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ln.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BCM_FD_10_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BCM_FD_11_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BCM_FD_11_FD3_Pkt' incorporates:
     *  SubSystem: '<S21>/BCM_FD_11_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S774>/MM_FailgLogic' */
    /* Logic: '<S774>/Logical Operator' incorporates:
     *  Constant: '<S777>/Calib'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     *  SignalConversion generated from: '<S774>/VeSR1B_b_MM_Enbl_read'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_BCM_FD_11_FD3_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_BCM_FD_11_FD3_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_bl);

    /* End of Outputs for SubSystem: '<S774>/MM_FailgLogic' */

    /* Merge: '<S21>/SR1N_Cnt_BCM_FD_11_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S774>/VeSR1N_Cnt_BCM_FD_11_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_11_FD3_Error_VeSR1N_Cnt_BCM_FD_11_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_bl.Gain1);

    /* Merge: '<S21>/SR1N_b_BCM_FD_11_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S774>/VeSR1N_b_BCM_FD_11_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_11_FD3_Error_VeSR1N_b_BCM_FD_11_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_bl.Gain);

    /* Merge: '<S21>/SR1N_b_BCM_FD_11_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S774>/VeSR1N_b_BCM_FD_11_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_11_FD3_Error_VeSR1N_b_BCM_FD_11_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_bl.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BCM_FD_11_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BCM_FD_12_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BCM_FD_12_FD3_Pkt' incorporates:
     *  SubSystem: '<S22>/BCM_FD_12_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S798>/MM_FailgLogic' */
    /* Logic: '<S798>/Logical Operator' incorporates:
     *  Constant: '<S801>/Calib'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     *  SignalConversion generated from: '<S798>/VeSR1B_b_MM_Enbl_read'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_BCM_FD_12_FD3_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_BCM_FD_12_FD3_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_hh);

    /* End of Outputs for SubSystem: '<S798>/MM_FailgLogic' */

    /* Merge: '<S22>/SR1N_Cnt_BCM_FD_12_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S798>/VeSR1N_Cnt_BCM_FD_12_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_12_FD3_Error_VeSR1N_Cnt_BCM_FD_12_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_hh.Gain1);

    /* Merge: '<S22>/SR1N_b_BCM_FD_12_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S798>/VeSR1N_b_BCM_FD_12_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_12_FD3_Error_VeSR1N_b_BCM_FD_12_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_hh.Gain);

    /* Merge: '<S22>/SR1N_b_BCM_FD_12_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S798>/VeSR1N_b_BCM_FD_12_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_12_FD3_Error_VeSR1N_b_BCM_FD_12_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_hh.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BCM_FD_12_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BCM_FD_13_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BCM_FD_13_FD3_Pkt' incorporates:
     *  SubSystem: '<S23>/BCM_FD_13_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S823>/MM_FailgLogic' */
    /* Logic: '<S823>/Logical Operator' incorporates:
     *  Constant: '<S826>/Calib'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     *  SignalConversion generated from: '<S823>/VeSR1B_b_MM_Enbl_read'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_BCM_FD_13_FD3_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_BCM_FD_13_FD3_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_dd);

    /* End of Outputs for SubSystem: '<S823>/MM_FailgLogic' */

    /* Merge: '<S23>/SR1N_Cnt_BCM_FD_13_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S823>/VeSR1N_Cnt_BCM_FD_13_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_13_FD3_Error_VeSR1N_Cnt_BCM_FD_13_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_dd.Gain1);

    /* Merge: '<S23>/SR1N_b_BCM_FD_13_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S823>/VeSR1N_b_BCM_FD_13_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_13_FD3_Error_VeSR1N_b_BCM_FD_13_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_dd.Gain);

    /* Merge: '<S23>/SR1N_b_BCM_FD_13_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S823>/VeSR1N_b_BCM_FD_13_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_13_FD3_Error_VeSR1N_b_BCM_FD_13_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_dd.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BCM_FD_13_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BCM_FD_18_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BCM_FD_18_FD3_Pkt' incorporates:
     *  SubSystem: '<S24>/BCM_FD_18_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S855>/MM_FailgLogic' */
    /* Logic: '<S855>/Logical Operator' incorporates:
     *  Constant: '<S858>/Calib'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     *  SignalConversion generated from: '<S855>/VeSR1B_b_MM_Enbl_read'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_BCM_FD_18_FD3_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_BCM_FD_18_FD3_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_l1);

    /* End of Outputs for SubSystem: '<S855>/MM_FailgLogic' */

    /* Merge: '<S24>/SR1N_Cnt_BCM_FD_18_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S855>/VeSR1N_Cnt_BCM_FD_18_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_18_FD3_Error_VeSR1N_Cnt_BCM_FD_18_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_l1.Gain1);

    /* Merge: '<S24>/SR1N_b_BCM_FD_18_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S855>/VeSR1N_b_BCM_FD_18_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_18_FD3_Error_VeSR1N_b_BCM_FD_18_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_l1.Gain);

    /* Merge: '<S24>/SR1N_b_BCM_FD_18_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S855>/VeSR1N_b_BCM_FD_18_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_18_FD3_Error_VeSR1N_b_BCM_FD_18_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_l1.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BCM_FD_18_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BCM_FD_26_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BCM_FD_26_FD3_Pkt' incorporates:
     *  SubSystem: '<S25>/BCM_FD_26_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S881>/MM_FailgLogic' */
    /* Logic: '<S881>/Logical Operator' incorporates:
     *  Constant: '<S884>/Calib'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     *  SignalConversion generated from: '<S881>/VeSR1B_b_MM_Enbl_read'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_BCM_FD_26_FD3_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_BCM_FD_26_FD3_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_ml);

    /* End of Outputs for SubSystem: '<S881>/MM_FailgLogic' */

    /* Merge: '<S25>/SR1N_Cnt_BCM_FD_26_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S881>/VeSR1N_Cnt_BCM_FD_26_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_26_FD3_Error_VeSR1N_Cnt_BCM_FD_26_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ml.Gain1);

    /* Merge: '<S25>/SR1N_b_BCM_FD_26_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S881>/VeSR1N_b_BCM_FD_26_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_26_FD3_Error_VeSR1N_b_BCM_FD_26_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ml.Gain);

    /* Merge: '<S25>/SR1N_b_BCM_FD_26_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S881>/VeSR1N_b_BCM_FD_26_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_26_FD3_Error_VeSR1N_b_BCM_FD_26_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ml.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BCM_FD_26_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BCM_FD_2_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BCM_FD_2_FD3_Pkt' incorporates:
     *  SubSystem: '<S26>/BCM_FD_2_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S914>/MM_FailgLogic' */
    /* Logic: '<S914>/Logical Operator' incorporates:
     *  Constant: '<S917>/Calib'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     *  SignalConversion generated from: '<S914>/VeSR1B_b_MM_Enbl_read'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_BCM_FD_2_FD3_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_BCM_FD_2_FD3_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_ll);

    /* End of Outputs for SubSystem: '<S914>/MM_FailgLogic' */

    /* Merge: '<S26>/SR1N_Cnt_BCM_FD_2_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S914>/VeSR1N_Cnt_BCM_FD_2_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_2_FD3_Error_VeSR1N_Cnt_BCM_FD_2_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ll.Gain1);

    /* Merge: '<S26>/SR1N_b_BCM_FD_2_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S914>/VeSR1N_b_BCM_FD_2_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_2_FD3_Error_VeSR1N_b_BCM_FD_2_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ll.Gain);

    /* Merge: '<S26>/SR1N_b_BCM_FD_2_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S914>/VeSR1N_b_BCM_FD_2_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_2_FD3_Error_VeSR1N_b_BCM_FD_2_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ll.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BCM_FD_2_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BCM_FD_4_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BCM_FD_4_FD3_Pkt' incorporates:
     *  SubSystem: '<S27>/BCM_FD_4_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S942>/MM_FailgLogic' */
    /* Logic: '<S942>/Logical Operator' incorporates:
     *  Constant: '<S945>/Calib'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     *  SignalConversion generated from: '<S942>/VeSR1B_b_MM_Enbl_read'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_BCM_FD_4_FD3_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_BCM_FD_4_FD3_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_an);

    /* End of Outputs for SubSystem: '<S942>/MM_FailgLogic' */

    /* Merge: '<S27>/SR1N_Cnt_BCM_FD_4_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S942>/VeSR1N_Cnt_BCM_FD_4_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_4_FD3_Error_VeSR1N_Cnt_BCM_FD_4_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_an.Gain1);

    /* Merge: '<S27>/SR1N_b_BCM_FD_4_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S942>/VeSR1N_b_BCM_FD_4_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_4_FD3_Error_VeSR1N_b_BCM_FD_4_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_an.Gain);

    /* Merge: '<S27>/SR1N_b_BCM_FD_4_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S942>/VeSR1N_b_BCM_FD_4_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_4_FD3_Error_VeSR1N_b_BCM_FD_4_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_an.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BCM_FD_4_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BCM_FD_9_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BCM_FD_9_FD3_Pkt' incorporates:
     *  SubSystem: '<S28>/BCM_FD_9_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S980>/MM_FailgLogic' */
    /* Logic: '<S980>/Logical Operator' incorporates:
     *  Constant: '<S983>/Calib'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     *  SignalConversion generated from: '<S980>/VeSR1B_b_MM_Enbl_read'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_BCM_FD_9_FD3_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_BCM_FD_9_FD3_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_m1);

    /* End of Outputs for SubSystem: '<S980>/MM_FailgLogic' */

    /* Merge: '<S28>/SR1N_Cnt_BCM_FD_9_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S980>/VeSR1N_Cnt_BCM_FD_9_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_9_FD3_Error_VeSR1N_Cnt_BCM_FD_9_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_m1.Gain1);

    /* Merge: '<S28>/SR1N_b_BCM_FD_9_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S980>/VeSR1N_b_BCM_FD_9_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_9_FD3_Error_VeSR1N_b_BCM_FD_9_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_m1.Gain);

    /* Merge: '<S28>/SR1N_b_BCM_FD_9_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S980>/VeSR1N_b_BCM_FD_9_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_9_FD3_Error_VeSR1N_b_BCM_FD_9_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_m1.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BCM_FD_9_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BRAKE_FD_1_FD14_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BRAKE_FD_1_FD14_Pkt' incorporates:
     *  SubSystem: '<S29>/BRAKE_FD_1_FD14_Error'
     */
    /* Outputs for Enabled SubSystem: '<S1012>/MM_FailgLogic' */
    /* Logic: '<S1012>/Logical Operator' incorporates:
     *  Constant: '<S1015>/Calib'
     *  SignalConversion generated from: '<S1012>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_BRAKE_FD_1_FD14_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_BRAKE_FD_1_FD14_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_c);

    /* End of Outputs for SubSystem: '<S1012>/MM_FailgLogic' */

    /* Merge: '<S29>/SR1N_Cnt_BRAKE_FD_1_FD14_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1012>/VeSR1N_Cnt_BRAKE_FD_1_FD14_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_1_FD14_Error_VeSR1N_Cnt_BRAKE_FD_1_FD14_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_c.Gain1);

    /* Merge: '<S29>/SR1N_b_BRAKE_FD_1_FD14_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1012>/VeSR1N_b_BRAKE_FD_1_FD14_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_1_FD14_Error_VeSR1N_b_BRAKE_FD_1_FD14_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_c.Gain);

    /* Merge: '<S29>/SR1N_b_BRAKE_FD_1_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1012>/VeSR1N_b_BRAKE_FD_1_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_1_FD14_Error_VeSR1N_b_BRAKE_FD_1_FD14_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_c.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BRAKE_FD_1_FD14_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BRAKE_FD_1_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BRAKE_FD_1_FD3_Pkt' incorporates:
     *  SubSystem: '<S30>/BRAKE_FD_1_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S1040>/MM_FailgLogic' */
    /* Logic: '<S1040>/Logical Operator' incorporates:
     *  Constant: '<S1043>/Calib'
     *  SignalConversion generated from: '<S1040>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_BRAKE_FD_1_FD3_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_BRAKE_FD_1_FD3_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_h3);

    /* End of Outputs for SubSystem: '<S1040>/MM_FailgLogic' */

    /* Merge: '<S30>/SR1N_Cnt_BRAKE_FD_1_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1040>/VeSR1N_Cnt_BRAKE_FD_1_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_1_FD3_Error_VeSR1N_Cnt_BRAKE_FD_1_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_h3.Gain1);

    /* Merge: '<S30>/SR1N_b_BRAKE_FD_1_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1040>/VeSR1N_b_BRAKE_FD_1_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_1_FD3_Error_VeSR1N_b_BRAKE_FD_1_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_h3.Gain);

    /* Merge: '<S30>/SR1N_b_BRAKE_FD_1_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1040>/VeSR1N_b_BRAKE_FD_1_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_1_FD3_Error_VeSR1N_b_BRAKE_FD_1_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_h3.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BRAKE_FD_1_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BRAKE_FD_2_FD14_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BRAKE_FD_2_FD14_Pkt' incorporates:
     *  SubSystem: '<S31>/BRAKE_FD_2_FD14_Error'
     */
    /* Outputs for Enabled SubSystem: '<S1071>/MM_FailgLogic' */
    /* Logic: '<S1071>/Logical Operator' incorporates:
     *  Constant: '<S1074>/Calib'
     *  SignalConversion generated from: '<S1071>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_BRAKE_FD_2_FD14_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_BRAKE_FD_2_FD14_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_lr);

    /* End of Outputs for SubSystem: '<S1071>/MM_FailgLogic' */

    /* Merge: '<S31>/SR1N_Cnt_BRAKE_FD_2_FD14_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1071>/VeSR1N_Cnt_BRAKE_FD_2_FD14_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_2_FD14_Error_VeSR1N_Cnt_BRAKE_FD_2_FD14_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_lr.Gain1);

    /* Merge: '<S31>/SR1N_b_BRAKE_FD_2_FD14_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1071>/VeSR1N_b_BRAKE_FD_2_FD14_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_2_FD14_Error_VeSR1N_b_BRAKE_FD_2_FD14_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_lr.Gain);

    /* Merge: '<S31>/SR1N_b_BRAKE_FD_2_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1071>/VeSR1N_b_BRAKE_FD_2_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_2_FD14_Error_VeSR1N_b_BRAKE_FD_2_FD14_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_lr.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BRAKE_FD_2_FD14_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BRAKE_FD_2_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BRAKE_FD_2_FD3_Pkt' incorporates:
     *  SubSystem: '<S32>/BRAKE_FD_2_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S1100>/MM_FailgLogic' */
    /* Logic: '<S1100>/Logical Operator' incorporates:
     *  Constant: '<S1103>/Calib'
     *  SignalConversion generated from: '<S1100>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_BRAKE_FD_2_FD3_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_BRAKE_FD_2_FD3_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_nn);

    /* End of Outputs for SubSystem: '<S1100>/MM_FailgLogic' */

    /* Merge: '<S32>/SR1N_Cnt_BRAKE_FD_2_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1100>/VeSR1N_Cnt_BRAKE_FD_2_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_2_FD3_Error_VeSR1N_Cnt_BRAKE_FD_2_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_nn.Gain1);

    /* Merge: '<S32>/SR1N_b_BRAKE_FD_2_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1100>/VeSR1N_b_BRAKE_FD_2_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_2_FD3_Error_VeSR1N_b_BRAKE_FD_2_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_nn.Gain);

    /* Merge: '<S32>/SR1N_b_BRAKE_FD_2_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1100>/VeSR1N_b_BRAKE_FD_2_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_2_FD3_Error_VeSR1N_b_BRAKE_FD_2_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_nn.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BRAKE_FD_2_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BRAKE_FD_3_FD14_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BRAKE_FD_3_FD14_Pkt' incorporates:
     *  SubSystem: '<S33>/BRAKE_FD_3_FD14_Error'
     */
    /* Outputs for Enabled SubSystem: '<S1136>/MM_FailgLogic' */
    /* Logic: '<S1136>/Logical Operator' incorporates:
     *  Constant: '<S1139>/Calib'
     *  SignalConversion generated from: '<S1136>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_BRAKE_FD_3_FD14_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_BRAKE_FD_3_FD14_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_bj);

    /* End of Outputs for SubSystem: '<S1136>/MM_FailgLogic' */

    /* Merge: '<S33>/SR1N_Cnt_BRAKE_FD_3_FD14_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1136>/VeSR1N_Cnt_BRAKE_FD_3_FD14_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_3_FD14_Error_VeSR1N_Cnt_BRAKE_FD_3_FD14_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_bj.Gain1);

    /* Merge: '<S33>/SR1N_b_BRAKE_FD_3_FD14_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1136>/VeSR1N_b_BRAKE_FD_3_FD14_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_3_FD14_Error_VeSR1N_b_BRAKE_FD_3_FD14_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_bj.Gain);

    /* Merge: '<S33>/SR1N_b_BRAKE_FD_3_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1136>/VeSR1N_b_BRAKE_FD_3_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_3_FD14_Error_VeSR1N_b_BRAKE_FD_3_FD14_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_bj.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BRAKE_FD_3_FD14_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BRAKE_FD_3_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BRAKE_FD_3_FD3_Pkt' incorporates:
     *  SubSystem: '<S34>/BRAKE_FD_3_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S1178>/MM_FailgLogic' */
    /* Logic: '<S1178>/Logical Operator' incorporates:
     *  Constant: '<S1181>/Calib'
     *  SignalConversion generated from: '<S1178>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_BRAKE_FD_3_FD3_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_BRAKE_FD_3_FD3_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_cj);

    /* End of Outputs for SubSystem: '<S1178>/MM_FailgLogic' */

    /* Merge: '<S34>/SR1N_Cnt_BRAKE_FD_3_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1178>/VeSR1N_Cnt_BRAKE_FD_3_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_3_FD3_Error_VeSR1N_Cnt_BRAKE_FD_3_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_cj.Gain1);

    /* Merge: '<S34>/SR1N_b_BRAKE_FD_3_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1178>/VeSR1N_b_BRAKE_FD_3_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_3_FD3_Error_VeSR1N_b_BRAKE_FD_3_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_cj.Gain);

    /* Merge: '<S34>/SR1N_b_BRAKE_FD_3_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1178>/VeSR1N_b_BRAKE_FD_3_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_3_FD3_Error_VeSR1N_b_BRAKE_FD_3_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_cj.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BRAKE_FD_3_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BRAKE_FD_4_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BRAKE_FD_4_FD3_Pkt' incorporates:
     *  SubSystem: '<S35>/BRAKE_FD_4_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S1217>/MM_FailgLogic' */
    /* Logic: '<S1217>/Logical Operator' incorporates:
     *  Constant: '<S1220>/Calib'
     *  SignalConversion generated from: '<S1217>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_BRAKE_FD_4_FD3_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_BRAKE_FD_4_FD3_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_j);

    /* End of Outputs for SubSystem: '<S1217>/MM_FailgLogic' */

    /* Merge: '<S35>/SR1N_Cnt_BRAKE_FD_4_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1217>/VeSR1N_Cnt_BRAKE_FD_4_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_4_FD3_Error_VeSR1N_Cnt_BRAKE_FD_4_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_j.Gain1);

    /* Merge: '<S35>/SR1N_b_BRAKE_FD_4_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1217>/VeSR1N_b_BRAKE_FD_4_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_4_FD3_Error_VeSR1N_b_BRAKE_FD_4_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_j.Gain);

    /* Merge: '<S35>/SR1N_b_BRAKE_FD_4_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1217>/VeSR1N_b_BRAKE_FD_4_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_4_FD3_Error_VeSR1N_b_BRAKE_FD_4_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_j.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BRAKE_FD_4_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BRAKE_FD_5_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BRAKE_FD_5_FD3_Pkt' incorporates:
     *  SubSystem: '<S36>/BRAKE_FD_5_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S1244>/MM_FailgLogic' */
    /* Logic: '<S1244>/Logical Operator' incorporates:
     *  Constant: '<S1247>/Calib'
     *  SignalConversion generated from: '<S1244>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_BRAKE_FD_5_FD3_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_BRAKE_FD_5_FD3_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_li);

    /* End of Outputs for SubSystem: '<S1244>/MM_FailgLogic' */

    /* Merge: '<S36>/SR1N_Cnt_BRAKE_FD_5_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1244>/VeSR1N_Cnt_BRAKE_FD_5_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_5_FD3_Error_VeSR1N_Cnt_BRAKE_FD_5_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_li.Gain1);

    /* Merge: '<S36>/SR1N_b_BRAKE_FD_5_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1244>/VeSR1N_b_BRAKE_FD_5_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_5_FD3_Error_VeSR1N_b_BRAKE_FD_5_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_li.Gain);

    /* Merge: '<S36>/SR1N_b_BRAKE_FD_5_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1244>/VeSR1N_b_BRAKE_FD_5_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_5_FD3_Error_VeSR1N_b_BRAKE_FD_5_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_li.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BRAKE_FD_5_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BRAKE_FD_6_FD14_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BRAKE_FD_6_FD14_Pkt' incorporates:
     *  SubSystem: '<S37>/BRAKE_FD_6_FD14_Error'
     */
    /* Outputs for Enabled SubSystem: '<S1271>/MM_FailgLogic' */
    /* Logic: '<S1271>/Logical Operator' incorporates:
     *  Constant: '<S1274>/Calib'
     *  SignalConversion generated from: '<S1271>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_BRAKE_FD_6_FD14_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_BRAKE_FD_6_FD14_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_mn);

    /* End of Outputs for SubSystem: '<S1271>/MM_FailgLogic' */

    /* Merge: '<S37>/SR1N_Cnt_BRAKE_FD_6_FD14_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1271>/VeSR1N_Cnt_BRAKE_FD_6_FD14_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_6_FD14_Error_VeSR1N_Cnt_BRAKE_FD_6_FD14_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_mn.Gain1);

    /* Merge: '<S37>/SR1N_b_BRAKE_FD_6_FD14_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1271>/VeSR1N_b_BRAKE_FD_6_FD14_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_6_FD14_Error_VeSR1N_b_BRAKE_FD_6_FD14_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_mn.Gain);

    /* Merge: '<S37>/SR1N_b_BRAKE_FD_6_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1271>/VeSR1N_b_BRAKE_FD_6_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_6_FD14_Error_VeSR1N_b_BRAKE_FD_6_FD14_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_mn.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BRAKE_FD_6_FD14_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BRAKE_FD_6_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BRAKE_FD_6_FD3_Pkt' incorporates:
     *  SubSystem: '<S38>/BRAKE_FD_6_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S1307>/MM_FailgLogic' */
    /* Logic: '<S1307>/Logical Operator' incorporates:
     *  Constant: '<S1310>/Calib'
     *  SignalConversion generated from: '<S1307>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_BRAKE_FD_6_FD3_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_BRAKE_FD_6_FD3_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_bo);

    /* End of Outputs for SubSystem: '<S1307>/MM_FailgLogic' */

    /* Merge: '<S38>/SR1N_Cnt_BRAKE_FD_6_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1307>/VeSR1N_Cnt_BRAKE_FD_6_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_6_FD3_Error_VeSR1N_Cnt_BRAKE_FD_6_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_bo.Gain1);

    /* Merge: '<S38>/SR1N_b_BRAKE_FD_6_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1307>/VeSR1N_b_BRAKE_FD_6_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_6_FD3_Error_VeSR1N_b_BRAKE_FD_6_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_bo.Gain);

    /* Merge: '<S38>/SR1N_b_BRAKE_FD_6_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1307>/VeSR1N_b_BRAKE_FD_6_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_6_FD3_Error_VeSR1N_b_BRAKE_FD_6_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_bo.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BRAKE_FD_6_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BRAKE_FD_7_FD14_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BRAKE_FD_7_FD14_Pkt' incorporates:
     *  SubSystem: '<S39>/BRAKE_FD_7_FD14_Error'
     */
    /* Outputs for Enabled SubSystem: '<S1346>/MM_FailgLogic' */
    /* Logic: '<S1346>/Logical Operator' incorporates:
     *  Constant: '<S1349>/Calib'
     *  SignalConversion generated from: '<S1346>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_BRAKE_FD_7_FD14_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_BRAKE_FD_7_FD14_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_n3);

    /* End of Outputs for SubSystem: '<S1346>/MM_FailgLogic' */

    /* Merge: '<S39>/SR1N_Cnt_BRAKE_FD_7_FD14_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1346>/VeSR1N_Cnt_BRAKE_FD_7_FD14_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_7_FD14_Error_VeSR1N_Cnt_BRAKE_FD_7_FD14_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_n3.Gain1);

    /* Merge: '<S39>/SR1N_b_BRAKE_FD_7_FD14_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1346>/VeSR1N_b_BRAKE_FD_7_FD14_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_7_FD14_Error_VeSR1N_b_BRAKE_FD_7_FD14_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_n3.Gain);

    /* Merge: '<S39>/SR1N_b_BRAKE_FD_7_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1346>/VeSR1N_b_BRAKE_FD_7_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_7_FD14_Error_VeSR1N_b_BRAKE_FD_7_FD14_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_n3.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BRAKE_FD_7_FD14_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BRAKE_FD_7_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BRAKE_FD_7_FD3_Pkt' incorporates:
     *  SubSystem: '<S40>/BRAKE_FD_7_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S1372>/MM_FailgLogic' */
    /* Logic: '<S1372>/Logical Operator' incorporates:
     *  Constant: '<S1375>/Calib'
     *  SignalConversion generated from: '<S1372>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_BRAKE_FD_7_FD3_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_BRAKE_FD_7_FD3_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_lo);

    /* End of Outputs for SubSystem: '<S1372>/MM_FailgLogic' */

    /* Merge: '<S40>/SR1N_Cnt_BRAKE_FD_7_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1372>/VeSR1N_Cnt_BRAKE_FD_7_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_7_FD3_Error_VeSR1N_Cnt_BRAKE_FD_7_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_lo.Gain1);

    /* Merge: '<S40>/SR1N_b_BRAKE_FD_7_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1372>/VeSR1N_b_BRAKE_FD_7_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_7_FD3_Error_VeSR1N_b_BRAKE_FD_7_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_lo.Gain);

    /* Merge: '<S40>/SR1N_b_BRAKE_FD_7_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1372>/VeSR1N_b_BRAKE_FD_7_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_7_FD3_Error_VeSR1N_b_BRAKE_FD_7_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_lo.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_BRAKE_FD_7_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_DRIVETRAIN_FD_1_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_DRIVETRAIN_FD_1_FD3_Pkt' incorporates:
     *  SubSystem: '<S41>/DRIVETRAIN_FD_1_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S1399>/MM_FailgLogic' */
    /* Logic: '<S1399>/Logical Operator' incorporates:
     *  Constant: '<S1402>/Calib'
     *  SignalConversion generated from: '<S1399>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_DRIVETRAIN_FD_1_FD3_Error_VeSR1B_b_MM_Enbl_write1_IRV
          ()) && (KeSR1B_b_DRIVETRAIN_FD_1_FD3_Enbl),
         &SR1B_BLUEN_ac_B.MM_FailgLogic_e3);

    /* End of Outputs for SubSystem: '<S1399>/MM_FailgLogic' */

    /* Merge: '<S41>/SR1N_Cnt_DRIVETRAIN_FD_1_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1399>/VeSR1N_Cnt_DRIVETRAIN_FD_1_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_DRIVETRAIN_FD_1_FD3_Error_VeSR1N_Cnt_DRIVETRAIN_FD_1_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_e3.Gain1);

    /* Merge: '<S41>/SR1N_b_DRIVETRAIN_FD_1_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1399>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_DRIVETRAIN_FD_1_FD3_Error_VeSR1N_b_DRIVETRAIN_FD_1_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_e3.Gain);

    /* Merge: '<S41>/SR1N_b_DRIVETRAIN_FD_1_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1399>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_DRIVETRAIN_FD_1_FD3_Error_VeSR1N_b_DRIVETRAIN_FD_1_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_e3.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_DRIVETRAIN_FD_1_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_DRIVETRAIN_FD_3_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_DRIVETRAIN_FD_3_FD3_Pkt' incorporates:
     *  SubSystem: '<S42>/DRIVETRAIN_FD_3_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S1432>/MM_FailgLogic' */
    /* Logic: '<S1432>/Logical Operator' incorporates:
     *  Constant: '<S1435>/Calib'
     *  SignalConversion generated from: '<S1432>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_DRIVETRAIN_FD_3_FD3_Error_VeSR1B_b_MM_Enbl_write1_IRV
          ()) && (KeSR1B_b_DRIVETRAIN_FD_3_FD3_Enbl),
         &SR1B_BLUEN_ac_B.MM_FailgLogic_eb);

    /* End of Outputs for SubSystem: '<S1432>/MM_FailgLogic' */

    /* Merge: '<S42>/SR1N_Cnt_DRIVETRAIN_FD_3_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1432>/VeSR1N_Cnt_DRIVETRAIN_FD_3_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_DRIVETRAIN_FD_3_FD3_Error_VeSR1N_Cnt_DRIVETRAIN_FD_3_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_eb.Gain1);

    /* Merge: '<S42>/SR1N_b_DRIVETRAIN_FD_3_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1432>/VeSR1N_b_DRIVETRAIN_FD_3_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_DRIVETRAIN_FD_3_FD3_Error_VeSR1N_b_DRIVETRAIN_FD_3_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_eb.Gain);

    /* Merge: '<S42>/SR1N_b_DRIVETRAIN_FD_3_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1432>/VeSR1N_b_DRIVETRAIN_FD_3_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_DRIVETRAIN_FD_3_FD3_Error_VeSR1N_b_DRIVETRAIN_FD_3_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_eb.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_DRIVETRAIN_FD_3_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_ENGINE_FD_1_FD5_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_ENGINE_FD_1_FD5_Pkt' incorporates:
     *  SubSystem: '<S43>/ENGINE_FD_1_FD5_Error'
     */
    /* Outputs for Enabled SubSystem: '<S1456>/MM_FailgLogic' */
    /* Logic: '<S1456>/Logical Operator' incorporates:
     *  Constant: '<S1459>/Calib'
     *  SignalConversion generated from: '<S1456>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_ENGINE_FD_1_FD5_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_ENGINE_FD_1_FD5_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_ek);

    /* End of Outputs for SubSystem: '<S1456>/MM_FailgLogic' */

    /* Merge: '<S43>/SR1N_Cnt_ENGINE_FD_1_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1456>/VeSR1N_Cnt_ENGINE_FD_1_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_FD_1_FD5_Error_VeSR1N_Cnt_ENGINE_FD_1_FD5_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ek.Gain1);

    /* Merge: '<S43>/SR1N_b_ENGINE_FD_1_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1456>/VeSR1N_b_ENGINE_FD_1_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_FD_1_FD5_Error_VeSR1N_b_ENGINE_FD_1_FD5_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ek.Gain);

    /* Merge: '<S43>/SR1N_b_ENGINE_FD_1_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1456>/VeSR1N_b_ENGINE_FD_1_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_FD_1_FD5_Error_VeSR1N_b_ENGINE_FD_1_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ek.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_ENGINE_FD_1_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_ENGINE_FD_2_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_ENGINE_FD_2_FD3_Pkt' incorporates:
     *  SubSystem: '<S44>/ENGINE_FD_2_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S1481>/MM_FailgLogic' */
    /* Logic: '<S1481>/Logical Operator' incorporates:
     *  Constant: '<S1484>/Calib'
     *  SignalConversion generated from: '<S1481>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_ENGINE_FD_2_FD3_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_ENGINE_FD_2_FD3_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_lm);

    /* End of Outputs for SubSystem: '<S1481>/MM_FailgLogic' */

    /* Merge: '<S44>/SR1N_Cnt_ENGINE_FD_2_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1481>/VeSR1N_Cnt_ENGINE_FD_2_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_FD_2_FD3_Error_VeSR1N_Cnt_ENGINE_FD_2_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_lm.Gain1);

    /* Merge: '<S44>/SR1N_b_ENGINE_FD_2_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1481>/VeSR1N_b_ENGINE_FD_2_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_FD_2_FD3_Error_VeSR1N_b_ENGINE_FD_2_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_lm.Gain);

    /* Merge: '<S44>/SR1N_b_ENGINE_FD_2_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1481>/VeSR1N_b_ENGINE_FD_2_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_FD_2_FD3_Error_VeSR1N_b_ENGINE_FD_2_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_lm.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_ENGINE_FD_2_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_ENGINE_FD_2_FD5_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_ENGINE_FD_2_FD5_Pkt' incorporates:
     *  SubSystem: '<S45>/ENGINE_FD_2_FD5_Error'
     */
    /* Outputs for Enabled SubSystem: '<S1519>/MM_FailgLogic' */
    /* Logic: '<S1519>/Logical Operator' incorporates:
     *  Constant: '<S1522>/Calib'
     *  SignalConversion generated from: '<S1519>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_ENGINE_FD_2_FD5_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_ENGINE_FD_2_FD5_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_fa);

    /* End of Outputs for SubSystem: '<S1519>/MM_FailgLogic' */

    /* Merge: '<S45>/SR1N_Cnt_ENGINE_FD_2_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1519>/VeSR1N_Cnt_ENGINE_FD_2_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_FD_2_FD5_Error_VeSR1N_Cnt_ENGINE_FD_2_FD5_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_fa.Gain1);

    /* Merge: '<S45>/SR1N_b_ENGINE_FD_2_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1519>/VeSR1N_b_ENGINE_FD_2_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_FD_2_FD5_Error_VeSR1N_b_ENGINE_FD_2_FD5_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_fa.Gain);

    /* Merge: '<S45>/SR1N_b_ENGINE_FD_2_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1519>/VeSR1N_b_ENGINE_FD_2_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_FD_2_FD5_Error_VeSR1N_b_ENGINE_FD_2_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_fa.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_ENGINE_FD_2_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_ENGINE_HYBD_FD_1_FD11_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_ENGINE_HYBD_FD_1_FD11_Pkt' incorporates:
     *  SubSystem: '<S46>/ENGINE_HYBD_FD_1_FD11_Error'
     */
    /* Outputs for Enabled SubSystem: '<S1558>/MM_FailgLogic' */
    /* Logic: '<S1558>/Logical Operator' incorporates:
     *  Constant: '<S1561>/Calib'
     *  SignalConversion generated from: '<S1558>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_ENGINE_HYBD_FD_1_FD11_Error_VeSR1B_b_MM_Enbl_write1_IRV
          ()) && (KeSR1B_b_ENGINE_HYBD_FD_1_FD11_Enbl),
         &SR1B_BLUEN_ac_B.MM_FailgLogic_hb);

    /* End of Outputs for SubSystem: '<S1558>/MM_FailgLogic' */

    /* Merge: '<S46>/SR1N_Cnt_ENGINE_HYBD_FD_1_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1558>/VeSR1N_Cnt_ENGINE_HYBD_FD_1_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_HYBD_FD_1_FD11_Error_VeSR1N_Cnt_ENGINE_HYBD_FD_1_FD11_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_hb.Gain1);

    /* Merge: '<S46>/SR1N_b_ENGINE_HYBD_FD_1_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1558>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_HYBD_FD_1_FD11_Error_VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_hb.Gain);

    /* Merge: '<S46>/SR1N_b_ENGINE_HYBD_FD_1_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1558>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_HYBD_FD_1_FD11_Error_VeSR1N_b_ENGINE_HYBD_FD_1_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_hb.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_ENGINE_HYBD_FD_1_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_ENGINE_HYBD_FD_3_FD11_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_ENGINE_HYBD_FD_3_FD11_Pkt' incorporates:
     *  SubSystem: '<S47>/ENGINE_HYBD_FD_3_FD11_Error'
     */
    /* Outputs for Enabled SubSystem: '<S1623>/MM_FailgLogic' */
    /* Logic: '<S1623>/Logical Operator' incorporates:
     *  Constant: '<S1626>/Calib'
     *  SignalConversion generated from: '<S1623>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_ENGINE_HYBD_FD_3_FD11_Error_VeSR1B_b_MM_Enbl_write1_IRV
          ()) && (KeSR1B_b_ENGINE_HYBD_FD_3_FD11_Enbl),
         &SR1B_BLUEN_ac_B.MM_FailgLogic_ij);

    /* End of Outputs for SubSystem: '<S1623>/MM_FailgLogic' */

    /* Merge: '<S47>/SR1N_Cnt_ENGINE_HYBD_FD_3_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1623>/VeSR1N_Cnt_ENGINE_HYBD_FD_3_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_HYBD_FD_3_FD11_Error_VeSR1N_Cnt_ENGINE_HYBD_FD_3_FD11_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ij.Gain1);

    /* Merge: '<S47>/SR1N_b_ENGINE_HYBD_FD_3_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1623>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_HYBD_FD_3_FD11_Error_VeSR1N_b_ENGINE_HYBD_FD_3_FD11_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ij.Gain);

    /* Merge: '<S47>/SR1N_b_ENGINE_HYBD_FD_3_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1623>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_HYBD_FD_3_FD11_Error_VeSR1N_b_ENGINE_HYBD_FD_3_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ij.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_ENGINE_HYBD_FD_3_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_ENGINE_HYBD_FD_4_FD11_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_ENGINE_HYBD_FD_4_FD11_Pkt' incorporates:
     *  SubSystem: '<S48>/ENGINE_HYBD_FD_4_FD11_Error'
     */
    /* Outputs for Enabled SubSystem: '<S1656>/MM_FailgLogic' */
    /* Logic: '<S1656>/Logical Operator' incorporates:
     *  Constant: '<S1659>/Calib'
     *  SignalConversion generated from: '<S1656>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_ENGINE_HYBD_FD_4_FD11_Error_VeSR1B_b_MM_Enbl_write1_IRV
          ()) && (KeSR1B_b_ENGINE_HYBD_FD_4_FD11_Enbl),
         &SR1B_BLUEN_ac_B.MM_FailgLogic_ey);

    /* End of Outputs for SubSystem: '<S1656>/MM_FailgLogic' */

    /* Merge: '<S48>/SR1N_Cnt_ENGINE_HYBD_FD_4_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1656>/VeSR1N_Cnt_ENGINE_HYBD_FD_4_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_HYBD_FD_4_FD11_Error_VeSR1N_Cnt_ENGINE_HYBD_FD_4_FD11_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ey.Gain1);

    /* Merge: '<S48>/SR1N_b_ENGINE_HYBD_FD_4_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1656>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_HYBD_FD_4_FD11_Error_VeSR1N_b_ENGINE_HYBD_FD_4_FD11_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ey.Gain);

    /* Merge: '<S48>/SR1N_b_ENGINE_HYBD_FD_4_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1656>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_HYBD_FD_4_FD11_Error_VeSR1N_b_ENGINE_HYBD_FD_4_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ey.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_ENGINE_HYBD_FD_4_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_EPS_FD_1_FD14_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_EPS_FD_1_FD14_Pkt' incorporates:
     *  SubSystem: '<S49>/EPS_FD_1_FD14_Error'
     */
    /* Outputs for Enabled SubSystem: '<S1688>/MM_FailgLogic' */
    /* Logic: '<S1688>/Logical Operator' incorporates:
     *  Constant: '<S1691>/Calib'
     *  SignalConversion generated from: '<S1688>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_EPS_FD_1_FD14_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_EPS_FD_1_FD14_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_df);

    /* End of Outputs for SubSystem: '<S1688>/MM_FailgLogic' */

    /* Merge: '<S49>/SR1N_Cnt_EPS_FD_1_FD14_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1688>/VeSR1N_Cnt_EPS_FD_1_FD14_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_EPS_FD_1_FD14_Error_VeSR1N_Cnt_EPS_FD_1_FD14_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_df.Gain1);

    /* Merge: '<S49>/SR1N_b_EPS_FD_1_FD14_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1688>/VeSR1N_b_EPS_FD_1_FD14_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_EPS_FD_1_FD14_Error_VeSR1N_b_EPS_FD_1_FD14_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_df.Gain);

    /* Merge: '<S49>/SR1N_b_EPS_FD_1_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1688>/VeSR1N_b_EPS_FD_1_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_EPS_FD_1_FD14_Error_VeSR1N_b_EPS_FD_1_FD14_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_df.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_EPS_FD_1_FD14_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_FOTA_MASTER_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_FOTA_MASTER_FD3_Pkt' incorporates:
     *  SubSystem: '<S50>/FOTA_MASTER_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S1713>/MM_FailgLogic' */
    /* Logic: '<S1713>/Logical Operator' incorporates:
     *  Constant: '<S1716>/Calib'
     *  SignalConversion generated from: '<S1713>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_FOTA_MASTER_FD3_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_FOTA_MASTER_FD3_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_dc);

    /* End of Outputs for SubSystem: '<S1713>/MM_FailgLogic' */

    /* Merge: '<S50>/SR1N_Cnt_FOTA_MASTER_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1713>/VeSR1N_Cnt_FOTA_MASTER_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_FOTA_MASTER_FD3_Error_VeSR1N_Cnt_FOTA_MASTER_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_dc.Gain1);

    /* Merge: '<S50>/SR1N_b_FOTA_MASTER_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1713>/VeSR1N_b_FOTA_MASTER_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_FOTA_MASTER_FD3_Error_VeSR1N_b_FOTA_MASTER_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_dc.Gain);

    /* Merge: '<S50>/SR1N_b_FOTA_MASTER_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1713>/VeSR1N_b_FOTA_MASTER_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_FOTA_MASTER_FD3_Error_VeSR1N_b_FOTA_MASTER_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_dc.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_FOTA_MASTER_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_IBS3_DATA_1_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_IBS3_DATA_1_FD3_Pkt' incorporates:
     *  SubSystem: '<S52>/IBS3_DATA_1_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S1740>/MM_FailgLogic' */
    /* Logic: '<S1740>/Logical Operator' incorporates:
     *  Constant: '<S1743>/Calib'
     *  SignalConversion generated from: '<S1740>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_IBS3_DATA_1_FD3_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_IBS3_DATA_1_FD3_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_p);

    /* End of Outputs for SubSystem: '<S1740>/MM_FailgLogic' */

    /* Merge: '<S52>/SR1N_Cnt_IBS3_DATA_1_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1740>/VeSR1N_Cnt_IBS3_DATA_1_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_IBS3_DATA_1_FD3_Error_VeSR1N_Cnt_IBS3_DATA_1_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_p.Gain1);

    /* Merge: '<S52>/SR1N_b_IBS3_DATA_1_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1740>/VeSR1N_b_IBS3_DATA_1_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_IBS3_DATA_1_FD3_Error_VeSR1N_b_IBS3_DATA_1_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_p.Gain);

    /* Merge: '<S52>/SR1N_b_IBS3_DATA_1_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1740>/VeSR1N_b_IBS3_DATA_1_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_IBS3_DATA_1_FD3_Error_VeSR1N_b_IBS3_DATA_1_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_p.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_IBS3_DATA_1_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_IBS3_DATA_2_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_IBS3_DATA_2_FD3_Pkt' incorporates:
     *  SubSystem: '<S53>/IBS3_DATA_2_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S1771>/MM_FailgLogic' */
    /* Logic: '<S1771>/Logical Operator' incorporates:
     *  Constant: '<S1774>/Calib'
     *  SignalConversion generated from: '<S1771>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_IBS3_DATA_2_FD3_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_IBS3_DATA_2_FD3_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_h0);

    /* End of Outputs for SubSystem: '<S1771>/MM_FailgLogic' */

    /* Merge: '<S53>/SR1N_Cnt_IBS3_DATA_2_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1771>/VeSR1N_Cnt_IBS3_DATA_2_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_IBS3_DATA_2_FD3_Error_VeSR1N_Cnt_IBS3_DATA_2_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_h0.Gain1);

    /* Merge: '<S53>/SR1N_b_IBS3_DATA_2_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1771>/VeSR1N_b_IBS3_DATA_2_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_IBS3_DATA_2_FD3_Error_VeSR1N_b_IBS3_DATA_2_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_h0.Gain);

    /* Merge: '<S53>/SR1N_b_IBS3_DATA_2_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1771>/VeSR1N_b_IBS3_DATA_2_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_IBS3_DATA_2_FD3_Error_VeSR1N_b_IBS3_DATA_2_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_h0.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_IBS3_DATA_2_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_IMMO_CODE_RESPONSE_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_IMMO_CODE_RESPONSE_FD3_Pkt' incorporates:
     *  SubSystem: '<S54>/IMMO_CODE_RESPONSE_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S1813>/MM_FailgLogic' */
    /* Logic: '<S1813>/Logical Operator' incorporates:
     *  Constant: '<S1816>/Calib'
     *  SignalConversion generated from: '<S1813>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_IMMO_CODE_RESPONSE_FD3_Error_VeSR1B_b_MM_Enbl_write1_IRV
          ()) && (KeSR1B_b_IMMO_CODE_RESPONSE_FD3_Enbl),
         &SR1B_BLUEN_ac_B.MM_FailgLogic_lw);

    /* End of Outputs for SubSystem: '<S1813>/MM_FailgLogic' */

    /* Merge: '<S54>/SR1N_Cnt_IMMO_CODE_RESPONSE_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1813>/VeSR1N_Cnt_IMMO_CODE_RESPONSE_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_IMMO_CODE_RESPONSE_FD3_Error_VeSR1N_Cnt_IMMO_CODE_RESPONSE_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_lw.Gain1);

    /* Merge: '<S54>/SR1N_b_IMMO_CODE_RESPONSE_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1813>/VeSR1N_b_IMMO_CODE_RESPONSE_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_IMMO_CODE_RESPONSE_FD3_Error_VeSR1N_b_IMMO_CODE_RESPONSE_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_lw.Gain);

    /* Merge: '<S54>/SR1N_b_IMMO_CODE_RESPONSE_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1813>/VeSR1N_b_IMMO_CODE_RESPONSE_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_IMMO_CODE_RESPONSE_FD3_Error_VeSR1N_b_IMMO_CODE_RESPONSE_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_lw.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_IMMO_CODE_RESPONSE_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_IMPACT_INFO_FD14_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_IMPACT_INFO_FD14_Pkt' incorporates:
     *  SubSystem: '<S55>/IMPACT_INFO_FD14_Error'
     */
    /* Outputs for Enabled SubSystem: '<S1844>/MM_FailgLogic' */
    /* Logic: '<S1844>/Logical Operator' incorporates:
     *  Constant: '<S1847>/Calib'
     *  SignalConversion generated from: '<S1844>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_IMPACT_INFO_FD14_Error_VeSR1B_b_MM_Enbl_write1_IRV())
         && (KeSR1B_b_IMPACT_INFO_FD14_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_b3);

    /* End of Outputs for SubSystem: '<S1844>/MM_FailgLogic' */

    /* Merge: '<S55>/SR1N_Cnt_IMPACT_INFO_FD14_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1844>/VeSR1N_Cnt_IMPACT_INFO_FD14_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_IMPACT_INFO_FD14_Error_VeSR1N_Cnt_IMPACT_INFO_FD14_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_b3.Gain1);

    /* Merge: '<S55>/SR1N_b_IMPACT_INFO_FD14_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1844>/VeSR1N_b_IMPACT_INFO_FD14_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_IMPACT_INFO_FD14_Error_VeSR1N_b_IMPACT_INFO_FD14_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_b3.Gain);

    /* Merge: '<S55>/SR1N_b_IMPACT_INFO_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1844>/VeSR1N_b_IMPACT_INFO_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_IMPACT_INFO_FD14_Error_VeSR1N_b_IMPACT_INFO_FD14_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_b3.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_IMPACT_INFO_FD14_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_IMPACT_INFO_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_IMPACT_INFO_FD3_Pkt' incorporates:
     *  SubSystem: '<S56>/IMPACT_INFO_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S1869>/MM_FailgLogic' */
    /* Logic: '<S1869>/Logical Operator' incorporates:
     *  Constant: '<S1872>/Calib'
     *  SignalConversion generated from: '<S1869>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_IMPACT_INFO_FD3_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_IMPACT_INFO_FD3_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_k);

    /* End of Outputs for SubSystem: '<S1869>/MM_FailgLogic' */

    /* Merge: '<S56>/SR1N_Cnt_IMPACT_INFO_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1869>/VeSR1N_Cnt_IMPACT_INFO_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_IMPACT_INFO_FD3_Error_VeSR1N_Cnt_IMPACT_INFO_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_k.Gain1);

    /* Merge: '<S56>/SR1N_b_IMPACT_INFO_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1869>/VeSR1N_b_IMPACT_INFO_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_IMPACT_INFO_FD3_Error_VeSR1N_b_IMPACT_INFO_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_k.Gain);

    /* Merge: '<S56>/SR1N_b_IMPACT_INFO_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1869>/VeSR1N_b_IMPACT_INFO_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_IMPACT_INFO_FD3_Error_VeSR1N_b_IMPACT_INFO_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_k.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_IMPACT_INFO_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_IPC_FD_4_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_IPC_FD_4_FD3_Pkt' incorporates:
     *  SubSystem: '<S57>/IPC_FD_4_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S1894>/MM_FailgLogic' */
    /* Logic: '<S1894>/Logical Operator' incorporates:
     *  Constant: '<S1897>/Calib'
     *  SignalConversion generated from: '<S1894>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_IPC_FD_4_FD3_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_IPC_FD_4_FD3_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_aw);

    /* End of Outputs for SubSystem: '<S1894>/MM_FailgLogic' */

    /* Merge: '<S57>/SR1N_Cnt_IPC_FD_4_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1894>/VeSR1N_Cnt_IPC_FD_4_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_IPC_FD_4_FD3_Error_VeSR1N_Cnt_IPC_FD_4_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_aw.Gain1);

    /* Merge: '<S57>/SR1N_b_IPC_FD_4_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1894>/VeSR1N_b_IPC_FD_4_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_IPC_FD_4_FD3_Error_VeSR1N_b_IPC_FD_4_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_aw.Gain);

    /* Merge: '<S57>/SR1N_b_IPC_FD_4_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1894>/VeSR1N_b_IPC_FD_4_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_IPC_FD_4_FD3_Error_VeSR1N_b_IPC_FD_4_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_aw.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_IPC_FD_4_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_IPC_VEHICLE_SETUP_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_IPC_VEHICLE_SETUP_FD3_Pkt' incorporates:
     *  SubSystem: '<S58>/IPC_VEHICLE_SETUP_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S1918>/MM_FailgLogic' */
    /* Logic: '<S1918>/Logical Operator' incorporates:
     *  Constant: '<S1921>/Calib'
     *  SignalConversion generated from: '<S1918>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_IPC_VEHICLE_SETUP_FD3_Error_VeSR1B_b_MM_Enbl_write1_IRV
          ()) && (KeSR1B_b_IPC_VEHICLE_SETUP_FD3_Enbl),
         &SR1B_BLUEN_ac_B.MM_FailgLogic_d4);

    /* End of Outputs for SubSystem: '<S1918>/MM_FailgLogic' */

    /* Merge: '<S58>/SR1N_Cnt_IPC_VEHICLE_SETUP_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1918>/VeSR1N_Cnt_IPC_VEHICLE_SETUP_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_IPC_VEHICLE_SETUP_FD3_Error_VeSR1N_Cnt_IPC_VEHICLE_SETUP_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_d4.Gain1);

    /* Merge: '<S58>/SR1N_b_IPC_VEHICLE_SETUP_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1918>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_IPC_VEHICLE_SETUP_FD3_Error_VeSR1N_b_IPC_VEHICLE_SETUP_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_d4.Gain);

    /* Merge: '<S58>/SR1N_b_IPC_VEHICLE_SETUP_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1918>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_IPC_VEHICLE_SETUP_FD3_Error_VeSR1N_b_IPC_VEHICLE_SETUP_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_d4.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_IPC_VEHICLE_SETUP_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_MCPA_DATA2_FD11_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_MCPA_DATA2_FD11_Pkt' incorporates:
     *  SubSystem: '<S60>/MCPA_DATA2_FD11_Error'
     */
    /* Outputs for Enabled SubSystem: '<S1947>/MM_FailgLogic' */
    /* Logic: '<S1947>/Logical Operator' incorporates:
     *  Constant: '<S1950>/Calib'
     *  SignalConversion generated from: '<S1947>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_MCPA_DATA2_FD11_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_MCPA_DATA2_FD11_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_mq);

    /* End of Outputs for SubSystem: '<S1947>/MM_FailgLogic' */

    /* Merge: '<S60>/SR1N_Cnt_MCPA_DATA2_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1947>/VeSR1N_Cnt_MCPA_DATA2_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_MCPA_DATA2_FD11_Error_VeSR1N_Cnt_MCPA_DATA2_FD11_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_mq.Gain1);

    /* Merge: '<S60>/SR1N_b_MCPA_DATA2_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1947>/VeSR1N_b_MCPA_DATA2_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_MCPA_DATA2_FD11_Error_VeSR1N_b_MCPA_DATA2_FD11_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_mq.Gain);

    /* Merge: '<S60>/SR1N_b_MCPA_DATA2_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1947>/VeSR1N_b_MCPA_DATA2_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_MCPA_DATA2_FD11_Error_VeSR1N_b_MCPA_DATA2_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_mq.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_MCPA_DATA2_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_MCPA_DATA2_FD5_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_MCPA_DATA2_FD5_Pkt' incorporates:
     *  SubSystem: '<S61>/MCPA_DATA2_FD5_Error'
     */
    /* Outputs for Enabled SubSystem: '<S1978>/MM_FailgLogic' */
    /* Logic: '<S1978>/Logical Operator' incorporates:
     *  Constant: '<S1981>/Calib'
     *  SignalConversion generated from: '<S1978>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_MCPA_DATA2_FD5_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_MCPA_DATA2_FD5_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_ip);

    /* End of Outputs for SubSystem: '<S1978>/MM_FailgLogic' */

    /* Merge: '<S61>/SR1N_Cnt_MCPA_DATA2_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1978>/VeSR1N_Cnt_MCPA_DATA2_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_MCPA_DATA2_FD5_Error_VeSR1N_Cnt_MCPA_DATA2_FD5_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ip.Gain1);

    /* Merge: '<S61>/SR1N_b_MCPA_DATA2_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1978>/VeSR1N_b_MCPA_DATA2_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_MCPA_DATA2_FD5_Error_VeSR1N_b_MCPA_DATA2_FD5_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ip.Gain);

    /* Merge: '<S61>/SR1N_b_MCPA_DATA2_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1978>/VeSR1N_b_MCPA_DATA2_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_MCPA_DATA2_FD5_Error_VeSR1N_b_MCPA_DATA2_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ip.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_MCPA_DATA2_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_MCPA_DATA_FD11_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_MCPA_DATA_FD11_Pkt' incorporates:
     *  SubSystem: '<S62>/MCPA_DATA_FD11_Error'
     */
    /* Outputs for Enabled SubSystem: '<S2009>/MM_FailgLogic' */
    /* Logic: '<S2009>/Logical Operator' incorporates:
     *  Constant: '<S2012>/Calib'
     *  SignalConversion generated from: '<S2009>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_MCPA_DATA_FD11_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_MCPA_DATA_FD11_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_f4);

    /* End of Outputs for SubSystem: '<S2009>/MM_FailgLogic' */

    /* Merge: '<S62>/SR1N_Cnt_MCPA_DATA_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2009>/VeSR1N_Cnt_MCPA_DATA_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_MCPA_DATA_FD11_Error_VeSR1N_Cnt_MCPA_DATA_FD11_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_f4.Gain1);

    /* Merge: '<S62>/SR1N_b_MCPA_DATA_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2009>/VeSR1N_b_MCPA_DATA_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_MCPA_DATA_FD11_Error_VeSR1N_b_MCPA_DATA_FD11_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_f4.Gain);

    /* Merge: '<S62>/SR1N_b_MCPA_DATA_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2009>/VeSR1N_b_MCPA_DATA_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_MCPA_DATA_FD11_Error_VeSR1N_b_MCPA_DATA_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_f4.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_MCPA_DATA_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_MCPA_DATA_FD5_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_MCPA_DATA_FD5_Pkt' incorporates:
     *  SubSystem: '<S63>/MCPA_DATA_FD5_Error'
     */
    /* Outputs for Enabled SubSystem: '<S2034>/MM_FailgLogic' */
    /* Logic: '<S2034>/Logical Operator' incorporates:
     *  Constant: '<S2037>/Calib'
     *  SignalConversion generated from: '<S2034>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_MCPA_DATA_FD5_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_MCPA_DATA_FD5_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_ow);

    /* End of Outputs for SubSystem: '<S2034>/MM_FailgLogic' */

    /* Merge: '<S63>/SR1N_Cnt_MCPA_DATA_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2034>/VeSR1N_Cnt_MCPA_DATA_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_MCPA_DATA_FD5_Error_VeSR1N_Cnt_MCPA_DATA_FD5_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ow.Gain1);

    /* Merge: '<S63>/SR1N_b_MCPA_DATA_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2034>/VeSR1N_b_MCPA_DATA_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_MCPA_DATA_FD5_Error_VeSR1N_b_MCPA_DATA_FD5_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ow.Gain);

    /* Merge: '<S63>/SR1N_b_MCPA_DATA_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2034>/VeSR1N_b_MCPA_DATA_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_MCPA_DATA_FD5_Error_VeSR1N_b_MCPA_DATA_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ow.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_MCPA_DATA_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_MCPA_PROPULSION_FD16_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_MCPA_PROPULSION_FD16_Pkt' incorporates:
     *  SubSystem: '<S64>/MCPA_PROPULSION_FD16_Error'
     */
    /* Outputs for Enabled SubSystem: '<S2059>/MM_FailgLogic' */
    /* Logic: '<S2059>/Logical Operator' incorporates:
     *  Constant: '<S2062>/Calib'
     *  SignalConversion generated from: '<S2059>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_MCPA_PROPULSION_FD16_Error_VeSR1B_b_MM_Enbl_write1_IRV
          ()) && (KeSR1B_b_MCPA_PROPULSION_FD16_Enbl),
         &SR1B_BLUEN_ac_B.MM_FailgLogic_pe);

    /* End of Outputs for SubSystem: '<S2059>/MM_FailgLogic' */

    /* Merge: '<S64>/SR1N_Cnt_MCPA_PROPULSION_FD16_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2059>/VeSR1N_Cnt_MCPA_PROPULSION_FD16_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_MCPA_PROPULSION_FD16_Error_VeSR1N_Cnt_MCPA_PROPULSION_FD16_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_pe.Gain1);

    /* Merge: '<S64>/SR1N_b_MCPA_PROPULSION_FD16_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2059>/VeSR1N_b_MCPA_PROPULSION_FD16_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_MCPA_PROPULSION_FD16_Error_VeSR1N_b_MCPA_PROPULSION_FD16_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_pe.Gain);

    /* Merge: '<S64>/SR1N_b_MCPA_PROPULSION_FD16_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2059>/VeSR1N_b_MCPA_PROPULSION_FD16_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_MCPA_PROPULSION_FD16_Error_VeSR1N_b_MCPA_PROPULSION_FD16_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_pe.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_MCPA_PROPULSION_FD16_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_MCPB_DATA2_FD11_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_MCPB_DATA2_FD11_Pkt' incorporates:
     *  SubSystem: '<S65>/MCPB_DATA2_FD11_Error'
     */
    /* Outputs for Enabled SubSystem: '<S2108>/MM_FailgLogic' */
    /* Logic: '<S2108>/Logical Operator' incorporates:
     *  Constant: '<S2111>/Calib'
     *  SignalConversion generated from: '<S2108>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_MCPB_DATA2_FD11_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_MCPB_DATA2_FD11_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_gq);

    /* End of Outputs for SubSystem: '<S2108>/MM_FailgLogic' */

    /* Merge: '<S65>/SR1N_Cnt_MCPB_DATA2_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2108>/VeSR1N_Cnt_MCPB_DATA2_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_MCPB_DATA2_FD11_Error_VeSR1N_Cnt_MCPB_DATA2_FD11_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_gq.Gain1);

    /* Merge: '<S65>/SR1N_b_MCPB_DATA2_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2108>/VeSR1N_b_MCPB_DATA2_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_MCPB_DATA2_FD11_Error_VeSR1N_b_MCPB_DATA2_FD11_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_gq.Gain);

    /* Merge: '<S65>/SR1N_b_MCPB_DATA2_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2108>/VeSR1N_b_MCPB_DATA2_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_MCPB_DATA2_FD11_Error_VeSR1N_b_MCPB_DATA2_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_gq.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_MCPB_DATA2_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_MCPB_DATA2_FD5_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_MCPB_DATA2_FD5_Pkt' incorporates:
     *  SubSystem: '<S66>/MCPB_DATA2_FD5_Error'
     */
    /* Outputs for Enabled SubSystem: '<S2139>/MM_FailgLogic' */
    /* Logic: '<S2139>/Logical Operator' incorporates:
     *  Constant: '<S2142>/Calib'
     *  SignalConversion generated from: '<S2139>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_MCPB_DATA2_FD5_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_MCPB_DATA2_FD5_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_ftd);

    /* End of Outputs for SubSystem: '<S2139>/MM_FailgLogic' */

    /* Merge: '<S66>/SR1N_Cnt_MCPB_DATA2_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2139>/VeSR1N_Cnt_MCPB_DATA2_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_MCPB_DATA2_FD5_Error_VeSR1N_Cnt_MCPB_DATA2_FD5_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ftd.Gain1);

    /* Merge: '<S66>/SR1N_b_MCPB_DATA2_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2139>/VeSR1N_b_MCPB_DATA2_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_MCPB_DATA2_FD5_Error_VeSR1N_b_MCPB_DATA2_FD5_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ftd.Gain);

    /* Merge: '<S66>/SR1N_b_MCPB_DATA2_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2139>/VeSR1N_b_MCPB_DATA2_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_MCPB_DATA2_FD5_Error_VeSR1N_b_MCPB_DATA2_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ftd.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_MCPB_DATA2_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_MCPB_DATA_FD11_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_MCPB_DATA_FD11_Pkt' incorporates:
     *  SubSystem: '<S67>/MCPB_DATA_FD11_Error'
     */
    /* Outputs for Enabled SubSystem: '<S2170>/MM_FailgLogic' */
    /* Logic: '<S2170>/Logical Operator' incorporates:
     *  Constant: '<S2173>/Calib'
     *  SignalConversion generated from: '<S2170>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_MCPB_DATA_FD11_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_MCPB_DATA_FD11_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_gj);

    /* End of Outputs for SubSystem: '<S2170>/MM_FailgLogic' */

    /* Merge: '<S67>/SR1N_Cnt_MCPB_DATA_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2170>/VeSR1N_Cnt_MCPB_DATA_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_MCPB_DATA_FD11_Error_VeSR1N_Cnt_MCPB_DATA_FD11_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_gj.Gain1);

    /* Merge: '<S67>/SR1N_b_MCPB_DATA_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2170>/VeSR1N_b_MCPB_DATA_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_MCPB_DATA_FD11_Error_VeSR1N_b_MCPB_DATA_FD11_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_gj.Gain);

    /* Merge: '<S67>/SR1N_b_MCPB_DATA_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2170>/VeSR1N_b_MCPB_DATA_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_MCPB_DATA_FD11_Error_VeSR1N_b_MCPB_DATA_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_gj.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_MCPB_DATA_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_MCPB_DATA_FD5_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_MCPB_DATA_FD5_Pkt' incorporates:
     *  SubSystem: '<S68>/MCPB_DATA_FD5_Error'
     */
    /* Outputs for Enabled SubSystem: '<S2195>/MM_FailgLogic' */
    /* Logic: '<S2195>/Logical Operator' incorporates:
     *  Constant: '<S2198>/Calib'
     *  SignalConversion generated from: '<S2195>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_MCPB_DATA_FD5_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_MCPB_DATA_FD5_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_p5);

    /* End of Outputs for SubSystem: '<S2195>/MM_FailgLogic' */

    /* Merge: '<S68>/SR1N_Cnt_MCPB_DATA_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2195>/VeSR1N_Cnt_MCPB_DATA_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_MCPB_DATA_FD5_Error_VeSR1N_Cnt_MCPB_DATA_FD5_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_p5.Gain1);

    /* Merge: '<S68>/SR1N_b_MCPB_DATA_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2195>/VeSR1N_b_MCPB_DATA_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_MCPB_DATA_FD5_Error_VeSR1N_b_MCPB_DATA_FD5_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_p5.Gain);

    /* Merge: '<S68>/SR1N_b_MCPB_DATA_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2195>/VeSR1N_b_MCPB_DATA_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_MCPB_DATA_FD5_Error_VeSR1N_b_MCPB_DATA_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_p5.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_MCPB_DATA_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_MCPB_PROPULSION_FD16_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_MCPB_PROPULSION_FD16_Pkt' incorporates:
     *  SubSystem: '<S69>/MCPB_PROPULSION_FD16_Error'
     */
    /* Outputs for Enabled SubSystem: '<S2220>/MM_FailgLogic' */
    /* Logic: '<S2220>/Logical Operator' incorporates:
     *  Constant: '<S2223>/Calib'
     *  SignalConversion generated from: '<S2220>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_MCPB_PROPULSION_FD16_Error_VeSR1B_b_MM_Enbl_write1_IRV
          ()) && (KeSR1B_b_MCPB_PROPULSION_FD16_Enbl),
         &SR1B_BLUEN_ac_B.MM_FailgLogic_fw);

    /* End of Outputs for SubSystem: '<S2220>/MM_FailgLogic' */

    /* Merge: '<S69>/SR1N_Cnt_MCPB_PROPULSION_FD16_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2220>/VeSR1N_Cnt_MCPB_PROPULSION_FD16_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_MCPB_PROPULSION_FD16_Error_VeSR1N_Cnt_MCPB_PROPULSION_FD16_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_fw.Gain1);

    /* Merge: '<S69>/SR1N_b_MCPB_PROPULSION_FD16_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2220>/VeSR1N_b_MCPB_PROPULSION_FD16_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_MCPB_PROPULSION_FD16_Error_VeSR1N_b_MCPB_PROPULSION_FD16_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_fw.Gain);

    /* Merge: '<S69>/SR1N_b_MCPB_PROPULSION_FD16_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2220>/VeSR1N_b_MCPB_PROPULSION_FD16_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_MCPB_PROPULSION_FD16_Error_VeSR1N_b_MCPB_PROPULSION_FD16_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_fw.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_MCPB_PROPULSION_FD16_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_OBD_CONTENT_FRAME_FD11_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_OBD_CONTENT_FRAME_FD11_Pkt' incorporates:
     *  SubSystem: '<S70>/OBD_CONTENT_FRAME_FD11_Error'
     */
    /* Outputs for Enabled SubSystem: '<S2274>/MM_FailgLogic' */
    /* Logic: '<S2274>/Logical Operator' incorporates:
     *  Constant: '<S2277>/Calib'
     *  SignalConversion generated from: '<S2274>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_OBD_CONTENT_FRAME_FD11_Error_VeSR1B_b_MM_Enbl_write1_IRV
          ()) && (KeSR1B_b_OBD_CONTENT_FRAME_FD11_Enbl),
         &SR1B_BLUEN_ac_B.MM_FailgLogic_ju);

    /* End of Outputs for SubSystem: '<S2274>/MM_FailgLogic' */

    /* Merge: '<S70>/SR1N_Cnt_OBD_CONTENT_FRAME_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2274>/VeSR1N_Cnt_OBD_CONTENT_FRAME_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_OBD_CONTENT_FRAME_FD11_Error_VeSR1N_Cnt_OBD_CONTENT_FRAME_FD11_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ju.Gain1);

    /* Merge: '<S70>/SR1N_b_OBD_CONTENT_FRAME_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2274>/VeSR1N_b_OBD_CONTENT_FRAME_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_OBD_CONTENT_FRAME_FD11_Error_VeSR1N_b_OBD_CONTENT_FRAME_FD11_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ju.Gain);

    /* Merge: '<S70>/SR1N_b_OBD_CONTENT_FRAME_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2274>/VeSR1N_b_OBD_CONTENT_FRAME_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_OBD_CONTENT_FRAME_FD11_Error_VeSR1N_b_OBD_CONTENT_FRAME_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ju.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_OBD_CONTENT_FRAME_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_OBD_CONTENT_FRAME_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_OBD_CONTENT_FRAME_FD3_Pkt' incorporates:
     *  SubSystem: '<S71>/OBD_CONTENT_FRAME_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S2302>/MM_FailgLogic' */
    /* Logic: '<S2302>/Logical Operator' incorporates:
     *  Constant: '<S2305>/Calib'
     *  SignalConversion generated from: '<S2302>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_OBD_CONTENT_FRAME_FD3_Error_VeSR1B_b_MM_Enbl_write1_IRV
          ()) && (KeSR1B_b_OBD_CONTENT_FRAME_FD3_Enbl),
         &SR1B_BLUEN_ac_B.MM_FailgLogic_pi);

    /* End of Outputs for SubSystem: '<S2302>/MM_FailgLogic' */

    /* Merge: '<S71>/SR1N_Cnt_OBD_CONTENT_FRAME_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2302>/VeSR1N_Cnt_OBD_CONTENT_FRAME_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_OBD_CONTENT_FRAME_FD3_Error_VeSR1N_Cnt_OBD_CONTENT_FRAME_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_pi.Gain1);

    /* Merge: '<S71>/SR1N_b_OBD_CONTENT_FRAME_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2302>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_OBD_CONTENT_FRAME_FD3_Error_VeSR1N_b_OBD_CONTENT_FRAME_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_pi.Gain);

    /* Merge: '<S71>/SR1N_b_OBD_CONTENT_FRAME_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2302>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_OBD_CONTENT_FRAME_FD3_Error_VeSR1N_b_OBD_CONTENT_FRAME_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_pi.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_OBD_CONTENT_FRAME_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_ORC_FD_1_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_ORC_FD_1_FD3_Pkt' incorporates:
     *  SubSystem: '<S72>/ORC_FD_1_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S2332>/MM_FailgLogic' */
    /* Logic: '<S2332>/Logical Operator' incorporates:
     *  Constant: '<S2335>/Calib'
     *  SignalConversion generated from: '<S2332>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_ORC_FD_1_FD3_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_ORC_FD_1_FD3_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_ak);

    /* End of Outputs for SubSystem: '<S2332>/MM_FailgLogic' */

    /* Merge: '<S72>/SR1N_Cnt_ORC_FD_1_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2332>/VeSR1N_Cnt_ORC_FD_1_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_ORC_FD_1_FD3_Error_VeSR1N_Cnt_ORC_FD_1_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ak.Gain1);

    /* Merge: '<S72>/SR1N_b_ORC_FD_1_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2332>/VeSR1N_b_ORC_FD_1_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_ORC_FD_1_FD3_Error_VeSR1N_b_ORC_FD_1_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ak.Gain);

    /* Merge: '<S72>/SR1N_b_ORC_FD_1_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2332>/VeSR1N_b_ORC_FD_1_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_ORC_FD_1_FD3_Error_VeSR1N_b_ORC_FD_1_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ak.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_ORC_FD_1_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_ORC_FD_3_FD14_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_ORC_FD_3_FD14_Pkt' incorporates:
     *  SubSystem: '<S73>/ORC_FD_3_FD14_Error'
     */
    /* Outputs for Enabled SubSystem: '<S2357>/MM_FailgLogic' */
    /* Logic: '<S2357>/Logical Operator' incorporates:
     *  Constant: '<S2360>/Calib'
     *  SignalConversion generated from: '<S2357>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_ORC_FD_3_FD14_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_ORC_FD_3_FD14_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_l2);

    /* End of Outputs for SubSystem: '<S2357>/MM_FailgLogic' */

    /* Merge: '<S73>/SR1N_Cnt_ORC_FD_3_FD14_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2357>/VeSR1N_Cnt_ORC_FD_3_FD14_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_ORC_FD_3_FD14_Error_VeSR1N_Cnt_ORC_FD_3_FD14_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_l2.Gain1);

    /* Merge: '<S73>/SR1N_b_ORC_FD_3_FD14_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2357>/VeSR1N_b_ORC_FD_3_FD14_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_ORC_FD_3_FD14_Error_VeSR1N_b_ORC_FD_3_FD14_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_l2.Gain);

    /* Merge: '<S73>/SR1N_b_ORC_FD_3_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2357>/VeSR1N_b_ORC_FD_3_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_ORC_FD_3_FD14_Error_VeSR1N_b_ORC_FD_3_FD14_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_l2.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_ORC_FD_3_FD14_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_PARK_DATA_FD11_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_PARK_DATA_FD11_Pkt' incorporates:
     *  SubSystem: '<S74>/PARK_DATA_FD11_Error'
     */
    /* Outputs for Enabled SubSystem: '<S2386>/MM_FailgLogic' */
    /* Logic: '<S2386>/Logical Operator' incorporates:
     *  Constant: '<S2389>/Calib'
     *  SignalConversion generated from: '<S2386>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_PARK_DATA_FD11_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_PARK_DATA_FD11_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_o5);

    /* End of Outputs for SubSystem: '<S2386>/MM_FailgLogic' */

    /* Merge: '<S74>/SR1N_Cnt_PARK_DATA_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2386>/VeSR1N_Cnt_PARK_DATA_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_PARK_DATA_FD11_Error_VeSR1N_Cnt_PARK_DATA_FD11_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_o5.Gain1);

    /* Merge: '<S74>/SR1N_b_PARK_DATA_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2386>/VeSR1N_b_PARK_DATA_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_PARK_DATA_FD11_Error_VeSR1N_b_PARK_DATA_FD11_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_o5.Gain);

    /* Merge: '<S74>/SR1N_b_PARK_DATA_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2386>/VeSR1N_b_PARK_DATA_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_PARK_DATA_FD11_Error_VeSR1N_b_PARK_DATA_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_o5.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_PARK_DATA_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_PARK_DATA_FD16_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_PARK_DATA_FD16_Pkt' incorporates:
     *  SubSystem: '<S75>/PARK_DATA_FD16_Error'
     */
    /* Outputs for Enabled SubSystem: '<S2413>/MM_FailgLogic' */
    /* Logic: '<S2413>/Logical Operator' incorporates:
     *  Constant: '<S2416>/Calib'
     *  SignalConversion generated from: '<S2413>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_PARK_DATA_FD16_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_PARK_DATA_FD16_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_jr);

    /* End of Outputs for SubSystem: '<S2413>/MM_FailgLogic' */

    /* Merge: '<S75>/SR1N_Cnt_PARK_DATA_FD16_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2413>/VeSR1N_Cnt_PARK_DATA_FD16_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_PARK_DATA_FD16_Error_VeSR1N_Cnt_PARK_DATA_FD16_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_jr.Gain1);

    /* Merge: '<S75>/SR1N_b_PARK_DATA_FD16_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2413>/VeSR1N_b_PARK_DATA_FD16_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_PARK_DATA_FD16_Error_VeSR1N_b_PARK_DATA_FD16_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_jr.Gain);

    /* Merge: '<S75>/SR1N_b_PARK_DATA_FD16_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2413>/VeSR1N_b_PARK_DATA_FD16_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_PARK_DATA_FD16_Error_VeSR1N_b_PARK_DATA_FD16_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_jr.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_PARK_DATA_FD16_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_PARK_DATA_FD5_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_PARK_DATA_FD5_Pkt' incorporates:
     *  SubSystem: '<S76>/PARK_DATA_FD5_Error'
     */
    /* Outputs for Enabled SubSystem: '<S2437>/MM_FailgLogic' */
    /* Logic: '<S2437>/Logical Operator' incorporates:
     *  Constant: '<S2440>/Calib'
     *  SignalConversion generated from: '<S2437>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_PARK_DATA_FD5_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_PARK_DATA_FD5_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_cp);

    /* End of Outputs for SubSystem: '<S2437>/MM_FailgLogic' */

    /* Merge: '<S76>/SR1N_Cnt_PARK_DATA_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2437>/VeSR1N_Cnt_PARK_DATA_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_PARK_DATA_FD5_Error_VeSR1N_Cnt_PARK_DATA_FD5_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_cp.Gain1);

    /* Merge: '<S76>/SR1N_b_PARK_DATA_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2437>/VeSR1N_b_PARK_DATA_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_PARK_DATA_FD5_Error_VeSR1N_b_PARK_DATA_FD5_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_cp.Gain);

    /* Merge: '<S76>/SR1N_b_PARK_DATA_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2437>/VeSR1N_b_PARK_DATA_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_PARK_DATA_FD5_Error_VeSR1N_b_PARK_DATA_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_cp.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_PARK_DATA_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_PCU_FD_1_FD11_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_PCU_FD_1_FD11_Pkt' incorporates:
     *  SubSystem: '<S77>/PCU_FD_1_FD11_Error'
     */
    /* Outputs for Enabled SubSystem: '<S2464>/MM_FailgLogic' */
    /* Logic: '<S2464>/Logical Operator' incorporates:
     *  Constant: '<S2467>/Calib'
     *  SignalConversion generated from: '<S2464>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_PCU_FD_1_FD11_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_PCU_FD_1_FD11_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_piu);

    /* End of Outputs for SubSystem: '<S2464>/MM_FailgLogic' */

    /* Merge: '<S77>/SR1N_Cnt_PCU_FD_1_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2464>/VeSR1N_Cnt_PCU_FD_1_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_PCU_FD_1_FD11_Error_VeSR1N_Cnt_PCU_FD_1_FD11_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_piu.Gain1);

    /* Merge: '<S77>/SR1N_b_PCU_FD_1_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2464>/VeSR1N_b_PCU_FD_1_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_PCU_FD_1_FD11_Error_VeSR1N_b_PCU_FD_1_FD11_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_piu.Gain);

    /* Merge: '<S77>/SR1N_b_PCU_FD_1_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2464>/VeSR1N_b_PCU_FD_1_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_PCU_FD_1_FD11_Error_VeSR1N_b_PCU_FD_1_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_piu.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_PCU_FD_1_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_PCU_FD_1_FD5_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_PCU_FD_1_FD5_Pkt' incorporates:
     *  SubSystem: '<S78>/PCU_FD_1_FD5_Error'
     */
    /* Outputs for Enabled SubSystem: '<S2507>/MM_FailgLogic' */
    /* Logic: '<S2507>/Logical Operator' incorporates:
     *  Constant: '<S2510>/Calib'
     *  SignalConversion generated from: '<S2507>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_PCU_FD_1_FD5_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_PCU_FD_1_FD5_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_ay);

    /* End of Outputs for SubSystem: '<S2507>/MM_FailgLogic' */

    /* Merge: '<S78>/SR1N_Cnt_PCU_FD_1_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2507>/VeSR1N_Cnt_PCU_FD_1_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_PCU_FD_1_FD5_Error_VeSR1N_Cnt_PCU_FD_1_FD5_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ay.Gain1);

    /* Merge: '<S78>/SR1N_b_PCU_FD_1_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2507>/VeSR1N_b_PCU_FD_1_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_PCU_FD_1_FD5_Error_VeSR1N_b_PCU_FD_1_FD5_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ay.Gain);

    /* Merge: '<S78>/SR1N_b_PCU_FD_1_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2507>/VeSR1N_b_PCU_FD_1_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_PCU_FD_1_FD5_Error_VeSR1N_b_PCU_FD_1_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_ay.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_PCU_FD_1_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_PIM_A_FD11_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_PIM_A_FD11_Pkt' incorporates:
     *  SubSystem: '<S79>/PIM_A_FD11_Error'
     */
    /* Outputs for Enabled SubSystem: '<S2550>/MM_FailgLogic' */
    /* Logic: '<S2550>/Logical Operator' incorporates:
     *  Constant: '<S2553>/Calib'
     *  SignalConversion generated from: '<S2550>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_PIM_A_FD11_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_PIM_A_FD11_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_mu);

    /* End of Outputs for SubSystem: '<S2550>/MM_FailgLogic' */

    /* Merge: '<S79>/SR1N_Cnt_PIM_A_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2550>/VeSR1N_Cnt_PIM_A_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_PIM_A_FD11_Error_VeSR1N_Cnt_PIM_A_FD11_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_mu.Gain1);

    /* Merge: '<S79>/SR1N_b_PIM_A_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2550>/VeSR1N_b_PIM_A_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_PIM_A_FD11_Error_VeSR1N_b_PIM_A_FD11_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_mu.Gain);

    /* Merge: '<S79>/SR1N_b_PIM_A_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2550>/VeSR1N_b_PIM_A_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_PIM_A_FD11_Error_VeSR1N_b_PIM_A_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_mu.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_PIM_A_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_PIM_A_FD5_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_PIM_A_FD5_Pkt' incorporates:
     *  SubSystem: '<S80>/PIM_A_FD5_Error'
     */
    /* Outputs for Enabled SubSystem: '<S2605>/MM_FailgLogic' */
    /* Logic: '<S2605>/Logical Operator' incorporates:
     *  Constant: '<S2608>/Calib'
     *  SignalConversion generated from: '<S2605>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_PIM_A_FD5_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_PIM_A_FD5_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_a4);

    /* End of Outputs for SubSystem: '<S2605>/MM_FailgLogic' */

    /* Merge: '<S80>/SR1N_Cnt_PIM_A_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2605>/VeSR1N_Cnt_PIM_A_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_PIM_A_FD5_Error_VeSR1N_Cnt_PIM_A_FD5_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_a4.Gain1);

    /* Merge: '<S80>/SR1N_b_PIM_A_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2605>/VeSR1N_b_PIM_A_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_PIM_A_FD5_Error_VeSR1N_b_PIM_A_FD5_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_a4.Gain);

    /* Merge: '<S80>/SR1N_b_PIM_A_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2605>/VeSR1N_b_PIM_A_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_PIM_A_FD5_Error_VeSR1N_b_PIM_A_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_a4.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_PIM_A_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_PIM_B_FD11_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_PIM_B_FD11_Pkt' incorporates:
     *  SubSystem: '<S81>/PIM_B_FD11_Error'
     */
    /* Outputs for Enabled SubSystem: '<S2660>/MM_FailgLogic' */
    /* Logic: '<S2660>/Logical Operator' incorporates:
     *  Constant: '<S2663>/Calib'
     *  SignalConversion generated from: '<S2660>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_PIM_B_FD11_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_PIM_B_FD11_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_hg);

    /* End of Outputs for SubSystem: '<S2660>/MM_FailgLogic' */

    /* Merge: '<S81>/SR1N_Cnt_PIM_B_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2660>/VeSR1N_Cnt_PIM_B_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_PIM_B_FD11_Error_VeSR1N_Cnt_PIM_B_FD11_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_hg.Gain1);

    /* Merge: '<S81>/SR1N_b_PIM_B_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2660>/VeSR1N_b_PIM_B_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_PIM_B_FD11_Error_VeSR1N_b_PIM_B_FD11_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_hg.Gain);

    /* Merge: '<S81>/SR1N_b_PIM_B_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2660>/VeSR1N_b_PIM_B_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_PIM_B_FD11_Error_VeSR1N_b_PIM_B_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_hg.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_PIM_B_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_PIM_B_FD5_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_PIM_B_FD5_Pkt' incorporates:
     *  SubSystem: '<S82>/PIM_B_FD5_Error'
     */
    /* Outputs for Enabled SubSystem: '<S2715>/MM_FailgLogic' */
    /* Logic: '<S2715>/Logical Operator' incorporates:
     *  Constant: '<S2718>/Calib'
     *  SignalConversion generated from: '<S2715>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_PIM_B_FD5_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_PIM_B_FD5_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_fn);

    /* End of Outputs for SubSystem: '<S2715>/MM_FailgLogic' */

    /* Merge: '<S82>/SR1N_Cnt_PIM_B_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2715>/VeSR1N_Cnt_PIM_B_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_PIM_B_FD5_Error_VeSR1N_Cnt_PIM_B_FD5_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_fn.Gain1);

    /* Merge: '<S82>/SR1N_b_PIM_B_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2715>/VeSR1N_b_PIM_B_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_PIM_B_FD5_Error_VeSR1N_b_PIM_B_FD5_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_fn.Gain);

    /* Merge: '<S82>/SR1N_b_PIM_B_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2715>/VeSR1N_b_PIM_B_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_PIM_B_FD5_Error_VeSR1N_b_PIM_B_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_fn.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_PIM_B_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_RFHUB_FD_1_FD3_Error(void)
{
    /* RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_RFHUB_FD_1_FD3_Pkt' incorporates:
     *  SubSystem: '<S83>/RFHUB_FD_1_FD3_Error'
     */
    /* Outputs for Enabled SubSystem: '<S2770>/MM_FailgLogic' */
    /* Logic: '<S2770>/Logical Operator' incorporates:
     *  Constant: '<S2773>/Calib'
     *  SignalConversion generated from: '<S2770>/VeSR1B_b_MM_Enbl_read'
     *  SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write'
     */
    SR1B_BLUEN_ac_MM_FailgLogic
        ((Rte_IrvRead_SR1B_RFHUB_FD_1_FD3_Error_VeSR1B_b_MM_Enbl_write1_IRV()) &&
         (KeSR1B_b_RFHUB_FD_1_FD3_Enbl), &SR1B_BLUEN_ac_B.MM_FailgLogic_hq);

    /* End of Outputs for SubSystem: '<S2770>/MM_FailgLogic' */

    /* Merge: '<S83>/SR1N_Cnt_RFHUB_FD_1_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2770>/VeSR1N_Cnt_RFHUB_FD_1_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_RFHUB_FD_1_FD3_Error_VeSR1N_Cnt_RFHUB_FD_1_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_hq.Gain1);

    /* Merge: '<S83>/SR1N_b_RFHUB_FD_1_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2770>/VeSR1N_b_RFHUB_FD_1_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_RFHUB_FD_1_FD3_Error_VeSR1N_b_RFHUB_FD_1_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_hq.Gain);

    /* Merge: '<S83>/SR1N_b_RFHUB_FD_1_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2770>/VeSR1N_b_RFHUB_FD_1_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_RFHUB_FD_1_FD3_Error_VeSR1N_b_RFHUB_FD_1_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.MM_FailgLogic_hq.Gain2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DEESR1B_RFHUB_FD_1_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_ADAS_FD_INFO2_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_ADAS_FD_INFO2_FD;
    boolean rtb_VeSR1N_b_ADAS_FD_INFO2_FD_l;
    IDTRADAS_FD_INFO2_FD3_Pkt tmpRead;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_m;
    uint8 tmpRead_0;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_ADAS_FD_INFO2_FD3_Pkt' incorporates:
     *  SubSystem: '<S1>/ADAS_FD_INFO2_FD3_Received'
     */
    /* SignalConversion generated from: '<S85>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S1>/SR1N_Cnt_ADAS_FD_INFO2_FD3_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_ADAS_FD_INFO2_FD =
        Rte_IrvRead_SR1B_ADAS_FD_INFO2_FD3_Received_VeSR1N_Cnt_ADAS_FD_INFO2_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S85>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S1>/SR1N_b_ADAS_FD_INFO2_FD3_MM_Faild_merge'
     */
    rtb_VeSR1N_b_ADAS_FD_INFO2_FD_l =
        Rte_IrvRead_SR1B_ADAS_FD_INFO2_FD3_Received_VeSR1N_b_ADAS_FD_INFO2_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S85>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_ADAS_FD_INFO2_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_ADAS_FD_INFO2_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_m);

VeRxPDU_ADAS_FD_INFO2_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_m;

    /* Outputs for Enabled SubSystem: '<S85>/ADAS_FD_INFO2_FD3_Processing' incorporates:
     *  EnablePort: '<S89>/Enable'
     */
    /* Constant: '<S90>/Calib' */
    if (KeSR1B_b_ADAS_FD_INFO2_FD3_Enbl)
    {
        /* Switch: '<S91>/Switch1' incorporates:
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         *  SignalConversion generated from: '<S85>/VeDEVR_b_DevlpmtToolEnbld_read'
         */
        if (Rte_IrvRead_SR1B_ADAS_FD_INFO2_FD3_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S91>/Switch' incorporates:
             *  Constant: '<S91>/Constant'
             */
            if (KeSR1B_b_ADAS_FD_INFO2_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S91>/Switch1' incorporates:
                 *  Constant: '<S91>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_m =
                    KeSR1B_y_ADAS_FD_INFO2_FD3_E2E_Byp;
            }

            /* End of Switch: '<S91>/Switch' */
        }

        /* End of Switch: '<S91>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_ADAS_FD_INFO2_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_ADAS_FD_INFO2_FD3_E2E_Sts_OpRetVal(&tmpRead_0);

        /* Chart: '<S92>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead_0, rtb_TmpSignalConversionAtVeRx_m,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check);

        /* Outputs for Atomic SubSystem: '<S89>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S102>/dec if Ok else inc2' incorporates:
         *  Logic: '<S102>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S102>/Inc Cntr' incorporates:
             *  Constant: '<S95>/Calib'
             *  UnitDelay: '<S102>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_co) + ((uint32)
                             KeSR1B_Cnt_ADAS_FD_INFO2_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S102>/dec if Ok else inc2' incorporates:
             *  Sum: '<S102>/Inc Cntr'
             */
            VeSR1B_Cnt_ADAS_FD_INFO2_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S102>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_m =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_co;

            /* MinMax: '<S102>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_m) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_m = 1U;
            }

            /* End of MinMax: '<S102>/FixPt MinMax' */

            /* Switch: '<S102>/dec if Ok else inc2' incorporates:
             *  Constant: '<S93>/Zero4'
             *  Sum: '<S102>/Dec Cntr'
             */
            VeSR1B_Cnt_ADAS_FD_INFO2_FD3_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_m) - 1));
        }

        /* End of Switch: '<S102>/dec if Ok else inc2' */

        /* Logic: '<S102>/Cntr fail' incorporates:
         *  Constant: '<S96>/Calib'
         *  RelationalOperator: '<S102>/Enough counts to Fail?2'
         *  UnitDelay: '<S102>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_m = (uint8)
            (((VeSR1B_Cnt_ADAS_FD_INFO2_FD3_CRC_DebCntr >=
               KeSR1B_Cnt_ADAS_FD_INFO2_FD3_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_h4) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S102>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_co =
            VeSR1B_Cnt_ADAS_FD_INFO2_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S102>/Prev Fail Condition' incorporates:
         *  Logic: '<S102>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_h4 =
            rtb_TmpSignalConversionAtVeRx_m;

        /* DataTypeConversion: '<S89>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S89>/VeSR1N_b_ADAS_FD_INFO2_FD3_CRC_Faild'
         *  Logic: '<S102>/Cntr fail'
         *  Logic: '<S102>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO2_FD3_CR_e = (((sint32)
            rtb_TmpSignalConversionAtVeRx_m) != 0);

        /* End of Outputs for SubSystem: '<S89>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S89>/VeSR1N_b_ADAS_FD_INFO2_FD3_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO2_FD3_CRC_ =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S89>/VeSR1N_b_ADAS_FD_INFO2_FD3_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO2_FD3_E2E_ =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S89>/EscData_MC_Failing_Logic' */
        /* Switch: '<S103>/dec if Ok else inc2' incorporates:
         *  Logic: '<S103>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S103>/Inc Cntr' incorporates:
             *  Constant: '<S97>/Calib'
             *  UnitDelay: '<S103>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_hz) + ((uint32)
                             KeSR1B_Cnt_ADAS_FD_INFO2_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S103>/dec if Ok else inc2' incorporates:
             *  Sum: '<S103>/Inc Cntr'
             */
            VeSR1B_Cnt_ADAS_FD_INFO2_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S103>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_m =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_hz;

            /* MinMax: '<S103>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_m) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_m = 1U;
            }

            /* End of MinMax: '<S103>/FixPt MinMax' */

            /* Switch: '<S103>/dec if Ok else inc2' incorporates:
             *  Constant: '<S94>/Zero4'
             *  Sum: '<S103>/Dec Cntr'
             */
            VeSR1B_Cnt_ADAS_FD_INFO2_FD3_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_m) - 1));
        }

        /* End of Switch: '<S103>/dec if Ok else inc2' */
        /* End of Outputs for SubSystem: '<S89>/EscData_MC_Failing_Logic' */

        /* Inport: '<Root>/VeSR1B_h_COMRX_ADAS_FD_INFO2_FD3_Pkt' */
        (void)
            Rte_Read_VeSR1B_h_COMRX_ADAS_FD_INFO2_FD3_Pkt_COMRX_ADAS_FD_INFO2_FD3_Pkt
            (&tmpRead);

        /* Outputs for Atomic SubSystem: '<S89>/EscData_MC_Failing_Logic' */
        /* Logic: '<S103>/Cntr fail' incorporates:
         *  Constant: '<S98>/Calib'
         *  RelationalOperator: '<S103>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_m = (uint8)
            ((VeSR1B_Cnt_ADAS_FD_INFO2_FD3_MC_DebCntr >=
              KeSR1B_Cnt_ADAS_FD_INFO2_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S103>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_hz =
            VeSR1B_Cnt_ADAS_FD_INFO2_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S103>/Prev Fail Condition' incorporates:
         *  Logic: '<S103>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_d4y =
            rtb_TmpSignalConversionAtVeRx_m;

        /* DataTypeConversion: '<S89>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S89>/VeSR1N_b_ADAS_FD_INFO2_FD3_MC_Faild'
         *  Logic: '<S103>/Cntr fail'
         *  Logic: '<S103>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO2_FD3_MC_F = (((sint32)
            rtb_TmpSignalConversionAtVeRx_m) != 0);

        /* End of Outputs for SubSystem: '<S89>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S89>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S89>/VeSR1N_y_TSRSts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_TSRSts = tmpRead.E_TSRSts;
        if (((sint32)tmpRead.E_TSRSts) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_TSRSts = 3U;
        }

        /* End of DataTypeConversion: '<S89>/Data Type Conversion1' */

        /* Outputs for Enabled SubSystem: '<S89>/Reset_MM_Failing' */
        /* Constant: '<S99>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_ADAS_FD_INFO2_FD_l,
            rtb_VeSR1N_Cnt_ADAS_FD_INFO2_FD, KeSR1B_Cnt_ADAS_FD_INFO2_FD3_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing);

        /* End of Outputs for SubSystem: '<S89>/Reset_MM_Failing' */

        /* Gain: '<S89>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_j1 = true;
    }

    /* End of Constant: '<S90>/Calib' */
    /* End of Outputs for SubSystem: '<S85>/ADAS_FD_INFO2_FD3_Processing' */

    /* Merge: '<S1>/SR1N_Cnt_ADAS_FD_INFO2_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S85>/VeSR1N_Cnt_ADAS_FD_INFO2_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_ADAS_FD_INFO2_FD3_Received_VeSR1N_Cnt_ADAS_FD_INFO2_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S1>/SR1N_b_ADAS_FD_INFO2_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S85>/VeSR1N_b_ADAS_FD_INFO2_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_ADAS_FD_INFO2_FD3_Received_VeSR1N_b_ADAS_FD_INFO2_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S1>/SR1N_b_ADAS_FD_INFO2_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S85>/VeSR1N_b_ADAS_FD_INFO2_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_ADAS_FD_INFO2_FD3_Received_VeSR1N_b_ADAS_FD_INFO2_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_j1);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_ADAS_FD_INFO2_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_ADAS_FD_INFO_C2_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_ADAS_FD_INFO_C2_;
    boolean rtb_VeSR1N_b_ADAS_FD_INFO_C2__p;
    IDTRADAS_FD_INFO_C2_FD3_Pkt rtb_TmpSignalConversionAtVeS_kl;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_k;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_ADAS_FD_INFO_C2_FD3_Pkt' incorporates:
     *  SubSystem: '<S2>/ADAS_FD_INFO_C2_FD3_Received'
     */
    /* SignalConversion generated from: '<S109>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S2>/SR1N_Cnt_ADAS_FD_INFO_C2_FD3_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_ADAS_FD_INFO_C2_ =
        Rte_IrvRead_SR1B_ADAS_FD_INFO_C2_FD3_Received_VeSR1N_Cnt_ADAS_FD_INFO_C2_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S109>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S2>/SR1N_b_ADAS_FD_INFO_C2_FD3_MM_Faild_merge'
     */
    rtb_VeSR1N_b_ADAS_FD_INFO_C2__p =
        Rte_IrvRead_SR1B_ADAS_FD_INFO_C2_FD3_Received_VeSR1N_b_ADAS_FD_INFO_C2_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S109>/VeSR1B_h_COMRX_ADAS_FD_INFO_C2_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_ADAS_FD_INFO_C2_FD3_Pkt'
     */
    (void)
        Rte_Read_VeSR1B_h_COMRX_ADAS_FD_INFO_C2_FD3_Pkt_COMRX_ADAS_FD_INFO_C2_FD3_Pkt
        (&rtb_TmpSignalConversionAtVeS_kl);

    /* SignalConversion generated from: '<S109>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_ADAS_FD_INFO_C2_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_ADAS_FD_INFO_C2_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_k);

VeRxPDU_ADAS_FD_INFO_C2_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_k;

    /* Outputs for Enabled SubSystem: '<S109>/ADAS_FD_INFO_C2_FD3_Processing' incorporates:
     *  EnablePort: '<S113>/Enable'
     */
    /* Constant: '<S114>/Calib' */
    if (KeSR1B_b_ADAS_FD_INFO_C2_FD3_Enbl)
    {
        /* Switch: '<S115>/Switch1' incorporates:
         *  SignalConversion generated from: '<S109>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_ADAS_FD_INFO_C2_FD3_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S115>/Switch' incorporates:
             *  Constant: '<S115>/Constant'
             */
            if (KeSR1B_b_ADAS_FD_INFO_C2_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S115>/Switch1' incorporates:
                 *  Constant: '<S115>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_k =
                    KeSR1B_y_ADAS_FD_INFO_C2_FD3_E2E_Byp;
            }

            /* End of Switch: '<S115>/Switch' */
        }

        /* End of Switch: '<S115>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_ADAS_FD_INFO_C2_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_ADAS_FD_INFO_C2_FD3_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S116>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_k,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_c);

        /* Outputs for Atomic SubSystem: '<S113>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S126>/dec if Ok else inc2' incorporates:
         *  Logic: '<S126>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_c.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S126>/Inc Cntr' incorporates:
             *  Constant: '<S119>/Calib'
             *  UnitDelay: '<S126>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_nub) + ((uint32)
                             KeSR1B_Cnt_ADAS_FD_INFO_C2_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S126>/dec if Ok else inc2' incorporates:
             *  Sum: '<S126>/Inc Cntr'
             */
            VeSR1B_Cnt_ADAS_FD_INFO_C2_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S126>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_k =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_nub;

            /* MinMax: '<S126>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_k) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_k = 1U;
            }

            /* End of MinMax: '<S126>/FixPt MinMax' */

            /* Switch: '<S126>/dec if Ok else inc2' incorporates:
             *  Constant: '<S117>/Zero4'
             *  Sum: '<S126>/Dec Cntr'
             */
            VeSR1B_Cnt_ADAS_FD_INFO_C2_FD3_CRC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeRx_k) - 1));
        }

        /* End of Switch: '<S126>/dec if Ok else inc2' */

        /* Logic: '<S126>/Cntr fail' incorporates:
         *  Constant: '<S120>/Calib'
         *  RelationalOperator: '<S126>/Enough counts to Fail?2'
         *  UnitDelay: '<S126>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_k = (uint8)
            (((VeSR1B_Cnt_ADAS_FD_INFO_C2_FD3_CRC_DebCntr >=
               KeSR1B_Cnt_ADAS_FD_INFO_C2_FD3_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ox) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S126>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_nub =
            VeSR1B_Cnt_ADAS_FD_INFO_C2_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S126>/Prev Fail Condition' incorporates:
         *  Logic: '<S126>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ox =
            rtb_TmpSignalConversionAtVeRx_k;

        /* DataTypeConversion: '<S113>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S113>/VeSR1N_b_ADAS_FD_INFO_C2_FD3_CRC_Faild'
         *  Logic: '<S126>/Cntr fail'
         *  Logic: '<S126>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO_C2_FD3__h = (((sint32)
            rtb_TmpSignalConversionAtVeRx_k) != 0);

        /* End of Outputs for SubSystem: '<S113>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S113>/VeSR1N_b_ADAS_FD_INFO_C2_FD3_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO_C2_FD3_CR =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_c.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S113>/VeSR1N_b_ADAS_FD_INFO_C2_FD3_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO_C2_FD3_E2 =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_c.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S113>/EscData_MC_Failing_Logic' */
        /* Switch: '<S127>/dec if Ok else inc2' incorporates:
         *  Logic: '<S127>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_c.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S127>/Inc Cntr' incorporates:
             *  Constant: '<S121>/Calib'
             *  UnitDelay: '<S127>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_is) + ((uint32)
                             KeSR1B_Cnt_ADAS_FD_INFO_C2_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S127>/dec if Ok else inc2' incorporates:
             *  Sum: '<S127>/Inc Cntr'
             */
            VeSR1B_Cnt_ADAS_FD_INFO_C2_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S127>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_k =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_is;

            /* MinMax: '<S127>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_k) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_k = 1U;
            }

            /* End of MinMax: '<S127>/FixPt MinMax' */

            /* Switch: '<S127>/dec if Ok else inc2' incorporates:
             *  Constant: '<S118>/Zero4'
             *  Sum: '<S127>/Dec Cntr'
             */
            VeSR1B_Cnt_ADAS_FD_INFO_C2_FD3_MC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeRx_k) - 1));
        }

        /* End of Switch: '<S127>/dec if Ok else inc2' */

        /* Logic: '<S127>/Cntr fail' incorporates:
         *  Constant: '<S122>/Calib'
         *  RelationalOperator: '<S127>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_k = (uint8)
            ((VeSR1B_Cnt_ADAS_FD_INFO_C2_FD3_MC_DebCntr >=
              KeSR1B_Cnt_ADAS_FD_INFO_C2_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S127>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_is =
            VeSR1B_Cnt_ADAS_FD_INFO_C2_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S127>/Prev Fail Condition' incorporates:
         *  Logic: '<S127>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_arf =
            rtb_TmpSignalConversionAtVeRx_k;

        /* DataTypeConversion: '<S113>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S113>/VeSR1N_b_ADAS_FD_INFO_C2_FD3_MC_Faild'
         *  Logic: '<S127>/Cntr fail'
         *  Logic: '<S127>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO_C2_FD3_MC = (((sint32)
            rtb_TmpSignalConversionAtVeRx_k) != 0);

        /* End of Outputs for SubSystem: '<S113>/EscData_MC_Failing_Logic' */

        /* RelationalOperator: '<S113>/Relational Operator' incorporates:
         *  Constant: '<S113>/Constant'
         *  DataStoreWrite: '<S113>/VeSR1N_b_MRM_STATUS_C2_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MRM_STATUS_C2_SNA_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeS_kl.E_MRM_STATUS_C2) == 7);

        /* DataTypeConversion: '<S113>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S113>/VeSR1N_y_MRM_STATUS_C2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MRM_STATUS_C2 =
            rtb_TmpSignalConversionAtVeS_kl.E_MRM_STATUS_C2;
        if (((sint32)rtb_TmpSignalConversionAtVeS_kl.E_MRM_STATUS_C2) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_MRM_STATUS_C2 = 7U;
        }

        /* End of DataTypeConversion: '<S113>/Data Type Conversion1' */

        /* Outputs for Enabled SubSystem: '<S113>/Reset_MM_Failing' */
        /* Constant: '<S123>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_ADAS_FD_INFO_C2__p,
            rtb_VeSR1N_Cnt_ADAS_FD_INFO_C2_,
            KeSR1B_Cnt_ADAS_FD_INFO_C2_FD3_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_h);

        /* End of Outputs for SubSystem: '<S113>/Reset_MM_Failing' */

        /* Gain: '<S113>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_fi = true;
    }

    /* End of Constant: '<S114>/Calib' */
    /* End of Outputs for SubSystem: '<S109>/ADAS_FD_INFO_C2_FD3_Processing' */

    /* Merge: '<S2>/SR1N_Cnt_ADAS_FD_INFO_C2_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S109>/VeSR1N_Cnt_ADAS_FD_INFO_C2_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_ADAS_FD_INFO_C2_FD3_Received_VeSR1N_Cnt_ADAS_FD_INFO_C2_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_h.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S2>/SR1N_b_ADAS_FD_INFO_C2_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S109>/VeSR1N_b_ADAS_FD_INFO_C2_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_ADAS_FD_INFO_C2_FD3_Received_VeSR1N_b_ADAS_FD_INFO_C2_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_h.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S2>/SR1N_b_ADAS_FD_INFO_C2_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S109>/VeSR1N_b_ADAS_FD_INFO_C2_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_ADAS_FD_INFO_C2_FD3_Received_VeSR1N_b_ADAS_FD_INFO_C2_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_fi);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_ADAS_FD_INFO_C2_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_ADAS_FD_INFO_FD14_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_ADAS_FD_INFO_FD1;
    boolean rtb_VeSR1N_b_ADAS_FD_INFO_FD_np;
    IDTRADAS_FD_INFO_FD14_Pkt rtb_TmpSignalConversionAtVeS_ms;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_e;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_ADAS_FD_INFO_FD14_Pkt' incorporates:
     *  SubSystem: '<S3>/ADAS_FD_INFO_FD14_Received'
     */
    /* SignalConversion generated from: '<S133>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S3>/SR1N_Cnt_ADAS_FD_INFO_FD14_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_ADAS_FD_INFO_FD1 =
        Rte_IrvRead_SR1B_ADAS_FD_INFO_FD14_Received_VeSR1N_Cnt_ADAS_FD_INFO_FD14_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S133>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S3>/SR1N_b_ADAS_FD_INFO_FD14_MM_Faild_merge'
     */
    rtb_VeSR1N_b_ADAS_FD_INFO_FD_np =
        Rte_IrvRead_SR1B_ADAS_FD_INFO_FD14_Received_VeSR1N_b_ADAS_FD_INFO_FD14_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S133>/VeSR1B_h_COMRX_ADAS_FD_INFO_FD14_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_ADAS_FD_INFO_FD14_Pkt'
     */
    (void)
        Rte_Read_VeSR1B_h_COMRX_ADAS_FD_INFO_FD14_Pkt_COMRX_ADAS_FD_INFO_FD14_Pkt
        (&rtb_TmpSignalConversionAtVeS_ms);

    /* SignalConversion generated from: '<S133>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_ADAS_FD_INFO_FD14_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_ADAS_FD_INFO_FD14_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_e);

VeRxPDU_ADAS_FD_INFO_FD14_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_e;

    /* Outputs for Enabled SubSystem: '<S133>/ADAS_FD_INFO_FD14_Processing' incorporates:
     *  EnablePort: '<S137>/Enable'
     */
    /* Constant: '<S138>/Calib' */
    if (KeSR1B_b_ADAS_FD_INFO_FD14_Enbl)
    {
        /* Switch: '<S139>/Switch1' incorporates:
         *  SignalConversion generated from: '<S133>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_ADAS_FD_INFO_FD14_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S139>/Switch' incorporates:
             *  Constant: '<S139>/Constant'
             */
            if (KeSR1B_b_ADAS_FD_INFO_FD14_E2E_BypEnbl)
            {
                /* Switch: '<S139>/Switch1' incorporates:
                 *  Constant: '<S139>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_e =
                    KeSR1B_y_ADAS_FD_INFO_FD14_E2E_Byp;
            }

            /* End of Switch: '<S139>/Switch' */
        }

        /* End of Switch: '<S139>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_ADAS_FD_INFO_FD14_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_ADAS_FD_INFO_FD14_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S140>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_e,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_j);

        /* Outputs for Atomic SubSystem: '<S137>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S150>/dec if Ok else inc2' incorporates:
         *  Logic: '<S150>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_j.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S150>/Inc Cntr' incorporates:
             *  Constant: '<S143>/Calib'
             *  UnitDelay: '<S150>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ht) + ((uint32)
                             KeSR1B_Cnt_ADAS_FD_INFO_FD14_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S150>/dec if Ok else inc2' incorporates:
             *  Sum: '<S150>/Inc Cntr'
             */
            VeSR1B_Cnt_ADAS_FD_INFO_FD14_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S150>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_e =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ht;

            /* MinMax: '<S150>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_e) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_e = 1U;
            }

            /* End of MinMax: '<S150>/FixPt MinMax' */

            /* Switch: '<S150>/dec if Ok else inc2' incorporates:
             *  Constant: '<S141>/Zero4'
             *  Sum: '<S150>/Dec Cntr'
             */
            VeSR1B_Cnt_ADAS_FD_INFO_FD14_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_e) - 1));
        }

        /* End of Switch: '<S150>/dec if Ok else inc2' */

        /* Logic: '<S150>/Cntr fail' incorporates:
         *  Constant: '<S144>/Calib'
         *  RelationalOperator: '<S150>/Enough counts to Fail?2'
         *  UnitDelay: '<S150>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_e = (uint8)
            (((VeSR1B_Cnt_ADAS_FD_INFO_FD14_CRC_DebCntr >=
               KeSR1B_Cnt_ADAS_FD_INFO_FD14_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_mvg) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S150>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ht =
            VeSR1B_Cnt_ADAS_FD_INFO_FD14_CRC_DebCntr;

        /* Update for UnitDelay: '<S150>/Prev Fail Condition' incorporates:
         *  Logic: '<S150>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_mvg =
            rtb_TmpSignalConversionAtVeRx_e;

        /* DataTypeConversion: '<S137>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S137>/VeSR1N_b_ADAS_FD_INFO_FD14_CRC_Faild'
         *  Logic: '<S150>/Cntr fail'
         *  Logic: '<S150>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO_FD14_CR_f = (((sint32)
            rtb_TmpSignalConversionAtVeRx_e) != 0);

        /* End of Outputs for SubSystem: '<S137>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S137>/VeSR1N_b_ADAS_FD_INFO_FD14_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO_FD14_CRC_ =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_j.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S137>/VeSR1N_b_ADAS_FD_INFO_FD14_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO_FD14_E2E_ =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_j.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S137>/EscData_MC_Failing_Logic' */
        /* Switch: '<S151>/dec if Ok else inc2' incorporates:
         *  Logic: '<S151>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_j.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S151>/Inc Cntr' incorporates:
             *  Constant: '<S145>/Calib'
             *  UnitDelay: '<S151>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_hd) + ((uint32)
                             KeSR1B_Cnt_ADAS_FD_INFO_FD14_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S151>/dec if Ok else inc2' incorporates:
             *  Sum: '<S151>/Inc Cntr'
             */
            VeSR1B_Cnt_ADAS_FD_INFO_FD14_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S151>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_e =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_hd;

            /* MinMax: '<S151>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_e) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_e = 1U;
            }

            /* End of MinMax: '<S151>/FixPt MinMax' */

            /* Switch: '<S151>/dec if Ok else inc2' incorporates:
             *  Constant: '<S142>/Zero4'
             *  Sum: '<S151>/Dec Cntr'
             */
            VeSR1B_Cnt_ADAS_FD_INFO_FD14_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_e) - 1));
        }

        /* End of Switch: '<S151>/dec if Ok else inc2' */

        /* Logic: '<S151>/Cntr fail' incorporates:
         *  Constant: '<S146>/Calib'
         *  RelationalOperator: '<S151>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_e = (uint8)
            ((VeSR1B_Cnt_ADAS_FD_INFO_FD14_MC_DebCntr >=
              KeSR1B_Cnt_ADAS_FD_INFO_FD14_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S151>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_hd =
            VeSR1B_Cnt_ADAS_FD_INFO_FD14_MC_DebCntr;

        /* Update for UnitDelay: '<S151>/Prev Fail Condition' incorporates:
         *  Logic: '<S151>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_og =
            rtb_TmpSignalConversionAtVeRx_e;

        /* DataTypeConversion: '<S137>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S137>/VeSR1N_b_ADAS_FD_INFO_FD14_MC_Faild'
         *  Logic: '<S151>/Cntr fail'
         *  Logic: '<S151>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO_FD14_MC_F = (((sint32)
            rtb_TmpSignalConversionAtVeRx_e) != 0);

        /* End of Outputs for SubSystem: '<S137>/EscData_MC_Failing_Logic' */

        /* RelationalOperator: '<S137>/Relational Operator' incorporates:
         *  Constant: '<S137>/Constant'
         *  DataStoreWrite: '<S137>/VeSR1N_b_ACC_DsrSpeedKPH_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ACC_DsrSpeedKPH_SNA_Fa = (((sint32)
            rtb_TmpSignalConversionAtVeS_ms.E_ACC_DsrSpeedKPH) == 255);

        /* RelationalOperator: '<S137>/Relational Operator1' incorporates:
         *  Constant: '<S137>/Constant1'
         *  DataStoreWrite: '<S137>/VeSR1N_b_ACC_Systemsts_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ACC_Systemsts_SNA_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeS_ms.E_ACC_Systemsts) == 15);

        /* RelationalOperator: '<S137>/Relational Operator2' incorporates:
         *  Constant: '<S137>/Constant3'
         *  DataStoreWrite: '<S137>/VeSR1N_b_MRM_STATUS_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MRM_STATUS_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeS_ms.E_MRM_STATUS) == 7);

        /* RelationalOperator: '<S137>/Relational Operator3' incorporates:
         *  Constant: '<S137>/Constant4'
         *  DataStoreWrite: '<S137>/VeSR1N_b_Object_Dist_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_Object_Dist_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeS_ms.E_Object_Dist) == 255);

        /* DataStoreWrite: '<S137>/VeSR1N_l_Object_Dist' */
        SR1B_BLUEN_ac_DW.VeSR1N_l_Object_Dist =
            rtb_TmpSignalConversionAtVeS_ms.E_Object_Dist;

        /* DataStoreWrite: '<S137>/VeSR1N_v_ACC_DsrSpeedKPH' */
        SR1B_BLUEN_ac_DW.VeSR1N_v_ACC_DsrSpeedKPH =
            rtb_TmpSignalConversionAtVeS_ms.E_ACC_DsrSpeedKPH;

        /* DataTypeConversion: '<S137>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S137>/VeSR1N_y_ACC_Systemsts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_ACC_Systemsts =
            rtb_TmpSignalConversionAtVeS_ms.E_ACC_Systemsts;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ms.E_ACC_Systemsts) > 15)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_ACC_Systemsts = 15U;
        }

        /* End of DataTypeConversion: '<S137>/Data Type Conversion2' */

        /* DataTypeConversion: '<S137>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S137>/VeSR1N_y_MRM_STATUS_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MRM_STATUS_FD14 =
            rtb_TmpSignalConversionAtVeS_ms.E_MRM_STATUS;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ms.E_MRM_STATUS) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_MRM_STATUS_FD14 = 7U;
        }

        /* End of DataTypeConversion: '<S137>/Data Type Conversion3' */

        /* Outputs for Enabled SubSystem: '<S137>/Reset_MM_Failing' */
        /* Constant: '<S147>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_ADAS_FD_INFO_FD_np,
            rtb_VeSR1N_Cnt_ADAS_FD_INFO_FD1, KeSR1B_Cnt_ADAS_FD_INFO_FD14_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_g);

        /* End of Outputs for SubSystem: '<S137>/Reset_MM_Failing' */

        /* Gain: '<S137>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_jo = true;
    }

    /* End of Constant: '<S138>/Calib' */
    /* End of Outputs for SubSystem: '<S133>/ADAS_FD_INFO_FD14_Processing' */

    /* Merge: '<S3>/SR1N_Cnt_ADAS_FD_INFO_FD14_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S133>/VeSR1N_Cnt_ADAS_FD_INFO_FD14_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_ADAS_FD_INFO_FD14_Received_VeSR1N_Cnt_ADAS_FD_INFO_FD14_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_g.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S3>/SR1N_b_ADAS_FD_INFO_FD14_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S133>/VeSR1N_b_ADAS_FD_INFO_FD14_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_ADAS_FD_INFO_FD14_Received_VeSR1N_b_ADAS_FD_INFO_FD14_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_g.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S3>/SR1N_b_ADAS_FD_INFO_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S133>/VeSR1N_b_ADAS_FD_INFO_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_ADAS_FD_INFO_FD14_Received_VeSR1N_b_ADAS_FD_INFO_FD14_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_jo);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_ADAS_FD_INFO_FD14_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_ADAS_FD_INFO_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_ADAS_FD_INFO_FD3;
    boolean rtb_VeSR1N_b_ADAS_FD_INFO_FD3_a;
    IDTRADAS_FD_INFO_FD3_Pkt rtb_TmpSignalConversionAtVeS_dn;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_f;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_ADAS_FD_INFO_FD3_Pkt' incorporates:
     *  SubSystem: '<S4>/ADAS_FD_INFO_FD3_Received'
     */
    /* SignalConversion generated from: '<S160>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S4>/SR1N_Cnt_ADAS_FD_INFO_FD3_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_ADAS_FD_INFO_FD3 =
        Rte_IrvRead_SR1B_ADAS_FD_INFO_FD3_Received_VeSR1N_Cnt_ADAS_FD_INFO_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S160>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S4>/SR1N_b_ADAS_FD_INFO_FD3_MM_Faild_merge'
     */
    rtb_VeSR1N_b_ADAS_FD_INFO_FD3_a =
        Rte_IrvRead_SR1B_ADAS_FD_INFO_FD3_Received_VeSR1N_b_ADAS_FD_INFO_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S160>/VeSR1B_h_COMRX_ADAS_FD_INFO_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_ADAS_FD_INFO_FD3_Pkt'
     */
    (void)
        Rte_Read_VeSR1B_h_COMRX_ADAS_FD_INFO_FD3_Pkt_COMRX_ADAS_FD_INFO_FD3_Pkt(
        &rtb_TmpSignalConversionAtVeS_dn);

    /* SignalConversion generated from: '<S160>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_ADAS_FD_INFO_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_ADAS_FD_INFO_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_f);

VeRxPDU_ADAS_FD_INFO_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_f;

    /* Outputs for Enabled SubSystem: '<S160>/ADAS_FD_INFO_FD3_Processing' incorporates:
     *  EnablePort: '<S164>/Enable'
     */
    /* Constant: '<S165>/Calib' */
    if (KeSR1B_b_ADAS_FD_INFO_FD3_Enbl)
    {
        /* Switch: '<S166>/Switch1' incorporates:
         *  SignalConversion generated from: '<S160>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_ADAS_FD_INFO_FD3_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S166>/Switch' incorporates:
             *  Constant: '<S166>/Constant'
             */
            if (KeSR1B_b_ADAS_FD_INFO_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S166>/Switch1' incorporates:
                 *  Constant: '<S166>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_f =
                    KeSR1B_y_ADAS_FD_INFO_FD3_E2E_Byp;
            }

            /* End of Switch: '<S166>/Switch' */
        }

        /* End of Switch: '<S166>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_ADAS_FD_INFO_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_ADAS_FD_INFO_FD3_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S167>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_f,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_c1);

        /* Outputs for Atomic SubSystem: '<S164>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S177>/dec if Ok else inc2' incorporates:
         *  Logic: '<S177>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_c1.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S177>/Inc Cntr' incorporates:
             *  Constant: '<S170>/Calib'
             *  UnitDelay: '<S177>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_i5v) + ((uint32)
                             KeSR1B_Cnt_ADAS_FD_INFO_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S177>/dec if Ok else inc2' incorporates:
             *  Sum: '<S177>/Inc Cntr'
             */
            VeSR1B_Cnt_ADAS_FD_INFO_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S177>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_f =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_i5v;

            /* MinMax: '<S177>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_f) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_f = 1U;
            }

            /* End of MinMax: '<S177>/FixPt MinMax' */

            /* Switch: '<S177>/dec if Ok else inc2' incorporates:
             *  Constant: '<S168>/Zero4'
             *  Sum: '<S177>/Dec Cntr'
             */
            VeSR1B_Cnt_ADAS_FD_INFO_FD3_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_f) - 1));
        }

        /* End of Switch: '<S177>/dec if Ok else inc2' */

        /* Logic: '<S177>/Cntr fail' incorporates:
         *  Constant: '<S171>/Calib'
         *  RelationalOperator: '<S177>/Enough counts to Fail?2'
         *  UnitDelay: '<S177>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_f = (uint8)
            (((VeSR1B_Cnt_ADAS_FD_INFO_FD3_CRC_DebCntr >=
               KeSR1B_Cnt_ADAS_FD_INFO_FD3_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ld) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S177>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_i5v =
            VeSR1B_Cnt_ADAS_FD_INFO_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S177>/Prev Fail Condition' incorporates:
         *  Logic: '<S177>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ld =
            rtb_TmpSignalConversionAtVeRx_f;

        /* DataTypeConversion: '<S164>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S164>/VeSR1N_b_ADAS_FD_INFO_FD3_CRC_Faild'
         *  Logic: '<S177>/Cntr fail'
         *  Logic: '<S177>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO_FD3_CRC_h = (((sint32)
            rtb_TmpSignalConversionAtVeRx_f) != 0);

        /* End of Outputs for SubSystem: '<S164>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S164>/VeSR1N_b_ADAS_FD_INFO_FD3_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO_FD3_CRC_F =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_c1.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S164>/VeSR1N_b_ADAS_FD_INFO_FD3_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO_FD3_E2E_F =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_c1.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S164>/EscData_MC_Failing_Logic' */
        /* Switch: '<S178>/dec if Ok else inc2' incorporates:
         *  Logic: '<S178>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_c1.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S178>/Inc Cntr' incorporates:
             *  Constant: '<S172>/Calib'
             *  UnitDelay: '<S178>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ojt) + ((uint32)
                             KeSR1B_Cnt_ADAS_FD_INFO_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S178>/dec if Ok else inc2' incorporates:
             *  Sum: '<S178>/Inc Cntr'
             */
            VeSR1B_Cnt_ADAS_FD_INFO_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S178>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_f =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ojt;

            /* MinMax: '<S178>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_f) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_f = 1U;
            }

            /* End of MinMax: '<S178>/FixPt MinMax' */

            /* Switch: '<S178>/dec if Ok else inc2' incorporates:
             *  Constant: '<S169>/Zero4'
             *  Sum: '<S178>/Dec Cntr'
             */
            VeSR1B_Cnt_ADAS_FD_INFO_FD3_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_f) - 1));
        }

        /* End of Switch: '<S178>/dec if Ok else inc2' */

        /* Logic: '<S178>/Cntr fail' incorporates:
         *  Constant: '<S173>/Calib'
         *  RelationalOperator: '<S178>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_f = (uint8)
            ((VeSR1B_Cnt_ADAS_FD_INFO_FD3_MC_DebCntr >=
              KeSR1B_Cnt_ADAS_FD_INFO_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S178>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ojt =
            VeSR1B_Cnt_ADAS_FD_INFO_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S178>/Prev Fail Condition' incorporates:
         *  Logic: '<S178>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_b5 =
            rtb_TmpSignalConversionAtVeRx_f;

        /* DataTypeConversion: '<S164>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S164>/VeSR1N_b_ADAS_FD_INFO_FD3_MC_Faild'
         *  Logic: '<S178>/Cntr fail'
         *  Logic: '<S178>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ADAS_FD_INFO_FD3_MC_Fa = (((sint32)
            rtb_TmpSignalConversionAtVeRx_f) != 0);

        /* End of Outputs for SubSystem: '<S164>/EscData_MC_Failing_Logic' */

        /* RelationalOperator: '<S164>/Relational Operator' incorporates:
         *  Constant: '<S164>/Constant'
         *  DataStoreWrite: '<S164>/VeSR1N_b_MRM_STATUS_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MRM_STATUS_SNA_Faild_h = (((sint32)
            rtb_TmpSignalConversionAtVeS_dn.E_MRM_STATUS) == 7);

        /* DataTypeConversion: '<S164>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S164>/VeSR1N_y_MRM_STATUS_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MRM_STATUS_FD3 =
            rtb_TmpSignalConversionAtVeS_dn.E_MRM_STATUS;
        if (((sint32)rtb_TmpSignalConversionAtVeS_dn.E_MRM_STATUS) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_MRM_STATUS_FD3 = 7U;
        }

        /* End of DataTypeConversion: '<S164>/Data Type Conversion1' */

        /* Outputs for Enabled SubSystem: '<S164>/Reset_MM_Failing' */
        /* Constant: '<S174>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_ADAS_FD_INFO_FD3_a,
            rtb_VeSR1N_Cnt_ADAS_FD_INFO_FD3, KeSR1B_Cnt_ADAS_FD_INFO_FD3_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_d);

        /* End of Outputs for SubSystem: '<S164>/Reset_MM_Failing' */

        /* Gain: '<S164>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_a2q = true;
    }

    /* End of Constant: '<S165>/Calib' */
    /* End of Outputs for SubSystem: '<S160>/ADAS_FD_INFO_FD3_Processing' */

    /* Merge: '<S4>/SR1N_Cnt_ADAS_FD_INFO_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S160>/VeSR1N_Cnt_ADAS_FD_INFO_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_ADAS_FD_INFO_FD3_Received_VeSR1N_Cnt_ADAS_FD_INFO_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_d.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S4>/SR1N_b_ADAS_FD_INFO_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S160>/VeSR1N_b_ADAS_FD_INFO_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_ADAS_FD_INFO_FD3_Received_VeSR1N_b_ADAS_FD_INFO_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_d.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S4>/SR1N_b_ADAS_FD_INFO_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S160>/VeSR1N_b_ADAS_FD_INFO_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_ADAS_FD_INFO_FD3_Received_VeSR1N_b_ADAS_FD_INFO_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_a2q);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_ADAS_FD_INFO_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_AGSM_FD_2_FD11_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_AGSM_FD_2_FD11_M;
    boolean rtb_VeSR1N_b_AGSM_FD_2_FD11_MM_;
    IDTRAGSM_FD_2_FD11_Pkt rtb_TmpSignalConversionAtVeS_gg;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_m;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_AGSM_FD_2_FD11_Pkt' incorporates:
     *  SubSystem: '<S5>/AGSM_FD_2_FD11_Received'
     */
    /* SignalConversion generated from: '<S184>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S5>/SR1N_Cnt_AGSM_FD_2_FD11_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_AGSM_FD_2_FD11_M =
        Rte_IrvRead_SR1B_AGSM_FD_2_FD11_Received_VeSR1N_Cnt_AGSM_FD_2_FD11_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S184>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S5>/SR1N_b_AGSM_FD_2_FD11_MM_Faild_merge'
     */
    rtb_VeSR1N_b_AGSM_FD_2_FD11_MM_ =
        Rte_IrvRead_SR1B_AGSM_FD_2_FD11_Received_VeSR1N_b_AGSM_FD_2_FD11_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S184>/VeSR1B_h_COMRX_AGSM_FD_2_FD11_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_AGSM_FD_2_FD11_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_AGSM_FD_2_FD11_Pkt_COMRX_AGSM_FD_2_FD11_Pkt
        (&rtb_TmpSignalConversionAtVeS_gg);

    /* SignalConversion generated from: '<S184>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_AGSM_FD_2_FD11_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_AGSM_FD_2_FD11_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_m);

VeRxPDU_AGSM_FD_2_FD11_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_m;

    /* Outputs for Enabled SubSystem: '<S184>/AGSM_FD_2_FD11_Processing' incorporates:
     *  EnablePort: '<S188>/Enable'
     */
    /* Constant: '<S189>/Calib' */
    if (KeSR1B_b_AGSM_FD_2_FD11_Enbl)
    {
        /* Switch: '<S190>/Switch1' incorporates:
         *  SignalConversion generated from: '<S184>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_AGSM_FD_2_FD11_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S190>/Switch' incorporates:
             *  Constant: '<S190>/Constant'
             */
            if (KeSR1B_b_AGSM_FD_2_FD11_E2E_BypEnbl)
            {
                /* Switch: '<S190>/Switch1' incorporates:
                 *  Constant: '<S190>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_m =
                    KeSR1B_y_AGSM_FD_2_FD11_E2E_Byp;
            }

            /* End of Switch: '<S190>/Switch' */
        }

        /* End of Switch: '<S190>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_AGSM_FD_2_FD11_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_AGSM_FD_2_FD11_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S191>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_m,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_a);

        /* Outputs for Atomic SubSystem: '<S188>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S201>/dec if Ok else inc2' incorporates:
         *  Logic: '<S201>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_a.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S201>/Inc Cntr' incorporates:
             *  Constant: '<S194>/Calib'
             *  UnitDelay: '<S201>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_nm) + ((uint32)
                             KeSR1B_Cnt_AGSM_FD_2_FD11_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S201>/dec if Ok else inc2' incorporates:
             *  Sum: '<S201>/Inc Cntr'
             */
            VeSR1B_Cnt_AGSM_FD_2_FD11_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S201>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_m =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_nm;

            /* MinMax: '<S201>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_m) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_m = 1U;
            }

            /* End of MinMax: '<S201>/FixPt MinMax' */

            /* Switch: '<S201>/dec if Ok else inc2' incorporates:
             *  Constant: '<S192>/Zero4'
             *  Sum: '<S201>/Dec Cntr'
             */
            VeSR1B_Cnt_AGSM_FD_2_FD11_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_m) - 1));
        }

        /* End of Switch: '<S201>/dec if Ok else inc2' */

        /* Logic: '<S201>/Cntr fail' incorporates:
         *  Constant: '<S195>/Calib'
         *  RelationalOperator: '<S201>/Enough counts to Fail?2'
         *  UnitDelay: '<S201>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_m = (uint8)
            (((VeSR1B_Cnt_AGSM_FD_2_FD11_CRC_DebCntr >=
               KeSR1B_Cnt_AGSM_FD_2_FD11_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_g1w) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S201>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_nm =
            VeSR1B_Cnt_AGSM_FD_2_FD11_CRC_DebCntr;

        /* Update for UnitDelay: '<S201>/Prev Fail Condition' incorporates:
         *  Logic: '<S201>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_g1w =
            rtb_TmpSignalConversionAtVeRx_m;

        /* DataTypeConversion: '<S188>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S188>/VeSR1N_b_AGSM_FD_2_FD11_CRC_Faild'
         *  Logic: '<S201>/Cntr fail'
         *  Logic: '<S201>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD11_CRC_F_c = (((sint32)
            rtb_TmpSignalConversionAtVeRx_m) != 0);

        /* End of Outputs for SubSystem: '<S188>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S188>/VeSR1N_b_AGSM_FD_2_FD11_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD11_CRC_Fai =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_a.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S188>/VeSR1N_b_AGSM_FD_2_FD11_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD11_E2E_Fai =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_a.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S188>/EscData_MC_Failing_Logic' */
        /* Switch: '<S202>/dec if Ok else inc2' incorporates:
         *  Logic: '<S202>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_a.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S202>/Inc Cntr' incorporates:
             *  Constant: '<S196>/Calib'
             *  UnitDelay: '<S202>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_cz) + ((uint32)
                             KeSR1B_Cnt_AGSM_FD_2_FD11_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S202>/dec if Ok else inc2' incorporates:
             *  Sum: '<S202>/Inc Cntr'
             */
            VeSR1B_Cnt_AGSM_FD_2_FD11_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S202>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_m =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_cz;

            /* MinMax: '<S202>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_m) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_m = 1U;
            }

            /* End of MinMax: '<S202>/FixPt MinMax' */

            /* Switch: '<S202>/dec if Ok else inc2' incorporates:
             *  Constant: '<S193>/Zero4'
             *  Sum: '<S202>/Dec Cntr'
             */
            VeSR1B_Cnt_AGSM_FD_2_FD11_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_m) - 1));
        }

        /* End of Switch: '<S202>/dec if Ok else inc2' */

        /* Logic: '<S202>/Cntr fail' incorporates:
         *  Constant: '<S197>/Calib'
         *  RelationalOperator: '<S202>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_m = (uint8)
            ((VeSR1B_Cnt_AGSM_FD_2_FD11_MC_DebCntr >=
              KeSR1B_Cnt_AGSM_FD_2_FD11_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S202>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_cz =
            VeSR1B_Cnt_AGSM_FD_2_FD11_MC_DebCntr;

        /* Update for UnitDelay: '<S202>/Prev Fail Condition' incorporates:
         *  Logic: '<S202>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ef =
            rtb_TmpSignalConversionAtVeRx_m;

        /* DataTypeConversion: '<S188>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S188>/VeSR1N_b_AGSM_FD_2_FD11_MC_Faild'
         *  Logic: '<S202>/Cntr fail'
         *  Logic: '<S202>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD11_MC_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeRx_m) != 0);

        /* End of Outputs for SubSystem: '<S188>/EscData_MC_Failing_Logic' */

        /* RelationalOperator: '<S188>/Relational Operator' incorporates:
         *  Constant: '<S188>/Constant'
         *  DataStoreWrite: '<S188>/VeSR1N_b_ShiftLeverPositionReq_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ShiftLeverPositionReq_ = (((sint32)
            rtb_TmpSignalConversionAtVeS_gg.E_ShiftLeverPositionReq) == 15);

        /* DataTypeConversion: '<S188>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S188>/VeSR1N_y_ShiftLeverPosnReq_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_ShiftLeverPosnReq_FD11 =
            rtb_TmpSignalConversionAtVeS_gg.E_ShiftLeverPositionReq;
        if (((sint32)rtb_TmpSignalConversionAtVeS_gg.E_ShiftLeverPositionReq) >
                15)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_ShiftLeverPosnReq_FD11 = 15U;
        }

        /* End of DataTypeConversion: '<S188>/Data Type Conversion1' */

        /* Outputs for Enabled SubSystem: '<S188>/Reset_MM_Failing' */
        /* Constant: '<S198>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_AGSM_FD_2_FD11_MM_,
            rtb_VeSR1N_Cnt_AGSM_FD_2_FD11_M, KeSR1B_Cnt_AGSM_FD_2_FD11_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_f);

        /* End of Outputs for SubSystem: '<S188>/Reset_MM_Failing' */

        /* Gain: '<S188>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_dt = true;
    }

    /* End of Constant: '<S189>/Calib' */
    /* End of Outputs for SubSystem: '<S184>/AGSM_FD_2_FD11_Processing' */

    /* Merge: '<S5>/SR1N_Cnt_AGSM_FD_2_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S184>/VeSR1N_Cnt_AGSM_FD_2_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_AGSM_FD_2_FD11_Received_VeSR1N_Cnt_AGSM_FD_2_FD11_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_f.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S5>/SR1N_b_AGSM_FD_2_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S184>/VeSR1N_b_AGSM_FD_2_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_AGSM_FD_2_FD11_Received_VeSR1N_b_AGSM_FD_2_FD11_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_f.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S5>/SR1N_b_AGSM_FD_2_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S184>/VeSR1N_b_AGSM_FD_2_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_AGSM_FD_2_FD11_Received_VeSR1N_b_AGSM_FD_2_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_dt);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_AGSM_FD_2_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_AGSM_FD_2_FD16_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_AGSM_FD_2_FD16_M;
    boolean rtb_VeSR1N_b_AGSM_FD_2_FD16_MM_;
    IDTRAGSM_FD_2_FD16_Pkt rtb_TmpSignalConversionAtVe_h25;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_j;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_AGSM_FD_2_FD16_Pkt' incorporates:
     *  SubSystem: '<S6>/AGSM_FD_2_FD16_Received'
     */
    /* SignalConversion generated from: '<S208>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S6>/SR1N_Cnt_AGSM_FD_2_FD16_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_AGSM_FD_2_FD16_M =
        Rte_IrvRead_SR1B_AGSM_FD_2_FD16_Received_VeSR1N_Cnt_AGSM_FD_2_FD16_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S208>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S6>/SR1N_b_AGSM_FD_2_FD16_MM_Faild_merge'
     */
    rtb_VeSR1N_b_AGSM_FD_2_FD16_MM_ =
        Rte_IrvRead_SR1B_AGSM_FD_2_FD16_Received_VeSR1N_b_AGSM_FD_2_FD16_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S208>/VeSR1B_h_COMRX_AGSM_FD_2_FD16_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_AGSM_FD_2_FD16_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_AGSM_FD_2_FD16_Pkt_COMRX_AGSM_FD_2_FD16_Pkt
        (&rtb_TmpSignalConversionAtVe_h25);

    /* SignalConversion generated from: '<S208>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_AGSM_FD_2_FD16_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_AGSM_FD_2_FD16_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_j);

VeRxPDU_AGSM_FD_2_FD16_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_j;

    /* Outputs for Enabled SubSystem: '<S208>/AGSM_FD_2_FD16_Processing' incorporates:
     *  EnablePort: '<S212>/Enable'
     */
    /* Constant: '<S213>/Calib' */
    if (KeSR1B_b_AGSM_FD_2_FD16_Enbl)
    {
        /* Switch: '<S214>/Switch1' incorporates:
         *  SignalConversion generated from: '<S208>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_AGSM_FD_2_FD16_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S214>/Switch' incorporates:
             *  Constant: '<S214>/Constant'
             */
            if (KeSR1B_b_AGSM_FD_2_FD16_E2E_BypEnbl)
            {
                /* Switch: '<S214>/Switch1' incorporates:
                 *  Constant: '<S214>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_j =
                    KeSR1B_y_AGSM_FD_2_FD16_E2E_Byp;
            }

            /* End of Switch: '<S214>/Switch' */
        }

        /* End of Switch: '<S214>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_AGSM_FD_2_FD16_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_AGSM_FD_2_FD16_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S215>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_j,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_o);

        /* Outputs for Atomic SubSystem: '<S212>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S225>/dec if Ok else inc2' incorporates:
         *  Logic: '<S225>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_o.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S225>/Inc Cntr' incorporates:
             *  Constant: '<S218>/Calib'
             *  UnitDelay: '<S225>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_pe) + ((uint32)
                             KeSR1B_Cnt_AGSM_FD_2_FD16_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S225>/dec if Ok else inc2' incorporates:
             *  Sum: '<S225>/Inc Cntr'
             */
            VeSR1B_Cnt_AGSM_FD_2_FD16_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S225>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_j =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_pe;

            /* MinMax: '<S225>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_j) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_j = 1U;
            }

            /* End of MinMax: '<S225>/FixPt MinMax' */

            /* Switch: '<S225>/dec if Ok else inc2' incorporates:
             *  Constant: '<S216>/Zero4'
             *  Sum: '<S225>/Dec Cntr'
             */
            VeSR1B_Cnt_AGSM_FD_2_FD16_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_j) - 1));
        }

        /* End of Switch: '<S225>/dec if Ok else inc2' */

        /* Logic: '<S225>/Cntr fail' incorporates:
         *  Constant: '<S219>/Calib'
         *  RelationalOperator: '<S225>/Enough counts to Fail?2'
         *  UnitDelay: '<S225>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_j = (uint8)
            (((VeSR1B_Cnt_AGSM_FD_2_FD16_CRC_DebCntr >=
               KeSR1B_Cnt_AGSM_FD_2_FD16_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_mpv) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S225>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_pe =
            VeSR1B_Cnt_AGSM_FD_2_FD16_CRC_DebCntr;

        /* Update for UnitDelay: '<S225>/Prev Fail Condition' incorporates:
         *  Logic: '<S225>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_mpv =
            rtb_TmpSignalConversionAtVeRx_j;

        /* DataTypeConversion: '<S212>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S212>/VeSR1N_b_AGSM_FD_2_FD16_CRC_Faild'
         *  Logic: '<S225>/Cntr fail'
         *  Logic: '<S225>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD16_CRC_F_j = (((sint32)
            rtb_TmpSignalConversionAtVeRx_j) != 0);

        /* End of Outputs for SubSystem: '<S212>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S212>/VeSR1N_b_AGSM_FD_2_FD16_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD16_CRC_Fai =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_o.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S212>/VeSR1N_b_AGSM_FD_2_FD16_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD16_E2E_Fai =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_o.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S212>/EscData_MC_Failing_Logic' */
        /* Switch: '<S226>/dec if Ok else inc2' incorporates:
         *  Logic: '<S226>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_o.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S226>/Inc Cntr' incorporates:
             *  Constant: '<S220>/Calib'
             *  UnitDelay: '<S226>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_dr) + ((uint32)
                             KeSR1B_Cnt_AGSM_FD_2_FD16_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S226>/dec if Ok else inc2' incorporates:
             *  Sum: '<S226>/Inc Cntr'
             */
            VeSR1B_Cnt_AGSM_FD_2_FD16_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S226>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_j =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_dr;

            /* MinMax: '<S226>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_j) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_j = 1U;
            }

            /* End of MinMax: '<S226>/FixPt MinMax' */

            /* Switch: '<S226>/dec if Ok else inc2' incorporates:
             *  Constant: '<S217>/Zero4'
             *  Sum: '<S226>/Dec Cntr'
             */
            VeSR1B_Cnt_AGSM_FD_2_FD16_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_j) - 1));
        }

        /* End of Switch: '<S226>/dec if Ok else inc2' */

        /* Logic: '<S226>/Cntr fail' incorporates:
         *  Constant: '<S221>/Calib'
         *  RelationalOperator: '<S226>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_j = (uint8)
            ((VeSR1B_Cnt_AGSM_FD_2_FD16_MC_DebCntr >=
              KeSR1B_Cnt_AGSM_FD_2_FD16_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S226>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_dr =
            VeSR1B_Cnt_AGSM_FD_2_FD16_MC_DebCntr;

        /* Update for UnitDelay: '<S226>/Prev Fail Condition' incorporates:
         *  Logic: '<S226>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_i2 =
            rtb_TmpSignalConversionAtVeRx_j;

        /* DataTypeConversion: '<S212>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S212>/VeSR1N_b_AGSM_FD_2_FD16_MC_Faild'
         *  Logic: '<S226>/Cntr fail'
         *  Logic: '<S226>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD16_MC_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeRx_j) != 0);

        /* End of Outputs for SubSystem: '<S212>/EscData_MC_Failing_Logic' */

        /* RelationalOperator: '<S212>/Relational Operator' incorporates:
         *  Constant: '<S212>/Constant'
         *  DataStoreWrite: '<S212>/VeSR1N_b_APCM_Stat_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APCM_Stat_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVe_h25.E_APCM_Stat) == 3);

        /* DataTypeConversion: '<S212>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S212>/VeSR1N_b_PRNDFailSts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PRNDFailSts =
            rtb_TmpSignalConversionAtVe_h25.E_PRNDFailSts ? ((uint8)1) : ((uint8)
            0);

        /* DataTypeConversion: '<S212>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S212>/VeSR1N_b_PRNDdisplayFailSts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PRNDdisplayFailSts =
            rtb_TmpSignalConversionAtVe_h25.E_PRNDdisplayFailSts ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S212>/Relational Operator1' incorporates:
         *  Constant: '<S212>/Constant1'
         *  DataStoreWrite: '<S212>/VeSR1N_b_ShiftLeverPositionReq_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ShiftLeverPositionRe_b = (((sint32)
            rtb_TmpSignalConversionAtVe_h25.E_ShiftLeverPositionReq) == 15);

        /* DataTypeConversion: '<S212>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S212>/VeSR1N_y_APCM_Stat_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_APCM_Stat_FD16 =
            rtb_TmpSignalConversionAtVe_h25.E_APCM_Stat;
        if (((sint32)rtb_TmpSignalConversionAtVe_h25.E_APCM_Stat) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_APCM_Stat_FD16 = 3U;
        }

        /* End of DataTypeConversion: '<S212>/Data Type Conversion1' */

        /* DataTypeConversion: '<S212>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S212>/VeSR1N_y_ShiftLeverPositionReq'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_ShiftLeverPositionReq =
            rtb_TmpSignalConversionAtVe_h25.E_ShiftLeverPositionReq;
        if (((sint32)rtb_TmpSignalConversionAtVe_h25.E_ShiftLeverPositionReq) >
                15)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_ShiftLeverPositionReq = 15U;
        }

        /* End of DataTypeConversion: '<S212>/Data Type Conversion4' */

        /* Outputs for Enabled SubSystem: '<S212>/Reset_MM_Failing' */
        /* Constant: '<S222>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_AGSM_FD_2_FD16_MM_,
            rtb_VeSR1N_Cnt_AGSM_FD_2_FD16_M, KeSR1B_Cnt_AGSM_FD_2_FD16_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_fo);

        /* End of Outputs for SubSystem: '<S212>/Reset_MM_Failing' */

        /* Gain: '<S212>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_hw = true;
    }

    /* End of Constant: '<S213>/Calib' */
    /* End of Outputs for SubSystem: '<S208>/AGSM_FD_2_FD16_Processing' */

    /* Merge: '<S6>/SR1N_Cnt_AGSM_FD_2_FD16_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S208>/VeSR1N_Cnt_AGSM_FD_2_FD16_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_AGSM_FD_2_FD16_Received_VeSR1N_Cnt_AGSM_FD_2_FD16_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_fo.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S6>/SR1N_b_AGSM_FD_2_FD16_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S208>/VeSR1N_b_AGSM_FD_2_FD16_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_AGSM_FD_2_FD16_Received_VeSR1N_b_AGSM_FD_2_FD16_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_fo.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S6>/SR1N_b_AGSM_FD_2_FD16_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S208>/VeSR1N_b_AGSM_FD_2_FD16_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_AGSM_FD_2_FD16_Received_VeSR1N_b_AGSM_FD_2_FD16_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_hw);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_AGSM_FD_2_FD16_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_AGSM_FD_2_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_AGSM_FD_2_FD3_MM;
    boolean rtb_VeSR1N_b_AGSM_FD_2_FD3_MM_F;
    IDTRAGSM_FD_2_FD3_Pkt rtb_TmpSignalConversionAtVeS_fm;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_h;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_AGSM_FD_2_FD3_Pkt' incorporates:
     *  SubSystem: '<S7>/AGSM_FD_2_FD3_Received'
     */
    /* SignalConversion generated from: '<S235>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S7>/SR1N_Cnt_AGSM_FD_2_FD3_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_AGSM_FD_2_FD3_MM =
        Rte_IrvRead_SR1B_AGSM_FD_2_FD3_Received_VeSR1N_Cnt_AGSM_FD_2_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S235>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S7>/SR1N_b_AGSM_FD_2_FD3_MM_Faild_merge'
     */
    rtb_VeSR1N_b_AGSM_FD_2_FD3_MM_F =
        Rte_IrvRead_SR1B_AGSM_FD_2_FD3_Received_VeSR1N_b_AGSM_FD_2_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S235>/VeSR1B_h_COMRX_AGSM_FD_2_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_AGSM_FD_2_FD3_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_AGSM_FD_2_FD3_Pkt_COMRX_AGSM_FD_2_FD3_Pkt
        (&rtb_TmpSignalConversionAtVeS_fm);

    /* SignalConversion generated from: '<S235>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_AGSM_FD_2_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_AGSM_FD_2_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_h);

VeRxPDU_AGSM_FD_2_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_h;

    /* Outputs for Enabled SubSystem: '<S235>/AGSM_FD_2_FD3_Processing' incorporates:
     *  EnablePort: '<S239>/Enable'
     */
    /* Constant: '<S240>/Calib' */
    if (KeSR1B_b_AGSM_FD_2_FD3_Enbl)
    {
        /* Switch: '<S241>/Switch1' incorporates:
         *  SignalConversion generated from: '<S235>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_AGSM_FD_2_FD3_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S241>/Switch' incorporates:
             *  Constant: '<S241>/Constant'
             */
            if (KeSR1B_b_AGSM_FD_2_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S241>/Switch1' incorporates:
                 *  Constant: '<S241>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_h = KeSR1B_y_AGSM_FD_2_FD3_E2E_Byp;
            }

            /* End of Switch: '<S241>/Switch' */
        }

        /* End of Switch: '<S241>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_AGSM_FD_2_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_AGSM_FD_2_FD3_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S242>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_h,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_m);

        /* Outputs for Atomic SubSystem: '<S239>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S252>/dec if Ok else inc2' incorporates:
         *  Logic: '<S252>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_m.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S252>/Inc Cntr' incorporates:
             *  Constant: '<S245>/Calib'
             *  UnitDelay: '<S252>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_jo) + ((uint32)
                             KeSR1B_Cnt_AGSM_FD_2_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S252>/dec if Ok else inc2' incorporates:
             *  Sum: '<S252>/Inc Cntr'
             */
            VeSR1B_Cnt_AGSM_FD_2_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S252>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_h =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_jo;

            /* MinMax: '<S252>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_h) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_h = 1U;
            }

            /* End of MinMax: '<S252>/FixPt MinMax' */

            /* Switch: '<S252>/dec if Ok else inc2' incorporates:
             *  Constant: '<S243>/Zero4'
             *  Sum: '<S252>/Dec Cntr'
             */
            VeSR1B_Cnt_AGSM_FD_2_FD3_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_h) - 1));
        }

        /* End of Switch: '<S252>/dec if Ok else inc2' */

        /* Logic: '<S252>/Cntr fail' incorporates:
         *  Constant: '<S246>/Calib'
         *  RelationalOperator: '<S252>/Enough counts to Fail?2'
         *  UnitDelay: '<S252>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_h = (uint8)
            (((VeSR1B_Cnt_AGSM_FD_2_FD3_CRC_DebCntr >=
               KeSR1B_Cnt_AGSM_FD_2_FD3_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_oz) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S252>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_jo =
            VeSR1B_Cnt_AGSM_FD_2_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S252>/Prev Fail Condition' incorporates:
         *  Logic: '<S252>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_oz =
            rtb_TmpSignalConversionAtVeRx_h;

        /* DataTypeConversion: '<S239>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S239>/VeSR1N_b_AGSM_FD_2_FD3_CRC_Faild'
         *  Logic: '<S252>/Cntr fail'
         *  Logic: '<S252>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD3_CRC_Fa_p = (((sint32)
            rtb_TmpSignalConversionAtVeRx_h) != 0);

        /* End of Outputs for SubSystem: '<S239>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S239>/VeSR1N_b_AGSM_FD_2_FD3_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD3_CRC_Fail =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_m.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S239>/VeSR1N_b_AGSM_FD_2_FD3_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD3_E2E_Fail =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_m.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S239>/EscData_MC_Failing_Logic' */
        /* Switch: '<S253>/dec if Ok else inc2' incorporates:
         *  Logic: '<S253>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_m.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S253>/Inc Cntr' incorporates:
             *  Constant: '<S247>/Calib'
             *  UnitDelay: '<S253>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_cs) + ((uint32)
                             KeSR1B_Cnt_AGSM_FD_2_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S253>/dec if Ok else inc2' incorporates:
             *  Sum: '<S253>/Inc Cntr'
             */
            VeSR1B_Cnt_AGSM_FD_2_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S253>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_h =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_cs;

            /* MinMax: '<S253>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_h) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_h = 1U;
            }

            /* End of MinMax: '<S253>/FixPt MinMax' */

            /* Switch: '<S253>/dec if Ok else inc2' incorporates:
             *  Constant: '<S244>/Zero4'
             *  Sum: '<S253>/Dec Cntr'
             */
            VeSR1B_Cnt_AGSM_FD_2_FD3_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_h) - 1));
        }

        /* End of Switch: '<S253>/dec if Ok else inc2' */

        /* Logic: '<S253>/Cntr fail' incorporates:
         *  Constant: '<S248>/Calib'
         *  RelationalOperator: '<S253>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_h = (uint8)
            ((VeSR1B_Cnt_AGSM_FD_2_FD3_MC_DebCntr >=
              KeSR1B_Cnt_AGSM_FD_2_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S253>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_cs =
            VeSR1B_Cnt_AGSM_FD_2_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S253>/Prev Fail Condition' incorporates:
         *  Logic: '<S253>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_gy =
            rtb_TmpSignalConversionAtVeRx_h;

        /* DataTypeConversion: '<S239>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S239>/VeSR1N_b_AGSM_FD_2_FD3_MC_Faild'
         *  Logic: '<S253>/Cntr fail'
         *  Logic: '<S253>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_AGSM_FD_2_FD3_MC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_h) != 0);

        /* End of Outputs for SubSystem: '<S239>/EscData_MC_Failing_Logic' */

        /* RelationalOperator: '<S239>/Relational Operator' incorporates:
         *  Constant: '<S239>/Constant'
         *  DataStoreWrite: '<S239>/VeSR1N_b_APCM_Stat_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APCM_Stat_SNA_Faild_a = (((sint32)
            rtb_TmpSignalConversionAtVeS_fm.E_APCM_Stat) == 3);

        /* DataTypeConversion: '<S239>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S239>/VeSR1N_b_PRNDFailSts_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PRNDFailSts_FD3 =
            rtb_TmpSignalConversionAtVeS_fm.E_PRNDFailSts ? ((uint8)1) : ((uint8)
            0);

        /* DataTypeConversion: '<S239>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S239>/VeSR1N_b_PRNDdisplayFailSts_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PRNDdisplayFailSts_FD3 =
            rtb_TmpSignalConversionAtVeS_fm.E_PRNDdisplayFailSts ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S239>/Relational Operator1' incorporates:
         *  Constant: '<S239>/Constant1'
         *  DataStoreWrite: '<S239>/VeSR1N_b_ShiftLeverPositionReq_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ShiftLeverPositionRe_a = (((sint32)
            rtb_TmpSignalConversionAtVeS_fm.E_ShiftLeverPositionReq) == 15);

        /* DataTypeConversion: '<S239>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S239>/VeSR1N_y_APCM_Stat_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_APCM_Stat_FD3 =
            rtb_TmpSignalConversionAtVeS_fm.E_APCM_Stat;
        if (((sint32)rtb_TmpSignalConversionAtVeS_fm.E_APCM_Stat) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_APCM_Stat_FD3 = 3U;
        }

        /* End of DataTypeConversion: '<S239>/Data Type Conversion1' */

        /* DataTypeConversion: '<S239>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S239>/VeSR1N_y_ShiftLeverPosnReq_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_ShiftLeverPosnReq_FD3 =
            rtb_TmpSignalConversionAtVeS_fm.E_ShiftLeverPositionReq;
        if (((sint32)rtb_TmpSignalConversionAtVeS_fm.E_ShiftLeverPositionReq) >
                15)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_ShiftLeverPosnReq_FD3 = 15U;
        }

        /* End of DataTypeConversion: '<S239>/Data Type Conversion4' */

        /* Outputs for Enabled SubSystem: '<S239>/Reset_MM_Failing' */
        /* Constant: '<S249>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_AGSM_FD_2_FD3_MM_F,
            rtb_VeSR1N_Cnt_AGSM_FD_2_FD3_MM, KeSR1B_Cnt_AGSM_FD_2_FD3_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_j);

        /* End of Outputs for SubSystem: '<S239>/Reset_MM_Failing' */

        /* Gain: '<S239>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_dv = true;
    }

    /* End of Constant: '<S240>/Calib' */
    /* End of Outputs for SubSystem: '<S235>/AGSM_FD_2_FD3_Processing' */

    /* Merge: '<S7>/SR1N_Cnt_AGSM_FD_2_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S235>/VeSR1N_Cnt_AGSM_FD_2_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_AGSM_FD_2_FD3_Received_VeSR1N_Cnt_AGSM_FD_2_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_j.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S7>/SR1N_b_AGSM_FD_2_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S235>/VeSR1N_b_AGSM_FD_2_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_AGSM_FD_2_FD3_Received_VeSR1N_b_AGSM_FD_2_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_j.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S7>/SR1N_b_AGSM_FD_2_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S235>/VeSR1N_b_AGSM_FD_2_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_AGSM_FD_2_FD3_Received_VeSR1N_b_AGSM_FD_2_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_dv);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_AGSM_FD_2_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_APM_VDCM_FD11_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_APM_VDCM_FD11_MM;
    boolean rtb_VeSR1N_b_APM_VDCM_FD11_MM_F;
    IDTRAPM_VDCM_FD11_Pkt rtb_TmpSignalConversionAtVeS_cd;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_g;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_APM_VDCM_FD11_Pkt' incorporates:
     *  SubSystem: '<S8>/APM_VDCM_FD11_Received'
     */
    /* SignalConversion generated from: '<S262>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S8>/SR1N_Cnt_APM_VDCM_FD11_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_APM_VDCM_FD11_MM =
        Rte_IrvRead_SR1B_APM_VDCM_FD11_Received_VeSR1N_Cnt_APM_VDCM_FD11_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S262>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S8>/SR1N_b_APM_VDCM_FD11_MM_Faild_merge'
     */
    rtb_VeSR1N_b_APM_VDCM_FD11_MM_F =
        Rte_IrvRead_SR1B_APM_VDCM_FD11_Received_VeSR1N_b_APM_VDCM_FD11_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S262>/VeSR1B_h_COMRX_APM_VDCM_FD11_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_APM_VDCM_FD11_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_APM_VDCM_FD11_Pkt_COMRX_APM_VDCM_FD11_Pkt
        (&rtb_TmpSignalConversionAtVeS_cd);

    /* SignalConversion generated from: '<S262>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_APM_VDCM_FD11_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_APM_VDCM_FD11_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_g);

VeRxPDU_APM_VDCM_FD11_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_g;

    /* Outputs for Enabled SubSystem: '<S262>/APM_VDCM_FD11_Processing' incorporates:
     *  EnablePort: '<S266>/Enable'
     */
    /* Constant: '<S267>/Calib' */
    if (KeSR1B_b_APM_VDCM_FD11_Enbl)
    {
        /* Switch: '<S268>/Switch1' incorporates:
         *  SignalConversion generated from: '<S262>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_APM_VDCM_FD11_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S268>/Switch' incorporates:
             *  Constant: '<S268>/Constant'
             */
            if (KeSR1B_b_APM_VDCM_FD11_E2E_BypEnbl)
            {
                /* Switch: '<S268>/Switch1' incorporates:
                 *  Constant: '<S268>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_g = KeSR1B_y_APM_VDCM_FD11_E2E_Byp;
            }

            /* End of Switch: '<S268>/Switch' */
        }

        /* End of Switch: '<S268>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_APM_VDCM_FD11_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_APM_VDCM_FD11_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S269>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_g,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_e);

        /* Outputs for Atomic SubSystem: '<S266>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S279>/dec if Ok else inc2' incorporates:
         *  Logic: '<S279>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_e.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S279>/Inc Cntr' incorporates:
             *  Constant: '<S272>/Calib'
             *  UnitDelay: '<S279>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ix0) + ((uint32)
                             KeSR1B_Cnt_APM_VDCM_FD11_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S279>/dec if Ok else inc2' incorporates:
             *  Sum: '<S279>/Inc Cntr'
             */
            VeSR1B_Cnt_APM_VDCM_FD11_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S279>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_g =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ix0;

            /* MinMax: '<S279>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_g) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_g = 1U;
            }

            /* End of MinMax: '<S279>/FixPt MinMax' */

            /* Switch: '<S279>/dec if Ok else inc2' incorporates:
             *  Constant: '<S270>/Zero4'
             *  Sum: '<S279>/Dec Cntr'
             */
            VeSR1B_Cnt_APM_VDCM_FD11_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_g) - 1));
        }

        /* End of Switch: '<S279>/dec if Ok else inc2' */

        /* Logic: '<S279>/Cntr fail' incorporates:
         *  Constant: '<S273>/Calib'
         *  RelationalOperator: '<S279>/Enough counts to Fail?2'
         *  UnitDelay: '<S279>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_g = (uint8)
            (((VeSR1B_Cnt_APM_VDCM_FD11_CRC_DebCntr >=
               KeSR1B_Cnt_APM_VDCM_FD11_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_i1) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S279>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ix0 =
            VeSR1B_Cnt_APM_VDCM_FD11_CRC_DebCntr;

        /* Update for UnitDelay: '<S279>/Prev Fail Condition' incorporates:
         *  Logic: '<S279>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_i1 =
            rtb_TmpSignalConversionAtVeRx_g;

        /* DataTypeConversion: '<S266>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S266>/VeSR1N_b_APM_VDCM_FD11_CRC_Faild'
         *  Logic: '<S279>/Cntr fail'
         *  Logic: '<S279>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_CRC_Fa_h = (((sint32)
            rtb_TmpSignalConversionAtVeRx_g) != 0);

        /* End of Outputs for SubSystem: '<S266>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S266>/VeSR1N_b_APM_VDCM_FD11_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_CRC_Fail =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_e.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S266>/VeSR1N_b_APM_VDCM_FD11_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_E2E_Fail =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_e.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S266>/EscData_MC_Failing_Logic' */
        /* Switch: '<S280>/dec if Ok else inc2' incorporates:
         *  Logic: '<S280>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_e.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S280>/Inc Cntr' incorporates:
             *  Constant: '<S274>/Calib'
             *  UnitDelay: '<S280>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_om) + ((uint32)
                             KeSR1B_Cnt_APM_VDCM_FD11_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S280>/dec if Ok else inc2' incorporates:
             *  Sum: '<S280>/Inc Cntr'
             */
            VeSR1B_Cnt_APM_VDCM_FD11_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S280>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_g =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_om;

            /* MinMax: '<S280>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_g) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_g = 1U;
            }

            /* End of MinMax: '<S280>/FixPt MinMax' */

            /* Switch: '<S280>/dec if Ok else inc2' incorporates:
             *  Constant: '<S271>/Zero4'
             *  Sum: '<S280>/Dec Cntr'
             */
            VeSR1B_Cnt_APM_VDCM_FD11_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_g) - 1));
        }

        /* End of Switch: '<S280>/dec if Ok else inc2' */

        /* Logic: '<S280>/Cntr fail' incorporates:
         *  Constant: '<S275>/Calib'
         *  RelationalOperator: '<S280>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_g = (uint8)
            ((VeSR1B_Cnt_APM_VDCM_FD11_MC_DebCntr >=
              KeSR1B_Cnt_APM_VDCM_FD11_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S280>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_om =
            VeSR1B_Cnt_APM_VDCM_FD11_MC_DebCntr;

        /* Update for UnitDelay: '<S280>/Prev Fail Condition' incorporates:
         *  Logic: '<S280>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_pw =
            rtb_TmpSignalConversionAtVeRx_g;

        /* DataTypeConversion: '<S266>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S266>/VeSR1N_b_APM_VDCM_FD11_MC_Faild'
         *  Logic: '<S280>/Cntr fail'
         *  Logic: '<S280>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD11_MC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_g) != 0);

        /* End of Outputs for SubSystem: '<S266>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S266>/Data Type Conversion10' incorporates:
         *  DataStoreWrite: '<S266>/VeSR1N_I_APM_HV_I_Fbk_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_I_APM_HV_I_Fbk_FD11 =
            rtb_TmpSignalConversionAtVeS_cd.E_APM_HV_I_Fbk;
        if (((sint32)rtb_TmpSignalConversionAtVeS_cd.E_APM_HV_I_Fbk) > 4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_I_APM_HV_I_Fbk_FD11 = 4095U;
        }

        /* End of DataTypeConversion: '<S266>/Data Type Conversion10' */

        /* DataTypeConversion: '<S266>/Data Type Conversion14' incorporates:
         *  DataStoreWrite: '<S266>/VeSR1N_I_APM_IdcHvSetPFdbk_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_I_APM_IdcHvSetPFdbk_FD11 =
            rtb_TmpSignalConversionAtVeS_cd.E_APM_IdcHvSetPFdbk;
        if (((sint32)rtb_TmpSignalConversionAtVeS_cd.E_APM_IdcHvSetPFdbk) > 1023)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_I_APM_IdcHvSetPFdbk_FD11 = 1023U;
        }

        /* End of DataTypeConversion: '<S266>/Data Type Conversion14' */

        /* DataTypeConversion: '<S266>/Data Type Conversion16' incorporates:
         *  DataStoreWrite: '<S266>/VeSR1N_I_APM_LV_I_Fbk_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_I_APM_LV_I_Fbk_FD11 =
            rtb_TmpSignalConversionAtVeS_cd.E_APM_LV_I_Fbk;
        if (((sint32)rtb_TmpSignalConversionAtVeS_cd.E_APM_LV_I_Fbk) > 4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_I_APM_LV_I_Fbk_FD11 = 4095U;
        }

        /* End of DataTypeConversion: '<S266>/Data Type Conversion16' */

        /* DataTypeConversion: '<S266>/Data Type Conversion24' incorporates:
         *  DataStoreWrite: '<S266>/VeSR1N_Pct_APM_UtilPctOfDCDC_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_Pct_APM_UtilPctOfDCDC_FD =
            rtb_TmpSignalConversionAtVeS_cd.E_APM_UtilPctOfDCDC;
        if (((sint32)rtb_TmpSignalConversionAtVeS_cd.E_APM_UtilPctOfDCDC) > 127)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_Pct_APM_UtilPctOfDCDC_FD = 127U;
        }

        /* End of DataTypeConversion: '<S266>/Data Type Conversion24' */

        /* DataTypeConversion: '<S266>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S266>/VeSR1N_T_APM_Buck_Temp_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_T_APM_Buck_Temp_FD11 =
            rtb_TmpSignalConversionAtVeS_cd.E_APM_Buck_Temp;
        if (((sint32)rtb_TmpSignalConversionAtVeS_cd.E_APM_Buck_Temp) > 4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_T_APM_Buck_Temp_FD11 = 4095U;
        }

        /* End of DataTypeConversion: '<S266>/Data Type Conversion1' */

        /* DataTypeConversion: '<S266>/Data Type Conversion20' incorporates:
         *  DataStoreWrite: '<S266>/VeSR1N_T_APM_PSFB_Temp1_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_T_APM_PSFB_Temp1_FD11 =
            rtb_TmpSignalConversionAtVeS_cd.E_APM_PSFB_Temp1;
        if (((sint32)rtb_TmpSignalConversionAtVeS_cd.E_APM_PSFB_Temp1) > 4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_T_APM_PSFB_Temp1_FD11 = 4095U;
        }

        /* End of DataTypeConversion: '<S266>/Data Type Conversion20' */

        /* DataTypeConversion: '<S266>/Data Type Conversion21' incorporates:
         *  DataStoreWrite: '<S266>/VeSR1N_T_APM_PSFB_Temp2_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_T_APM_PSFB_Temp2_FD11 =
            rtb_TmpSignalConversionAtVeS_cd.E_APM_PSFB_Temp2;
        if (((sint32)rtb_TmpSignalConversionAtVeS_cd.E_APM_PSFB_Temp2) > 4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_T_APM_PSFB_Temp2_FD11 = 4095U;
        }

        /* End of DataTypeConversion: '<S266>/Data Type Conversion21' */

        /* DataStoreWrite: '<S266>/VeSR1N_T_APM_TempColdPlate_FD11' */
        SR1B_BLUEN_ac_DW.VeSR1N_T_APM_TempColdPlate_FD11 =
            rtb_TmpSignalConversionAtVeS_cd.E_APM_TempColdPlate;

        /* DataStoreWrite: '<S266>/VeSR1N_T_APM_Water_Temp_FD11' */
        SR1B_BLUEN_ac_DW.VeSR1N_T_APM_Water_Temp_FD11 =
            rtb_TmpSignalConversionAtVeS_cd.E_APM_Water_Temp;

        /* DataTypeConversion: '<S266>/Data Type Conversion11' incorporates:
         *  DataStoreWrite: '<S266>/VeSR1N_U_APM_HV_V_Fbk_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_APM_HV_V_Fbk_FD11 =
            rtb_TmpSignalConversionAtVeS_cd.E_APM_HV_V_Fbk;
        if (((sint32)rtb_TmpSignalConversionAtVeS_cd.E_APM_HV_V_Fbk) > 4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_APM_HV_V_Fbk_FD11 = 4095U;
        }

        /* End of DataTypeConversion: '<S266>/Data Type Conversion11' */

        /* DataTypeConversion: '<S266>/Data Type Conversion13' incorporates:
         *  DataStoreWrite: '<S266>/VeSR1N_U_APM_HvVsetPFdbk_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_APM_HvVsetPFdbk_FD11 =
            rtb_TmpSignalConversionAtVeS_cd.E_APM_HvVsetPFdbk;
        if (((sint32)rtb_TmpSignalConversionAtVeS_cd.E_APM_HvVsetPFdbk) > 511)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_APM_HvVsetPFdbk_FD11 = 511U;
        }

        /* End of DataTypeConversion: '<S266>/Data Type Conversion13' */

        /* DataTypeConversion: '<S266>/Data Type Conversion17' incorporates:
         *  DataStoreWrite: '<S266>/VeSR1N_U_APM_LV_V_Fbk_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_APM_LV_V_Fbk_FD11 =
            rtb_TmpSignalConversionAtVeS_cd.E_APM_LV_V_Fbk;
        if (((sint32)rtb_TmpSignalConversionAtVeS_cd.E_APM_LV_V_Fbk) > 4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_APM_LV_V_Fbk_FD11 = 4095U;
        }

        /* End of DataTypeConversion: '<S266>/Data Type Conversion17' */

        /* DataTypeConversion: '<S266>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S266>/VeSR1N_W_APM_DeratingPower_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_W_APM_DeratingPower_FD11 =
            rtb_TmpSignalConversionAtVeS_cd.E_APM_DeratingPower;
        if (((sint32)rtb_TmpSignalConversionAtVeS_cd.E_APM_DeratingPower) > 63)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_W_APM_DeratingPower_FD11 = 63U;
        }

        /* End of DataTypeConversion: '<S266>/Data Type Conversion5' */

        /* DataStoreWrite: '<S266>/VeSR1N_W_APM_EstPwrLoss_FD11' */
        SR1B_BLUEN_ac_DW.VeSR1N_W_APM_EstPwrLoss_FD11 =
            rtb_TmpSignalConversionAtVeS_cd.E_APM_EstPwrLoss;

        /* DataTypeConversion: '<S266>/Data Type Conversion15' incorporates:
         *  DataStoreWrite: '<S266>/VeSR1N_W_APM_InputPower_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_W_APM_InputPower_FD11 =
            rtb_TmpSignalConversionAtVeS_cd.E_APM_InputPower;
        if (((sint32)rtb_TmpSignalConversionAtVeS_cd.E_APM_InputPower) > 1023)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_W_APM_InputPower_FD11 = 1023U;
        }

        /* End of DataTypeConversion: '<S266>/Data Type Conversion15' */

        /* DataTypeConversion: '<S266>/Data Type Conversion18' incorporates:
         *  DataStoreWrite: '<S266>/VeSR1N_W_APM_OutputPower_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_W_APM_OutputPower_FD11 =
            rtb_TmpSignalConversionAtVeS_cd.E_APM_OutputPower;
        if (((sint32)rtb_TmpSignalConversionAtVeS_cd.E_APM_OutputPower) > 1023)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_W_APM_OutputPower_FD11 = 1023U;
        }

        /* End of DataTypeConversion: '<S266>/Data Type Conversion18' */

        /* RelationalOperator: '<S266>/Relational Operator' incorporates:
         *  Constant: '<S266>/Constant'
         *  DataStoreWrite: '<S266>/VeSR1N_b_APM_Buck_Temp_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_Buck_Temp_SNA_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeS_cd.E_APM_Buck_Temp) == 4095);

        /* RelationalOperator: '<S266>/Relational Operator1' incorporates:
         *  Constant: '<S266>/Constant1'
         *  DataStoreWrite: '<S266>/VeSR1N_b_APM_CtrlSts_Fbk_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_CtrlSts_Fbk_SNA_Fa = (((sint32)
            rtb_TmpSignalConversionAtVeS_cd.E_APM_CtrlSts_Fbk) == 15);

        /* DataTypeConversion: '<S266>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S266>/VeSR1N_b_APM_CurrLimitMode_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_CurrLimitMode_FD11 =
            rtb_TmpSignalConversionAtVeS_cd.E_APM_CurrentLimitMode ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S266>/Relational Operator2' incorporates:
         *  Constant: '<S266>/Constant3'
         *  DataStoreWrite: '<S266>/VeSR1N_b_APM_DeratingModeStatus_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_DeratingModeStatus = (((sint32)
            rtb_TmpSignalConversionAtVeS_cd.E_APM_DeratingModeStatus) == 7);

        /* RelationalOperator: '<S266>/Relational Operator3' incorporates:
         *  Constant: '<S266>/Constant4'
         *  DataStoreWrite: '<S266>/VeSR1N_b_APM_DeratingPower_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_DeratingPower_SNA_ = (((sint32)
            rtb_TmpSignalConversionAtVeS_cd.E_APM_DeratingPower) == 63);

        /* RelationalOperator: '<S266>/Relational Operator4' incorporates:
         *  Constant: '<S266>/Constant5'
         *  DataStoreWrite: '<S266>/VeSR1N_b_APM_DeratingReason_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_DeratingReason_SNA = (((sint32)
            rtb_TmpSignalConversionAtVeS_cd.E_APM_DeratingReason) == 31);

        /* RelationalOperator: '<S266>/Relational Operator5' incorporates:
         *  Constant: '<S266>/Constant6'
         *  DataStoreWrite: '<S266>/VeSR1N_b_APM_EstPwrLoss_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_EstPwrLoss_SNA_Fai = (((sint32)
            rtb_TmpSignalConversionAtVeS_cd.E_APM_EstPwrLoss) == 255);

        /* RelationalOperator: '<S266>/Relational Operator6' incorporates:
         *  Constant: '<S266>/Constant7'
         *  DataStoreWrite: '<S266>/VeSR1N_b_APM_FailureReason_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_FailureReason_SNA_ = (((sint32)
            rtb_TmpSignalConversionAtVeS_cd.E_APM_FailureReason) == 63);

        /* RelationalOperator: '<S266>/Relational Operator7' incorporates:
         *  Constant: '<S266>/Constant8'
         *  DataStoreWrite: '<S266>/VeSR1N_b_APM_FailureType_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_FailureType_SNA_Fa = (((sint32)
            rtb_TmpSignalConversionAtVeS_cd.E_APM_FailureType) == 3);

        /* RelationalOperator: '<S266>/Relational Operator8' incorporates:
         *  Constant: '<S266>/Constant9'
         *  DataStoreWrite: '<S266>/VeSR1N_b_APM_HV_I_Fbk_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_HV_I_Fbk_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeS_cd.E_APM_HV_I_Fbk) == 4095);

        /* RelationalOperator: '<S266>/Relational Operator9' incorporates:
         *  Constant: '<S266>/Constant10'
         *  DataStoreWrite: '<S266>/VeSR1N_b_APM_HV_V_Fbk_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_HV_V_Fbk_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeS_cd.E_APM_HV_V_Fbk) == 4095);

        /* DataTypeConversion: '<S266>/Data Type Conversion12' incorporates:
         *  DataStoreWrite: '<S266>/VeSR1N_b_APM_HvOverVStatus_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_HvOverVStatus_FD11 =
            rtb_TmpSignalConversionAtVeS_cd.E_APM_HvOverVStatus ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S266>/Relational Operator10' incorporates:
         *  Constant: '<S266>/Constant11'
         *  DataStoreWrite: '<S266>/VeSR1N_b_APM_HvVsetPFdbk_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_HvVsetPFdbk_SNA_Fa = (((sint32)
            rtb_TmpSignalConversionAtVeS_cd.E_APM_HvVsetPFdbk) == 511);

        /* RelationalOperator: '<S266>/Relational Operator11' incorporates:
         *  Constant: '<S266>/Constant12'
         *  DataStoreWrite: '<S266>/VeSR1N_b_APM_IdcHvSetPFdbk_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_IdcHvSetPFdbk_SNA_ = (((sint32)
            rtb_TmpSignalConversionAtVeS_cd.E_APM_IdcHvSetPFdbk) == 1023);

        /* RelationalOperator: '<S266>/Relational Operator12' incorporates:
         *  Constant: '<S266>/Constant13'
         *  DataStoreWrite: '<S266>/VeSR1N_b_APM_InputPower_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_InputPower_SNA_Fai = (((sint32)
            rtb_TmpSignalConversionAtVeS_cd.E_APM_InputPower) == 1023);

        /* RelationalOperator: '<S266>/Relational Operator13' incorporates:
         *  Constant: '<S266>/Constant14'
         *  DataStoreWrite: '<S266>/VeSR1N_b_APM_LV_I_Fbk_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_LV_I_Fbk_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeS_cd.E_APM_LV_I_Fbk) == 4095);

        /* RelationalOperator: '<S266>/Relational Operator14' incorporates:
         *  Constant: '<S266>/Constant15'
         *  DataStoreWrite: '<S266>/VeSR1N_b_APM_LV_V_Fbk_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_LV_V_Fbk_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeS_cd.E_APM_LV_V_Fbk) == 4095);

        /* RelationalOperator: '<S266>/Relational Operator15' incorporates:
         *  Constant: '<S266>/Constant16'
         *  DataStoreWrite: '<S266>/VeSR1N_b_APM_OutputPower_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_OutputPower_SNA_Fa = (((sint32)
            rtb_TmpSignalConversionAtVeS_cd.E_APM_OutputPower) == 1023);

        /* RelationalOperator: '<S266>/Relational Operator16' incorporates:
         *  Constant: '<S266>/Constant17'
         *  DataStoreWrite: '<S266>/VeSR1N_b_APM_PSFB_Temp1_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_PSFB_Temp1_SNA_Fai = (((sint32)
            rtb_TmpSignalConversionAtVeS_cd.E_APM_PSFB_Temp1) == 4095);

        /* RelationalOperator: '<S266>/Relational Operator17' incorporates:
         *  Constant: '<S266>/Constant18'
         *  DataStoreWrite: '<S266>/VeSR1N_b_APM_PSFB_Temp2_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_PSFB_Temp2_SNA_Fai = (((sint32)
            rtb_TmpSignalConversionAtVeS_cd.E_APM_PSFB_Temp2) == 4095);

        /* DataTypeConversion: '<S266>/Data Type Conversion19' incorporates:
         *  DataStoreWrite: '<S266>/VeSR1N_b_APM_PowerLimMode_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_PowerLimMode_FD11 =
            rtb_TmpSignalConversionAtVeS_cd.E_APM_PowerLimitMode ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S266>/Relational Operator18' incorporates:
         *  Constant: '<S266>/Constant19'
         *  DataStoreWrite: '<S266>/VeSR1N_b_APM_TempColdPlate_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_TempColdPlate_SNA_ = (((sint32)
            rtb_TmpSignalConversionAtVeS_cd.E_APM_TempColdPlate) == 255);

        /* RelationalOperator: '<S266>/Relational Operator19' incorporates:
         *  Constant: '<S266>/Constant20'
         *  DataStoreWrite: '<S266>/VeSR1N_b_APM_UtilPctOfDCDC_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_UtilPctOfDCDC_SNA_ = (((sint32)
            rtb_TmpSignalConversionAtVeS_cd.E_APM_UtilPctOfDCDC) == 127);

        /* RelationalOperator: '<S266>/Relational Operator20' incorporates:
         *  Constant: '<S266>/Constant21'
         *  DataStoreWrite: '<S266>/VeSR1N_b_APM_Water_Temp_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_Water_Temp_SNA_Fai = (((sint32)
            rtb_TmpSignalConversionAtVeS_cd.E_APM_Water_Temp) == 255);

        /* DataTypeConversion: '<S266>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S266>/VeSR1N_y_APM_CtrlSts_Fbk_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_APM_CtrlSts_Fbk_FD11 =
            rtb_TmpSignalConversionAtVeS_cd.E_APM_CtrlSts_Fbk;
        if (((sint32)rtb_TmpSignalConversionAtVeS_cd.E_APM_CtrlSts_Fbk) > 15)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_APM_CtrlSts_Fbk_FD11 = 15U;
        }

        /* End of DataTypeConversion: '<S266>/Data Type Conversion2' */

        /* DataTypeConversion: '<S266>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S266>/VeSR1N_y_APM_DeratingMdSts_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_APM_DeratingMdSts_FD11 =
            rtb_TmpSignalConversionAtVeS_cd.E_APM_DeratingModeStatus;
        if (((sint32)rtb_TmpSignalConversionAtVeS_cd.E_APM_DeratingModeStatus) >
            7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_APM_DeratingMdSts_FD11 = 7U;
        }

        /* End of DataTypeConversion: '<S266>/Data Type Conversion4' */

        /* DataTypeConversion: '<S266>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S266>/VeSR1N_y_APM_DeratingReasn_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_APM_DeratingReasn_FD11 =
            rtb_TmpSignalConversionAtVeS_cd.E_APM_DeratingReason;
        if (((sint32)rtb_TmpSignalConversionAtVeS_cd.E_APM_DeratingReason) > 31)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_APM_DeratingReasn_FD11 = 31U;
        }

        /* End of DataTypeConversion: '<S266>/Data Type Conversion6' */

        /* DataTypeConversion: '<S266>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S266>/VeSR1N_y_APM_FailureReason_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_APM_FailureReason_FD11 =
            rtb_TmpSignalConversionAtVeS_cd.E_APM_FailureReason;
        if (((sint32)rtb_TmpSignalConversionAtVeS_cd.E_APM_FailureReason) > 63)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_APM_FailureReason_FD11 = 63U;
        }

        /* End of DataTypeConversion: '<S266>/Data Type Conversion8' */

        /* DataTypeConversion: '<S266>/Data Type Conversion9' incorporates:
         *  DataStoreWrite: '<S266>/VeSR1N_y_APM_FailureType_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_APM_FailureType_FD11 =
            rtb_TmpSignalConversionAtVeS_cd.E_APM_FailureType;
        if (((sint32)rtb_TmpSignalConversionAtVeS_cd.E_APM_FailureType) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_APM_FailureType_FD11 = 3U;
        }

        /* End of DataTypeConversion: '<S266>/Data Type Conversion9' */

        /* DataStoreWrite: '<S266>/VeSR1N_y_APM_RecoveryActn_FD11' */
        SR1B_BLUEN_ac_DW.VeSR1N_y_APM_RecoveryActn_FD11 =
            rtb_TmpSignalConversionAtVeS_cd.E_APM_RecoveryAction;

        /* Outputs for Enabled SubSystem: '<S266>/Reset_MM_Failing' */
        /* Constant: '<S276>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_APM_VDCM_FD11_MM_F,
            rtb_VeSR1N_Cnt_APM_VDCM_FD11_MM, KeSR1B_Cnt_APM_VDCM_FD11_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_gs);

        /* End of Outputs for SubSystem: '<S266>/Reset_MM_Failing' */

        /* Gain: '<S266>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_eq = true;
    }

    /* End of Constant: '<S267>/Calib' */
    /* End of Outputs for SubSystem: '<S262>/APM_VDCM_FD11_Processing' */

    /* Merge: '<S8>/SR1N_Cnt_APM_VDCM_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S262>/VeSR1N_Cnt_APM_VDCM_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_APM_VDCM_FD11_Received_VeSR1N_Cnt_APM_VDCM_FD11_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_gs.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S8>/SR1N_b_APM_VDCM_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S262>/VeSR1N_b_APM_VDCM_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_APM_VDCM_FD11_Received_VeSR1N_b_APM_VDCM_FD11_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_gs.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S8>/SR1N_b_APM_VDCM_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S262>/VeSR1N_b_APM_VDCM_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_APM_VDCM_FD11_Received_VeSR1N_b_APM_VDCM_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_eq);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_APM_VDCM_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_APM_VDCM_FD5_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_APM_VDCM_FD5_MM_;
    boolean rtb_VeSR1N_b_APM_VDCM_FD5_MM_Fa;
    IDTRAPM_VDCM_FD5_Pkt rtb_TmpSignalConversionAtVeS_fg;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_m;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_APM_VDCM_FD5_Pkt' incorporates:
     *  SubSystem: '<S9>/APM_VDCM_FD5_Received'
     */
    /* SignalConversion generated from: '<S310>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S9>/SR1N_Cnt_APM_VDCM_FD5_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_APM_VDCM_FD5_MM_ =
        Rte_IrvRead_SR1B_APM_VDCM_FD5_Received_VeSR1N_Cnt_APM_VDCM_FD5_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S310>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S9>/SR1N_b_APM_VDCM_FD5_MM_Faild_merge'
     */
    rtb_VeSR1N_b_APM_VDCM_FD5_MM_Fa =
        Rte_IrvRead_SR1B_APM_VDCM_FD5_Received_VeSR1N_b_APM_VDCM_FD5_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S310>/VeSR1B_h_COMRX_APM_VDCM_FD5_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_APM_VDCM_FD5_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_APM_VDCM_FD5_Pkt_COMRX_APM_VDCM_FD5_Pkt
        (&rtb_TmpSignalConversionAtVeS_fg);

    /* SignalConversion generated from: '<S310>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_APM_VDCM_FD5_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_APM_VDCM_FD5_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_m);

VeRxPDU_APM_VDCM_FD5_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_m;

    /* Outputs for Enabled SubSystem: '<S310>/APM_VDCM_FD5_Processing' incorporates:
     *  EnablePort: '<S314>/Enable'
     */
    /* Constant: '<S315>/Calib' */
    if (KeSR1B_b_APM_VDCM_FD5_Enbl)
    {
        /* Switch: '<S316>/Switch1' incorporates:
         *  SignalConversion generated from: '<S310>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_APM_VDCM_FD5_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S316>/Switch' incorporates:
             *  Constant: '<S316>/Constant'
             */
            if (KeSR1B_b_APM_VDCM_FD5_E2E_BypEnbl)
            {
                /* Switch: '<S316>/Switch1' incorporates:
                 *  Constant: '<S316>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_m = KeSR1B_y_APM_VDCM_FD5_E2E_Byp;
            }

            /* End of Switch: '<S316>/Switch' */
        }

        /* End of Switch: '<S316>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_APM_VDCM_FD5_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_APM_VDCM_FD5_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S317>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_m,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_m2);

        /* Outputs for Atomic SubSystem: '<S314>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S327>/dec if Ok else inc2' incorporates:
         *  Logic: '<S327>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_m2.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S327>/Inc Cntr' incorporates:
             *  Constant: '<S320>/Calib'
             *  UnitDelay: '<S327>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_de) + ((uint32)
                             KeSR1B_Cnt_APM_VDCM_FD5_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S327>/dec if Ok else inc2' incorporates:
             *  Sum: '<S327>/Inc Cntr'
             */
            VeSR1B_Cnt_APM_VDCM_FD5_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S327>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_m =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_de;

            /* MinMax: '<S327>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_m) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_m = 1U;
            }

            /* End of MinMax: '<S327>/FixPt MinMax' */

            /* Switch: '<S327>/dec if Ok else inc2' incorporates:
             *  Constant: '<S318>/Zero4'
             *  Sum: '<S327>/Dec Cntr'
             */
            VeSR1B_Cnt_APM_VDCM_FD5_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_m) - 1));
        }

        /* End of Switch: '<S327>/dec if Ok else inc2' */

        /* Logic: '<S327>/Cntr fail' incorporates:
         *  Constant: '<S321>/Calib'
         *  RelationalOperator: '<S327>/Enough counts to Fail?2'
         *  UnitDelay: '<S327>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_m = (uint8)
            (((VeSR1B_Cnt_APM_VDCM_FD5_CRC_DebCntr >=
               KeSR1B_Cnt_APM_VDCM_FD5_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_kc) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S327>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_de =
            VeSR1B_Cnt_APM_VDCM_FD5_CRC_DebCntr;

        /* Update for UnitDelay: '<S327>/Prev Fail Condition' incorporates:
         *  Logic: '<S327>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_kc =
            rtb_TmpSignalConversionAtVeRx_m;

        /* DataTypeConversion: '<S314>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S314>/VeSR1N_b_APM_VDCM_FD5_CRC_Faild'
         *  Logic: '<S327>/Cntr fail'
         *  Logic: '<S327>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_CRC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_m) != 0);

        /* End of Outputs for SubSystem: '<S314>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S314>/VeSR1N_b_APM_VDCM_FD5_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_CRC_Failg =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_m2.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S314>/VeSR1N_b_APM_VDCM_FD5_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_E2E_Faild =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_m2.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S314>/EscData_MC_Failing_Logic' */
        /* Switch: '<S328>/dec if Ok else inc2' incorporates:
         *  Logic: '<S328>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_m2.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S328>/Inc Cntr' incorporates:
             *  Constant: '<S322>/Calib'
             *  UnitDelay: '<S328>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_k1v) + ((uint32)
                             KeSR1B_Cnt_APM_VDCM_FD5_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S328>/dec if Ok else inc2' incorporates:
             *  Sum: '<S328>/Inc Cntr'
             */
            VeSR1B_Cnt_APM_VDCM_FD5_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S328>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_m =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_k1v;

            /* MinMax: '<S328>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_m) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_m = 1U;
            }

            /* End of MinMax: '<S328>/FixPt MinMax' */

            /* Switch: '<S328>/dec if Ok else inc2' incorporates:
             *  Constant: '<S319>/Zero4'
             *  Sum: '<S328>/Dec Cntr'
             */
            VeSR1B_Cnt_APM_VDCM_FD5_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_m) - 1));
        }

        /* End of Switch: '<S328>/dec if Ok else inc2' */

        /* Logic: '<S328>/Cntr fail' incorporates:
         *  Constant: '<S323>/Calib'
         *  RelationalOperator: '<S328>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_m = (uint8)
            ((VeSR1B_Cnt_APM_VDCM_FD5_MC_DebCntr >=
              KeSR1B_Cnt_APM_VDCM_FD5_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S328>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_k1v =
            VeSR1B_Cnt_APM_VDCM_FD5_MC_DebCntr;

        /* Update for UnitDelay: '<S328>/Prev Fail Condition' incorporates:
         *  Logic: '<S328>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_jh =
            rtb_TmpSignalConversionAtVeRx_m;

        /* DataTypeConversion: '<S314>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S314>/VeSR1N_b_APM_VDCM_FD5_MC_Faild'
         *  Logic: '<S328>/Cntr fail'
         *  Logic: '<S328>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_VDCM_FD5_MC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_m) != 0);

        /* End of Outputs for SubSystem: '<S314>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S314>/Data Type Conversion10' incorporates:
         *  DataStoreWrite: '<S314>/VeSR1N_I_APM_HV_I_Fbk_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_I_APM_HV_I_Fbk_FD5 =
            rtb_TmpSignalConversionAtVeS_fg.E_APM_HV_I_Fbk;
        if (((sint32)rtb_TmpSignalConversionAtVeS_fg.E_APM_HV_I_Fbk) > 4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_I_APM_HV_I_Fbk_FD5 = 4095U;
        }

        /* End of DataTypeConversion: '<S314>/Data Type Conversion10' */

        /* DataTypeConversion: '<S314>/Data Type Conversion14' incorporates:
         *  DataStoreWrite: '<S314>/VeSR1N_I_APM_IdcHvSetPFdbk_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_I_APM_IdcHvSetPFdbk_FD5 =
            rtb_TmpSignalConversionAtVeS_fg.E_APM_IdcHvSetPFdbk;
        if (((sint32)rtb_TmpSignalConversionAtVeS_fg.E_APM_IdcHvSetPFdbk) > 1023)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_I_APM_IdcHvSetPFdbk_FD5 = 1023U;
        }

        /* End of DataTypeConversion: '<S314>/Data Type Conversion14' */

        /* DataTypeConversion: '<S314>/Data Type Conversion16' incorporates:
         *  DataStoreWrite: '<S314>/VeSR1N_I_APM_LV_I_Fbk_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_I_APM_LV_I_Fbk_FD5 =
            rtb_TmpSignalConversionAtVeS_fg.E_APM_LV_I_Fbk;
        if (((sint32)rtb_TmpSignalConversionAtVeS_fg.E_APM_LV_I_Fbk) > 4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_I_APM_LV_I_Fbk_FD5 = 4095U;
        }

        /* End of DataTypeConversion: '<S314>/Data Type Conversion16' */

        /* DataTypeConversion: '<S314>/Data Type Conversion24' incorporates:
         *  DataStoreWrite: '<S314>/VeSR1N_Pct_APM_UtilPctOfDCDC_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_Pct_APM_UtilPctOfDCDC__p =
            rtb_TmpSignalConversionAtVeS_fg.E_APM_UtilPctOfDCDC;
        if (((sint32)rtb_TmpSignalConversionAtVeS_fg.E_APM_UtilPctOfDCDC) > 127)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_Pct_APM_UtilPctOfDCDC__p = 127U;
        }

        /* End of DataTypeConversion: '<S314>/Data Type Conversion24' */

        /* DataTypeConversion: '<S314>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S314>/VeSR1N_T_APM_Buck_Temp_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_T_APM_Buck_Temp_FD5 =
            rtb_TmpSignalConversionAtVeS_fg.E_APM_Buck_Temp;
        if (((sint32)rtb_TmpSignalConversionAtVeS_fg.E_APM_Buck_Temp) > 4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_T_APM_Buck_Temp_FD5 = 4095U;
        }

        /* End of DataTypeConversion: '<S314>/Data Type Conversion1' */

        /* DataTypeConversion: '<S314>/Data Type Conversion20' incorporates:
         *  DataStoreWrite: '<S314>/VeSR1N_T_APM_PSFB_Temp1_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_T_APM_PSFB_Temp1_FD5 =
            rtb_TmpSignalConversionAtVeS_fg.E_APM_PSFB_Temp1;
        if (((sint32)rtb_TmpSignalConversionAtVeS_fg.E_APM_PSFB_Temp1) > 4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_T_APM_PSFB_Temp1_FD5 = 4095U;
        }

        /* End of DataTypeConversion: '<S314>/Data Type Conversion20' */

        /* DataTypeConversion: '<S314>/Data Type Conversion21' incorporates:
         *  DataStoreWrite: '<S314>/VeSR1N_T_APM_PSFB_Temp2_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_T_APM_PSFB_Temp2_FD5 =
            rtb_TmpSignalConversionAtVeS_fg.E_APM_PSFB_Temp2;
        if (((sint32)rtb_TmpSignalConversionAtVeS_fg.E_APM_PSFB_Temp2) > 4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_T_APM_PSFB_Temp2_FD5 = 4095U;
        }

        /* End of DataTypeConversion: '<S314>/Data Type Conversion21' */

        /* DataStoreWrite: '<S314>/VeSR1N_T_APM_TempColdPlate_FD5' */
        SR1B_BLUEN_ac_DW.VeSR1N_T_APM_TempColdPlate_FD5 =
            rtb_TmpSignalConversionAtVeS_fg.E_APM_TempColdPlate;

        /* DataStoreWrite: '<S314>/VeSR1N_T_APM_Water_Temp_FD5' */
        SR1B_BLUEN_ac_DW.VeSR1N_T_APM_Water_Temp_FD5 =
            rtb_TmpSignalConversionAtVeS_fg.E_APM_Water_Temp;

        /* DataTypeConversion: '<S314>/Data Type Conversion11' incorporates:
         *  DataStoreWrite: '<S314>/VeSR1N_U_APM_HV_V_Fbk_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_APM_HV_V_Fbk_FD5 =
            rtb_TmpSignalConversionAtVeS_fg.E_APM_HV_V_Fbk;
        if (((sint32)rtb_TmpSignalConversionAtVeS_fg.E_APM_HV_V_Fbk) > 4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_APM_HV_V_Fbk_FD5 = 4095U;
        }

        /* End of DataTypeConversion: '<S314>/Data Type Conversion11' */

        /* DataTypeConversion: '<S314>/Data Type Conversion13' incorporates:
         *  DataStoreWrite: '<S314>/VeSR1N_U_APM_HvVsetPFdbk_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_APM_HvVsetPFdbk_FD5 =
            rtb_TmpSignalConversionAtVeS_fg.E_APM_HvVsetPFdbk;
        if (((sint32)rtb_TmpSignalConversionAtVeS_fg.E_APM_HvVsetPFdbk) > 511)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_APM_HvVsetPFdbk_FD5 = 511U;
        }

        /* End of DataTypeConversion: '<S314>/Data Type Conversion13' */

        /* DataTypeConversion: '<S314>/Data Type Conversion17' incorporates:
         *  DataStoreWrite: '<S314>/VeSR1N_U_APM_LV_V_Fbk_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_APM_LV_V_Fbk_FD5 =
            rtb_TmpSignalConversionAtVeS_fg.E_APM_LV_V_Fbk;
        if (((sint32)rtb_TmpSignalConversionAtVeS_fg.E_APM_LV_V_Fbk) > 4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_APM_LV_V_Fbk_FD5 = 4095U;
        }

        /* End of DataTypeConversion: '<S314>/Data Type Conversion17' */

        /* DataTypeConversion: '<S314>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S314>/VeSR1N_W_APM_DeratingPower_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_W_APM_DeratingPower_FD5 =
            rtb_TmpSignalConversionAtVeS_fg.E_APM_DeratingPower;
        if (((sint32)rtb_TmpSignalConversionAtVeS_fg.E_APM_DeratingPower) > 63)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_W_APM_DeratingPower_FD5 = 63U;
        }

        /* End of DataTypeConversion: '<S314>/Data Type Conversion5' */

        /* DataStoreWrite: '<S314>/VeSR1N_W_APM_EstPwrLoss_FD5' */
        SR1B_BLUEN_ac_DW.VeSR1N_W_APM_EstPwrLoss_FD5 =
            rtb_TmpSignalConversionAtVeS_fg.E_APM_EstPwrLoss;

        /* DataTypeConversion: '<S314>/Data Type Conversion15' incorporates:
         *  DataStoreWrite: '<S314>/VeSR1N_W_APM_InputPower_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_W_APM_InputPower_FD5 =
            rtb_TmpSignalConversionAtVeS_fg.E_APM_InputPower;
        if (((sint32)rtb_TmpSignalConversionAtVeS_fg.E_APM_InputPower) > 1023)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_W_APM_InputPower_FD5 = 1023U;
        }

        /* End of DataTypeConversion: '<S314>/Data Type Conversion15' */

        /* DataTypeConversion: '<S314>/Data Type Conversion18' incorporates:
         *  DataStoreWrite: '<S314>/VeSR1N_W_APM_OutputPower_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_W_APM_OutputPower_FD5 =
            rtb_TmpSignalConversionAtVeS_fg.E_APM_OutputPower;
        if (((sint32)rtb_TmpSignalConversionAtVeS_fg.E_APM_OutputPower) > 1023)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_W_APM_OutputPower_FD5 = 1023U;
        }

        /* End of DataTypeConversion: '<S314>/Data Type Conversion18' */

        /* RelationalOperator: '<S314>/Relational Operator' incorporates:
         *  Constant: '<S314>/Constant'
         *  DataStoreWrite: '<S314>/VeSR1N_b_APM_Buck_Temp_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_Buck_Temp_SNA_Fa_p = (((sint32)
            rtb_TmpSignalConversionAtVeS_fg.E_APM_Buck_Temp) == 4095);

        /* RelationalOperator: '<S314>/Relational Operator1' incorporates:
         *  Constant: '<S314>/Constant1'
         *  DataStoreWrite: '<S314>/VeSR1N_b_APM_CtrlSts_Fbk_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_CtrlSts_Fbk_SNA__i = (((sint32)
            rtb_TmpSignalConversionAtVeS_fg.E_APM_CtrlSts_Fbk) == 15);

        /* DataTypeConversion: '<S314>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S314>/VeSR1N_b_APM_CurrentLimMode_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_CurrentLimMode_FD5 =
            rtb_TmpSignalConversionAtVeS_fg.E_APM_CurrentLimitMode ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S314>/Relational Operator2' incorporates:
         *  Constant: '<S314>/Constant3'
         *  DataStoreWrite: '<S314>/VeSR1N_b_APM_DeratingModeStatus_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_DeratingModeStat_b = (((sint32)
            rtb_TmpSignalConversionAtVeS_fg.E_APM_DeratingModeStatus) == 7);

        /* RelationalOperator: '<S314>/Relational Operator3' incorporates:
         *  Constant: '<S314>/Constant4'
         *  DataStoreWrite: '<S314>/VeSR1N_b_APM_DeratingPower_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_DeratingPower_SN_m = (((sint32)
            rtb_TmpSignalConversionAtVeS_fg.E_APM_DeratingPower) == 63);

        /* RelationalOperator: '<S314>/Relational Operator4' incorporates:
         *  Constant: '<S314>/Constant5'
         *  DataStoreWrite: '<S314>/VeSR1N_b_APM_DeratingReason_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_DeratingReason_S_e = (((sint32)
            rtb_TmpSignalConversionAtVeS_fg.E_APM_DeratingReason) == 31);

        /* RelationalOperator: '<S314>/Relational Operator5' incorporates:
         *  Constant: '<S314>/Constant6'
         *  DataStoreWrite: '<S314>/VeSR1N_b_APM_EstPwrLoss_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_EstPwrLoss_SNA_F_l = (((sint32)
            rtb_TmpSignalConversionAtVeS_fg.E_APM_EstPwrLoss) == 255);

        /* RelationalOperator: '<S314>/Relational Operator6' incorporates:
         *  Constant: '<S314>/Constant7'
         *  DataStoreWrite: '<S314>/VeSR1N_b_APM_FailureReason_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_FailureReason_SN_c = (((sint32)
            rtb_TmpSignalConversionAtVeS_fg.E_APM_FailureReason) == 63);

        /* RelationalOperator: '<S314>/Relational Operator7' incorporates:
         *  Constant: '<S314>/Constant8'
         *  DataStoreWrite: '<S314>/VeSR1N_b_APM_FailureType_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_FailureType_SNA__p = (((sint32)
            rtb_TmpSignalConversionAtVeS_fg.E_APM_FailureType) == 3);

        /* RelationalOperator: '<S314>/Relational Operator8' incorporates:
         *  Constant: '<S314>/Constant9'
         *  DataStoreWrite: '<S314>/VeSR1N_b_APM_HV_I_Fbk_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_HV_I_Fbk_SNA_Fai_e = (((sint32)
            rtb_TmpSignalConversionAtVeS_fg.E_APM_HV_I_Fbk) == 4095);

        /* RelationalOperator: '<S314>/Relational Operator9' incorporates:
         *  Constant: '<S314>/Constant10'
         *  DataStoreWrite: '<S314>/VeSR1N_b_APM_HV_V_Fbk_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_HV_V_Fbk_SNA_Fai_b = (((sint32)
            rtb_TmpSignalConversionAtVeS_fg.E_APM_HV_V_Fbk) == 4095);

        /* DataTypeConversion: '<S314>/Data Type Conversion12' incorporates:
         *  DataStoreWrite: '<S314>/VeSR1N_b_APM_HvOverVStatus_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_HvOverVStatus_FD5 =
            rtb_TmpSignalConversionAtVeS_fg.E_APM_HvOverVStatus ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S314>/Relational Operator10' incorporates:
         *  Constant: '<S314>/Constant11'
         *  DataStoreWrite: '<S314>/VeSR1N_b_APM_HvVsetPFdbk_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_HvVsetPFdbk_SNA__b = (((sint32)
            rtb_TmpSignalConversionAtVeS_fg.E_APM_HvVsetPFdbk) == 511);

        /* RelationalOperator: '<S314>/Relational Operator11' incorporates:
         *  Constant: '<S314>/Constant12'
         *  DataStoreWrite: '<S314>/VeSR1N_b_APM_IdcHvSetPFdbk_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_IdcHvSetPFdbk_SN_b = (((sint32)
            rtb_TmpSignalConversionAtVeS_fg.E_APM_IdcHvSetPFdbk) == 1023);

        /* RelationalOperator: '<S314>/Relational Operator12' incorporates:
         *  Constant: '<S314>/Constant13'
         *  DataStoreWrite: '<S314>/VeSR1N_b_APM_InputPower_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_InputPower_SNA_F_i = (((sint32)
            rtb_TmpSignalConversionAtVeS_fg.E_APM_InputPower) == 1023);

        /* RelationalOperator: '<S314>/Relational Operator13' incorporates:
         *  Constant: '<S314>/Constant14'
         *  DataStoreWrite: '<S314>/VeSR1N_b_APM_LV_I_Fbk_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_LV_I_Fbk_SNA_Fai_l = (((sint32)
            rtb_TmpSignalConversionAtVeS_fg.E_APM_LV_I_Fbk) == 4095);

        /* RelationalOperator: '<S314>/Relational Operator14' incorporates:
         *  Constant: '<S314>/Constant15'
         *  DataStoreWrite: '<S314>/VeSR1N_b_APM_LV_V_Fbk_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_LV_V_Fbk_SNA_Fai_k = (((sint32)
            rtb_TmpSignalConversionAtVeS_fg.E_APM_LV_V_Fbk) == 4095);

        /* RelationalOperator: '<S314>/Relational Operator15' incorporates:
         *  Constant: '<S314>/Constant16'
         *  DataStoreWrite: '<S314>/VeSR1N_b_APM_OutputPower_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_OutputPower_SNA__b = (((sint32)
            rtb_TmpSignalConversionAtVeS_fg.E_APM_OutputPower) == 1023);

        /* RelationalOperator: '<S314>/Relational Operator16' incorporates:
         *  Constant: '<S314>/Constant17'
         *  DataStoreWrite: '<S314>/VeSR1N_b_APM_PSFB_Temp1_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_PSFB_Temp1_SNA_F_g = (((sint32)
            rtb_TmpSignalConversionAtVeS_fg.E_APM_PSFB_Temp1) == 4095);

        /* RelationalOperator: '<S314>/Relational Operator17' incorporates:
         *  Constant: '<S314>/Constant18'
         *  DataStoreWrite: '<S314>/VeSR1N_b_APM_PSFB_Temp2_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_PSFB_Temp2_SNA_F_h = (((sint32)
            rtb_TmpSignalConversionAtVeS_fg.E_APM_PSFB_Temp2) == 4095);

        /* DataTypeConversion: '<S314>/Data Type Conversion19' incorporates:
         *  DataStoreWrite: '<S314>/VeSR1N_b_APM_PowerLimitMode_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_PowerLimitMode_FD5 =
            rtb_TmpSignalConversionAtVeS_fg.E_APM_PowerLimitMode ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S314>/Relational Operator18' incorporates:
         *  Constant: '<S314>/Constant19'
         *  DataStoreWrite: '<S314>/VeSR1N_b_APM_TempColdPlate_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_TempColdPlate_SN_k = (((sint32)
            rtb_TmpSignalConversionAtVeS_fg.E_APM_TempColdPlate) == 255);

        /* RelationalOperator: '<S314>/Relational Operator19' incorporates:
         *  Constant: '<S314>/Constant20'
         *  DataStoreWrite: '<S314>/VeSR1N_b_APM_UtilPctOfDCDC_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_UtilPctOfDCDC_SN_a = (((sint32)
            rtb_TmpSignalConversionAtVeS_fg.E_APM_UtilPctOfDCDC) == 127);

        /* RelationalOperator: '<S314>/Relational Operator20' incorporates:
         *  Constant: '<S314>/Constant21'
         *  DataStoreWrite: '<S314>/VeSR1N_b_APM_Water_Temp_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_APM_Water_Temp_SNA_F_l = (((sint32)
            rtb_TmpSignalConversionAtVeS_fg.E_APM_Water_Temp) == 255);

        /* DataTypeConversion: '<S314>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S314>/VeSR1N_y_APM_CtrlSts_Fbk_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_APM_CtrlSts_Fbk_FD5 =
            rtb_TmpSignalConversionAtVeS_fg.E_APM_CtrlSts_Fbk;
        if (((sint32)rtb_TmpSignalConversionAtVeS_fg.E_APM_CtrlSts_Fbk) > 15)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_APM_CtrlSts_Fbk_FD5 = 15U;
        }

        /* End of DataTypeConversion: '<S314>/Data Type Conversion2' */

        /* DataTypeConversion: '<S314>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S314>/VeSR1N_y_APM_DeratingModSts_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_APM_DeratingModSts_FD5 =
            rtb_TmpSignalConversionAtVeS_fg.E_APM_DeratingModeStatus;
        if (((sint32)rtb_TmpSignalConversionAtVeS_fg.E_APM_DeratingModeStatus) >
            7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_APM_DeratingModSts_FD5 = 7U;
        }

        /* End of DataTypeConversion: '<S314>/Data Type Conversion4' */

        /* DataTypeConversion: '<S314>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S314>/VeSR1N_y_APM_DeratingReason_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_APM_DeratingReason_FD5 =
            rtb_TmpSignalConversionAtVeS_fg.E_APM_DeratingReason;
        if (((sint32)rtb_TmpSignalConversionAtVeS_fg.E_APM_DeratingReason) > 31)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_APM_DeratingReason_FD5 = 31U;
        }

        /* End of DataTypeConversion: '<S314>/Data Type Conversion6' */

        /* DataTypeConversion: '<S314>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S314>/VeSR1N_y_APM_FailureReason_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_APM_FailureReason_FD5 =
            rtb_TmpSignalConversionAtVeS_fg.E_APM_FailureReason;
        if (((sint32)rtb_TmpSignalConversionAtVeS_fg.E_APM_FailureReason) > 63)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_APM_FailureReason_FD5 = 63U;
        }

        /* End of DataTypeConversion: '<S314>/Data Type Conversion8' */

        /* DataTypeConversion: '<S314>/Data Type Conversion9' incorporates:
         *  DataStoreWrite: '<S314>/VeSR1N_y_APM_FailureType_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_APM_FailureType_FD5 =
            rtb_TmpSignalConversionAtVeS_fg.E_APM_FailureType;
        if (((sint32)rtb_TmpSignalConversionAtVeS_fg.E_APM_FailureType) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_APM_FailureType_FD5 = 3U;
        }

        /* End of DataTypeConversion: '<S314>/Data Type Conversion9' */

        /* DataStoreWrite: '<S314>/VeSR1N_y_APM_RecoveryAction_FD5' */
        SR1B_BLUEN_ac_DW.VeSR1N_y_APM_RecoveryAction_FD5 =
            rtb_TmpSignalConversionAtVeS_fg.E_APM_RecoveryAction;

        /* Outputs for Enabled SubSystem: '<S314>/Reset_MM_Failing' */
        /* Constant: '<S324>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_APM_VDCM_FD5_MM_Fa,
            rtb_VeSR1N_Cnt_APM_VDCM_FD5_MM_, KeSR1B_Cnt_APM_VDCM_FD5_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_ji);

        /* End of Outputs for SubSystem: '<S314>/Reset_MM_Failing' */

        /* Gain: '<S314>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_he = true;
    }

    /* End of Constant: '<S315>/Calib' */
    /* End of Outputs for SubSystem: '<S310>/APM_VDCM_FD5_Processing' */

    /* Merge: '<S9>/SR1N_Cnt_APM_VDCM_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S310>/VeSR1N_Cnt_APM_VDCM_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_APM_VDCM_FD5_Received_VeSR1N_Cnt_APM_VDCM_FD5_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_ji.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S9>/SR1N_b_APM_VDCM_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S310>/VeSR1N_b_APM_VDCM_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_APM_VDCM_FD5_Received_VeSR1N_b_APM_VDCM_FD5_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_ji.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S9>/SR1N_b_APM_VDCM_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S310>/VeSR1N_b_APM_VDCM_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_APM_VDCM_FD5_Received_VeSR1N_b_APM_VDCM_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_he);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_APM_VDCM_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BATTERY_HV2_FD11_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_BATTERY_HV2_FD11;
    boolean rtb_VeSR1N_b_BATTERY_HV2_FD11_p;
    IDTRBATTERY_HV2_FD11_Pkt rtb_TmpSignalConversionAtVeS_pd;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_k;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BATTERY_HV2_FD11_Pkt' incorporates:
     *  SubSystem: '<S10>/BATTERY_HV2_FD11_Received'
     */
    /* SignalConversion generated from: '<S358>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S10>/SR1N_Cnt_BATTERY_HV2_FD11_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_BATTERY_HV2_FD11 =
        Rte_IrvRead_SR1B_BATTERY_HV2_FD11_Received_VeSR1N_Cnt_BATTERY_HV2_FD11_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S358>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S10>/SR1N_b_BATTERY_HV2_FD11_MM_Faild_merge'
     */
    rtb_VeSR1N_b_BATTERY_HV2_FD11_p =
        Rte_IrvRead_SR1B_BATTERY_HV2_FD11_Received_VeSR1N_b_BATTERY_HV2_FD11_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S358>/VeSR1B_h_COMRX_BATTERY_HV2_FD11_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_BATTERY_HV2_FD11_Pkt'
     */
    (void)
        Rte_Read_VeSR1B_h_COMRX_BATTERY_HV2_FD11_Pkt_COMRX_BATTERY_HV2_FD11_Pkt(
        &rtb_TmpSignalConversionAtVeS_pd);

    /* SignalConversion generated from: '<S358>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BATTERY_HV2_FD11_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BATTERY_HV2_FD11_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_k);

VeRxPDU_BATTERY_HV2_FD11_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_k;

    /* Outputs for Enabled SubSystem: '<S358>/BATTERY_HV2_FD11_Processing' incorporates:
     *  EnablePort: '<S362>/Enable'
     */
    /* Constant: '<S363>/Calib' */
    if (KeSR1B_b_BATTERY_HV2_FD11_Enbl)
    {
        /* Switch: '<S364>/Switch1' incorporates:
         *  SignalConversion generated from: '<S358>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_BATTERY_HV2_FD11_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S364>/Switch' incorporates:
             *  Constant: '<S364>/Constant'
             */
            if (KeSR1B_b_BATTERY_HV2_FD11_E2E_BypEnbl)
            {
                /* Switch: '<S364>/Switch1' incorporates:
                 *  Constant: '<S364>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_k =
                    KeSR1B_y_BATTERY_HV2_FD11_E2E_Byp;
            }

            /* End of Switch: '<S364>/Switch' */
        }

        /* End of Switch: '<S364>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BATTERY_HV2_FD11_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BATTERY_HV2_FD11_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S365>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_k,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_oq);

        /* Outputs for Atomic SubSystem: '<S362>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S375>/dec if Ok else inc2' incorporates:
         *  Logic: '<S375>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_oq.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S375>/Inc Cntr' incorporates:
             *  Constant: '<S368>/Calib'
             *  UnitDelay: '<S375>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_be) + ((uint32)
                             KeSR1B_Cnt_BATTERY_HV2_FD11_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S375>/dec if Ok else inc2' incorporates:
             *  Sum: '<S375>/Inc Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV2_FD11_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S375>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_k =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_be;

            /* MinMax: '<S375>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_k) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_k = 1U;
            }

            /* End of MinMax: '<S375>/FixPt MinMax' */

            /* Switch: '<S375>/dec if Ok else inc2' incorporates:
             *  Constant: '<S366>/Zero4'
             *  Sum: '<S375>/Dec Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV2_FD11_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_k) - 1));
        }

        /* End of Switch: '<S375>/dec if Ok else inc2' */

        /* Logic: '<S375>/Cntr fail' incorporates:
         *  Constant: '<S369>/Calib'
         *  RelationalOperator: '<S375>/Enough counts to Fail?2'
         *  UnitDelay: '<S375>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_k = (uint8)
            (((VeSR1B_Cnt_BATTERY_HV2_FD11_CRC_DebCntr >=
               KeSR1B_Cnt_BATTERY_HV2_FD11_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_nv) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S375>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_be =
            VeSR1B_Cnt_BATTERY_HV2_FD11_CRC_DebCntr;

        /* Update for UnitDelay: '<S375>/Prev Fail Condition' incorporates:
         *  Logic: '<S375>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_nv =
            rtb_TmpSignalConversionAtVeRx_k;

        /* DataTypeConversion: '<S362>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S362>/VeSR1N_b_BATTERY_HV2_FD11_CRC_Faild'
         *  Logic: '<S375>/Cntr fail'
         *  Logic: '<S375>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_CRC_g = (((sint32)
            rtb_TmpSignalConversionAtVeRx_k) != 0);

        /* End of Outputs for SubSystem: '<S362>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S362>/VeSR1N_b_BATTERY_HV2_FD11_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_CRC_F =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_oq.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S362>/VeSR1N_b_BATTERY_HV2_FD11_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_E2E_F =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_oq.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S362>/EscData_MC_Failing_Logic' */
        /* Switch: '<S376>/dec if Ok else inc2' incorporates:
         *  Logic: '<S376>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_oq.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S376>/Inc Cntr' incorporates:
             *  Constant: '<S370>/Calib'
             *  UnitDelay: '<S376>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_j4) + ((uint32)
                             KeSR1B_Cnt_BATTERY_HV2_FD11_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S376>/dec if Ok else inc2' incorporates:
             *  Sum: '<S376>/Inc Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV2_FD11_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S376>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_k =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_j4;

            /* MinMax: '<S376>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_k) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_k = 1U;
            }

            /* End of MinMax: '<S376>/FixPt MinMax' */

            /* Switch: '<S376>/dec if Ok else inc2' incorporates:
             *  Constant: '<S367>/Zero4'
             *  Sum: '<S376>/Dec Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV2_FD11_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_k) - 1));
        }

        /* End of Switch: '<S376>/dec if Ok else inc2' */

        /* Logic: '<S376>/Cntr fail' incorporates:
         *  Constant: '<S371>/Calib'
         *  RelationalOperator: '<S376>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_k = (uint8)
            ((VeSR1B_Cnt_BATTERY_HV2_FD11_MC_DebCntr >=
              KeSR1B_Cnt_BATTERY_HV2_FD11_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S376>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_j4 =
            VeSR1B_Cnt_BATTERY_HV2_FD11_MC_DebCntr;

        /* Update for UnitDelay: '<S376>/Prev Fail Condition' incorporates:
         *  Logic: '<S376>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_jc2 =
            rtb_TmpSignalConversionAtVeRx_k;

        /* DataTypeConversion: '<S362>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S362>/VeSR1N_b_BATTERY_HV2_FD11_MC_Faild'
         *  Logic: '<S376>/Cntr fail'
         *  Logic: '<S376>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD11_MC_Fa = (((sint32)
            rtb_TmpSignalConversionAtVeRx_k) != 0);

        /* End of Outputs for SubSystem: '<S362>/EscData_MC_Failing_Logic' */

        /* DataStoreWrite: '<S362>/VeSR1N_Pct_BMS_HV_SOC_Max_FD11' */
        SR1B_BLUEN_ac_DW.VeSR1N_Pct_BMS_HV_SOC_Max_FD11 =
            rtb_TmpSignalConversionAtVeS_pd.E_BMS_HV_SOC_Max;

        /* DataStoreWrite: '<S362>/VeSR1N_Pct_BMS_HV_SOC_Min_FD11' */
        SR1B_BLUEN_ac_DW.VeSR1N_Pct_BMS_HV_SOC_Min_FD11 =
            rtb_TmpSignalConversionAtVeS_pd.E_BMS_HV_SOC_Min;

        /* DataTypeConversion: '<S362>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S362>/VeSR1N_T_BMS_HV_HiTempThrs_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_T_BMS_HV_HiTempThrs_FD11 =
            rtb_TmpSignalConversionAtVeS_pd.E_BMS_HV_High_Temp_Thrsh;
        if (((sint32)rtb_TmpSignalConversionAtVeS_pd.E_BMS_HV_High_Temp_Thrsh) >
            2047)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_T_BMS_HV_HiTempThrs_FD11 = 2047U;
        }

        /* End of DataTypeConversion: '<S362>/Data Type Conversion1' */

        /* DataTypeConversion: '<S362>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S362>/VeSR1N_T_BMS_HV_LoTempThrs_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_T_BMS_HV_LoTempThrs_FD11 =
            rtb_TmpSignalConversionAtVeS_pd.E_BMS_HV_Low_Temp_Thrsh;
        if (((sint32)rtb_TmpSignalConversionAtVeS_pd.E_BMS_HV_Low_Temp_Thrsh) >
                2047)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_T_BMS_HV_LoTempThrs_FD11 = 2047U;
        }

        /* End of DataTypeConversion: '<S362>/Data Type Conversion2' */

        /* RelationalOperator: '<S362>/Relational Operator1' incorporates:
         *  Constant: '<S362>/Constant1'
         *  DataStoreWrite: '<S362>/VeSR1N_b_BMS_HV_SOC_AccuracySts_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BMS_HV_SOC_AccuracySts = (((sint32)
            rtb_TmpSignalConversionAtVeS_pd.E_BMS_HV_SOC_AccuracySts) == 3);

        /* DataTypeConversion: '<S362>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S362>/VeSR1N_b_HEV_OnRq_BPCM_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_HEV_OnRq_BPCM_FD11 =
            rtb_TmpSignalConversionAtVeS_pd.E_HEV_OnRq_BPCM ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S362>/Data Type Conversion7' incorporates:
         *  DataStoreWrite: '<S362>/VeSR1N_h_HVBatCelVoltHiThrsFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_h_HVBatCelVoltHiThrsFD11 =
            rtb_TmpSignalConversionAtVeS_pd.E_HVBatCell_Voltage_High_Thrsh;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_pd.E_HVBatCell_Voltage_High_Thrsh) >
            8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_h_HVBatCelVoltHiThrsFD11 = 8191U;
        }

        /* End of DataTypeConversion: '<S362>/Data Type Conversion7' */

        /* DataTypeConversion: '<S362>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S362>/VeSR1N_h_HVBatCelVoltLoThrsFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_h_HVBatCelVoltLoThrsFD11 =
            rtb_TmpSignalConversionAtVeS_pd.E_HVBatCell_Voltage_Low_Thrsh;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_pd.E_HVBatCell_Voltage_Low_Thrsh) >
            8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_h_HVBatCelVoltLoThrsFD11 = 8191U;
        }

        /* End of DataTypeConversion: '<S362>/Data Type Conversion8' */

        /* DataTypeConversion: '<S362>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S362>/VeSR1N_y_BMS_HV_SOCAcrcyStsFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_BMS_HV_SOCAcrcyStsFD11 =
            rtb_TmpSignalConversionAtVeS_pd.E_BMS_HV_SOC_AccuracySts;
        if (((sint32)rtb_TmpSignalConversionAtVeS_pd.E_BMS_HV_SOC_AccuracySts) >
            3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_BMS_HV_SOCAcrcyStsFD11 = 3U;
        }

        /* End of DataTypeConversion: '<S362>/Data Type Conversion3' */

        /* DataTypeConversion: '<S362>/Data Type Conversion9' incorporates:
         *  DataStoreWrite: '<S362>/VeSR1N_y_MC_BATHV2_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MC_BATHV2_FD11 =
            rtb_TmpSignalConversionAtVeS_pd.E_MC_BATHV2;
        if (((sint32)rtb_TmpSignalConversionAtVeS_pd.E_MC_BATHV2) > 15)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_MC_BATHV2_FD11 = 15U;
        }

        /* End of DataTypeConversion: '<S362>/Data Type Conversion9' */

        /* Outputs for Enabled SubSystem: '<S362>/Reset_MM_Failing' */
        /* Constant: '<S372>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_BATTERY_HV2_FD11_p,
            rtb_VeSR1N_Cnt_BATTERY_HV2_FD11, KeSR1B_Cnt_BATTERY_HV2_FD11_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_a);

        /* End of Outputs for SubSystem: '<S362>/Reset_MM_Failing' */

        /* Gain: '<S362>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_j0 = true;
    }

    /* End of Constant: '<S363>/Calib' */
    /* End of Outputs for SubSystem: '<S358>/BATTERY_HV2_FD11_Processing' */

    /* Merge: '<S10>/SR1N_Cnt_BATTERY_HV2_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S358>/VeSR1N_Cnt_BATTERY_HV2_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV2_FD11_Received_VeSR1N_Cnt_BATTERY_HV2_FD11_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_a.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S10>/SR1N_b_BATTERY_HV2_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S358>/VeSR1N_b_BATTERY_HV2_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV2_FD11_Received_VeSR1N_b_BATTERY_HV2_FD11_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_a.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S10>/SR1N_b_BATTERY_HV2_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S358>/VeSR1N_b_BATTERY_HV2_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV2_FD11_Received_VeSR1N_b_BATTERY_HV2_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_j0);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BATTERY_HV2_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BATTERY_HV2_FD5_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_BATTERY_HV2_FD5_;
    boolean rtb_VeSR1N_b_BATTERY_HV2_FD5_MM;
    IDTRBATTERY_HV2_FD5_Pkt rtb_TmpSignalConversionAtVeS_ak;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_a;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BATTERY_HV2_FD5_Pkt' incorporates:
     *  SubSystem: '<S11>/BATTERY_HV2_FD5_Received'
     */
    /* SignalConversion generated from: '<S390>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S11>/SR1N_Cnt_BATTERY_HV2_FD5_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_BATTERY_HV2_FD5_ =
        Rte_IrvRead_SR1B_BATTERY_HV2_FD5_Received_VeSR1N_Cnt_BATTERY_HV2_FD5_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S390>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S11>/SR1N_b_BATTERY_HV2_FD5_MM_Faild_merge'
     */
    rtb_VeSR1N_b_BATTERY_HV2_FD5_MM =
        Rte_IrvRead_SR1B_BATTERY_HV2_FD5_Received_VeSR1N_b_BATTERY_HV2_FD5_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S390>/VeSR1B_h_COMRX_BATTERY_HV2_FD5_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_BATTERY_HV2_FD5_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_BATTERY_HV2_FD5_Pkt_COMRX_BATTERY_HV2_FD5_Pkt(
        &rtb_TmpSignalConversionAtVeS_ak);

    /* SignalConversion generated from: '<S390>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BATTERY_HV2_FD5_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BATTERY_HV2_FD5_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_a);

VeRxPDU_BATTERY_HV2_FD5_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_a;

    /* Outputs for Enabled SubSystem: '<S390>/BATTERY_HV2_FD5_Processing' incorporates:
     *  EnablePort: '<S394>/Enable'
     */
    /* Constant: '<S395>/Calib' */
    if (KeSR1B_b_BATTERY_HV2_FD5_Enbl)
    {
        /* Switch: '<S396>/Switch1' incorporates:
         *  SignalConversion generated from: '<S390>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_BATTERY_HV2_FD5_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S396>/Switch' incorporates:
             *  Constant: '<S396>/Constant'
             */
            if (KeSR1B_b_BATTERY_HV2_FD5_E2E_BypEnbl)
            {
                /* Switch: '<S396>/Switch1' incorporates:
                 *  Constant: '<S396>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_a =
                    KeSR1B_y_BATTERY_HV2_FD5_E2E_Byp;
            }

            /* End of Switch: '<S396>/Switch' */
        }

        /* End of Switch: '<S396>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BATTERY_HV2_FD5_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BATTERY_HV2_FD5_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S397>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_a,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_p);

        /* Outputs for Atomic SubSystem: '<S394>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S407>/dec if Ok else inc2' incorporates:
         *  Logic: '<S407>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_p.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S407>/Inc Cntr' incorporates:
             *  Constant: '<S400>/Calib'
             *  UnitDelay: '<S407>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_lim) + ((uint32)
                             KeSR1B_Cnt_BATTERY_HV2_FD5_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S407>/dec if Ok else inc2' incorporates:
             *  Sum: '<S407>/Inc Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV2_FD5_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S407>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_a =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_lim;

            /* MinMax: '<S407>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_a) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_a = 1U;
            }

            /* End of MinMax: '<S407>/FixPt MinMax' */

            /* Switch: '<S407>/dec if Ok else inc2' incorporates:
             *  Constant: '<S398>/Zero4'
             *  Sum: '<S407>/Dec Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV2_FD5_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_a) - 1));
        }

        /* End of Switch: '<S407>/dec if Ok else inc2' */

        /* Logic: '<S407>/Cntr fail' incorporates:
         *  Constant: '<S401>/Calib'
         *  RelationalOperator: '<S407>/Enough counts to Fail?2'
         *  UnitDelay: '<S407>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_a = (uint8)
            (((VeSR1B_Cnt_BATTERY_HV2_FD5_CRC_DebCntr >=
               KeSR1B_Cnt_BATTERY_HV2_FD5_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_gx) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S407>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_lim =
            VeSR1B_Cnt_BATTERY_HV2_FD5_CRC_DebCntr;

        /* Update for UnitDelay: '<S407>/Prev Fail Condition' incorporates:
         *  Logic: '<S407>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_gx =
            rtb_TmpSignalConversionAtVeRx_a;

        /* DataTypeConversion: '<S394>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S394>/VeSR1N_b_BATTERY_HV2_FD5_CRC_Faild'
         *  Logic: '<S407>/Cntr fail'
         *  Logic: '<S407>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_CRC__i = (((sint32)
            rtb_TmpSignalConversionAtVeRx_a) != 0);

        /* End of Outputs for SubSystem: '<S394>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S394>/VeSR1N_b_BATTERY_HV2_FD5_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_CRC_Fa =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_p.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S394>/VeSR1N_b_BATTERY_HV2_FD5_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_E2E_Fa =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_p.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S394>/EscData_MC_Failing_Logic' */
        /* Switch: '<S408>/dec if Ok else inc2' incorporates:
         *  Logic: '<S408>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_p.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S408>/Inc Cntr' incorporates:
             *  Constant: '<S402>/Calib'
             *  UnitDelay: '<S408>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ni) + ((uint32)
                             KeSR1B_Cnt_BATTERY_HV2_FD5_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S408>/dec if Ok else inc2' incorporates:
             *  Sum: '<S408>/Inc Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV2_FD5_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S408>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_a =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ni;

            /* MinMax: '<S408>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_a) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_a = 1U;
            }

            /* End of MinMax: '<S408>/FixPt MinMax' */

            /* Switch: '<S408>/dec if Ok else inc2' incorporates:
             *  Constant: '<S399>/Zero4'
             *  Sum: '<S408>/Dec Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV2_FD5_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_a) - 1));
        }

        /* End of Switch: '<S408>/dec if Ok else inc2' */

        /* Logic: '<S408>/Cntr fail' incorporates:
         *  Constant: '<S403>/Calib'
         *  RelationalOperator: '<S408>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_a = (uint8)
            ((VeSR1B_Cnt_BATTERY_HV2_FD5_MC_DebCntr >=
              KeSR1B_Cnt_BATTERY_HV2_FD5_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S408>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ni =
            VeSR1B_Cnt_BATTERY_HV2_FD5_MC_DebCntr;

        /* Update for UnitDelay: '<S408>/Prev Fail Condition' incorporates:
         *  Logic: '<S408>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_d4 =
            rtb_TmpSignalConversionAtVeRx_a;

        /* DataTypeConversion: '<S394>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S394>/VeSR1N_b_BATTERY_HV2_FD5_MC_Faild'
         *  Logic: '<S408>/Cntr fail'
         *  Logic: '<S408>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV2_FD5_MC_Fai = (((sint32)
            rtb_TmpSignalConversionAtVeRx_a) != 0);

        /* End of Outputs for SubSystem: '<S394>/EscData_MC_Failing_Logic' */

        /* DataStoreWrite: '<S394>/VeSR1N_Pct_BMS_HV_SOC_Max_FD5' */
        SR1B_BLUEN_ac_DW.VeSR1N_Pct_BMS_HV_SOC_Max_FD5 =
            rtb_TmpSignalConversionAtVeS_ak.E_BMS_HV_SOC_Max;

        /* DataStoreWrite: '<S394>/VeSR1N_Pct_BMS_HV_SOC_Min_FD5' */
        SR1B_BLUEN_ac_DW.VeSR1N_Pct_BMS_HV_SOC_Min_FD5 =
            rtb_TmpSignalConversionAtVeS_ak.E_BMS_HV_SOC_Min;

        /* DataTypeConversion: '<S394>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S394>/VeSR1N_T_BMS_HV_HiTempThrsh_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_T_BMS_HV_HiTempThrsh_FD5 =
            rtb_TmpSignalConversionAtVeS_ak.E_BMS_HV_High_Temp_Thrsh;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ak.E_BMS_HV_High_Temp_Thrsh) >
            2047)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_T_BMS_HV_HiTempThrsh_FD5 = 2047U;
        }

        /* End of DataTypeConversion: '<S394>/Data Type Conversion1' */

        /* DataTypeConversion: '<S394>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S394>/VeSR1N_T_BMS_HV_LoTempThrsh_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_T_BMS_HV_LoTempThrsh_FD5 =
            rtb_TmpSignalConversionAtVeS_ak.E_BMS_HV_Low_Temp_Thrsh;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ak.E_BMS_HV_Low_Temp_Thrsh) >
                2047)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_T_BMS_HV_LoTempThrsh_FD5 = 2047U;
        }

        /* End of DataTypeConversion: '<S394>/Data Type Conversion2' */

        /* RelationalOperator: '<S394>/Relational Operator1' incorporates:
         *  Constant: '<S394>/Constant1'
         *  DataStoreWrite: '<S394>/VeSR1N_b_BMS_HV_SOC_AccuracySts_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BMS_HV_SOC_AccuracyS_f = (((sint32)
            rtb_TmpSignalConversionAtVeS_ak.E_BMS_HV_SOC_AccuracySts) == 3);

        /* DataTypeConversion: '<S394>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S394>/VeSR1N_b_HEV_OnRq_BPCM_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_HEV_OnRq_BPCM_FD5 =
            rtb_TmpSignalConversionAtVeS_ak.E_HEV_OnRq_BPCM ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S394>/Data Type Conversion7' incorporates:
         *  DataStoreWrite: '<S394>/VeSR1N_h_HVBatCelVoltHiThrshFD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_h_HVBatCelVoltHiThrshFD5 =
            rtb_TmpSignalConversionAtVeS_ak.E_HVBatCell_Voltage_High_Thrsh;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_ak.E_HVBatCell_Voltage_High_Thrsh) >
            8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_h_HVBatCelVoltHiThrshFD5 = 8191U;
        }

        /* End of DataTypeConversion: '<S394>/Data Type Conversion7' */

        /* DataTypeConversion: '<S394>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S394>/VeSR1N_h_HVBatCelVoltLoThrshFD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_h_HVBatCelVoltLoThrshFD5 =
            rtb_TmpSignalConversionAtVeS_ak.E_HVBatCell_Voltage_Low_Thrsh;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_ak.E_HVBatCell_Voltage_Low_Thrsh) >
            8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_h_HVBatCelVoltLoThrshFD5 = 8191U;
        }

        /* End of DataTypeConversion: '<S394>/Data Type Conversion8' */

        /* DataTypeConversion: '<S394>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S394>/VeSR1N_y_BMS_HV_SOCAcrcySts_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_BMS_HV_SOCAcrcySts_FD5 =
            rtb_TmpSignalConversionAtVeS_ak.E_BMS_HV_SOC_AccuracySts;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ak.E_BMS_HV_SOC_AccuracySts) >
            3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_BMS_HV_SOCAcrcySts_FD5 = 3U;
        }

        /* End of DataTypeConversion: '<S394>/Data Type Conversion3' */

        /* DataTypeConversion: '<S394>/Data Type Conversion9' incorporates:
         *  DataStoreWrite: '<S394>/VeSR1N_y_MC_BATHV2_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MC_BATHV2_FD5 =
            rtb_TmpSignalConversionAtVeS_ak.E_MC_BATHV2;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ak.E_MC_BATHV2) > 15)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_MC_BATHV2_FD5 = 15U;
        }

        /* End of DataTypeConversion: '<S394>/Data Type Conversion9' */

        /* Outputs for Enabled SubSystem: '<S394>/Reset_MM_Failing' */
        /* Constant: '<S404>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_BATTERY_HV2_FD5_MM,
            rtb_VeSR1N_Cnt_BATTERY_HV2_FD5_, KeSR1B_Cnt_BATTERY_HV2_FD5_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_o);

        /* End of Outputs for SubSystem: '<S394>/Reset_MM_Failing' */

        /* Gain: '<S394>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_p3 = true;
    }

    /* End of Constant: '<S395>/Calib' */
    /* End of Outputs for SubSystem: '<S390>/BATTERY_HV2_FD5_Processing' */

    /* Merge: '<S11>/SR1N_Cnt_BATTERY_HV2_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S390>/VeSR1N_Cnt_BATTERY_HV2_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV2_FD5_Received_VeSR1N_Cnt_BATTERY_HV2_FD5_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_o.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S11>/SR1N_b_BATTERY_HV2_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S390>/VeSR1N_b_BATTERY_HV2_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV2_FD5_Received_VeSR1N_b_BATTERY_HV2_FD5_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_o.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S11>/SR1N_b_BATTERY_HV2_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S390>/VeSR1N_b_BATTERY_HV2_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV2_FD5_Received_VeSR1N_b_BATTERY_HV2_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_p3);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BATTERY_HV2_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BATTERY_HV_FD11_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_BATTERY_HV_FD11_;
    boolean rtb_VeSR1N_b_BATTERY_HV_FD11_MM;
    IDTRBATTERY_HV_FD11_Pkt rtb_TmpSignalConversionAtVeS_fl;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_h;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BATTERY_HV_FD11_Pkt' incorporates:
     *  SubSystem: '<S12>/BATTERY_HV_FD11_Received'
     */
    /* SignalConversion generated from: '<S422>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S12>/SR1N_Cnt_BATTERY_HV_FD11_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_BATTERY_HV_FD11_ =
        Rte_IrvRead_SR1B_BATTERY_HV_FD11_Received_VeSR1N_Cnt_BATTERY_HV_FD11_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S422>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S12>/SR1N_b_BATTERY_HV_FD11_MM_Faild_merge'
     */
    rtb_VeSR1N_b_BATTERY_HV_FD11_MM =
        Rte_IrvRead_SR1B_BATTERY_HV_FD11_Received_VeSR1N_b_BATTERY_HV_FD11_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S422>/VeSR1B_h_COMRX_BATTERY_HV_FD11_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_BATTERY_HV_FD11_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_BATTERY_HV_FD11_Pkt_COMRX_BATTERY_HV_FD11_Pkt(
        &rtb_TmpSignalConversionAtVeS_fl);

    /* SignalConversion generated from: '<S422>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BATTERY_HV_FD11_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BATTERY_HV_FD11_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_h);

VeRxPDU_BATTERY_HV_FD11_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_h;

    /* Outputs for Enabled SubSystem: '<S422>/BATTERY_HV_FD11_Processing' incorporates:
     *  EnablePort: '<S426>/Enable'
     */
    /* Constant: '<S427>/Calib' */
    if (KeSR1B_b_BATTERY_HV_FD11_Enbl)
    {
        /* Switch: '<S428>/Switch1' incorporates:
         *  SignalConversion generated from: '<S422>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_BATTERY_HV_FD11_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S428>/Switch' incorporates:
             *  Constant: '<S428>/Constant'
             */
            if (KeSR1B_b_BATTERY_HV_FD11_E2E_BypEnbl)
            {
                /* Switch: '<S428>/Switch1' incorporates:
                 *  Constant: '<S428>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_h =
                    KeSR1B_y_BATTERY_HV_FD11_E2E_Byp;
            }

            /* End of Switch: '<S428>/Switch' */
        }

        /* End of Switch: '<S428>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BATTERY_HV_FD11_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BATTERY_HV_FD11_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S429>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_h,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_k);

        /* Outputs for Atomic SubSystem: '<S426>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S439>/dec if Ok else inc2' incorporates:
         *  Logic: '<S439>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_k.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S439>/Inc Cntr' incorporates:
             *  Constant: '<S432>/Calib'
             *  UnitDelay: '<S439>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fd) + ((uint32)
                             KeSR1B_Cnt_BATTERY_HV_FD11_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S439>/dec if Ok else inc2' incorporates:
             *  Sum: '<S439>/Inc Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV_FD11_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S439>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_h =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fd;

            /* MinMax: '<S439>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_h) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_h = 1U;
            }

            /* End of MinMax: '<S439>/FixPt MinMax' */

            /* Switch: '<S439>/dec if Ok else inc2' incorporates:
             *  Constant: '<S430>/Zero4'
             *  Sum: '<S439>/Dec Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV_FD11_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_h) - 1));
        }

        /* End of Switch: '<S439>/dec if Ok else inc2' */

        /* Logic: '<S439>/Cntr fail' incorporates:
         *  Constant: '<S433>/Calib'
         *  RelationalOperator: '<S439>/Enough counts to Fail?2'
         *  UnitDelay: '<S439>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_h = (uint8)
            (((VeSR1B_Cnt_BATTERY_HV_FD11_CRC_DebCntr >=
               KeSR1B_Cnt_BATTERY_HV_FD11_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_hc) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S439>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fd =
            VeSR1B_Cnt_BATTERY_HV_FD11_CRC_DebCntr;

        /* Update for UnitDelay: '<S439>/Prev Fail Condition' incorporates:
         *  Logic: '<S439>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_hc =
            rtb_TmpSignalConversionAtVeRx_h;

        /* DataTypeConversion: '<S426>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S426>/VeSR1N_b_BATTERY_HV_FD11_CRC_Faild'
         *  Logic: '<S439>/Cntr fail'
         *  Logic: '<S439>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_FD11_CRC__d = (((sint32)
            rtb_TmpSignalConversionAtVeRx_h) != 0);

        /* End of Outputs for SubSystem: '<S426>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S426>/VeSR1N_b_BATTERY_HV_FD11_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_FD11_CRC_Fa =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_k.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S426>/VeSR1N_b_BATTERY_HV_FD11_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_FD11_E2E_Fa =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_k.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S426>/EscData_MC_Failing_Logic' */
        /* Switch: '<S440>/dec if Ok else inc2' incorporates:
         *  Logic: '<S440>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_k.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S440>/Inc Cntr' incorporates:
             *  Constant: '<S434>/Calib'
             *  UnitDelay: '<S440>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_pdh) + ((uint32)
                             KeSR1B_Cnt_BATTERY_HV_FD11_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S440>/dec if Ok else inc2' incorporates:
             *  Sum: '<S440>/Inc Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV_FD11_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S440>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_h =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_pdh;

            /* MinMax: '<S440>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_h) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_h = 1U;
            }

            /* End of MinMax: '<S440>/FixPt MinMax' */

            /* Switch: '<S440>/dec if Ok else inc2' incorporates:
             *  Constant: '<S431>/Zero4'
             *  Sum: '<S440>/Dec Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV_FD11_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_h) - 1));
        }

        /* End of Switch: '<S440>/dec if Ok else inc2' */

        /* Logic: '<S440>/Cntr fail' incorporates:
         *  Constant: '<S435>/Calib'
         *  RelationalOperator: '<S440>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_h = (uint8)
            ((VeSR1B_Cnt_BATTERY_HV_FD11_MC_DebCntr >=
              KeSR1B_Cnt_BATTERY_HV_FD11_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S440>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_pdh =
            VeSR1B_Cnt_BATTERY_HV_FD11_MC_DebCntr;

        /* Update for UnitDelay: '<S440>/Prev Fail Condition' incorporates:
         *  Logic: '<S440>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ifw =
            rtb_TmpSignalConversionAtVeRx_h;

        /* DataTypeConversion: '<S426>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S426>/VeSR1N_b_BATTERY_HV_FD11_MC_Faild'
         *  Logic: '<S440>/Cntr fail'
         *  Logic: '<S440>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_FD11_MC_Fai = (((sint32)
            rtb_TmpSignalConversionAtVeRx_h) != 0);

        /* End of Outputs for SubSystem: '<S426>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S426>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S426>/VeSR1N_b_ImpactHardwireV_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ImpactHardwireV_FD11 =
            rtb_TmpSignalConversionAtVeS_fl.E_ImpactHardwireV ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S426>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S426>/VeSR1N_b_ImpactHardwire_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ImpactHardwire_FD11 =
            rtb_TmpSignalConversionAtVeS_fl.E_ImpactHardwire ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S426>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S426>/VeSR1N_y_MC_BHV1_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MC_BHV1_FD11 =
            rtb_TmpSignalConversionAtVeS_fl.E_MC_BHV1;
        if (((sint32)rtb_TmpSignalConversionAtVeS_fl.E_MC_BHV1) > 15)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_MC_BHV1_FD11 = 15U;
        }

        /* End of DataTypeConversion: '<S426>/Data Type Conversion3' */

        /* Outputs for Enabled SubSystem: '<S426>/Reset_MM_Failing' */
        /* Constant: '<S436>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_BATTERY_HV_FD11_MM,
            rtb_VeSR1N_Cnt_BATTERY_HV_FD11_, KeSR1B_Cnt_BATTERY_HV_FD11_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_p);

        /* End of Outputs for SubSystem: '<S426>/Reset_MM_Failing' */

        /* Gain: '<S426>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_na0 = true;
    }

    /* End of Constant: '<S427>/Calib' */
    /* End of Outputs for SubSystem: '<S422>/BATTERY_HV_FD11_Processing' */

    /* Merge: '<S12>/SR1N_Cnt_BATTERY_HV_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S422>/VeSR1N_Cnt_BATTERY_HV_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_FD11_Received_VeSR1N_Cnt_BATTERY_HV_FD11_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_p.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S12>/SR1N_b_BATTERY_HV_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S422>/VeSR1N_b_BATTERY_HV_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_FD11_Received_VeSR1N_b_BATTERY_HV_FD11_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_p.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S12>/SR1N_b_BATTERY_HV_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S422>/VeSR1N_b_BATTERY_HV_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_FD11_Received_VeSR1N_b_BATTERY_HV_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_na0);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BATTERY_HV_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BATTERY_HV_FD5_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_BATTERY_HV_FD5_M;
    boolean rtb_VeSR1N_b_BATTERY_HV_FD5_MM_;
    IDTRBATTERY_HV_FD5_Pkt rtb_TmpSignalConversionAtVe_pez;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_a;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BATTERY_HV_FD5_Pkt' incorporates:
     *  SubSystem: '<S13>/BATTERY_HV_FD5_Received'
     */
    /* SignalConversion generated from: '<S448>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S13>/SR1N_Cnt_BATTERY_HV_FD5_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_BATTERY_HV_FD5_M =
        Rte_IrvRead_SR1B_BATTERY_HV_FD5_Received_VeSR1N_Cnt_BATTERY_HV_FD5_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S448>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S13>/SR1N_b_BATTERY_HV_FD5_MM_Faild_merge'
     */
    rtb_VeSR1N_b_BATTERY_HV_FD5_MM_ =
        Rte_IrvRead_SR1B_BATTERY_HV_FD5_Received_VeSR1N_b_BATTERY_HV_FD5_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S448>/VeSR1B_h_COMRX_BATTERY_HV_FD5_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_BATTERY_HV_FD5_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_BATTERY_HV_FD5_Pkt_COMRX_BATTERY_HV_FD5_Pkt
        (&rtb_TmpSignalConversionAtVe_pez);

    /* SignalConversion generated from: '<S448>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BATTERY_HV_FD5_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BATTERY_HV_FD5_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_a);

VeRxPDU_BATTERY_HV_FD5_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_a;

    /* Outputs for Enabled SubSystem: '<S448>/BATTERY_HV_FD5_Processing' incorporates:
     *  EnablePort: '<S452>/Enable'
     */
    /* Constant: '<S453>/Calib' */
    if (KeSR1B_b_BATTERY_HV_FD5_Enbl)
    {
        /* Switch: '<S454>/Switch1' incorporates:
         *  SignalConversion generated from: '<S448>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_BATTERY_HV_FD5_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S454>/Switch' incorporates:
             *  Constant: '<S454>/Constant'
             */
            if (KeSR1B_b_BATTERY_HV_FD5_E2E_BypEnbl)
            {
                /* Switch: '<S454>/Switch1' incorporates:
                 *  Constant: '<S454>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_a =
                    KeSR1B_y_BATTERY_HV_FD5_E2E_Byp;
            }

            /* End of Switch: '<S454>/Switch' */
        }

        /* End of Switch: '<S454>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BATTERY_HV_FD5_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BATTERY_HV_FD5_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S455>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_a,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_b);

        /* Outputs for Atomic SubSystem: '<S452>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S465>/dec if Ok else inc2' incorporates:
         *  Logic: '<S465>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_b.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S465>/Inc Cntr' incorporates:
             *  Constant: '<S458>/Calib'
             *  UnitDelay: '<S465>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gj) + ((uint32)
                             KeSR1B_Cnt_BATTERY_HV_FD5_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S465>/dec if Ok else inc2' incorporates:
             *  Sum: '<S465>/Inc Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV_FD5_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S465>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_a =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gj;

            /* MinMax: '<S465>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_a) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_a = 1U;
            }

            /* End of MinMax: '<S465>/FixPt MinMax' */

            /* Switch: '<S465>/dec if Ok else inc2' incorporates:
             *  Constant: '<S456>/Zero4'
             *  Sum: '<S465>/Dec Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV_FD5_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_a) - 1));
        }

        /* End of Switch: '<S465>/dec if Ok else inc2' */

        /* Logic: '<S465>/Cntr fail' incorporates:
         *  Constant: '<S459>/Calib'
         *  RelationalOperator: '<S465>/Enough counts to Fail?2'
         *  UnitDelay: '<S465>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_a = (uint8)
            (((VeSR1B_Cnt_BATTERY_HV_FD5_CRC_DebCntr >=
               KeSR1B_Cnt_BATTERY_HV_FD5_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_bm4) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S465>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gj =
            VeSR1B_Cnt_BATTERY_HV_FD5_CRC_DebCntr;

        /* Update for UnitDelay: '<S465>/Prev Fail Condition' incorporates:
         *  Logic: '<S465>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_bm4 =
            rtb_TmpSignalConversionAtVeRx_a;

        /* DataTypeConversion: '<S452>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S452>/VeSR1N_b_BATTERY_HV_FD5_CRC_Faild'
         *  Logic: '<S465>/Cntr fail'
         *  Logic: '<S465>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_FD5_CRC_F_p = (((sint32)
            rtb_TmpSignalConversionAtVeRx_a) != 0);

        /* End of Outputs for SubSystem: '<S452>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S452>/VeSR1N_b_BATTERY_HV_FD5_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_FD5_CRC_Fai =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_b.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S452>/VeSR1N_b_BATTERY_HV_FD5_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_FD5_E2E_Fai =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_b.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S452>/EscData_MC_Failing_Logic' */
        /* Switch: '<S466>/dec if Ok else inc2' incorporates:
         *  Logic: '<S466>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_b.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S466>/Inc Cntr' incorporates:
             *  Constant: '<S460>/Calib'
             *  UnitDelay: '<S466>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_opv) + ((uint32)
                             KeSR1B_Cnt_BATTERY_HV_FD5_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S466>/dec if Ok else inc2' incorporates:
             *  Sum: '<S466>/Inc Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV_FD5_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S466>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_a =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_opv;

            /* MinMax: '<S466>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_a) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_a = 1U;
            }

            /* End of MinMax: '<S466>/FixPt MinMax' */

            /* Switch: '<S466>/dec if Ok else inc2' incorporates:
             *  Constant: '<S457>/Zero4'
             *  Sum: '<S466>/Dec Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV_FD5_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_a) - 1));
        }

        /* End of Switch: '<S466>/dec if Ok else inc2' */

        /* Logic: '<S466>/Cntr fail' incorporates:
         *  Constant: '<S461>/Calib'
         *  RelationalOperator: '<S466>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_a = (uint8)
            ((VeSR1B_Cnt_BATTERY_HV_FD5_MC_DebCntr >=
              KeSR1B_Cnt_BATTERY_HV_FD5_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S466>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_opv =
            VeSR1B_Cnt_BATTERY_HV_FD5_MC_DebCntr;

        /* Update for UnitDelay: '<S466>/Prev Fail Condition' incorporates:
         *  Logic: '<S466>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_pm =
            rtb_TmpSignalConversionAtVeRx_a;

        /* DataTypeConversion: '<S452>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S452>/VeSR1N_b_BATTERY_HV_FD5_MC_Faild'
         *  Logic: '<S466>/Cntr fail'
         *  Logic: '<S466>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_FD5_MC_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeRx_a) != 0);

        /* End of Outputs for SubSystem: '<S452>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S452>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S452>/VeSR1N_b_ImpactHardwireV_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ImpactHardwireV_FD5 =
            rtb_TmpSignalConversionAtVe_pez.E_ImpactHardwireV ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S452>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S452>/VeSR1N_b_ImpactHardwire_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ImpactHardwire_FD5 =
            rtb_TmpSignalConversionAtVe_pez.E_ImpactHardwire ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S452>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S452>/VeSR1N_y_MC_BHV1_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MC_BHV1_FD5 =
            rtb_TmpSignalConversionAtVe_pez.E_MC_BHV1;
        if (((sint32)rtb_TmpSignalConversionAtVe_pez.E_MC_BHV1) > 15)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_MC_BHV1_FD5 = 15U;
        }

        /* End of DataTypeConversion: '<S452>/Data Type Conversion3' */

        /* Outputs for Enabled SubSystem: '<S452>/Reset_MM_Failing' */
        /* Constant: '<S462>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_BATTERY_HV_FD5_MM_,
            rtb_VeSR1N_Cnt_BATTERY_HV_FD5_M, KeSR1B_Cnt_BATTERY_HV_FD5_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_b);

        /* End of Outputs for SubSystem: '<S452>/Reset_MM_Failing' */

        /* Gain: '<S452>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_kja = true;
    }

    /* End of Constant: '<S453>/Calib' */
    /* End of Outputs for SubSystem: '<S448>/BATTERY_HV_FD5_Processing' */

    /* Merge: '<S13>/SR1N_Cnt_BATTERY_HV_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S448>/VeSR1N_Cnt_BATTERY_HV_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_FD5_Received_VeSR1N_Cnt_BATTERY_HV_FD5_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_b.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S13>/SR1N_b_BATTERY_HV_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S448>/VeSR1N_b_BATTERY_HV_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_FD5_Received_VeSR1N_b_BATTERY_HV_FD5_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_b.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S13>/SR1N_b_BATTERY_HV_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S448>/VeSR1N_b_BATTERY_HV_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_FD5_Received_VeSR1N_b_BATTERY_HV_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_kja);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BATTERY_HV_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BATTERY_HV_POWERLIMITS_FD11_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_BATTERY_HV_POW_f;
    boolean rtb_VeSR1N_b_BATTERY_HV_POWE_mh;
    IDTRBATTERY_HV_POWERLIMITS_FD11_Pkt rtb_TmpSignalConversionAtVeS_pc;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_o;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BATTERY_HV_POWERLIMITS_FD11_Pkt' incorporates:
     *  SubSystem: '<S14>/BATTERY_HV_POWERLIMITS_FD11_Received'
     */
    /* SignalConversion generated from: '<S474>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S14>/SR1N_Cnt_BATTERY_HV_POWERLIMITS_FD11_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_BATTERY_HV_POW_f =
        Rte_IrvRead_SR1B_BATTERY_HV_POWERLIMITS_FD11_Received_VeSR1N_Cnt_BATTERY_HV_POWERLIMITS_FD11_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S474>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S14>/SR1N_b_BATTERY_HV_POWERLIMITS_FD11_MM_Faild_merge'
     */
    rtb_VeSR1N_b_BATTERY_HV_POWE_mh =
        Rte_IrvRead_SR1B_BATTERY_HV_POWERLIMITS_FD11_Received_VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S474>/VeSR1B_h_COMRX_BATTERY_HV_POWERLIMITS_FD11_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_BATTERY_HV_POWERLIMITS_FD11_Pkt'
     */
    (void)
        Rte_Read_VeSR1B_h_COMRX_BATTERY_HV_POWERLIMITS_FD11_Pkt_COMRX_BATTERY_HV_POWERLIMITS_FD11_Pkt
        (&rtb_TmpSignalConversionAtVeS_pc);

    /* SignalConversion generated from: '<S474>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BATTERY_HV_POWERLIMITS_FD11_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BATTERY_HV_POWERLIMITS_FD11_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_o);

VeRxPDU_BATTERY_HV_POWERLIMITS_FD11_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_o;

    /* Outputs for Enabled SubSystem: '<S474>/BATTERY_HV_POWERLIMITS_FD11_Processing' incorporates:
     *  EnablePort: '<S478>/Enable'
     */
    /* Constant: '<S479>/Calib' */
    if (KeSR1B_b_BATTERY_HV_POWERLIMITS_FD11_Enbl)
    {
        /* Switch: '<S480>/Switch1' incorporates:
         *  SignalConversion generated from: '<S474>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_BATTERY_HV_POWERLIMITS_FD11_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S480>/Switch' incorporates:
             *  Constant: '<S480>/Constant'
             */
            if (KeSR1B_b_BATTERY_HV_POWERLIMITS_FD11_E2E_BypEnbl)
            {
                /* Switch: '<S480>/Switch1' incorporates:
                 *  Constant: '<S480>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_o =
                    KeSR1B_y_BATTERY_HV_POWERLIMITS_FD11_E2E_Byp;
            }

            /* End of Switch: '<S480>/Switch' */
        }

        /* End of Switch: '<S480>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BATTERY_HV_POWERLIMITS_FD11_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BATTERY_HV_POWERLIMITS_FD11_E2E_Sts_OpRetVal
            (&tmpRead);

        /* Chart: '<S481>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_o,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_g);

        /* Outputs for Atomic SubSystem: '<S478>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S491>/dec if Ok else inc2' incorporates:
         *  Logic: '<S491>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_g.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S491>/Inc Cntr' incorporates:
             *  Constant: '<S484>/Calib'
             *  UnitDelay: '<S491>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fk) + ((uint32)
                             KeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD11_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S491>/dec if Ok else inc2' incorporates:
             *  Sum: '<S491>/Inc Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD11_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S491>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_o =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fk;

            /* MinMax: '<S491>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_o) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_o = 1U;
            }

            /* End of MinMax: '<S491>/FixPt MinMax' */

            /* Switch: '<S491>/dec if Ok else inc2' incorporates:
             *  Constant: '<S482>/Zero4'
             *  Sum: '<S491>/Dec Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD11_CRC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeRx_o) - 1));
        }

        /* End of Switch: '<S491>/dec if Ok else inc2' */

        /* Logic: '<S491>/Cntr fail' incorporates:
         *  Constant: '<S485>/Calib'
         *  RelationalOperator: '<S491>/Enough counts to Fail?2'
         *  UnitDelay: '<S491>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_o = (uint8)
            (((VeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD11_CRC_DebCntr >=
               KeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD11_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_cc0) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S491>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fk =
            VeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD11_CRC_DebCntr;

        /* Update for UnitDelay: '<S491>/Prev Fail Condition' incorporates:
         *  Logic: '<S491>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_cc0 =
            rtb_TmpSignalConversionAtVeRx_o;

        /* DataTypeConversion: '<S478>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S478>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_CRC_Faild'
         *  Logic: '<S491>/Cntr fail'
         *  Logic: '<S491>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_a = (((sint32)
            rtb_TmpSignalConversionAtVeRx_o) != 0);

        /* End of Outputs for SubSystem: '<S478>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S478>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMITS =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_g.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S478>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_n =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_g.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S478>/EscData_MC_Failing_Logic' */
        /* Switch: '<S492>/dec if Ok else inc2' incorporates:
         *  Logic: '<S492>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_g.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S492>/Inc Cntr' incorporates:
             *  Constant: '<S486>/Calib'
             *  UnitDelay: '<S492>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fo) + ((uint32)
                             KeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD11_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S492>/dec if Ok else inc2' incorporates:
             *  Sum: '<S492>/Inc Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD11_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S492>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_o =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fo;

            /* MinMax: '<S492>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_o) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_o = 1U;
            }

            /* End of MinMax: '<S492>/FixPt MinMax' */

            /* Switch: '<S492>/dec if Ok else inc2' incorporates:
             *  Constant: '<S483>/Zero4'
             *  Sum: '<S492>/Dec Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD11_MC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeRx_o) - 1));
        }

        /* End of Switch: '<S492>/dec if Ok else inc2' */

        /* Logic: '<S492>/Cntr fail' incorporates:
         *  Constant: '<S487>/Calib'
         *  RelationalOperator: '<S492>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_o = (uint8)
            ((VeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD11_MC_DebCntr >=
              KeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD11_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S492>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fo =
            VeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD11_MC_DebCntr;

        /* Update for UnitDelay: '<S492>/Prev Fail Condition' incorporates:
         *  Logic: '<S492>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ps =
            rtb_TmpSignalConversionAtVeRx_o;

        /* DataTypeConversion: '<S478>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S478>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_MC_Faild'
         *  Logic: '<S492>/Cntr fail'
         *  Logic: '<S492>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_k = (((sint32)
            rtb_TmpSignalConversionAtVeRx_o) != 0);

        /* End of Outputs for SubSystem: '<S478>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S478>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S478>/VeSR1N_I_BPCM_HVChrgCurProfFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_I_BPCM_HVChrgCurProfFD11 =
            rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_ChargingCurrentProfile;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_ChargingCurrentProfile)
            > 32767)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_I_BPCM_HVChrgCurProfFD11 = 32767U;
        }

        /* End of DataTypeConversion: '<S478>/Data Type Conversion5' */

        /* DataTypeConversion: '<S478>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S478>/VeSR1N_I_BPCM_HVCrLmInstChrFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_I_BPCM_HVCrLmInstChrFD11 =
            rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_CrntLmtInstChrg;
        if (((sint32)rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_CrntLmtInstChrg) >
            32767)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_I_BPCM_HVCrLmInstChrFD11 = 32767U;
        }

        /* End of DataTypeConversion: '<S478>/Data Type Conversion6' */

        /* DataTypeConversion: '<S478>/Data Type Conversion7' incorporates:
         *  DataStoreWrite: '<S478>/VeSR1N_I_BPCM_HVCrLmInstDchFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_I_BPCM_HVCrLmInstDchFD11 =
            rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_CrntLmtInstDschg;
        if (((sint32)rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_CrntLmtInstDschg)
            > 32767)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_I_BPCM_HVCrLmInstDchFD11 = 32767U;
        }

        /* End of DataTypeConversion: '<S478>/Data Type Conversion7' */

        /* DataTypeConversion: '<S478>/Data Type Conversion9' incorporates:
         *  DataStoreWrite: '<S478>/VeSR1N_P_BPCM_HVPwrMaxChgLTFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_P_BPCM_HVPwrMaxChgLTFD11 =
            rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_Power_MaxCharge_LgTrm;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_Power_MaxCharge_LgTrm)
            > 16383)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_P_BPCM_HVPwrMaxChgLTFD11 = 16383U;
        }

        /* End of DataTypeConversion: '<S478>/Data Type Conversion9' */

        /* DataTypeConversion: '<S478>/Data Type Conversion10' incorporates:
         *  DataStoreWrite: '<S478>/VeSR1N_P_BPCM_HVPwrMaxChgMTFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_P_BPCM_HVPwrMaxChgMTFD11 =
            rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_Power_MaxCharge_MdTrm;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_Power_MaxCharge_MdTrm)
            > 16383)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_P_BPCM_HVPwrMaxChgMTFD11 = 16383U;
        }

        /* End of DataTypeConversion: '<S478>/Data Type Conversion10' */

        /* DataTypeConversion: '<S478>/Data Type Conversion11' incorporates:
         *  DataStoreWrite: '<S478>/VeSR1N_P_BPCM_HVPwrMaxChgSTFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_P_BPCM_HVPwrMaxChgSTFD11 =
            rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_Power_MaxCharge_ShrTrm;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_Power_MaxCharge_ShrTrm)
            > 16383)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_P_BPCM_HVPwrMaxChgSTFD11 = 16383U;
        }

        /* End of DataTypeConversion: '<S478>/Data Type Conversion11' */

        /* DataTypeConversion: '<S478>/Data Type Conversion12' incorporates:
         *  DataStoreWrite: '<S478>/VeSR1N_P_BPCM_HVPwrMxDchgLTFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_P_BPCM_HVPwrMxDchgLTFD11 =
            rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_Power_MaxDischarge_LgTrm;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_Power_MaxDischarge_LgTrm)
            > 16383)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_P_BPCM_HVPwrMxDchgLTFD11 = 16383U;
        }

        /* End of DataTypeConversion: '<S478>/Data Type Conversion12' */

        /* DataTypeConversion: '<S478>/Data Type Conversion13' incorporates:
         *  DataStoreWrite: '<S478>/VeSR1N_P_BPCM_HVPwrMxDchgMTFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_P_BPCM_HVPwrMxDchgMTFD11 =
            rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_Power_MaxDischarge_MdTrm;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_Power_MaxDischarge_MdTrm)
            > 16383)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_P_BPCM_HVPwrMxDchgMTFD11 = 16383U;
        }

        /* End of DataTypeConversion: '<S478>/Data Type Conversion13' */

        /* DataTypeConversion: '<S478>/Data Type Conversion14' incorporates:
         *  DataStoreWrite: '<S478>/VeSR1N_P_BPCM_HVPwrMxDchgSTFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_P_BPCM_HVPwrMxDchgSTFD11 =
            rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_Pwr_MaxDischrg_ShrTrm;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_Pwr_MaxDischrg_ShrTrm)
            > 16383)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_P_BPCM_HVPwrMxDchgSTFD11 = 16383U;
        }

        /* End of DataTypeConversion: '<S478>/Data Type Conversion14' */

        /* DataTypeConversion: '<S478>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S478>/VeSR1N_b_BPCMCntctrsMTOWrn_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCMCntctrsMTOWrn_FD11 =
            rtb_TmpSignalConversionAtVeS_pc.E_BPCM_CntctrsMidTrmOpeningWarn ?
            ((uint8)1) : ((uint8)0);

        /* DataTypeConversion: '<S478>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S478>/VeSR1N_b_BPCMCntctrsSTOWrn_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCMCntctrsSTOWrn_FD11 =
            rtb_TmpSignalConversionAtVeS_pc.E_BPCM_CntctrsShtTrmOpeningWarn ?
            ((uint8)1) : ((uint8)0);

        /* RelationalOperator: '<S478>/Relational Operator1' incorporates:
         *  Constant: '<S478>/Constant1'
         *  DataStoreWrite: '<S478>/VeSR1N_b_BPCM_HV_Cell_MaxDischrg_Imped_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Cell_MaxDischr = (((sint32)
            rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_Cell_MaxDischrg_Imped) ==
            8191);

        /* RelationalOperator: '<S478>/Relational Operator2' incorporates:
         *  Constant: '<S478>/Constant3'
         *  DataStoreWrite: '<S478>/VeSR1N_b_BPCM_HV_Cell_MinDischrg_Imped_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Cell_MinDischr = (((sint32)
            rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_Cell_MinDischrg_Imped) ==
            8191);

        /* RelationalOperator: '<S478>/Relational Operator3' incorporates:
         *  Constant: '<S478>/Constant4'
         *  DataStoreWrite: '<S478>/VeSR1N_b_BPCM_HV_ChargingCurrentProfile_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_ChargingCurren = (((sint32)
            rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_ChargingCurrentProfile) ==
            32767);

        /* RelationalOperator: '<S478>/Relational Operator4' incorporates:
         *  Constant: '<S478>/Constant5'
         *  DataStoreWrite: '<S478>/VeSR1N_b_BPCM_HV_CrntLmtInstChrg_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_CrntLmtInstChr = (((sint32)
            rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_CrntLmtInstChrg) == 32767);

        /* RelationalOperator: '<S478>/Relational Operator5' incorporates:
         *  Constant: '<S478>/Constant6'
         *  DataStoreWrite: '<S478>/VeSR1N_b_BPCM_HV_CrntLmtInstDschg_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_CrntLmtInstDsc = (((sint32)
            rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_CrntLmtInstDschg) == 32767);

        /* RelationalOperator: '<S478>/Relational Operator6' incorporates:
         *  Constant: '<S478>/Constant7'
         *  DataStoreWrite: '<S478>/VeSR1N_b_BPCM_HV_HVBatChargeStat_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_HVBatChargeSta = (((sint32)
            rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_HVBatChargeStat) == 7);

        /* RelationalOperator: '<S478>/Relational Operator7' incorporates:
         *  Constant: '<S478>/Constant8'
         *  DataStoreWrite: '<S478>/VeSR1N_b_BPCM_HV_Power_MaxCharge_LgTrm_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Power_MaxCharg = (((sint32)
            rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_Power_MaxCharge_LgTrm) ==
            16383);

        /* RelationalOperator: '<S478>/Relational Operator8' incorporates:
         *  Constant: '<S478>/Constant9'
         *  DataStoreWrite: '<S478>/VeSR1N_b_BPCM_HV_Power_MaxCharge_MdTrm_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Power_MaxCha_i = (((sint32)
            rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_Power_MaxCharge_MdTrm) ==
            16383);

        /* RelationalOperator: '<S478>/Relational Operator9' incorporates:
         *  Constant: '<S478>/Constant10'
         *  DataStoreWrite: '<S478>/VeSR1N_b_BPCM_HV_Power_MaxCharge_ShrTrm_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Power_MaxCha_m = (((sint32)
            rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_Power_MaxCharge_ShrTrm) ==
            16383);

        /* RelationalOperator: '<S478>/Relational Operator10' incorporates:
         *  Constant: '<S478>/Constant11'
         *  DataStoreWrite: '<S478>/VeSR1N_b_BPCM_HV_Power_MaxDischarge_LgTrm_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Power_MaxDisch = (((sint32)
            rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_Power_MaxDischarge_LgTrm) ==
            16383);

        /* RelationalOperator: '<S478>/Relational Operator11' incorporates:
         *  Constant: '<S478>/Constant12'
         *  DataStoreWrite: '<S478>/VeSR1N_b_BPCM_HV_Power_MaxDischarge_MdTrm_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Power_MaxDis_o = (((sint32)
            rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_Power_MaxDischarge_MdTrm) ==
            16383);

        /* RelationalOperator: '<S478>/Relational Operator13' incorporates:
         *  Constant: '<S478>/Constant14'
         *  DataStoreWrite: '<S478>/VeSR1N_b_BPCM_HV_PwrLmtInstChrg_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_PwrLmtInstChrg = (((sint32)
            rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_PwrLmtInstChrg) == 16383);

        /* RelationalOperator: '<S478>/Relational Operator14' incorporates:
         *  Constant: '<S478>/Constant15'
         *  DataStoreWrite: '<S478>/VeSR1N_b_BPCM_HV_PwrLmtInstDschg_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_PwrLmtInstDsch = (((sint32)
            rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_PwrLmtInstDschg) == 16383);

        /* RelationalOperator: '<S478>/Relational Operator12' incorporates:
         *  Constant: '<S478>/Constant13'
         *  DataStoreWrite: '<S478>/VeSR1N_b_BPCM_HV_Pwr_MaxDischrg_ShrTrm_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Pwr_MaxDischrg = (((sint32)
            rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_Pwr_MaxDischrg_ShrTrm) ==
            16383);

        /* DataTypeConversion: '<S478>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S478>/VeSR1N_dT_BPCM_HVCelMxDchImpFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_dT_BPCM_HVCelMxDchImpFD1 =
            rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_Cell_MaxDischrg_Imped;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_Cell_MaxDischrg_Imped)
            > 8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_dT_BPCM_HVCelMxDchImpFD1 = 8191U;
        }

        /* End of DataTypeConversion: '<S478>/Data Type Conversion3' */

        /* DataTypeConversion: '<S478>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S478>/VeSR1N_dT_BPCM_HVClMinDchImpFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_dT_BPCM_HVClMinDchImpFD1 =
            rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_Cell_MinDischrg_Imped;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_Cell_MinDischrg_Imped)
            > 8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_dT_BPCM_HVClMinDchImpFD1 = 8191U;
        }

        /* End of DataTypeConversion: '<S478>/Data Type Conversion4' */

        /* DataTypeConversion: '<S478>/Data Type Conversion15' incorporates:
         *  DataStoreWrite: '<S478>/VeSR1N_h_BPCM_HV_PwrLIChrg_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_h_BPCM_HV_PwrLIChrg_FD11 =
            rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_PwrLmtInstChrg;
        if (((sint32)rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_PwrLmtInstChrg) >
            16383)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_h_BPCM_HV_PwrLIChrg_FD11 = 16383U;
        }

        /* End of DataTypeConversion: '<S478>/Data Type Conversion15' */

        /* DataTypeConversion: '<S478>/Data Type Conversion16' incorporates:
         *  DataStoreWrite: '<S478>/VeSR1N_h_BPCM_HV_PwrLIDschgFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_h_BPCM_HV_PwrLIDschgFD11 =
            rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_PwrLmtInstDschg;
        if (((sint32)rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_PwrLmtInstDschg) >
            16383)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_h_BPCM_HV_PwrLIDschgFD11 = 16383U;
        }

        /* End of DataTypeConversion: '<S478>/Data Type Conversion16' */

        /* DataTypeConversion: '<S478>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S478>/VeSR1N_y_BPCM_HV_BatChrgStsFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_BatChrgStsFD11 =
            rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_HVBatChargeStat;
        if (((sint32)rtb_TmpSignalConversionAtVeS_pc.E_BPCM_HV_HVBatChargeStat) >
            7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_BatChrgStsFD11 = 7U;
        }

        /* End of DataTypeConversion: '<S478>/Data Type Conversion8' */

        /* Outputs for Enabled SubSystem: '<S478>/Reset_MM_Failing' */
        /* Constant: '<S488>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_BATTERY_HV_POWE_mh,
            rtb_VeSR1N_Cnt_BATTERY_HV_POW_f,
            KeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD11_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_ab);

        /* End of Outputs for SubSystem: '<S478>/Reset_MM_Failing' */

        /* Gain: '<S478>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_ap = true;
    }

    /* End of Constant: '<S479>/Calib' */
    /* End of Outputs for SubSystem: '<S474>/BATTERY_HV_POWERLIMITS_FD11_Processing' */

    /* Merge: '<S14>/SR1N_Cnt_BATTERY_HV_POWERLIMITS_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S474>/VeSR1N_Cnt_BATTERY_HV_POWERLIMITS_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_POWERLIMITS_FD11_Received_VeSR1N_Cnt_BATTERY_HV_POWERLIMITS_FD11_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_ab.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S14>/SR1N_b_BATTERY_HV_POWERLIMITS_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S474>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_POWERLIMITS_FD11_Received_VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_ab.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S14>/SR1N_b_BATTERY_HV_POWERLIMITS_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S474>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_POWERLIMITS_FD11_Received_VeSR1N_b_BATTERY_HV_POWERLIMITS_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_ap);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BATTERY_HV_POWERLIMITS_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BATTERY_HV_POWERLIMITS_FD5_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_BATTERY_HV_POWER;
    boolean rtb_VeSR1N_b_BATTERY_HV_POWER_e;
    IDTRBATTERY_HV_POWERLIMITS_FD5_Pkt rtb_TmpSignalConversionAtVeS_ec;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_o;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BATTERY_HV_POWERLIMITS_FD5_Pkt' incorporates:
     *  SubSystem: '<S15>/BATTERY_HV_POWERLIMITS_FD5_Received'
     */
    /* SignalConversion generated from: '<S513>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S15>/SR1N_Cnt_BATTERY_HV_POWERLIMITS_FD5_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_BATTERY_HV_POWER =
        Rte_IrvRead_SR1B_BATTERY_HV_POWERLIMITS_FD5_Received_VeSR1N_Cnt_BATTERY_HV_POWERLIMITS_FD5_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S513>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S15>/SR1N_b_BATTERY_HV_POWERLIMITS_FD5_MM_Faild_merge'
     */
    rtb_VeSR1N_b_BATTERY_HV_POWER_e =
        Rte_IrvRead_SR1B_BATTERY_HV_POWERLIMITS_FD5_Received_VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S513>/VeSR1B_h_COMRX_BATTERY_HV_POWERLIMITS_FD5_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_BATTERY_HV_POWERLIMITS_FD5_Pkt'
     */
    (void)
        Rte_Read_VeSR1B_h_COMRX_BATTERY_HV_POWERLIMITS_FD5_Pkt_COMRX_BATTERY_HV_POWERLIMITS_FD5_Pkt
        (&rtb_TmpSignalConversionAtVeS_ec);

    /* SignalConversion generated from: '<S513>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BATTERY_HV_POWERLIMITS_FD5_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BATTERY_HV_POWERLIMITS_FD5_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_o);

VeRxPDU_BATTERY_HV_POWERLIMITS_FD5_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_o;

    /* Outputs for Enabled SubSystem: '<S513>/BATTERY_HV_POWERLIMITS_FD5_Processing' incorporates:
     *  EnablePort: '<S517>/Enable'
     */
    /* Constant: '<S518>/Calib' */
    if (KeSR1B_b_BATTERY_HV_POWERLIMITS_FD5_Enbl)
    {
        /* Switch: '<S519>/Switch1' incorporates:
         *  SignalConversion generated from: '<S513>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_BATTERY_HV_POWERLIMITS_FD5_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S519>/Switch' incorporates:
             *  Constant: '<S519>/Constant'
             */
            if (KeSR1B_b_BATTERY_HV_POWERLIMITS_FD5_E2E_BypEnbl)
            {
                /* Switch: '<S519>/Switch1' incorporates:
                 *  Constant: '<S519>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_o =
                    KeSR1B_y_BATTERY_HV_POWERLIMITS_FD5_E2E_Byp;
            }

            /* End of Switch: '<S519>/Switch' */
        }

        /* End of Switch: '<S519>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BATTERY_HV_POWERLIMITS_FD5_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BATTERY_HV_POWERLIMITS_FD5_E2E_Sts_OpRetVal
            (&tmpRead);

        /* Chart: '<S520>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_o,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_py);

        /* Outputs for Atomic SubSystem: '<S517>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S530>/dec if Ok else inc2' incorporates:
         *  Logic: '<S530>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_py.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S530>/Inc Cntr' incorporates:
             *  Constant: '<S523>/Calib'
             *  UnitDelay: '<S530>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gq3) + ((uint32)
                             KeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD5_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S530>/dec if Ok else inc2' incorporates:
             *  Sum: '<S530>/Inc Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD5_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S530>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_o =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gq3;

            /* MinMax: '<S530>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_o) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_o = 1U;
            }

            /* End of MinMax: '<S530>/FixPt MinMax' */

            /* Switch: '<S530>/dec if Ok else inc2' incorporates:
             *  Constant: '<S521>/Zero4'
             *  Sum: '<S530>/Dec Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD5_CRC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeRx_o) - 1));
        }

        /* End of Switch: '<S530>/dec if Ok else inc2' */

        /* Logic: '<S530>/Cntr fail' incorporates:
         *  Constant: '<S524>/Calib'
         *  RelationalOperator: '<S530>/Enough counts to Fail?2'
         *  UnitDelay: '<S530>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_o = (uint8)
            (((VeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD5_CRC_DebCntr >=
               KeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD5_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_gq) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S530>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gq3 =
            VeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD5_CRC_DebCntr;

        /* Update for UnitDelay: '<S530>/Prev Fail Condition' incorporates:
         *  Logic: '<S530>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_gq =
            rtb_TmpSignalConversionAtVeRx_o;

        /* DataTypeConversion: '<S517>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S517>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_CRC_Faild'
         *  Logic: '<S530>/Cntr fail'
         *  Logic: '<S530>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_c = (((sint32)
            rtb_TmpSignalConversionAtVeRx_o) != 0);

        /* End of Outputs for SubSystem: '<S517>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S517>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_m =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_py.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S517>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_j =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_py.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S517>/EscData_MC_Failing_Logic' */
        /* Switch: '<S531>/dec if Ok else inc2' incorporates:
         *  Logic: '<S531>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_py.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S531>/Inc Cntr' incorporates:
             *  Constant: '<S525>/Calib'
             *  UnitDelay: '<S531>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ce) + ((uint32)
                             KeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD5_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S531>/dec if Ok else inc2' incorporates:
             *  Sum: '<S531>/Inc Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD5_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S531>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_o =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ce;

            /* MinMax: '<S531>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_o) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_o = 1U;
            }

            /* End of MinMax: '<S531>/FixPt MinMax' */

            /* Switch: '<S531>/dec if Ok else inc2' incorporates:
             *  Constant: '<S522>/Zero4'
             *  Sum: '<S531>/Dec Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD5_MC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeRx_o) - 1));
        }

        /* End of Switch: '<S531>/dec if Ok else inc2' */

        /* Logic: '<S531>/Cntr fail' incorporates:
         *  Constant: '<S526>/Calib'
         *  RelationalOperator: '<S531>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_o = (uint8)
            ((VeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD5_MC_DebCntr >=
              KeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD5_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S531>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ce =
            VeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD5_MC_DebCntr;

        /* Update for UnitDelay: '<S531>/Prev Fail Condition' incorporates:
         *  Logic: '<S531>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_az =
            rtb_TmpSignalConversionAtVeRx_o;

        /* DataTypeConversion: '<S517>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S517>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_MC_Faild'
         *  Logic: '<S531>/Cntr fail'
         *  Logic: '<S531>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_POWERLIMI_d = (((sint32)
            rtb_TmpSignalConversionAtVeRx_o) != 0);

        /* End of Outputs for SubSystem: '<S517>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S517>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S517>/VeSR1N_I_BPCM_HVChrgCurProf_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_I_BPCM_HVChrgCurProf_FD5 =
            rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_ChargingCurrentProfile;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_ChargingCurrentProfile)
            > 32767)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_I_BPCM_HVChrgCurProf_FD5 = 32767U;
        }

        /* End of DataTypeConversion: '<S517>/Data Type Conversion5' */

        /* DataTypeConversion: '<S517>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S517>/VeSR1N_I_BPCM_HVCurLmInstChrFD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_I_BPCM_HVCurLmInstChrFD5 =
            rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_CrntLmtInstChrg;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_CrntLmtInstChrg) >
            32767)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_I_BPCM_HVCurLmInstChrFD5 = 32767U;
        }

        /* End of DataTypeConversion: '<S517>/Data Type Conversion6' */

        /* DataTypeConversion: '<S517>/Data Type Conversion7' incorporates:
         *  DataStoreWrite: '<S517>/VeSR1N_I_BPCM_HVCurLmInstDchFD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_I_BPCM_HVCurLmInstDchFD5 =
            rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_CrntLmtInstDschg;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_CrntLmtInstDschg)
            > 32767)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_I_BPCM_HVCurLmInstDchFD5 = 32767U;
        }

        /* End of DataTypeConversion: '<S517>/Data Type Conversion7' */

        /* DataTypeConversion: '<S517>/Data Type Conversion9' incorporates:
         *  DataStoreWrite: '<S517>/VeSR1N_P_BPCM_HVPwrMaxChrgLTFD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_P_BPCM_HVPwrMaxChrgLTFD5 =
            rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_Power_MaxCharge_LgTrm;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_Power_MaxCharge_LgTrm)
            > 16383)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_P_BPCM_HVPwrMaxChrgLTFD5 = 16383U;
        }

        /* End of DataTypeConversion: '<S517>/Data Type Conversion9' */

        /* DataTypeConversion: '<S517>/Data Type Conversion10' incorporates:
         *  DataStoreWrite: '<S517>/VeSR1N_P_BPCM_HVPwrMaxChrgMTFD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_P_BPCM_HVPwrMaxChrgMTFD5 =
            rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_Power_MaxCharge_MdTrm;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_Power_MaxCharge_MdTrm)
            > 16383)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_P_BPCM_HVPwrMaxChrgMTFD5 = 16383U;
        }

        /* End of DataTypeConversion: '<S517>/Data Type Conversion10' */

        /* DataTypeConversion: '<S517>/Data Type Conversion11' incorporates:
         *  DataStoreWrite: '<S517>/VeSR1N_P_BPCM_HVPwrMaxChrgSTFD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_P_BPCM_HVPwrMaxChrgSTFD5 =
            rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_Power_MaxCharge_ShrTrm;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_Power_MaxCharge_ShrTrm)
            > 16383)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_P_BPCM_HVPwrMaxChrgSTFD5 = 16383U;
        }

        /* End of DataTypeConversion: '<S517>/Data Type Conversion11' */

        /* DataTypeConversion: '<S517>/Data Type Conversion12' incorporates:
         *  DataStoreWrite: '<S517>/VeSR1N_P_BPCM_HVPwrMaxDchgLTFD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_P_BPCM_HVPwrMaxDchgLTFD5 =
            rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_Power_MaxDischarge_LgTrm;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_Power_MaxDischarge_LgTrm)
            > 16383)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_P_BPCM_HVPwrMaxDchgLTFD5 = 16383U;
        }

        /* End of DataTypeConversion: '<S517>/Data Type Conversion12' */

        /* DataTypeConversion: '<S517>/Data Type Conversion13' incorporates:
         *  DataStoreWrite: '<S517>/VeSR1N_P_BPCM_HVPwrMaxDchgMTFD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_P_BPCM_HVPwrMaxDchgMTFD5 =
            rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_Power_MaxDischarge_MdTrm;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_Power_MaxDischarge_MdTrm)
            > 16383)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_P_BPCM_HVPwrMaxDchgMTFD5 = 16383U;
        }

        /* End of DataTypeConversion: '<S517>/Data Type Conversion13' */

        /* DataTypeConversion: '<S517>/Data Type Conversion14' incorporates:
         *  DataStoreWrite: '<S517>/VeSR1N_P_BPCM_HVPwrMaxDchgSTFD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_P_BPCM_HVPwrMaxDchgSTFD5 =
            rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_Pwr_MaxDischrg_ShrTrm;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_Pwr_MaxDischrg_ShrTrm)
            > 16383)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_P_BPCM_HVPwrMaxDchgSTFD5 = 16383U;
        }

        /* End of DataTypeConversion: '<S517>/Data Type Conversion14' */

        /* DataTypeConversion: '<S517>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S517>/VeSR1N_b_BPCMCntctrsMTOpWrn_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCMCntctrsMTOpWrn_FD5 =
            rtb_TmpSignalConversionAtVeS_ec.E_BPCM_CntctrsMidTrmOpeningWarn ?
            ((uint8)1) : ((uint8)0);

        /* DataTypeConversion: '<S517>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S517>/VeSR1N_b_BPCMCntctrsSTOpWrn_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCMCntctrsSTOpWrn_FD5 =
            rtb_TmpSignalConversionAtVeS_ec.E_BPCM_CntctrsShtTrmOpeningWarn ?
            ((uint8)1) : ((uint8)0);

        /* RelationalOperator: '<S517>/Relational Operator1' incorporates:
         *  Constant: '<S517>/Constant1'
         *  DataStoreWrite: '<S517>/VeSR1N_b_BPCM_HV_Cell_MaxDischrg_Imped_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Cell_MaxDisc_m = (((sint32)
            rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_Cell_MaxDischrg_Imped) ==
            8191);

        /* RelationalOperator: '<S517>/Relational Operator2' incorporates:
         *  Constant: '<S517>/Constant3'
         *  DataStoreWrite: '<S517>/VeSR1N_b_BPCM_HV_Cell_MinDischrg_Imped_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Cell_MinDisc_h = (((sint32)
            rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_Cell_MinDischrg_Imped) ==
            8191);

        /* RelationalOperator: '<S517>/Relational Operator3' incorporates:
         *  Constant: '<S517>/Constant4'
         *  DataStoreWrite: '<S517>/VeSR1N_b_BPCM_HV_ChargingCurrentProfile_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_ChargingCurr_o = (((sint32)
            rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_ChargingCurrentProfile) ==
            32767);

        /* RelationalOperator: '<S517>/Relational Operator4' incorporates:
         *  Constant: '<S517>/Constant5'
         *  DataStoreWrite: '<S517>/VeSR1N_b_BPCM_HV_CrntLmtInstChrg_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_CrntLmtInstC_a = (((sint32)
            rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_CrntLmtInstChrg) == 32767);

        /* RelationalOperator: '<S517>/Relational Operator5' incorporates:
         *  Constant: '<S517>/Constant6'
         *  DataStoreWrite: '<S517>/VeSR1N_b_BPCM_HV_CrntLmtInstDschg_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_CrntLmtInstD_h = (((sint32)
            rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_CrntLmtInstDschg) == 32767);

        /* RelationalOperator: '<S517>/Relational Operator6' incorporates:
         *  Constant: '<S517>/Constant7'
         *  DataStoreWrite: '<S517>/VeSR1N_b_BPCM_HV_HVBatChargeStat_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_HVBatChargeS_b = (((sint32)
            rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_HVBatChargeStat) == 7);

        /* RelationalOperator: '<S517>/Relational Operator7' incorporates:
         *  Constant: '<S517>/Constant8'
         *  DataStoreWrite: '<S517>/VeSR1N_b_BPCM_HV_Power_MaxCharge_LgTrm_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Power_MaxCha_h = (((sint32)
            rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_Power_MaxCharge_LgTrm) ==
            16383);

        /* RelationalOperator: '<S517>/Relational Operator8' incorporates:
         *  Constant: '<S517>/Constant9'
         *  DataStoreWrite: '<S517>/VeSR1N_b_BPCM_HV_Power_MaxCharge_MdTrm_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Power_MaxCh_it = (((sint32)
            rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_Power_MaxCharge_MdTrm) ==
            16383);

        /* RelationalOperator: '<S517>/Relational Operator9' incorporates:
         *  Constant: '<S517>/Constant10'
         *  DataStoreWrite: '<S517>/VeSR1N_b_BPCM_HV_Power_MaxCharge_ShrTrm_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Power_MaxCha_b = (((sint32)
            rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_Power_MaxCharge_ShrTrm) ==
            16383);

        /* RelationalOperator: '<S517>/Relational Operator10' incorporates:
         *  Constant: '<S517>/Constant11'
         *  DataStoreWrite: '<S517>/VeSR1N_b_BPCM_HV_Power_MaxDischarge_LgTrm_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Power_MaxDis_a = (((sint32)
            rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_Power_MaxDischarge_LgTrm) ==
            16383);

        /* RelationalOperator: '<S517>/Relational Operator11' incorporates:
         *  Constant: '<S517>/Constant12'
         *  DataStoreWrite: '<S517>/VeSR1N_b_BPCM_HV_Power_MaxDischarge_MdTrm_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Power_MaxDis_m = (((sint32)
            rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_Power_MaxDischarge_MdTrm) ==
            16383);

        /* RelationalOperator: '<S517>/Relational Operator13' incorporates:
         *  Constant: '<S517>/Constant14'
         *  DataStoreWrite: '<S517>/VeSR1N_b_BPCM_HV_PwrLmtInstChrg_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_PwrLmtInstCh_b = (((sint32)
            rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_PwrLmtInstChrg) == 16383);

        /* RelationalOperator: '<S517>/Relational Operator14' incorporates:
         *  Constant: '<S517>/Constant15'
         *  DataStoreWrite: '<S517>/VeSR1N_b_BPCM_HV_PwrLmtInstDschg_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_PwrLmtInstDs_o = (((sint32)
            rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_PwrLmtInstDschg) == 16383);

        /* RelationalOperator: '<S517>/Relational Operator12' incorporates:
         *  Constant: '<S517>/Constant13'
         *  DataStoreWrite: '<S517>/VeSR1N_b_BPCM_HV_Pwr_MaxDischrg_ShrTrm_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Pwr_MaxDisch_g = (((sint32)
            rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_Pwr_MaxDischrg_ShrTrm) ==
            16383);

        /* DataTypeConversion: '<S517>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S517>/VeSR1N_dT_BPCM_HVCelMaxDchImpFD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_dT_BPCM_HVCelMaxDchImpFD =
            rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_Cell_MaxDischrg_Imped;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_Cell_MaxDischrg_Imped)
            > 8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_dT_BPCM_HVCelMaxDchImpFD = 8191U;
        }

        /* End of DataTypeConversion: '<S517>/Data Type Conversion3' */

        /* DataTypeConversion: '<S517>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S517>/VeSR1N_dT_BPCM_HVCelMinDchImpFD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_dT_BPCM_HVCelMinDchImpFD =
            rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_Cell_MinDischrg_Imped;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_Cell_MinDischrg_Imped)
            > 8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_dT_BPCM_HVCelMinDchImpFD = 8191U;
        }

        /* End of DataTypeConversion: '<S517>/Data Type Conversion4' */

        /* DataTypeConversion: '<S517>/Data Type Conversion15' incorporates:
         *  DataStoreWrite: '<S517>/VeSR1N_h_BPCM_HV_PwrLIChrg_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_h_BPCM_HV_PwrLIChrg_FD5 =
            rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_PwrLmtInstChrg;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_PwrLmtInstChrg) >
            16383)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_h_BPCM_HV_PwrLIChrg_FD5 = 16383U;
        }

        /* End of DataTypeConversion: '<S517>/Data Type Conversion15' */

        /* DataTypeConversion: '<S517>/Data Type Conversion16' incorporates:
         *  DataStoreWrite: '<S517>/VeSR1N_h_BPCM_HV_PwrLIDschg_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_h_BPCM_HV_PwrLIDschg_FD5 =
            rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_PwrLmtInstDschg;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_PwrLmtInstDschg) >
            16383)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_h_BPCM_HV_PwrLIDschg_FD5 = 16383U;
        }

        /* End of DataTypeConversion: '<S517>/Data Type Conversion16' */

        /* DataTypeConversion: '<S517>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S517>/VeSR1N_y_BPCM_HV_BatChrgSts_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_BatChrgSts_FD5 =
            rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_HVBatChargeStat;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ec.E_BPCM_HV_HVBatChargeStat) >
            7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_BatChrgSts_FD5 = 7U;
        }

        /* End of DataTypeConversion: '<S517>/Data Type Conversion8' */

        /* Outputs for Enabled SubSystem: '<S517>/Reset_MM_Failing' */
        /* Constant: '<S527>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_BATTERY_HV_POWER_e,
            rtb_VeSR1N_Cnt_BATTERY_HV_POWER,
            KeSR1B_Cnt_BATTERY_HV_POWERLIMITS_FD5_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_j4);

        /* End of Outputs for SubSystem: '<S517>/Reset_MM_Failing' */

        /* Gain: '<S517>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_ga = true;
    }

    /* End of Constant: '<S518>/Calib' */
    /* End of Outputs for SubSystem: '<S513>/BATTERY_HV_POWERLIMITS_FD5_Processing' */

    /* Merge: '<S15>/SR1N_Cnt_BATTERY_HV_POWERLIMITS_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S513>/VeSR1N_Cnt_BATTERY_HV_POWERLIMITS_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_POWERLIMITS_FD5_Received_VeSR1N_Cnt_BATTERY_HV_POWERLIMITS_FD5_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_j4.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S15>/SR1N_b_BATTERY_HV_POWERLIMITS_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S513>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_POWERLIMITS_FD5_Received_VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_j4.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S15>/SR1N_b_BATTERY_HV_POWERLIMITS_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S513>/VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_POWERLIMITS_FD5_Received_VeSR1N_b_BATTERY_HV_POWERLIMITS_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_ga);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BATTERY_HV_POWERLIMITS_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BATTERY_HV_STATUS1_FD11_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_BATTERY_HV_STA_p;
    boolean rtb_VeSR1N_b_BATTERY_HV_STATU_f;
    IDTRBATTERY_HV_STATUS1_FD11_Pkt rtb_TmpSignalConversionAtVeS_e2;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_f;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BATTERY_HV_STATUS1_FD11_Pkt' incorporates:
     *  SubSystem: '<S16>/BATTERY_HV_STATUS1_FD11_Received'
     */
    /* SignalConversion generated from: '<S552>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S16>/SR1N_Cnt_BATTERY_HV_STATUS1_FD11_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_BATTERY_HV_STA_p =
        Rte_IrvRead_SR1B_BATTERY_HV_STATUS1_FD11_Received_VeSR1N_Cnt_BATTERY_HV_STATUS1_FD11_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S552>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S16>/SR1N_b_BATTERY_HV_STATUS1_FD11_MM_Faild_merge'
     */
    rtb_VeSR1N_b_BATTERY_HV_STATU_f =
        Rte_IrvRead_SR1B_BATTERY_HV_STATUS1_FD11_Received_VeSR1N_b_BATTERY_HV_STATUS1_FD11_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S552>/VeSR1B_h_COMRX_BATTERY_HV_STATUS1_FD11_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_BATTERY_HV_STATUS1_FD11_Pkt'
     */
    (void)
        Rte_Read_VeSR1B_h_COMRX_BATTERY_HV_STATUS1_FD11_Pkt_COMRX_BATTERY_HV_STATUS1_FD11_Pkt
        (&rtb_TmpSignalConversionAtVeS_e2);

    /* SignalConversion generated from: '<S552>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BATTERY_HV_STATUS1_FD11_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BATTERY_HV_STATUS1_FD11_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_f);

VeRxPDU_BATTERY_HV_STATUS1_FD11_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_f;

    /* Outputs for Enabled SubSystem: '<S552>/BATTERY_HV_STATUS1_FD11_Processing' incorporates:
     *  EnablePort: '<S556>/Enable'
     */
    /* Constant: '<S557>/Calib' */
    if (KeSR1B_b_BATTERY_HV_STATUS1_FD11_Enbl)
    {
        /* Switch: '<S558>/Switch1' incorporates:
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         *  SignalConversion generated from: '<S552>/VeDEVR_b_DevlpmtToolEnbld_read'
         */
        if (Rte_IrvRead_SR1B_BATTERY_HV_STATUS1_FD11_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S558>/Switch' incorporates:
             *  Constant: '<S558>/Constant'
             */
            if (KeSR1B_b_BATTERY_HV_STATUS1_FD11_E2E_BypEnbl)
            {
                /* Switch: '<S558>/Switch1' incorporates:
                 *  Constant: '<S558>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_f =
                    KeSR1B_y_BATTERY_HV_STATUS1_FD11_E2E_Byp;
            }

            /* End of Switch: '<S558>/Switch' */
        }

        /* End of Switch: '<S558>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BATTERY_HV_STATUS1_FD11_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BATTERY_HV_STATUS1_FD11_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S559>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_f,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kg);

        /* Outputs for Atomic SubSystem: '<S556>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S569>/dec if Ok else inc2' incorporates:
         *  Logic: '<S569>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kg.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S569>/Inc Cntr' incorporates:
             *  Constant: '<S562>/Calib'
             *  UnitDelay: '<S569>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_k1) + ((uint32)
                             KeSR1B_Cnt_BATTERY_HV_STATUS1_FD11_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S569>/dec if Ok else inc2' incorporates:
             *  Sum: '<S569>/Inc Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV_STATUS1_FD11_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S569>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_f =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_k1;

            /* MinMax: '<S569>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_f) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_f = 1U;
            }

            /* End of MinMax: '<S569>/FixPt MinMax' */

            /* Switch: '<S569>/dec if Ok else inc2' incorporates:
             *  Constant: '<S560>/Zero4'
             *  Sum: '<S569>/Dec Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV_STATUS1_FD11_CRC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeRx_f) - 1));
        }

        /* End of Switch: '<S569>/dec if Ok else inc2' */

        /* Logic: '<S569>/Cntr fail' incorporates:
         *  Constant: '<S563>/Calib'
         *  RelationalOperator: '<S569>/Enough counts to Fail?2'
         *  UnitDelay: '<S569>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_f = (uint8)
            (((VeSR1B_Cnt_BATTERY_HV_STATUS1_FD11_CRC_DebCntr >=
               KeSR1B_Cnt_BATTERY_HV_STATUS1_FD11_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_md) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S569>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_k1 =
            VeSR1B_Cnt_BATTERY_HV_STATUS1_FD11_CRC_DebCntr;

        /* Update for UnitDelay: '<S569>/Prev Fail Condition' incorporates:
         *  Logic: '<S569>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_md =
            rtb_TmpSignalConversionAtVeRx_f;

        /* DataTypeConversion: '<S556>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S556>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Faild'
         *  Logic: '<S569>/Cntr fail'
         *  Logic: '<S569>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_g = (((sint32)
            rtb_TmpSignalConversionAtVeRx_f) != 0);

        /* End of Outputs for SubSystem: '<S556>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S556>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_FD1 =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kg.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S556>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_k =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kg.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S556>/EscData_MC_Failing_Logic' */
        /* Switch: '<S570>/dec if Ok else inc2' incorporates:
         *  Logic: '<S570>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kg.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S570>/Inc Cntr' incorporates:
             *  Constant: '<S564>/Calib'
             *  UnitDelay: '<S570>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_a3) + ((uint32)
                             KeSR1B_Cnt_BATTERY_HV_STATUS1_FD11_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S570>/dec if Ok else inc2' incorporates:
             *  Sum: '<S570>/Inc Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV_STATUS1_FD11_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S570>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_f =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_a3;

            /* MinMax: '<S570>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_f) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_f = 1U;
            }

            /* End of MinMax: '<S570>/FixPt MinMax' */

            /* Switch: '<S570>/dec if Ok else inc2' incorporates:
             *  Constant: '<S561>/Zero4'
             *  Sum: '<S570>/Dec Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV_STATUS1_FD11_MC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeRx_f) - 1));
        }

        /* End of Switch: '<S570>/dec if Ok else inc2' */

        /* Logic: '<S570>/Cntr fail' incorporates:
         *  Constant: '<S565>/Calib'
         *  RelationalOperator: '<S570>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_f = (uint8)
            ((VeSR1B_Cnt_BATTERY_HV_STATUS1_FD11_MC_DebCntr >=
              KeSR1B_Cnt_BATTERY_HV_STATUS1_FD11_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S570>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_a3 =
            VeSR1B_Cnt_BATTERY_HV_STATUS1_FD11_MC_DebCntr;

        /* Update for UnitDelay: '<S570>/Prev Fail Condition' incorporates:
         *  Logic: '<S570>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_cw =
            rtb_TmpSignalConversionAtVeRx_f;

        /* DataTypeConversion: '<S556>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S556>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MC_Faild'
         *  Logic: '<S570>/Cntr fail'
         *  Logic: '<S570>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_e = (((sint32)
            rtb_TmpSignalConversionAtVeRx_f) != 0);

        /* End of Outputs for SubSystem: '<S556>/EscData_MC_Failing_Logic' */

        /* DataStoreWrite: '<S556>/VeSR1N_I_BPCM_HV_Current_FD11' */
        SR1B_BLUEN_ac_DW.VeSR1N_I_BPCM_HV_Current_FD11 =
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_Current;

        /* DataTypeConversion: '<S556>/Data Type Conversion15' incorporates:
         *  DataStoreWrite: '<S556>/VeSR1N_Pct_BPCM_HV_SOC_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_Pct_BPCM_HV_SOC_FD11 =
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_SOC;
        if (((sint32)rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_SOC) > 1023)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_Pct_BPCM_HV_SOC_FD11 = 1023U;
        }

        /* End of DataTypeConversion: '<S556>/Data Type Conversion15' */

        /* DataTypeConversion: '<S556>/Data Type Conversion14' incorporates:
         *  DataStoreWrite: '<S556>/VeSR1N_T_BPCM_HVOutletTemp_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HVOutletTemp_FD11 =
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_Outlet_Temp;
        if (((sint32)rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_Outlet_Temp) >
                2047)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HVOutletTemp_FD11 = 2047U;
        }

        /* End of DataTypeConversion: '<S556>/Data Type Conversion14' */

        /* DataTypeConversion: '<S556>/Data Type Conversion12' incorporates:
         *  DataStoreWrite: '<S556>/VeSR1N_T_BPCM_HV_InletTemp_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HV_InletTemp_FD11 =
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_Inlet_Temp;
        if (((sint32)rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_Inlet_Temp) >
                2047)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HV_InletTemp_FD11 = 2047U;
        }

        /* End of DataTypeConversion: '<S556>/Data Type Conversion12' */

        /* DataTypeConversion: '<S556>/Data Type Conversion18' incorporates:
         *  DataStoreWrite: '<S556>/VeSR1N_T_BPCM_HV_Temp_Avg_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HV_Temp_Avg_FD11 =
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_Temperature_Avg;
        if (((sint32)rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_Temperature_Avg) >
            2047)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HV_Temp_Avg_FD11 = 2047U;
        }

        /* End of DataTypeConversion: '<S556>/Data Type Conversion18' */

        /* DataTypeConversion: '<S556>/Data Type Conversion19' incorporates:
         *  DataStoreWrite: '<S556>/VeSR1N_T_BPCM_HV_Temp_Max_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HV_Temp_Max_FD11 =
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_Temperature_Max;
        if (((sint32)rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_Temperature_Max) >
            2047)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HV_Temp_Max_FD11 = 2047U;
        }

        /* End of DataTypeConversion: '<S556>/Data Type Conversion19' */

        /* DataTypeConversion: '<S556>/Data Type Conversion20' incorporates:
         *  DataStoreWrite: '<S556>/VeSR1N_T_BPCM_HV_Temp_Min_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HV_Temp_Min_FD11 =
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_Temperature_Min;
        if (((sint32)rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_Temperature_Min) >
            2047)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HV_Temp_Min_FD11 = 2047U;
        }

        /* End of DataTypeConversion: '<S556>/Data Type Conversion20' */

        /* DataStoreWrite: '<S556>/VeSR1N_T_HVBP_BDU_BsbrTemp_FD11' */
        SR1B_BLUEN_ac_DW.VeSR1N_T_HVBP_BDU_BsbrTemp_FD11 =
            rtb_TmpSignalConversionAtVeS_e2.E_HVBP_BDU_Busbar_Temp;

        /* DataStoreWrite: '<S556>/VeSR1N_T_HVBP_Busbar_Temp_FD11' */
        SR1B_BLUEN_ac_DW.VeSR1N_T_HVBP_Busbar_Temp_FD11 =
            rtb_TmpSignalConversionAtVeS_e2.E_HVBP_Busbar_Temp;

        /* DataTypeConversion: '<S556>/Data Type Conversion9' incorporates:
         *  DataStoreWrite: '<S556>/VeSR1N_U_BPCM_HVChrgnBusVltFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_HVChrgnBusVltFD11 =
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_ChargingBusVoltage;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_ChargingBusVoltage) >
                2047)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_HVChrgnBusVltFD11 = 2047U;
        }

        /* End of DataTypeConversion: '<S556>/Data Type Conversion9' */

        /* DataTypeConversion: '<S556>/Data Type Conversion25' incorporates:
         *  DataStoreWrite: '<S556>/VeSR1N_U_BPCM_HVTracBusVoltFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_HVTracBusVoltFD11 =
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_TractionBusVoltage;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_TractionBusVoltage) >
                2047)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_HVTracBusVoltFD11 = 2047U;
        }

        /* End of DataTypeConversion: '<S556>/Data Type Conversion25' */

        /* DataTypeConversion: '<S556>/Data Type Conversion13' incorporates:
         *  DataStoreWrite: '<S556>/VeSR1N_U_BPCM_HV_IntVolt_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_HV_IntVolt_FD11 =
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_InternalVoltage;
        if (((sint32)rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_InternalVoltage) >
            16383)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_HV_IntVolt_FD11 = 16383U;
        }

        /* End of DataTypeConversion: '<S556>/Data Type Conversion13' */

        /* DataTypeConversion: '<S556>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S556>/VeSR1N_b_BPCM_DCCntctrMTOW_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_DCCntctrMTOW_FD11 =
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_DC_CntctrsMidTrmOpeningWarn ?
            ((uint8)1) : ((uint8)0);

        /* DataTypeConversion: '<S556>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S556>/VeSR1N_b_BPCM_DCCntctrSTOW_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_DCCntctrSTOW_FD11 =
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_DC_CntctrsShtTrmOpeningWarn ?
            ((uint8)1) : ((uint8)0);

        /* RelationalOperator: '<S556>/Relational Operator1' incorporates:
         *  Constant: '<S556>/Constant1'
         *  DataStoreWrite: '<S556>/VeSR1N_b_BPCM_HV_Capacity_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Capacity_SNA_F = (((sint32)
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_Capacity) == 4095);

        /* RelationalOperator: '<S556>/Relational Operator2' incorporates:
         *  Constant: '<S556>/Constant3'
         *  DataStoreWrite: '<S556>/VeSR1N_b_BPCM_HV_Char_Bus_Sts_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Char_Bus_Sts_S = (((sint32)
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_Char_Bus_Sts) == 7);

        /* RelationalOperator: '<S556>/Relational Operator3' incorporates:
         *  Constant: '<S556>/Constant4'
         *  DataStoreWrite: '<S556>/VeSR1N_b_BPCM_HV_Char_Main_Contac_Sts_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Char_Main_Cont = (((sint32)
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_Char_Main_Contac_Sts) == 7);

        /* RelationalOperator: '<S556>/Relational Operator4' incorporates:
         *  Constant: '<S556>/Constant5'
         *  DataStoreWrite: '<S556>/VeSR1N_b_BPCM_HV_ChargingBusVoltage_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_ChargingBusVol = (((sint32)
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_ChargingBusVoltage) ==
            2047);

        /* RelationalOperator: '<S556>/Relational Operator5' incorporates:
         *  Constant: '<S556>/Constant6'
         *  DataStoreWrite: '<S556>/VeSR1N_b_BPCM_HV_Current_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Current_SNA_Fa = (((sint32)
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_Current) == 65535);

        /* RelationalOperator: '<S556>/Relational Operator6' incorporates:
         *  Constant: '<S556>/Constant7'
         *  DataStoreWrite: '<S556>/VeSR1N_b_BPCM_HV_DCFC_Isolation_Sts_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_DCFC_Isolation = (((sint32)
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_DCFC_Isolation_Sts) == 7);

        /* RelationalOperator: '<S556>/Relational Operator7' incorporates:
         *  Constant: '<S556>/Constant8'
         *  DataStoreWrite: '<S556>/VeSR1N_b_BPCM_HV_Inlet_Temp_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Inlet_Temp_SNA = (((sint32)
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_Inlet_Temp) == 2047);

        /* RelationalOperator: '<S556>/Relational Operator8' incorporates:
         *  Constant: '<S556>/Constant9'
         *  DataStoreWrite: '<S556>/VeSR1N_b_BPCM_HV_InternalVoltage_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_InternalVoltag = (((sint32)
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_InternalVoltage) == 16383);

        /* RelationalOperator: '<S556>/Relational Operator9' incorporates:
         *  Constant: '<S556>/Constant10'
         *  DataStoreWrite: '<S556>/VeSR1N_b_BPCM_HV_Outlet_Temp_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Outlet_Temp_SN = (((sint32)
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_Outlet_Temp) == 2047);

        /* RelationalOperator: '<S556>/Relational Operator10' incorporates:
         *  Constant: '<S556>/Constant11'
         *  DataStoreWrite: '<S556>/VeSR1N_b_BPCM_HV_SOC_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_SOC_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_SOC) == 1023);

        /* RelationalOperator: '<S556>/Relational Operator12' incorporates:
         *  Constant: '<S556>/Constant13'
         *  DataStoreWrite: '<S556>/VeSR1N_b_BPCM_HV_SOH_Low_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_SOH_Low_SNA_Fa = (((sint32)
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_SOH_Low) == 127);

        /* RelationalOperator: '<S556>/Relational Operator11' incorporates:
         *  Constant: '<S556>/Constant12'
         *  DataStoreWrite: '<S556>/VeSR1N_b_BPCM_HV_SOH_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_SOH_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_SOH) == 127);

        /* RelationalOperator: '<S556>/Relational Operator13' incorporates:
         *  Constant: '<S556>/Constant14'
         *  DataStoreWrite: '<S556>/VeSR1N_b_BPCM_HV_Temperature_Avg_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Temperature_Av = (((sint32)
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_Temperature_Avg) == 2047);

        /* RelationalOperator: '<S556>/Relational Operator14' incorporates:
         *  Constant: '<S556>/Constant15'
         *  DataStoreWrite: '<S556>/VeSR1N_b_BPCM_HV_Temperature_Max_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Temperature_Ma = (((sint32)
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_Temperature_Max) == 2047);

        /* RelationalOperator: '<S556>/Relational Operator15' incorporates:
         *  Constant: '<S556>/Constant16'
         *  DataStoreWrite: '<S556>/VeSR1N_b_BPCM_HV_Temperature_Min_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Temperature_Mi = (((sint32)
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_Temperature_Min) == 2047);

        /* RelationalOperator: '<S556>/Relational Operator16' incorporates:
         *  Constant: '<S556>/Constant17'
         *  DataStoreWrite: '<S556>/VeSR1N_b_BPCM_HV_ThermalRunaway_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_ThermalRunaway = (((sint32)
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_ThermalRunaway) == 3);

        /* RelationalOperator: '<S556>/Relational Operator17' incorporates:
         *  Constant: '<S556>/Constant18'
         *  DataStoreWrite: '<S556>/VeSR1N_b_BPCM_HV_Trac_Bus_Sts_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Trac_Bus_Sts_S = (((sint32)
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_Trac_Bus_Sts) == 7);

        /* RelationalOperator: '<S556>/Relational Operator18' incorporates:
         *  Constant: '<S556>/Constant19'
         *  DataStoreWrite: '<S556>/VeSR1N_b_BPCM_HV_Trac_Main_Contac_Sts_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Trac_Main_Cont = (((sint32)
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_Trac_Main_Contac_Sts) == 7);

        /* RelationalOperator: '<S556>/Relational Operator19' incorporates:
         *  Constant: '<S556>/Constant20'
         *  DataStoreWrite: '<S556>/VeSR1N_b_BPCM_HV_Trac_PreCha_Contac_Sts_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Trac_PreCha_Co = (((sint32)
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_Trac_PreCha_Contac_Sts) ==
            7);

        /* RelationalOperator: '<S556>/Relational Operator20' incorporates:
         *  Constant: '<S556>/Constant21'
         *  DataStoreWrite: '<S556>/VeSR1N_b_BPCM_HV_TractionBusVoltage_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_TractionBusVol = (((sint32)
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_TractionBusVoltage) ==
            2047);

        /* DataTypeConversion: '<S556>/Data Type Conversion26' incorporates:
         *  DataStoreWrite: '<S556>/VeSR1N_b_BPCM_ImpactHardwire'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_ImpactHardwire =
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_ImpactHardwire ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S556>/Data Type Conversion27' incorporates:
         *  DataStoreWrite: '<S556>/VeSR1N_b_BPCM_ImpactHardwireV'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_ImpactHardwireV =
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_ImpactHardwireV ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S556>/Data Type Conversion28' incorporates:
         *  DataStoreWrite: '<S556>/VeSR1N_b_BPCM_MILRequest_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_MILRequest_FD11 =
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_MILRequest ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S556>/Data Type Conversion29' incorporates:
         *  DataStoreWrite: '<S556>/VeSR1N_b_BPCM_PwrLimpHmOn_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_PwrLimpHmOn_FD11 =
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_Pwr_Limp_Home_On ? ((uint8)1)
            : ((uint8)0);

        /* DataTypeConversion: '<S556>/Data Type Conversion30' incorporates:
         *  DataStoreWrite: '<S556>/VeSR1N_b_BPCM_Wakeup_Req_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Wakeup_Req_FD11 =
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_Wakeup_Request ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S556>/Relational Operator21' incorporates:
         *  Constant: '<S556>/Constant22'
         *  DataStoreWrite: '<S556>/VeSR1N_b_HVBP_BDU_Busbar_Temp_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_HVBP_BDU_Busbar_Temp_S = (((sint32)
            rtb_TmpSignalConversionAtVeS_e2.E_HVBP_BDU_Busbar_Temp) == 255);

        /* RelationalOperator: '<S556>/Relational Operator22' incorporates:
         *  Constant: '<S556>/Constant23'
         *  DataStoreWrite: '<S556>/VeSR1N_b_HVBP_Busbar_Temp_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_HVBP_Busbar_Temp_SNA_F = (((sint32)
            rtb_TmpSignalConversionAtVeS_e2.E_HVBP_Busbar_Temp) == 255);

        /* DataTypeConversion: '<S556>/Data Type Conversion33' incorporates:
         *  DataStoreWrite: '<S556>/VeSR1N_b_HVBatCntctWeldChk_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_HVBatCntctWeldChk_FD11 =
            rtb_TmpSignalConversionAtVeS_e2.E_HVBatContactorWeldCheck ? ((uint8)
            1) : ((uint8)0);

        /* DataTypeConversion: '<S556>/Data Type Conversion35' incorporates:
         *  DataStoreWrite: '<S556>/VeSR1N_b_HVBatReady_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_HVBatReady_FD11 =
            rtb_TmpSignalConversionAtVeS_e2.E_HVBatReady ? ((uint8)1) : ((uint8)
            0);

        /* DataTypeConversion: '<S556>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S556>/VeSR1N_qAhr_BPCM_HV_Capacity_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_qAhr_BPCM_HV_Capacity_FD =
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_Capacity;
        if (((sint32)rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_Capacity) > 4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_qAhr_BPCM_HV_Capacity_FD = 4095U;
        }

        /* End of DataTypeConversion: '<S556>/Data Type Conversion6' */

        /* DataStoreWrite: '<S556>/VeSR1N_tdy_HVBatLastSlept_FD11' */
        SR1B_BLUEN_ac_DW.VeSR1N_tdy_HVBatLastSlept_FD11 =
            rtb_TmpSignalConversionAtVeS_e2.E_HVBatLastSlept;

        /* DataStoreWrite: '<S556>/VeSR1N_thr_HVBatCntctOpnTime_FD11' */
        SR1B_BLUEN_ac_DW.VeSR1N_thr_HVBatCntctOpnTime_FD =
            rtb_TmpSignalConversionAtVeS_e2.E_HVBatContactorOpenTime;

        /* DataTypeConversion: '<S556>/Data Type Conversion31' incorporates:
         *  DataStoreWrite: '<S556>/VeSR1N_y_BPCMInterlockSts_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_BPCMInterlockSts_FD11 =
            rtb_TmpSignalConversionAtVeS_e2.E_BPCMInterlockSts;
        if (((sint32)rtb_TmpSignalConversionAtVeS_e2.E_BPCMInterlockSts) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_BPCMInterlockSts_FD11 = 7U;
        }

        /* End of DataTypeConversion: '<S556>/Data Type Conversion31' */

        /* DataTypeConversion: '<S556>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S556>/VeSR1N_y_BPCM_HVBattGFDSts_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HVBattGFDSts_FD11 =
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_Battery_GFD_Sts;
        if (((sint32)rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_Battery_GFD_Sts) >
            7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HVBattGFDSts_FD11 = 7U;
        }

        /* End of DataTypeConversion: '<S556>/Data Type Conversion5' */

        /* DataTypeConversion: '<S556>/Data Type Conversion24' incorporates:
         *  DataStoreWrite: '<S556>/VeSR1N_y_BPCM_HVTPreChaCStsFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HVTPreChaCStsFD11 =
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_Trac_PreCha_Contac_Sts;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_Trac_PreCha_Contac_Sts)
            > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HVTPreChaCStsFD11 = 7U;
        }

        /* End of DataTypeConversion: '<S556>/Data Type Conversion24' */

        /* DataTypeConversion: '<S556>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S556>/VeSR1N_y_BPCM_HV_BalancgMd_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_BalancgMd_FD11 =
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_BalancingMode;
        if (((sint32)rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_BalancingMode) >
                3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_BalancgMd_FD11 = 3U;
        }

        /* End of DataTypeConversion: '<S556>/Data Type Conversion3' */

        /* DataTypeConversion: '<S556>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S556>/VeSR1N_y_BPCM_HV_BattIISts_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_BattIISts_FD11 =
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_BatIntrlk_InternalStat;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_BatIntrlk_InternalStat)
            > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_BattIISts_FD11 = 7U;
        }

        /* End of DataTypeConversion: '<S556>/Data Type Conversion4' */

        /* DataTypeConversion: '<S556>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S556>/VeSR1N_y_BPCM_HV_CharMaiCntcSts_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_CharMaiCntcSts =
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_Char_Main_Contac_Sts;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_Char_Main_Contac_Sts) >
            7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_CharMaiCntcSts = 7U;
        }

        /* End of DataTypeConversion: '<S556>/Data Type Conversion8' */

        /* DataTypeConversion: '<S556>/Data Type Conversion7' incorporates:
         *  DataStoreWrite: '<S556>/VeSR1N_y_BPCM_HV_ChrBusSts_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_ChrBusSts_FD11 =
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_Char_Bus_Sts;
        if (((sint32)rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_Char_Bus_Sts) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_ChrBusSts_FD11 = 7U;
        }

        /* End of DataTypeConversion: '<S556>/Data Type Conversion7' */

        /* DataTypeConversion: '<S556>/Data Type Conversion11' incorporates:
         *  DataStoreWrite: '<S556>/VeSR1N_y_BPCM_HV_DCFC_ISts_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_DCFC_ISts_FD11 =
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_DCFC_Isolation_Sts;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_DCFC_Isolation_Sts) >
                7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_DCFC_ISts_FD11 = 7U;
        }

        /* End of DataTypeConversion: '<S556>/Data Type Conversion11' */

        /* DataTypeConversion: '<S556>/Data Type Conversion16' incorporates:
         *  DataStoreWrite: '<S556>/VeSR1N_y_BPCM_HV_SOH_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_SOH_FD11 =
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_SOH;
        if (((sint32)rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_SOH) > 127)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_SOH_FD11 = 127U;
        }

        /* End of DataTypeConversion: '<S556>/Data Type Conversion16' */

        /* DataTypeConversion: '<S556>/Data Type Conversion17' incorporates:
         *  DataStoreWrite: '<S556>/VeSR1N_y_BPCM_HV_SOH_Low_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_SOH_Low_FD11 =
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_SOH_Low;
        if (((sint32)rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_SOH_Low) > 127)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_SOH_Low_FD11 = 127U;
        }

        /* End of DataTypeConversion: '<S556>/Data Type Conversion17' */

        /* DataTypeConversion: '<S556>/Data Type Conversion21' incorporates:
         *  DataStoreWrite: '<S556>/VeSR1N_y_BPCM_HV_ThermRnwayFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_ThermRnwayFD11 =
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_ThermalRunaway;
        if (((sint32)rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_ThermalRunaway) >
            3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_ThermRnwayFD11 = 3U;
        }

        /* End of DataTypeConversion: '<S556>/Data Type Conversion21' */

        /* DataTypeConversion: '<S556>/Data Type Conversion22' incorporates:
         *  DataStoreWrite: '<S556>/VeSR1N_y_BPCM_HV_TracBusStsFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_TracBusStsFD11 =
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_Trac_Bus_Sts;
        if (((sint32)rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_Trac_Bus_Sts) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_TracBusStsFD11 = 7U;
        }

        /* End of DataTypeConversion: '<S556>/Data Type Conversion22' */

        /* DataTypeConversion: '<S556>/Data Type Conversion23' incorporates:
         *  DataStoreWrite: '<S556>/VeSR1N_y_BPCM_HV_TracMaiCS_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_TracMaiCS_FD11 =
            rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_Trac_Main_Contac_Sts;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_e2.E_BPCM_HV_Trac_Main_Contac_Sts) >
            7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_TracMaiCS_FD11 = 7U;
        }

        /* End of DataTypeConversion: '<S556>/Data Type Conversion23' */

        /* Outputs for Enabled SubSystem: '<S556>/Reset_MM_Failing' */
        /* Constant: '<S566>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_BATTERY_HV_STATU_f,
            rtb_VeSR1N_Cnt_BATTERY_HV_STA_p,
            KeSR1B_Cnt_BATTERY_HV_STATUS1_FD11_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_l);

        /* End of Outputs for SubSystem: '<S556>/Reset_MM_Failing' */

        /* Gain: '<S556>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_gs = true;
    }

    /* End of Constant: '<S557>/Calib' */
    /* End of Outputs for SubSystem: '<S552>/BATTERY_HV_STATUS1_FD11_Processing' */

    /* Merge: '<S16>/SR1N_Cnt_BATTERY_HV_STATUS1_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S552>/VeSR1N_Cnt_BATTERY_HV_STATUS1_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_STATUS1_FD11_Received_VeSR1N_Cnt_BATTERY_HV_STATUS1_FD11_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_l.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S16>/SR1N_b_BATTERY_HV_STATUS1_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S552>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_STATUS1_FD11_Received_VeSR1N_b_BATTERY_HV_STATUS1_FD11_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_l.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S16>/SR1N_b_BATTERY_HV_STATUS1_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S552>/VeSR1N_b_BATTERY_HV_STATUS1_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_STATUS1_FD11_Received_VeSR1N_b_BATTERY_HV_STATUS1_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_gs);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BATTERY_HV_STATUS1_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BATTERY_HV_STATUS1_FD5_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_BATTERY_HV_STATU;
    boolean rtb_VeSR1N_b_BATTERY_HV_STAT_cb;
    IDTRBATTERY_HV_STATUS1_FD5_Pkt rtb_TmpSignalConversionAtVeS_hp;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeR_dl;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BATTERY_HV_STATUS1_FD5_Pkt' incorporates:
     *  SubSystem: '<S17>/BATTERY_HV_STATUS1_FD5_Received'
     */
    /* SignalConversion generated from: '<S612>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S17>/SR1N_Cnt_BATTERY_HV_STATUS1_FD5_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_BATTERY_HV_STATU =
        Rte_IrvRead_SR1B_BATTERY_HV_STATUS1_FD5_Received_VeSR1N_Cnt_BATTERY_HV_STATUS1_FD5_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S612>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S17>/SR1N_b_BATTERY_HV_STATUS1_FD5_MM_Faild_merge'
     */
    rtb_VeSR1N_b_BATTERY_HV_STAT_cb =
        Rte_IrvRead_SR1B_BATTERY_HV_STATUS1_FD5_Received_VeSR1N_b_BATTERY_HV_STATUS1_FD5_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S612>/VeSR1B_h_COMRX_BATTERY_HV_STATUS1_FD5_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_BATTERY_HV_STATUS1_FD5_Pkt'
     */
    (void)
        Rte_Read_VeSR1B_h_COMRX_BATTERY_HV_STATUS1_FD5_Pkt_COMRX_BATTERY_HV_STATUS1_FD5_Pkt
        (&rtb_TmpSignalConversionAtVeS_hp);

    /* SignalConversion generated from: '<S612>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BATTERY_HV_STATUS1_FD5_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BATTERY_HV_STATUS1_FD5_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeR_dl);

VeRxPDU_BATTERY_HV_STATUS1_FD5_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeR_dl;

    /* Outputs for Enabled SubSystem: '<S612>/BATTERY_HV_STATUS1_FD5_Processing' incorporates:
     *  EnablePort: '<S616>/Enable'
     */
    /* Constant: '<S617>/Calib' */
    if (KeSR1B_b_BATTERY_HV_STATUS1_FD5_Enbl)
    {
        /* Switch: '<S618>/Switch1' incorporates:
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         *  SignalConversion generated from: '<S612>/VeDEVR_b_DevlpmtToolEnbld_read'
         */
        if (Rte_IrvRead_SR1B_BATTERY_HV_STATUS1_FD5_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S618>/Switch' incorporates:
             *  Constant: '<S618>/Constant'
             */
            if (KeSR1B_b_BATTERY_HV_STATUS1_FD5_E2E_BypEnbl)
            {
                /* Switch: '<S618>/Switch1' incorporates:
                 *  Constant: '<S618>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeR_dl =
                    KeSR1B_y_BATTERY_HV_STATUS1_FD5_E2E_Byp;
            }

            /* End of Switch: '<S618>/Switch' */
        }

        /* End of Switch: '<S618>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BATTERY_HV_STATUS1_FD5_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BATTERY_HV_STATUS1_FD5_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S619>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeR_dl,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_i);

        /* Outputs for Atomic SubSystem: '<S616>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S629>/dec if Ok else inc2' incorporates:
         *  Logic: '<S629>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_i.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S629>/Inc Cntr' incorporates:
             *  Constant: '<S622>/Calib'
             *  UnitDelay: '<S629>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ff1) + ((uint32)
                             KeSR1B_Cnt_BATTERY_HV_STATUS1_FD5_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S629>/dec if Ok else inc2' incorporates:
             *  Sum: '<S629>/Inc Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV_STATUS1_FD5_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S629>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeR_dl =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ff1;

            /* MinMax: '<S629>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeR_dl) <= 1)
            {
                rtb_TmpSignalConversionAtVeR_dl = 1U;
            }

            /* End of MinMax: '<S629>/FixPt MinMax' */

            /* Switch: '<S629>/dec if Ok else inc2' incorporates:
             *  Constant: '<S620>/Zero4'
             *  Sum: '<S629>/Dec Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV_STATUS1_FD5_CRC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeR_dl) - 1));
        }

        /* End of Switch: '<S629>/dec if Ok else inc2' */

        /* Logic: '<S629>/Cntr fail' incorporates:
         *  Constant: '<S623>/Calib'
         *  RelationalOperator: '<S629>/Enough counts to Fail?2'
         *  UnitDelay: '<S629>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeR_dl = (uint8)
            (((VeSR1B_Cnt_BATTERY_HV_STATUS1_FD5_CRC_DebCntr >=
               KeSR1B_Cnt_BATTERY_HV_STATUS1_FD5_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_im) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S629>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ff1 =
            VeSR1B_Cnt_BATTERY_HV_STATUS1_FD5_CRC_DebCntr;

        /* Update for UnitDelay: '<S629>/Prev Fail Condition' incorporates:
         *  Logic: '<S629>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_im =
            rtb_TmpSignalConversionAtVeR_dl;

        /* DataTypeConversion: '<S616>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S616>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Faild'
         *  Logic: '<S629>/Cntr fail'
         *  Logic: '<S629>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_i = (((sint32)
            rtb_TmpSignalConversionAtVeR_dl) != 0);

        /* End of Outputs for SubSystem: '<S616>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S616>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_FD5 =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_i.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S616>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_p =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_i.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S616>/EscData_MC_Failing_Logic' */
        /* Switch: '<S630>/dec if Ok else inc2' incorporates:
         *  Logic: '<S630>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_i.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S630>/Inc Cntr' incorporates:
             *  Constant: '<S624>/Calib'
             *  UnitDelay: '<S630>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_jq) + ((uint32)
                             KeSR1B_Cnt_BATTERY_HV_STATUS1_FD5_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S630>/dec if Ok else inc2' incorporates:
             *  Sum: '<S630>/Inc Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV_STATUS1_FD5_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S630>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeR_dl =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_jq;

            /* MinMax: '<S630>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeR_dl) <= 1)
            {
                rtb_TmpSignalConversionAtVeR_dl = 1U;
            }

            /* End of MinMax: '<S630>/FixPt MinMax' */

            /* Switch: '<S630>/dec if Ok else inc2' incorporates:
             *  Constant: '<S621>/Zero4'
             *  Sum: '<S630>/Dec Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV_STATUS1_FD5_MC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeR_dl) - 1));
        }

        /* End of Switch: '<S630>/dec if Ok else inc2' */

        /* Logic: '<S630>/Cntr fail' incorporates:
         *  Constant: '<S625>/Calib'
         *  RelationalOperator: '<S630>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeR_dl = (uint8)
            ((VeSR1B_Cnt_BATTERY_HV_STATUS1_FD5_MC_DebCntr >=
              KeSR1B_Cnt_BATTERY_HV_STATUS1_FD5_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S630>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_jq =
            VeSR1B_Cnt_BATTERY_HV_STATUS1_FD5_MC_DebCntr;

        /* Update for UnitDelay: '<S630>/Prev Fail Condition' incorporates:
         *  Logic: '<S630>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_i5 =
            rtb_TmpSignalConversionAtVeR_dl;

        /* DataTypeConversion: '<S616>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S616>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MC_Faild'
         *  Logic: '<S630>/Cntr fail'
         *  Logic: '<S630>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_STATUS1_F_n = (((sint32)
            rtb_TmpSignalConversionAtVeR_dl) != 0);

        /* End of Outputs for SubSystem: '<S616>/EscData_MC_Failing_Logic' */

        /* DataStoreWrite: '<S616>/VeSR1N_I_BPCM_HV_Current_FD5' */
        SR1B_BLUEN_ac_DW.VeSR1N_I_BPCM_HV_Current_FD5 =
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_Current;

        /* DataTypeConversion: '<S616>/Data Type Conversion15' incorporates:
         *  DataStoreWrite: '<S616>/VeSR1N_Pct_BPCM_HV_SOC_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_Pct_BPCM_HV_SOC_FD5 =
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_SOC;
        if (((sint32)rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_SOC) > 1023)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_Pct_BPCM_HV_SOC_FD5 = 1023U;
        }

        /* End of DataTypeConversion: '<S616>/Data Type Conversion15' */

        /* DataTypeConversion: '<S616>/Data Type Conversion12' incorporates:
         *  DataStoreWrite: '<S616>/VeSR1N_T_BPCM_HV_Inlet_Temp_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HV_Inlet_Temp_FD5 =
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_Inlet_Temp;
        if (((sint32)rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_Inlet_Temp) >
                2047)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HV_Inlet_Temp_FD5 = 2047U;
        }

        /* End of DataTypeConversion: '<S616>/Data Type Conversion12' */

        /* DataTypeConversion: '<S616>/Data Type Conversion14' incorporates:
         *  DataStoreWrite: '<S616>/VeSR1N_T_BPCM_HV_OutletTemp_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HV_OutletTemp_FD5 =
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_Outlet_Temp;
        if (((sint32)rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_Outlet_Temp) >
                2047)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HV_OutletTemp_FD5 = 2047U;
        }

        /* End of DataTypeConversion: '<S616>/Data Type Conversion14' */

        /* DataTypeConversion: '<S616>/Data Type Conversion18' incorporates:
         *  DataStoreWrite: '<S616>/VeSR1N_T_BPCM_HV_Temp_Avg_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HV_Temp_Avg_FD5 =
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_Temperature_Avg;
        if (((sint32)rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_Temperature_Avg) >
            2047)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HV_Temp_Avg_FD5 = 2047U;
        }

        /* End of DataTypeConversion: '<S616>/Data Type Conversion18' */

        /* DataTypeConversion: '<S616>/Data Type Conversion19' incorporates:
         *  DataStoreWrite: '<S616>/VeSR1N_T_BPCM_HV_Temp_Max_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HV_Temp_Max_FD5 =
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_Temperature_Max;
        if (((sint32)rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_Temperature_Max) >
            2047)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HV_Temp_Max_FD5 = 2047U;
        }

        /* End of DataTypeConversion: '<S616>/Data Type Conversion19' */

        /* DataTypeConversion: '<S616>/Data Type Conversion20' incorporates:
         *  DataStoreWrite: '<S616>/VeSR1N_T_BPCM_HV_Temp_Min_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HV_Temp_Min_FD5 =
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_Temperature_Min;
        if (((sint32)rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_Temperature_Min) >
            2047)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HV_Temp_Min_FD5 = 2047U;
        }

        /* End of DataTypeConversion: '<S616>/Data Type Conversion20' */

        /* DataStoreWrite: '<S616>/VeSR1N_T_HVBP_BDUBusbarTemp_FD5' */
        SR1B_BLUEN_ac_DW.VeSR1N_T_HVBP_BDUBusbarTemp_FD5 =
            rtb_TmpSignalConversionAtVeS_hp.E_HVBP_BDU_Busbar_Temp;

        /* DataStoreWrite: '<S616>/VeSR1N_T_HVBP_Busbar_Temp_FD5' */
        SR1B_BLUEN_ac_DW.VeSR1N_T_HVBP_Busbar_Temp_FD5 =
            rtb_TmpSignalConversionAtVeS_hp.E_HVBP_Busbar_Temp;

        /* DataTypeConversion: '<S616>/Data Type Conversion9' incorporates:
         *  DataStoreWrite: '<S616>/VeSR1N_U_BPCM_HVChrgnBusVoltFD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_HVChrgnBusVoltFD5 =
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_ChargingBusVoltage;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_ChargingBusVoltage) >
                2047)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_HVChrgnBusVoltFD5 = 2047U;
        }

        /* End of DataTypeConversion: '<S616>/Data Type Conversion9' */

        /* DataTypeConversion: '<S616>/Data Type Conversion25' incorporates:
         *  DataStoreWrite: '<S616>/VeSR1N_U_BPCM_HVTracBusVolt_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_HVTracBusVolt_FD5 =
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_TractionBusVoltage;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_TractionBusVoltage) >
                2047)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_HVTracBusVolt_FD5 = 2047U;
        }

        /* End of DataTypeConversion: '<S616>/Data Type Conversion25' */

        /* DataTypeConversion: '<S616>/Data Type Conversion13' incorporates:
         *  DataStoreWrite: '<S616>/VeSR1N_U_BPCM_HV_IntVolt_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_HV_IntVolt_FD5 =
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_InternalVoltage;
        if (((sint32)rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_InternalVoltage) >
            16383)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_HV_IntVolt_FD5 = 16383U;
        }

        /* End of DataTypeConversion: '<S616>/Data Type Conversion13' */

        /* DataTypeConversion: '<S616>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S616>/VeSR1N_b_BPCM_DC_CntctrMTOW_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_DC_CntctrMTOW_FD5 =
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_DC_CntctrsMidTrmOpeningWarn ?
            ((uint8)1) : ((uint8)0);

        /* DataTypeConversion: '<S616>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S616>/VeSR1N_b_BPCM_DC_CntctrSTOW_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_DC_CntctrSTOW_FD5 =
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_DC_CntctrsShtTrmOpeningWarn ?
            ((uint8)1) : ((uint8)0);

        /* RelationalOperator: '<S616>/Relational Operator1' incorporates:
         *  Constant: '<S616>/Constant1'
         *  DataStoreWrite: '<S616>/VeSR1N_b_BPCM_HV_Capacity_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Capacity_SNA_h = (((sint32)
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_Capacity) == 4095);

        /* RelationalOperator: '<S616>/Relational Operator2' incorporates:
         *  Constant: '<S616>/Constant3'
         *  DataStoreWrite: '<S616>/VeSR1N_b_BPCM_HV_Char_Bus_Sts_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Char_Bus_Sts_l = (((sint32)
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_Char_Bus_Sts) == 7);

        /* RelationalOperator: '<S616>/Relational Operator3' incorporates:
         *  Constant: '<S616>/Constant4'
         *  DataStoreWrite: '<S616>/VeSR1N_b_BPCM_HV_Char_Main_Contac_Sts_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Char_Main_Co_k = (((sint32)
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_Char_Main_Contac_Sts) == 7);

        /* RelationalOperator: '<S616>/Relational Operator4' incorporates:
         *  Constant: '<S616>/Constant5'
         *  DataStoreWrite: '<S616>/VeSR1N_b_BPCM_HV_ChargingBusVoltage_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_ChargingBusV_h = (((sint32)
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_ChargingBusVoltage) ==
            2047);

        /* RelationalOperator: '<S616>/Relational Operator5' incorporates:
         *  Constant: '<S616>/Constant6'
         *  DataStoreWrite: '<S616>/VeSR1N_b_BPCM_HV_Current_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Current_SNA__k = (((sint32)
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_Current) == 65535);

        /* RelationalOperator: '<S616>/Relational Operator6' incorporates:
         *  Constant: '<S616>/Constant7'
         *  DataStoreWrite: '<S616>/VeSR1N_b_BPCM_HV_DCFC_Isolation_Sts_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_DCFC_Isolati_c = (((sint32)
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_DCFC_Isolation_Sts) == 7);

        /* RelationalOperator: '<S616>/Relational Operator7' incorporates:
         *  Constant: '<S616>/Constant8'
         *  DataStoreWrite: '<S616>/VeSR1N_b_BPCM_HV_Inlet_Temp_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Inlet_Temp_S_j = (((sint32)
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_Inlet_Temp) == 2047);

        /* RelationalOperator: '<S616>/Relational Operator8' incorporates:
         *  Constant: '<S616>/Constant9'
         *  DataStoreWrite: '<S616>/VeSR1N_b_BPCM_HV_InternalVoltage_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_InternalVolt_c = (((sint32)
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_InternalVoltage) == 16383);

        /* RelationalOperator: '<S616>/Relational Operator9' incorporates:
         *  Constant: '<S616>/Constant10'
         *  DataStoreWrite: '<S616>/VeSR1N_b_BPCM_HV_Outlet_Temp_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Outlet_Temp__j = (((sint32)
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_Outlet_Temp) == 2047);

        /* RelationalOperator: '<S616>/Relational Operator10' incorporates:
         *  Constant: '<S616>/Constant11'
         *  DataStoreWrite: '<S616>/VeSR1N_b_BPCM_HV_SOC_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_SOC_SNA_Fail_o = (((sint32)
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_SOC) == 1023);

        /* RelationalOperator: '<S616>/Relational Operator12' incorporates:
         *  Constant: '<S616>/Constant13'
         *  DataStoreWrite: '<S616>/VeSR1N_b_BPCM_HV_SOH_Low_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_SOH_Low_SNA__p = (((sint32)
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_SOH_Low) == 127);

        /* RelationalOperator: '<S616>/Relational Operator11' incorporates:
         *  Constant: '<S616>/Constant12'
         *  DataStoreWrite: '<S616>/VeSR1N_b_BPCM_HV_SOH_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_SOH_SNA_Fail_j = (((sint32)
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_SOH) == 127);

        /* RelationalOperator: '<S616>/Relational Operator13' incorporates:
         *  Constant: '<S616>/Constant14'
         *  DataStoreWrite: '<S616>/VeSR1N_b_BPCM_HV_Temperature_Avg_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Temperature__n = (((sint32)
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_Temperature_Avg) == 2047);

        /* RelationalOperator: '<S616>/Relational Operator14' incorporates:
         *  Constant: '<S616>/Constant15'
         *  DataStoreWrite: '<S616>/VeSR1N_b_BPCM_HV_Temperature_Max_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Temperature__m = (((sint32)
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_Temperature_Max) == 2047);

        /* RelationalOperator: '<S616>/Relational Operator15' incorporates:
         *  Constant: '<S616>/Constant16'
         *  DataStoreWrite: '<S616>/VeSR1N_b_BPCM_HV_Temperature_Min_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Temperature__c = (((sint32)
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_Temperature_Min) == 2047);

        /* RelationalOperator: '<S616>/Relational Operator16' incorporates:
         *  Constant: '<S616>/Constant17'
         *  DataStoreWrite: '<S616>/VeSR1N_b_BPCM_HV_ThermalRunaway_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_ThermalRunaw_g = (((sint32)
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_ThermalRunaway) == 3);

        /* RelationalOperator: '<S616>/Relational Operator17' incorporates:
         *  Constant: '<S616>/Constant18'
         *  DataStoreWrite: '<S616>/VeSR1N_b_BPCM_HV_Trac_Bus_Sts_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Trac_Bus_Sts_b = (((sint32)
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_Trac_Bus_Sts) == 7);

        /* RelationalOperator: '<S616>/Relational Operator18' incorporates:
         *  Constant: '<S616>/Constant19'
         *  DataStoreWrite: '<S616>/VeSR1N_b_BPCM_HV_Trac_Main_Contac_Sts_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Trac_Main_Co_d = (((sint32)
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_Trac_Main_Contac_Sts) == 7);

        /* RelationalOperator: '<S616>/Relational Operator19' incorporates:
         *  Constant: '<S616>/Constant20'
         *  DataStoreWrite: '<S616>/VeSR1N_b_BPCM_HV_Trac_PreCha_Contac_Sts_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_Trac_PreCha__e = (((sint32)
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_Trac_PreCha_Contac_Sts) ==
            7);

        /* RelationalOperator: '<S616>/Relational Operator20' incorporates:
         *  Constant: '<S616>/Constant21'
         *  DataStoreWrite: '<S616>/VeSR1N_b_BPCM_HV_TractionBusVoltage_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_TractionBusV_c = (((sint32)
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_TractionBusVoltage) ==
            2047);

        /* DataTypeConversion: '<S616>/Data Type Conversion26' incorporates:
         *  DataStoreWrite: '<S616>/VeSR1N_b_BPCM_ImpctHardwire_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_ImpctHardwire_FD5 =
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_ImpactHardwire ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S616>/Data Type Conversion27' incorporates:
         *  DataStoreWrite: '<S616>/VeSR1N_b_BPCM_ImpctHrdwireV_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_ImpctHrdwireV_FD5 =
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_ImpactHardwireV ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S616>/Data Type Conversion28' incorporates:
         *  DataStoreWrite: '<S616>/VeSR1N_b_BPCM_MILRequest_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_MILRequest_FD5 =
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_MILRequest ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S616>/Data Type Conversion29' incorporates:
         *  DataStoreWrite: '<S616>/VeSR1N_b_BPCM_PwrLimpHomeOn_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_PwrLimpHomeOn_FD5 =
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_Pwr_Limp_Home_On ? ((uint8)1)
            : ((uint8)0);

        /* DataTypeConversion: '<S616>/Data Type Conversion30' incorporates:
         *  DataStoreWrite: '<S616>/VeSR1N_b_BPCM_WakeupRequest_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_WakeupRequest_FD5 =
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_Wakeup_Request ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S616>/Relational Operator21' incorporates:
         *  Constant: '<S616>/Constant22'
         *  DataStoreWrite: '<S616>/VeSR1N_b_HVBP_BDU_Busbar_Temp_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_HVBP_BDU_Busbar_Temp_d = (((sint32)
            rtb_TmpSignalConversionAtVeS_hp.E_HVBP_BDU_Busbar_Temp) == 255);

        /* RelationalOperator: '<S616>/Relational Operator22' incorporates:
         *  Constant: '<S616>/Constant23'
         *  DataStoreWrite: '<S616>/VeSR1N_b_HVBP_Busbar_Temp_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_HVBP_Busbar_Temp_SNA_e = (((sint32)
            rtb_TmpSignalConversionAtVeS_hp.E_HVBP_Busbar_Temp) == 255);

        /* DataTypeConversion: '<S616>/Data Type Conversion33' incorporates:
         *  DataStoreWrite: '<S616>/VeSR1N_b_HVBatCntctWeldChk_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_HVBatCntctWeldChk_FD5 =
            rtb_TmpSignalConversionAtVeS_hp.E_HVBatContactorWeldCheck ? ((uint8)
            1) : ((uint8)0);

        /* DataTypeConversion: '<S616>/Data Type Conversion35' incorporates:
         *  DataStoreWrite: '<S616>/VeSR1N_b_HVBatReady_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_HVBatReady_FD5 =
            rtb_TmpSignalConversionAtVeS_hp.E_HVBatReady ? ((uint8)1) : ((uint8)
            0);

        /* DataTypeConversion: '<S616>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S616>/VeSR1N_qAhr_BPCM_HV_Capacity_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_qAhr_BPCM_HV_Capacity__j =
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_Capacity;
        if (((sint32)rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_Capacity) > 4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_qAhr_BPCM_HV_Capacity__j = 4095U;
        }

        /* End of DataTypeConversion: '<S616>/Data Type Conversion6' */

        /* DataStoreWrite: '<S616>/VeSR1N_tdy_HVBatLastSlept_FD5' */
        SR1B_BLUEN_ac_DW.VeSR1N_tdy_HVBatLastSlept_FD5 =
            rtb_TmpSignalConversionAtVeS_hp.E_HVBatLastSlept;

        /* DataStoreWrite: '<S616>/VeSR1N_thr_HVBatCntctorOpenTi_FD5' */
        SR1B_BLUEN_ac_DW.VeSR1N_thr_HVBatCntctorOpenTi_F =
            rtb_TmpSignalConversionAtVeS_hp.E_HVBatContactorOpenTime;

        /* DataTypeConversion: '<S616>/Data Type Conversion31' incorporates:
         *  DataStoreWrite: '<S616>/VeSR1N_y_BPCMInterlockSts_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_BPCMInterlockSts_FD5 =
            rtb_TmpSignalConversionAtVeS_hp.E_BPCMInterlockSts;
        if (((sint32)rtb_TmpSignalConversionAtVeS_hp.E_BPCMInterlockSts) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_BPCMInterlockSts_FD5 = 7U;
        }

        /* End of DataTypeConversion: '<S616>/Data Type Conversion31' */

        /* DataTypeConversion: '<S616>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S616>/VeSR1N_y_BPCM_HVBalancingMd_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HVBalancingMd_FD5 =
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_BalancingMode;
        if (((sint32)rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_BalancingMode) >
                3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HVBalancingMd_FD5 = 3U;
        }

        /* End of DataTypeConversion: '<S616>/Data Type Conversion3' */

        /* DataTypeConversion: '<S616>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S616>/VeSR1N_y_BPCM_HV_BattGFDSts_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_BattGFDSts_FD5 =
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_Battery_GFD_Sts;
        if (((sint32)rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_Battery_GFD_Sts) >
            7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_BattGFDSts_FD5 = 7U;
        }

        /* End of DataTypeConversion: '<S616>/Data Type Conversion5' */

        /* DataTypeConversion: '<S616>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S616>/VeSR1N_y_BPCM_HV_BattIISts_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_BattIISts_FD5 =
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_BatIntrlk_InternalStat;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_BatIntrlk_InternalStat)
            > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_BattIISts_FD5 = 7U;
        }

        /* End of DataTypeConversion: '<S616>/Data Type Conversion4' */

        /* DataTypeConversion: '<S616>/Data Type Conversion7' incorporates:
         *  DataStoreWrite: '<S616>/VeSR1N_y_BPCM_HV_CharBusSts_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_CharBusSts_FD5 =
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_Char_Bus_Sts;
        if (((sint32)rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_Char_Bus_Sts) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_CharBusSts_FD5 = 7U;
        }

        /* End of DataTypeConversion: '<S616>/Data Type Conversion7' */

        /* DataTypeConversion: '<S616>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S616>/VeSR1N_y_BPCM_HV_CharMainCntcSts_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_CharMainCntcSt =
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_Char_Main_Contac_Sts;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_Char_Main_Contac_Sts) >
            7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_CharMainCntcSt = 7U;
        }

        /* End of DataTypeConversion: '<S616>/Data Type Conversion8' */

        /* DataTypeConversion: '<S616>/Data Type Conversion11' incorporates:
         *  DataStoreWrite: '<S616>/VeSR1N_y_BPCM_HV_DCFC_I_Sts_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_DCFC_I_Sts_FD5 =
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_DCFC_Isolation_Sts;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_DCFC_Isolation_Sts) >
                7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_DCFC_I_Sts_FD5 = 7U;
        }

        /* End of DataTypeConversion: '<S616>/Data Type Conversion11' */

        /* DataTypeConversion: '<S616>/Data Type Conversion16' incorporates:
         *  DataStoreWrite: '<S616>/VeSR1N_y_BPCM_HV_SOH_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_SOH_FD5 =
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_SOH;
        if (((sint32)rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_SOH) > 127)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_SOH_FD5 = 127U;
        }

        /* End of DataTypeConversion: '<S616>/Data Type Conversion16' */

        /* DataTypeConversion: '<S616>/Data Type Conversion17' incorporates:
         *  DataStoreWrite: '<S616>/VeSR1N_y_BPCM_HV_SOH_Low_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_SOH_Low_FD5 =
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_SOH_Low;
        if (((sint32)rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_SOH_Low) > 127)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_SOH_Low_FD5 = 127U;
        }

        /* End of DataTypeConversion: '<S616>/Data Type Conversion17' */

        /* DataTypeConversion: '<S616>/Data Type Conversion21' incorporates:
         *  DataStoreWrite: '<S616>/VeSR1N_y_BPCM_HV_ThermRnway_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_ThermRnway_FD5 =
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_ThermalRunaway;
        if (((sint32)rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_ThermalRunaway) >
            3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_ThermRnway_FD5 = 3U;
        }

        /* End of DataTypeConversion: '<S616>/Data Type Conversion21' */

        /* DataTypeConversion: '<S616>/Data Type Conversion22' incorporates:
         *  DataStoreWrite: '<S616>/VeSR1N_y_BPCM_HV_TracBusSts_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_TracBusSts_FD5 =
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_Trac_Bus_Sts;
        if (((sint32)rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_Trac_Bus_Sts) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_TracBusSts_FD5 = 7U;
        }

        /* End of DataTypeConversion: '<S616>/Data Type Conversion22' */

        /* DataTypeConversion: '<S616>/Data Type Conversion23' incorporates:
         *  DataStoreWrite: '<S616>/VeSR1N_y_BPCM_HV_TracMaiCS_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_TracMaiCS_FD5 =
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_Trac_Main_Contac_Sts;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_Trac_Main_Contac_Sts) >
            7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_TracMaiCS_FD5 = 7U;
        }

        /* End of DataTypeConversion: '<S616>/Data Type Conversion23' */

        /* DataTypeConversion: '<S616>/Data Type Conversion24' incorporates:
         *  DataStoreWrite: '<S616>/VeSR1N_y_BPCM_HV_TracPreCCS_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_TracPreCCS_FD5 =
            rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_Trac_PreCha_Contac_Sts;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_hp.E_BPCM_HV_Trac_PreCha_Contac_Sts)
            > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_BPCM_HV_TracPreCCS_FD5 = 7U;
        }

        /* End of DataTypeConversion: '<S616>/Data Type Conversion24' */

        /* Outputs for Enabled SubSystem: '<S616>/Reset_MM_Failing' */
        /* Constant: '<S626>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_BATTERY_HV_STAT_cb,
            rtb_VeSR1N_Cnt_BATTERY_HV_STATU,
            KeSR1B_Cnt_BATTERY_HV_STATUS1_FD5_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_gv);

        /* End of Outputs for SubSystem: '<S616>/Reset_MM_Failing' */

        /* Gain: '<S616>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_d3 = true;
    }

    /* End of Constant: '<S617>/Calib' */
    /* End of Outputs for SubSystem: '<S612>/BATTERY_HV_STATUS1_FD5_Processing' */

    /* Merge: '<S17>/SR1N_Cnt_BATTERY_HV_STATUS1_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S612>/VeSR1N_Cnt_BATTERY_HV_STATUS1_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_STATUS1_FD5_Received_VeSR1N_Cnt_BATTERY_HV_STATUS1_FD5_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_gv.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S17>/SR1N_b_BATTERY_HV_STATUS1_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S612>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_STATUS1_FD5_Received_VeSR1N_b_BATTERY_HV_STATUS1_FD5_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_gv.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S17>/SR1N_b_BATTERY_HV_STATUS1_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S612>/VeSR1N_b_BATTERY_HV_STATUS1_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_STATUS1_FD5_Received_VeSR1N_b_BATTERY_HV_STATUS1_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_d3);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BATTERY_HV_STATUS1_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BATTERY_HV_VLIMITS_FD11_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_BATTERY_HV_VLI_o;
    boolean rtb_VeSR1N_b_BATTERY_HV_VLIMI_b;
    IDTRBATTERY_HV_VLIMITS_FD11_Pkt rtb_TmpSignalConversionAtVeSR_j;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_f;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BATTERY_HV_VLIMITS_FD11_Pkt' incorporates:
     *  SubSystem: '<S18>/BATTERY_HV_VLIMITS_FD11_Received'
     */
    /* SignalConversion generated from: '<S672>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S18>/SR1N_Cnt_BATTERY_HV_VLIMITS_FD11_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_BATTERY_HV_VLI_o =
        Rte_IrvRead_SR1B_BATTERY_HV_VLIMITS_FD11_Received_VeSR1N_Cnt_BATTERY_HV_VLIMITS_FD11_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S672>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S18>/SR1N_b_BATTERY_HV_VLIMITS_FD11_MM_Faild_merge'
     */
    rtb_VeSR1N_b_BATTERY_HV_VLIMI_b =
        Rte_IrvRead_SR1B_BATTERY_HV_VLIMITS_FD11_Received_VeSR1N_b_BATTERY_HV_VLIMITS_FD11_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S672>/VeSR1B_h_COMRX_BATTERY_HV_VLIMITS_FD11_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_BATTERY_HV_VLIMITS_FD11_Pkt'
     */
    (void)
        Rte_Read_VeSR1B_h_COMRX_BATTERY_HV_VLIMITS_FD11_Pkt_COMRX_BATTERY_HV_VLIMITS_FD11_Pkt
        (&rtb_TmpSignalConversionAtVeSR_j);

    /* SignalConversion generated from: '<S672>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BATTERY_HV_VLIMITS_FD11_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BATTERY_HV_VLIMITS_FD11_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_f);

VeRxPDU_BATTERY_HV_VLIMITS_FD11_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_f;

    /* Outputs for Enabled SubSystem: '<S672>/BATTERY_HV_VLIMITS_FD11_Processing' incorporates:
     *  EnablePort: '<S676>/Enable'
     */
    /* Constant: '<S677>/Calib' */
    if (KeSR1B_b_BATTERY_HV_VLIMITS_FD11_Enbl)
    {
        /* Switch: '<S678>/Switch1' incorporates:
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         *  SignalConversion generated from: '<S672>/VeDEVR_b_DevlpmtToolEnbld_read'
         */
        if (Rte_IrvRead_SR1B_BATTERY_HV_VLIMITS_FD11_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S678>/Switch' incorporates:
             *  Constant: '<S678>/Constant'
             */
            if (KeSR1B_b_BATTERY_HV_VLIMITS_FD11_E2E_BypEnbl)
            {
                /* Switch: '<S678>/Switch1' incorporates:
                 *  Constant: '<S678>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_f =
                    KeSR1B_y_BATTERY_HV_VLIMITS_FD11_E2E_Byp;
            }

            /* End of Switch: '<S678>/Switch' */
        }

        /* End of Switch: '<S678>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BATTERY_HV_VLIMITS_FD11_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BATTERY_HV_VLIMITS_FD11_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S679>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_f,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_k3);

        /* Outputs for Atomic SubSystem: '<S676>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S689>/dec if Ok else inc2' incorporates:
         *  Logic: '<S689>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_k3.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S689>/Inc Cntr' incorporates:
             *  Constant: '<S682>/Calib'
             *  UnitDelay: '<S689>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ih) + ((uint32)
                             KeSR1B_Cnt_BATTERY_HV_VLIMITS_FD11_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S689>/dec if Ok else inc2' incorporates:
             *  Sum: '<S689>/Inc Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV_VLIMITS_FD11_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S689>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_f =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ih;

            /* MinMax: '<S689>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_f) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_f = 1U;
            }

            /* End of MinMax: '<S689>/FixPt MinMax' */

            /* Switch: '<S689>/dec if Ok else inc2' incorporates:
             *  Constant: '<S680>/Zero4'
             *  Sum: '<S689>/Dec Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV_VLIMITS_FD11_CRC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeRx_f) - 1));
        }

        /* End of Switch: '<S689>/dec if Ok else inc2' */

        /* Logic: '<S689>/Cntr fail' incorporates:
         *  Constant: '<S683>/Calib'
         *  RelationalOperator: '<S689>/Enough counts to Fail?2'
         *  UnitDelay: '<S689>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_f = (uint8)
            (((VeSR1B_Cnt_BATTERY_HV_VLIMITS_FD11_CRC_DebCntr >=
               KeSR1B_Cnt_BATTERY_HV_VLIMITS_FD11_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_e2) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S689>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ih =
            VeSR1B_Cnt_BATTERY_HV_VLIMITS_FD11_CRC_DebCntr;

        /* Update for UnitDelay: '<S689>/Prev Fail Condition' incorporates:
         *  Logic: '<S689>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_e2 =
            rtb_TmpSignalConversionAtVeRx_f;

        /* DataTypeConversion: '<S676>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S676>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_CRC_Faild'
         *  Logic: '<S689>/Cntr fail'
         *  Logic: '<S689>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_g = (((sint32)
            rtb_TmpSignalConversionAtVeRx_f) != 0);

        /* End of Outputs for SubSystem: '<S676>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S676>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_FD1 =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_k3.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S676>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_d =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_k3.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S676>/EscData_MC_Failing_Logic' */
        /* Switch: '<S690>/dec if Ok else inc2' incorporates:
         *  Logic: '<S690>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_k3.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S690>/Inc Cntr' incorporates:
             *  Constant: '<S684>/Calib'
             *  UnitDelay: '<S690>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_bh) + ((uint32)
                             KeSR1B_Cnt_BATTERY_HV_VLIMITS_FD11_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S690>/dec if Ok else inc2' incorporates:
             *  Sum: '<S690>/Inc Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV_VLIMITS_FD11_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S690>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_f =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_bh;

            /* MinMax: '<S690>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_f) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_f = 1U;
            }

            /* End of MinMax: '<S690>/FixPt MinMax' */

            /* Switch: '<S690>/dec if Ok else inc2' incorporates:
             *  Constant: '<S681>/Zero4'
             *  Sum: '<S690>/Dec Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV_VLIMITS_FD11_MC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeRx_f) - 1));
        }

        /* End of Switch: '<S690>/dec if Ok else inc2' */

        /* Logic: '<S690>/Cntr fail' incorporates:
         *  Constant: '<S685>/Calib'
         *  RelationalOperator: '<S690>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_f = (uint8)
            ((VeSR1B_Cnt_BATTERY_HV_VLIMITS_FD11_MC_DebCntr >=
              KeSR1B_Cnt_BATTERY_HV_VLIMITS_FD11_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S690>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_bh =
            VeSR1B_Cnt_BATTERY_HV_VLIMITS_FD11_MC_DebCntr;

        /* Update for UnitDelay: '<S690>/Prev Fail Condition' incorporates:
         *  Logic: '<S690>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_hm =
            rtb_TmpSignalConversionAtVeRx_f;

        /* DataTypeConversion: '<S676>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S676>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_MC_Faild'
         *  Logic: '<S690>/Cntr fail'
         *  Logic: '<S690>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_l = (((sint32)
            rtb_TmpSignalConversionAtVeRx_f) != 0);

        /* End of Outputs for SubSystem: '<S676>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S676>/Data Type Conversion9' incorporates:
         *  DataStoreWrite: '<S676>/VeSR1N_U_BPCMMaxCelVoltAlwdFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_BPCMMaxCelVoltAlwdFD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_BPCM_Max_Cell_Volt_Allowed;
        if (((sint32)
                rtb_TmpSignalConversionAtVeSR_j.E_BPCM_Max_Cell_Volt_Allowed) >
                8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_BPCMMaxCelVoltAlwdFD11 = 8191U;
        }

        /* End of DataTypeConversion: '<S676>/Data Type Conversion9' */

        /* DataTypeConversion: '<S676>/Data Type Conversion10' incorporates:
         *  DataStoreWrite: '<S676>/VeSR1N_U_BPCMMaxPkVoltAllwdFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_BPCMMaxPkVoltAllwdFD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_BPCM_Max_Pk_Volt_Allowed;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_j.E_BPCM_Max_Pk_Volt_Allowed)
            > 2047)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_BPCMMaxPkVoltAllwdFD11 = 2047U;
        }

        /* End of DataTypeConversion: '<S676>/Data Type Conversion10' */

        /* DataTypeConversion: '<S676>/Data Type Conversion11' incorporates:
         *  DataStoreWrite: '<S676>/VeSR1N_U_BPCMMinCelVoltAlwdFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_BPCMMinCelVoltAlwdFD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_BPCM_Min_Cell_Volt_Allowed;
        if (((sint32)
                rtb_TmpSignalConversionAtVeSR_j.E_BPCM_Min_Cell_Volt_Allowed) >
                8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_BPCMMinCelVoltAlwdFD11 = 8191U;
        }

        /* End of DataTypeConversion: '<S676>/Data Type Conversion11' */

        /* DataTypeConversion: '<S676>/Data Type Conversion12' incorporates:
         *  DataStoreWrite: '<S676>/VeSR1N_U_BPCMMinPkVoltAllwdFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_BPCMMinPkVoltAllwdFD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_BPCM_Min_Pk_Volt_Allowed;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_j.E_BPCM_Min_Pk_Volt_Allowed)
            > 2047)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_BPCMMinPkVoltAllwdFD11 = 2047U;
        }

        /* End of DataTypeConversion: '<S676>/Data Type Conversion12' */

        /* DataTypeConversion: '<S676>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S676>/VeSR1N_U_BPCM_Cell_VoltAvg_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_Cell_VoltAvg_FD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_BPCM_Cell_Volt_Avg;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_j.E_BPCM_Cell_Volt_Avg) >
                8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_Cell_VoltAvg_FD11 = 8191U;
        }

        /* End of DataTypeConversion: '<S676>/Data Type Conversion1' */

        /* DataTypeConversion: '<S676>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S676>/VeSR1N_U_BPCM_Cell_VoltMax_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_Cell_VoltMax_FD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_BPCM_Cell_Volt_Max;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_j.E_BPCM_Cell_Volt_Max) >
                8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_Cell_VoltMax_FD11 = 8191U;
        }

        /* End of DataTypeConversion: '<S676>/Data Type Conversion2' */

        /* DataTypeConversion: '<S676>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S676>/VeSR1N_U_BPCM_Cell_VoltMin_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_Cell_VoltMin_FD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_BPCM_Cell_Volt_Min;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_j.E_BPCM_Cell_Volt_Min) >
                8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_Cell_VoltMin_FD11 = 8191U;
        }

        /* End of DataTypeConversion: '<S676>/Data Type Conversion3' */

        /* DataTypeConversion: '<S676>/Data Type Conversion13' incorporates:
         *  DataStoreWrite: '<S676>/VeSR1N_U_BPCM_OCVAvgCelVoltFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_OCVAvgCelVoltFD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_BPCM_OCV_Avg_Cell_Volt;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_j.E_BPCM_OCV_Avg_Cell_Volt) >
            8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_OCVAvgCelVoltFD11 = 8191U;
        }

        /* End of DataTypeConversion: '<S676>/Data Type Conversion13' */

        /* DataTypeConversion: '<S676>/Data Type Conversion14' incorporates:
         *  DataStoreWrite: '<S676>/VeSR1N_U_BPCM_OCVMaxCelVoltFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_OCVMaxCelVoltFD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_BPCM_OCV_Max_Cell_Volt;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_j.E_BPCM_OCV_Max_Cell_Volt) >
            8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_OCVMaxCelVoltFD11 = 8191U;
        }

        /* End of DataTypeConversion: '<S676>/Data Type Conversion14' */

        /* DataTypeConversion: '<S676>/Data Type Conversion15' incorporates:
         *  DataStoreWrite: '<S676>/VeSR1N_U_BPCM_OCVMinCelVoltFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_OCVMinCelVoltFD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_BPCM_OCV_Min_Cell_Volt;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_j.E_BPCM_OCV_Min_Cell_Volt) >
            8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_OCVMinCelVoltFD11 = 8191U;
        }

        /* End of DataTypeConversion: '<S676>/Data Type Conversion15' */

        /* RelationalOperator: '<S676>/Relational Operator' incorporates:
         *  Constant: '<S676>/Constant'
         *  DataStoreWrite: '<S676>/VeSR1N_b_BPCM_Cell_Volt_Avg_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Cell_Volt_Avg_SNA = (((sint32)
            rtb_TmpSignalConversionAtVeSR_j.E_BPCM_Cell_Volt_Avg) == 8191);

        /* RelationalOperator: '<S676>/Relational Operator1' incorporates:
         *  Constant: '<S676>/Constant1'
         *  DataStoreWrite: '<S676>/VeSR1N_b_BPCM_Cell_Volt_Max_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Cell_Volt_Max_SNA = (((sint32)
            rtb_TmpSignalConversionAtVeSR_j.E_BPCM_Cell_Volt_Max) == 8191);

        /* RelationalOperator: '<S676>/Relational Operator2' incorporates:
         *  Constant: '<S676>/Constant3'
         *  DataStoreWrite: '<S676>/VeSR1N_b_BPCM_Cell_Volt_Min_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Cell_Volt_Min_SNA = (((sint32)
            rtb_TmpSignalConversionAtVeSR_j.E_BPCM_Cell_Volt_Min) == 8191);

        /* RelationalOperator: '<S676>/Relational Operator3' incorporates:
         *  Constant: '<S676>/Constant4'
         *  DataStoreWrite: '<S676>/VeSR1N_b_BPCM_HV_NumCellMaxTemp_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_NumCellMaxTemp = (((sint32)
            rtb_TmpSignalConversionAtVeSR_j.E_BPCM_HV_NumCellMaxTemp) == 511);

        /* RelationalOperator: '<S676>/Relational Operator4' incorporates:
         *  Constant: '<S676>/Constant5'
         *  DataStoreWrite: '<S676>/VeSR1N_b_BPCM_HV_NumCellMaxVolt_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_NumCellMaxVolt = (((sint32)
            rtb_TmpSignalConversionAtVeSR_j.E_BPCM_HV_NumCellMaxVolt) == 511);

        /* RelationalOperator: '<S676>/Relational Operator5' incorporates:
         *  Constant: '<S676>/Constant6'
         *  DataStoreWrite: '<S676>/VeSR1N_b_BPCM_HV_NumCellMinTemp_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_NumCellMinTemp = (((sint32)
            rtb_TmpSignalConversionAtVeSR_j.E_BPCM_HV_NumCellMinTemp) == 511);

        /* RelationalOperator: '<S676>/Relational Operator6' incorporates:
         *  Constant: '<S676>/Constant7'
         *  DataStoreWrite: '<S676>/VeSR1N_b_BPCM_HV_NumCellMinVolt_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_NumCellMinVolt = (((sint32)
            rtb_TmpSignalConversionAtVeSR_j.E_BPCM_HV_NumCellMinVolt) == 511);

        /* RelationalOperator: '<S676>/Relational Operator7' incorporates:
         *  Constant: '<S676>/Constant8'
         *  DataStoreWrite: '<S676>/VeSR1N_b_BPCM_Max_Cell_Volt_Allowed_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Max_Cell_Volt_All = (((sint32)
            rtb_TmpSignalConversionAtVeSR_j.E_BPCM_Max_Cell_Volt_Allowed) ==
            8191);

        /* RelationalOperator: '<S676>/Relational Operator8' incorporates:
         *  Constant: '<S676>/Constant9'
         *  DataStoreWrite: '<S676>/VeSR1N_b_BPCM_Max_Pk_Volt_Allowed_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Max_Pk_Volt_Allow = (((sint32)
            rtb_TmpSignalConversionAtVeSR_j.E_BPCM_Max_Pk_Volt_Allowed) == 2047);

        /* RelationalOperator: '<S676>/Relational Operator9' incorporates:
         *  Constant: '<S676>/Constant10'
         *  DataStoreWrite: '<S676>/VeSR1N_b_BPCM_Min_Cell_Volt_Allowed_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Min_Cell_Volt_All = (((sint32)
            rtb_TmpSignalConversionAtVeSR_j.E_BPCM_Min_Cell_Volt_Allowed) ==
            8191);

        /* RelationalOperator: '<S676>/Relational Operator10' incorporates:
         *  Constant: '<S676>/Constant11'
         *  DataStoreWrite: '<S676>/VeSR1N_b_BPCM_Min_Pk_Volt_Allowed_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Min_Pk_Volt_Allow = (((sint32)
            rtb_TmpSignalConversionAtVeSR_j.E_BPCM_Min_Pk_Volt_Allowed) == 2047);

        /* RelationalOperator: '<S676>/Relational Operator11' incorporates:
         *  Constant: '<S676>/Constant12'
         *  DataStoreWrite: '<S676>/VeSR1N_b_BPCM_OCV_Avg_Cell_Volt_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_OCV_Avg_Cell_Volt = (((sint32)
            rtb_TmpSignalConversionAtVeSR_j.E_BPCM_OCV_Avg_Cell_Volt) == 8191);

        /* RelationalOperator: '<S676>/Relational Operator12' incorporates:
         *  Constant: '<S676>/Constant13'
         *  DataStoreWrite: '<S676>/VeSR1N_b_BPCM_OCV_Max_Cell_Volt_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_OCV_Max_Cell_Volt = (((sint32)
            rtb_TmpSignalConversionAtVeSR_j.E_BPCM_OCV_Max_Cell_Volt) == 8191);

        /* RelationalOperator: '<S676>/Relational Operator13' incorporates:
         *  Constant: '<S676>/Constant14'
         *  DataStoreWrite: '<S676>/VeSR1N_b_BPCM_OCV_Min_Cell_Volt_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_OCV_Min_Cell_Volt = (((sint32)
            rtb_TmpSignalConversionAtVeSR_j.E_BPCM_OCV_Min_Cell_Volt) == 8191);

        /* DataStoreWrite: '<S676>/VeSR1N_d_BPCM_HVInslnResistFD11' */
        SR1B_BLUEN_ac_DW.VeSR1N_d_BPCM_HVInslnResistFD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_BPCM_HV_Insulation_Resistance;

        /* DataTypeConversion: '<S676>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S676>/VeSR1N_d_BPCM_HVNrCelMaxTmpFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_d_BPCM_HVNrCelMaxTmpFD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_BPCM_HV_NumCellMaxTemp;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_j.E_BPCM_HV_NumCellMaxTemp) >
            511)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_d_BPCM_HVNrCelMaxTmpFD11 = 511U;
        }

        /* End of DataTypeConversion: '<S676>/Data Type Conversion5' */

        /* DataTypeConversion: '<S676>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S676>/VeSR1N_d_BPCM_HVNrCelMaxVltFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_d_BPCM_HVNrCelMaxVltFD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_BPCM_HV_NumCellMaxVolt;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_j.E_BPCM_HV_NumCellMaxVolt) >
            511)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_d_BPCM_HVNrCelMaxVltFD11 = 511U;
        }

        /* End of DataTypeConversion: '<S676>/Data Type Conversion6' */

        /* DataTypeConversion: '<S676>/Data Type Conversion7' incorporates:
         *  DataStoreWrite: '<S676>/VeSR1N_d_BPCM_HVNrCelMinTmpFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_d_BPCM_HVNrCelMinTmpFD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_BPCM_HV_NumCellMinTemp;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_j.E_BPCM_HV_NumCellMinTemp) >
            511)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_d_BPCM_HVNrCelMinTmpFD11 = 511U;
        }

        /* End of DataTypeConversion: '<S676>/Data Type Conversion7' */

        /* DataTypeConversion: '<S676>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S676>/VeSR1N_d_BPCM_HVNrCelMinVltFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_d_BPCM_HVNrCelMinVltFD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_BPCM_HV_NumCellMinVolt;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_j.E_BPCM_HV_NumCellMinVolt) >
            511)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_d_BPCM_HVNrCelMinVltFD11 = 511U;
        }

        /* End of DataTypeConversion: '<S676>/Data Type Conversion8' */

        /* Outputs for Enabled SubSystem: '<S676>/Reset_MM_Failing' */
        /* Constant: '<S686>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_BATTERY_HV_VLIMI_b,
            rtb_VeSR1N_Cnt_BATTERY_HV_VLI_o,
            KeSR1B_Cnt_BATTERY_HV_VLIMITS_FD11_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_i);

        /* End of Outputs for SubSystem: '<S676>/Reset_MM_Failing' */

        /* Gain: '<S676>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_e32 = true;
    }

    /* End of Constant: '<S677>/Calib' */
    /* End of Outputs for SubSystem: '<S672>/BATTERY_HV_VLIMITS_FD11_Processing' */

    /* Merge: '<S18>/SR1N_Cnt_BATTERY_HV_VLIMITS_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S672>/VeSR1N_Cnt_BATTERY_HV_VLIMITS_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_VLIMITS_FD11_Received_VeSR1N_Cnt_BATTERY_HV_VLIMITS_FD11_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_i.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S18>/SR1N_b_BATTERY_HV_VLIMITS_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S672>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_VLIMITS_FD11_Received_VeSR1N_b_BATTERY_HV_VLIMITS_FD11_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_i.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S18>/SR1N_b_BATTERY_HV_VLIMITS_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S672>/VeSR1N_b_BATTERY_HV_VLIMITS_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_VLIMITS_FD11_Received_VeSR1N_b_BATTERY_HV_VLIMITS_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_e32);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BATTERY_HV_VLIMITS_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BATTERY_HV_VLIMITS_FD5_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_BATTERY_HV_VLIMI;
    boolean rtb_VeSR1N_b_BATTERY_HV_VLIMI_a;
    IDTRBATTERY_HV_VLIMITS_FD5_Pkt rtb_TmpSignalConversionAtVeS_id;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_m;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BATTERY_HV_VLIMITS_FD5_Pkt' incorporates:
     *  SubSystem: '<S19>/BATTERY_HV_VLIMITS_FD5_Received'
     */
    /* SignalConversion generated from: '<S710>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S19>/SR1N_Cnt_BATTERY_HV_VLIMITS_FD5_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_BATTERY_HV_VLIMI =
        Rte_IrvRead_SR1B_BATTERY_HV_VLIMITS_FD5_Received_VeSR1N_Cnt_BATTERY_HV_VLIMITS_FD5_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S710>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S19>/SR1N_b_BATTERY_HV_VLIMITS_FD5_MM_Faild_merge'
     */
    rtb_VeSR1N_b_BATTERY_HV_VLIMI_a =
        Rte_IrvRead_SR1B_BATTERY_HV_VLIMITS_FD5_Received_VeSR1N_b_BATTERY_HV_VLIMITS_FD5_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S710>/VeSR1B_h_COMRX_BATTERY_HV_VLIMITS_FD5_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_BATTERY_HV_VLIMITS_FD5_Pkt'
     */
    (void)
        Rte_Read_VeSR1B_h_COMRX_BATTERY_HV_VLIMITS_FD5_Pkt_COMRX_BATTERY_HV_VLIMITS_FD5_Pkt
        (&rtb_TmpSignalConversionAtVeS_id);

    /* SignalConversion generated from: '<S710>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BATTERY_HV_VLIMITS_FD5_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BATTERY_HV_VLIMITS_FD5_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_m);

VeRxPDU_BATTERY_HV_VLIMITS_FD5_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_m;

    /* Outputs for Enabled SubSystem: '<S710>/BATTERY_HV_VLIMITS_FD5_Processing' incorporates:
     *  EnablePort: '<S714>/Enable'
     */
    /* Constant: '<S715>/Calib' */
    if (KeSR1B_b_BATTERY_HV_VLIMITS_FD5_Enbl)
    {
        /* Switch: '<S716>/Switch1' incorporates:
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         *  SignalConversion generated from: '<S710>/VeDEVR_b_DevlpmtToolEnbld_read'
         */
        if (Rte_IrvRead_SR1B_BATTERY_HV_VLIMITS_FD5_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S716>/Switch' incorporates:
             *  Constant: '<S716>/Constant'
             */
            if (KeSR1B_b_BATTERY_HV_VLIMITS_FD5_E2E_BypEnbl)
            {
                /* Switch: '<S716>/Switch1' incorporates:
                 *  Constant: '<S716>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_m =
                    KeSR1B_y_BATTERY_HV_VLIMITS_FD5_E2E_Byp;
            }

            /* End of Switch: '<S716>/Switch' */
        }

        /* End of Switch: '<S716>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BATTERY_HV_VLIMITS_FD5_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BATTERY_HV_VLIMITS_FD5_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S717>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_m,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_d);

        /* Outputs for Atomic SubSystem: '<S714>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S727>/dec if Ok else inc2' incorporates:
         *  Logic: '<S727>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_d.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S727>/Inc Cntr' incorporates:
             *  Constant: '<S720>/Calib'
             *  UnitDelay: '<S727>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_on) + ((uint32)
                             KeSR1B_Cnt_BATTERY_HV_VLIMITS_FD5_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S727>/dec if Ok else inc2' incorporates:
             *  Sum: '<S727>/Inc Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV_VLIMITS_FD5_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S727>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_m =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_on;

            /* MinMax: '<S727>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_m) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_m = 1U;
            }

            /* End of MinMax: '<S727>/FixPt MinMax' */

            /* Switch: '<S727>/dec if Ok else inc2' incorporates:
             *  Constant: '<S718>/Zero4'
             *  Sum: '<S727>/Dec Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV_VLIMITS_FD5_CRC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeRx_m) - 1));
        }

        /* End of Switch: '<S727>/dec if Ok else inc2' */

        /* Logic: '<S727>/Cntr fail' incorporates:
         *  Constant: '<S721>/Calib'
         *  RelationalOperator: '<S727>/Enough counts to Fail?2'
         *  UnitDelay: '<S727>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_m = (uint8)
            (((VeSR1B_Cnt_BATTERY_HV_VLIMITS_FD5_CRC_DebCntr >=
               KeSR1B_Cnt_BATTERY_HV_VLIMITS_FD5_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_css) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S727>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_on =
            VeSR1B_Cnt_BATTERY_HV_VLIMITS_FD5_CRC_DebCntr;

        /* Update for UnitDelay: '<S727>/Prev Fail Condition' incorporates:
         *  Logic: '<S727>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_css =
            rtb_TmpSignalConversionAtVeRx_m;

        /* DataTypeConversion: '<S714>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S714>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_CRC_Faild'
         *  Logic: '<S727>/Cntr fail'
         *  Logic: '<S727>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_F_h = (((sint32)
            rtb_TmpSignalConversionAtVeRx_m) != 0);

        /* End of Outputs for SubSystem: '<S714>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S714>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS_FD5 =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_d.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S714>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS__lk =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_d.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S714>/EscData_MC_Failing_Logic' */
        /* Switch: '<S728>/dec if Ok else inc2' incorporates:
         *  Logic: '<S728>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_d.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S728>/Inc Cntr' incorporates:
             *  Constant: '<S722>/Calib'
             *  UnitDelay: '<S728>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fq) + ((uint32)
                             KeSR1B_Cnt_BATTERY_HV_VLIMITS_FD5_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S728>/dec if Ok else inc2' incorporates:
             *  Sum: '<S728>/Inc Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV_VLIMITS_FD5_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S728>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_m =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fq;

            /* MinMax: '<S728>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_m) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_m = 1U;
            }

            /* End of MinMax: '<S728>/FixPt MinMax' */

            /* Switch: '<S728>/dec if Ok else inc2' incorporates:
             *  Constant: '<S719>/Zero4'
             *  Sum: '<S728>/Dec Cntr'
             */
            VeSR1B_Cnt_BATTERY_HV_VLIMITS_FD5_MC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeRx_m) - 1));
        }

        /* End of Switch: '<S728>/dec if Ok else inc2' */

        /* Logic: '<S728>/Cntr fail' incorporates:
         *  Constant: '<S723>/Calib'
         *  RelationalOperator: '<S728>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_m = (uint8)
            ((VeSR1B_Cnt_BATTERY_HV_VLIMITS_FD5_MC_DebCntr >=
              KeSR1B_Cnt_BATTERY_HV_VLIMITS_FD5_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S728>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fq =
            VeSR1B_Cnt_BATTERY_HV_VLIMITS_FD5_MC_DebCntr;

        /* Update for UnitDelay: '<S728>/Prev Fail Condition' incorporates:
         *  Logic: '<S728>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_je =
            rtb_TmpSignalConversionAtVeRx_m;

        /* DataTypeConversion: '<S714>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S714>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_MC_Faild'
         *  Logic: '<S728>/Cntr fail'
         *  Logic: '<S728>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BATTERY_HV_VLIMITS__l2 = (((sint32)
            rtb_TmpSignalConversionAtVeRx_m) != 0);

        /* End of Outputs for SubSystem: '<S714>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S714>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S714>/VeSR1N_U_BPCM_Cell_Volt_Avg_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_Cell_Volt_Avg_FD5 =
            rtb_TmpSignalConversionAtVeS_id.E_BPCM_Cell_Volt_Avg;
        if (((sint32)rtb_TmpSignalConversionAtVeS_id.E_BPCM_Cell_Volt_Avg) >
                8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_Cell_Volt_Avg_FD5 = 8191U;
        }

        /* End of DataTypeConversion: '<S714>/Data Type Conversion1' */

        /* DataTypeConversion: '<S714>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S714>/VeSR1N_U_BPCM_Cell_Volt_Max_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_Cell_Volt_Max_FD5 =
            rtb_TmpSignalConversionAtVeS_id.E_BPCM_Cell_Volt_Max;
        if (((sint32)rtb_TmpSignalConversionAtVeS_id.E_BPCM_Cell_Volt_Max) >
                8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_Cell_Volt_Max_FD5 = 8191U;
        }

        /* End of DataTypeConversion: '<S714>/Data Type Conversion2' */

        /* DataTypeConversion: '<S714>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S714>/VeSR1N_U_BPCM_Cell_Volt_Min_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_Cell_Volt_Min_FD5 =
            rtb_TmpSignalConversionAtVeS_id.E_BPCM_Cell_Volt_Min;
        if (((sint32)rtb_TmpSignalConversionAtVeS_id.E_BPCM_Cell_Volt_Min) >
                8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_Cell_Volt_Min_FD5 = 8191U;
        }

        /* End of DataTypeConversion: '<S714>/Data Type Conversion3' */

        /* DataTypeConversion: '<S714>/Data Type Conversion9' incorporates:
         *  DataStoreWrite: '<S714>/VeSR1N_U_BPCM_MaxCelVoltAlwdFD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_MaxCelVoltAlwdFD5 =
            rtb_TmpSignalConversionAtVeS_id.E_BPCM_Max_Cell_Volt_Allowed;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_id.E_BPCM_Max_Cell_Volt_Allowed) >
                8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_MaxCelVoltAlwdFD5 = 8191U;
        }

        /* End of DataTypeConversion: '<S714>/Data Type Conversion9' */

        /* DataTypeConversion: '<S714>/Data Type Conversion10' incorporates:
         *  DataStoreWrite: '<S714>/VeSR1N_U_BPCM_MaxPkVoltAlwd_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_MaxPkVoltAlwd_FD5 =
            rtb_TmpSignalConversionAtVeS_id.E_BPCM_Max_Pk_Volt_Allowed;
        if (((sint32)rtb_TmpSignalConversionAtVeS_id.E_BPCM_Max_Pk_Volt_Allowed)
            > 2047)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_MaxPkVoltAlwd_FD5 = 2047U;
        }

        /* End of DataTypeConversion: '<S714>/Data Type Conversion10' */

        /* DataTypeConversion: '<S714>/Data Type Conversion11' incorporates:
         *  DataStoreWrite: '<S714>/VeSR1N_U_BPCM_MinCelVoltAlwdFD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_MinCelVoltAlwdFD5 =
            rtb_TmpSignalConversionAtVeS_id.E_BPCM_Min_Cell_Volt_Allowed;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_id.E_BPCM_Min_Cell_Volt_Allowed) >
                8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_MinCelVoltAlwdFD5 = 8191U;
        }

        /* End of DataTypeConversion: '<S714>/Data Type Conversion11' */

        /* DataTypeConversion: '<S714>/Data Type Conversion12' incorporates:
         *  DataStoreWrite: '<S714>/VeSR1N_U_BPCM_MinPkVoltAlwd_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_MinPkVoltAlwd_FD5 =
            rtb_TmpSignalConversionAtVeS_id.E_BPCM_Min_Pk_Volt_Allowed;
        if (((sint32)rtb_TmpSignalConversionAtVeS_id.E_BPCM_Min_Pk_Volt_Allowed)
            > 2047)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_MinPkVoltAlwd_FD5 = 2047U;
        }

        /* End of DataTypeConversion: '<S714>/Data Type Conversion12' */

        /* DataTypeConversion: '<S714>/Data Type Conversion13' incorporates:
         *  DataStoreWrite: '<S714>/VeSR1N_U_BPCM_OCVAvgCelVolt_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_OCVAvgCelVolt_FD5 =
            rtb_TmpSignalConversionAtVeS_id.E_BPCM_OCV_Avg_Cell_Volt;
        if (((sint32)rtb_TmpSignalConversionAtVeS_id.E_BPCM_OCV_Avg_Cell_Volt) >
            8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_OCVAvgCelVolt_FD5 = 8191U;
        }

        /* End of DataTypeConversion: '<S714>/Data Type Conversion13' */

        /* DataTypeConversion: '<S714>/Data Type Conversion14' incorporates:
         *  DataStoreWrite: '<S714>/VeSR1N_U_BPCM_OCVMaxCelVolt_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_OCVMaxCelVolt_FD5 =
            rtb_TmpSignalConversionAtVeS_id.E_BPCM_OCV_Max_Cell_Volt;
        if (((sint32)rtb_TmpSignalConversionAtVeS_id.E_BPCM_OCV_Max_Cell_Volt) >
            8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_OCVMaxCelVolt_FD5 = 8191U;
        }

        /* End of DataTypeConversion: '<S714>/Data Type Conversion14' */

        /* DataTypeConversion: '<S714>/Data Type Conversion15' incorporates:
         *  DataStoreWrite: '<S714>/VeSR1N_U_BPCM_OCVMinCelVolt_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_OCVMinCelVolt_FD5 =
            rtb_TmpSignalConversionAtVeS_id.E_BPCM_OCV_Min_Cell_Volt;
        if (((sint32)rtb_TmpSignalConversionAtVeS_id.E_BPCM_OCV_Min_Cell_Volt) >
            8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_OCVMinCelVolt_FD5 = 8191U;
        }

        /* End of DataTypeConversion: '<S714>/Data Type Conversion15' */

        /* RelationalOperator: '<S714>/Relational Operator' incorporates:
         *  Constant: '<S714>/Constant'
         *  DataStoreWrite: '<S714>/VeSR1N_b_BPCM_Cell_Volt_Avg_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Cell_Volt_Avg_S_j = (((sint32)
            rtb_TmpSignalConversionAtVeS_id.E_BPCM_Cell_Volt_Avg) == 8191);

        /* RelationalOperator: '<S714>/Relational Operator1' incorporates:
         *  Constant: '<S714>/Constant1'
         *  DataStoreWrite: '<S714>/VeSR1N_b_BPCM_Cell_Volt_Max_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Cell_Volt_Max_S_l = (((sint32)
            rtb_TmpSignalConversionAtVeS_id.E_BPCM_Cell_Volt_Max) == 8191);

        /* RelationalOperator: '<S714>/Relational Operator2' incorporates:
         *  Constant: '<S714>/Constant3'
         *  DataStoreWrite: '<S714>/VeSR1N_b_BPCM_Cell_Volt_Min_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Cell_Volt_Min_S_o = (((sint32)
            rtb_TmpSignalConversionAtVeS_id.E_BPCM_Cell_Volt_Min) == 8191);

        /* RelationalOperator: '<S714>/Relational Operator3' incorporates:
         *  Constant: '<S714>/Constant4'
         *  DataStoreWrite: '<S714>/VeSR1N_b_BPCM_HV_NumCellMaxTemp_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_NumCellMaxTe_b = (((sint32)
            rtb_TmpSignalConversionAtVeS_id.E_BPCM_HV_NumCellMaxTemp) == 511);

        /* RelationalOperator: '<S714>/Relational Operator4' incorporates:
         *  Constant: '<S714>/Constant5'
         *  DataStoreWrite: '<S714>/VeSR1N_b_BPCM_HV_NumCellMaxVolt_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_NumCellMaxVo_g = (((sint32)
            rtb_TmpSignalConversionAtVeS_id.E_BPCM_HV_NumCellMaxVolt) == 511);

        /* RelationalOperator: '<S714>/Relational Operator5' incorporates:
         *  Constant: '<S714>/Constant6'
         *  DataStoreWrite: '<S714>/VeSR1N_b_BPCM_HV_NumCellMinTemp_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_NumCellMinTe_f = (((sint32)
            rtb_TmpSignalConversionAtVeS_id.E_BPCM_HV_NumCellMinTemp) == 511);

        /* RelationalOperator: '<S714>/Relational Operator6' incorporates:
         *  Constant: '<S714>/Constant7'
         *  DataStoreWrite: '<S714>/VeSR1N_b_BPCM_HV_NumCellMinVolt_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_HV_NumCellMinVo_e = (((sint32)
            rtb_TmpSignalConversionAtVeS_id.E_BPCM_HV_NumCellMinVolt) == 511);

        /* RelationalOperator: '<S714>/Relational Operator7' incorporates:
         *  Constant: '<S714>/Constant8'
         *  DataStoreWrite: '<S714>/VeSR1N_b_BPCM_Max_Cell_Volt_Allowed_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Max_Cell_Volt_A_l = (((sint32)
            rtb_TmpSignalConversionAtVeS_id.E_BPCM_Max_Cell_Volt_Allowed) ==
            8191);

        /* RelationalOperator: '<S714>/Relational Operator8' incorporates:
         *  Constant: '<S714>/Constant9'
         *  DataStoreWrite: '<S714>/VeSR1N_b_BPCM_Max_Pk_Volt_Allowed_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Max_Pk_Volt_All_m = (((sint32)
            rtb_TmpSignalConversionAtVeS_id.E_BPCM_Max_Pk_Volt_Allowed) == 2047);

        /* RelationalOperator: '<S714>/Relational Operator9' incorporates:
         *  Constant: '<S714>/Constant10'
         *  DataStoreWrite: '<S714>/VeSR1N_b_BPCM_Min_Cell_Volt_Allowed_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Min_Cell_Volt_A_g = (((sint32)
            rtb_TmpSignalConversionAtVeS_id.E_BPCM_Min_Cell_Volt_Allowed) ==
            8191);

        /* RelationalOperator: '<S714>/Relational Operator10' incorporates:
         *  Constant: '<S714>/Constant11'
         *  DataStoreWrite: '<S714>/VeSR1N_b_BPCM_Min_Pk_Volt_Allowed_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_Min_Pk_Volt_All_o = (((sint32)
            rtb_TmpSignalConversionAtVeS_id.E_BPCM_Min_Pk_Volt_Allowed) == 2047);

        /* RelationalOperator: '<S714>/Relational Operator11' incorporates:
         *  Constant: '<S714>/Constant12'
         *  DataStoreWrite: '<S714>/VeSR1N_b_BPCM_OCV_Avg_Cell_Volt_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_OCV_Avg_Cell_Vo_f = (((sint32)
            rtb_TmpSignalConversionAtVeS_id.E_BPCM_OCV_Avg_Cell_Volt) == 8191);

        /* RelationalOperator: '<S714>/Relational Operator12' incorporates:
         *  Constant: '<S714>/Constant13'
         *  DataStoreWrite: '<S714>/VeSR1N_b_BPCM_OCV_Max_Cell_Volt_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_OCV_Max_Cell_Vo_j = (((sint32)
            rtb_TmpSignalConversionAtVeS_id.E_BPCM_OCV_Max_Cell_Volt) == 8191);

        /* RelationalOperator: '<S714>/Relational Operator13' incorporates:
         *  Constant: '<S714>/Constant14'
         *  DataStoreWrite: '<S714>/VeSR1N_b_BPCM_OCV_Min_Cell_Volt_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BPCM_OCV_Min_Cell_Vo_f = (((sint32)
            rtb_TmpSignalConversionAtVeS_id.E_BPCM_OCV_Min_Cell_Volt) == 8191);

        /* DataStoreWrite: '<S714>/VeSR1N_d_BPCM_HVInslnResist_FD5' */
        SR1B_BLUEN_ac_DW.VeSR1N_d_BPCM_HVInslnResist_FD5 =
            rtb_TmpSignalConversionAtVeS_id.E_BPCM_HV_Insulation_Resistance;

        /* DataTypeConversion: '<S714>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S714>/VeSR1N_d_BPCM_HVNrCelMaxTmp_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_d_BPCM_HVNrCelMaxTmp_FD5 =
            rtb_TmpSignalConversionAtVeS_id.E_BPCM_HV_NumCellMaxTemp;
        if (((sint32)rtb_TmpSignalConversionAtVeS_id.E_BPCM_HV_NumCellMaxTemp) >
            511)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_d_BPCM_HVNrCelMaxTmp_FD5 = 511U;
        }

        /* End of DataTypeConversion: '<S714>/Data Type Conversion5' */

        /* DataTypeConversion: '<S714>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S714>/VeSR1N_d_BPCM_HVNrCelMaxVlt_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_d_BPCM_HVNrCelMaxVlt_FD5 =
            rtb_TmpSignalConversionAtVeS_id.E_BPCM_HV_NumCellMaxVolt;
        if (((sint32)rtb_TmpSignalConversionAtVeS_id.E_BPCM_HV_NumCellMaxVolt) >
            511)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_d_BPCM_HVNrCelMaxVlt_FD5 = 511U;
        }

        /* End of DataTypeConversion: '<S714>/Data Type Conversion6' */

        /* DataTypeConversion: '<S714>/Data Type Conversion7' incorporates:
         *  DataStoreWrite: '<S714>/VeSR1N_d_BPCM_HVNrCelMinTmp_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_d_BPCM_HVNrCelMinTmp_FD5 =
            rtb_TmpSignalConversionAtVeS_id.E_BPCM_HV_NumCellMinTemp;
        if (((sint32)rtb_TmpSignalConversionAtVeS_id.E_BPCM_HV_NumCellMinTemp) >
            511)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_d_BPCM_HVNrCelMinTmp_FD5 = 511U;
        }

        /* End of DataTypeConversion: '<S714>/Data Type Conversion7' */

        /* DataTypeConversion: '<S714>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S714>/VeSR1N_d_BPCM_HVNrCelMinVlt_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_d_BPCM_HVNrCelMinVlt_FD5 =
            rtb_TmpSignalConversionAtVeS_id.E_BPCM_HV_NumCellMinVolt;
        if (((sint32)rtb_TmpSignalConversionAtVeS_id.E_BPCM_HV_NumCellMinVolt) >
            511)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_d_BPCM_HVNrCelMinVlt_FD5 = 511U;
        }

        /* End of DataTypeConversion: '<S714>/Data Type Conversion8' */

        /* Outputs for Enabled SubSystem: '<S714>/Reset_MM_Failing' */
        /* Constant: '<S724>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_BATTERY_HV_VLIMI_a,
            rtb_VeSR1N_Cnt_BATTERY_HV_VLIMI,
            KeSR1B_Cnt_BATTERY_HV_VLIMITS_FD5_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_ho);

        /* End of Outputs for SubSystem: '<S714>/Reset_MM_Failing' */

        /* Gain: '<S714>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_kz = true;
    }

    /* End of Constant: '<S715>/Calib' */
    /* End of Outputs for SubSystem: '<S710>/BATTERY_HV_VLIMITS_FD5_Processing' */

    /* Merge: '<S19>/SR1N_Cnt_BATTERY_HV_VLIMITS_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S710>/VeSR1N_Cnt_BATTERY_HV_VLIMITS_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_VLIMITS_FD5_Received_VeSR1N_Cnt_BATTERY_HV_VLIMITS_FD5_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_ho.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S19>/SR1N_b_BATTERY_HV_VLIMITS_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S710>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_VLIMITS_FD5_Received_VeSR1N_b_BATTERY_HV_VLIMITS_FD5_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_ho.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S19>/SR1N_b_BATTERY_HV_VLIMITS_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S710>/VeSR1N_b_BATTERY_HV_VLIMITS_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BATTERY_HV_VLIMITS_FD5_Received_VeSR1N_b_BATTERY_HV_VLIMITS_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_kz);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BATTERY_HV_VLIMITS_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BCM_FD_10_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_BCM_FD_10_FD3_MM;
    boolean rtb_VeSR1N_b_BCM_FD_10_FD3_MM_F;
    IDTRBCM_FD_10_FD3_Pkt rtb_TmpSignalConversionAtVeS_cz;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_a;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BCM_FD_10_FD3_Pkt' incorporates:
     *  SubSystem: '<S20>/BCM_FD_10_FD3_Received'
     */
    /* SignalConversion generated from: '<S748>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S20>/SR1N_Cnt_BCM_FD_10_FD3_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_BCM_FD_10_FD3_MM =
        Rte_IrvRead_SR1B_BCM_FD_10_FD3_Received_VeSR1N_Cnt_BCM_FD_10_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S748>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S20>/SR1N_b_BCM_FD_10_FD3_MM_Faild_merge'
     */
    rtb_VeSR1N_b_BCM_FD_10_FD3_MM_F =
        Rte_IrvRead_SR1B_BCM_FD_10_FD3_Received_VeSR1N_b_BCM_FD_10_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S748>/VeSR1B_h_COMRX_BCM_FD_10_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_BCM_FD_10_FD3_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_BCM_FD_10_FD3_Pkt_COMRX_BCM_FD_10_FD3_Pkt
        (&rtb_TmpSignalConversionAtVeS_cz);

    /* SignalConversion generated from: '<S748>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BCM_FD_10_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BCM_FD_10_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_a);

VeRxPDU_BCM_FD_10_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_a;

    /* Outputs for Enabled SubSystem: '<S748>/BCM_FD_10_FD3_Processing' incorporates:
     *  EnablePort: '<S752>/Enable'
     */
    /* Constant: '<S753>/Calib' */
    if (KeSR1B_b_BCM_FD_10_FD3_Enbl)
    {
        /* Switch: '<S754>/Switch1' incorporates:
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         *  SignalConversion generated from: '<S748>/VeDEVR_b_DevlpmtToolEnbld_read'
         */
        if (Rte_IrvRead_SR1B_BCM_FD_10_FD3_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S754>/Switch' incorporates:
             *  Constant: '<S754>/Constant'
             */
            if (KeSR1B_b_BCM_FD_10_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S754>/Switch1' incorporates:
                 *  Constant: '<S754>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_a = KeSR1B_y_BCM_FD_10_FD3_E2E_Byp;
            }

            /* End of Switch: '<S754>/Switch' */
        }

        /* End of Switch: '<S754>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BCM_FD_10_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BCM_FD_10_FD3_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S755>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_a,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kl);

        /* Outputs for Atomic SubSystem: '<S752>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S765>/dec if Ok else inc2' incorporates:
         *  Logic: '<S765>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kl.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S765>/Inc Cntr' incorporates:
             *  Constant: '<S758>/Calib'
             *  UnitDelay: '<S765>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_av) + ((uint32)
                             KeSR1B_Cnt_BCM_FD_10_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S765>/dec if Ok else inc2' incorporates:
             *  Sum: '<S765>/Inc Cntr'
             */
            VeSR1B_Cnt_BCM_FD_10_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S765>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_a =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_av;

            /* MinMax: '<S765>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_a) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_a = 1U;
            }

            /* End of MinMax: '<S765>/FixPt MinMax' */

            /* Switch: '<S765>/dec if Ok else inc2' incorporates:
             *  Constant: '<S756>/Zero4'
             *  Sum: '<S765>/Dec Cntr'
             */
            VeSR1B_Cnt_BCM_FD_10_FD3_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_a) - 1));
        }

        /* End of Switch: '<S765>/dec if Ok else inc2' */

        /* Logic: '<S765>/Cntr fail' incorporates:
         *  Constant: '<S759>/Calib'
         *  RelationalOperator: '<S765>/Enough counts to Fail?2'
         *  UnitDelay: '<S765>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_a = (uint8)
            (((VeSR1B_Cnt_BCM_FD_10_FD3_CRC_DebCntr >=
               KeSR1B_Cnt_BCM_FD_10_FD3_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_mp) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S765>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_av =
            VeSR1B_Cnt_BCM_FD_10_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S765>/Prev Fail Condition' incorporates:
         *  Logic: '<S765>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_mp =
            rtb_TmpSignalConversionAtVeRx_a;

        /* DataTypeConversion: '<S752>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S752>/VeSR1N_b_BCM_FD_10_FD3_CRC_Faild'
         *  Logic: '<S765>/Cntr fail'
         *  Logic: '<S765>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_10_FD3_CRC_Fa_o = (((sint32)
            rtb_TmpSignalConversionAtVeRx_a) != 0);

        /* End of Outputs for SubSystem: '<S752>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S752>/VeSR1N_b_BCM_FD_10_FD3_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_10_FD3_CRC_Fail =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kl.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S752>/VeSR1N_b_BCM_FD_10_FD3_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_10_FD3_E2E_Fail =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kl.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S752>/EscData_MC_Failing_Logic' */
        /* Switch: '<S766>/dec if Ok else inc2' incorporates:
         *  Logic: '<S766>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kl.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S766>/Inc Cntr' incorporates:
             *  Constant: '<S760>/Calib'
             *  UnitDelay: '<S766>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_mw) + ((uint32)
                             KeSR1B_Cnt_BCM_FD_10_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S766>/dec if Ok else inc2' incorporates:
             *  Sum: '<S766>/Inc Cntr'
             */
            VeSR1B_Cnt_BCM_FD_10_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S766>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_a =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_mw;

            /* MinMax: '<S766>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_a) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_a = 1U;
            }

            /* End of MinMax: '<S766>/FixPt MinMax' */

            /* Switch: '<S766>/dec if Ok else inc2' incorporates:
             *  Constant: '<S757>/Zero4'
             *  Sum: '<S766>/Dec Cntr'
             */
            VeSR1B_Cnt_BCM_FD_10_FD3_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_a) - 1));
        }

        /* End of Switch: '<S766>/dec if Ok else inc2' */

        /* Logic: '<S766>/Cntr fail' incorporates:
         *  Constant: '<S761>/Calib'
         *  RelationalOperator: '<S766>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_a = (uint8)
            ((VeSR1B_Cnt_BCM_FD_10_FD3_MC_DebCntr >=
              KeSR1B_Cnt_BCM_FD_10_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S766>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_mw =
            VeSR1B_Cnt_BCM_FD_10_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S766>/Prev Fail Condition' incorporates:
         *  Logic: '<S766>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ke =
            rtb_TmpSignalConversionAtVeRx_a;

        /* DataTypeConversion: '<S752>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S752>/VeSR1N_b_BCM_FD_10_FD3_MC_Faild'
         *  Logic: '<S766>/Cntr fail'
         *  Logic: '<S766>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_10_FD3_MC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_a) != 0);

        /* End of Outputs for SubSystem: '<S752>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S752>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S752>/VeSR1N_T_ExternalTempC_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_T_ExternalTempC_FD3 =
            rtb_TmpSignalConversionAtVeS_cz.E_ExternalTemperatureC;
        if (((sint32)rtb_TmpSignalConversionAtVeS_cz.E_ExternalTemperatureC) >
                511)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_T_ExternalTempC_FD3 = 511U;
        }

        /* End of DataTypeConversion: '<S752>/Data Type Conversion4' */

        /* RelationalOperator: '<S752>/Relational Operator' incorporates:
         *  Constant: '<S752>/Constant'
         *  DataStoreWrite: '<S752>/VeSR1N_b_CmdIgnSts_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_CmdIgnSts_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeS_cz.E_CmdIgnSts) == 7);

        /* DataTypeConversion: '<S752>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S752>/VeSR1N_b_CompressorACReqSts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_CompressorACReqSts =
            rtb_TmpSignalConversionAtVeS_cz.E_CompressorACReqSts ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S752>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S752>/VeSR1N_b_DAY_LGT_MD'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_DAY_LGT_MD =
            rtb_TmpSignalConversionAtVeS_cz.E_DAY_LGT_MD ? ((uint8)1) : ((uint8)
            0);

        /* RelationalOperator: '<S752>/Relational Operator1' incorporates:
         *  Constant: '<S752>/Constant1'
         *  DataStoreWrite: '<S752>/VeSR1N_b_ExternalTemperatureC_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ExternalTemperatureC_S = (((sint32)
            rtb_TmpSignalConversionAtVeS_cz.E_ExternalTemperatureC) == 511);

        /* DataTypeConversion: '<S752>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S752>/VeSR1N_y_CmdIgnSts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_CmdIgnSts =
            rtb_TmpSignalConversionAtVeS_cz.E_CmdIgnSts;
        if (((sint32)rtb_TmpSignalConversionAtVeS_cz.E_CmdIgnSts) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_CmdIgnSts = 7U;
        }

        /* End of DataTypeConversion: '<S752>/Data Type Conversion1' */

        /* Outputs for Enabled SubSystem: '<S752>/Reset_MM_Failing' */
        /* Constant: '<S762>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_BCM_FD_10_FD3_MM_F,
            rtb_VeSR1N_Cnt_BCM_FD_10_FD3_MM, KeSR1B_Cnt_BCM_FD_10_FD3_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_i5);

        /* End of Outputs for SubSystem: '<S752>/Reset_MM_Failing' */

        /* Gain: '<S752>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_mj = true;
    }

    /* End of Constant: '<S753>/Calib' */
    /* End of Outputs for SubSystem: '<S748>/BCM_FD_10_FD3_Processing' */

    /* Merge: '<S20>/SR1N_Cnt_BCM_FD_10_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S748>/VeSR1N_Cnt_BCM_FD_10_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_10_FD3_Received_VeSR1N_Cnt_BCM_FD_10_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_i5.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S20>/SR1N_b_BCM_FD_10_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S748>/VeSR1N_b_BCM_FD_10_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_10_FD3_Received_VeSR1N_b_BCM_FD_10_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_i5.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S20>/SR1N_b_BCM_FD_10_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S748>/VeSR1N_b_BCM_FD_10_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_10_FD3_Received_VeSR1N_b_BCM_FD_10_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_mj);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BCM_FD_10_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BCM_FD_11_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_BCM_FD_11_FD3_MM;
    boolean rtb_VeSR1N_b_BCM_FD_11_FD3_MM_F;
    IDTRBCM_FD_11_FD3_Pkt tmpRead;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_i;
    uint8 tmpRead_0;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BCM_FD_11_FD3_Pkt' incorporates:
     *  SubSystem: '<S21>/BCM_FD_11_FD3_Received'
     */
    /* SignalConversion generated from: '<S775>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S21>/SR1N_Cnt_BCM_FD_11_FD3_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_BCM_FD_11_FD3_MM =
        Rte_IrvRead_SR1B_BCM_FD_11_FD3_Received_VeSR1N_Cnt_BCM_FD_11_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S775>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S21>/SR1N_b_BCM_FD_11_FD3_MM_Faild_merge'
     */
    rtb_VeSR1N_b_BCM_FD_11_FD3_MM_F =
        Rte_IrvRead_SR1B_BCM_FD_11_FD3_Received_VeSR1N_b_BCM_FD_11_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S775>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BCM_FD_11_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BCM_FD_11_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_i);

VeRxPDU_BCM_FD_11_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_i;

    /* Outputs for Enabled SubSystem: '<S775>/BCM_FD_11_FD3_Processing' incorporates:
     *  EnablePort: '<S779>/Enable'
     */
    /* Constant: '<S780>/Calib' */
    if (KeSR1B_b_BCM_FD_11_FD3_Enbl)
    {
        /* Switch: '<S781>/Switch1' incorporates:
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         *  SignalConversion generated from: '<S775>/VeDEVR_b_DevlpmtToolEnbld_read'
         */
        if (Rte_IrvRead_SR1B_BCM_FD_11_FD3_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S781>/Switch' incorporates:
             *  Constant: '<S781>/Constant'
             */
            if (KeSR1B_b_BCM_FD_11_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S781>/Switch1' incorporates:
                 *  Constant: '<S781>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_i = KeSR1B_y_BCM_FD_11_FD3_E2E_Byp;
            }

            /* End of Switch: '<S781>/Switch' */
        }

        /* End of Switch: '<S781>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BCM_FD_11_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BCM_FD_11_FD3_E2E_Sts_OpRetVal(&tmpRead_0);

        /* Chart: '<S782>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead_0, rtb_TmpSignalConversionAtVeRx_i,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kq);

        /* Outputs for Atomic SubSystem: '<S779>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S792>/dec if Ok else inc2' incorporates:
         *  Logic: '<S792>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kq.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S792>/Inc Cntr' incorporates:
             *  Constant: '<S785>/Calib'
             *  UnitDelay: '<S792>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_i5) + ((uint32)
                             KeSR1B_Cnt_BCM_FD_11_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S792>/dec if Ok else inc2' incorporates:
             *  Sum: '<S792>/Inc Cntr'
             */
            VeSR1B_Cnt_BCM_FD_11_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S792>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_i =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_i5;

            /* MinMax: '<S792>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_i) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_i = 1U;
            }

            /* End of MinMax: '<S792>/FixPt MinMax' */

            /* Switch: '<S792>/dec if Ok else inc2' incorporates:
             *  Constant: '<S783>/Zero4'
             *  Sum: '<S792>/Dec Cntr'
             */
            VeSR1B_Cnt_BCM_FD_11_FD3_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_i) - 1));
        }

        /* End of Switch: '<S792>/dec if Ok else inc2' */

        /* Logic: '<S792>/Cntr fail' incorporates:
         *  Constant: '<S786>/Calib'
         *  RelationalOperator: '<S792>/Enough counts to Fail?2'
         *  UnitDelay: '<S792>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_i = (uint8)
            (((VeSR1B_Cnt_BCM_FD_11_FD3_CRC_DebCntr >=
               KeSR1B_Cnt_BCM_FD_11_FD3_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_lq) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S792>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_i5 =
            VeSR1B_Cnt_BCM_FD_11_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S792>/Prev Fail Condition' incorporates:
         *  Logic: '<S792>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_lq =
            rtb_TmpSignalConversionAtVeRx_i;

        /* DataTypeConversion: '<S779>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S779>/VeSR1N_b_BCM_FD_11_FD3_CRC_Faild'
         *  Logic: '<S792>/Cntr fail'
         *  Logic: '<S792>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_11_FD3_CRC_Fa_j = (((sint32)
            rtb_TmpSignalConversionAtVeRx_i) != 0);

        /* End of Outputs for SubSystem: '<S779>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S779>/VeSR1N_b_BCM_FD_11_FD3_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_11_FD3_CRC_Fail =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kq.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S779>/VeSR1N_b_BCM_FD_11_FD3_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_11_FD3_E2E_Fail =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kq.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S779>/EscData_MC_Failing_Logic' */
        /* Switch: '<S793>/dec if Ok else inc2' incorporates:
         *  Logic: '<S793>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kq.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S793>/Inc Cntr' incorporates:
             *  Constant: '<S787>/Calib'
             *  UnitDelay: '<S793>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_m2) + ((uint32)
                             KeSR1B_Cnt_BCM_FD_11_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S793>/dec if Ok else inc2' incorporates:
             *  Sum: '<S793>/Inc Cntr'
             */
            VeSR1B_Cnt_BCM_FD_11_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S793>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_i =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_m2;

            /* MinMax: '<S793>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_i) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_i = 1U;
            }

            /* End of MinMax: '<S793>/FixPt MinMax' */

            /* Switch: '<S793>/dec if Ok else inc2' incorporates:
             *  Constant: '<S784>/Zero4'
             *  Sum: '<S793>/Dec Cntr'
             */
            VeSR1B_Cnt_BCM_FD_11_FD3_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_i) - 1));
        }

        /* End of Switch: '<S793>/dec if Ok else inc2' */
        /* End of Outputs for SubSystem: '<S779>/EscData_MC_Failing_Logic' */

        /* Inport: '<Root>/VeSR1B_h_COMRX_BCM_FD_11_FD3_Pkt' */
        (void)Rte_Read_VeSR1B_h_COMRX_BCM_FD_11_FD3_Pkt_COMRX_BCM_FD_11_FD3_Pkt(
            &tmpRead);

        /* Outputs for Atomic SubSystem: '<S779>/EscData_MC_Failing_Logic' */
        /* Logic: '<S793>/Cntr fail' incorporates:
         *  Constant: '<S788>/Calib'
         *  RelationalOperator: '<S793>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_i = (uint8)
            ((VeSR1B_Cnt_BCM_FD_11_FD3_MC_DebCntr >=
              KeSR1B_Cnt_BCM_FD_11_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S793>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_m2 =
            VeSR1B_Cnt_BCM_FD_11_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S793>/Prev Fail Condition' incorporates:
         *  Logic: '<S793>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_kt4 =
            rtb_TmpSignalConversionAtVeRx_i;

        /* DataTypeConversion: '<S779>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S779>/VeSR1N_b_BCM_FD_11_FD3_MC_Faild'
         *  Logic: '<S793>/Cntr fail'
         *  Logic: '<S793>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_11_FD3_MC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_i) != 0);

        /* End of Outputs for SubSystem: '<S779>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S779>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S779>/VeSR1N_b_PN14_LS_Actv'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PN14_LS_Actv = tmpRead.E_PN14_LS_Actv ?
            ((uint8)1) : ((uint8)0);

        /* Outputs for Enabled SubSystem: '<S779>/Reset_MM_Failing' */
        /* Constant: '<S789>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_BCM_FD_11_FD3_MM_F,
            rtb_VeSR1N_Cnt_BCM_FD_11_FD3_MM, KeSR1B_Cnt_BCM_FD_11_FD3_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_a0);

        /* End of Outputs for SubSystem: '<S779>/Reset_MM_Failing' */

        /* Gain: '<S779>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_b4 = true;
    }

    /* End of Constant: '<S780>/Calib' */
    /* End of Outputs for SubSystem: '<S775>/BCM_FD_11_FD3_Processing' */

    /* Merge: '<S21>/SR1N_Cnt_BCM_FD_11_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S775>/VeSR1N_Cnt_BCM_FD_11_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_11_FD3_Received_VeSR1N_Cnt_BCM_FD_11_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_a0.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S21>/SR1N_b_BCM_FD_11_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S775>/VeSR1N_b_BCM_FD_11_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_11_FD3_Received_VeSR1N_b_BCM_FD_11_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_a0.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S21>/SR1N_b_BCM_FD_11_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S775>/VeSR1N_b_BCM_FD_11_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_11_FD3_Received_VeSR1N_b_BCM_FD_11_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_b4);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BCM_FD_11_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BCM_FD_12_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_BCM_FD_12_FD3_MM;
    boolean rtb_VeSR1N_b_BCM_FD_12_FD3_MM_F;
    IDTRBCM_FD_12_FD3_Pkt rtb_TmpSignalConversionAtVeS_mw;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_h;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BCM_FD_12_FD3_Pkt' incorporates:
     *  SubSystem: '<S22>/BCM_FD_12_FD3_Received'
     */
    /* SignalConversion generated from: '<S799>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S22>/SR1N_Cnt_BCM_FD_12_FD3_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_BCM_FD_12_FD3_MM =
        Rte_IrvRead_SR1B_BCM_FD_12_FD3_Received_VeSR1N_Cnt_BCM_FD_12_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S799>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S22>/SR1N_b_BCM_FD_12_FD3_MM_Faild_merge'
     */
    rtb_VeSR1N_b_BCM_FD_12_FD3_MM_F =
        Rte_IrvRead_SR1B_BCM_FD_12_FD3_Received_VeSR1N_b_BCM_FD_12_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S799>/VeSR1B_h_COMRX_BCM_FD_12_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_BCM_FD_12_FD3_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_BCM_FD_12_FD3_Pkt_COMRX_BCM_FD_12_FD3_Pkt
        (&rtb_TmpSignalConversionAtVeS_mw);

    /* SignalConversion generated from: '<S799>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BCM_FD_12_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BCM_FD_12_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_h);

VeRxPDU_BCM_FD_12_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_h;

    /* Outputs for Enabled SubSystem: '<S799>/BCM_FD_12_FD3_Processing' incorporates:
     *  EnablePort: '<S803>/Enable'
     */
    /* Constant: '<S804>/Calib' */
    if (KeSR1B_b_BCM_FD_12_FD3_Enbl)
    {
        /* Switch: '<S805>/Switch1' incorporates:
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         *  SignalConversion generated from: '<S799>/VeDEVR_b_DevlpmtToolEnbld_read'
         */
        if (Rte_IrvRead_SR1B_BCM_FD_12_FD3_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S805>/Switch' incorporates:
             *  Constant: '<S805>/Constant'
             */
            if (KeSR1B_b_BCM_FD_12_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S805>/Switch1' incorporates:
                 *  Constant: '<S805>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_h = KeSR1B_y_BCM_FD_12_FD3_E2E_Byp;
            }

            /* End of Switch: '<S805>/Switch' */
        }

        /* End of Switch: '<S805>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BCM_FD_12_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BCM_FD_12_FD3_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S806>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_h,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_av);

        /* Outputs for Atomic SubSystem: '<S803>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S816>/dec if Ok else inc2' incorporates:
         *  Logic: '<S816>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_av.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S816>/Inc Cntr' incorporates:
             *  Constant: '<S809>/Calib'
             *  UnitDelay: '<S816>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_jr) + ((uint32)
                             KeSR1B_Cnt_BCM_FD_12_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S816>/dec if Ok else inc2' incorporates:
             *  Sum: '<S816>/Inc Cntr'
             */
            VeSR1B_Cnt_BCM_FD_12_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S816>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_h =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_jr;

            /* MinMax: '<S816>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_h) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_h = 1U;
            }

            /* End of MinMax: '<S816>/FixPt MinMax' */

            /* Switch: '<S816>/dec if Ok else inc2' incorporates:
             *  Constant: '<S807>/Zero4'
             *  Sum: '<S816>/Dec Cntr'
             */
            VeSR1B_Cnt_BCM_FD_12_FD3_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_h) - 1));
        }

        /* End of Switch: '<S816>/dec if Ok else inc2' */

        /* Logic: '<S816>/Cntr fail' incorporates:
         *  Constant: '<S810>/Calib'
         *  RelationalOperator: '<S816>/Enough counts to Fail?2'
         *  UnitDelay: '<S816>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_h = (uint8)
            (((VeSR1B_Cnt_BCM_FD_12_FD3_CRC_DebCntr >=
               KeSR1B_Cnt_BCM_FD_12_FD3_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_km) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S816>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_jr =
            VeSR1B_Cnt_BCM_FD_12_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S816>/Prev Fail Condition' incorporates:
         *  Logic: '<S816>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_km =
            rtb_TmpSignalConversionAtVeRx_h;

        /* DataTypeConversion: '<S803>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S803>/VeSR1N_b_BCM_FD_12_FD3_CRC_Faild'
         *  Logic: '<S816>/Cntr fail'
         *  Logic: '<S816>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_12_FD3_CRC_Fa_b = (((sint32)
            rtb_TmpSignalConversionAtVeRx_h) != 0);

        /* End of Outputs for SubSystem: '<S803>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S803>/VeSR1N_b_BCM_FD_12_FD3_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_12_FD3_CRC_Fail =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_av.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S803>/VeSR1N_b_BCM_FD_12_FD3_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_12_FD3_E2E_Fail =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_av.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S803>/EscData_MC_Failing_Logic' */
        /* Switch: '<S817>/dec if Ok else inc2' incorporates:
         *  Logic: '<S817>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_av.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S817>/Inc Cntr' incorporates:
             *  Constant: '<S811>/Calib'
             *  UnitDelay: '<S817>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_mi) + ((uint32)
                             KeSR1B_Cnt_BCM_FD_12_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S817>/dec if Ok else inc2' incorporates:
             *  Sum: '<S817>/Inc Cntr'
             */
            VeSR1B_Cnt_BCM_FD_12_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S817>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_h =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_mi;

            /* MinMax: '<S817>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_h) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_h = 1U;
            }

            /* End of MinMax: '<S817>/FixPt MinMax' */

            /* Switch: '<S817>/dec if Ok else inc2' incorporates:
             *  Constant: '<S808>/Zero4'
             *  Sum: '<S817>/Dec Cntr'
             */
            VeSR1B_Cnt_BCM_FD_12_FD3_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_h) - 1));
        }

        /* End of Switch: '<S817>/dec if Ok else inc2' */

        /* Logic: '<S817>/Cntr fail' incorporates:
         *  Constant: '<S812>/Calib'
         *  RelationalOperator: '<S817>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_h = (uint8)
            ((VeSR1B_Cnt_BCM_FD_12_FD3_MC_DebCntr >=
              KeSR1B_Cnt_BCM_FD_12_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S817>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_mi =
            VeSR1B_Cnt_BCM_FD_12_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S817>/Prev Fail Condition' incorporates:
         *  Logic: '<S817>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_b3 =
            rtb_TmpSignalConversionAtVeRx_h;

        /* DataTypeConversion: '<S803>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S803>/VeSR1N_b_BCM_FD_12_FD3_MC_Faild'
         *  Logic: '<S817>/Cntr fail'
         *  Logic: '<S817>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_12_FD3_MC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_h) != 0);

        /* End of Outputs for SubSystem: '<S803>/EscData_MC_Failing_Logic' */

        /* RelationalOperator: '<S803>/Relational Operator' incorporates:
         *  Constant: '<S803>/Constant'
         *  DataStoreWrite: '<S803>/VeSR1N_b_PreCondCabinSts_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PreCondCabinSts_SNA_Fa = (((sint32)
            rtb_TmpSignalConversionAtVeS_mw.E_PreCondCabinSts) == 3);

        /* RelationalOperator: '<S803>/Relational Operator1' incorporates:
         *  Constant: '<S803>/Constant1'
         *  DataStoreWrite: '<S803>/VeSR1N_b_TerrainSwStat_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_TerrainSwStat_SNA_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeS_mw.E_TerrainSwStat) == 7);

        /* DataTypeConversion: '<S803>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S803>/VeSR1N_y_PreCondCabinSts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PreCondCabinSts =
            rtb_TmpSignalConversionAtVeS_mw.E_PreCondCabinSts;
        if (((sint32)rtb_TmpSignalConversionAtVeS_mw.E_PreCondCabinSts) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_PreCondCabinSts = 3U;
        }

        /* End of DataTypeConversion: '<S803>/Data Type Conversion1' */

        /* DataTypeConversion: '<S803>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S803>/VeSR1N_y_TerrainSwStat'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_TerrainSwStat =
            rtb_TmpSignalConversionAtVeS_mw.E_TerrainSwStat;
        if (((sint32)rtb_TmpSignalConversionAtVeS_mw.E_TerrainSwStat) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_TerrainSwStat = 7U;
        }

        /* End of DataTypeConversion: '<S803>/Data Type Conversion2' */

        /* Outputs for Enabled SubSystem: '<S803>/Reset_MM_Failing' */
        /* Constant: '<S813>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_BCM_FD_12_FD3_MM_F,
            rtb_VeSR1N_Cnt_BCM_FD_12_FD3_MM, KeSR1B_Cnt_BCM_FD_12_FD3_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_fb);

        /* End of Outputs for SubSystem: '<S803>/Reset_MM_Failing' */

        /* Gain: '<S803>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_h5 = true;
    }

    /* End of Constant: '<S804>/Calib' */
    /* End of Outputs for SubSystem: '<S799>/BCM_FD_12_FD3_Processing' */

    /* Merge: '<S22>/SR1N_Cnt_BCM_FD_12_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S799>/VeSR1N_Cnt_BCM_FD_12_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_12_FD3_Received_VeSR1N_Cnt_BCM_FD_12_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_fb.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S22>/SR1N_b_BCM_FD_12_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S799>/VeSR1N_b_BCM_FD_12_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_12_FD3_Received_VeSR1N_b_BCM_FD_12_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_fb.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S22>/SR1N_b_BCM_FD_12_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S799>/VeSR1N_b_BCM_FD_12_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_12_FD3_Received_VeSR1N_b_BCM_FD_12_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_h5);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BCM_FD_12_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BCM_FD_13_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_BCM_FD_13_FD3_MM;
    boolean rtb_VeSR1N_b_BCM_FD_13_FD3_MM_F;
    IDTRBCM_FD_13_FD3_Pkt rtb_TmpSignalConversionAtVeS_pk;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_a;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BCM_FD_13_FD3_Pkt' incorporates:
     *  SubSystem: '<S23>/BCM_FD_13_FD3_Received'
     */
    /* SignalConversion generated from: '<S824>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S23>/SR1N_Cnt_BCM_FD_13_FD3_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_BCM_FD_13_FD3_MM =
        Rte_IrvRead_SR1B_BCM_FD_13_FD3_Received_VeSR1N_Cnt_BCM_FD_13_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S824>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S23>/SR1N_b_BCM_FD_13_FD3_MM_Faild_merge'
     */
    rtb_VeSR1N_b_BCM_FD_13_FD3_MM_F =
        Rte_IrvRead_SR1B_BCM_FD_13_FD3_Received_VeSR1N_b_BCM_FD_13_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S824>/VeSR1B_h_COMRX_BCM_FD_13_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_BCM_FD_13_FD3_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_BCM_FD_13_FD3_Pkt_COMRX_BCM_FD_13_FD3_Pkt
        (&rtb_TmpSignalConversionAtVeS_pk);

    /* SignalConversion generated from: '<S824>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BCM_FD_13_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BCM_FD_13_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_a);

VeRxPDU_BCM_FD_13_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_a;

    /* Outputs for Enabled SubSystem: '<S824>/BCM_FD_13_FD3_Processing' incorporates:
     *  EnablePort: '<S828>/Enable'
     */
    /* Constant: '<S829>/Calib' */
    if (KeSR1B_b_BCM_FD_13_FD3_Enbl)
    {
        /* Switch: '<S830>/Switch1' incorporates:
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         *  SignalConversion generated from: '<S824>/VeDEVR_b_DevlpmtToolEnbld_read'
         */
        if (Rte_IrvRead_SR1B_BCM_FD_13_FD3_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S830>/Switch' incorporates:
             *  Constant: '<S830>/Constant'
             */
            if (KeSR1B_b_BCM_FD_13_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S830>/Switch1' incorporates:
                 *  Constant: '<S830>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_a = KeSR1B_y_BCM_FD_13_FD3_E2E_Byp;
            }

            /* End of Switch: '<S830>/Switch' */
        }

        /* End of Switch: '<S830>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BCM_FD_13_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BCM_FD_13_FD3_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S831>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_a,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_c1s);

        /* Outputs for Atomic SubSystem: '<S828>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S841>/dec if Ok else inc2' incorporates:
         *  Logic: '<S841>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_c1s.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S841>/Inc Cntr' incorporates:
             *  Constant: '<S834>/Calib'
             *  UnitDelay: '<S841>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_li) + ((uint32)
                             KeSR1B_Cnt_BCM_FD_13_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S841>/dec if Ok else inc2' incorporates:
             *  Sum: '<S841>/Inc Cntr'
             */
            VeSR1B_Cnt_BCM_FD_13_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S841>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_a =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_li;

            /* MinMax: '<S841>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_a) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_a = 1U;
            }

            /* End of MinMax: '<S841>/FixPt MinMax' */

            /* Switch: '<S841>/dec if Ok else inc2' incorporates:
             *  Constant: '<S832>/Zero4'
             *  Sum: '<S841>/Dec Cntr'
             */
            VeSR1B_Cnt_BCM_FD_13_FD3_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_a) - 1));
        }

        /* End of Switch: '<S841>/dec if Ok else inc2' */

        /* Logic: '<S841>/Cntr fail' incorporates:
         *  Constant: '<S835>/Calib'
         *  RelationalOperator: '<S841>/Enough counts to Fail?2'
         *  UnitDelay: '<S841>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_a = (uint8)
            (((VeSR1B_Cnt_BCM_FD_13_FD3_CRC_DebCntr >=
               KeSR1B_Cnt_BCM_FD_13_FD3_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_b2) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S841>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_li =
            VeSR1B_Cnt_BCM_FD_13_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S841>/Prev Fail Condition' incorporates:
         *  Logic: '<S841>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_b2 =
            rtb_TmpSignalConversionAtVeRx_a;

        /* DataTypeConversion: '<S828>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S828>/VeSR1N_b_BCM_FD_13_FD3_CRC_Faild'
         *  Logic: '<S841>/Cntr fail'
         *  Logic: '<S841>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_CRC_Fa_c = (((sint32)
            rtb_TmpSignalConversionAtVeRx_a) != 0);

        /* End of Outputs for SubSystem: '<S828>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S828>/VeSR1N_b_BCM_FD_13_FD3_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_CRC_Fail =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_c1s.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S828>/VeSR1N_b_BCM_FD_13_FD3_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_E2E_Fail =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_c1s.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S828>/EscData_MC_Failing_Logic' */
        /* Switch: '<S842>/dec if Ok else inc2' incorporates:
         *  Logic: '<S842>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_c1s.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S842>/Inc Cntr' incorporates:
             *  Constant: '<S836>/Calib'
             *  UnitDelay: '<S842>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_lj) + ((uint32)
                             KeSR1B_Cnt_BCM_FD_13_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S842>/dec if Ok else inc2' incorporates:
             *  Sum: '<S842>/Inc Cntr'
             */
            VeSR1B_Cnt_BCM_FD_13_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S842>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_a =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_lj;

            /* MinMax: '<S842>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_a) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_a = 1U;
            }

            /* End of MinMax: '<S842>/FixPt MinMax' */

            /* Switch: '<S842>/dec if Ok else inc2' incorporates:
             *  Constant: '<S833>/Zero4'
             *  Sum: '<S842>/Dec Cntr'
             */
            VeSR1B_Cnt_BCM_FD_13_FD3_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_a) - 1));
        }

        /* End of Switch: '<S842>/dec if Ok else inc2' */

        /* Logic: '<S842>/Cntr fail' incorporates:
         *  Constant: '<S837>/Calib'
         *  RelationalOperator: '<S842>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_a = (uint8)
            ((VeSR1B_Cnt_BCM_FD_13_FD3_MC_DebCntr >=
              KeSR1B_Cnt_BCM_FD_13_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S842>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_lj =
            VeSR1B_Cnt_BCM_FD_13_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S842>/Prev Fail Condition' incorporates:
         *  Logic: '<S842>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_pq =
            rtb_TmpSignalConversionAtVeRx_a;

        /* DataTypeConversion: '<S828>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S828>/VeSR1N_b_BCM_FD_13_FD3_MC_Faild'
         *  Logic: '<S842>/Cntr fail'
         *  Logic: '<S842>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_13_FD3_MC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_a) != 0);

        /* End of Outputs for SubSystem: '<S828>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S828>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S828>/VeSR1N_b_ACC_On'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ACC_On =
            rtb_TmpSignalConversionAtVeS_pk.E_ACC_On ? ((uint8)1) : ((uint8)0);

        /* DataTypeConversion: '<S828>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S828>/VeSR1N_b_AcceleratorSts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_AcceleratorSts =
            rtb_TmpSignalConversionAtVeS_pk.E_AcceleratorSts ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S828>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S828>/VeSR1N_b_CruiseControlFailSts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_CruiseControlFailSts =
            rtb_TmpSignalConversionAtVeS_pk.E_CruiseControlFailSts ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S828>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S828>/VeSR1N_b_CruiseControlOnOffSts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_CruiseControlOnOffSts =
            rtb_TmpSignalConversionAtVeS_pk.E_CruiseControlOnOffSts ? ((uint8)1)
            : ((uint8)0);

        /* DataTypeConversion: '<S828>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S828>/VeSR1N_b_CrusCnclSwitch'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_CrusCnclSwitch =
            rtb_TmpSignalConversionAtVeS_pk.E_CrusCnclSwitch ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S828>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S828>/VeSR1N_b_DeceleratorSts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_DeceleratorSts =
            rtb_TmpSignalConversionAtVeS_pk.E_DeceleratorSts ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S828>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S828>/VeSR1N_b_ResumeSwitch'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ResumeSwitch =
            rtb_TmpSignalConversionAtVeS_pk.E_ResumeSwitch ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S828>/Data Type Conversion9' incorporates:
         *  DataStoreWrite: '<S828>/VeSR1N_b_SpeedLimiterOnOffSts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_SpeedLimiterOnOffSts =
            rtb_TmpSignalConversionAtVeS_pk.E_SpeedLimiterOnOffSts ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S828>/Data Type Conversion7' incorporates:
         *  DataStoreWrite: '<S828>/VeSR1N_y_MC_CSWC_1'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MC_CSWC_1 =
            rtb_TmpSignalConversionAtVeS_pk.E_MC_CSWC_1;
        if (((sint32)rtb_TmpSignalConversionAtVeS_pk.E_MC_CSWC_1) > 15)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_MC_CSWC_1 = 15U;
        }

        /* End of DataTypeConversion: '<S828>/Data Type Conversion7' */

        /* Outputs for Enabled SubSystem: '<S828>/Reset_MM_Failing' */
        /* Constant: '<S838>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_BCM_FD_13_FD3_MM_F,
            rtb_VeSR1N_Cnt_BCM_FD_13_FD3_MM, KeSR1B_Cnt_BCM_FD_13_FD3_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_k);

        /* End of Outputs for SubSystem: '<S828>/Reset_MM_Failing' */

        /* Gain: '<S828>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_cy = true;
    }

    /* End of Constant: '<S829>/Calib' */
    /* End of Outputs for SubSystem: '<S824>/BCM_FD_13_FD3_Processing' */

    /* Merge: '<S23>/SR1N_Cnt_BCM_FD_13_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S824>/VeSR1N_Cnt_BCM_FD_13_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_13_FD3_Received_VeSR1N_Cnt_BCM_FD_13_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_k.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S23>/SR1N_b_BCM_FD_13_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S824>/VeSR1N_b_BCM_FD_13_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_13_FD3_Received_VeSR1N_b_BCM_FD_13_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_k.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S23>/SR1N_b_BCM_FD_13_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S824>/VeSR1N_b_BCM_FD_13_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_13_FD3_Received_VeSR1N_b_BCM_FD_13_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_cy);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BCM_FD_13_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BCM_FD_18_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_BCM_FD_18_FD3_MM;
    boolean rtb_VeSR1N_b_BCM_FD_18_FD3_MM_F;
    IDTRBCM_FD_18_FD3_Pkt rtb_TmpSignalConversionAtVeS_bs;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_j;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BCM_FD_18_FD3_Pkt' incorporates:
     *  SubSystem: '<S24>/BCM_FD_18_FD3_Received'
     */
    /* SignalConversion generated from: '<S856>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S24>/SR1N_Cnt_BCM_FD_18_FD3_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_BCM_FD_18_FD3_MM =
        Rte_IrvRead_SR1B_BCM_FD_18_FD3_Received_VeSR1N_Cnt_BCM_FD_18_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S856>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S24>/SR1N_b_BCM_FD_18_FD3_MM_Faild_merge'
     */
    rtb_VeSR1N_b_BCM_FD_18_FD3_MM_F =
        Rte_IrvRead_SR1B_BCM_FD_18_FD3_Received_VeSR1N_b_BCM_FD_18_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S856>/VeSR1B_h_COMRX_BCM_FD_18_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_BCM_FD_18_FD3_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_BCM_FD_18_FD3_Pkt_COMRX_BCM_FD_18_FD3_Pkt
        (&rtb_TmpSignalConversionAtVeS_bs);

    /* SignalConversion generated from: '<S856>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BCM_FD_18_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BCM_FD_18_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_j);

VeRxPDU_BCM_FD_18_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_j;

    /* Outputs for Enabled SubSystem: '<S856>/BCM_FD_18_FD3_Processing' incorporates:
     *  EnablePort: '<S860>/Enable'
     */
    /* Constant: '<S861>/Calib' */
    if (KeSR1B_b_BCM_FD_18_FD3_Enbl)
    {
        /* Switch: '<S862>/Switch1' incorporates:
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         *  SignalConversion generated from: '<S856>/VeDEVR_b_DevlpmtToolEnbld_read'
         */
        if (Rte_IrvRead_SR1B_BCM_FD_18_FD3_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S862>/Switch' incorporates:
             *  Constant: '<S862>/Constant'
             */
            if (KeSR1B_b_BCM_FD_18_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S862>/Switch1' incorporates:
                 *  Constant: '<S862>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_j = KeSR1B_y_BCM_FD_18_FD3_E2E_Byp;
            }

            /* End of Switch: '<S862>/Switch' */
        }

        /* End of Switch: '<S862>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BCM_FD_18_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BCM_FD_18_FD3_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S863>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_j,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_gv);

        /* Outputs for Atomic SubSystem: '<S860>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S873>/dec if Ok else inc2' incorporates:
         *  Logic: '<S873>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_gv.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S873>/Inc Cntr' incorporates:
             *  Constant: '<S866>/Calib'
             *  UnitDelay: '<S873>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_py) + ((uint32)
                             KeSR1B_Cnt_BCM_FD_18_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S873>/dec if Ok else inc2' incorporates:
             *  Sum: '<S873>/Inc Cntr'
             */
            VeSR1B_Cnt_BCM_FD_18_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S873>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_j =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_py;

            /* MinMax: '<S873>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_j) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_j = 1U;
            }

            /* End of MinMax: '<S873>/FixPt MinMax' */

            /* Switch: '<S873>/dec if Ok else inc2' incorporates:
             *  Constant: '<S864>/Zero4'
             *  Sum: '<S873>/Dec Cntr'
             */
            VeSR1B_Cnt_BCM_FD_18_FD3_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_j) - 1));
        }

        /* End of Switch: '<S873>/dec if Ok else inc2' */

        /* Logic: '<S873>/Cntr fail' incorporates:
         *  Constant: '<S867>/Calib'
         *  RelationalOperator: '<S873>/Enough counts to Fail?2'
         *  UnitDelay: '<S873>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_j = (uint8)
            (((VeSR1B_Cnt_BCM_FD_18_FD3_CRC_DebCntr >=
               KeSR1B_Cnt_BCM_FD_18_FD3_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_dd) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S873>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_py =
            VeSR1B_Cnt_BCM_FD_18_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S873>/Prev Fail Condition' incorporates:
         *  Logic: '<S873>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_dd =
            rtb_TmpSignalConversionAtVeRx_j;

        /* DataTypeConversion: '<S860>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S860>/VeSR1N_b_BCM_FD_18_FD3_CRC_Faild'
         *  Logic: '<S873>/Cntr fail'
         *  Logic: '<S873>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_18_FD3_CRC_Fa_m = (((sint32)
            rtb_TmpSignalConversionAtVeRx_j) != 0);

        /* End of Outputs for SubSystem: '<S860>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S860>/VeSR1N_b_BCM_FD_18_FD3_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_18_FD3_CRC_Fail =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_gv.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S860>/VeSR1N_b_BCM_FD_18_FD3_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_18_FD3_E2E_Fail =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_gv.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S860>/EscData_MC_Failing_Logic' */
        /* Switch: '<S874>/dec if Ok else inc2' incorporates:
         *  Logic: '<S874>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_gv.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S874>/Inc Cntr' incorporates:
             *  Constant: '<S868>/Calib'
             *  UnitDelay: '<S874>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_a4) + ((uint32)
                             KeSR1B_Cnt_BCM_FD_18_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S874>/dec if Ok else inc2' incorporates:
             *  Sum: '<S874>/Inc Cntr'
             */
            VeSR1B_Cnt_BCM_FD_18_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S874>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_j =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_a4;

            /* MinMax: '<S874>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_j) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_j = 1U;
            }

            /* End of MinMax: '<S874>/FixPt MinMax' */

            /* Switch: '<S874>/dec if Ok else inc2' incorporates:
             *  Constant: '<S865>/Zero4'
             *  Sum: '<S874>/Dec Cntr'
             */
            VeSR1B_Cnt_BCM_FD_18_FD3_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_j) - 1));
        }

        /* End of Switch: '<S874>/dec if Ok else inc2' */

        /* Logic: '<S874>/Cntr fail' incorporates:
         *  Constant: '<S869>/Calib'
         *  RelationalOperator: '<S874>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_j = (uint8)
            ((VeSR1B_Cnt_BCM_FD_18_FD3_MC_DebCntr >=
              KeSR1B_Cnt_BCM_FD_18_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S874>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_a4 =
            VeSR1B_Cnt_BCM_FD_18_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S874>/Prev Fail Condition' incorporates:
         *  Logic: '<S874>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ig3 =
            rtb_TmpSignalConversionAtVeRx_j;

        /* DataTypeConversion: '<S860>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S860>/VeSR1N_b_BCM_FD_18_FD3_MC_Faild'
         *  Logic: '<S874>/Cntr fail'
         *  Logic: '<S874>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_18_FD3_MC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_j) != 0);

        /* End of Outputs for SubSystem: '<S860>/EscData_MC_Failing_Logic' */

        /* DataStoreWrite: '<S860>/VeSR1N_U_BonnetAjarRawValSts_8' */
        SR1B_BLUEN_ac_DW.VeSR1N_U_BonnetAjarRawValSts_8 =
            rtb_TmpSignalConversionAtVeS_bs.E_BonnetAjarRawValSts_8;

        /* RelationalOperator: '<S860>/Relational Operator1' incorporates:
         *  Constant: '<S860>/Constant1'
         *  DataStoreWrite: '<S860>/VeSR1N_b_Braking_Mode_Req_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_Braking_Mode_Req_SNA_F = (((sint32)
            rtb_TmpSignalConversionAtVeS_bs.E_Braking_Mode_Req) == 7);

        /* DataTypeConversion: '<S860>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S860>/VeSR1N_b_DRV_DR_UNLOCKING'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_DRV_DR_UNLOCKING =
            rtb_TmpSignalConversionAtVeS_bs.E_DRV_DR_UNLOCKING ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S860>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S860>/VeSR1N_y_Braking_Mode_Req'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_Braking_Mode_Req =
            rtb_TmpSignalConversionAtVeS_bs.E_Braking_Mode_Req;
        if (((sint32)rtb_TmpSignalConversionAtVeS_bs.E_Braking_Mode_Req) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_Braking_Mode_Req = 7U;
        }

        /* End of DataTypeConversion: '<S860>/Data Type Conversion2' */

        /* Outputs for Enabled SubSystem: '<S860>/Reset_MM_Failing' */
        /* Constant: '<S870>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_BCM_FD_18_FD3_MM_F,
            rtb_VeSR1N_Cnt_BCM_FD_18_FD3_MM, KeSR1B_Cnt_BCM_FD_18_FD3_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_pe);

        /* End of Outputs for SubSystem: '<S860>/Reset_MM_Failing' */

        /* Gain: '<S860>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_jp = true;
    }

    /* End of Constant: '<S861>/Calib' */
    /* End of Outputs for SubSystem: '<S856>/BCM_FD_18_FD3_Processing' */

    /* Merge: '<S24>/SR1N_Cnt_BCM_FD_18_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S856>/VeSR1N_Cnt_BCM_FD_18_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_18_FD3_Received_VeSR1N_Cnt_BCM_FD_18_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_pe.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S24>/SR1N_b_BCM_FD_18_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S856>/VeSR1N_b_BCM_FD_18_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_18_FD3_Received_VeSR1N_b_BCM_FD_18_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_pe.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S24>/SR1N_b_BCM_FD_18_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S856>/VeSR1N_b_BCM_FD_18_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_18_FD3_Received_VeSR1N_b_BCM_FD_18_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_jp);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BCM_FD_18_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BCM_FD_26_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_BCM_FD_26_FD3_MM;
    boolean rtb_VeSR1N_b_BCM_FD_26_FD3_MM_F;
    IDTRBCM_FD_26_FD3_Pkt rtb_TmpSignalConversionAtVeS_ky;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeR_fo;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BCM_FD_26_FD3_Pkt' incorporates:
     *  SubSystem: '<S25>/BCM_FD_26_FD3_Received'
     */
    /* SignalConversion generated from: '<S882>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S25>/SR1N_Cnt_BCM_FD_26_FD3_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_BCM_FD_26_FD3_MM =
        Rte_IrvRead_SR1B_BCM_FD_26_FD3_Received_VeSR1N_Cnt_BCM_FD_26_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S882>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S25>/SR1N_b_BCM_FD_26_FD3_MM_Faild_merge'
     */
    rtb_VeSR1N_b_BCM_FD_26_FD3_MM_F =
        Rte_IrvRead_SR1B_BCM_FD_26_FD3_Received_VeSR1N_b_BCM_FD_26_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S882>/VeSR1B_h_COMRX_BCM_FD_26_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_BCM_FD_26_FD3_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_BCM_FD_26_FD3_Pkt_COMRX_BCM_FD_26_FD3_Pkt
        (&rtb_TmpSignalConversionAtVeS_ky);

    /* SignalConversion generated from: '<S882>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BCM_FD_26_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BCM_FD_26_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeR_fo);

VeRxPDU_BCM_FD_26_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeR_fo;

    /* Outputs for Enabled SubSystem: '<S882>/BCM_FD_26_FD3_Processing' incorporates:
     *  EnablePort: '<S886>/Enable'
     */
    /* Constant: '<S887>/Calib' */
    if (KeSR1B_b_BCM_FD_26_FD3_Enbl)
    {
        /* Switch: '<S888>/Switch1' incorporates:
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         *  SignalConversion generated from: '<S882>/VeDEVR_b_DevlpmtToolEnbld_read'
         */
        if (Rte_IrvRead_SR1B_BCM_FD_26_FD3_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S888>/Switch' incorporates:
             *  Constant: '<S888>/Constant'
             */
            if (KeSR1B_b_BCM_FD_26_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S888>/Switch1' incorporates:
                 *  Constant: '<S888>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeR_fo = KeSR1B_y_BCM_FD_26_FD3_E2E_Byp;
            }

            /* End of Switch: '<S888>/Switch' */
        }

        /* End of Switch: '<S888>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BCM_FD_26_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BCM_FD_26_FD3_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S889>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeR_fo,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_jp);

        /* Outputs for Atomic SubSystem: '<S886>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S899>/dec if Ok else inc2' incorporates:
         *  Logic: '<S899>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_jp.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S899>/Inc Cntr' incorporates:
             *  Constant: '<S892>/Calib'
             *  UnitDelay: '<S899>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_m4g) + ((uint32)
                             KeSR1B_Cnt_BCM_FD_26_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S899>/dec if Ok else inc2' incorporates:
             *  Sum: '<S899>/Inc Cntr'
             */
            VeSR1B_Cnt_BCM_FD_26_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S899>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeR_fo =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_m4g;

            /* MinMax: '<S899>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeR_fo) <= 1)
            {
                rtb_TmpSignalConversionAtVeR_fo = 1U;
            }

            /* End of MinMax: '<S899>/FixPt MinMax' */

            /* Switch: '<S899>/dec if Ok else inc2' incorporates:
             *  Constant: '<S890>/Zero4'
             *  Sum: '<S899>/Dec Cntr'
             */
            VeSR1B_Cnt_BCM_FD_26_FD3_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeR_fo) - 1));
        }

        /* End of Switch: '<S899>/dec if Ok else inc2' */

        /* Logic: '<S899>/Cntr fail' incorporates:
         *  Constant: '<S893>/Calib'
         *  RelationalOperator: '<S899>/Enough counts to Fail?2'
         *  UnitDelay: '<S899>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeR_fo = (uint8)
            (((VeSR1B_Cnt_BCM_FD_26_FD3_CRC_DebCntr >=
               KeSR1B_Cnt_BCM_FD_26_FD3_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_cq) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S899>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_m4g =
            VeSR1B_Cnt_BCM_FD_26_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S899>/Prev Fail Condition' incorporates:
         *  Logic: '<S899>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_cq =
            rtb_TmpSignalConversionAtVeR_fo;

        /* DataTypeConversion: '<S886>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S886>/VeSR1N_b_BCM_FD_26_FD3_CRC_Faild'
         *  Logic: '<S899>/Cntr fail'
         *  Logic: '<S899>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_CRC_Fa_f = (((sint32)
            rtb_TmpSignalConversionAtVeR_fo) != 0);

        /* End of Outputs for SubSystem: '<S886>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S886>/VeSR1N_b_BCM_FD_26_FD3_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_CRC_Fail =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_jp.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S886>/VeSR1N_b_BCM_FD_26_FD3_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_E2E_Fail =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_jp.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S886>/EscData_MC_Failing_Logic' */
        /* Switch: '<S900>/dec if Ok else inc2' incorporates:
         *  Logic: '<S900>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_jp.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S900>/Inc Cntr' incorporates:
             *  Constant: '<S894>/Calib'
             *  UnitDelay: '<S900>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fh) + ((uint32)
                             KeSR1B_Cnt_BCM_FD_26_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S900>/dec if Ok else inc2' incorporates:
             *  Sum: '<S900>/Inc Cntr'
             */
            VeSR1B_Cnt_BCM_FD_26_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S900>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeR_fo =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fh;

            /* MinMax: '<S900>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeR_fo) <= 1)
            {
                rtb_TmpSignalConversionAtVeR_fo = 1U;
            }

            /* End of MinMax: '<S900>/FixPt MinMax' */

            /* Switch: '<S900>/dec if Ok else inc2' incorporates:
             *  Constant: '<S891>/Zero4'
             *  Sum: '<S900>/Dec Cntr'
             */
            VeSR1B_Cnt_BCM_FD_26_FD3_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeR_fo) - 1));
        }

        /* End of Switch: '<S900>/dec if Ok else inc2' */

        /* Logic: '<S900>/Cntr fail' incorporates:
         *  Constant: '<S895>/Calib'
         *  RelationalOperator: '<S900>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeR_fo = (uint8)
            ((VeSR1B_Cnt_BCM_FD_26_FD3_MC_DebCntr >=
              KeSR1B_Cnt_BCM_FD_26_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S900>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fh =
            VeSR1B_Cnt_BCM_FD_26_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S900>/Prev Fail Condition' incorporates:
         *  Logic: '<S900>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ar =
            rtb_TmpSignalConversionAtVeR_fo;

        /* DataTypeConversion: '<S886>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S886>/VeSR1N_b_BCM_FD_26_FD3_MC_Faild'
         *  Logic: '<S900>/Cntr fail'
         *  Logic: '<S900>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_26_FD3_MC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeR_fo) != 0);

        /* End of Outputs for SubSystem: '<S886>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S886>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S886>/VeSR1N_Pct_DRV_TEMP_DR_POS'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_Pct_DRV_TEMP_DR_POS =
            rtb_TmpSignalConversionAtVeS_ky.E_DRV_TEMP_DR_POS;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ky.E_DRV_TEMP_DR_POS) > 127)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_Pct_DRV_TEMP_DR_POS = 127U;
        }

        /* End of DataTypeConversion: '<S886>/Data Type Conversion3' */

        /* DataTypeConversion: '<S886>/Data Type Conversion7' incorporates:
         *  DataStoreWrite: '<S886>/VeSR1N_Pct_HVAC_Blwr_Perct'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_Pct_HVAC_Blwr_Perct =
            rtb_TmpSignalConversionAtVeS_ky.E_HVAC_Blwr_Perct;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ky.E_HVAC_Blwr_Perct) > 127)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_Pct_HVAC_Blwr_Perct = 127U;
        }

        /* End of DataTypeConversion: '<S886>/Data Type Conversion7' */

        /* DataTypeConversion: '<S886>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S886>/VeSR1N_Pct_PAS_TEMP_DR_POS'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_Pct_PAS_TEMP_DR_POS =
            rtb_TmpSignalConversionAtVeS_ky.E_PAS_TEMP_DR_POS;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ky.E_PAS_TEMP_DR_POS) > 127)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_Pct_PAS_TEMP_DR_POS = 127U;
        }

        /* End of DataTypeConversion: '<S886>/Data Type Conversion8' */

        /* DataStoreWrite: '<S886>/VeSR1N_T_EvapTempTar' */
        SR1B_BLUEN_ac_DW.VeSR1N_T_EvapTempTar =
            rtb_TmpSignalConversionAtVeS_ky.E_EvapTempTar;

        /* DataStoreWrite: '<S886>/VeSR1N_T_HtrCorTmp_InTgt' */
        SR1B_BLUEN_ac_DW.VeSR1N_T_HtrCorTmp_InTgt =
            rtb_TmpSignalConversionAtVeS_ky.E_HtrCorTmp_InTgt;

        /* DataStoreWrite: '<S886>/VeSR1N_T_VEH_INT_TEMP' */
        SR1B_BLUEN_ac_DW.VeSR1N_T_VEH_INT_TEMP =
            rtb_TmpSignalConversionAtVeS_ky.E_VEH_INT_TEMP;

        /* RelationalOperator: '<S886>/Relational Operator' incorporates:
         *  Constant: '<S886>/Constant'
         *  DataStoreWrite: '<S886>/VeSR1N_b_AHP_EnblReq_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_AHP_EnblReq_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeS_ky.E_AHP_EnblReq) == 3);

        /* DataTypeConversion: '<S886>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S886>/VeSR1N_b_DEFROST_SEL'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_DEFROST_SEL =
            rtb_TmpSignalConversionAtVeS_ky.E_DEFROST_SEL ? ((uint8)1) : ((uint8)
            0);

        /* RelationalOperator: '<S886>/Relational Operator1' incorporates:
         *  Constant: '<S886>/Constant1'
         *  DataStoreWrite: '<S886>/VeSR1N_b_DRV_TEMP_DR_POS_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_DRV_TEMP_DR_POS_SNA_Fa = (((sint32)
            rtb_TmpSignalConversionAtVeS_ky.E_DRV_TEMP_DR_POS) == 127);

        /* RelationalOperator: '<S886>/Relational Operator2' incorporates:
         *  Constant: '<S886>/Constant3'
         *  DataStoreWrite: '<S886>/VeSR1N_b_EvapTempTar_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EvapTempTar_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeS_ky.E_EvapTempTar) == 255);

        /* DataTypeConversion: '<S886>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S886>/VeSR1N_b_HAS_OnOffSts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_HAS_OnOffSts =
            rtb_TmpSignalConversionAtVeS_ky.E_HAS_OnOffSts ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S886>/Relational Operator4' incorporates:
         *  Constant: '<S886>/Constant5'
         *  DataStoreWrite: '<S886>/VeSR1N_b_HVAC_Blwr_Perct_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_HVAC_Blwr_Perct_SNA_Fa = (((sint32)
            rtb_TmpSignalConversionAtVeS_ky.E_HVAC_Blwr_Perct) == 127);

        /* RelationalOperator: '<S886>/Relational Operator3' incorporates:
         *  Constant: '<S886>/Constant4'
         *  DataStoreWrite: '<S886>/VeSR1N_b_HtrCorTmp_InTgt_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_HtrCorTmp_InTgt_SNA_Fa = (((sint32)
            rtb_TmpSignalConversionAtVeS_ky.E_HtrCorTmp_InTgt) == 255);

        /* RelationalOperator: '<S886>/Relational Operator5' incorporates:
         *  Constant: '<S886>/Constant6'
         *  DataStoreWrite: '<S886>/VeSR1N_b_PAS_TEMP_DR_POS_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PAS_TEMP_DR_POS_SNA_Fa = (((sint32)
            rtb_TmpSignalConversionAtVeS_ky.E_PAS_TEMP_DR_POS) == 127);

        /* RelationalOperator: '<S886>/Relational Operator6' incorporates:
         *  Constant: '<S886>/Constant7'
         *  DataStoreWrite: '<S886>/VeSR1N_b_Tri_Level_HSW_StatSts_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_Tri_Level_HSW_StatSts_ = (((sint32)
            rtb_TmpSignalConversionAtVeS_ky.E_Tri_Level_HSW_StatSts) == 7);

        /* RelationalOperator: '<S886>/Relational Operator7' incorporates:
         *  Constant: '<S886>/Constant8'
         *  DataStoreWrite: '<S886>/VeSR1N_b_VEH_INT_TEMP_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_VEH_INT_TEMP_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeS_ky.E_VEH_INT_TEMP) == 65535);

        /* DataTypeConversion: '<S886>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S886>/VeSR1N_y_AHP_EnblReq'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_AHP_EnblReq =
            rtb_TmpSignalConversionAtVeS_ky.E_AHP_EnblReq;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ky.E_AHP_EnblReq) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_AHP_EnblReq = 3U;
        }

        /* End of DataTypeConversion: '<S886>/Data Type Conversion1' */

        /* DataTypeConversion: '<S886>/Data Type Conversion9' incorporates:
         *  DataStoreWrite: '<S886>/VeSR1N_y_Tri_Level_HSW_StatSts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_Tri_Level_HSW_StatSts =
            rtb_TmpSignalConversionAtVeS_ky.E_Tri_Level_HSW_StatSts;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ky.E_Tri_Level_HSW_StatSts) >
                7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_Tri_Level_HSW_StatSts = 7U;
        }

        /* End of DataTypeConversion: '<S886>/Data Type Conversion9' */

        /* Outputs for Enabled SubSystem: '<S886>/Reset_MM_Failing' */
        /* Constant: '<S896>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_BCM_FD_26_FD3_MM_F,
            rtb_VeSR1N_Cnt_BCM_FD_26_FD3_MM, KeSR1B_Cnt_BCM_FD_26_FD3_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_ar);

        /* End of Outputs for SubSystem: '<S886>/Reset_MM_Failing' */

        /* Gain: '<S886>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_nx = true;
    }

    /* End of Constant: '<S887>/Calib' */
    /* End of Outputs for SubSystem: '<S882>/BCM_FD_26_FD3_Processing' */

    /* Merge: '<S25>/SR1N_Cnt_BCM_FD_26_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S882>/VeSR1N_Cnt_BCM_FD_26_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_26_FD3_Received_VeSR1N_Cnt_BCM_FD_26_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_ar.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S25>/SR1N_b_BCM_FD_26_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S882>/VeSR1N_b_BCM_FD_26_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_26_FD3_Received_VeSR1N_b_BCM_FD_26_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_ar.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S25>/SR1N_b_BCM_FD_26_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S882>/VeSR1N_b_BCM_FD_26_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_26_FD3_Received_VeSR1N_b_BCM_FD_26_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_nx);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BCM_FD_26_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BCM_FD_2_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_BCM_FD_2_FD3_MM_;
    boolean rtb_VeSR1N_b_BCM_FD_2_FD3_MM_Fa;
    IDTRBCM_FD_2_FD3_Pkt rtb_TmpSignalConversionAtVeSR_p;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_d;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BCM_FD_2_FD3_Pkt' incorporates:
     *  SubSystem: '<S26>/BCM_FD_2_FD3_Received'
     */
    /* SignalConversion generated from: '<S915>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S26>/SR1N_Cnt_BCM_FD_2_FD3_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_BCM_FD_2_FD3_MM_ =
        Rte_IrvRead_SR1B_BCM_FD_2_FD3_Received_VeSR1N_Cnt_BCM_FD_2_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S915>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S26>/SR1N_b_BCM_FD_2_FD3_MM_Faild_merge'
     */
    rtb_VeSR1N_b_BCM_FD_2_FD3_MM_Fa =
        Rte_IrvRead_SR1B_BCM_FD_2_FD3_Received_VeSR1N_b_BCM_FD_2_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S915>/VeSR1B_h_COMRX_BCM_FD_2_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_BCM_FD_2_FD3_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_BCM_FD_2_FD3_Pkt_COMRX_BCM_FD_2_FD3_Pkt
        (&rtb_TmpSignalConversionAtVeSR_p);

    /* SignalConversion generated from: '<S915>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BCM_FD_2_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BCM_FD_2_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_d);

VeRxPDU_BCM_FD_2_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_d;

    /* Outputs for Enabled SubSystem: '<S915>/BCM_FD_2_FD3_Processing' incorporates:
     *  EnablePort: '<S919>/Enable'
     */
    /* Constant: '<S920>/Calib' */
    if (KeSR1B_b_BCM_FD_2_FD3_Enbl)
    {
        /* Switch: '<S921>/Switch1' incorporates:
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         *  SignalConversion generated from: '<S915>/VeDEVR_b_DevlpmtToolEnbld_read'
         */
        if (Rte_IrvRead_SR1B_BCM_FD_2_FD3_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S921>/Switch' incorporates:
             *  Constant: '<S921>/Constant'
             */
            if (KeSR1B_b_BCM_FD_2_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S921>/Switch1' incorporates:
                 *  Constant: '<S921>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_d = KeSR1B_y_BCM_FD_2_FD3_E2E_Byp;
            }

            /* End of Switch: '<S921>/Switch' */
        }

        /* End of Switch: '<S921>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BCM_FD_2_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BCM_FD_2_FD3_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S922>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_d,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ap);

        /* Outputs for Atomic SubSystem: '<S919>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S932>/dec if Ok else inc2' incorporates:
         *  Logic: '<S932>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ap.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S932>/Inc Cntr' incorporates:
             *  Constant: '<S925>/Calib'
             *  UnitDelay: '<S932>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ls5) + ((uint32)
                             KeSR1B_Cnt_BCM_FD_2_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S932>/dec if Ok else inc2' incorporates:
             *  Sum: '<S932>/Inc Cntr'
             */
            VeSR1B_Cnt_BCM_FD_2_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S932>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_d =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ls5;

            /* MinMax: '<S932>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_d) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_d = 1U;
            }

            /* End of MinMax: '<S932>/FixPt MinMax' */

            /* Switch: '<S932>/dec if Ok else inc2' incorporates:
             *  Constant: '<S923>/Zero4'
             *  Sum: '<S932>/Dec Cntr'
             */
            VeSR1B_Cnt_BCM_FD_2_FD3_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_d) - 1));
        }

        /* End of Switch: '<S932>/dec if Ok else inc2' */

        /* Logic: '<S932>/Cntr fail' incorporates:
         *  Constant: '<S926>/Calib'
         *  RelationalOperator: '<S932>/Enough counts to Fail?2'
         *  UnitDelay: '<S932>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_d = (uint8)
            (((VeSR1B_Cnt_BCM_FD_2_FD3_CRC_DebCntr >=
               KeSR1B_Cnt_BCM_FD_2_FD3_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_o1) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S932>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ls5 =
            VeSR1B_Cnt_BCM_FD_2_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S932>/Prev Fail Condition' incorporates:
         *  Logic: '<S932>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_o1 =
            rtb_TmpSignalConversionAtVeRx_d;

        /* DataTypeConversion: '<S919>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S919>/VeSR1N_b_BCM_FD_2_FD3_CRC_Faild'
         *  Logic: '<S932>/Cntr fail'
         *  Logic: '<S932>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_2_FD3_CRC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_d) != 0);

        /* End of Outputs for SubSystem: '<S919>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S919>/VeSR1N_b_BCM_FD_2_FD3_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_2_FD3_CRC_Failg =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ap.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S919>/VeSR1N_b_BCM_FD_2_FD3_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_2_FD3_E2E_Faild =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ap.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S919>/EscData_MC_Failing_Logic' */
        /* Switch: '<S933>/dec if Ok else inc2' incorporates:
         *  Logic: '<S933>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ap.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S933>/Inc Cntr' incorporates:
             *  Constant: '<S927>/Calib'
             *  UnitDelay: '<S933>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_pv) + ((uint32)
                             KeSR1B_Cnt_BCM_FD_2_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S933>/dec if Ok else inc2' incorporates:
             *  Sum: '<S933>/Inc Cntr'
             */
            VeSR1B_Cnt_BCM_FD_2_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S933>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_d =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_pv;

            /* MinMax: '<S933>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_d) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_d = 1U;
            }

            /* End of MinMax: '<S933>/FixPt MinMax' */

            /* Switch: '<S933>/dec if Ok else inc2' incorporates:
             *  Constant: '<S924>/Zero4'
             *  Sum: '<S933>/Dec Cntr'
             */
            VeSR1B_Cnt_BCM_FD_2_FD3_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_d) - 1));
        }

        /* End of Switch: '<S933>/dec if Ok else inc2' */

        /* Logic: '<S933>/Cntr fail' incorporates:
         *  Constant: '<S928>/Calib'
         *  RelationalOperator: '<S933>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_d = (uint8)
            ((VeSR1B_Cnt_BCM_FD_2_FD3_MC_DebCntr >=
              KeSR1B_Cnt_BCM_FD_2_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S933>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_pv =
            VeSR1B_Cnt_BCM_FD_2_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S933>/Prev Fail Condition' incorporates:
         *  Logic: '<S933>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_eb =
            rtb_TmpSignalConversionAtVeRx_d;

        /* DataTypeConversion: '<S919>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S919>/VeSR1N_b_BCM_FD_2_FD3_MC_Faild'
         *  Logic: '<S933>/Cntr fail'
         *  Logic: '<S933>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_2_FD3_MC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_d) != 0);

        /* End of Outputs for SubSystem: '<S919>/EscData_MC_Failing_Logic' */

        /* RelationalOperator: '<S919>/Relational Operator' incorporates:
         *  Constant: '<S919>/Constant'
         *  DataStoreWrite: '<S919>/VeSR1N_b_KeyInIgnSts_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_KeyInIgnSts_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeSR_p.E_KeyInIgnSts) == 3);

        /* RelationalOperator: '<S919>/Relational Operator1' incorporates:
         *  Constant: '<S919>/Constant1'
         *  DataStoreWrite: '<S919>/VeSR1N_b_OperationalModeSts_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_OperationalModeSts_SNA = (((sint32)
            rtb_TmpSignalConversionAtVeSR_p.E_OperationalModeSts) == 15);

        /* DataTypeConversion: '<S919>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S919>/VeSR1N_b_RemStActvSts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_RemStActvSts =
            rtb_TmpSignalConversionAtVeSR_p.E_RemStActvSts ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S919>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S919>/VeSR1N_b_RemStActvSts_R'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_RemStActvSts_R =
            rtb_TmpSignalConversionAtVeSR_p.E_RemStActvSts_R ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S919>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S919>/VeSR1N_b_SCCActvSts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_SCCActvSts =
            rtb_TmpSignalConversionAtVeSR_p.E_SCCActvSts ? ((uint8)1) : ((uint8)
            0);

        /* DataTypeConversion: '<S919>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S919>/VeSR1N_y_KeyInIgnSts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_KeyInIgnSts =
            rtb_TmpSignalConversionAtVeSR_p.E_KeyInIgnSts;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_p.E_KeyInIgnSts) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_KeyInIgnSts = 3U;
        }

        /* End of DataTypeConversion: '<S919>/Data Type Conversion1' */

        /* DataTypeConversion: '<S919>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S919>/VeSR1N_y_OperationalModeSts_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_OperationalModeSts_FD3 =
            rtb_TmpSignalConversionAtVeSR_p.E_OperationalModeSts;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_p.E_OperationalModeSts) > 15)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_OperationalModeSts_FD3 = 15U;
        }

        /* End of DataTypeConversion: '<S919>/Data Type Conversion2' */

        /* Outputs for Enabled SubSystem: '<S919>/Reset_MM_Failing' */
        /* Constant: '<S929>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_BCM_FD_2_FD3_MM_Fa,
            rtb_VeSR1N_Cnt_BCM_FD_2_FD3_MM_, KeSR1B_Cnt_BCM_FD_2_FD3_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_e);

        /* End of Outputs for SubSystem: '<S919>/Reset_MM_Failing' */

        /* Gain: '<S919>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_km = true;
    }

    /* End of Constant: '<S920>/Calib' */
    /* End of Outputs for SubSystem: '<S915>/BCM_FD_2_FD3_Processing' */

    /* Merge: '<S26>/SR1N_Cnt_BCM_FD_2_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S915>/VeSR1N_Cnt_BCM_FD_2_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_2_FD3_Received_VeSR1N_Cnt_BCM_FD_2_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_e.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S26>/SR1N_b_BCM_FD_2_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S915>/VeSR1N_b_BCM_FD_2_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_2_FD3_Received_VeSR1N_b_BCM_FD_2_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_e.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S26>/SR1N_b_BCM_FD_2_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S915>/VeSR1N_b_BCM_FD_2_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_2_FD3_Received_VeSR1N_b_BCM_FD_2_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_km);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BCM_FD_2_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BCM_FD_4_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_BCM_FD_4_FD3_MM_;
    boolean rtb_VeSR1N_b_BCM_FD_4_FD3_MM_Fa;
    IDTRBCM_FD_4_FD3_Pkt rtb_TmpSignalConversionAtVeS_ia;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_m;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BCM_FD_4_FD3_Pkt' incorporates:
     *  SubSystem: '<S27>/BCM_FD_4_FD3_Received'
     */
    /* SignalConversion generated from: '<S943>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S27>/SR1N_Cnt_BCM_FD_4_FD3_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_BCM_FD_4_FD3_MM_ =
        Rte_IrvRead_SR1B_BCM_FD_4_FD3_Received_VeSR1N_Cnt_BCM_FD_4_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S943>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S27>/SR1N_b_BCM_FD_4_FD3_MM_Faild_merge'
     */
    rtb_VeSR1N_b_BCM_FD_4_FD3_MM_Fa =
        Rte_IrvRead_SR1B_BCM_FD_4_FD3_Received_VeSR1N_b_BCM_FD_4_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S943>/VeSR1B_h_COMRX_BCM_FD_4_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_BCM_FD_4_FD3_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_BCM_FD_4_FD3_Pkt_COMRX_BCM_FD_4_FD3_Pkt
        (&rtb_TmpSignalConversionAtVeS_ia);

    /* SignalConversion generated from: '<S943>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BCM_FD_4_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BCM_FD_4_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_m);

VeRxPDU_BCM_FD_4_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_m;

    /* Outputs for Enabled SubSystem: '<S943>/BCM_FD_4_FD3_Processing' incorporates:
     *  EnablePort: '<S947>/Enable'
     */
    /* Constant: '<S948>/Calib' */
    if (KeSR1B_b_BCM_FD_4_FD3_Enbl)
    {
        /* Switch: '<S949>/Switch1' incorporates:
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         *  SignalConversion generated from: '<S943>/VeDEVR_b_DevlpmtToolEnbld_read'
         */
        if (Rte_IrvRead_SR1B_BCM_FD_4_FD3_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S949>/Switch' incorporates:
             *  Constant: '<S949>/Constant'
             */
            if (KeSR1B_b_BCM_FD_4_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S949>/Switch1' incorporates:
                 *  Constant: '<S949>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_m = KeSR1B_y_BCM_FD_4_FD3_E2E_Byp;
            }

            /* End of Switch: '<S949>/Switch' */
        }

        /* End of Switch: '<S949>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BCM_FD_4_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BCM_FD_4_FD3_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S950>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_m,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_l);

        /* Outputs for Atomic SubSystem: '<S947>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S960>/dec if Ok else inc2' incorporates:
         *  Logic: '<S960>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_l.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S960>/Inc Cntr' incorporates:
             *  Constant: '<S953>/Calib'
             *  UnitDelay: '<S960>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_mx) + ((uint32)
                             KeSR1B_Cnt_BCM_FD_4_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S960>/dec if Ok else inc2' incorporates:
             *  Sum: '<S960>/Inc Cntr'
             */
            VeSR1B_Cnt_BCM_FD_4_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S960>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_m =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_mx;

            /* MinMax: '<S960>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_m) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_m = 1U;
            }

            /* End of MinMax: '<S960>/FixPt MinMax' */

            /* Switch: '<S960>/dec if Ok else inc2' incorporates:
             *  Constant: '<S951>/Zero4'
             *  Sum: '<S960>/Dec Cntr'
             */
            VeSR1B_Cnt_BCM_FD_4_FD3_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_m) - 1));
        }

        /* End of Switch: '<S960>/dec if Ok else inc2' */

        /* Logic: '<S960>/Cntr fail' incorporates:
         *  Constant: '<S954>/Calib'
         *  RelationalOperator: '<S960>/Enough counts to Fail?2'
         *  UnitDelay: '<S960>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_m = (uint8)
            (((VeSR1B_Cnt_BCM_FD_4_FD3_CRC_DebCntr >=
               KeSR1B_Cnt_BCM_FD_4_FD3_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_dx) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S960>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_mx =
            VeSR1B_Cnt_BCM_FD_4_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S960>/Prev Fail Condition' incorporates:
         *  Logic: '<S960>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_dx =
            rtb_TmpSignalConversionAtVeRx_m;

        /* DataTypeConversion: '<S947>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S947>/VeSR1N_b_BCM_FD_4_FD3_CRC_Faild'
         *  Logic: '<S960>/Cntr fail'
         *  Logic: '<S960>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_CRC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_m) != 0);

        /* End of Outputs for SubSystem: '<S947>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S947>/VeSR1N_b_BCM_FD_4_FD3_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_CRC_Failg =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_l.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S947>/VeSR1N_b_BCM_FD_4_FD3_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_E2E_Faild =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_l.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S947>/EscData_MC_Failing_Logic' */
        /* Switch: '<S961>/dec if Ok else inc2' incorporates:
         *  Logic: '<S961>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_l.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S961>/Inc Cntr' incorporates:
             *  Constant: '<S955>/Calib'
             *  UnitDelay: '<S961>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gq) + ((uint32)
                             KeSR1B_Cnt_BCM_FD_4_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S961>/dec if Ok else inc2' incorporates:
             *  Sum: '<S961>/Inc Cntr'
             */
            VeSR1B_Cnt_BCM_FD_4_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S961>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_m =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gq;

            /* MinMax: '<S961>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_m) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_m = 1U;
            }

            /* End of MinMax: '<S961>/FixPt MinMax' */

            /* Switch: '<S961>/dec if Ok else inc2' incorporates:
             *  Constant: '<S952>/Zero4'
             *  Sum: '<S961>/Dec Cntr'
             */
            VeSR1B_Cnt_BCM_FD_4_FD3_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_m) - 1));
        }

        /* End of Switch: '<S961>/dec if Ok else inc2' */

        /* Logic: '<S961>/Cntr fail' incorporates:
         *  Constant: '<S956>/Calib'
         *  RelationalOperator: '<S961>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_m = (uint8)
            ((VeSR1B_Cnt_BCM_FD_4_FD3_MC_DebCntr >=
              KeSR1B_Cnt_BCM_FD_4_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S961>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gq =
            VeSR1B_Cnt_BCM_FD_4_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S961>/Prev Fail Condition' incorporates:
         *  Logic: '<S961>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_hq =
            rtb_TmpSignalConversionAtVeRx_m;

        /* DataTypeConversion: '<S947>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S947>/VeSR1N_b_BCM_FD_4_FD3_MC_Faild'
         *  Logic: '<S961>/Cntr fail'
         *  Logic: '<S961>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_4_FD3_MC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_m) != 0);

        /* End of Outputs for SubSystem: '<S947>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S947>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S947>/VeSR1N_T_EVAP_TEMP_P1C'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_T_EVAP_TEMP_P1C =
            rtb_TmpSignalConversionAtVeS_ia.E_EVAP_TEMP_P1C;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ia.E_EVAP_TEMP_P1C) > 2047)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_T_EVAP_TEMP_P1C = 2047U;
        }

        /* End of DataTypeConversion: '<S947>/Data Type Conversion1' */

        /* DataStoreWrite: '<S947>/VeSR1N_U_ExternalTempAD_Voltage' */
        SR1B_BLUEN_ac_DW.VeSR1N_U_ExternalTempAD_Voltage =
            rtb_TmpSignalConversionAtVeS_ia.E_ExternalTemperatureAD_Voltage;

        /* RelationalOperator: '<S947>/Relational Operator' incorporates:
         *  Constant: '<S947>/Constant'
         *  DataStoreWrite: '<S947>/VeSR1N_b_EVAP_TEMP_P1C_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EVAP_TEMP_P1C_SNA_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeS_ia.E_EVAP_TEMP_P1C) == 2047);

        /* DataTypeConversion: '<S947>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S947>/VeSR1N_b_FL_VS_STATFailSts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_FL_VS_STATFailSts =
            rtb_TmpSignalConversionAtVeS_ia.E_FL_VS_STATFailSts ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S947>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S947>/VeSR1N_b_FR_VS_STATFailSts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_FR_VS_STATFailSts =
            rtb_TmpSignalConversionAtVeS_ia.E_FR_VS_STATFailSts ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S947>/Data Type Conversion7' incorporates:
         *  DataStoreWrite: '<S947>/VeSR1N_b_HSW_StatFailSts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_HSW_StatFailSts =
            rtb_TmpSignalConversionAtVeS_ia.E_HSW_StatFailSts ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S947>/Data Type Conversion9' incorporates:
         *  DataStoreWrite: '<S947>/VeSR1N_b_RL_HS_STATFailSts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_RL_HS_STATFailSts =
            rtb_TmpSignalConversionAtVeS_ia.E_RL_HS_STATFailSts ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S947>/Data Type Conversion11' incorporates:
         *  DataStoreWrite: '<S947>/VeSR1N_b_RL_VS_STATFailSts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_RL_VS_STATFailSts =
            rtb_TmpSignalConversionAtVeS_ia.E_RL_VS_STATFailSts ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S947>/Data Type Conversion13' incorporates:
         *  DataStoreWrite: '<S947>/VeSR1N_b_RR_HS_STATFailSts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_RR_HS_STATFailSts =
            rtb_TmpSignalConversionAtVeS_ia.E_RR_HS_STATFailSts ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S947>/Data Type Conversion15' incorporates:
         *  DataStoreWrite: '<S947>/VeSR1N_b_RR_VS_STATFailSts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_RR_VS_STATFailSts =
            rtb_TmpSignalConversionAtVeS_ia.E_RR_VS_STATFailSts ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S947>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S947>/VeSR1N_y_FL_VS_STATSts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_FL_VS_STATSts =
            rtb_TmpSignalConversionAtVeS_ia.E_FL_VS_STATSts;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ia.E_FL_VS_STATSts) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_FL_VS_STATSts = 3U;
        }

        /* End of DataTypeConversion: '<S947>/Data Type Conversion4' */

        /* DataTypeConversion: '<S947>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S947>/VeSR1N_y_FR_VS_STATSts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_FR_VS_STATSts =
            rtb_TmpSignalConversionAtVeS_ia.E_FR_VS_STATSts;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ia.E_FR_VS_STATSts) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_FR_VS_STATSts = 3U;
        }

        /* End of DataTypeConversion: '<S947>/Data Type Conversion6' */

        /* DataTypeConversion: '<S947>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S947>/VeSR1N_y_RL_HS_STAT'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_RL_HS_STAT =
            rtb_TmpSignalConversionAtVeS_ia.E_RL_HS_STAT;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ia.E_RL_HS_STAT) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_RL_HS_STAT = 3U;
        }

        /* End of DataTypeConversion: '<S947>/Data Type Conversion8' */

        /* DataTypeConversion: '<S947>/Data Type Conversion10' incorporates:
         *  DataStoreWrite: '<S947>/VeSR1N_y_RL_VS_STAT'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_RL_VS_STAT =
            rtb_TmpSignalConversionAtVeS_ia.E_RL_VS_STAT;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ia.E_RL_VS_STAT) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_RL_VS_STAT = 3U;
        }

        /* End of DataTypeConversion: '<S947>/Data Type Conversion10' */

        /* DataTypeConversion: '<S947>/Data Type Conversion12' incorporates:
         *  DataStoreWrite: '<S947>/VeSR1N_y_RR_HS_STAT'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_RR_HS_STAT =
            rtb_TmpSignalConversionAtVeS_ia.E_RR_HS_STAT;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ia.E_RR_HS_STAT) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_RR_HS_STAT = 3U;
        }

        /* End of DataTypeConversion: '<S947>/Data Type Conversion12' */

        /* DataTypeConversion: '<S947>/Data Type Conversion14' incorporates:
         *  DataStoreWrite: '<S947>/VeSR1N_y_RR_VS_STAT'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_RR_VS_STAT =
            rtb_TmpSignalConversionAtVeS_ia.E_RR_VS_STAT;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ia.E_RR_VS_STAT) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_RR_VS_STAT = 3U;
        }

        /* End of DataTypeConversion: '<S947>/Data Type Conversion14' */

        /* Outputs for Enabled SubSystem: '<S947>/Reset_MM_Failing' */
        /* Constant: '<S957>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_BCM_FD_4_FD3_MM_Fa,
            rtb_VeSR1N_Cnt_BCM_FD_4_FD3_MM_, KeSR1B_Cnt_BCM_FD_4_FD3_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_kk);

        /* End of Outputs for SubSystem: '<S947>/Reset_MM_Failing' */

        /* Gain: '<S947>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_cj = true;
    }

    /* End of Constant: '<S948>/Calib' */
    /* End of Outputs for SubSystem: '<S943>/BCM_FD_4_FD3_Processing' */

    /* Merge: '<S27>/SR1N_Cnt_BCM_FD_4_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S943>/VeSR1N_Cnt_BCM_FD_4_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_4_FD3_Received_VeSR1N_Cnt_BCM_FD_4_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_kk.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S27>/SR1N_b_BCM_FD_4_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S943>/VeSR1N_b_BCM_FD_4_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_4_FD3_Received_VeSR1N_b_BCM_FD_4_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_kk.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S27>/SR1N_b_BCM_FD_4_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S943>/VeSR1N_b_BCM_FD_4_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_4_FD3_Received_VeSR1N_b_BCM_FD_4_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_cj);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BCM_FD_4_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BCM_FD_9_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_BCM_FD_9_FD3_MM_;
    boolean rtb_VeSR1N_b_BCM_FD_9_FD3_MM_Fa;
    IDTRBCM_FD_9_FD3_Pkt rtb_TmpSignalConversionAtVeSR_g;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_o;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BCM_FD_9_FD3_Pkt' incorporates:
     *  SubSystem: '<S28>/BCM_FD_9_FD3_Received'
     */
    /* SignalConversion generated from: '<S981>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S28>/SR1N_Cnt_BCM_FD_9_FD3_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_BCM_FD_9_FD3_MM_ =
        Rte_IrvRead_SR1B_BCM_FD_9_FD3_Received_VeSR1N_Cnt_BCM_FD_9_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S981>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S28>/SR1N_b_BCM_FD_9_FD3_MM_Faild_merge'
     */
    rtb_VeSR1N_b_BCM_FD_9_FD3_MM_Fa =
        Rte_IrvRead_SR1B_BCM_FD_9_FD3_Received_VeSR1N_b_BCM_FD_9_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S981>/VeSR1B_h_COMRX_BCM_FD_9_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_BCM_FD_9_FD3_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_BCM_FD_9_FD3_Pkt_COMRX_BCM_FD_9_FD3_Pkt
        (&rtb_TmpSignalConversionAtVeSR_g);

    /* SignalConversion generated from: '<S981>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BCM_FD_9_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BCM_FD_9_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_o);

VeRxPDU_BCM_FD_9_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_o;

    /* Outputs for Enabled SubSystem: '<S981>/BCM_FD_9_FD3_Processing' incorporates:
     *  EnablePort: '<S985>/Enable'
     */
    /* Constant: '<S986>/Calib' */
    if (KeSR1B_b_BCM_FD_9_FD3_Enbl)
    {
        /* Switch: '<S987>/Switch1' incorporates:
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         *  SignalConversion generated from: '<S981>/VeDEVR_b_DevlpmtToolEnbld_read'
         */
        if (Rte_IrvRead_SR1B_BCM_FD_9_FD3_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S987>/Switch' incorporates:
             *  Constant: '<S987>/Constant'
             */
            if (KeSR1B_b_BCM_FD_9_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S987>/Switch1' incorporates:
                 *  Constant: '<S987>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_o = KeSR1B_y_BCM_FD_9_FD3_E2E_Byp;
            }

            /* End of Switch: '<S987>/Switch' */
        }

        /* End of Switch: '<S987>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BCM_FD_9_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BCM_FD_9_FD3_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S988>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_o,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_eo);

        /* Outputs for Atomic SubSystem: '<S985>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S998>/dec if Ok else inc2' incorporates:
         *  Logic: '<S998>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_eo.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S998>/Inc Cntr' incorporates:
             *  Constant: '<S991>/Calib'
             *  UnitDelay: '<S998>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gn) + ((uint32)
                             KeSR1B_Cnt_BCM_FD_9_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S998>/dec if Ok else inc2' incorporates:
             *  Sum: '<S998>/Inc Cntr'
             */
            VeSR1B_Cnt_BCM_FD_9_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S998>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_o =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gn;

            /* MinMax: '<S998>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_o) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_o = 1U;
            }

            /* End of MinMax: '<S998>/FixPt MinMax' */

            /* Switch: '<S998>/dec if Ok else inc2' incorporates:
             *  Constant: '<S989>/Zero4'
             *  Sum: '<S998>/Dec Cntr'
             */
            VeSR1B_Cnt_BCM_FD_9_FD3_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_o) - 1));
        }

        /* End of Switch: '<S998>/dec if Ok else inc2' */

        /* Logic: '<S998>/Cntr fail' incorporates:
         *  Constant: '<S992>/Calib'
         *  RelationalOperator: '<S998>/Enough counts to Fail?2'
         *  UnitDelay: '<S998>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_o = (uint8)
            (((VeSR1B_Cnt_BCM_FD_9_FD3_CRC_DebCntr >=
               KeSR1B_Cnt_BCM_FD_9_FD3_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_cro) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S998>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gn =
            VeSR1B_Cnt_BCM_FD_9_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S998>/Prev Fail Condition' incorporates:
         *  Logic: '<S998>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_cro =
            rtb_TmpSignalConversionAtVeRx_o;

        /* DataTypeConversion: '<S985>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S985>/VeSR1N_b_BCM_FD_9_FD3_CRC_Faild'
         *  Logic: '<S998>/Cntr fail'
         *  Logic: '<S998>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_CRC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_o) != 0);

        /* End of Outputs for SubSystem: '<S985>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S985>/VeSR1N_b_BCM_FD_9_FD3_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_CRC_Failg =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_eo.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S985>/VeSR1N_b_BCM_FD_9_FD3_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_E2E_Faild =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_eo.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S985>/EscData_MC_Failing_Logic' */
        /* Switch: '<S999>/dec if Ok else inc2' incorporates:
         *  Logic: '<S999>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_eo.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S999>/Inc Cntr' incorporates:
             *  Constant: '<S993>/Calib'
             *  UnitDelay: '<S999>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_nd) + ((uint32)
                             KeSR1B_Cnt_BCM_FD_9_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S999>/dec if Ok else inc2' incorporates:
             *  Sum: '<S999>/Inc Cntr'
             */
            VeSR1B_Cnt_BCM_FD_9_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S999>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_o =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_nd;

            /* MinMax: '<S999>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_o) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_o = 1U;
            }

            /* End of MinMax: '<S999>/FixPt MinMax' */

            /* Switch: '<S999>/dec if Ok else inc2' incorporates:
             *  Constant: '<S990>/Zero4'
             *  Sum: '<S999>/Dec Cntr'
             */
            VeSR1B_Cnt_BCM_FD_9_FD3_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_o) - 1));
        }

        /* End of Switch: '<S999>/dec if Ok else inc2' */

        /* Logic: '<S999>/Cntr fail' incorporates:
         *  Constant: '<S994>/Calib'
         *  RelationalOperator: '<S999>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_o = (uint8)
            ((VeSR1B_Cnt_BCM_FD_9_FD3_MC_DebCntr >=
              KeSR1B_Cnt_BCM_FD_9_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S999>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_nd =
            VeSR1B_Cnt_BCM_FD_9_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S999>/Prev Fail Condition' incorporates:
         *  Logic: '<S999>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ks =
            rtb_TmpSignalConversionAtVeRx_o;

        /* DataTypeConversion: '<S985>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S985>/VeSR1N_b_BCM_FD_9_FD3_MC_Faild'
         *  Logic: '<S999>/Cntr fail'
         *  Logic: '<S999>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BCM_FD_9_FD3_MC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_o) != 0);

        /* End of Outputs for SubSystem: '<S985>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S985>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S985>/VeSR1N_T_ExternalTemp_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_T_ExternalTemp_FD3 =
            rtb_TmpSignalConversionAtVeSR_g.E_ExternalTemperature;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_g.E_ExternalTemperature) >
                511)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_T_ExternalTemp_FD3 = 511U;
        }

        /* End of DataTypeConversion: '<S985>/Data Type Conversion4' */

        /* DataTypeConversion: '<S985>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S985>/VeSR1N_b_BonnetSts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BonnetSts =
            rtb_TmpSignalConversionAtVeSR_g.E_BonnetSts ? ((uint8)1) : ((uint8)0);

        /* RelationalOperator: '<S985>/Relational Operator1' incorporates:
         *  Constant: '<S985>/Constant1'
         *  DataStoreWrite: '<S985>/VeSR1N_b_DoorLockLastElSts_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_DoorLockLastElSts_SNA_ = (((sint32)
            rtb_TmpSignalConversionAtVeSR_g.E_DoorLockLastElSts) == 3);

        /* DataTypeConversion: '<S985>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S985>/VeSR1N_b_DriverDoorSts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_DriverDoorSts =
            rtb_TmpSignalConversionAtVeSR_g.E_DriverDoorSts ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S985>/Relational Operator2' incorporates:
         *  Constant: '<S985>/Constant3'
         *  DataStoreWrite: '<S985>/VeSR1N_b_ExternalTemperature_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ExternalTemperature_SN = (((sint32)
            rtb_TmpSignalConversionAtVeSR_g.E_ExternalTemperature) == 511);

        /* DataTypeConversion: '<S985>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S985>/VeSR1N_b_FrontWiperMoveSts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_FrontWiperMoveSts =
            rtb_TmpSignalConversionAtVeSR_g.E_FrontWiperMoveSts ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S985>/Relational Operator3' incorporates:
         *  Constant: '<S985>/Constant4'
         *  DataStoreWrite: '<S985>/VeSR1N_b_HDCFnRqstSts_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_HDCFnRqstSts_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeSR_g.E_HDCFnRqstSts) == 3);

        /* DataTypeConversion: '<S985>/Data Type Conversion9' incorporates:
         *  DataStoreWrite: '<S985>/VeSR1N_b_RHatchSts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_RHatchSts =
            rtb_TmpSignalConversionAtVeSR_g.E_RHatchSts ? ((uint8)1) : ((uint8)0);

        /* DataTypeConversion: '<S985>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S985>/VeSR1N_b_RearFogLightSts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_RearFogLightSts =
            rtb_TmpSignalConversionAtVeSR_g.E_RearFogLightSts ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S985>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S985>/VeSR1N_y_DoorLockLastElSts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_DoorLockLastElSts =
            rtb_TmpSignalConversionAtVeSR_g.E_DoorLockLastElSts;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_g.E_DoorLockLastElSts) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_DoorLockLastElSts = 3U;
        }

        /* End of DataTypeConversion: '<S985>/Data Type Conversion2' */

        /* DataTypeConversion: '<S985>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S985>/VeSR1N_y_HDCFnRqstSts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_HDCFnRqstSts =
            rtb_TmpSignalConversionAtVeSR_g.E_HDCFnRqstSts;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_g.E_HDCFnRqstSts) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_HDCFnRqstSts = 3U;
        }

        /* End of DataTypeConversion: '<S985>/Data Type Conversion6' */

        /* DataTypeConversion: '<S985>/Data Type Conversion7' incorporates:
         *  DataStoreWrite: '<S985>/VeSR1N_y_PowerModeSts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PowerModeSts =
            rtb_TmpSignalConversionAtVeSR_g.E_PowerModeSts;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_g.E_PowerModeSts) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_PowerModeSts = 3U;
        }

        /* End of DataTypeConversion: '<S985>/Data Type Conversion7' */

        /* Outputs for Enabled SubSystem: '<S985>/Reset_MM_Failing' */
        /* Constant: '<S995>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_BCM_FD_9_FD3_MM_Fa,
            rtb_VeSR1N_Cnt_BCM_FD_9_FD3_MM_, KeSR1B_Cnt_BCM_FD_9_FD3_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_k3);

        /* End of Outputs for SubSystem: '<S985>/Reset_MM_Failing' */

        /* Gain: '<S985>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_a24 = true;
    }

    /* End of Constant: '<S986>/Calib' */
    /* End of Outputs for SubSystem: '<S981>/BCM_FD_9_FD3_Processing' */

    /* Merge: '<S28>/SR1N_Cnt_BCM_FD_9_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S981>/VeSR1N_Cnt_BCM_FD_9_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_9_FD3_Received_VeSR1N_Cnt_BCM_FD_9_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_k3.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S28>/SR1N_b_BCM_FD_9_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S981>/VeSR1N_b_BCM_FD_9_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_9_FD3_Received_VeSR1N_b_BCM_FD_9_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_k3.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S28>/SR1N_b_BCM_FD_9_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S981>/VeSR1N_b_BCM_FD_9_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BCM_FD_9_FD3_Received_VeSR1N_b_BCM_FD_9_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_a24);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BCM_FD_9_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BRAKE_FD_1_FD14_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_BRAKE_FD_1_FD14_;
    boolean rtb_VeSR1N_b_BRAKE_FD_1_FD14_MM;
    IDTRBRAKE_FD_1_FD14_Pkt rtb_TmpSignalConversionAtVeSR_j;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_a;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BRAKE_FD_1_FD14_Pkt' incorporates:
     *  SubSystem: '<S29>/BRAKE_FD_1_FD14_Received'
     */
    /* SignalConversion generated from: '<S1013>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S29>/SR1N_Cnt_BRAKE_FD_1_FD14_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_BRAKE_FD_1_FD14_ =
        Rte_IrvRead_SR1B_BRAKE_FD_1_FD14_Received_VeSR1N_Cnt_BRAKE_FD_1_FD14_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S1013>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S29>/SR1N_b_BRAKE_FD_1_FD14_MM_Faild_merge'
     */
    rtb_VeSR1N_b_BRAKE_FD_1_FD14_MM =
        Rte_IrvRead_SR1B_BRAKE_FD_1_FD14_Received_VeSR1N_b_BRAKE_FD_1_FD14_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S1013>/VeSR1B_h_COMRX_BRAKE_FD_1_FD14_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_BRAKE_FD_1_FD14_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_BRAKE_FD_1_FD14_Pkt_COMRX_BRAKE_FD_1_FD14_Pkt(
        &rtb_TmpSignalConversionAtVeSR_j);

    /* SignalConversion generated from: '<S1013>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BRAKE_FD_1_FD14_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BRAKE_FD_1_FD14_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_a);

VeRxPDU_BRAKE_FD_1_FD14_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_a;

    /* Outputs for Enabled SubSystem: '<S1013>/BRAKE_FD_1_FD14_Processing' incorporates:
     *  EnablePort: '<S1017>/Enable'
     */
    /* Constant: '<S1018>/Calib' */
    if (KeSR1B_b_BRAKE_FD_1_FD14_Enbl)
    {
        /* Switch: '<S1019>/Switch1' incorporates:
         *  SignalConversion generated from: '<S1013>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_BRAKE_FD_1_FD14_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S1019>/Switch' incorporates:
             *  Constant: '<S1019>/Constant'
             */
            if (KeSR1B_b_BRAKE_FD_1_FD14_E2E_BypEnbl)
            {
                /* Switch: '<S1019>/Switch1' incorporates:
                 *  Constant: '<S1019>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_a =
                    KeSR1B_y_BRAKE_FD_1_FD14_E2E_Byp;
            }

            /* End of Switch: '<S1019>/Switch' */
        }

        /* End of Switch: '<S1019>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BRAKE_FD_1_FD14_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BRAKE_FD_1_FD14_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S1020>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_a,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_f);

        /* Outputs for Atomic SubSystem: '<S1017>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S1030>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1030>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_f.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S1030>/Inc Cntr' incorporates:
             *  Constant: '<S1023>/Calib'
             *  UnitDelay: '<S1030>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_iw) + ((uint32)
                             KeSR1B_Cnt_BRAKE_FD_1_FD14_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1030>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1030>/Inc Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_1_FD14_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1030>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_a =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_iw;

            /* MinMax: '<S1030>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_a) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_a = 1U;
            }

            /* End of MinMax: '<S1030>/FixPt MinMax' */

            /* Switch: '<S1030>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1021>/Zero4'
             *  Sum: '<S1030>/Dec Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_1_FD14_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_a) - 1));
        }

        /* End of Switch: '<S1030>/dec if Ok else inc2' */

        /* Logic: '<S1030>/Cntr fail' incorporates:
         *  Constant: '<S1024>/Calib'
         *  RelationalOperator: '<S1030>/Enough counts to Fail?2'
         *  UnitDelay: '<S1030>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_a = (uint8)
            (((VeSR1B_Cnt_BRAKE_FD_1_FD14_CRC_DebCntr >=
               KeSR1B_Cnt_BRAKE_FD_1_FD14_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ik) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1030>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_iw =
            VeSR1B_Cnt_BRAKE_FD_1_FD14_CRC_DebCntr;

        /* Update for UnitDelay: '<S1030>/Prev Fail Condition' incorporates:
         *  Logic: '<S1030>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ik =
            rtb_TmpSignalConversionAtVeRx_a;

        /* DataTypeConversion: '<S1017>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S1017>/VeSR1N_b_BRAKE_FD_1_FD14_CRC_Faild'
         *  Logic: '<S1030>/Cntr fail'
         *  Logic: '<S1030>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD14_CRC__j = (((sint32)
            rtb_TmpSignalConversionAtVeRx_a) != 0);

        /* End of Outputs for SubSystem: '<S1017>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S1017>/VeSR1N_b_BRAKE_FD_1_FD14_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD14_CRC_Fa =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_f.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S1017>/VeSR1N_b_BRAKE_FD_1_FD14_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD14_E2E_Fa =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_f.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S1017>/EscData_MC_Failing_Logic' */
        /* Switch: '<S1031>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1031>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_f.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S1031>/Inc Cntr' incorporates:
             *  Constant: '<S1025>/Calib'
             *  UnitDelay: '<S1031>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_n0) + ((uint32)
                             KeSR1B_Cnt_BRAKE_FD_1_FD14_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1031>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1031>/Inc Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_1_FD14_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1031>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_a =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_n0;

            /* MinMax: '<S1031>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_a) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_a = 1U;
            }

            /* End of MinMax: '<S1031>/FixPt MinMax' */

            /* Switch: '<S1031>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1022>/Zero4'
             *  Sum: '<S1031>/Dec Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_1_FD14_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_a) - 1));
        }

        /* End of Switch: '<S1031>/dec if Ok else inc2' */

        /* Logic: '<S1031>/Cntr fail' incorporates:
         *  Constant: '<S1026>/Calib'
         *  RelationalOperator: '<S1031>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_a = (uint8)
            ((VeSR1B_Cnt_BRAKE_FD_1_FD14_MC_DebCntr >=
              KeSR1B_Cnt_BRAKE_FD_1_FD14_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S1031>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_n0 =
            VeSR1B_Cnt_BRAKE_FD_1_FD14_MC_DebCntr;

        /* Update for UnitDelay: '<S1031>/Prev Fail Condition' incorporates:
         *  Logic: '<S1031>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_cs =
            rtb_TmpSignalConversionAtVeRx_a;

        /* DataTypeConversion: '<S1017>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S1017>/VeSR1N_b_BRAKE_FD_1_FD14_MC_Faild'
         *  Logic: '<S1031>/Cntr fail'
         *  Logic: '<S1031>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD14_MC_Fai = (((sint32)
            rtb_TmpSignalConversionAtVeRx_a) != 0);

        /* End of Outputs for SubSystem: '<S1017>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S1017>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S1017>/VeSR1N_M_BrkTrq_Driver_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_BrkTrq_Driver_FD14 =
            rtb_TmpSignalConversionAtVeSR_j.E_BrkTrq_Driver;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_j.E_BrkTrq_Driver) > 32767)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_BrkTrq_Driver_FD14 = 32767U;
        }

        /* End of DataTypeConversion: '<S1017>/Data Type Conversion3' */

        /* DataTypeConversion: '<S1017>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S1017>/VeSR1N_M_BrkTrq_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_BrkTrq_FD14 =
            rtb_TmpSignalConversionAtVeSR_j.E_BrkTrq;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_j.E_BrkTrq) > 32767)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_BrkTrq_FD14 = 32767U;
        }

        /* End of DataTypeConversion: '<S1017>/Data Type Conversion2' */

        /* RelationalOperator: '<S1017>/Relational Operator2' incorporates:
         *  Constant: '<S1017>/Constant3'
         *  DataStoreWrite: '<S1017>/VeSR1N_b_BrkTrq_Driver_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BrkTrq_Driver_SNA_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeSR_j.E_BrkTrq_Driver) == 32767);

        /* RelationalOperator: '<S1017>/Relational Operator1' incorporates:
         *  Constant: '<S1017>/Constant1'
         *  DataStoreWrite: '<S1017>/VeSR1N_b_BrkTrq_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BrkTrq_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeSR_j.E_BrkTrq) == 32767);

        /* DataTypeConversion: '<S1017>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S1017>/VeSR1N_b_Brk_Thermdl_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_Brk_Thermdl_FD14 =
            rtb_TmpSignalConversionAtVeSR_j.E_Brk_Thermdl ? ((uint8)1) : ((uint8)
            0);

        /* RelationalOperator: '<S1017>/Relational Operator3' incorporates:
         *  Constant: '<S1017>/Constant4'
         *  DataStoreWrite: '<S1017>/VeSR1N_b_ExternalBrkRequestsDisabled_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ExternalBrkRequestsDis = (((sint32)
            rtb_TmpSignalConversionAtVeSR_j.E_ExternalBrkRequestsDisabled) == 3);

        /* RelationalOperator: '<S1017>/Relational Operator4' incorporates:
         *  Constant: '<S1017>/Constant5'
         *  DataStoreWrite: '<S1017>/VeSR1N_b_REF_VEH_SPEED_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_REF_VEH_SPEED_SNA_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeSR_j.E_REF_VEH_SPEED) == 1023);

        /* DataTypeConversion: '<S1017>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S1017>/VeSR1N_v_REF_VEH_SPEED_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_v_REF_VEH_SPEED_FD14 =
            rtb_TmpSignalConversionAtVeSR_j.E_REF_VEH_SPEED;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_j.E_REF_VEH_SPEED) > 1023)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_v_REF_VEH_SPEED_FD14 = 1023U;
        }

        /* End of DataTypeConversion: '<S1017>/Data Type Conversion5' */

        /* DataTypeConversion: '<S1017>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S1017>/VeSR1N_y_ExtBrkReqsDsbld_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_ExtBrkReqsDsbld_FD14 =
            rtb_TmpSignalConversionAtVeSR_j.E_ExternalBrkRequestsDisabled;
        if (((sint32)
                rtb_TmpSignalConversionAtVeSR_j.E_ExternalBrkRequestsDisabled) >
            3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_ExtBrkReqsDsbld_FD14 = 3U;
        }

        /* End of DataTypeConversion: '<S1017>/Data Type Conversion4' */

        /* Outputs for Enabled SubSystem: '<S1017>/Reset_MM_Failing' */
        /* Constant: '<S1027>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_BRAKE_FD_1_FD14_MM,
            rtb_VeSR1N_Cnt_BRAKE_FD_1_FD14_, KeSR1B_Cnt_BRAKE_FD_1_FD14_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_l1);

        /* End of Outputs for SubSystem: '<S1017>/Reset_MM_Failing' */

        /* Gain: '<S1017>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_je = true;
    }

    /* End of Constant: '<S1018>/Calib' */
    /* End of Outputs for SubSystem: '<S1013>/BRAKE_FD_1_FD14_Processing' */

    /* Merge: '<S29>/SR1N_Cnt_BRAKE_FD_1_FD14_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1013>/VeSR1N_Cnt_BRAKE_FD_1_FD14_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_1_FD14_Received_VeSR1N_Cnt_BRAKE_FD_1_FD14_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_l1.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S29>/SR1N_b_BRAKE_FD_1_FD14_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1013>/VeSR1N_b_BRAKE_FD_1_FD14_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_1_FD14_Received_VeSR1N_b_BRAKE_FD_1_FD14_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_l1.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S29>/SR1N_b_BRAKE_FD_1_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1013>/VeSR1N_b_BRAKE_FD_1_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_1_FD14_Received_VeSR1N_b_BRAKE_FD_1_FD14_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_je);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BRAKE_FD_1_FD14_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BRAKE_FD_1_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_BRAKE_FD_1_FD3_M;
    boolean rtb_VeSR1N_b_BRAKE_FD_1_FD3_MM_;
    IDTRBRAKE_FD_1_FD3_Pkt rtb_TmpSignalConversionAtVeS_a5;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_i;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BRAKE_FD_1_FD3_Pkt' incorporates:
     *  SubSystem: '<S30>/BRAKE_FD_1_FD3_Received'
     */
    /* SignalConversion generated from: '<S1041>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S30>/SR1N_Cnt_BRAKE_FD_1_FD3_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_BRAKE_FD_1_FD3_M =
        Rte_IrvRead_SR1B_BRAKE_FD_1_FD3_Received_VeSR1N_Cnt_BRAKE_FD_1_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S1041>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S30>/SR1N_b_BRAKE_FD_1_FD3_MM_Faild_merge'
     */
    rtb_VeSR1N_b_BRAKE_FD_1_FD3_MM_ =
        Rte_IrvRead_SR1B_BRAKE_FD_1_FD3_Received_VeSR1N_b_BRAKE_FD_1_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S1041>/VeSR1B_h_COMRX_BRAKE_FD_1_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_BRAKE_FD_1_FD3_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_BRAKE_FD_1_FD3_Pkt_COMRX_BRAKE_FD_1_FD3_Pkt
        (&rtb_TmpSignalConversionAtVeS_a5);

    /* SignalConversion generated from: '<S1041>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BRAKE_FD_1_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BRAKE_FD_1_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_i);

VeRxPDU_BRAKE_FD_1_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_i;

    /* Outputs for Enabled SubSystem: '<S1041>/BRAKE_FD_1_FD3_Processing' incorporates:
     *  EnablePort: '<S1045>/Enable'
     */
    /* Constant: '<S1046>/Calib' */
    if (KeSR1B_b_BRAKE_FD_1_FD3_Enbl)
    {
        /* Switch: '<S1047>/Switch1' incorporates:
         *  SignalConversion generated from: '<S1041>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_BRAKE_FD_1_FD3_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S1047>/Switch' incorporates:
             *  Constant: '<S1047>/Constant'
             */
            if (KeSR1B_b_BRAKE_FD_1_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S1047>/Switch1' incorporates:
                 *  Constant: '<S1047>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_i =
                    KeSR1B_y_BRAKE_FD_1_FD3_E2E_Byp;
            }

            /* End of Switch: '<S1047>/Switch' */
        }

        /* End of Switch: '<S1047>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BRAKE_FD_1_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BRAKE_FD_1_FD3_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S1048>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_i,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ks);

        /* Outputs for Atomic SubSystem: '<S1045>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S1058>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1058>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ks.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S1058>/Inc Cntr' incorporates:
             *  Constant: '<S1051>/Calib'
             *  UnitDelay: '<S1058>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_aj) + ((uint32)
                             KeSR1B_Cnt_BRAKE_FD_1_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1058>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1058>/Inc Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_1_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1058>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_i =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_aj;

            /* MinMax: '<S1058>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_i) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_i = 1U;
            }

            /* End of MinMax: '<S1058>/FixPt MinMax' */

            /* Switch: '<S1058>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1049>/Zero4'
             *  Sum: '<S1058>/Dec Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_1_FD3_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_i) - 1));
        }

        /* End of Switch: '<S1058>/dec if Ok else inc2' */

        /* Logic: '<S1058>/Cntr fail' incorporates:
         *  Constant: '<S1052>/Calib'
         *  RelationalOperator: '<S1058>/Enough counts to Fail?2'
         *  UnitDelay: '<S1058>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_i = (uint8)
            (((VeSR1B_Cnt_BRAKE_FD_1_FD3_CRC_DebCntr >=
               KeSR1B_Cnt_BRAKE_FD_1_FD3_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_jyv) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1058>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_aj =
            VeSR1B_Cnt_BRAKE_FD_1_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S1058>/Prev Fail Condition' incorporates:
         *  Logic: '<S1058>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_jyv =
            rtb_TmpSignalConversionAtVeRx_i;

        /* DataTypeConversion: '<S1045>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S1045>/VeSR1N_b_BRAKE_FD_1_FD3_CRC_Faild'
         *  Logic: '<S1058>/Cntr fail'
         *  Logic: '<S1058>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD3_CRC_F_l = (((sint32)
            rtb_TmpSignalConversionAtVeRx_i) != 0);

        /* End of Outputs for SubSystem: '<S1045>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S1045>/VeSR1N_b_BRAKE_FD_1_FD3_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD3_CRC_Fai =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ks.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S1045>/VeSR1N_b_BRAKE_FD_1_FD3_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD3_E2E_Fai =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ks.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S1045>/EscData_MC_Failing_Logic' */
        /* Switch: '<S1059>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1059>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ks.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S1059>/Inc Cntr' incorporates:
             *  Constant: '<S1053>/Calib'
             *  UnitDelay: '<S1059>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gd) + ((uint32)
                             KeSR1B_Cnt_BRAKE_FD_1_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1059>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1059>/Inc Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_1_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1059>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_i =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gd;

            /* MinMax: '<S1059>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_i) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_i = 1U;
            }

            /* End of MinMax: '<S1059>/FixPt MinMax' */

            /* Switch: '<S1059>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1050>/Zero4'
             *  Sum: '<S1059>/Dec Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_1_FD3_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_i) - 1));
        }

        /* End of Switch: '<S1059>/dec if Ok else inc2' */

        /* Logic: '<S1059>/Cntr fail' incorporates:
         *  Constant: '<S1054>/Calib'
         *  RelationalOperator: '<S1059>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_i = (uint8)
            ((VeSR1B_Cnt_BRAKE_FD_1_FD3_MC_DebCntr >=
              KeSR1B_Cnt_BRAKE_FD_1_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S1059>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gd =
            VeSR1B_Cnt_BRAKE_FD_1_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S1059>/Prev Fail Condition' incorporates:
         *  Logic: '<S1059>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_kt =
            rtb_TmpSignalConversionAtVeRx_i;

        /* DataTypeConversion: '<S1045>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S1045>/VeSR1N_b_BRAKE_FD_1_FD3_MC_Faild'
         *  Logic: '<S1059>/Cntr fail'
         *  Logic: '<S1059>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_1_FD3_MC_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeRx_i) != 0);

        /* End of Outputs for SubSystem: '<S1045>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S1045>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S1045>/VeSR1N_M_BrkTrq_Driver_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_BrkTrq_Driver_FD3 =
            rtb_TmpSignalConversionAtVeS_a5.E_BrkTrq_Driver;
        if (((sint32)rtb_TmpSignalConversionAtVeS_a5.E_BrkTrq_Driver) > 32767)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_BrkTrq_Driver_FD3 = 32767U;
        }

        /* End of DataTypeConversion: '<S1045>/Data Type Conversion3' */

        /* DataTypeConversion: '<S1045>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S1045>/VeSR1N_M_BrkTrq_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_BrkTrq_FD3 =
            rtb_TmpSignalConversionAtVeS_a5.E_BrkTrq;
        if (((sint32)rtb_TmpSignalConversionAtVeS_a5.E_BrkTrq) > 32767)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_BrkTrq_FD3 = 32767U;
        }

        /* End of DataTypeConversion: '<S1045>/Data Type Conversion2' */

        /* RelationalOperator: '<S1045>/Relational Operator2' incorporates:
         *  Constant: '<S1045>/Constant3'
         *  DataStoreWrite: '<S1045>/VeSR1N_b_BrkTrq_Driver_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BrkTrq_Driver_SNA_Fa_m = (((sint32)
            rtb_TmpSignalConversionAtVeS_a5.E_BrkTrq_Driver) == 32767);

        /* RelationalOperator: '<S1045>/Relational Operator1' incorporates:
         *  Constant: '<S1045>/Constant1'
         *  DataStoreWrite: '<S1045>/VeSR1N_b_BrkTrq_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BrkTrq_SNA_Faild_f = (((sint32)
            rtb_TmpSignalConversionAtVeS_a5.E_BrkTrq) == 32767);

        /* DataTypeConversion: '<S1045>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S1045>/VeSR1N_b_Brk_Thermdl_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_Brk_Thermdl_FD3 =
            rtb_TmpSignalConversionAtVeS_a5.E_Brk_Thermdl ? ((uint8)1) : ((uint8)
            0);

        /* RelationalOperator: '<S1045>/Relational Operator4' incorporates:
         *  Constant: '<S1045>/Constant5'
         *  DataStoreWrite: '<S1045>/VeSR1N_b_ExternalBrkRequestsDisabled_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ExternalBrkRequestsD_p = (((sint32)
            rtb_TmpSignalConversionAtVeS_a5.E_ExternalBrkRequestsDisabled) == 3);

        /* RelationalOperator: '<S1045>/Relational Operator5' incorporates:
         *  Constant: '<S1045>/Constant6'
         *  DataStoreWrite: '<S1045>/VeSR1N_b_REF_VEH_SPEED_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_REF_VEH_SPEED_SNA_Fa_b = (((sint32)
            rtb_TmpSignalConversionAtVeS_a5.E_REF_VEH_SPEED) == 1023);

        /* RelationalOperator: '<S1045>/Relational Operator6' incorporates:
         *  Constant: '<S1045>/Constant7'
         *  DataStoreWrite: '<S1045>/VeSR1N_b_SelectSpdSts_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_SelectSpdSts_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeS_a5.E_SelectSpdSts) == 3);

        /* RelationalOperator: '<S1045>/Relational Operator7' incorporates:
         *  Constant: '<S1045>/Constant8'
         *  DataStoreWrite: '<S1045>/VeSR1N_b_VehicleStandStillSts_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_VehicleStandStillSts_S = (((sint32)
            rtb_TmpSignalConversionAtVeS_a5.E_VehicleStandStillSts) == 3);

        /* RelationalOperator: '<S1045>/Relational Operator3' incorporates:
         *  Constant: '<S1045>/Constant4'
         *  DataStoreWrite: '<S1045>/VeSR1N_b_eBurn_Stages_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_eBurn_Stages_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeS_a5.E_eBurn_Stages) == 7);

        /* DataTypeConversion: '<S1045>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S1045>/VeSR1N_v_REF_VEH_SPEED_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_v_REF_VEH_SPEED_FD3 =
            rtb_TmpSignalConversionAtVeS_a5.E_REF_VEH_SPEED;
        if (((sint32)rtb_TmpSignalConversionAtVeS_a5.E_REF_VEH_SPEED) > 1023)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_v_REF_VEH_SPEED_FD3 = 1023U;
        }

        /* End of DataTypeConversion: '<S1045>/Data Type Conversion6' */

        /* DataTypeConversion: '<S1045>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S1045>/VeSR1N_y_ExtBrkReqsDisabled_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_ExtBrkReqsDisabled_FD3 =
            rtb_TmpSignalConversionAtVeS_a5.E_ExternalBrkRequestsDisabled;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_a5.E_ExternalBrkRequestsDisabled) >
            3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_ExtBrkReqsDisabled_FD3 = 3U;
        }

        /* End of DataTypeConversion: '<S1045>/Data Type Conversion5' */

        /* DataTypeConversion: '<S1045>/Data Type Conversion7' incorporates:
         *  DataStoreWrite: '<S1045>/VeSR1N_y_SelectSpdSts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_SelectSpdSts =
            rtb_TmpSignalConversionAtVeS_a5.E_SelectSpdSts;
        if (((sint32)rtb_TmpSignalConversionAtVeS_a5.E_SelectSpdSts) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_SelectSpdSts = 3U;
        }

        /* End of DataTypeConversion: '<S1045>/Data Type Conversion7' */

        /* DataTypeConversion: '<S1045>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S1045>/VeSR1N_y_VehicleStandStillSts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_VehicleStandStillSts =
            rtb_TmpSignalConversionAtVeS_a5.E_VehicleStandStillSts;
        if (((sint32)rtb_TmpSignalConversionAtVeS_a5.E_VehicleStandStillSts) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_VehicleStandStillSts = 3U;
        }

        /* End of DataTypeConversion: '<S1045>/Data Type Conversion8' */

        /* DataTypeConversion: '<S1045>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S1045>/VeSR1N_y_eBurn_Stages'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_eBurn_Stages =
            rtb_TmpSignalConversionAtVeS_a5.E_eBurn_Stages;
        if (((sint32)rtb_TmpSignalConversionAtVeS_a5.E_eBurn_Stages) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_eBurn_Stages = 7U;
        }

        /* End of DataTypeConversion: '<S1045>/Data Type Conversion4' */

        /* Outputs for Enabled SubSystem: '<S1045>/Reset_MM_Failing' */
        /* Constant: '<S1055>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_BRAKE_FD_1_FD3_MM_,
            rtb_VeSR1N_Cnt_BRAKE_FD_1_FD3_M, KeSR1B_Cnt_BRAKE_FD_1_FD3_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_kku);

        /* End of Outputs for SubSystem: '<S1045>/Reset_MM_Failing' */

        /* Gain: '<S1045>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_lt = true;
    }

    /* End of Constant: '<S1046>/Calib' */
    /* End of Outputs for SubSystem: '<S1041>/BRAKE_FD_1_FD3_Processing' */

    /* Merge: '<S30>/SR1N_Cnt_BRAKE_FD_1_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1041>/VeSR1N_Cnt_BRAKE_FD_1_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_1_FD3_Received_VeSR1N_Cnt_BRAKE_FD_1_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_kku.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S30>/SR1N_b_BRAKE_FD_1_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1041>/VeSR1N_b_BRAKE_FD_1_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_1_FD3_Received_VeSR1N_b_BRAKE_FD_1_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_kku.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S30>/SR1N_b_BRAKE_FD_1_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1041>/VeSR1N_b_BRAKE_FD_1_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_1_FD3_Received_VeSR1N_b_BRAKE_FD_1_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_lt);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BRAKE_FD_1_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BRAKE_FD_2_FD14_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_BRAKE_FD_2_FD14_;
    boolean rtb_VeSR1N_b_BRAKE_FD_2_FD14_MM;
    IDTRBRAKE_FD_2_FD14_Pkt rtb_TmpSignalConversionAtVeSR_j;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_m;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BRAKE_FD_2_FD14_Pkt' incorporates:
     *  SubSystem: '<S31>/BRAKE_FD_2_FD14_Received'
     */
    /* SignalConversion generated from: '<S1072>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S31>/SR1N_Cnt_BRAKE_FD_2_FD14_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_BRAKE_FD_2_FD14_ =
        Rte_IrvRead_SR1B_BRAKE_FD_2_FD14_Received_VeSR1N_Cnt_BRAKE_FD_2_FD14_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S1072>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S31>/SR1N_b_BRAKE_FD_2_FD14_MM_Faild_merge'
     */
    rtb_VeSR1N_b_BRAKE_FD_2_FD14_MM =
        Rte_IrvRead_SR1B_BRAKE_FD_2_FD14_Received_VeSR1N_b_BRAKE_FD_2_FD14_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S1072>/VeSR1B_h_COMRX_BRAKE_FD_2_FD14_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_BRAKE_FD_2_FD14_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_BRAKE_FD_2_FD14_Pkt_COMRX_BRAKE_FD_2_FD14_Pkt(
        &rtb_TmpSignalConversionAtVeSR_j);

    /* SignalConversion generated from: '<S1072>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BRAKE_FD_2_FD14_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BRAKE_FD_2_FD14_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_m);

VeRxPDU_BRAKE_FD_2_FD14_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_m;

    /* Outputs for Enabled SubSystem: '<S1072>/BRAKE_FD_2_FD14_Processing' incorporates:
     *  EnablePort: '<S1076>/Enable'
     */
    /* Constant: '<S1077>/Calib' */
    if (KeSR1B_b_BRAKE_FD_2_FD14_Enbl)
    {
        /* Switch: '<S1078>/Switch1' incorporates:
         *  SignalConversion generated from: '<S1072>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_BRAKE_FD_2_FD14_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S1078>/Switch' incorporates:
             *  Constant: '<S1078>/Constant'
             */
            if (KeSR1B_b_BRAKE_FD_2_FD14_E2E_BypEnbl)
            {
                /* Switch: '<S1078>/Switch1' incorporates:
                 *  Constant: '<S1078>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_m =
                    KeSR1B_y_BRAKE_FD_2_FD14_E2E_Byp;
            }

            /* End of Switch: '<S1078>/Switch' */
        }

        /* End of Switch: '<S1078>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BRAKE_FD_2_FD14_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BRAKE_FD_2_FD14_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S1079>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_m,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_n);

        /* Outputs for Atomic SubSystem: '<S1076>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S1089>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1089>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_n.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S1089>/Inc Cntr' incorporates:
             *  Constant: '<S1082>/Calib'
             *  UnitDelay: '<S1089>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_kma) + ((uint32)
                             KeSR1B_Cnt_BRAKE_FD_2_FD14_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1089>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1089>/Inc Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_2_FD14_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1089>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_m =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_kma;

            /* MinMax: '<S1089>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_m) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_m = 1U;
            }

            /* End of MinMax: '<S1089>/FixPt MinMax' */

            /* Switch: '<S1089>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1080>/Zero4'
             *  Sum: '<S1089>/Dec Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_2_FD14_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_m) - 1));
        }

        /* End of Switch: '<S1089>/dec if Ok else inc2' */

        /* Logic: '<S1089>/Cntr fail' incorporates:
         *  Constant: '<S1083>/Calib'
         *  RelationalOperator: '<S1089>/Enough counts to Fail?2'
         *  UnitDelay: '<S1089>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_m = (uint8)
            (((VeSR1B_Cnt_BRAKE_FD_2_FD14_CRC_DebCntr >=
               KeSR1B_Cnt_BRAKE_FD_2_FD14_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_mhm) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1089>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_kma =
            VeSR1B_Cnt_BRAKE_FD_2_FD14_CRC_DebCntr;

        /* Update for UnitDelay: '<S1089>/Prev Fail Condition' incorporates:
         *  Logic: '<S1089>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_mhm =
            rtb_TmpSignalConversionAtVeRx_m;

        /* DataTypeConversion: '<S1076>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S1076>/VeSR1N_b_BRAKE_FD_2_FD14_CRC_Faild'
         *  Logic: '<S1089>/Cntr fail'
         *  Logic: '<S1089>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD14_CRC__d = (((sint32)
            rtb_TmpSignalConversionAtVeRx_m) != 0);

        /* End of Outputs for SubSystem: '<S1076>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S1076>/VeSR1N_b_BRAKE_FD_2_FD14_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD14_CRC_Fa =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_n.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S1076>/VeSR1N_b_BRAKE_FD_2_FD14_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD14_E2E_Fa =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_n.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S1076>/EscData_MC_Failing_Logic' */
        /* Switch: '<S1090>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1090>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_n.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S1090>/Inc Cntr' incorporates:
             *  Constant: '<S1084>/Calib'
             *  UnitDelay: '<S1090>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_d3) + ((uint32)
                             KeSR1B_Cnt_BRAKE_FD_2_FD14_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1090>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1090>/Inc Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_2_FD14_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1090>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_m =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_d3;

            /* MinMax: '<S1090>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_m) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_m = 1U;
            }

            /* End of MinMax: '<S1090>/FixPt MinMax' */

            /* Switch: '<S1090>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1081>/Zero4'
             *  Sum: '<S1090>/Dec Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_2_FD14_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_m) - 1));
        }

        /* End of Switch: '<S1090>/dec if Ok else inc2' */

        /* Logic: '<S1090>/Cntr fail' incorporates:
         *  Constant: '<S1085>/Calib'
         *  RelationalOperator: '<S1090>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_m = (uint8)
            ((VeSR1B_Cnt_BRAKE_FD_2_FD14_MC_DebCntr >=
              KeSR1B_Cnt_BRAKE_FD_2_FD14_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S1090>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_d3 =
            VeSR1B_Cnt_BRAKE_FD_2_FD14_MC_DebCntr;

        /* Update for UnitDelay: '<S1090>/Prev Fail Condition' incorporates:
         *  Logic: '<S1090>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_jk =
            rtb_TmpSignalConversionAtVeRx_m;

        /* DataTypeConversion: '<S1076>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S1076>/VeSR1N_b_BRAKE_FD_2_FD14_MC_Faild'
         *  Logic: '<S1090>/Cntr fail'
         *  Logic: '<S1090>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD14_MC_Fai = (((sint32)
            rtb_TmpSignalConversionAtVeRx_m) != 0);

        /* End of Outputs for SubSystem: '<S1076>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S1076>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S1076>/VeSR1N_b_ABSActive_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ABSActive_FD14 =
            rtb_TmpSignalConversionAtVeSR_j.E_ABSActive ? ((uint8)1) : ((uint8)0);

        /* RelationalOperator: '<S1076>/Relational Operator1' incorporates:
         *  Constant: '<S1076>/Constant1'
         *  DataStoreWrite: '<S1076>/VeSR1N_b_BrakeBoostPressure_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BrakeBoostPressure_SNA = (((sint32)
            rtb_TmpSignalConversionAtVeSR_j.E_BrakeBoostPressure) == 2047);

        /* RelationalOperator: '<S1076>/Relational Operator2' incorporates:
         *  Constant: '<S1076>/Constant3'
         *  DataStoreWrite: '<S1076>/VeSR1N_b_BrakePedalPressure_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BrakePedalPressure_SNA = (((sint32)
            rtb_TmpSignalConversionAtVeSR_j.E_BrakePedalPressure) == 2047);

        /* RelationalOperator: '<S1076>/Relational Operator3' incorporates:
         *  Constant: '<S1076>/Constant4'
         *  DataStoreWrite: '<S1076>/VeSR1N_b_Brk_Stat_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_Brk_Stat_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeSR_j.E_Brk_Stat) == 3);

        /* DataTypeConversion: '<S1076>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S1076>/VeSR1N_b_ESCActive_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ESCActive_FD14 =
            rtb_TmpSignalConversionAtVeSR_j.E_ESCActive ? ((uint8)1) : ((uint8)0);

        /* RelationalOperator: '<S1076>/Relational Operator4' incorporates:
         *  Constant: '<S1076>/Constant5'
         *  DataStoreWrite: '<S1076>/VeSR1N_b_VehicleSpeedVSOSig_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_VehicleSpeedVSOSig_SNA = (((sint32)
            rtb_TmpSignalConversionAtVeSR_j.E_VehicleSpeedVSOSig) == 8191);

        /* DataTypeConversion: '<S1076>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S1076>/VeSR1N_pbar_BrkBoostPressure_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_pbar_BrkBoostPressure_FD =
            rtb_TmpSignalConversionAtVeSR_j.E_BrakeBoostPressure;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_j.E_BrakeBoostPressure) >
                2047)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_pbar_BrkBoostPressure_FD = 2047U;
        }

        /* End of DataTypeConversion: '<S1076>/Data Type Conversion2' */

        /* DataTypeConversion: '<S1076>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S1076>/VeSR1N_pbar_BrkPedalPressure_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_pbar_BrkPedalPressure_FD =
            rtb_TmpSignalConversionAtVeSR_j.E_BrakePedalPressure;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_j.E_BrakePedalPressure) >
                2047)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_pbar_BrkPedalPressure_FD = 2047U;
        }

        /* End of DataTypeConversion: '<S1076>/Data Type Conversion3' */

        /* DataTypeConversion: '<S1076>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S1076>/VeSR1N_v_VehSpeedVSOSig_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_v_VehSpeedVSOSig_FD14 =
            rtb_TmpSignalConversionAtVeSR_j.E_VehicleSpeedVSOSig;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_j.E_VehicleSpeedVSOSig) >
                8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_v_VehSpeedVSOSig_FD14 = 8191U;
        }

        /* End of DataTypeConversion: '<S1076>/Data Type Conversion6' */

        /* DataTypeConversion: '<S1076>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S1076>/VeSR1N_y_Brk_Stat_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_Brk_Stat_FD14 =
            rtb_TmpSignalConversionAtVeSR_j.E_Brk_Stat;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_j.E_Brk_Stat) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_Brk_Stat_FD14 = 3U;
        }

        /* End of DataTypeConversion: '<S1076>/Data Type Conversion4' */

        /* Outputs for Enabled SubSystem: '<S1076>/Reset_MM_Failing' */
        /* Constant: '<S1086>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_BRAKE_FD_2_FD14_MM,
            rtb_VeSR1N_Cnt_BRAKE_FD_2_FD14_, KeSR1B_Cnt_BRAKE_FD_2_FD14_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_gt);

        /* End of Outputs for SubSystem: '<S1076>/Reset_MM_Failing' */

        /* Gain: '<S1076>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_bq = true;
    }

    /* End of Constant: '<S1077>/Calib' */
    /* End of Outputs for SubSystem: '<S1072>/BRAKE_FD_2_FD14_Processing' */

    /* Merge: '<S31>/SR1N_Cnt_BRAKE_FD_2_FD14_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1072>/VeSR1N_Cnt_BRAKE_FD_2_FD14_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_2_FD14_Received_VeSR1N_Cnt_BRAKE_FD_2_FD14_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_gt.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S31>/SR1N_b_BRAKE_FD_2_FD14_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1072>/VeSR1N_b_BRAKE_FD_2_FD14_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_2_FD14_Received_VeSR1N_b_BRAKE_FD_2_FD14_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_gt.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S31>/SR1N_b_BRAKE_FD_2_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1072>/VeSR1N_b_BRAKE_FD_2_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_2_FD14_Received_VeSR1N_b_BRAKE_FD_2_FD14_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_bq);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BRAKE_FD_2_FD14_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BRAKE_FD_2_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_BRAKE_FD_2_FD3_M;
    boolean rtb_VeSR1N_b_BRAKE_FD_2_FD3_MM_;
    IDTRBRAKE_FD_2_FD3_Pkt rtb_TmpSignalConversionAtVeS_po;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_e;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BRAKE_FD_2_FD3_Pkt' incorporates:
     *  SubSystem: '<S32>/BRAKE_FD_2_FD3_Received'
     */
    /* SignalConversion generated from: '<S1101>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S32>/SR1N_Cnt_BRAKE_FD_2_FD3_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_BRAKE_FD_2_FD3_M =
        Rte_IrvRead_SR1B_BRAKE_FD_2_FD3_Received_VeSR1N_Cnt_BRAKE_FD_2_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S1101>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S32>/SR1N_b_BRAKE_FD_2_FD3_MM_Faild_merge'
     */
    rtb_VeSR1N_b_BRAKE_FD_2_FD3_MM_ =
        Rte_IrvRead_SR1B_BRAKE_FD_2_FD3_Received_VeSR1N_b_BRAKE_FD_2_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S1101>/VeSR1B_h_COMRX_BRAKE_FD_2_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_BRAKE_FD_2_FD3_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_BRAKE_FD_2_FD3_Pkt_COMRX_BRAKE_FD_2_FD3_Pkt
        (&rtb_TmpSignalConversionAtVeS_po);

    /* SignalConversion generated from: '<S1101>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BRAKE_FD_2_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BRAKE_FD_2_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_e);

VeRxPDU_BRAKE_FD_2_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_e;

    /* Outputs for Enabled SubSystem: '<S1101>/BRAKE_FD_2_FD3_Processing' incorporates:
     *  EnablePort: '<S1105>/Enable'
     */
    /* Constant: '<S1106>/Calib' */
    if (KeSR1B_b_BRAKE_FD_2_FD3_Enbl)
    {
        /* Switch: '<S1107>/Switch1' incorporates:
         *  SignalConversion generated from: '<S1101>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_BRAKE_FD_2_FD3_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S1107>/Switch' incorporates:
             *  Constant: '<S1107>/Constant'
             */
            if (KeSR1B_b_BRAKE_FD_2_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S1107>/Switch1' incorporates:
                 *  Constant: '<S1107>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_e =
                    KeSR1B_y_BRAKE_FD_2_FD3_E2E_Byp;
            }

            /* End of Switch: '<S1107>/Switch' */
        }

        /* End of Switch: '<S1107>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BRAKE_FD_2_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BRAKE_FD_2_FD3_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S1108>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_e,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_lz);

        /* Outputs for Atomic SubSystem: '<S1105>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S1118>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1118>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_lz.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S1118>/Inc Cntr' incorporates:
             *  Constant: '<S1111>/Calib'
             *  UnitDelay: '<S1118>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_p4z) + ((uint32)
                             KeSR1B_Cnt_BRAKE_FD_2_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1118>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1118>/Inc Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_2_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1118>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_e =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_p4z;

            /* MinMax: '<S1118>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_e) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_e = 1U;
            }

            /* End of MinMax: '<S1118>/FixPt MinMax' */

            /* Switch: '<S1118>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1109>/Zero4'
             *  Sum: '<S1118>/Dec Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_2_FD3_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_e) - 1));
        }

        /* End of Switch: '<S1118>/dec if Ok else inc2' */

        /* Logic: '<S1118>/Cntr fail' incorporates:
         *  Constant: '<S1112>/Calib'
         *  RelationalOperator: '<S1118>/Enough counts to Fail?2'
         *  UnitDelay: '<S1118>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_e = (uint8)
            (((VeSR1B_Cnt_BRAKE_FD_2_FD3_CRC_DebCntr >=
               KeSR1B_Cnt_BRAKE_FD_2_FD3_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_nh) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1118>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_p4z =
            VeSR1B_Cnt_BRAKE_FD_2_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S1118>/Prev Fail Condition' incorporates:
         *  Logic: '<S1118>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_nh =
            rtb_TmpSignalConversionAtVeRx_e;

        /* DataTypeConversion: '<S1105>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S1105>/VeSR1N_b_BRAKE_FD_2_FD3_CRC_Faild'
         *  Logic: '<S1118>/Cntr fail'
         *  Logic: '<S1118>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_CRC_F_g = (((sint32)
            rtb_TmpSignalConversionAtVeRx_e) != 0);

        /* End of Outputs for SubSystem: '<S1105>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S1105>/VeSR1N_b_BRAKE_FD_2_FD3_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_CRC_Fai =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_lz.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S1105>/VeSR1N_b_BRAKE_FD_2_FD3_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_E2E_Fai =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_lz.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S1105>/EscData_MC_Failing_Logic' */
        /* Switch: '<S1119>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1119>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_lz.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S1119>/Inc Cntr' incorporates:
             *  Constant: '<S1113>/Calib'
             *  UnitDelay: '<S1119>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_kb) + ((uint32)
                             KeSR1B_Cnt_BRAKE_FD_2_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1119>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1119>/Inc Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_2_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1119>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_e =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_kb;

            /* MinMax: '<S1119>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_e) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_e = 1U;
            }

            /* End of MinMax: '<S1119>/FixPt MinMax' */

            /* Switch: '<S1119>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1110>/Zero4'
             *  Sum: '<S1119>/Dec Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_2_FD3_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_e) - 1));
        }

        /* End of Switch: '<S1119>/dec if Ok else inc2' */

        /* Logic: '<S1119>/Cntr fail' incorporates:
         *  Constant: '<S1114>/Calib'
         *  RelationalOperator: '<S1119>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_e = (uint8)
            ((VeSR1B_Cnt_BRAKE_FD_2_FD3_MC_DebCntr >=
              KeSR1B_Cnt_BRAKE_FD_2_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S1119>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_kb =
            VeSR1B_Cnt_BRAKE_FD_2_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S1119>/Prev Fail Condition' incorporates:
         *  Logic: '<S1119>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_p2 =
            rtb_TmpSignalConversionAtVeRx_e;

        /* DataTypeConversion: '<S1105>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S1105>/VeSR1N_b_BRAKE_FD_2_FD3_MC_Faild'
         *  Logic: '<S1119>/Cntr fail'
         *  Logic: '<S1119>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_2_FD3_MC_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeRx_e) != 0);

        /* End of Outputs for SubSystem: '<S1105>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S1105>/Data Type Conversion9' incorporates:
         *  DataStoreWrite: '<S1105>/VeSR1N_a_LatAcceltn_BSM_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_a_LatAcceltn_BSM_FD3 =
            rtb_TmpSignalConversionAtVeS_po.E_LatAcceleration_BSM;
        if (((sint32)rtb_TmpSignalConversionAtVeS_po.E_LatAcceleration_BSM) >
                4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_a_LatAcceltn_BSM_FD3 = 4095U;
        }

        /* End of DataTypeConversion: '<S1105>/Data Type Conversion9' */

        /* DataTypeConversion: '<S1105>/Data Type Conversion10' incorporates:
         *  DataStoreWrite: '<S1105>/VeSR1N_a_LongAcceltn_BSM_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_a_LongAcceltn_BSM_FD3 =
            rtb_TmpSignalConversionAtVeS_po.E_LongAcceleration_BSM;
        if (((sint32)rtb_TmpSignalConversionAtVeS_po.E_LongAcceleration_BSM) >
                4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_a_LongAcceltn_BSM_FD3 = 4095U;
        }

        /* End of DataTypeConversion: '<S1105>/Data Type Conversion10' */

        /* DataTypeConversion: '<S1105>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S1105>/VeSR1N_b_ABSActive_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ABSActive_FD3 =
            rtb_TmpSignalConversionAtVeS_po.E_ABSActive ? ((uint8)1) : ((uint8)0);

        /* RelationalOperator: '<S1105>/Relational Operator1' incorporates:
         *  Constant: '<S1105>/Constant1'
         *  DataStoreWrite: '<S1105>/VeSR1N_b_AHH_Ready_Status_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_AHH_Ready_Status_SNA_F = (((sint32)
            rtb_TmpSignalConversionAtVeS_po.E_AHH_Ready_Status) == 7);

        /* RelationalOperator: '<S1105>/Relational Operator2' incorporates:
         *  Constant: '<S1105>/Constant3'
         *  DataStoreWrite: '<S1105>/VeSR1N_b_BrakeBoostPressure_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BrakeBoostPressure_S_d = (((sint32)
            rtb_TmpSignalConversionAtVeS_po.E_BrakeBoostPressure) == 2047);

        /* RelationalOperator: '<S1105>/Relational Operator3' incorporates:
         *  Constant: '<S1105>/Constant4'
         *  DataStoreWrite: '<S1105>/VeSR1N_b_BrakePedalPressure_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BrakePedalPressure_S_g = (((sint32)
            rtb_TmpSignalConversionAtVeS_po.E_BrakePedalPressure) == 2047);

        /* RelationalOperator: '<S1105>/Relational Operator4' incorporates:
         *  Constant: '<S1105>/Constant5'
         *  DataStoreWrite: '<S1105>/VeSR1N_b_Brk_Stat_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_Brk_Stat_SNA_Faild_n = (((sint32)
            rtb_TmpSignalConversionAtVeS_po.E_Brk_Stat) == 3);

        /* DataTypeConversion: '<S1105>/Data Type Conversion7' incorporates:
         *  DataStoreWrite: '<S1105>/VeSR1N_b_ESCActive_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ESCActive_FD3 =
            rtb_TmpSignalConversionAtVeS_po.E_ESCActive ? ((uint8)1) : ((uint8)0);

        /* DataTypeConversion: '<S1105>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S1105>/VeSR1N_b_ImpendingSkid'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ImpendingSkid =
            rtb_TmpSignalConversionAtVeS_po.E_ImpendingSkid ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S1105>/Relational Operator5' incorporates:
         *  Constant: '<S1105>/Constant6'
         *  DataStoreWrite: '<S1105>/VeSR1N_b_LatAcceleration_BSM_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_LatAcceleration_BSM_SN = (((sint32)
            rtb_TmpSignalConversionAtVeS_po.E_LatAcceleration_BSM) == 4095);

        /* DataTypeConversion: '<S1105>/Data Type Conversion11' incorporates:
         *  DataStoreWrite: '<S1105>/VeSR1N_b_LngAcclnFailStsBSM_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_LngAcclnFailStsBSM_FD3 =
            rtb_TmpSignalConversionAtVeS_po.E_LongAccelerationFailSts_BSM ?
            ((uint8)1) : ((uint8)0);

        /* RelationalOperator: '<S1105>/Relational Operator6' incorporates:
         *  Constant: '<S1105>/Constant7'
         *  DataStoreWrite: '<S1105>/VeSR1N_b_LongAcceleration_BSM_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_LongAcceleration_BSM_S = (((sint32)
            rtb_TmpSignalConversionAtVeS_po.E_LongAcceleration_BSM) == 4095);

        /* RelationalOperator: '<S1105>/Relational Operator7' incorporates:
         *  Constant: '<S1105>/Constant8'
         *  DataStoreWrite: '<S1105>/VeSR1N_b_ParkingGearShiftReq_BSM_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ParkingGearShiftReq_BS = (((sint32)
            rtb_TmpSignalConversionAtVeS_po.E_ParkingGearShiftReq_BSM) == 7);

        /* RelationalOperator: '<S1105>/Relational Operator8' incorporates:
         *  Constant: '<S1105>/Constant9'
         *  DataStoreWrite: '<S1105>/VeSR1N_b_VehicleSpeedVSOSig_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_VehicleSpeedVSOSig_S_b = (((sint32)
            rtb_TmpSignalConversionAtVeS_po.E_VehicleSpeedVSOSig) == 8191);

        /* DataTypeConversion: '<S1105>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S1105>/VeSR1N_pbar_BrakeBoostPressure_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_pbar_BrakeBoostPressure_ =
            rtb_TmpSignalConversionAtVeS_po.E_BrakeBoostPressure;
        if (((sint32)rtb_TmpSignalConversionAtVeS_po.E_BrakeBoostPressure) >
                2047)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_pbar_BrakeBoostPressure_ = 2047U;
        }

        /* End of DataTypeConversion: '<S1105>/Data Type Conversion4' */

        /* DataTypeConversion: '<S1105>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S1105>/VeSR1N_pbar_BrakePedalPressure_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_pbar_BrakePedalPressure_ =
            rtb_TmpSignalConversionAtVeS_po.E_BrakePedalPressure;
        if (((sint32)rtb_TmpSignalConversionAtVeS_po.E_BrakePedalPressure) >
                2047)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_pbar_BrakePedalPressure_ = 2047U;
        }

        /* End of DataTypeConversion: '<S1105>/Data Type Conversion5' */

        /* DataTypeConversion: '<S1105>/Data Type Conversion13' incorporates:
         *  DataStoreWrite: '<S1105>/VeSR1N_v_VehicleSpeedVSOSig_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_v_VehicleSpeedVSOSig_FD3 =
            rtb_TmpSignalConversionAtVeS_po.E_VehicleSpeedVSOSig;
        if (((sint32)rtb_TmpSignalConversionAtVeS_po.E_VehicleSpeedVSOSig) >
                8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_v_VehicleSpeedVSOSig_FD3 = 8191U;
        }

        /* End of DataTypeConversion: '<S1105>/Data Type Conversion13' */

        /* DataTypeConversion: '<S1105>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S1105>/VeSR1N_y_AHH_Ready_Status'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_AHH_Ready_Status =
            rtb_TmpSignalConversionAtVeS_po.E_AHH_Ready_Status;
        if (((sint32)rtb_TmpSignalConversionAtVeS_po.E_AHH_Ready_Status) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_AHH_Ready_Status = 7U;
        }

        /* End of DataTypeConversion: '<S1105>/Data Type Conversion2' */

        /* DataTypeConversion: '<S1105>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S1105>/VeSR1N_y_Brake_MaxRegen_Ready'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_Brake_MaxRegen_Ready =
            rtb_TmpSignalConversionAtVeS_po.E_Brake_MaxRegen_Ready;
        if (((sint32)rtb_TmpSignalConversionAtVeS_po.E_Brake_MaxRegen_Ready) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_Brake_MaxRegen_Ready = 3U;
        }

        /* End of DataTypeConversion: '<S1105>/Data Type Conversion3' */

        /* DataTypeConversion: '<S1105>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S1105>/VeSR1N_y_Brk_Stat_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_Brk_Stat_FD3 =
            rtb_TmpSignalConversionAtVeS_po.E_Brk_Stat;
        if (((sint32)rtb_TmpSignalConversionAtVeS_po.E_Brk_Stat) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_Brk_Stat_FD3 = 3U;
        }

        /* End of DataTypeConversion: '<S1105>/Data Type Conversion6' */

        /* DataTypeConversion: '<S1105>/Data Type Conversion12' incorporates:
         *  DataStoreWrite: '<S1105>/VeSR1N_y_ParkingGearShiftReq_BSM'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_ParkingGearShiftReq_BS =
            rtb_TmpSignalConversionAtVeS_po.E_ParkingGearShiftReq_BSM;
        if (((sint32)rtb_TmpSignalConversionAtVeS_po.E_ParkingGearShiftReq_BSM) >
            7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_ParkingGearShiftReq_BS = 7U;
        }

        /* End of DataTypeConversion: '<S1105>/Data Type Conversion12' */

        /* Outputs for Enabled SubSystem: '<S1105>/Reset_MM_Failing' */
        /* Constant: '<S1115>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_BRAKE_FD_2_FD3_MM_,
            rtb_VeSR1N_Cnt_BRAKE_FD_2_FD3_M, KeSR1B_Cnt_BRAKE_FD_2_FD3_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_c);

        /* End of Outputs for SubSystem: '<S1105>/Reset_MM_Failing' */

        /* Gain: '<S1105>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_mu = true;
    }

    /* End of Constant: '<S1106>/Calib' */
    /* End of Outputs for SubSystem: '<S1101>/BRAKE_FD_2_FD3_Processing' */

    /* Merge: '<S32>/SR1N_Cnt_BRAKE_FD_2_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1101>/VeSR1N_Cnt_BRAKE_FD_2_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_2_FD3_Received_VeSR1N_Cnt_BRAKE_FD_2_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_c.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S32>/SR1N_b_BRAKE_FD_2_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1101>/VeSR1N_b_BRAKE_FD_2_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_2_FD3_Received_VeSR1N_b_BRAKE_FD_2_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_c.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S32>/SR1N_b_BRAKE_FD_2_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1101>/VeSR1N_b_BRAKE_FD_2_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_2_FD3_Received_VeSR1N_b_BRAKE_FD_2_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_mu);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BRAKE_FD_2_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BRAKE_FD_3_FD14_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_BRAKE_FD_3_FD14_;
    boolean rtb_VeSR1N_b_BRAKE_FD_3_FD14_MM;
    IDTRBRAKE_FD_3_FD14_Pkt rtb_TmpSignalConversionAtVeSR_p;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_f;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BRAKE_FD_3_FD14_Pkt' incorporates:
     *  SubSystem: '<S33>/BRAKE_FD_3_FD14_Received'
     */
    /* SignalConversion generated from: '<S1137>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S33>/SR1N_Cnt_BRAKE_FD_3_FD14_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_BRAKE_FD_3_FD14_ =
        Rte_IrvRead_SR1B_BRAKE_FD_3_FD14_Received_VeSR1N_Cnt_BRAKE_FD_3_FD14_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S1137>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S33>/SR1N_b_BRAKE_FD_3_FD14_MM_Faild_merge'
     */
    rtb_VeSR1N_b_BRAKE_FD_3_FD14_MM =
        Rte_IrvRead_SR1B_BRAKE_FD_3_FD14_Received_VeSR1N_b_BRAKE_FD_3_FD14_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S1137>/VeSR1B_h_COMRX_BRAKE_FD_3_FD14_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_BRAKE_FD_3_FD14_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_BRAKE_FD_3_FD14_Pkt_COMRX_BRAKE_FD_3_FD14_Pkt(
        &rtb_TmpSignalConversionAtVeSR_p);

    /* SignalConversion generated from: '<S1137>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BRAKE_FD_3_FD14_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BRAKE_FD_3_FD14_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_f);

VeRxPDU_BRAKE_FD_3_FD14_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_f;

    /* Outputs for Enabled SubSystem: '<S1137>/BRAKE_FD_3_FD14_Processing' incorporates:
     *  EnablePort: '<S1141>/Enable'
     */
    /* Constant: '<S1142>/Calib' */
    if (KeSR1B_b_BRAKE_FD_3_FD14_Enbl)
    {
        /* Switch: '<S1143>/Switch1' incorporates:
         *  SignalConversion generated from: '<S1137>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_BRAKE_FD_3_FD14_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S1143>/Switch' incorporates:
             *  Constant: '<S1143>/Constant'
             */
            if (KeSR1B_b_BRAKE_FD_3_FD14_E2E_BypEnbl)
            {
                /* Switch: '<S1143>/Switch1' incorporates:
                 *  Constant: '<S1143>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_f =
                    KeSR1B_y_BRAKE_FD_3_FD14_E2E_Byp;
            }

            /* End of Switch: '<S1143>/Switch' */
        }

        /* End of Switch: '<S1143>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BRAKE_FD_3_FD14_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BRAKE_FD_3_FD14_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S1144>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_f,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_do);

        /* Outputs for Atomic SubSystem: '<S1141>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S1154>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1154>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_do.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S1154>/Inc Cntr' incorporates:
             *  Constant: '<S1147>/Calib'
             *  UnitDelay: '<S1154>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_l4) + ((uint32)
                             KeSR1B_Cnt_BRAKE_FD_3_FD14_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1154>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1154>/Inc Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_3_FD14_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1154>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_f =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_l4;

            /* MinMax: '<S1154>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_f) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_f = 1U;
            }

            /* End of MinMax: '<S1154>/FixPt MinMax' */

            /* Switch: '<S1154>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1145>/Zero4'
             *  Sum: '<S1154>/Dec Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_3_FD14_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_f) - 1));
        }

        /* End of Switch: '<S1154>/dec if Ok else inc2' */

        /* Logic: '<S1154>/Cntr fail' incorporates:
         *  Constant: '<S1148>/Calib'
         *  RelationalOperator: '<S1154>/Enough counts to Fail?2'
         *  UnitDelay: '<S1154>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_f = (uint8)
            (((VeSR1B_Cnt_BRAKE_FD_3_FD14_CRC_DebCntr >=
               KeSR1B_Cnt_BRAKE_FD_3_FD14_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_o0f) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1154>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_l4 =
            VeSR1B_Cnt_BRAKE_FD_3_FD14_CRC_DebCntr;

        /* Update for UnitDelay: '<S1154>/Prev Fail Condition' incorporates:
         *  Logic: '<S1154>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_o0f =
            rtb_TmpSignalConversionAtVeRx_f;

        /* DataTypeConversion: '<S1141>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S1141>/VeSR1N_b_BRAKE_FD_3_FD14_CRC_Faild'
         *  Logic: '<S1154>/Cntr fail'
         *  Logic: '<S1154>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_CRC__n = (((sint32)
            rtb_TmpSignalConversionAtVeRx_f) != 0);

        /* End of Outputs for SubSystem: '<S1141>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S1141>/VeSR1N_b_BRAKE_FD_3_FD14_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_CRC_Fa =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_do.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S1141>/VeSR1N_b_BRAKE_FD_3_FD14_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_E2E_Fa =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_do.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S1141>/EscData_MC_Failing_Logic' */
        /* Switch: '<S1155>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1155>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_do.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S1155>/Inc Cntr' incorporates:
             *  Constant: '<S1149>/Calib'
             *  UnitDelay: '<S1155>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_mm) + ((uint32)
                             KeSR1B_Cnt_BRAKE_FD_3_FD14_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1155>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1155>/Inc Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_3_FD14_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1155>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_f =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_mm;

            /* MinMax: '<S1155>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_f) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_f = 1U;
            }

            /* End of MinMax: '<S1155>/FixPt MinMax' */

            /* Switch: '<S1155>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1146>/Zero4'
             *  Sum: '<S1155>/Dec Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_3_FD14_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_f) - 1));
        }

        /* End of Switch: '<S1155>/dec if Ok else inc2' */

        /* Logic: '<S1155>/Cntr fail' incorporates:
         *  Constant: '<S1150>/Calib'
         *  RelationalOperator: '<S1155>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_f = (uint8)
            ((VeSR1B_Cnt_BRAKE_FD_3_FD14_MC_DebCntr >=
              KeSR1B_Cnt_BRAKE_FD_3_FD14_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S1155>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_mm =
            VeSR1B_Cnt_BRAKE_FD_3_FD14_MC_DebCntr;

        /* Update for UnitDelay: '<S1155>/Prev Fail Condition' incorporates:
         *  Logic: '<S1155>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_m2 =
            rtb_TmpSignalConversionAtVeRx_f;

        /* DataTypeConversion: '<S1141>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S1141>/VeSR1N_b_BRAKE_FD_3_FD14_MC_Faild'
         *  Logic: '<S1155>/Cntr fail'
         *  Logic: '<S1155>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD14_MC_Fai = (((sint32)
            rtb_TmpSignalConversionAtVeRx_f) != 0);

        /* End of Outputs for SubSystem: '<S1141>/EscData_MC_Failing_Logic' */

        /* DataStoreWrite: '<S1141>/VeSR1N_a_LatAcceltnOffset_BSM' */
        SR1B_BLUEN_ac_DW.VeSR1N_a_LatAcceltnOffset_BSM =
            rtb_TmpSignalConversionAtVeSR_p.E_LatAccelerationOffset_BSM;

        /* DataStoreWrite: '<S1141>/VeSR1N_a_LongAcceltnOffset_BSM' */
        SR1B_BLUEN_ac_DW.VeSR1N_a_LongAcceltnOffset_BSM =
            rtb_TmpSignalConversionAtVeSR_p.E_LongAccelerationOffset_BSM;

        /* RelationalOperator: '<S1141>/Relational Operator3' incorporates:
         *  Constant: '<S1141>/Constant4'
         *  DataStoreWrite: '<S1141>/VeSR1N_b_LHFWheelSpeed_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_LHFWheelSpeed_SNA_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeSR_p.E_LHFWheelSpeed) == 8191);

        /* DataTypeConversion: '<S1141>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S1141>/VeSR1N_b_LHFWhlSnsrFailSts_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_LHFWhlSnsrFailSts_FD14 =
            rtb_TmpSignalConversionAtVeSR_p.E_LHF_WheelSensorFailSts ? ((uint8)1)
            : ((uint8)0);

        /* RelationalOperator: '<S1141>/Relational Operator1' incorporates:
         *  Constant: '<S1141>/Constant1'
         *  DataStoreWrite: '<S1141>/VeSR1N_b_LHF_FastPulseCounter_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_LHF_FastPulseCounter_S = (((sint32)
            rtb_TmpSignalConversionAtVeSR_p.E_LHF_FastPulseCounter) == 255);

        /* RelationalOperator: '<S1141>/Relational Operator2' incorporates:
         *  Constant: '<S1141>/Constant3'
         *  DataStoreWrite: '<S1141>/VeSR1N_b_LHF_Spin_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_LHF_Spin_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeSR_p.E_LHF_Spin) == 3);

        /* RelationalOperator: '<S1141>/Relational Operator6' incorporates:
         *  Constant: '<S1141>/Constant7'
         *  DataStoreWrite: '<S1141>/VeSR1N_b_LHRWheelSpeed_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_LHRWheelSpeed_SNA_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeSR_p.E_LHRWheelSpeed) == 8191);

        /* DataTypeConversion: '<S1141>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S1141>/VeSR1N_b_LHRWhlSnsrFailSts_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_LHRWhlSnsrFailSts_FD14 =
            rtb_TmpSignalConversionAtVeSR_p.E_LHR_WheelSensorFailSts ? ((uint8)1)
            : ((uint8)0);

        /* RelationalOperator: '<S1141>/Relational Operator4' incorporates:
         *  Constant: '<S1141>/Constant5'
         *  DataStoreWrite: '<S1141>/VeSR1N_b_LHR_FastPulseCounter_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_LHR_FastPulseCounter_S = (((sint32)
            rtb_TmpSignalConversionAtVeSR_p.E_LHR_FastPulseCounter) == 255);

        /* RelationalOperator: '<S1141>/Relational Operator5' incorporates:
         *  Constant: '<S1141>/Constant6'
         *  DataStoreWrite: '<S1141>/VeSR1N_b_LHR_Spin_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_LHR_Spin_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeSR_p.E_LHR_Spin) == 3);

        /* RelationalOperator: '<S1141>/Relational Operator' incorporates:
         *  Constant: '<S1141>/Constant'
         *  DataStoreWrite: '<S1141>/VeSR1N_b_LatAccelerationOffset_BSM_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_LatAccelerationOffset_ = (((sint32)
            rtb_TmpSignalConversionAtVeSR_p.E_LatAccelerationOffset_BSM) == 255);

        /* RelationalOperator: '<S1141>/Relational Operator7' incorporates:
         *  Constant: '<S1141>/Constant8'
         *  DataStoreWrite: '<S1141>/VeSR1N_b_LongAccelerationOffset_BSM_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_LongAccelerationOffset = (((sint32)
            rtb_TmpSignalConversionAtVeSR_p.E_LongAccelerationOffset_BSM) == 255);

        /* RelationalOperator: '<S1141>/Relational Operator10' incorporates:
         *  Constant: '<S1141>/Constant11'
         *  DataStoreWrite: '<S1141>/VeSR1N_b_RHFWheelSpeed_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_RHFWheelSpeed_SNA_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeSR_p.E_RHFWheelSpeed) == 8191);

        /* DataTypeConversion: '<S1141>/Data Type Conversion13' incorporates:
         *  DataStoreWrite: '<S1141>/VeSR1N_b_RHFWhlSnsrFailSts_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_RHFWhlSnsrFailSts_FD14 =
            rtb_TmpSignalConversionAtVeSR_p.E_RHF_WheelSensorFailSts ? ((uint8)1)
            : ((uint8)0);

        /* RelationalOperator: '<S1141>/Relational Operator8' incorporates:
         *  Constant: '<S1141>/Constant9'
         *  DataStoreWrite: '<S1141>/VeSR1N_b_RHF_FastPulseCounter_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_RHF_FastPulseCounter_S = (((sint32)
            rtb_TmpSignalConversionAtVeSR_p.E_RHF_FastPulseCounter) == 255);

        /* RelationalOperator: '<S1141>/Relational Operator9' incorporates:
         *  Constant: '<S1141>/Constant10'
         *  DataStoreWrite: '<S1141>/VeSR1N_b_RHF_Spin_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_RHF_Spin_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeSR_p.E_RHF_Spin) == 3);

        /* RelationalOperator: '<S1141>/Relational Operator13' incorporates:
         *  Constant: '<S1141>/Constant14'
         *  DataStoreWrite: '<S1141>/VeSR1N_b_RHRWheelSpeed_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_RHRWheelSpeed_SNA_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeSR_p.E_RHRWheelSpeed) == 8191);

        /* DataTypeConversion: '<S1141>/Data Type Conversion17' incorporates:
         *  DataStoreWrite: '<S1141>/VeSR1N_b_RHRWhlSnsrFailSts_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_RHRWhlSnsrFailSts_FD14 =
            rtb_TmpSignalConversionAtVeSR_p.E_RHR_WheelSensorFailSts ? ((uint8)1)
            : ((uint8)0);

        /* RelationalOperator: '<S1141>/Relational Operator11' incorporates:
         *  Constant: '<S1141>/Constant12'
         *  DataStoreWrite: '<S1141>/VeSR1N_b_RHR_FastPulseCounter_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_RHR_FastPulseCounter_S = (((sint32)
            rtb_TmpSignalConversionAtVeSR_p.E_RHR_FastPulseCounter) == 255);

        /* RelationalOperator: '<S1141>/Relational Operator12' incorporates:
         *  Constant: '<S1141>/Constant13'
         *  DataStoreWrite: '<S1141>/VeSR1N_b_RHR_Spin_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_RHR_Spin_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeSR_p.E_RHR_Spin) == 3);

        /* RelationalOperator: '<S1141>/Relational Operator14' incorporates:
         *  Constant: '<S1141>/Constant15'
         *  DataStoreWrite: '<S1141>/VeSR1N_b_YawRateOffset_BSM_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_YawRateOffset_BSM_SNA_ = (((sint32)
            rtb_TmpSignalConversionAtVeSR_p.E_YawRateOffset_BSM) == 255);

        /* DataStoreWrite: '<S1141>/VeSR1N_cnt_LHF_FastPulseCntr_FD14' */
        SR1B_BLUEN_ac_DW.VeSR1N_cnt_LHF_FastPulseCntr_FD =
            rtb_TmpSignalConversionAtVeSR_p.E_LHF_FastPulseCounter;

        /* DataStoreWrite: '<S1141>/VeSR1N_cnt_LHR_FastPulseCntr_FD14' */
        SR1B_BLUEN_ac_DW.VeSR1N_cnt_LHR_FastPulseCntr_FD =
            rtb_TmpSignalConversionAtVeSR_p.E_LHR_FastPulseCounter;

        /* DataStoreWrite: '<S1141>/VeSR1N_cnt_RHF_FastPulseCntr_FD14' */
        SR1B_BLUEN_ac_DW.VeSR1N_cnt_RHF_FastPulseCntr_FD =
            rtb_TmpSignalConversionAtVeSR_p.E_RHF_FastPulseCounter;

        /* DataStoreWrite: '<S1141>/VeSR1N_cnt_RHR_FastPulseCntr_FD14' */
        SR1B_BLUEN_ac_DW.VeSR1N_cnt_RHR_FastPulseCntr_FD =
            rtb_TmpSignalConversionAtVeSR_p.E_RHR_FastPulseCounter;

        /* DataStoreWrite: '<S1141>/VeSR1N_dphi_YawRateOffset_BSM' */
        SR1B_BLUEN_ac_DW.VeSR1N_dphi_YawRateOffset_BSM =
            rtb_TmpSignalConversionAtVeSR_p.E_YawRateOffset_BSM;

        /* DataTypeConversion: '<S1141>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S1141>/VeSR1N_v_LHFWheelSpeed_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_v_LHFWheelSpeed_FD14 =
            rtb_TmpSignalConversionAtVeSR_p.E_LHFWheelSpeed;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_p.E_LHFWheelSpeed) > 8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_v_LHFWheelSpeed_FD14 = 8191U;
        }

        /* End of DataTypeConversion: '<S1141>/Data Type Conversion5' */

        /* DataTypeConversion: '<S1141>/Data Type Conversion9' incorporates:
         *  DataStoreWrite: '<S1141>/VeSR1N_v_LHRWheelSpeed_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_v_LHRWheelSpeed_FD14 =
            rtb_TmpSignalConversionAtVeSR_p.E_LHRWheelSpeed;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_p.E_LHRWheelSpeed) > 8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_v_LHRWheelSpeed_FD14 = 8191U;
        }

        /* End of DataTypeConversion: '<S1141>/Data Type Conversion9' */

        /* DataTypeConversion: '<S1141>/Data Type Conversion14' incorporates:
         *  DataStoreWrite: '<S1141>/VeSR1N_v_RHFWheelSpeed_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_v_RHFWheelSpeed_FD14 =
            rtb_TmpSignalConversionAtVeSR_p.E_RHFWheelSpeed;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_p.E_RHFWheelSpeed) > 8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_v_RHFWheelSpeed_FD14 = 8191U;
        }

        /* End of DataTypeConversion: '<S1141>/Data Type Conversion14' */

        /* DataTypeConversion: '<S1141>/Data Type Conversion18' incorporates:
         *  DataStoreWrite: '<S1141>/VeSR1N_v_RHRWheelSpeed_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_v_RHRWheelSpeed_FD14 =
            rtb_TmpSignalConversionAtVeSR_p.E_RHRWheelSpeed;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_p.E_RHRWheelSpeed) > 8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_v_RHRWheelSpeed_FD14 = 8191U;
        }

        /* End of DataTypeConversion: '<S1141>/Data Type Conversion18' */

        /* DataTypeConversion: '<S1141>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S1141>/VeSR1N_y_LHF_Spin_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_LHF_Spin_FD14 =
            rtb_TmpSignalConversionAtVeSR_p.E_LHF_Spin;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_p.E_LHF_Spin) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_LHF_Spin_FD14 = 3U;
        }

        /* End of DataTypeConversion: '<S1141>/Data Type Conversion3' */

        /* DataTypeConversion: '<S1141>/Data Type Conversion7' incorporates:
         *  DataStoreWrite: '<S1141>/VeSR1N_y_LHR_Spin_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_LHR_Spin_FD14 =
            rtb_TmpSignalConversionAtVeSR_p.E_LHR_Spin;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_p.E_LHR_Spin) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_LHR_Spin_FD14 = 3U;
        }

        /* End of DataTypeConversion: '<S1141>/Data Type Conversion7' */

        /* DataTypeConversion: '<S1141>/Data Type Conversion12' incorporates:
         *  DataStoreWrite: '<S1141>/VeSR1N_y_RHF_Spin_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_RHF_Spin_FD14 =
            rtb_TmpSignalConversionAtVeSR_p.E_RHF_Spin;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_p.E_RHF_Spin) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_RHF_Spin_FD14 = 3U;
        }

        /* End of DataTypeConversion: '<S1141>/Data Type Conversion12' */

        /* DataTypeConversion: '<S1141>/Data Type Conversion16' incorporates:
         *  DataStoreWrite: '<S1141>/VeSR1N_y_RHR_Spin_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_RHR_Spin_FD14 =
            rtb_TmpSignalConversionAtVeSR_p.E_RHR_Spin;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_p.E_RHR_Spin) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_RHR_Spin_FD14 = 3U;
        }

        /* End of DataTypeConversion: '<S1141>/Data Type Conversion16' */

        /* Outputs for Enabled SubSystem: '<S1141>/Reset_MM_Failing' */
        /* Constant: '<S1151>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_BRAKE_FD_3_FD14_MM,
            rtb_VeSR1N_Cnt_BRAKE_FD_3_FD14_, KeSR1B_Cnt_BRAKE_FD_3_FD14_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_m);

        /* End of Outputs for SubSystem: '<S1141>/Reset_MM_Failing' */

        /* Gain: '<S1141>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_fk = true;
    }

    /* End of Constant: '<S1142>/Calib' */
    /* End of Outputs for SubSystem: '<S1137>/BRAKE_FD_3_FD14_Processing' */

    /* Merge: '<S33>/SR1N_Cnt_BRAKE_FD_3_FD14_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1137>/VeSR1N_Cnt_BRAKE_FD_3_FD14_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_3_FD14_Received_VeSR1N_Cnt_BRAKE_FD_3_FD14_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_m.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S33>/SR1N_b_BRAKE_FD_3_FD14_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1137>/VeSR1N_b_BRAKE_FD_3_FD14_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_3_FD14_Received_VeSR1N_b_BRAKE_FD_3_FD14_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_m.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S33>/SR1N_b_BRAKE_FD_3_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1137>/VeSR1N_b_BRAKE_FD_3_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_3_FD14_Received_VeSR1N_b_BRAKE_FD_3_FD14_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_fk);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BRAKE_FD_3_FD14_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BRAKE_FD_3_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_BRAKE_FD_3_FD3_M;
    boolean rtb_VeSR1N_b_BRAKE_FD_3_FD3_MM_;
    IDTRBRAKE_FD_3_FD3_Pkt rtb_TmpSignalConversionAtVeS_bm;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_n;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BRAKE_FD_3_FD3_Pkt' incorporates:
     *  SubSystem: '<S34>/BRAKE_FD_3_FD3_Received'
     */
    /* SignalConversion generated from: '<S1179>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S34>/SR1N_Cnt_BRAKE_FD_3_FD3_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_BRAKE_FD_3_FD3_M =
        Rte_IrvRead_SR1B_BRAKE_FD_3_FD3_Received_VeSR1N_Cnt_BRAKE_FD_3_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S1179>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S34>/SR1N_b_BRAKE_FD_3_FD3_MM_Faild_merge'
     */
    rtb_VeSR1N_b_BRAKE_FD_3_FD3_MM_ =
        Rte_IrvRead_SR1B_BRAKE_FD_3_FD3_Received_VeSR1N_b_BRAKE_FD_3_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S1179>/VeSR1B_h_COMRX_BRAKE_FD_3_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_BRAKE_FD_3_FD3_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_BRAKE_FD_3_FD3_Pkt_COMRX_BRAKE_FD_3_FD3_Pkt
        (&rtb_TmpSignalConversionAtVeS_bm);

    /* SignalConversion generated from: '<S1179>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BRAKE_FD_3_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BRAKE_FD_3_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_n);

VeRxPDU_BRAKE_FD_3_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_n;

    /* Outputs for Enabled SubSystem: '<S1179>/BRAKE_FD_3_FD3_Processing' incorporates:
     *  EnablePort: '<S1183>/Enable'
     */
    /* Constant: '<S1184>/Calib' */
    if (KeSR1B_b_BRAKE_FD_3_FD3_Enbl)
    {
        /* Switch: '<S1185>/Switch1' incorporates:
         *  SignalConversion generated from: '<S1179>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_BRAKE_FD_3_FD3_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S1185>/Switch' incorporates:
             *  Constant: '<S1185>/Constant'
             */
            if (KeSR1B_b_BRAKE_FD_3_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S1185>/Switch1' incorporates:
                 *  Constant: '<S1185>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_n =
                    KeSR1B_y_BRAKE_FD_3_FD3_E2E_Byp;
            }

            /* End of Switch: '<S1185>/Switch' */
        }

        /* End of Switch: '<S1185>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BRAKE_FD_3_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BRAKE_FD_3_FD3_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S1186>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_n,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_h);

        /* Outputs for Atomic SubSystem: '<S1183>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S1196>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1196>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_h.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S1196>/Inc Cntr' incorporates:
             *  Constant: '<S1189>/Calib'
             *  UnitDelay: '<S1196>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_lhu) + ((uint32)
                             KeSR1B_Cnt_BRAKE_FD_3_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1196>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1196>/Inc Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_3_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1196>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_n =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_lhu;

            /* MinMax: '<S1196>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_n) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_n = 1U;
            }

            /* End of MinMax: '<S1196>/FixPt MinMax' */

            /* Switch: '<S1196>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1187>/Zero4'
             *  Sum: '<S1196>/Dec Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_3_FD3_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_n) - 1));
        }

        /* End of Switch: '<S1196>/dec if Ok else inc2' */

        /* Logic: '<S1196>/Cntr fail' incorporates:
         *  Constant: '<S1190>/Calib'
         *  RelationalOperator: '<S1196>/Enough counts to Fail?2'
         *  UnitDelay: '<S1196>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_n = (uint8)
            (((VeSR1B_Cnt_BRAKE_FD_3_FD3_CRC_DebCntr >=
               KeSR1B_Cnt_BRAKE_FD_3_FD3_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_gp) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1196>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_lhu =
            VeSR1B_Cnt_BRAKE_FD_3_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S1196>/Prev Fail Condition' incorporates:
         *  Logic: '<S1196>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_gp =
            rtb_TmpSignalConversionAtVeRx_n;

        /* DataTypeConversion: '<S1183>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S1183>/VeSR1N_b_BRAKE_FD_3_FD3_CRC_Faild'
         *  Logic: '<S1196>/Cntr fail'
         *  Logic: '<S1196>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_CRC_F_g = (((sint32)
            rtb_TmpSignalConversionAtVeRx_n) != 0);

        /* End of Outputs for SubSystem: '<S1183>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S1183>/VeSR1N_b_BRAKE_FD_3_FD3_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_CRC_Fai =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_h.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S1183>/VeSR1N_b_BRAKE_FD_3_FD3_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_E2E_Fai =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_h.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S1183>/EscData_MC_Failing_Logic' */
        /* Switch: '<S1197>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1197>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_h.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S1197>/Inc Cntr' incorporates:
             *  Constant: '<S1191>/Calib'
             *  UnitDelay: '<S1197>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_i0) + ((uint32)
                             KeSR1B_Cnt_BRAKE_FD_3_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1197>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1197>/Inc Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_3_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1197>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_n =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_i0;

            /* MinMax: '<S1197>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_n) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_n = 1U;
            }

            /* End of MinMax: '<S1197>/FixPt MinMax' */

            /* Switch: '<S1197>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1188>/Zero4'
             *  Sum: '<S1197>/Dec Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_3_FD3_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_n) - 1));
        }

        /* End of Switch: '<S1197>/dec if Ok else inc2' */

        /* Logic: '<S1197>/Cntr fail' incorporates:
         *  Constant: '<S1192>/Calib'
         *  RelationalOperator: '<S1197>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_n = (uint8)
            ((VeSR1B_Cnt_BRAKE_FD_3_FD3_MC_DebCntr >=
              KeSR1B_Cnt_BRAKE_FD_3_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S1197>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_i0 =
            VeSR1B_Cnt_BRAKE_FD_3_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S1197>/Prev Fail Condition' incorporates:
         *  Logic: '<S1197>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_o0 =
            rtb_TmpSignalConversionAtVeRx_n;

        /* DataTypeConversion: '<S1183>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S1183>/VeSR1N_b_BRAKE_FD_3_FD3_MC_Faild'
         *  Logic: '<S1197>/Cntr fail'
         *  Logic: '<S1197>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_3_FD3_MC_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeRx_n) != 0);

        /* End of Outputs for SubSystem: '<S1183>/EscData_MC_Failing_Logic' */

        /* RelationalOperator: '<S1183>/Relational Operator2' incorporates:
         *  Constant: '<S1183>/Constant3'
         *  DataStoreWrite: '<S1183>/VeSR1N_b_LHFWheelSpeed_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_LHFWheelSpeed_SNA_Fa_a = (((sint32)
            rtb_TmpSignalConversionAtVeS_bm.E_LHFWheelSpeed) == 8191);

        /* RelationalOperator: '<S1183>/Relational Operator' incorporates:
         *  Constant: '<S1183>/Constant'
         *  DataStoreWrite: '<S1183>/VeSR1N_b_LHF_FastPulseCounter_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_LHF_FastPulseCounter_n = (((sint32)
            rtb_TmpSignalConversionAtVeS_bm.E_LHF_FastPulseCounter) == 255);

        /* RelationalOperator: '<S1183>/Relational Operator1' incorporates:
         *  Constant: '<S1183>/Constant1'
         *  DataStoreWrite: '<S1183>/VeSR1N_b_LHF_Spin_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_LHF_Spin_SNA_Faild_d = (((sint32)
            rtb_TmpSignalConversionAtVeS_bm.E_LHF_Spin) == 3);

        /* DataTypeConversion: '<S1183>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S1183>/VeSR1N_b_LHF_WhlSnsrFailSts_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_LHF_WhlSnsrFailSts_FD3 =
            rtb_TmpSignalConversionAtVeS_bm.E_LHF_WheelSensorFailSts ? ((uint8)1)
            : ((uint8)0);

        /* RelationalOperator: '<S1183>/Relational Operator5' incorporates:
         *  Constant: '<S1183>/Constant6'
         *  DataStoreWrite: '<S1183>/VeSR1N_b_LHRWheelSpeed_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_LHRWheelSpeed_SNA_Fa_k = (((sint32)
            rtb_TmpSignalConversionAtVeS_bm.E_LHRWheelSpeed) == 8191);

        /* RelationalOperator: '<S1183>/Relational Operator3' incorporates:
         *  Constant: '<S1183>/Constant4'
         *  DataStoreWrite: '<S1183>/VeSR1N_b_LHR_FastPulseCounter_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_LHR_FastPulseCounter_o = (((sint32)
            rtb_TmpSignalConversionAtVeS_bm.E_LHR_FastPulseCounter) == 255);

        /* RelationalOperator: '<S1183>/Relational Operator4' incorporates:
         *  Constant: '<S1183>/Constant5'
         *  DataStoreWrite: '<S1183>/VeSR1N_b_LHR_Spin_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_LHR_Spin_SNA_Faild_b = (((sint32)
            rtb_TmpSignalConversionAtVeS_bm.E_LHR_Spin) == 3);

        /* DataTypeConversion: '<S1183>/Data Type Conversion7' incorporates:
         *  DataStoreWrite: '<S1183>/VeSR1N_b_LHR_WhlSnsrFailSts_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_LHR_WhlSnsrFailSts_FD3 =
            rtb_TmpSignalConversionAtVeS_bm.E_LHR_WheelSensorFailSts ? ((uint8)1)
            : ((uint8)0);

        /* RelationalOperator: '<S1183>/Relational Operator8' incorporates:
         *  Constant: '<S1183>/Constant9'
         *  DataStoreWrite: '<S1183>/VeSR1N_b_RHFWheelSpeed_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_RHFWheelSpeed_SNA_Fa_f = (((sint32)
            rtb_TmpSignalConversionAtVeS_bm.E_RHFWheelSpeed) == 8191);

        /* RelationalOperator: '<S1183>/Relational Operator6' incorporates:
         *  Constant: '<S1183>/Constant7'
         *  DataStoreWrite: '<S1183>/VeSR1N_b_RHF_FastPulseCounter_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_RHF_FastPulseCounter_n = (((sint32)
            rtb_TmpSignalConversionAtVeS_bm.E_RHF_FastPulseCounter) == 255);

        /* RelationalOperator: '<S1183>/Relational Operator7' incorporates:
         *  Constant: '<S1183>/Constant8'
         *  DataStoreWrite: '<S1183>/VeSR1N_b_RHF_Spin_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_RHF_Spin_SNA_Faild_b = (((sint32)
            rtb_TmpSignalConversionAtVeS_bm.E_RHF_Spin) == 3);

        /* DataTypeConversion: '<S1183>/Data Type Conversion11' incorporates:
         *  DataStoreWrite: '<S1183>/VeSR1N_b_RHF_WhlSnsrFailSts_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_RHF_WhlSnsrFailSts_FD3 =
            rtb_TmpSignalConversionAtVeS_bm.E_RHF_WheelSensorFailSts ? ((uint8)1)
            : ((uint8)0);

        /* RelationalOperator: '<S1183>/Relational Operator11' incorporates:
         *  Constant: '<S1183>/Constant12'
         *  DataStoreWrite: '<S1183>/VeSR1N_b_RHRWheelSpeed_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_RHRWheelSpeed_SNA_Fa_d = (((sint32)
            rtb_TmpSignalConversionAtVeS_bm.E_RHRWheelSpeed) == 8191);

        /* RelationalOperator: '<S1183>/Relational Operator9' incorporates:
         *  Constant: '<S1183>/Constant10'
         *  DataStoreWrite: '<S1183>/VeSR1N_b_RHR_FastPulseCounter_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_RHR_FastPulseCounter_k = (((sint32)
            rtb_TmpSignalConversionAtVeS_bm.E_RHR_FastPulseCounter) == 255);

        /* RelationalOperator: '<S1183>/Relational Operator10' incorporates:
         *  Constant: '<S1183>/Constant11'
         *  DataStoreWrite: '<S1183>/VeSR1N_b_RHR_Spin_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_RHR_Spin_SNA_Faild_j = (((sint32)
            rtb_TmpSignalConversionAtVeS_bm.E_RHR_Spin) == 3);

        /* DataTypeConversion: '<S1183>/Data Type Conversion15' incorporates:
         *  DataStoreWrite: '<S1183>/VeSR1N_b_RHR_WhlSnsrFailSts_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_RHR_WhlSnsrFailSts_FD3 =
            rtb_TmpSignalConversionAtVeS_bm.E_RHR_WheelSensorFailSts ? ((uint8)1)
            : ((uint8)0);

        /* DataStoreWrite: '<S1183>/VeSR1N_cnt_LHF_FastPulseCntr_FD3' */
        SR1B_BLUEN_ac_DW.VeSR1N_cnt_LHF_FastPulseCntr__h =
            rtb_TmpSignalConversionAtVeS_bm.E_LHF_FastPulseCounter;

        /* DataStoreWrite: '<S1183>/VeSR1N_cnt_LHR_FastPulseCntr_FD3' */
        SR1B_BLUEN_ac_DW.VeSR1N_cnt_LHR_FastPulseCntr__d =
            rtb_TmpSignalConversionAtVeS_bm.E_LHR_FastPulseCounter;

        /* DataStoreWrite: '<S1183>/VeSR1N_cnt_RHF_FastPulseCntr_FD3' */
        SR1B_BLUEN_ac_DW.VeSR1N_cnt_RHF_FastPulseCntr__d =
            rtb_TmpSignalConversionAtVeS_bm.E_RHF_FastPulseCounter;

        /* DataStoreWrite: '<S1183>/VeSR1N_cnt_RHR_FastPulseCntr_FD3' */
        SR1B_BLUEN_ac_DW.VeSR1N_cnt_RHR_FastPulseCntr__g =
            rtb_TmpSignalConversionAtVeS_bm.E_RHR_FastPulseCounter;

        /* DataTypeConversion: '<S1183>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S1183>/VeSR1N_v_LHFWheelSpeed_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_v_LHFWheelSpeed_FD3 =
            rtb_TmpSignalConversionAtVeS_bm.E_LHFWheelSpeed;
        if (((sint32)rtb_TmpSignalConversionAtVeS_bm.E_LHFWheelSpeed) > 8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_v_LHFWheelSpeed_FD3 = 8191U;
        }

        /* End of DataTypeConversion: '<S1183>/Data Type Conversion4' */

        /* DataTypeConversion: '<S1183>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S1183>/VeSR1N_v_LHRWheelSpeed_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_v_LHRWheelSpeed_FD3 =
            rtb_TmpSignalConversionAtVeS_bm.E_LHRWheelSpeed;
        if (((sint32)rtb_TmpSignalConversionAtVeS_bm.E_LHRWheelSpeed) > 8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_v_LHRWheelSpeed_FD3 = 8191U;
        }

        /* End of DataTypeConversion: '<S1183>/Data Type Conversion8' */

        /* DataTypeConversion: '<S1183>/Data Type Conversion12' incorporates:
         *  DataStoreWrite: '<S1183>/VeSR1N_v_RHFWheelSpeed_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_v_RHFWheelSpeed_FD3 =
            rtb_TmpSignalConversionAtVeS_bm.E_RHFWheelSpeed;
        if (((sint32)rtb_TmpSignalConversionAtVeS_bm.E_RHFWheelSpeed) > 8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_v_RHFWheelSpeed_FD3 = 8191U;
        }

        /* End of DataTypeConversion: '<S1183>/Data Type Conversion12' */

        /* DataTypeConversion: '<S1183>/Data Type Conversion16' incorporates:
         *  DataStoreWrite: '<S1183>/VeSR1N_v_RHRWheelSpeed_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_v_RHRWheelSpeed_FD3 =
            rtb_TmpSignalConversionAtVeS_bm.E_RHRWheelSpeed;
        if (((sint32)rtb_TmpSignalConversionAtVeS_bm.E_RHRWheelSpeed) > 8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_v_RHRWheelSpeed_FD3 = 8191U;
        }

        /* End of DataTypeConversion: '<S1183>/Data Type Conversion16' */

        /* DataTypeConversion: '<S1183>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S1183>/VeSR1N_y_LHF_Spin_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_LHF_Spin_FD3 =
            rtb_TmpSignalConversionAtVeS_bm.E_LHF_Spin;
        if (((sint32)rtb_TmpSignalConversionAtVeS_bm.E_LHF_Spin) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_LHF_Spin_FD3 = 3U;
        }

        /* End of DataTypeConversion: '<S1183>/Data Type Conversion2' */

        /* DataTypeConversion: '<S1183>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S1183>/VeSR1N_y_LHR_Spin_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_LHR_Spin_FD3 =
            rtb_TmpSignalConversionAtVeS_bm.E_LHR_Spin;
        if (((sint32)rtb_TmpSignalConversionAtVeS_bm.E_LHR_Spin) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_LHR_Spin_FD3 = 3U;
        }

        /* End of DataTypeConversion: '<S1183>/Data Type Conversion6' */

        /* DataTypeConversion: '<S1183>/Data Type Conversion10' incorporates:
         *  DataStoreWrite: '<S1183>/VeSR1N_y_RHF_Spin_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_RHF_Spin_FD3 =
            rtb_TmpSignalConversionAtVeS_bm.E_RHF_Spin;
        if (((sint32)rtb_TmpSignalConversionAtVeS_bm.E_RHF_Spin) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_RHF_Spin_FD3 = 3U;
        }

        /* End of DataTypeConversion: '<S1183>/Data Type Conversion10' */

        /* DataTypeConversion: '<S1183>/Data Type Conversion14' incorporates:
         *  DataStoreWrite: '<S1183>/VeSR1N_y_RHR_Spin_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_RHR_Spin_FD3 =
            rtb_TmpSignalConversionAtVeS_bm.E_RHR_Spin;
        if (((sint32)rtb_TmpSignalConversionAtVeS_bm.E_RHR_Spin) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_RHR_Spin_FD3 = 3U;
        }

        /* End of DataTypeConversion: '<S1183>/Data Type Conversion14' */

        /* Outputs for Enabled SubSystem: '<S1183>/Reset_MM_Failing' */
        /* Constant: '<S1193>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_BRAKE_FD_3_FD3_MM_,
            rtb_VeSR1N_Cnt_BRAKE_FD_3_FD3_M, KeSR1B_Cnt_BRAKE_FD_3_FD3_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_kt);

        /* End of Outputs for SubSystem: '<S1183>/Reset_MM_Failing' */

        /* Gain: '<S1183>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_b5p = true;
    }

    /* End of Constant: '<S1184>/Calib' */
    /* End of Outputs for SubSystem: '<S1179>/BRAKE_FD_3_FD3_Processing' */

    /* Merge: '<S34>/SR1N_Cnt_BRAKE_FD_3_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1179>/VeSR1N_Cnt_BRAKE_FD_3_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_3_FD3_Received_VeSR1N_Cnt_BRAKE_FD_3_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_kt.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S34>/SR1N_b_BRAKE_FD_3_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1179>/VeSR1N_b_BRAKE_FD_3_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_3_FD3_Received_VeSR1N_b_BRAKE_FD_3_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_kt.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S34>/SR1N_b_BRAKE_FD_3_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1179>/VeSR1N_b_BRAKE_FD_3_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_3_FD3_Received_VeSR1N_b_BRAKE_FD_3_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_b5p);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BRAKE_FD_3_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BRAKE_FD_4_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_BRAKE_FD_4_FD3_M;
    boolean rtb_VeSR1N_b_BRAKE_FD_4_FD3_MM_;
    IDTRBRAKE_FD_4_FD3_Pkt rtb_TmpSignalConversionAtVe_d3c;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_l;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BRAKE_FD_4_FD3_Pkt' incorporates:
     *  SubSystem: '<S35>/BRAKE_FD_4_FD3_Received'
     */
    /* SignalConversion generated from: '<S1218>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S35>/SR1N_Cnt_BRAKE_FD_4_FD3_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_BRAKE_FD_4_FD3_M =
        Rte_IrvRead_SR1B_BRAKE_FD_4_FD3_Received_VeSR1N_Cnt_BRAKE_FD_4_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S1218>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S35>/SR1N_b_BRAKE_FD_4_FD3_MM_Faild_merge'
     */
    rtb_VeSR1N_b_BRAKE_FD_4_FD3_MM_ =
        Rte_IrvRead_SR1B_BRAKE_FD_4_FD3_Received_VeSR1N_b_BRAKE_FD_4_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S1218>/VeSR1B_h_COMRX_BRAKE_FD_4_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_BRAKE_FD_4_FD3_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_BRAKE_FD_4_FD3_Pkt_COMRX_BRAKE_FD_4_FD3_Pkt
        (&rtb_TmpSignalConversionAtVe_d3c);

    /* SignalConversion generated from: '<S1218>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BRAKE_FD_4_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BRAKE_FD_4_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_l);

VeRxPDU_BRAKE_FD_4_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_l;

    /* Outputs for Enabled SubSystem: '<S1218>/BRAKE_FD_4_FD3_Processing' incorporates:
     *  EnablePort: '<S1222>/Enable'
     */
    /* Constant: '<S1223>/Calib' */
    if (KeSR1B_b_BRAKE_FD_4_FD3_Enbl)
    {
        /* Switch: '<S1224>/Switch1' incorporates:
         *  SignalConversion generated from: '<S1218>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_BRAKE_FD_4_FD3_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S1224>/Switch' incorporates:
             *  Constant: '<S1224>/Constant'
             */
            if (KeSR1B_b_BRAKE_FD_4_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S1224>/Switch1' incorporates:
                 *  Constant: '<S1224>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_l =
                    KeSR1B_y_BRAKE_FD_4_FD3_E2E_Byp;
            }

            /* End of Switch: '<S1224>/Switch' */
        }

        /* End of Switch: '<S1224>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BRAKE_FD_4_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BRAKE_FD_4_FD3_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S1225>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_l,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_nu);

        /* Outputs for Atomic SubSystem: '<S1222>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S1235>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1235>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_nu.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S1235>/Inc Cntr' incorporates:
             *  Constant: '<S1228>/Calib'
             *  UnitDelay: '<S1235>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_o1) + ((uint32)
                             KeSR1B_Cnt_BRAKE_FD_4_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1235>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1235>/Inc Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_4_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1235>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_l =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_o1;

            /* MinMax: '<S1235>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_l) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_l = 1U;
            }

            /* End of MinMax: '<S1235>/FixPt MinMax' */

            /* Switch: '<S1235>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1226>/Zero4'
             *  Sum: '<S1235>/Dec Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_4_FD3_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_l) - 1));
        }

        /* End of Switch: '<S1235>/dec if Ok else inc2' */

        /* Logic: '<S1235>/Cntr fail' incorporates:
         *  Constant: '<S1229>/Calib'
         *  RelationalOperator: '<S1235>/Enough counts to Fail?2'
         *  UnitDelay: '<S1235>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_l = (uint8)
            (((VeSR1B_Cnt_BRAKE_FD_4_FD3_CRC_DebCntr >=
               KeSR1B_Cnt_BRAKE_FD_4_FD3_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_nn) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1235>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_o1 =
            VeSR1B_Cnt_BRAKE_FD_4_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S1235>/Prev Fail Condition' incorporates:
         *  Logic: '<S1235>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_nn =
            rtb_TmpSignalConversionAtVeRx_l;

        /* DataTypeConversion: '<S1222>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S1222>/VeSR1N_b_BRAKE_FD_4_FD3_CRC_Faild'
         *  Logic: '<S1235>/Cntr fail'
         *  Logic: '<S1235>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_4_FD3_CRC_F_c = (((sint32)
            rtb_TmpSignalConversionAtVeRx_l) != 0);

        /* End of Outputs for SubSystem: '<S1222>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S1222>/VeSR1N_b_BRAKE_FD_4_FD3_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_4_FD3_CRC_Fai =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_nu.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S1222>/VeSR1N_b_BRAKE_FD_4_FD3_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_4_FD3_E2E_Fai =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_nu.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S1222>/EscData_MC_Failing_Logic' */
        /* Switch: '<S1236>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1236>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_nu.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S1236>/Inc Cntr' incorporates:
             *  Constant: '<S1230>/Calib'
             *  UnitDelay: '<S1236>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ao) + ((uint32)
                             KeSR1B_Cnt_BRAKE_FD_4_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1236>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1236>/Inc Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_4_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1236>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_l =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ao;

            /* MinMax: '<S1236>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_l) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_l = 1U;
            }

            /* End of MinMax: '<S1236>/FixPt MinMax' */

            /* Switch: '<S1236>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1227>/Zero4'
             *  Sum: '<S1236>/Dec Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_4_FD3_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_l) - 1));
        }

        /* End of Switch: '<S1236>/dec if Ok else inc2' */

        /* Logic: '<S1236>/Cntr fail' incorporates:
         *  Constant: '<S1231>/Calib'
         *  RelationalOperator: '<S1236>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_l = (uint8)
            ((VeSR1B_Cnt_BRAKE_FD_4_FD3_MC_DebCntr >=
              KeSR1B_Cnt_BRAKE_FD_4_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S1236>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ao =
            VeSR1B_Cnt_BRAKE_FD_4_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S1236>/Prev Fail Condition' incorporates:
         *  Logic: '<S1236>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_gk4 =
            rtb_TmpSignalConversionAtVeRx_l;

        /* DataTypeConversion: '<S1222>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S1222>/VeSR1N_b_BRAKE_FD_4_FD3_MC_Faild'
         *  Logic: '<S1236>/Cntr fail'
         *  Logic: '<S1236>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_4_FD3_MC_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeRx_l) != 0);

        /* End of Outputs for SubSystem: '<S1222>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S1222>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S1222>/VeSR1N_b_ASRActive_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ASRActive_FD3 =
            rtb_TmpSignalConversionAtVe_d3c.E_ASRActive ? ((uint8)1) : ((uint8)0);

        /* RelationalOperator: '<S1222>/Relational Operator1' incorporates:
         *  Constant: '<S1222>/Constant1'
         *  DataStoreWrite: '<S1222>/VeSR1N_b_EPBSts_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EPBSts_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVe_d3c.E_EPBSts) == 15);

        /* DataTypeConversion: '<S1222>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S1222>/VeSR1N_b_MSRActive_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MSRActive_FD3 =
            rtb_TmpSignalConversionAtVe_d3c.E_MSRActive ? ((uint8)1) : ((uint8)0);

        /* RelationalOperator: '<S1222>/Relational Operator2' incorporates:
         *  Constant: '<S1222>/Constant3'
         *  DataStoreWrite: '<S1222>/VeSR1N_b_TravelDistance_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_TravelDistance_SNA_Fai = (((sint32)
            rtb_TmpSignalConversionAtVe_d3c.E_TravelDistance) == 255);

        /* DataStoreWrite: '<S1222>/VeSR1N_l_TravelDistance' */
        SR1B_BLUEN_ac_DW.VeSR1N_l_TravelDistance =
            rtb_TmpSignalConversionAtVe_d3c.E_TravelDistance;

        /* DataTypeConversion: '<S1222>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S1222>/VeSR1N_y_EPBSts_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_EPBSts_FD3 =
            rtb_TmpSignalConversionAtVe_d3c.E_EPBSts;
        if (((sint32)rtb_TmpSignalConversionAtVe_d3c.E_EPBSts) > 15)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_EPBSts_FD3 = 15U;
        }

        /* End of DataTypeConversion: '<S1222>/Data Type Conversion2' */

        /* Outputs for Enabled SubSystem: '<S1222>/Reset_MM_Failing' */
        /* Constant: '<S1232>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_BRAKE_FD_4_FD3_MM_,
            rtb_VeSR1N_Cnt_BRAKE_FD_4_FD3_M, KeSR1B_Cnt_BRAKE_FD_4_FD3_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_mq);

        /* End of Outputs for SubSystem: '<S1222>/Reset_MM_Failing' */

        /* Gain: '<S1222>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_ei = true;
    }

    /* End of Constant: '<S1223>/Calib' */
    /* End of Outputs for SubSystem: '<S1218>/BRAKE_FD_4_FD3_Processing' */

    /* Merge: '<S35>/SR1N_Cnt_BRAKE_FD_4_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1218>/VeSR1N_Cnt_BRAKE_FD_4_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_4_FD3_Received_VeSR1N_Cnt_BRAKE_FD_4_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_mq.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S35>/SR1N_b_BRAKE_FD_4_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1218>/VeSR1N_b_BRAKE_FD_4_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_4_FD3_Received_VeSR1N_b_BRAKE_FD_4_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_mq.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S35>/SR1N_b_BRAKE_FD_4_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1218>/VeSR1N_b_BRAKE_FD_4_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_4_FD3_Received_VeSR1N_b_BRAKE_FD_4_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_ei);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BRAKE_FD_4_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BRAKE_FD_5_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_BRAKE_FD_5_FD3_M;
    boolean rtb_VeSR1N_b_BRAKE_FD_5_FD3_MM_;
    IDTRBRAKE_FD_5_FD3_Pkt rtb_TmpSignalConversionAtVeS_jl;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_c;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BRAKE_FD_5_FD3_Pkt' incorporates:
     *  SubSystem: '<S36>/BRAKE_FD_5_FD3_Received'
     */
    /* SignalConversion generated from: '<S1245>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S36>/SR1N_Cnt_BRAKE_FD_5_FD3_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_BRAKE_FD_5_FD3_M =
        Rte_IrvRead_SR1B_BRAKE_FD_5_FD3_Received_VeSR1N_Cnt_BRAKE_FD_5_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S1245>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S36>/SR1N_b_BRAKE_FD_5_FD3_MM_Faild_merge'
     */
    rtb_VeSR1N_b_BRAKE_FD_5_FD3_MM_ =
        Rte_IrvRead_SR1B_BRAKE_FD_5_FD3_Received_VeSR1N_b_BRAKE_FD_5_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S1245>/VeSR1B_h_COMRX_BRAKE_FD_5_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_BRAKE_FD_5_FD3_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_BRAKE_FD_5_FD3_Pkt_COMRX_BRAKE_FD_5_FD3_Pkt
        (&rtb_TmpSignalConversionAtVeS_jl);

    /* SignalConversion generated from: '<S1245>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BRAKE_FD_5_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BRAKE_FD_5_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_c);

VeRxPDU_BRAKE_FD_5_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_c;

    /* Outputs for Enabled SubSystem: '<S1245>/BRAKE_FD_5_FD3_Processing' incorporates:
     *  EnablePort: '<S1249>/Enable'
     */
    /* Constant: '<S1250>/Calib' */
    if (KeSR1B_b_BRAKE_FD_5_FD3_Enbl)
    {
        /* Switch: '<S1251>/Switch1' incorporates:
         *  SignalConversion generated from: '<S1245>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_BRAKE_FD_5_FD3_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S1251>/Switch' incorporates:
             *  Constant: '<S1251>/Constant'
             */
            if (KeSR1B_b_BRAKE_FD_5_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S1251>/Switch1' incorporates:
                 *  Constant: '<S1251>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_c =
                    KeSR1B_y_BRAKE_FD_5_FD3_E2E_Byp;
            }

            /* End of Switch: '<S1251>/Switch' */
        }

        /* End of Switch: '<S1251>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BRAKE_FD_5_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BRAKE_FD_5_FD3_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S1252>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_c,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_id);

        /* Outputs for Atomic SubSystem: '<S1249>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S1262>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1262>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_id.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S1262>/Inc Cntr' incorporates:
             *  Constant: '<S1255>/Calib'
             *  UnitDelay: '<S1262>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_m4) + ((uint32)
                             KeSR1B_Cnt_BRAKE_FD_5_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1262>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1262>/Inc Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_5_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1262>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_c =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_m4;

            /* MinMax: '<S1262>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_c) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_c = 1U;
            }

            /* End of MinMax: '<S1262>/FixPt MinMax' */

            /* Switch: '<S1262>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1253>/Zero4'
             *  Sum: '<S1262>/Dec Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_5_FD3_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_c) - 1));
        }

        /* End of Switch: '<S1262>/dec if Ok else inc2' */

        /* Logic: '<S1262>/Cntr fail' incorporates:
         *  Constant: '<S1256>/Calib'
         *  RelationalOperator: '<S1262>/Enough counts to Fail?2'
         *  UnitDelay: '<S1262>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_c = (uint8)
            (((VeSR1B_Cnt_BRAKE_FD_5_FD3_CRC_DebCntr >=
               KeSR1B_Cnt_BRAKE_FD_5_FD3_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ml) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1262>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_m4 =
            VeSR1B_Cnt_BRAKE_FD_5_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S1262>/Prev Fail Condition' incorporates:
         *  Logic: '<S1262>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ml =
            rtb_TmpSignalConversionAtVeRx_c;

        /* DataTypeConversion: '<S1249>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S1249>/VeSR1N_b_BRAKE_FD_5_FD3_CRC_Faild'
         *  Logic: '<S1262>/Cntr fail'
         *  Logic: '<S1262>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_5_FD3_CRC_F_m = (((sint32)
            rtb_TmpSignalConversionAtVeRx_c) != 0);

        /* End of Outputs for SubSystem: '<S1249>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S1249>/VeSR1N_b_BRAKE_FD_5_FD3_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_5_FD3_CRC_Fai =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_id.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S1249>/VeSR1N_b_BRAKE_FD_5_FD3_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_5_FD3_E2E_Fai =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_id.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S1249>/EscData_MC_Failing_Logic' */
        /* Switch: '<S1263>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1263>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_id.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S1263>/Inc Cntr' incorporates:
             *  Constant: '<S1257>/Calib'
             *  UnitDelay: '<S1263>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_mt) + ((uint32)
                             KeSR1B_Cnt_BRAKE_FD_5_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1263>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1263>/Inc Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_5_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1263>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_c =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_mt;

            /* MinMax: '<S1263>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_c) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_c = 1U;
            }

            /* End of MinMax: '<S1263>/FixPt MinMax' */

            /* Switch: '<S1263>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1254>/Zero4'
             *  Sum: '<S1263>/Dec Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_5_FD3_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_c) - 1));
        }

        /* End of Switch: '<S1263>/dec if Ok else inc2' */

        /* Logic: '<S1263>/Cntr fail' incorporates:
         *  Constant: '<S1258>/Calib'
         *  RelationalOperator: '<S1263>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_c = (uint8)
            ((VeSR1B_Cnt_BRAKE_FD_5_FD3_MC_DebCntr >=
              KeSR1B_Cnt_BRAKE_FD_5_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S1263>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_mt =
            VeSR1B_Cnt_BRAKE_FD_5_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S1263>/Prev Fail Condition' incorporates:
         *  Logic: '<S1263>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_c3 =
            rtb_TmpSignalConversionAtVeRx_c;

        /* DataTypeConversion: '<S1249>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S1249>/VeSR1N_b_BRAKE_FD_5_FD3_MC_Faild'
         *  Logic: '<S1263>/Cntr fail'
         *  Logic: '<S1263>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_5_FD3_MC_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeRx_c) != 0);

        /* End of Outputs for SubSystem: '<S1249>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S1249>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S1249>/VeSR1N_b_ABSFailSts_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ABSFailSts_FD3 =
            rtb_TmpSignalConversionAtVeS_jl.E_ABSFailSts ? ((uint8)1) : ((uint8)
            0);

        /* DataTypeConversion: '<S1249>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S1249>/VeSR1N_b_ACCEngaged_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ACCEngaged_FD3 =
            rtb_TmpSignalConversionAtVeS_jl.E_ACCEngaged ? ((uint8)1) : ((uint8)
            0);

        /* DataTypeConversion: '<S1249>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S1249>/VeSR1N_b_ESCFailSts_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ESCFailSts_FD3 =
            rtb_TmpSignalConversionAtVeS_jl.E_ESCFailSts ? ((uint8)1) : ((uint8)
            0);

        /* DataTypeConversion: '<S1249>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S1249>/VeSR1N_b_RollsModeAct_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_RollsModeAct_FD3 =
            rtb_TmpSignalConversionAtVeS_jl.E_RollsModeAct ? ((uint8)1) :
            ((uint8)0);

        /* Outputs for Enabled SubSystem: '<S1249>/Reset_MM_Failing' */
        /* Constant: '<S1259>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_BRAKE_FD_5_FD3_MM_,
            rtb_VeSR1N_Cnt_BRAKE_FD_5_FD3_M, KeSR1B_Cnt_BRAKE_FD_5_FD3_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_bi);

        /* End of Outputs for SubSystem: '<S1249>/Reset_MM_Failing' */

        /* Gain: '<S1249>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_kj = true;
    }

    /* End of Constant: '<S1250>/Calib' */
    /* End of Outputs for SubSystem: '<S1245>/BRAKE_FD_5_FD3_Processing' */

    /* Merge: '<S36>/SR1N_Cnt_BRAKE_FD_5_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1245>/VeSR1N_Cnt_BRAKE_FD_5_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_5_FD3_Received_VeSR1N_Cnt_BRAKE_FD_5_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_bi.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S36>/SR1N_b_BRAKE_FD_5_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1245>/VeSR1N_b_BRAKE_FD_5_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_5_FD3_Received_VeSR1N_b_BRAKE_FD_5_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_bi.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S36>/SR1N_b_BRAKE_FD_5_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1245>/VeSR1N_b_BRAKE_FD_5_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_5_FD3_Received_VeSR1N_b_BRAKE_FD_5_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_kj);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BRAKE_FD_5_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BRAKE_FD_6_FD14_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_BRAKE_FD_6_FD14_;
    boolean rtb_VeSR1N_b_BRAKE_FD_6_FD14_MM;
    IDTRBRAKE_FD_6_FD14_Pkt rtb_TmpSignalConversionAtVeS_lq;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_j;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BRAKE_FD_6_FD14_Pkt' incorporates:
     *  SubSystem: '<S37>/BRAKE_FD_6_FD14_Received'
     */
    /* SignalConversion generated from: '<S1272>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S37>/SR1N_Cnt_BRAKE_FD_6_FD14_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_BRAKE_FD_6_FD14_ =
        Rte_IrvRead_SR1B_BRAKE_FD_6_FD14_Received_VeSR1N_Cnt_BRAKE_FD_6_FD14_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S1272>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S37>/SR1N_b_BRAKE_FD_6_FD14_MM_Faild_merge'
     */
    rtb_VeSR1N_b_BRAKE_FD_6_FD14_MM =
        Rte_IrvRead_SR1B_BRAKE_FD_6_FD14_Received_VeSR1N_b_BRAKE_FD_6_FD14_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S1272>/VeSR1B_h_COMRX_BRAKE_FD_6_FD14_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_BRAKE_FD_6_FD14_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_BRAKE_FD_6_FD14_Pkt_COMRX_BRAKE_FD_6_FD14_Pkt(
        &rtb_TmpSignalConversionAtVeS_lq);

    /* SignalConversion generated from: '<S1272>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BRAKE_FD_6_FD14_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BRAKE_FD_6_FD14_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_j);

VeRxPDU_BRAKE_FD_6_FD14_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_j;

    /* Outputs for Enabled SubSystem: '<S1272>/BRAKE_FD_6_FD14_Processing' incorporates:
     *  EnablePort: '<S1276>/Enable'
     */
    /* Constant: '<S1277>/Calib' */
    if (KeSR1B_b_BRAKE_FD_6_FD14_Enbl)
    {
        /* Switch: '<S1278>/Switch1' incorporates:
         *  SignalConversion generated from: '<S1272>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_BRAKE_FD_6_FD14_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S1278>/Switch' incorporates:
             *  Constant: '<S1278>/Constant'
             */
            if (KeSR1B_b_BRAKE_FD_6_FD14_E2E_BypEnbl)
            {
                /* Switch: '<S1278>/Switch1' incorporates:
                 *  Constant: '<S1278>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_j =
                    KeSR1B_y_BRAKE_FD_6_FD14_E2E_Byp;
            }

            /* End of Switch: '<S1278>/Switch' */
        }

        /* End of Switch: '<S1278>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BRAKE_FD_6_FD14_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BRAKE_FD_6_FD14_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S1279>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_j,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_hz);

        /* Outputs for Atomic SubSystem: '<S1276>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S1289>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1289>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_hz.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S1289>/Inc Cntr' incorporates:
             *  Constant: '<S1282>/Calib'
             *  UnitDelay: '<S1289>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_pl) + ((uint32)
                             KeSR1B_Cnt_BRAKE_FD_6_FD14_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1289>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1289>/Inc Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_6_FD14_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1289>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_j =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_pl;

            /* MinMax: '<S1289>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_j) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_j = 1U;
            }

            /* End of MinMax: '<S1289>/FixPt MinMax' */

            /* Switch: '<S1289>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1280>/Zero4'
             *  Sum: '<S1289>/Dec Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_6_FD14_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_j) - 1));
        }

        /* End of Switch: '<S1289>/dec if Ok else inc2' */

        /* Logic: '<S1289>/Cntr fail' incorporates:
         *  Constant: '<S1283>/Calib'
         *  RelationalOperator: '<S1289>/Enough counts to Fail?2'
         *  UnitDelay: '<S1289>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_j = (uint8)
            (((VeSR1B_Cnt_BRAKE_FD_6_FD14_CRC_DebCntr >=
               KeSR1B_Cnt_BRAKE_FD_6_FD14_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_dc) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1289>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_pl =
            VeSR1B_Cnt_BRAKE_FD_6_FD14_CRC_DebCntr;

        /* Update for UnitDelay: '<S1289>/Prev Fail Condition' incorporates:
         *  Logic: '<S1289>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_dc =
            rtb_TmpSignalConversionAtVeRx_j;

        /* DataTypeConversion: '<S1276>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S1276>/VeSR1N_b_BRAKE_FD_6_FD14_CRC_Faild'
         *  Logic: '<S1289>/Cntr fail'
         *  Logic: '<S1289>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_CRC__h = (((sint32)
            rtb_TmpSignalConversionAtVeRx_j) != 0);

        /* End of Outputs for SubSystem: '<S1276>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S1276>/VeSR1N_b_BRAKE_FD_6_FD14_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_CRC_Fa =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_hz.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S1276>/VeSR1N_b_BRAKE_FD_6_FD14_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_E2E_Fa =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_hz.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S1276>/EscData_MC_Failing_Logic' */
        /* Switch: '<S1290>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1290>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_hz.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S1290>/Inc Cntr' incorporates:
             *  Constant: '<S1284>/Calib'
             *  UnitDelay: '<S1290>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_j1) + ((uint32)
                             KeSR1B_Cnt_BRAKE_FD_6_FD14_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1290>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1290>/Inc Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_6_FD14_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1290>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_j =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_j1;

            /* MinMax: '<S1290>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_j) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_j = 1U;
            }

            /* End of MinMax: '<S1290>/FixPt MinMax' */

            /* Switch: '<S1290>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1281>/Zero4'
             *  Sum: '<S1290>/Dec Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_6_FD14_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_j) - 1));
        }

        /* End of Switch: '<S1290>/dec if Ok else inc2' */

        /* Logic: '<S1290>/Cntr fail' incorporates:
         *  Constant: '<S1285>/Calib'
         *  RelationalOperator: '<S1290>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_j = (uint8)
            ((VeSR1B_Cnt_BRAKE_FD_6_FD14_MC_DebCntr >=
              KeSR1B_Cnt_BRAKE_FD_6_FD14_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S1290>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_j1 =
            VeSR1B_Cnt_BRAKE_FD_6_FD14_MC_DebCntr;

        /* Update for UnitDelay: '<S1290>/Prev Fail Condition' incorporates:
         *  Logic: '<S1290>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_jy =
            rtb_TmpSignalConversionAtVeRx_j;

        /* DataTypeConversion: '<S1276>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S1276>/VeSR1N_b_BRAKE_FD_6_FD14_MC_Faild'
         *  Logic: '<S1290>/Cntr fail'
         *  Logic: '<S1290>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD14_MC_Fai = (((sint32)
            rtb_TmpSignalConversionAtVeRx_j) != 0);

        /* End of Outputs for SubSystem: '<S1276>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S1276>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S1276>/VeSR1N_M_CmdTotBrkFricAxTrqFD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_CmdTotBrkFricAxTrqFD14 =
            rtb_TmpSignalConversionAtVeS_lq.E_Cmnd_TotBrkFrict_AxleTorq;
        if (((sint32)rtb_TmpSignalConversionAtVeS_lq.E_Cmnd_TotBrkFrict_AxleTorq)
            > 32767)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_CmdTotBrkFricAxTrqFD14 = 32767U;
        }

        /* End of DataTypeConversion: '<S1276>/Data Type Conversion1' */

        /* DataTypeConversion: '<S1276>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S1276>/VeSR1N_M_DrIntdTotBrkAxTrq_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_DrIntdTotBrkAxTrq_FD14 =
            rtb_TmpSignalConversionAtVeS_lq.E_DrvrIntd_TotalBrk_AxleTorq;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_lq.E_DrvrIntd_TotalBrk_AxleTorq) >
                32767)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_DrIntdTotBrkAxTrq_FD14 = 32767U;
        }

        /* End of DataTypeConversion: '<S1276>/Data Type Conversion4' */

        /* DataStoreWrite: '<S1276>/VeSR1N_M_DrvrReqdAxlTrqBSM_FD14' */
        SR1B_BLUEN_ac_DW.VeSR1N_M_DrvrReqdAxlTrqBSM_FD14 =
            rtb_TmpSignalConversionAtVeS_lq.E_DriverRequested_AxleTrq_BSM;

        /* DataStoreWrite: '<S1276>/VeSR1N_M_FrontAxle_Rq_BSM_FD14' */
        SR1B_BLUEN_ac_DW.VeSR1N_M_FrontAxle_Rq_BSM_FD14 =
            rtb_TmpSignalConversionAtVeS_lq.E_FrontAxle_Rq_BSM;

        /* DataStoreWrite: '<S1276>/VeSR1N_M_RearAxle_Rq_BSM_FD14' */
        SR1B_BLUEN_ac_DW.VeSR1N_M_RearAxle_Rq_BSM_FD14 =
            rtb_TmpSignalConversionAtVeS_lq.E_RearAxle_Rq_BSM;

        /* DataStoreWrite: '<S1276>/VeSR1N_M_TotalAxle_Rq_BSM_FD14' */
        SR1B_BLUEN_ac_DW.VeSR1N_M_TotalAxle_Rq_BSM_FD14 =
            rtb_TmpSignalConversionAtVeS_lq.E_TotalAxle_Rq_BSM;

        /* RelationalOperator: '<S1276>/Relational Operator' incorporates:
         *  Constant: '<S1276>/Constant'
         *  DataStoreWrite: '<S1276>/VeSR1N_b_Cmnd_TotBrkFrict_AxleTorq_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_Cmnd_TotBrkFrict_AxleT = (((sint32)
            rtb_TmpSignalConversionAtVeS_lq.E_Cmnd_TotBrkFrict_AxleTorq) ==
            32767);

        /* RelationalOperator: '<S1276>/Relational Operator1' incorporates:
         *  Constant: '<S1276>/Constant1'
         *  DataStoreWrite: '<S1276>/VeSR1N_b_DriverReq_AxleTrq_Enabled_BSM_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_DriverReq_AxleTrq_Enab = (((sint32)
            rtb_TmpSignalConversionAtVeS_lq.E_DriverReq_AxleTrq_Enabled_BSM) ==
            15);

        /* RelationalOperator: '<S1276>/Relational Operator2' incorporates:
         *  Constant: '<S1276>/Constant3'
         *  DataStoreWrite: '<S1276>/VeSR1N_b_DriverRequested_AxleTrq_BSM_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_DriverRequested_AxleTr = (((sint32)
            rtb_TmpSignalConversionAtVeS_lq.E_DriverRequested_AxleTrq_BSM) ==
            65535);

        /* RelationalOperator: '<S1276>/Relational Operator3' incorporates:
         *  Constant: '<S1276>/Constant4'
         *  DataStoreWrite: '<S1276>/VeSR1N_b_DrvrIntd_TotalBrk_AxleTorq_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_DrvrIntd_TotalBrk_Axle = (((sint32)
            rtb_TmpSignalConversionAtVeS_lq.E_DrvrIntd_TotalBrk_AxleTorq) ==
            32767);

        /* DataTypeConversion: '<S1276>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S1276>/VeSR1N_b_FrontAxleMaxRqBSM_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_FrontAxleMaxRqBSM_FD14 =
            rtb_TmpSignalConversionAtVeS_lq.E_FrontAxle_Max_Rq_BSM ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S1276>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S1276>/VeSR1N_b_FrontAxleMinRqBSM_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_FrontAxleMinRqBSM_FD14 =
            rtb_TmpSignalConversionAtVeS_lq.E_FrontAxle_Min_Rq_BSM ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S1276>/Relational Operator4' incorporates:
         *  Constant: '<S1276>/Constant5'
         *  DataStoreWrite: '<S1276>/VeSR1N_b_FrontAxle_Rq_BSM_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_FrontAxle_Rq_BSM_SNA_F = (((sint32)
            rtb_TmpSignalConversionAtVeS_lq.E_FrontAxle_Rq_BSM) == 65535);

        /* DataTypeConversion: '<S1276>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S1276>/VeSR1N_b_RearAxle_MaxRqBSM_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_RearAxle_MaxRqBSM_FD14 =
            rtb_TmpSignalConversionAtVeS_lq.E_RearAxle_Max_Rq_BSM ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S1276>/Data Type Conversion9' incorporates:
         *  DataStoreWrite: '<S1276>/VeSR1N_b_RearAxle_MinRqBSM_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_RearAxle_MinRqBSM_FD14 =
            rtb_TmpSignalConversionAtVeS_lq.E_RearAxle_Min_Rq_BSM ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S1276>/Relational Operator5' incorporates:
         *  Constant: '<S1276>/Constant6'
         *  DataStoreWrite: '<S1276>/VeSR1N_b_RearAxle_Rq_BSM_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_RearAxle_Rq_BSM_SNA_Fa = (((sint32)
            rtb_TmpSignalConversionAtVeS_lq.E_RearAxle_Rq_BSM) == 65535);

        /* DataTypeConversion: '<S1276>/Data Type Conversion11' incorporates:
         *  DataStoreWrite: '<S1276>/VeSR1N_b_TotalAxleMaxRqBSM_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_TotalAxleMaxRqBSM_FD14 =
            rtb_TmpSignalConversionAtVeS_lq.E_TotalAxle_Max_Rq_BSM ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S1276>/Data Type Conversion12' incorporates:
         *  DataStoreWrite: '<S1276>/VeSR1N_b_TotalAxleMinRqBSM_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_TotalAxleMinRqBSM_FD14 =
            rtb_TmpSignalConversionAtVeS_lq.E_TotalAxle_Min_Rq_BSM ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S1276>/Relational Operator6' incorporates:
         *  Constant: '<S1276>/Constant7'
         *  DataStoreWrite: '<S1276>/VeSR1N_b_TotalAxle_Rq_BSM_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_TotalAxle_Rq_BSM_SNA_F = (((sint32)
            rtb_TmpSignalConversionAtVeS_lq.E_TotalAxle_Rq_BSM) == 65535);

        /* DataTypeConversion: '<S1276>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S1276>/VeSR1N_y_DrvrReqAxleTrqEnbldBSM'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_DrvrReqAxleTrqEnbldBSM =
            rtb_TmpSignalConversionAtVeS_lq.E_DriverReq_AxleTrq_Enabled_BSM;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_lq.E_DriverReq_AxleTrq_Enabled_BSM)
            > 15)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_DrvrReqAxleTrqEnbldBSM = 15U;
        }

        /* End of DataTypeConversion: '<S1276>/Data Type Conversion2' */

        /* Outputs for Enabled SubSystem: '<S1276>/Reset_MM_Failing' */
        /* Constant: '<S1286>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_BRAKE_FD_6_FD14_MM,
            rtb_VeSR1N_Cnt_BRAKE_FD_6_FD14_, KeSR1B_Cnt_BRAKE_FD_6_FD14_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_ps);

        /* End of Outputs for SubSystem: '<S1276>/Reset_MM_Failing' */

        /* Gain: '<S1276>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_k5 = true;
    }

    /* End of Constant: '<S1277>/Calib' */
    /* End of Outputs for SubSystem: '<S1272>/BRAKE_FD_6_FD14_Processing' */

    /* Merge: '<S37>/SR1N_Cnt_BRAKE_FD_6_FD14_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1272>/VeSR1N_Cnt_BRAKE_FD_6_FD14_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_6_FD14_Received_VeSR1N_Cnt_BRAKE_FD_6_FD14_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_ps.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S37>/SR1N_b_BRAKE_FD_6_FD14_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1272>/VeSR1N_b_BRAKE_FD_6_FD14_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_6_FD14_Received_VeSR1N_b_BRAKE_FD_6_FD14_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_ps.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S37>/SR1N_b_BRAKE_FD_6_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1272>/VeSR1N_b_BRAKE_FD_6_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_6_FD14_Received_VeSR1N_b_BRAKE_FD_6_FD14_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_k5);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BRAKE_FD_6_FD14_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BRAKE_FD_6_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_BRAKE_FD_6_FD3_M;
    boolean rtb_VeSR1N_b_BRAKE_FD_6_FD3_MM_;
    IDTRBRAKE_FD_6_FD3_Pkt rtb_TmpSignalConversionAtVeS_h0;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_k;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BRAKE_FD_6_FD3_Pkt' incorporates:
     *  SubSystem: '<S38>/BRAKE_FD_6_FD3_Received'
     */
    /* SignalConversion generated from: '<S1308>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S38>/SR1N_Cnt_BRAKE_FD_6_FD3_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_BRAKE_FD_6_FD3_M =
        Rte_IrvRead_SR1B_BRAKE_FD_6_FD3_Received_VeSR1N_Cnt_BRAKE_FD_6_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S1308>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S38>/SR1N_b_BRAKE_FD_6_FD3_MM_Faild_merge'
     */
    rtb_VeSR1N_b_BRAKE_FD_6_FD3_MM_ =
        Rte_IrvRead_SR1B_BRAKE_FD_6_FD3_Received_VeSR1N_b_BRAKE_FD_6_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S1308>/VeSR1B_h_COMRX_BRAKE_FD_6_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_BRAKE_FD_6_FD3_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_BRAKE_FD_6_FD3_Pkt_COMRX_BRAKE_FD_6_FD3_Pkt
        (&rtb_TmpSignalConversionAtVeS_h0);

    /* SignalConversion generated from: '<S1308>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BRAKE_FD_6_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BRAKE_FD_6_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_k);

VeRxPDU_BRAKE_FD_6_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_k;

    /* Outputs for Enabled SubSystem: '<S1308>/BRAKE_FD_6_FD3_Processing' incorporates:
     *  EnablePort: '<S1312>/Enable'
     */
    /* Constant: '<S1313>/Calib' */
    if (KeSR1B_b_BRAKE_FD_6_FD3_Enbl)
    {
        /* Switch: '<S1314>/Switch1' incorporates:
         *  SignalConversion generated from: '<S1308>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_BRAKE_FD_6_FD3_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S1314>/Switch' incorporates:
             *  Constant: '<S1314>/Constant'
             */
            if (KeSR1B_b_BRAKE_FD_6_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S1314>/Switch1' incorporates:
                 *  Constant: '<S1314>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_k =
                    KeSR1B_y_BRAKE_FD_6_FD3_E2E_Byp;
            }

            /* End of Switch: '<S1314>/Switch' */
        }

        /* End of Switch: '<S1314>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BRAKE_FD_6_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BRAKE_FD_6_FD3_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S1315>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_k,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ms);

        /* Outputs for Atomic SubSystem: '<S1312>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S1325>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1325>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ms.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S1325>/Inc Cntr' incorporates:
             *  Constant: '<S1318>/Calib'
             *  UnitDelay: '<S1325>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_bi) + ((uint32)
                             KeSR1B_Cnt_BRAKE_FD_6_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1325>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1325>/Inc Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_6_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1325>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_k =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_bi;

            /* MinMax: '<S1325>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_k) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_k = 1U;
            }

            /* End of MinMax: '<S1325>/FixPt MinMax' */

            /* Switch: '<S1325>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1316>/Zero4'
             *  Sum: '<S1325>/Dec Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_6_FD3_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_k) - 1));
        }

        /* End of Switch: '<S1325>/dec if Ok else inc2' */

        /* Logic: '<S1325>/Cntr fail' incorporates:
         *  Constant: '<S1319>/Calib'
         *  RelationalOperator: '<S1325>/Enough counts to Fail?2'
         *  UnitDelay: '<S1325>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_k = (uint8)
            (((VeSR1B_Cnt_BRAKE_FD_6_FD3_CRC_DebCntr >=
               KeSR1B_Cnt_BRAKE_FD_6_FD3_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_g1) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1325>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_bi =
            VeSR1B_Cnt_BRAKE_FD_6_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S1325>/Prev Fail Condition' incorporates:
         *  Logic: '<S1325>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_g1 =
            rtb_TmpSignalConversionAtVeRx_k;

        /* DataTypeConversion: '<S1312>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S1312>/VeSR1N_b_BRAKE_FD_6_FD3_CRC_Faild'
         *  Logic: '<S1325>/Cntr fail'
         *  Logic: '<S1325>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_CRC_F_p = (((sint32)
            rtb_TmpSignalConversionAtVeRx_k) != 0);

        /* End of Outputs for SubSystem: '<S1312>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S1312>/VeSR1N_b_BRAKE_FD_6_FD3_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_CRC_Fai =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ms.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S1312>/VeSR1N_b_BRAKE_FD_6_FD3_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_E2E_Fai =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ms.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S1312>/EscData_MC_Failing_Logic' */
        /* Switch: '<S1326>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1326>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ms.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S1326>/Inc Cntr' incorporates:
             *  Constant: '<S1320>/Calib'
             *  UnitDelay: '<S1326>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gp) + ((uint32)
                             KeSR1B_Cnt_BRAKE_FD_6_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1326>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1326>/Inc Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_6_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1326>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_k =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gp;

            /* MinMax: '<S1326>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_k) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_k = 1U;
            }

            /* End of MinMax: '<S1326>/FixPt MinMax' */

            /* Switch: '<S1326>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1317>/Zero4'
             *  Sum: '<S1326>/Dec Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_6_FD3_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_k) - 1));
        }

        /* End of Switch: '<S1326>/dec if Ok else inc2' */

        /* Logic: '<S1326>/Cntr fail' incorporates:
         *  Constant: '<S1321>/Calib'
         *  RelationalOperator: '<S1326>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_k = (uint8)
            ((VeSR1B_Cnt_BRAKE_FD_6_FD3_MC_DebCntr >=
              KeSR1B_Cnt_BRAKE_FD_6_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S1326>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gp =
            VeSR1B_Cnt_BRAKE_FD_6_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S1326>/Prev Fail Condition' incorporates:
         *  Logic: '<S1326>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_od =
            rtb_TmpSignalConversionAtVeRx_k;

        /* DataTypeConversion: '<S1312>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S1312>/VeSR1N_b_BRAKE_FD_6_FD3_MC_Faild'
         *  Logic: '<S1326>/Cntr fail'
         *  Logic: '<S1326>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_6_FD3_MC_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeRx_k) != 0);

        /* End of Outputs for SubSystem: '<S1312>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S1312>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S1312>/VeSR1N_M_CmdtBrkFrictAxlTorqFD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_CmdtBrkFrictAxlTorqFD3 =
            rtb_TmpSignalConversionAtVeS_h0.E_Cmnd_TotBrkFrict_AxleTorq;
        if (((sint32)rtb_TmpSignalConversionAtVeS_h0.E_Cmnd_TotBrkFrict_AxleTorq)
            > 32767)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_CmdtBrkFrictAxlTorqFD3 = 32767U;
        }

        /* End of DataTypeConversion: '<S1312>/Data Type Conversion1' */

        /* DataTypeConversion: '<S1312>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S1312>/VeSR1N_M_DrvrIntdTotBrkAxlTqFD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_DrvrIntdTotBrkAxlTqFD3 =
            rtb_TmpSignalConversionAtVeS_h0.E_DrvrIntd_TotalBrk_AxleTorq;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_h0.E_DrvrIntd_TotalBrk_AxleTorq) >
                32767)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_DrvrIntdTotBrkAxlTqFD3 = 32767U;
        }

        /* End of DataTypeConversion: '<S1312>/Data Type Conversion4' */

        /* DataStoreWrite: '<S1312>/VeSR1N_M_DrvrReqdAxlTrq_BSM_FD3' */
        SR1B_BLUEN_ac_DW.VeSR1N_M_DrvrReqdAxlTrq_BSM_FD3 =
            rtb_TmpSignalConversionAtVeS_h0.E_DriverRequested_AxleTrq_BSM;

        /* DataStoreWrite: '<S1312>/VeSR1N_M_FrontAxle_Rq_BSM_FD3' */
        SR1B_BLUEN_ac_DW.VeSR1N_M_FrontAxle_Rq_BSM_FD3 =
            rtb_TmpSignalConversionAtVeS_h0.E_FrontAxle_Rq_BSM;

        /* DataStoreWrite: '<S1312>/VeSR1N_M_RearAxle_Rq_BSM_FD3' */
        SR1B_BLUEN_ac_DW.VeSR1N_M_RearAxle_Rq_BSM_FD3 =
            rtb_TmpSignalConversionAtVeS_h0.E_RearAxle_Rq_BSM;

        /* DataTypeConversion: '<S1312>/Data Type Conversion12' incorporates:
         *  DataStoreWrite: '<S1312>/VeSR1N_M_Regen_AxleTorque_Req'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_Regen_AxleTorque_Req =
            rtb_TmpSignalConversionAtVeS_h0.E_Regen_AxleTorque_Req;
        if (((sint32)rtb_TmpSignalConversionAtVeS_h0.E_Regen_AxleTorque_Req) >
                32767)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_Regen_AxleTorque_Req = 32767U;
        }

        /* End of DataTypeConversion: '<S1312>/Data Type Conversion12' */

        /* DataStoreWrite: '<S1312>/VeSR1N_M_TotalAxle_Rq_BSM_FD3' */
        SR1B_BLUEN_ac_DW.VeSR1N_M_TotalAxle_Rq_BSM_FD3 =
            rtb_TmpSignalConversionAtVeS_h0.E_TotalAxle_Rq_BSM;

        /* RelationalOperator: '<S1312>/Relational Operator' incorporates:
         *  Constant: '<S1312>/Constant'
         *  DataStoreWrite: '<S1312>/VeSR1N_b_Cmnd_TotBrkFrict_AxleTorq_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_Cmnd_TotBrkFrict_Axl_i = (((sint32)
            rtb_TmpSignalConversionAtVeS_h0.E_Cmnd_TotBrkFrict_AxleTorq) ==
            32767);

        /* RelationalOperator: '<S1312>/Relational Operator1' incorporates:
         *  Constant: '<S1312>/Constant1'
         *  DataStoreWrite: '<S1312>/VeSR1N_b_DriverReq_AxleTrq_Enabled_BSM_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_DriverReq_AxleTrq_En_b = (((sint32)
            rtb_TmpSignalConversionAtVeS_h0.E_DriverReq_AxleTrq_Enabled_BSM) ==
            15);

        /* RelationalOperator: '<S1312>/Relational Operator2' incorporates:
         *  Constant: '<S1312>/Constant3'
         *  DataStoreWrite: '<S1312>/VeSR1N_b_DriverRequested_AxleTrq_BSM_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_DriverRequested_Axle_i = (((sint32)
            rtb_TmpSignalConversionAtVeS_h0.E_DriverRequested_AxleTrq_BSM) ==
            65535);

        /* RelationalOperator: '<S1312>/Relational Operator3' incorporates:
         *  Constant: '<S1312>/Constant4'
         *  DataStoreWrite: '<S1312>/VeSR1N_b_DrvrIntd_TotalBrk_AxleTorq_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_DrvrIntd_TotalBrk_Ax_b = (((sint32)
            rtb_TmpSignalConversionAtVeS_h0.E_DrvrIntd_TotalBrk_AxleTorq) ==
            32767);

        /* DataTypeConversion: '<S1312>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S1312>/VeSR1N_b_FrontAxleMaxRq_BSM_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_FrontAxleMaxRq_BSM_FD3 =
            rtb_TmpSignalConversionAtVeS_h0.E_FrontAxle_Max_Rq_BSM ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S1312>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S1312>/VeSR1N_b_FrontAxleMinRq_BSM_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_FrontAxleMinRq_BSM_FD3 =
            rtb_TmpSignalConversionAtVeS_h0.E_FrontAxle_Min_Rq_BSM ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S1312>/Relational Operator4' incorporates:
         *  Constant: '<S1312>/Constant5'
         *  DataStoreWrite: '<S1312>/VeSR1N_b_FrontAxle_Rq_BSM_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_FrontAxle_Rq_BSM_SNA_i = (((sint32)
            rtb_TmpSignalConversionAtVeS_h0.E_FrontAxle_Rq_BSM) == 65535);

        /* RelationalOperator: '<S1312>/Relational Operator5' incorporates:
         *  Constant: '<S1312>/Constant6'
         *  DataStoreWrite: '<S1312>/VeSR1N_b_OPD_Hold_Status_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_OPD_Hold_Status_SNA_Fa = (((sint32)
            rtb_TmpSignalConversionAtVeS_h0.E_OPD_Hold_Status) == 3);

        /* DataTypeConversion: '<S1312>/Data Type Conversion9' incorporates:
         *  DataStoreWrite: '<S1312>/VeSR1N_b_RearAxle_MaxRq_BSM_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_RearAxle_MaxRq_BSM_FD3 =
            rtb_TmpSignalConversionAtVeS_h0.E_RearAxle_Max_Rq_BSM ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S1312>/Data Type Conversion10' incorporates:
         *  DataStoreWrite: '<S1312>/VeSR1N_b_RearAxle_MinRq_BSM_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_RearAxle_MinRq_BSM_FD3 =
            rtb_TmpSignalConversionAtVeS_h0.E_RearAxle_Min_Rq_BSM ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S1312>/Relational Operator6' incorporates:
         *  Constant: '<S1312>/Constant7'
         *  DataStoreWrite: '<S1312>/VeSR1N_b_RearAxle_Rq_BSM_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_RearAxle_Rq_BSM_SNA__l = (((sint32)
            rtb_TmpSignalConversionAtVeS_h0.E_RearAxle_Rq_BSM) == 65535);

        /* RelationalOperator: '<S1312>/Relational Operator7' incorporates:
         *  Constant: '<S1312>/Constant8'
         *  DataStoreWrite: '<S1312>/VeSR1N_b_Regen_AxleTorque_Req_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_Regen_AxleTorque_Req_S = (((sint32)
            rtb_TmpSignalConversionAtVeS_h0.E_Regen_AxleTorque_Req) == 32767);

        /* DataTypeConversion: '<S1312>/Data Type Conversion13' incorporates:
         *  DataStoreWrite: '<S1312>/VeSR1N_b_TotalAxleMaxRq_BSM_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_TotalAxleMaxRq_BSM_FD3 =
            rtb_TmpSignalConversionAtVeS_h0.E_TotalAxle_Max_Rq_BSM ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S1312>/Data Type Conversion14' incorporates:
         *  DataStoreWrite: '<S1312>/VeSR1N_b_TotalAxleMinRq_BSM_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_TotalAxleMinRq_BSM_FD3 =
            rtb_TmpSignalConversionAtVeS_h0.E_TotalAxle_Min_Rq_BSM ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S1312>/Relational Operator8' incorporates:
         *  Constant: '<S1312>/Constant9'
         *  DataStoreWrite: '<S1312>/VeSR1N_b_TotalAxle_Rq_BSM_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_TotalAxle_Rq_BSM_SNA_p = (((sint32)
            rtb_TmpSignalConversionAtVeS_h0.E_TotalAxle_Rq_BSM) == 65535);

        /* RelationalOperator: '<S1312>/Relational Operator9' incorporates:
         *  Constant: '<S1312>/Constant10'
         *  DataStoreWrite: '<S1312>/VeSR1N_b_WED_MODE_RQ_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_WED_MODE_RQ_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeS_h0.E_WED_MODE_RQ) == 3);

        /* DataTypeConversion: '<S1312>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S1312>/VeSR1N_y_DrvrRqAxlTqEnbdBSM_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_DrvrRqAxlTqEnbdBSM_FD3 =
            rtb_TmpSignalConversionAtVeS_h0.E_DriverReq_AxleTrq_Enabled_BSM;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_h0.E_DriverReq_AxleTrq_Enabled_BSM)
            > 15)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_DrvrRqAxlTqEnbdBSM_FD3 = 15U;
        }

        /* End of DataTypeConversion: '<S1312>/Data Type Conversion2' */

        /* DataTypeConversion: '<S1312>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S1312>/VeSR1N_y_OPD_Hold_Status'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_OPD_Hold_Status =
            rtb_TmpSignalConversionAtVeS_h0.E_OPD_Hold_Status;
        if (((sint32)rtb_TmpSignalConversionAtVeS_h0.E_OPD_Hold_Status) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_OPD_Hold_Status = 3U;
        }

        /* End of DataTypeConversion: '<S1312>/Data Type Conversion8' */

        /* DataTypeConversion: '<S1312>/Data Type Conversion16' incorporates:
         *  DataStoreWrite: '<S1312>/VeSR1N_y_WED_MODE_RQ'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_WED_MODE_RQ =
            rtb_TmpSignalConversionAtVeS_h0.E_WED_MODE_RQ;
        if (((sint32)rtb_TmpSignalConversionAtVeS_h0.E_WED_MODE_RQ) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_WED_MODE_RQ = 3U;
        }

        /* End of DataTypeConversion: '<S1312>/Data Type Conversion16' */

        /* Outputs for Enabled SubSystem: '<S1312>/Reset_MM_Failing' */
        /* Constant: '<S1322>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_BRAKE_FD_6_FD3_MM_,
            rtb_VeSR1N_Cnt_BRAKE_FD_6_FD3_M, KeSR1B_Cnt_BRAKE_FD_6_FD3_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_el);

        /* End of Outputs for SubSystem: '<S1312>/Reset_MM_Failing' */

        /* Gain: '<S1312>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_o3 = true;
    }

    /* End of Constant: '<S1313>/Calib' */
    /* End of Outputs for SubSystem: '<S1308>/BRAKE_FD_6_FD3_Processing' */

    /* Merge: '<S38>/SR1N_Cnt_BRAKE_FD_6_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1308>/VeSR1N_Cnt_BRAKE_FD_6_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_6_FD3_Received_VeSR1N_Cnt_BRAKE_FD_6_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_el.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S38>/SR1N_b_BRAKE_FD_6_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1308>/VeSR1N_b_BRAKE_FD_6_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_6_FD3_Received_VeSR1N_b_BRAKE_FD_6_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_el.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S38>/SR1N_b_BRAKE_FD_6_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1308>/VeSR1N_b_BRAKE_FD_6_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_6_FD3_Received_VeSR1N_b_BRAKE_FD_6_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_o3);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BRAKE_FD_6_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BRAKE_FD_7_FD14_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_BRAKE_FD_7_FD14_;
    boolean rtb_VeSR1N_b_BRAKE_FD_7_FD14_MM;
    IDTRBRAKE_FD_7_FD14_Pkt rtb_TmpSignalConversionAtVeSR_m;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeR_co;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BRAKE_FD_7_FD14_Pkt' incorporates:
     *  SubSystem: '<S39>/BRAKE_FD_7_FD14_Received'
     */
    /* SignalConversion generated from: '<S1347>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S39>/SR1N_Cnt_BRAKE_FD_7_FD14_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_BRAKE_FD_7_FD14_ =
        Rte_IrvRead_SR1B_BRAKE_FD_7_FD14_Received_VeSR1N_Cnt_BRAKE_FD_7_FD14_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S1347>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S39>/SR1N_b_BRAKE_FD_7_FD14_MM_Faild_merge'
     */
    rtb_VeSR1N_b_BRAKE_FD_7_FD14_MM =
        Rte_IrvRead_SR1B_BRAKE_FD_7_FD14_Received_VeSR1N_b_BRAKE_FD_7_FD14_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S1347>/VeSR1B_h_COMRX_BRAKE_FD_7_FD14_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_BRAKE_FD_7_FD14_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_BRAKE_FD_7_FD14_Pkt_COMRX_BRAKE_FD_7_FD14_Pkt(
        &rtb_TmpSignalConversionAtVeSR_m);

    /* SignalConversion generated from: '<S1347>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BRAKE_FD_7_FD14_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BRAKE_FD_7_FD14_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeR_co);

VeRxPDU_BRAKE_FD_7_FD14_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeR_co;

    /* Outputs for Enabled SubSystem: '<S1347>/BRAKE_FD_7_FD14_Processing' incorporates:
     *  EnablePort: '<S1351>/Enable'
     */
    /* Constant: '<S1352>/Calib' */
    if (KeSR1B_b_BRAKE_FD_7_FD14_Enbl)
    {
        /* Switch: '<S1353>/Switch1' incorporates:
         *  SignalConversion generated from: '<S1347>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_BRAKE_FD_7_FD14_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S1353>/Switch' incorporates:
             *  Constant: '<S1353>/Constant'
             */
            if (KeSR1B_b_BRAKE_FD_7_FD14_E2E_BypEnbl)
            {
                /* Switch: '<S1353>/Switch1' incorporates:
                 *  Constant: '<S1353>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeR_co =
                    KeSR1B_y_BRAKE_FD_7_FD14_E2E_Byp;
            }

            /* End of Switch: '<S1353>/Switch' */
        }

        /* End of Switch: '<S1353>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BRAKE_FD_7_FD14_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BRAKE_FD_7_FD14_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S1354>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeR_co,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_dy);

        /* Outputs for Atomic SubSystem: '<S1351>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S1364>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1364>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_dy.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S1364>/Inc Cntr' incorporates:
             *  Constant: '<S1357>/Calib'
             *  UnitDelay: '<S1364>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_cf) + ((uint32)
                             KeSR1B_Cnt_BRAKE_FD_7_FD14_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1364>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1364>/Inc Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_7_FD14_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1364>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeR_co =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_cf;

            /* MinMax: '<S1364>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeR_co) <= 1)
            {
                rtb_TmpSignalConversionAtVeR_co = 1U;
            }

            /* End of MinMax: '<S1364>/FixPt MinMax' */

            /* Switch: '<S1364>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1355>/Zero4'
             *  Sum: '<S1364>/Dec Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_7_FD14_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeR_co) - 1));
        }

        /* End of Switch: '<S1364>/dec if Ok else inc2' */

        /* Logic: '<S1364>/Cntr fail' incorporates:
         *  Constant: '<S1358>/Calib'
         *  RelationalOperator: '<S1364>/Enough counts to Fail?2'
         *  UnitDelay: '<S1364>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeR_co = (uint8)
            (((VeSR1B_Cnt_BRAKE_FD_7_FD14_CRC_DebCntr >=
               KeSR1B_Cnt_BRAKE_FD_7_FD14_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_mh) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1364>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_cf =
            VeSR1B_Cnt_BRAKE_FD_7_FD14_CRC_DebCntr;

        /* Update for UnitDelay: '<S1364>/Prev Fail Condition' incorporates:
         *  Logic: '<S1364>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_mh =
            rtb_TmpSignalConversionAtVeR_co;

        /* DataTypeConversion: '<S1351>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S1351>/VeSR1N_b_BRAKE_FD_7_FD14_CRC_Faild'
         *  Logic: '<S1364>/Cntr fail'
         *  Logic: '<S1364>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD14_CRC__n = (((sint32)
            rtb_TmpSignalConversionAtVeR_co) != 0);

        /* End of Outputs for SubSystem: '<S1351>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S1351>/VeSR1N_b_BRAKE_FD_7_FD14_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD14_CRC_Fa =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_dy.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S1351>/VeSR1N_b_BRAKE_FD_7_FD14_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD14_E2E_Fa =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_dy.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S1351>/EscData_MC_Failing_Logic' */
        /* Switch: '<S1365>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1365>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_dy.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S1365>/Inc Cntr' incorporates:
             *  Constant: '<S1359>/Calib'
             *  UnitDelay: '<S1365>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_am) + ((uint32)
                             KeSR1B_Cnt_BRAKE_FD_7_FD14_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1365>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1365>/Inc Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_7_FD14_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1365>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeR_co =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_am;

            /* MinMax: '<S1365>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeR_co) <= 1)
            {
                rtb_TmpSignalConversionAtVeR_co = 1U;
            }

            /* End of MinMax: '<S1365>/FixPt MinMax' */

            /* Switch: '<S1365>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1356>/Zero4'
             *  Sum: '<S1365>/Dec Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_7_FD14_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeR_co) - 1));
        }

        /* End of Switch: '<S1365>/dec if Ok else inc2' */

        /* Logic: '<S1365>/Cntr fail' incorporates:
         *  Constant: '<S1360>/Calib'
         *  RelationalOperator: '<S1365>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeR_co = (uint8)
            ((VeSR1B_Cnt_BRAKE_FD_7_FD14_MC_DebCntr >=
              KeSR1B_Cnt_BRAKE_FD_7_FD14_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S1365>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_am =
            VeSR1B_Cnt_BRAKE_FD_7_FD14_MC_DebCntr;

        /* Update for UnitDelay: '<S1365>/Prev Fail Condition' incorporates:
         *  Logic: '<S1365>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_jl =
            rtb_TmpSignalConversionAtVeR_co;

        /* DataTypeConversion: '<S1351>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S1351>/VeSR1N_b_BRAKE_FD_7_FD14_MC_Faild'
         *  Logic: '<S1365>/Cntr fail'
         *  Logic: '<S1365>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD14_MC_Fai = (((sint32)
            rtb_TmpSignalConversionAtVeR_co) != 0);

        /* End of Outputs for SubSystem: '<S1351>/EscData_MC_Failing_Logic' */

        /* DataStoreWrite: '<S1351>/VeSR1N_Pct_BrakePdlPosn_FD14' */
        SR1B_BLUEN_ac_DW.VeSR1N_Pct_BrakePdlPosn_FD14 =
            rtb_TmpSignalConversionAtVeSR_m.E_BrakePdlPosn;

        /* RelationalOperator: '<S1351>/Relational Operator' incorporates:
         *  Constant: '<S1351>/Constant'
         *  DataStoreWrite: '<S1351>/VeSR1N_b_BrakePdlPosn_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BrakePdlPosn_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeSR_m.E_BrakePdlPosn) == 255);

        /* DataTypeConversion: '<S1351>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S1351>/VeSR1N_b_BrkPdl_Flt_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BrkPdl_Flt_FD14 =
            rtb_TmpSignalConversionAtVeSR_m.E_BrkPdl_Flt ? ((uint8)1) : ((uint8)
            0);

        /* RelationalOperator: '<S1351>/Relational Operator1' incorporates:
         *  Constant: '<S1351>/Constant1'
         *  DataStoreWrite: '<S1351>/VeSR1N_b_BrkPdl_Stat_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BrkPdl_Stat_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeSR_m.E_BrkPdl_Stat) == 3);

        /* DataTypeConversion: '<S1351>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S1351>/VeSR1N_y_BrkPdl_Stat_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_BrkPdl_Stat_FD14 =
            rtb_TmpSignalConversionAtVeSR_m.E_BrkPdl_Stat;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_m.E_BrkPdl_Stat) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_BrkPdl_Stat_FD14 = 3U;
        }

        /* End of DataTypeConversion: '<S1351>/Data Type Conversion3' */

        /* Outputs for Enabled SubSystem: '<S1351>/Reset_MM_Failing' */
        /* Constant: '<S1361>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_BRAKE_FD_7_FD14_MM,
            rtb_VeSR1N_Cnt_BRAKE_FD_7_FD14_, KeSR1B_Cnt_BRAKE_FD_7_FD14_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_jf);

        /* End of Outputs for SubSystem: '<S1351>/Reset_MM_Failing' */

        /* Gain: '<S1351>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_ky = true;
    }

    /* End of Constant: '<S1352>/Calib' */
    /* End of Outputs for SubSystem: '<S1347>/BRAKE_FD_7_FD14_Processing' */

    /* Merge: '<S39>/SR1N_Cnt_BRAKE_FD_7_FD14_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1347>/VeSR1N_Cnt_BRAKE_FD_7_FD14_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_7_FD14_Received_VeSR1N_Cnt_BRAKE_FD_7_FD14_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_jf.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S39>/SR1N_b_BRAKE_FD_7_FD14_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1347>/VeSR1N_b_BRAKE_FD_7_FD14_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_7_FD14_Received_VeSR1N_b_BRAKE_FD_7_FD14_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_jf.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S39>/SR1N_b_BRAKE_FD_7_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1347>/VeSR1N_b_BRAKE_FD_7_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_7_FD14_Received_VeSR1N_b_BRAKE_FD_7_FD14_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_ky);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BRAKE_FD_7_FD14_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BRAKE_FD_7_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_BRAKE_FD_7_FD3_M;
    boolean rtb_VeSR1N_b_BRAKE_FD_7_FD3_MM_;
    IDTRBRAKE_FD_7_FD3_Pkt rtb_TmpSignalConversionAtVeS_e5;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_c;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BRAKE_FD_7_FD3_Pkt' incorporates:
     *  SubSystem: '<S40>/BRAKE_FD_7_FD3_Received'
     */
    /* SignalConversion generated from: '<S1373>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S40>/SR1N_Cnt_BRAKE_FD_7_FD3_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_BRAKE_FD_7_FD3_M =
        Rte_IrvRead_SR1B_BRAKE_FD_7_FD3_Received_VeSR1N_Cnt_BRAKE_FD_7_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S1373>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S40>/SR1N_b_BRAKE_FD_7_FD3_MM_Faild_merge'
     */
    rtb_VeSR1N_b_BRAKE_FD_7_FD3_MM_ =
        Rte_IrvRead_SR1B_BRAKE_FD_7_FD3_Received_VeSR1N_b_BRAKE_FD_7_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S1373>/VeSR1B_h_COMRX_BRAKE_FD_7_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_BRAKE_FD_7_FD3_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_BRAKE_FD_7_FD3_Pkt_COMRX_BRAKE_FD_7_FD3_Pkt
        (&rtb_TmpSignalConversionAtVeS_e5);

    /* SignalConversion generated from: '<S1373>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_BRAKE_FD_7_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_BRAKE_FD_7_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_c);

VeRxPDU_BRAKE_FD_7_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_c;

    /* Outputs for Enabled SubSystem: '<S1373>/BRAKE_FD_7_FD3_Processing' incorporates:
     *  EnablePort: '<S1377>/Enable'
     */
    /* Constant: '<S1378>/Calib' */
    if (KeSR1B_b_BRAKE_FD_7_FD3_Enbl)
    {
        /* Switch: '<S1379>/Switch1' incorporates:
         *  SignalConversion generated from: '<S1373>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_BRAKE_FD_7_FD3_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S1379>/Switch' incorporates:
             *  Constant: '<S1379>/Constant'
             */
            if (KeSR1B_b_BRAKE_FD_7_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S1379>/Switch1' incorporates:
                 *  Constant: '<S1379>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_c =
                    KeSR1B_y_BRAKE_FD_7_FD3_E2E_Byp;
            }

            /* End of Switch: '<S1379>/Switch' */
        }

        /* End of Switch: '<S1379>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_BRAKE_FD_7_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_BRAKE_FD_7_FD3_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S1380>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_c,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_eu);

        /* Outputs for Atomic SubSystem: '<S1377>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S1390>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1390>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_eu.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S1390>/Inc Cntr' incorporates:
             *  Constant: '<S1383>/Calib'
             *  UnitDelay: '<S1390>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_kyd) + ((uint32)
                             KeSR1B_Cnt_BRAKE_FD_7_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1390>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1390>/Inc Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_7_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1390>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_c =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_kyd;

            /* MinMax: '<S1390>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_c) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_c = 1U;
            }

            /* End of MinMax: '<S1390>/FixPt MinMax' */

            /* Switch: '<S1390>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1381>/Zero4'
             *  Sum: '<S1390>/Dec Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_7_FD3_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_c) - 1));
        }

        /* End of Switch: '<S1390>/dec if Ok else inc2' */

        /* Logic: '<S1390>/Cntr fail' incorporates:
         *  Constant: '<S1384>/Calib'
         *  RelationalOperator: '<S1390>/Enough counts to Fail?2'
         *  UnitDelay: '<S1390>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_c = (uint8)
            (((VeSR1B_Cnt_BRAKE_FD_7_FD3_CRC_DebCntr >=
               KeSR1B_Cnt_BRAKE_FD_7_FD3_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ds) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1390>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_kyd =
            VeSR1B_Cnt_BRAKE_FD_7_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S1390>/Prev Fail Condition' incorporates:
         *  Logic: '<S1390>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ds =
            rtb_TmpSignalConversionAtVeRx_c;

        /* DataTypeConversion: '<S1377>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S1377>/VeSR1N_b_BRAKE_FD_7_FD3_CRC_Faild'
         *  Logic: '<S1390>/Cntr fail'
         *  Logic: '<S1390>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD3_CRC_F_p = (((sint32)
            rtb_TmpSignalConversionAtVeRx_c) != 0);

        /* End of Outputs for SubSystem: '<S1377>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S1377>/VeSR1N_b_BRAKE_FD_7_FD3_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD3_CRC_Fai =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_eu.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S1377>/VeSR1N_b_BRAKE_FD_7_FD3_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD3_E2E_Fai =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_eu.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S1377>/EscData_MC_Failing_Logic' */
        /* Switch: '<S1391>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1391>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_eu.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S1391>/Inc Cntr' incorporates:
             *  Constant: '<S1385>/Calib'
             *  UnitDelay: '<S1391>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_na) + ((uint32)
                             KeSR1B_Cnt_BRAKE_FD_7_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1391>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1391>/Inc Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_7_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1391>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_c =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_na;

            /* MinMax: '<S1391>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_c) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_c = 1U;
            }

            /* End of MinMax: '<S1391>/FixPt MinMax' */

            /* Switch: '<S1391>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1382>/Zero4'
             *  Sum: '<S1391>/Dec Cntr'
             */
            VeSR1B_Cnt_BRAKE_FD_7_FD3_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_c) - 1));
        }

        /* End of Switch: '<S1391>/dec if Ok else inc2' */

        /* Logic: '<S1391>/Cntr fail' incorporates:
         *  Constant: '<S1386>/Calib'
         *  RelationalOperator: '<S1391>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_c = (uint8)
            ((VeSR1B_Cnt_BRAKE_FD_7_FD3_MC_DebCntr >=
              KeSR1B_Cnt_BRAKE_FD_7_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S1391>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_na =
            VeSR1B_Cnt_BRAKE_FD_7_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S1391>/Prev Fail Condition' incorporates:
         *  Logic: '<S1391>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_cc =
            rtb_TmpSignalConversionAtVeRx_c;

        /* DataTypeConversion: '<S1377>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S1377>/VeSR1N_b_BRAKE_FD_7_FD3_MC_Faild'
         *  Logic: '<S1391>/Cntr fail'
         *  Logic: '<S1391>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BRAKE_FD_7_FD3_MC_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeRx_c) != 0);

        /* End of Outputs for SubSystem: '<S1377>/EscData_MC_Failing_Logic' */

        /* DataStoreWrite: '<S1377>/VeSR1N_Pct_BrakePdlPosn_FD3' */
        SR1B_BLUEN_ac_DW.VeSR1N_Pct_BrakePdlPosn_FD3 =
            rtb_TmpSignalConversionAtVeS_e5.E_BrakePdlPosn;

        /* RelationalOperator: '<S1377>/Relational Operator1' incorporates:
         *  Constant: '<S1377>/Constant1'
         *  DataStoreWrite: '<S1377>/VeSR1N_b_BrakePdlPosn_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BrakePdlPosn_SNA_Fai_n = (((sint32)
            rtb_TmpSignalConversionAtVeS_e5.E_BrakePdlPosn) == 255);

        /* DataTypeConversion: '<S1377>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S1377>/VeSR1N_b_BrkPdl_Flt_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BrkPdl_Flt_FD3 =
            rtb_TmpSignalConversionAtVeS_e5.E_BrkPdl_Flt ? ((uint8)1) : ((uint8)
            0);

        /* RelationalOperator: '<S1377>/Relational Operator2' incorporates:
         *  Constant: '<S1377>/Constant3'
         *  DataStoreWrite: '<S1377>/VeSR1N_b_BrkPdl_Stat_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BrkPdl_Stat_SNA_Fail_a = (((sint32)
            rtb_TmpSignalConversionAtVeS_e5.E_BrkPdl_Stat) == 3);

        /* DataTypeConversion: '<S1377>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S1377>/VeSR1N_y_AutoVehHoldSts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_AutoVehHoldSts =
            rtb_TmpSignalConversionAtVeS_e5.E_AutoVehHoldSts;
        if (((sint32)rtb_TmpSignalConversionAtVeS_e5.E_AutoVehHoldSts) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_AutoVehHoldSts = 3U;
        }

        /* End of DataTypeConversion: '<S1377>/Data Type Conversion1' */

        /* DataTypeConversion: '<S1377>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S1377>/VeSR1N_y_BrkPdl_Stat_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_BrkPdl_Stat_FD3 =
            rtb_TmpSignalConversionAtVeS_e5.E_BrkPdl_Stat;
        if (((sint32)rtb_TmpSignalConversionAtVeS_e5.E_BrkPdl_Stat) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_BrkPdl_Stat_FD3 = 3U;
        }

        /* End of DataTypeConversion: '<S1377>/Data Type Conversion4' */

        /* Outputs for Enabled SubSystem: '<S1377>/Reset_MM_Failing' */
        /* Constant: '<S1387>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_BRAKE_FD_7_FD3_MM_,
            rtb_VeSR1N_Cnt_BRAKE_FD_7_FD3_M, KeSR1B_Cnt_BRAKE_FD_7_FD3_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_by);

        /* End of Outputs for SubSystem: '<S1377>/Reset_MM_Failing' */

        /* Gain: '<S1377>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_j3 = true;
    }

    /* End of Constant: '<S1378>/Calib' */
    /* End of Outputs for SubSystem: '<S1373>/BRAKE_FD_7_FD3_Processing' */

    /* Merge: '<S40>/SR1N_Cnt_BRAKE_FD_7_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1373>/VeSR1N_Cnt_BRAKE_FD_7_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_7_FD3_Received_VeSR1N_Cnt_BRAKE_FD_7_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_by.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S40>/SR1N_b_BRAKE_FD_7_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1373>/VeSR1N_b_BRAKE_FD_7_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_7_FD3_Received_VeSR1N_b_BRAKE_FD_7_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_by.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S40>/SR1N_b_BRAKE_FD_7_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1373>/VeSR1N_b_BRAKE_FD_7_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_BRAKE_FD_7_FD3_Received_VeSR1N_b_BRAKE_FD_7_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_j3);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_BRAKE_FD_7_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_DRIVETRAIN_FD_1_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_DRIVETRAIN_FD_1_;
    boolean rtb_VeSR1N_b_DRIVETRAIN_FD_1_f4;
    IDTRDRIVETRAIN_FD_1_FD3_Pkt rtb_TmpSignalConversionAtVeS_fz;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_m;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_DRIVETRAIN_FD_1_FD3_Pkt' incorporates:
     *  SubSystem: '<S41>/DRIVETRAIN_FD_1_FD3_Received'
     */
    /* SignalConversion generated from: '<S1400>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S41>/SR1N_Cnt_DRIVETRAIN_FD_1_FD3_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_DRIVETRAIN_FD_1_ =
        Rte_IrvRead_SR1B_DRIVETRAIN_FD_1_FD3_Received_VeSR1N_Cnt_DRIVETRAIN_FD_1_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S1400>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S41>/SR1N_b_DRIVETRAIN_FD_1_FD3_MM_Faild_merge'
     */
    rtb_VeSR1N_b_DRIVETRAIN_FD_1_f4 =
        Rte_IrvRead_SR1B_DRIVETRAIN_FD_1_FD3_Received_VeSR1N_b_DRIVETRAIN_FD_1_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S1400>/VeSR1B_h_COMRX_DRIVETRAIN_FD_1_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_DRIVETRAIN_FD_1_FD3_Pkt'
     */
    (void)
        Rte_Read_VeSR1B_h_COMRX_DRIVETRAIN_FD_1_FD3_Pkt_COMRX_DRIVETRAIN_FD_1_FD3_Pkt
        (&rtb_TmpSignalConversionAtVeS_fz);

    /* SignalConversion generated from: '<S1400>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_DRIVETRAIN_FD_1_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_DRIVETRAIN_FD_1_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_m);

VeRxPDU_DRIVETRAIN_FD_1_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_m;

    /* Outputs for Enabled SubSystem: '<S1400>/DRIVETRAIN_FD_1_FD3_Processing' incorporates:
     *  EnablePort: '<S1404>/Enable'
     */
    /* Constant: '<S1405>/Calib' */
    if (KeSR1B_b_DRIVETRAIN_FD_1_FD3_Enbl)
    {
        /* Switch: '<S1406>/Switch1' incorporates:
         *  SignalConversion generated from: '<S1400>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_DRIVETRAIN_FD_1_FD3_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S1406>/Switch' incorporates:
             *  Constant: '<S1406>/Constant'
             */
            if (KeSR1B_b_DRIVETRAIN_FD_1_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S1406>/Switch1' incorporates:
                 *  Constant: '<S1406>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_m =
                    KeSR1B_y_DRIVETRAIN_FD_1_FD3_E2E_Byp;
            }

            /* End of Switch: '<S1406>/Switch' */
        }

        /* End of Switch: '<S1406>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_DRIVETRAIN_FD_1_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_DRIVETRAIN_FD_1_FD3_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S1407>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_m,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_if);

        /* Outputs for Atomic SubSystem: '<S1404>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S1417>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1417>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_if.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S1417>/Inc Cntr' incorporates:
             *  Constant: '<S1410>/Calib'
             *  UnitDelay: '<S1417>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ob) + ((uint32)
                             KeSR1B_Cnt_DRIVETRAIN_FD_1_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1417>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1417>/Inc Cntr'
             */
            VeSR1B_Cnt_DRIVETRAIN_FD_1_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1417>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_m =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ob;

            /* MinMax: '<S1417>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_m) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_m = 1U;
            }

            /* End of MinMax: '<S1417>/FixPt MinMax' */

            /* Switch: '<S1417>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1408>/Zero4'
             *  Sum: '<S1417>/Dec Cntr'
             */
            VeSR1B_Cnt_DRIVETRAIN_FD_1_FD3_CRC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeRx_m) - 1));
        }

        /* End of Switch: '<S1417>/dec if Ok else inc2' */

        /* Logic: '<S1417>/Cntr fail' incorporates:
         *  Constant: '<S1411>/Calib'
         *  RelationalOperator: '<S1417>/Enough counts to Fail?2'
         *  UnitDelay: '<S1417>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_m = (uint8)
            (((VeSR1B_Cnt_DRIVETRAIN_FD_1_FD3_CRC_DebCntr >=
               KeSR1B_Cnt_DRIVETRAIN_FD_1_FD3_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_do) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1417>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ob =
            VeSR1B_Cnt_DRIVETRAIN_FD_1_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S1417>/Prev Fail Condition' incorporates:
         *  Logic: '<S1417>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_do =
            rtb_TmpSignalConversionAtVeRx_m;

        /* DataTypeConversion: '<S1404>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S1404>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_CRC_Faild'
         *  Logic: '<S1417>/Cntr fail'
         *  Logic: '<S1417>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3__o = (((sint32)
            rtb_TmpSignalConversionAtVeRx_m) != 0);

        /* End of Outputs for SubSystem: '<S1404>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S1404>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3_CR =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_if.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S1404>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3_E2 =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_if.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S1404>/EscData_MC_Failing_Logic' */
        /* Switch: '<S1418>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1418>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_if.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S1418>/Inc Cntr' incorporates:
             *  Constant: '<S1412>/Calib'
             *  UnitDelay: '<S1418>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_g2) + ((uint32)
                             KeSR1B_Cnt_DRIVETRAIN_FD_1_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1418>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1418>/Inc Cntr'
             */
            VeSR1B_Cnt_DRIVETRAIN_FD_1_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1418>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_m =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_g2;

            /* MinMax: '<S1418>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_m) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_m = 1U;
            }

            /* End of MinMax: '<S1418>/FixPt MinMax' */

            /* Switch: '<S1418>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1409>/Zero4'
             *  Sum: '<S1418>/Dec Cntr'
             */
            VeSR1B_Cnt_DRIVETRAIN_FD_1_FD3_MC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeRx_m) - 1));
        }

        /* End of Switch: '<S1418>/dec if Ok else inc2' */

        /* Logic: '<S1418>/Cntr fail' incorporates:
         *  Constant: '<S1413>/Calib'
         *  RelationalOperator: '<S1418>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_m = (uint8)
            ((VeSR1B_Cnt_DRIVETRAIN_FD_1_FD3_MC_DebCntr >=
              KeSR1B_Cnt_DRIVETRAIN_FD_1_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S1418>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_g2 =
            VeSR1B_Cnt_DRIVETRAIN_FD_1_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S1418>/Prev Fail Condition' incorporates:
         *  Logic: '<S1418>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_l4 =
            rtb_TmpSignalConversionAtVeRx_m;

        /* DataTypeConversion: '<S1404>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S1404>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_MC_Faild'
         *  Logic: '<S1418>/Cntr fail'
         *  Logic: '<S1418>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_1_FD3_MC = (((sint32)
            rtb_TmpSignalConversionAtVeRx_m) != 0);

        /* End of Outputs for SubSystem: '<S1404>/EscData_MC_Failing_Logic' */

        /* DataStoreWrite: '<S1404>/VeSR1N_M_DrvLnTrqRq_Axle' */
        SR1B_BLUEN_ac_DW.VeSR1N_M_DrvLnTrqRq_Axle =
            rtb_TmpSignalConversionAtVeS_fz.E_DrvLnTrqRq_Axle;

        /* DataStoreWrite: '<S1404>/VeSR1N_M_Ft_RrCouplTrqDes_FD3' */
        SR1B_BLUEN_ac_DW.VeSR1N_M_Ft_RrCouplTrqDes_FD3 =
            rtb_TmpSignalConversionAtVeS_fz.E_Ft_RrCouplingTrq_Desired;

        /* DataStoreWrite: '<S1404>/VeSR1N_M_Ft_RrCouplTrq_Act_FD3' */
        SR1B_BLUEN_ac_DW.VeSR1N_M_Ft_RrCouplTrq_Act_FD3 =
            rtb_TmpSignalConversionAtVeS_fz.E_Ft_RrCouplingTrq_Actual;

        /* RelationalOperator: '<S1404>/Relational Operator' incorporates:
         *  Constant: '<S1404>/Constant'
         *  DataStoreWrite: '<S1404>/VeSR1N_b_AWDSysStat_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_AWDSysStat_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeS_fz.E_AWDSysStat) == 7);

        /* DataTypeConversion: '<S1404>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S1404>/VeSR1N_b_CCMFailSts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_CCMFailSts =
            rtb_TmpSignalConversionAtVeS_fz.E_CCMFailSts ? ((uint8)1) : ((uint8)
            0);

        /* DataTypeConversion: '<S1404>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S1404>/VeSR1N_b_DrvLnMinTrqMd'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_DrvLnMinTrqMd =
            rtb_TmpSignalConversionAtVeS_fz.E_DrvLnMinTrqMd ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S1404>/Relational Operator1' incorporates:
         *  Constant: '<S1404>/Constant1'
         *  DataStoreWrite: '<S1404>/VeSR1N_b_Ft_RrCouplingTrq_Actual_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_Ft_RrCouplingTrq_Actua = (((sint32)
            rtb_TmpSignalConversionAtVeS_fz.E_Ft_RrCouplingTrq_Actual) == 255);

        /* RelationalOperator: '<S1404>/Relational Operator2' incorporates:
         *  Constant: '<S1404>/Constant3'
         *  DataStoreWrite: '<S1404>/VeSR1N_b_Ft_RrCouplingTrq_Desired_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_Ft_RrCouplingTrq_Desir = (((sint32)
            rtb_TmpSignalConversionAtVeS_fz.E_Ft_RrCouplingTrq_Desired) == 255);

        /* RelationalOperator: '<S1404>/Relational Operator3' incorporates:
         *  Constant: '<S1404>/Constant4'
         *  DataStoreWrite: '<S1404>/VeSR1N_b_PTU_State_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PTU_State_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeS_fz.E_PTU_State) == 7);

        /* RelationalOperator: '<S1404>/Relational Operator4' incorporates:
         *  Constant: '<S1404>/Constant5'
         *  DataStoreWrite: '<S1404>/VeSR1N_b_RDU_State_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_RDU_State_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeS_fz.E_RDU_State) == 3);

        /* RelationalOperator: '<S1404>/Relational Operator5' incorporates:
         *  Constant: '<S1404>/Constant6'
         *  DataStoreWrite: '<S1404>/VeSR1N_b_SpeedSyncRq_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_SpeedSyncRq_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeS_fz.E_SpeedSyncRq) == 7);

        /* RelationalOperator: '<S1404>/Relational Operator6' incorporates:
         *  Constant: '<S1404>/Constant7'
         *  DataStoreWrite: '<S1404>/VeSR1N_b_TCASE_TargetRangeState_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_TCASE_TargetRangeState = (((sint32)
            rtb_TmpSignalConversionAtVeS_fz.E_TCASE_TargetRangeState) == 3);

        /* DataTypeConversion: '<S1404>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S1404>/VeSR1N_y_AWDSysStat'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_AWDSysStat =
            rtb_TmpSignalConversionAtVeS_fz.E_AWDSysStat;
        if (((sint32)rtb_TmpSignalConversionAtVeS_fz.E_AWDSysStat) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_AWDSysStat = 7U;
        }

        /* End of DataTypeConversion: '<S1404>/Data Type Conversion1' */

        /* DataTypeConversion: '<S1404>/Data Type Conversion7' incorporates:
         *  DataStoreWrite: '<S1404>/VeSR1N_y_PTU_State'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PTU_State =
            rtb_TmpSignalConversionAtVeS_fz.E_PTU_State;
        if (((sint32)rtb_TmpSignalConversionAtVeS_fz.E_PTU_State) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_PTU_State = 7U;
        }

        /* End of DataTypeConversion: '<S1404>/Data Type Conversion7' */

        /* DataTypeConversion: '<S1404>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S1404>/VeSR1N_y_RDU_State'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_RDU_State =
            rtb_TmpSignalConversionAtVeS_fz.E_RDU_State;
        if (((sint32)rtb_TmpSignalConversionAtVeS_fz.E_RDU_State) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_RDU_State = 3U;
        }

        /* End of DataTypeConversion: '<S1404>/Data Type Conversion8' */

        /* DataTypeConversion: '<S1404>/Data Type Conversion9' incorporates:
         *  DataStoreWrite: '<S1404>/VeSR1N_y_SpeedSyncRq'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_SpeedSyncRq =
            rtb_TmpSignalConversionAtVeS_fz.E_SpeedSyncRq;
        if (((sint32)rtb_TmpSignalConversionAtVeS_fz.E_SpeedSyncRq) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_SpeedSyncRq = 7U;
        }

        /* End of DataTypeConversion: '<S1404>/Data Type Conversion9' */

        /* DataTypeConversion: '<S1404>/Data Type Conversion10' incorporates:
         *  DataStoreWrite: '<S1404>/VeSR1N_y_TCASE_TargetRangeState'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_TCASE_TargetRangeState =
            rtb_TmpSignalConversionAtVeS_fz.E_TCASE_TargetRangeState;
        if (((sint32)rtb_TmpSignalConversionAtVeS_fz.E_TCASE_TargetRangeState) >
            3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_TCASE_TargetRangeState = 3U;
        }

        /* End of DataTypeConversion: '<S1404>/Data Type Conversion10' */

        /* Outputs for Enabled SubSystem: '<S1404>/Reset_MM_Failing' */
        /* Constant: '<S1414>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_DRIVETRAIN_FD_1_f4,
            rtb_VeSR1N_Cnt_DRIVETRAIN_FD_1_,
            KeSR1B_Cnt_DRIVETRAIN_FD_1_FD3_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_dd);

        /* End of Outputs for SubSystem: '<S1404>/Reset_MM_Failing' */

        /* Gain: '<S1404>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_pj = true;
    }

    /* End of Constant: '<S1405>/Calib' */
    /* End of Outputs for SubSystem: '<S1400>/DRIVETRAIN_FD_1_FD3_Processing' */

    /* Merge: '<S41>/SR1N_Cnt_DRIVETRAIN_FD_1_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1400>/VeSR1N_Cnt_DRIVETRAIN_FD_1_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_DRIVETRAIN_FD_1_FD3_Received_VeSR1N_Cnt_DRIVETRAIN_FD_1_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_dd.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S41>/SR1N_b_DRIVETRAIN_FD_1_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1400>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_DRIVETRAIN_FD_1_FD3_Received_VeSR1N_b_DRIVETRAIN_FD_1_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_dd.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S41>/SR1N_b_DRIVETRAIN_FD_1_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1400>/VeSR1N_b_DRIVETRAIN_FD_1_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_DRIVETRAIN_FD_1_FD3_Received_VeSR1N_b_DRIVETRAIN_FD_1_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_pj);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_DRIVETRAIN_FD_1_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_DRIVETRAIN_FD_3_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_DRIVETRAIN_FD_3_;
    boolean rtb_VeSR1N_b_DRIVETRAIN_FD_3__h;
    IDTRDRIVETRAIN_FD_3_FD3_Pkt rtb_TmpSignalConversionAtVeSR_e;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_j;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_DRIVETRAIN_FD_3_FD3_Pkt' incorporates:
     *  SubSystem: '<S42>/DRIVETRAIN_FD_3_FD3_Received'
     */
    /* SignalConversion generated from: '<S1433>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S42>/SR1N_Cnt_DRIVETRAIN_FD_3_FD3_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_DRIVETRAIN_FD_3_ =
        Rte_IrvRead_SR1B_DRIVETRAIN_FD_3_FD3_Received_VeSR1N_Cnt_DRIVETRAIN_FD_3_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S1433>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S42>/SR1N_b_DRIVETRAIN_FD_3_FD3_MM_Faild_merge'
     */
    rtb_VeSR1N_b_DRIVETRAIN_FD_3__h =
        Rte_IrvRead_SR1B_DRIVETRAIN_FD_3_FD3_Received_VeSR1N_b_DRIVETRAIN_FD_3_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S1433>/VeSR1B_h_COMRX_DRIVETRAIN_FD_3_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_DRIVETRAIN_FD_3_FD3_Pkt'
     */
    (void)
        Rte_Read_VeSR1B_h_COMRX_DRIVETRAIN_FD_3_FD3_Pkt_COMRX_DRIVETRAIN_FD_3_FD3_Pkt
        (&rtb_TmpSignalConversionAtVeSR_e);

    /* SignalConversion generated from: '<S1433>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_DRIVETRAIN_FD_3_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_DRIVETRAIN_FD_3_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_j);

VeRxPDU_DRIVETRAIN_FD_3_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_j;

    /* Outputs for Enabled SubSystem: '<S1433>/DRIVETRAIN_FD_3_FD3_Processing' incorporates:
     *  EnablePort: '<S1437>/Enable'
     */
    /* Constant: '<S1438>/Calib' */
    if (KeSR1B_b_DRIVETRAIN_FD_3_FD3_Enbl)
    {
        /* Switch: '<S1439>/Switch1' incorporates:
         *  SignalConversion generated from: '<S1433>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_DRIVETRAIN_FD_3_FD3_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S1439>/Switch' incorporates:
             *  Constant: '<S1439>/Constant'
             */
            if (KeSR1B_b_DRIVETRAIN_FD_3_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S1439>/Switch1' incorporates:
                 *  Constant: '<S1439>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_j =
                    KeSR1B_y_DRIVETRAIN_FD_3_FD3_E2E_Byp;
            }

            /* End of Switch: '<S1439>/Switch' */
        }

        /* End of Switch: '<S1439>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_DRIVETRAIN_FD_3_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_DRIVETRAIN_FD_3_FD3_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S1440>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_j,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ie);

        /* Outputs for Atomic SubSystem: '<S1437>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S1450>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1450>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ie.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S1450>/Inc Cntr' incorporates:
             *  Constant: '<S1443>/Calib'
             *  UnitDelay: '<S1450>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_c)
                                    + ((uint32)
                             KeSR1B_Cnt_DRIVETRAIN_FD_3_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1450>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1450>/Inc Cntr'
             */
            VeSR1B_Cnt_DRIVETRAIN_FD_3_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1450>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_j =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_c;

            /* MinMax: '<S1450>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_j) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_j = 1U;
            }

            /* End of MinMax: '<S1450>/FixPt MinMax' */

            /* Switch: '<S1450>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1441>/Zero4'
             *  Sum: '<S1450>/Dec Cntr'
             */
            VeSR1B_Cnt_DRIVETRAIN_FD_3_FD3_CRC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeRx_j) - 1));
        }

        /* End of Switch: '<S1450>/dec if Ok else inc2' */

        /* Logic: '<S1450>/Cntr fail' incorporates:
         *  Constant: '<S1444>/Calib'
         *  RelationalOperator: '<S1450>/Enough counts to Fail?2'
         *  UnitDelay: '<S1450>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_j = (uint8)
            (((VeSR1B_Cnt_DRIVETRAIN_FD_3_FD3_CRC_DebCntr >=
               KeSR1B_Cnt_DRIVETRAIN_FD_3_FD3_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_dy) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1450>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_c =
            VeSR1B_Cnt_DRIVETRAIN_FD_3_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S1450>/Prev Fail Condition' incorporates:
         *  Logic: '<S1450>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_dy =
            rtb_TmpSignalConversionAtVeRx_j;

        /* DataTypeConversion: '<S1437>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S1437>/VeSR1N_b_DRIVETRAIN_FD_3_FD3_CRC_Faild'
         *  Logic: '<S1450>/Cntr fail'
         *  Logic: '<S1450>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_3_FD3__a = (((sint32)
            rtb_TmpSignalConversionAtVeRx_j) != 0);

        /* End of Outputs for SubSystem: '<S1437>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S1437>/VeSR1N_b_DRIVETRAIN_FD_3_FD3_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_3_FD3_CR =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ie.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S1437>/VeSR1N_b_DRIVETRAIN_FD_3_FD3_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_3_FD3_E2 =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ie.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S1437>/EscData_MC_Failing_Logic' */
        /* Switch: '<S1451>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1451>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ie.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S1451>/Inc Cntr' incorporates:
             *  Constant: '<S1445>/Calib'
             *  UnitDelay: '<S1451>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_dm) + ((uint32)
                             KeSR1B_Cnt_DRIVETRAIN_FD_3_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1451>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1451>/Inc Cntr'
             */
            VeSR1B_Cnt_DRIVETRAIN_FD_3_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1451>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_j =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_dm;

            /* MinMax: '<S1451>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_j) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_j = 1U;
            }

            /* End of MinMax: '<S1451>/FixPt MinMax' */

            /* Switch: '<S1451>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1442>/Zero4'
             *  Sum: '<S1451>/Dec Cntr'
             */
            VeSR1B_Cnt_DRIVETRAIN_FD_3_FD3_MC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeRx_j) - 1));
        }

        /* End of Switch: '<S1451>/dec if Ok else inc2' */

        /* Logic: '<S1451>/Cntr fail' incorporates:
         *  Constant: '<S1446>/Calib'
         *  RelationalOperator: '<S1451>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_j = (uint8)
            ((VeSR1B_Cnt_DRIVETRAIN_FD_3_FD3_MC_DebCntr >=
              KeSR1B_Cnt_DRIVETRAIN_FD_3_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S1451>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_dm =
            VeSR1B_Cnt_DRIVETRAIN_FD_3_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S1451>/Prev Fail Condition' incorporates:
         *  Logic: '<S1451>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_mk =
            rtb_TmpSignalConversionAtVeRx_j;

        /* DataTypeConversion: '<S1437>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S1437>/VeSR1N_b_DRIVETRAIN_FD_3_FD3_MC_Faild'
         *  Logic: '<S1451>/Cntr fail'
         *  Logic: '<S1451>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_DRIVETRAIN_FD_3_FD3_MC = (((sint32)
            rtb_TmpSignalConversionAtVeRx_j) != 0);

        /* End of Outputs for SubSystem: '<S1437>/EscData_MC_Failing_Logic' */

        /* RelationalOperator: '<S1437>/Relational Operator' incorporates:
         *  Constant: '<S1437>/Constant'
         *  DataStoreWrite: '<S1437>/VeSR1N_b_TCASERANGESTATUS_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_TCASERANGESTATUS_SNA_F = (((sint32)
            rtb_TmpSignalConversionAtVeSR_e.E_TCASERANGESTATUS) == 3);

        /* DataTypeConversion: '<S1437>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S1437>/VeSR1N_y_TCASERANGESTATUS'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_TCASERANGESTATUS =
            rtb_TmpSignalConversionAtVeSR_e.E_TCASERANGESTATUS;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_e.E_TCASERANGESTATUS) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_TCASERANGESTATUS = 3U;
        }

        /* End of DataTypeConversion: '<S1437>/Data Type Conversion1' */

        /* Outputs for Enabled SubSystem: '<S1437>/Reset_MM_Failing' */
        /* Constant: '<S1447>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_DRIVETRAIN_FD_3__h,
            rtb_VeSR1N_Cnt_DRIVETRAIN_FD_3_,
            KeSR1B_Cnt_DRIVETRAIN_FD_3_FD3_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_ar2);

        /* End of Outputs for SubSystem: '<S1437>/Reset_MM_Failing' */

        /* Gain: '<S1437>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_iw = true;
    }

    /* End of Constant: '<S1438>/Calib' */
    /* End of Outputs for SubSystem: '<S1433>/DRIVETRAIN_FD_3_FD3_Processing' */

    /* Merge: '<S42>/SR1N_Cnt_DRIVETRAIN_FD_3_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1433>/VeSR1N_Cnt_DRIVETRAIN_FD_3_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_DRIVETRAIN_FD_3_FD3_Received_VeSR1N_Cnt_DRIVETRAIN_FD_3_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_ar2.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S42>/SR1N_b_DRIVETRAIN_FD_3_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1433>/VeSR1N_b_DRIVETRAIN_FD_3_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_DRIVETRAIN_FD_3_FD3_Received_VeSR1N_b_DRIVETRAIN_FD_3_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_ar2.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S42>/SR1N_b_DRIVETRAIN_FD_3_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1433>/VeSR1N_b_DRIVETRAIN_FD_3_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_DRIVETRAIN_FD_3_FD3_Received_VeSR1N_b_DRIVETRAIN_FD_3_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_iw);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_DRIVETRAIN_FD_3_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_ENGINE_FD_1_FD5_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_ENGINE_FD_1_FD5_;
    boolean rtb_VeSR1N_b_ENGINE_FD_1_FD5_MM;
    IDTRENGINE_FD_1_FD5_Pkt rtb_TmpSignalConversionAtVeSR_k;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_l;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_ENGINE_FD_1_FD5_Pkt' incorporates:
     *  SubSystem: '<S43>/ENGINE_FD_1_FD5_Received'
     */
    /* SignalConversion generated from: '<S1457>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S43>/SR1N_Cnt_ENGINE_FD_1_FD5_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_ENGINE_FD_1_FD5_ =
        Rte_IrvRead_SR1B_ENGINE_FD_1_FD5_Received_VeSR1N_Cnt_ENGINE_FD_1_FD5_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S1457>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S43>/SR1N_b_ENGINE_FD_1_FD5_MM_Faild_merge'
     */
    rtb_VeSR1N_b_ENGINE_FD_1_FD5_MM =
        Rte_IrvRead_SR1B_ENGINE_FD_1_FD5_Received_VeSR1N_b_ENGINE_FD_1_FD5_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S1457>/VeSR1B_h_COMRX_ENGINE_FD_1_FD5_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_ENGINE_FD_1_FD5_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_ENGINE_FD_1_FD5_Pkt_COMRX_ENGINE_FD_1_FD5_Pkt(
        &rtb_TmpSignalConversionAtVeSR_k);

    /* SignalConversion generated from: '<S1457>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_ENGINE_FD_1_FD5_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_ENGINE_FD_1_FD5_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_l);

VeRxPDU_ENGINE_FD_1_FD5_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_l;

    /* Outputs for Enabled SubSystem: '<S1457>/ENGINE_FD_1_FD5_Processing' incorporates:
     *  EnablePort: '<S1461>/Enable'
     */
    /* Constant: '<S1462>/Calib' */
    if (KeSR1B_b_ENGINE_FD_1_FD5_Enbl)
    {
        /* Switch: '<S1463>/Switch1' incorporates:
         *  SignalConversion generated from: '<S1457>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_ENGINE_FD_1_FD5_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S1463>/Switch' incorporates:
             *  Constant: '<S1463>/Constant'
             */
            if (KeSR1B_b_ENGINE_FD_1_FD5_E2E_BypEnbl)
            {
                /* Switch: '<S1463>/Switch1' incorporates:
                 *  Constant: '<S1463>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_l =
                    KeSR1B_y_ENGINE_FD_1_FD5_E2E_Byp;
            }

            /* End of Switch: '<S1463>/Switch' */
        }

        /* End of Switch: '<S1463>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_ENGINE_FD_1_FD5_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_ENGINE_FD_1_FD5_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S1464>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_l,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kk);

        /* Outputs for Atomic SubSystem: '<S1461>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S1474>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1474>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kk.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S1474>/Inc Cntr' incorporates:
             *  Constant: '<S1467>/Calib'
             *  UnitDelay: '<S1474>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_mp) + ((uint32)
                             KeSR1B_Cnt_ENGINE_FD_1_FD5_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1474>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1474>/Inc Cntr'
             */
            VeSR1B_Cnt_ENGINE_FD_1_FD5_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1474>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_l =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_mp;

            /* MinMax: '<S1474>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_l) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_l = 1U;
            }

            /* End of MinMax: '<S1474>/FixPt MinMax' */

            /* Switch: '<S1474>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1465>/Zero4'
             *  Sum: '<S1474>/Dec Cntr'
             */
            VeSR1B_Cnt_ENGINE_FD_1_FD5_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_l) - 1));
        }

        /* End of Switch: '<S1474>/dec if Ok else inc2' */

        /* Logic: '<S1474>/Cntr fail' incorporates:
         *  Constant: '<S1468>/Calib'
         *  RelationalOperator: '<S1474>/Enough counts to Fail?2'
         *  UnitDelay: '<S1474>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_l = (uint8)
            (((VeSR1B_Cnt_ENGINE_FD_1_FD5_CRC_DebCntr >=
               KeSR1B_Cnt_ENGINE_FD_1_FD5_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_kn) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1474>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_mp =
            VeSR1B_Cnt_ENGINE_FD_1_FD5_CRC_DebCntr;

        /* Update for UnitDelay: '<S1474>/Prev Fail Condition' incorporates:
         *  Logic: '<S1474>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_kn =
            rtb_TmpSignalConversionAtVeRx_l;

        /* DataTypeConversion: '<S1461>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S1461>/VeSR1N_b_ENGINE_FD_1_FD5_CRC_Faild'
         *  Logic: '<S1474>/Cntr fail'
         *  Logic: '<S1474>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_1_FD5_CRC__j = (((sint32)
            rtb_TmpSignalConversionAtVeRx_l) != 0);

        /* End of Outputs for SubSystem: '<S1461>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S1461>/VeSR1N_b_ENGINE_FD_1_FD5_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_1_FD5_CRC_Fa =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kk.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S1461>/VeSR1N_b_ENGINE_FD_1_FD5_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_1_FD5_E2E_Fa =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kk.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S1461>/EscData_MC_Failing_Logic' */
        /* Switch: '<S1475>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1475>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kk.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S1475>/Inc Cntr' incorporates:
             *  Constant: '<S1469>/Calib'
             *  UnitDelay: '<S1475>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_g4) + ((uint32)
                             KeSR1B_Cnt_ENGINE_FD_1_FD5_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1475>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1475>/Inc Cntr'
             */
            VeSR1B_Cnt_ENGINE_FD_1_FD5_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1475>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_l =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_g4;

            /* MinMax: '<S1475>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_l) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_l = 1U;
            }

            /* End of MinMax: '<S1475>/FixPt MinMax' */

            /* Switch: '<S1475>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1466>/Zero4'
             *  Sum: '<S1475>/Dec Cntr'
             */
            VeSR1B_Cnt_ENGINE_FD_1_FD5_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_l) - 1));
        }

        /* End of Switch: '<S1475>/dec if Ok else inc2' */

        /* Logic: '<S1475>/Cntr fail' incorporates:
         *  Constant: '<S1470>/Calib'
         *  RelationalOperator: '<S1475>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_l = (uint8)
            ((VeSR1B_Cnt_ENGINE_FD_1_FD5_MC_DebCntr >=
              KeSR1B_Cnt_ENGINE_FD_1_FD5_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S1475>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_g4 =
            VeSR1B_Cnt_ENGINE_FD_1_FD5_MC_DebCntr;

        /* Update for UnitDelay: '<S1475>/Prev Fail Condition' incorporates:
         *  Logic: '<S1475>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_mt =
            rtb_TmpSignalConversionAtVeRx_l;

        /* DataTypeConversion: '<S1461>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S1461>/VeSR1N_b_ENGINE_FD_1_FD5_MC_Faild'
         *  Logic: '<S1475>/Cntr fail'
         *  Logic: '<S1475>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_1_FD5_MC_Fai = (((sint32)
            rtb_TmpSignalConversionAtVeRx_l) != 0);

        /* End of Outputs for SubSystem: '<S1461>/EscData_MC_Failing_Logic' */

        /* RelationalOperator: '<S1461>/Relational Operator' incorporates:
         *  Constant: '<S1461>/Constant'
         *  DataStoreWrite: '<S1461>/VeSR1N_b_EngMaxRPM_W_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EngMaxRPM_W_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeSR_k.E_EngMaxRPM_W) == 255);

        /* DataTypeConversion: '<S1461>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S1461>/VeSR1N_b_ThermalMangmntActW_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ThermalMangmntActW_FD5 =
            rtb_TmpSignalConversionAtVeSR_k.E_ThermalManagementActive_W ?
            ((uint8)1) : ((uint8)0);

        /* DataStoreWrite: '<S1461>/VeSR1N_h_EngMaxRPM_W_FD5' */
        SR1B_BLUEN_ac_DW.VeSR1N_h_EngMaxRPM_W_FD5 =
            rtb_TmpSignalConversionAtVeSR_k.E_EngMaxRPM_W;

        /* Outputs for Enabled SubSystem: '<S1461>/Reset_MM_Failing' */
        /* Constant: '<S1471>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_ENGINE_FD_1_FD5_MM,
            rtb_VeSR1N_Cnt_ENGINE_FD_1_FD5_, KeSR1B_Cnt_ENGINE_FD_1_FD5_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_pw);

        /* End of Outputs for SubSystem: '<S1461>/Reset_MM_Failing' */

        /* Gain: '<S1461>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_ak = true;
    }

    /* End of Constant: '<S1462>/Calib' */
    /* End of Outputs for SubSystem: '<S1457>/ENGINE_FD_1_FD5_Processing' */

    /* Merge: '<S43>/SR1N_Cnt_ENGINE_FD_1_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1457>/VeSR1N_Cnt_ENGINE_FD_1_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_FD_1_FD5_Received_VeSR1N_Cnt_ENGINE_FD_1_FD5_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_pw.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S43>/SR1N_b_ENGINE_FD_1_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1457>/VeSR1N_b_ENGINE_FD_1_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_FD_1_FD5_Received_VeSR1N_b_ENGINE_FD_1_FD5_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_pw.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S43>/SR1N_b_ENGINE_FD_1_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1457>/VeSR1N_b_ENGINE_FD_1_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_FD_1_FD5_Received_VeSR1N_b_ENGINE_FD_1_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_ak);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_ENGINE_FD_1_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_ENGINE_FD_2_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_ENGINE_FD_2_FD3_;
    boolean rtb_VeSR1N_b_ENGINE_FD_2_FD3_MM;
    IDTRENGINE_FD_2_FD3_Pkt rtb_TmpSignalConversionAtVeS_lz;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_g;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_ENGINE_FD_2_FD3_Pkt' incorporates:
     *  SubSystem: '<S44>/ENGINE_FD_2_FD3_Received'
     */
    /* SignalConversion generated from: '<S1482>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S44>/SR1N_Cnt_ENGINE_FD_2_FD3_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_ENGINE_FD_2_FD3_ =
        Rte_IrvRead_SR1B_ENGINE_FD_2_FD3_Received_VeSR1N_Cnt_ENGINE_FD_2_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S1482>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S44>/SR1N_b_ENGINE_FD_2_FD3_MM_Faild_merge'
     */
    rtb_VeSR1N_b_ENGINE_FD_2_FD3_MM =
        Rte_IrvRead_SR1B_ENGINE_FD_2_FD3_Received_VeSR1N_b_ENGINE_FD_2_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S1482>/VeSR1B_h_COMRX_ENGINE_FD_2_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_ENGINE_FD_2_FD3_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_ENGINE_FD_2_FD3_Pkt_COMRX_ENGINE_FD_2_FD3_Pkt(
        &rtb_TmpSignalConversionAtVeS_lz);

    /* SignalConversion generated from: '<S1482>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_ENGINE_FD_2_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_ENGINE_FD_2_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_g);

VeRxPDU_ENGINE_FD_2_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_g;

    /* Outputs for Enabled SubSystem: '<S1482>/ENGINE_FD_2_FD3_Processing' incorporates:
     *  EnablePort: '<S1486>/Enable'
     */
    /* Constant: '<S1487>/Calib' */
    if (KeSR1B_b_ENGINE_FD_2_FD3_Enbl)
    {
        /* Switch: '<S1488>/Switch1' incorporates:
         *  SignalConversion generated from: '<S1482>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_ENGINE_FD_2_FD3_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S1488>/Switch' incorporates:
             *  Constant: '<S1488>/Constant'
             */
            if (KeSR1B_b_ENGINE_FD_2_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S1488>/Switch1' incorporates:
                 *  Constant: '<S1488>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_g =
                    KeSR1B_y_ENGINE_FD_2_FD3_E2E_Byp;
            }

            /* End of Switch: '<S1488>/Switch' */
        }

        /* End of Switch: '<S1488>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_ENGINE_FD_2_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_ENGINE_FD_2_FD3_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S1489>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_g,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_jw);

        /* Outputs for Atomic SubSystem: '<S1486>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S1499>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1499>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_jw.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S1499>/Inc Cntr' incorporates:
             *  Constant: '<S1492>/Calib'
             *  UnitDelay: '<S1499>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_pp) + ((uint32)
                             KeSR1B_Cnt_ENGINE_FD_2_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1499>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1499>/Inc Cntr'
             */
            VeSR1B_Cnt_ENGINE_FD_2_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1499>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_g =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_pp;

            /* MinMax: '<S1499>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_g) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_g = 1U;
            }

            /* End of MinMax: '<S1499>/FixPt MinMax' */

            /* Switch: '<S1499>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1490>/Zero4'
             *  Sum: '<S1499>/Dec Cntr'
             */
            VeSR1B_Cnt_ENGINE_FD_2_FD3_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_g) - 1));
        }

        /* End of Switch: '<S1499>/dec if Ok else inc2' */

        /* Logic: '<S1499>/Cntr fail' incorporates:
         *  Constant: '<S1493>/Calib'
         *  RelationalOperator: '<S1499>/Enough counts to Fail?2'
         *  UnitDelay: '<S1499>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_g = (uint8)
            (((VeSR1B_Cnt_ENGINE_FD_2_FD3_CRC_DebCntr >=
               KeSR1B_Cnt_ENGINE_FD_2_FD3_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_mv) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1499>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_pp =
            VeSR1B_Cnt_ENGINE_FD_2_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S1499>/Prev Fail Condition' incorporates:
         *  Logic: '<S1499>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_mv =
            rtb_TmpSignalConversionAtVeRx_g;

        /* DataTypeConversion: '<S1486>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S1486>/VeSR1N_b_ENGINE_FD_2_FD3_CRC_Faild'
         *  Logic: '<S1499>/Cntr fail'
         *  Logic: '<S1499>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_CRC__g = (((sint32)
            rtb_TmpSignalConversionAtVeRx_g) != 0);

        /* End of Outputs for SubSystem: '<S1486>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S1486>/VeSR1N_b_ENGINE_FD_2_FD3_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_CRC_Fa =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_jw.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S1486>/VeSR1N_b_ENGINE_FD_2_FD3_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_E2E_Fa =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_jw.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S1486>/EscData_MC_Failing_Logic' */
        /* Switch: '<S1500>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1500>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_jw.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S1500>/Inc Cntr' incorporates:
             *  Constant: '<S1494>/Calib'
             *  UnitDelay: '<S1500>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_iv) + ((uint32)
                             KeSR1B_Cnt_ENGINE_FD_2_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1500>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1500>/Inc Cntr'
             */
            VeSR1B_Cnt_ENGINE_FD_2_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1500>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_g =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_iv;

            /* MinMax: '<S1500>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_g) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_g = 1U;
            }

            /* End of MinMax: '<S1500>/FixPt MinMax' */

            /* Switch: '<S1500>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1491>/Zero4'
             *  Sum: '<S1500>/Dec Cntr'
             */
            VeSR1B_Cnt_ENGINE_FD_2_FD3_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_g) - 1));
        }

        /* End of Switch: '<S1500>/dec if Ok else inc2' */

        /* Logic: '<S1500>/Cntr fail' incorporates:
         *  Constant: '<S1495>/Calib'
         *  RelationalOperator: '<S1500>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_g = (uint8)
            ((VeSR1B_Cnt_ENGINE_FD_2_FD3_MC_DebCntr >=
              KeSR1B_Cnt_ENGINE_FD_2_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S1500>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_iv =
            VeSR1B_Cnt_ENGINE_FD_2_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S1500>/Prev Fail Condition' incorporates:
         *  Logic: '<S1500>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_f5 =
            rtb_TmpSignalConversionAtVeRx_g;

        /* DataTypeConversion: '<S1486>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S1486>/VeSR1N_b_ENGINE_FD_2_FD3_MC_Faild'
         *  Logic: '<S1500>/Cntr fail'
         *  Logic: '<S1500>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD3_MC_Fai = (((sint32)
            rtb_TmpSignalConversionAtVeRx_g) != 0);

        /* End of Outputs for SubSystem: '<S1486>/EscData_MC_Failing_Logic' */

        /* DataStoreWrite: '<S1486>/VeSR1N_U_EVRDesiredSetpoint' */
        SR1B_BLUEN_ac_DW.VeSR1N_U_EVRDesiredSetpoint =
            rtb_TmpSignalConversionAtVeS_lz.E_EVRDesiredSetpoint;

        /* DataTypeConversion: '<S1486>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S1486>/VeSR1N_b_CompressionTest_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_CompressionTest_FD3 =
            rtb_TmpSignalConversionAtVeS_lz.E_CompressionTest ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S1486>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S1486>/VeSR1N_b_ECM_LHOM_W_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ECM_LHOM_W_FD3 =
            rtb_TmpSignalConversionAtVeS_lz.E_ECM_LHOM_W ? ((uint8)1) : ((uint8)
            0);

        /* RelationalOperator: '<S1486>/Relational Operator7' incorporates:
         *  Constant: '<S1486>/Constant8'
         *  DataStoreWrite: '<S1486>/VeSR1N_b_EVRDesiredSetpoint_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EVRDesiredSetpoint_SNA = (((sint32)
            rtb_TmpSignalConversionAtVeS_lz.E_EVRDesiredSetpoint) == 255);

        /* DataTypeConversion: '<S1486>/Data Type Conversion7' incorporates:
         *  DataStoreWrite: '<S1486>/VeSR1N_b_EngTrq_Enbl_Rq_TCM_W_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EngTrq_Enbl_Rq_TCM_W_F =
            rtb_TmpSignalConversionAtVeS_lz.E_EngTrq_Enbl_Rq_TCM_W ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S1486>/Relational Operator1' incorporates:
         *  Constant: '<S1486>/Constant1'
         *  DataStoreWrite: '<S1486>/VeSR1N_b_EngineIdleRefSpeed_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EngineIdleRefSpeed_SNA = (((sint32)
            rtb_TmpSignalConversionAtVeS_lz.E_EngineIdleRefSpeed) == 4095);

        /* RelationalOperator: '<S1486>/Relational Operator2' incorporates:
         *  Constant: '<S1486>/Constant3'
         *  DataStoreWrite: '<S1486>/VeSR1N_b_EngineSpeed_W_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EngineSpeed_W_SNA_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeS_lz.E_EngineSpeed_W) == 16383);

        /* DataTypeConversion: '<S1486>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S1486>/VeSR1N_b_Engine_Stall_Detected_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_Engine_Stall_Detected_ =
            rtb_TmpSignalConversionAtVeS_lz.E_Engine_Stall_Detected ? ((uint8)1)
            : ((uint8)0);

        /* RelationalOperator: '<S1486>/Relational Operator3' incorporates:
         *  Constant: '<S1486>/Constant4'
         *  DataStoreWrite: '<S1486>/VeSR1N_b_EssEngModReq_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EssEngModReq_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeS_lz.E_EssEngModReq) == 7);

        /* RelationalOperator: '<S1486>/Relational Operator4' incorporates:
         *  Constant: '<S1486>/Constant5'
         *  DataStoreWrite: '<S1486>/VeSR1N_b_EssEngSt_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EssEngSt_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeS_lz.E_EssEngSt) == 7);

        /* RelationalOperator: '<S1486>/Relational Operator5' incorporates:
         *  Constant: '<S1486>/Constant6'
         *  DataStoreWrite: '<S1486>/VeSR1N_b_EssEngStopIsNotAllwdID_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EssEngStopIsNotAllwdID = (((sint32)
            rtb_TmpSignalConversionAtVeS_lz.E_EssEngStopIsNotAllwdID) == 15);

        /* DataTypeConversion: '<S1486>/Data Type Conversion10' incorporates:
         *  DataStoreWrite: '<S1486>/VeSR1N_b_EssEngStopIsNotAllwd_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EssEngStopIsNotAllwd_F =
            rtb_TmpSignalConversionAtVeS_lz.E_EssEngStopIsNotAllwd ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S1486>/Relational Operator6' incorporates:
         *  Constant: '<S1486>/Constant7'
         *  DataStoreWrite: '<S1486>/VeSR1N_b_EssEngStrtIsNotAllwdID_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EssEngStrtIsNotAllwdID = (((sint32)
            rtb_TmpSignalConversionAtVeS_lz.E_EssEngStrtIsNotAllwdID) == 7);

        /* DataTypeConversion: '<S1486>/Data Type Conversion12' incorporates:
         *  DataStoreWrite: '<S1486>/VeSR1N_b_EssEngStrtIsNotAllwd_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EssEngStrtIsNotAllwd_F =
            rtb_TmpSignalConversionAtVeS_lz.E_EssEngStrtIsNotAllwd ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S1486>/Data Type Conversion15' incorporates:
         *  DataStoreWrite: '<S1486>/VeSR1N_b_LV12PwrFreeRq_W_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_LV12PwrFreeRq_W_FD3 =
            rtb_TmpSignalConversionAtVeS_lz.E_LV12PwrFreeRq_W ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S1486>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S1486>/VeSR1N_d_EngineIdleRefSpeed_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_d_EngineIdleRefSpeed_FD3 =
            rtb_TmpSignalConversionAtVeS_lz.E_EngineIdleRefSpeed;
        if (((sint32)rtb_TmpSignalConversionAtVeS_lz.E_EngineIdleRefSpeed) >
                4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_d_EngineIdleRefSpeed_FD3 = 4095U;
        }

        /* End of DataTypeConversion: '<S1486>/Data Type Conversion5' */

        /* DataTypeConversion: '<S1486>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S1486>/VeSR1N_d_EngineSpeed_W_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_d_EngineSpeed_W_FD3 =
            rtb_TmpSignalConversionAtVeS_lz.E_EngineSpeed_W;
        if (((sint32)rtb_TmpSignalConversionAtVeS_lz.E_EngineSpeed_W) > 16383)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_d_EngineSpeed_W_FD3 = 16383U;
        }

        /* End of DataTypeConversion: '<S1486>/Data Type Conversion6' */

        /* DataTypeConversion: '<S1486>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S1486>/VeSR1N_y_ECM_LHOM_Trans_W_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_ECM_LHOM_Trans_W_FD3 =
            rtb_TmpSignalConversionAtVeS_lz.E_ECM_LHOM_Trans_W;
        if (((sint32)rtb_TmpSignalConversionAtVeS_lz.E_ECM_LHOM_Trans_W) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_ECM_LHOM_Trans_W_FD3 = 3U;
        }

        /* End of DataTypeConversion: '<S1486>/Data Type Conversion2' */

        /* DataTypeConversion: '<S1486>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S1486>/VeSR1N_y_EssEngModReq_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_EssEngModReq_FD3 =
            rtb_TmpSignalConversionAtVeS_lz.E_EssEngModReq;
        if (((sint32)rtb_TmpSignalConversionAtVeS_lz.E_EssEngModReq) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_EssEngModReq_FD3 = 7U;
        }

        /* End of DataTypeConversion: '<S1486>/Data Type Conversion8' */

        /* DataTypeConversion: '<S1486>/Data Type Conversion9' incorporates:
         *  DataStoreWrite: '<S1486>/VeSR1N_y_EssEngSt_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_EssEngSt_FD3 =
            rtb_TmpSignalConversionAtVeS_lz.E_EssEngSt;
        if (((sint32)rtb_TmpSignalConversionAtVeS_lz.E_EssEngSt) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_EssEngSt_FD3 = 7U;
        }

        /* End of DataTypeConversion: '<S1486>/Data Type Conversion9' */

        /* DataTypeConversion: '<S1486>/Data Type Conversion11' incorporates:
         *  DataStoreWrite: '<S1486>/VeSR1N_y_EssEngStopIsNotAllwdID_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_EssEngStopIsNotAllwdID =
            rtb_TmpSignalConversionAtVeS_lz.E_EssEngStopIsNotAllwdID;
        if (((sint32)rtb_TmpSignalConversionAtVeS_lz.E_EssEngStopIsNotAllwdID) >
            15)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_EssEngStopIsNotAllwdID = 15U;
        }

        /* End of DataTypeConversion: '<S1486>/Data Type Conversion11' */

        /* DataTypeConversion: '<S1486>/Data Type Conversion13' incorporates:
         *  DataStoreWrite: '<S1486>/VeSR1N_y_EssEngStrtIsNotAllwdID_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_EssEngStrtIsNotAllwdID =
            rtb_TmpSignalConversionAtVeS_lz.E_EssEngStrtIsNotAllwdID;
        if (((sint32)rtb_TmpSignalConversionAtVeS_lz.E_EssEngStrtIsNotAllwdID) >
            7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_EssEngStrtIsNotAllwdID = 7U;
        }

        /* End of DataTypeConversion: '<S1486>/Data Type Conversion13' */

        /* Outputs for Enabled SubSystem: '<S1486>/Reset_MM_Failing' */
        /* Constant: '<S1496>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_ENGINE_FD_2_FD3_MM,
            rtb_VeSR1N_Cnt_ENGINE_FD_2_FD3_, KeSR1B_Cnt_ENGINE_FD_2_FD3_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_ak);

        /* End of Outputs for SubSystem: '<S1486>/Reset_MM_Failing' */

        /* Gain: '<S1486>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_ae = true;
    }

    /* End of Constant: '<S1487>/Calib' */
    /* End of Outputs for SubSystem: '<S1482>/ENGINE_FD_2_FD3_Processing' */

    /* Merge: '<S44>/SR1N_Cnt_ENGINE_FD_2_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1482>/VeSR1N_Cnt_ENGINE_FD_2_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_FD_2_FD3_Received_VeSR1N_Cnt_ENGINE_FD_2_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_ak.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S44>/SR1N_b_ENGINE_FD_2_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1482>/VeSR1N_b_ENGINE_FD_2_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_FD_2_FD3_Received_VeSR1N_b_ENGINE_FD_2_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_ak.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S44>/SR1N_b_ENGINE_FD_2_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1482>/VeSR1N_b_ENGINE_FD_2_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_FD_2_FD3_Received_VeSR1N_b_ENGINE_FD_2_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_ae);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_ENGINE_FD_2_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_ENGINE_FD_2_FD5_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_ENGINE_FD_2_FD5_;
    boolean rtb_VeSR1N_b_ENGINE_FD_2_FD5_MM;
    IDTRENGINE_FD_2_FD5_Pkt rtb_TmpSignalConversionAtVeSR_g;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_a;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_ENGINE_FD_2_FD5_Pkt' incorporates:
     *  SubSystem: '<S45>/ENGINE_FD_2_FD5_Received'
     */
    /* SignalConversion generated from: '<S1520>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S45>/SR1N_Cnt_ENGINE_FD_2_FD5_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_ENGINE_FD_2_FD5_ =
        Rte_IrvRead_SR1B_ENGINE_FD_2_FD5_Received_VeSR1N_Cnt_ENGINE_FD_2_FD5_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S1520>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S45>/SR1N_b_ENGINE_FD_2_FD5_MM_Faild_merge'
     */
    rtb_VeSR1N_b_ENGINE_FD_2_FD5_MM =
        Rte_IrvRead_SR1B_ENGINE_FD_2_FD5_Received_VeSR1N_b_ENGINE_FD_2_FD5_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S1520>/VeSR1B_h_COMRX_ENGINE_FD_2_FD5_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_ENGINE_FD_2_FD5_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_ENGINE_FD_2_FD5_Pkt_COMRX_ENGINE_FD_2_FD5_Pkt(
        &rtb_TmpSignalConversionAtVeSR_g);

    /* SignalConversion generated from: '<S1520>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_ENGINE_FD_2_FD5_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_ENGINE_FD_2_FD5_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_a);

VeRxPDU_ENGINE_FD_2_FD5_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_a;

    /* Outputs for Enabled SubSystem: '<S1520>/ENGINE_FD_2_FD5_Processing' incorporates:
     *  EnablePort: '<S1524>/Enable'
     */
    /* Constant: '<S1525>/Calib' */
    if (KeSR1B_b_ENGINE_FD_2_FD5_Enbl)
    {
        /* Switch: '<S1526>/Switch1' incorporates:
         *  SignalConversion generated from: '<S1520>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_ENGINE_FD_2_FD5_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S1526>/Switch' incorporates:
             *  Constant: '<S1526>/Constant'
             */
            if (KeSR1B_b_ENGINE_FD_2_FD5_E2E_BypEnbl)
            {
                /* Switch: '<S1526>/Switch1' incorporates:
                 *  Constant: '<S1526>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_a =
                    KeSR1B_y_ENGINE_FD_2_FD5_E2E_Byp;
            }

            /* End of Switch: '<S1526>/Switch' */
        }

        /* End of Switch: '<S1526>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_ENGINE_FD_2_FD5_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_ENGINE_FD_2_FD5_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S1527>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_a,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_js);

        /* Outputs for Atomic SubSystem: '<S1524>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S1537>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1537>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_js.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S1537>/Inc Cntr' incorporates:
             *  Constant: '<S1530>/Calib'
             *  UnitDelay: '<S1537>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_md) + ((uint32)
                             KeSR1B_Cnt_ENGINE_FD_2_FD5_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1537>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1537>/Inc Cntr'
             */
            VeSR1B_Cnt_ENGINE_FD_2_FD5_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1537>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_a =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_md;

            /* MinMax: '<S1537>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_a) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_a = 1U;
            }

            /* End of MinMax: '<S1537>/FixPt MinMax' */

            /* Switch: '<S1537>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1528>/Zero4'
             *  Sum: '<S1537>/Dec Cntr'
             */
            VeSR1B_Cnt_ENGINE_FD_2_FD5_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_a) - 1));
        }

        /* End of Switch: '<S1537>/dec if Ok else inc2' */

        /* Logic: '<S1537>/Cntr fail' incorporates:
         *  Constant: '<S1531>/Calib'
         *  RelationalOperator: '<S1537>/Enough counts to Fail?2'
         *  UnitDelay: '<S1537>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_a = (uint8)
            (((VeSR1B_Cnt_ENGINE_FD_2_FD5_CRC_DebCntr >=
               KeSR1B_Cnt_ENGINE_FD_2_FD5_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_p5) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1537>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_md =
            VeSR1B_Cnt_ENGINE_FD_2_FD5_CRC_DebCntr;

        /* Update for UnitDelay: '<S1537>/Prev Fail Condition' incorporates:
         *  Logic: '<S1537>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_p5 =
            rtb_TmpSignalConversionAtVeRx_a;

        /* DataTypeConversion: '<S1524>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S1524>/VeSR1N_b_ENGINE_FD_2_FD5_CRC_Faild'
         *  Logic: '<S1537>/Cntr fail'
         *  Logic: '<S1537>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_CRC__l = (((sint32)
            rtb_TmpSignalConversionAtVeRx_a) != 0);

        /* End of Outputs for SubSystem: '<S1524>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S1524>/VeSR1N_b_ENGINE_FD_2_FD5_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_CRC_Fa =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_js.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S1524>/VeSR1N_b_ENGINE_FD_2_FD5_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_E2E_Fa =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_js.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S1524>/EscData_MC_Failing_Logic' */
        /* Switch: '<S1538>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1538>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_js.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S1538>/Inc Cntr' incorporates:
             *  Constant: '<S1532>/Calib'
             *  UnitDelay: '<S1538>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_p0) + ((uint32)
                             KeSR1B_Cnt_ENGINE_FD_2_FD5_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1538>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1538>/Inc Cntr'
             */
            VeSR1B_Cnt_ENGINE_FD_2_FD5_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1538>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_a =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_p0;

            /* MinMax: '<S1538>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_a) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_a = 1U;
            }

            /* End of MinMax: '<S1538>/FixPt MinMax' */

            /* Switch: '<S1538>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1529>/Zero4'
             *  Sum: '<S1538>/Dec Cntr'
             */
            VeSR1B_Cnt_ENGINE_FD_2_FD5_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_a) - 1));
        }

        /* End of Switch: '<S1538>/dec if Ok else inc2' */

        /* Logic: '<S1538>/Cntr fail' incorporates:
         *  Constant: '<S1533>/Calib'
         *  RelationalOperator: '<S1538>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_a = (uint8)
            ((VeSR1B_Cnt_ENGINE_FD_2_FD5_MC_DebCntr >=
              KeSR1B_Cnt_ENGINE_FD_2_FD5_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S1538>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_p0 =
            VeSR1B_Cnt_ENGINE_FD_2_FD5_MC_DebCntr;

        /* Update for UnitDelay: '<S1538>/Prev Fail Condition' incorporates:
         *  Logic: '<S1538>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_io =
            rtb_TmpSignalConversionAtVeRx_a;

        /* DataTypeConversion: '<S1524>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S1524>/VeSR1N_b_ENGINE_FD_2_FD5_MC_Faild'
         *  Logic: '<S1538>/Cntr fail'
         *  Logic: '<S1538>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_FD_2_FD5_MC_Fai = (((sint32)
            rtb_TmpSignalConversionAtVeRx_a) != 0);

        /* End of Outputs for SubSystem: '<S1524>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S1524>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S1524>/VeSR1N_M_EngineFrictionTorque_W'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_EngineFrictionTorque_W =
            rtb_TmpSignalConversionAtVeSR_g.E_EngineFrictionTorque_W;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_g.E_EngineFrictionTorque_W) >
            511)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_EngineFrictionTorque_W = 511U;
        }

        /* End of DataTypeConversion: '<S1524>/Data Type Conversion5' */

        /* DataTypeConversion: '<S1524>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S1524>/VeSR1N_b_CompressionTest'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_CompressionTest =
            rtb_TmpSignalConversionAtVeSR_g.E_CompressionTest ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S1524>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S1524>/VeSR1N_b_ECM_LHOM_W_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ECM_LHOM_W_FD5 =
            rtb_TmpSignalConversionAtVeSR_g.E_ECM_LHOM_W ? ((uint8)1) : ((uint8)
            0);

        /* DataTypeConversion: '<S1524>/Data Type Conversion9' incorporates:
         *  DataStoreWrite: '<S1524>/VeSR1N_b_EngTrqEnblRq_TCM_W_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EngTrqEnblRq_TCM_W_FD5 =
            rtb_TmpSignalConversionAtVeSR_g.E_EngTrq_Enbl_Rq_TCM_W ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S1524>/Relational Operator1' incorporates:
         *  Constant: '<S1524>/Constant1'
         *  DataStoreWrite: '<S1524>/VeSR1N_b_EngineFrictionTorque_W_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EngineFrictionTorque_W = (((sint32)
            rtb_TmpSignalConversionAtVeSR_g.E_EngineFrictionTorque_W) == 511);

        /* RelationalOperator: '<S1524>/Relational Operator2' incorporates:
         *  Constant: '<S1524>/Constant3'
         *  DataStoreWrite: '<S1524>/VeSR1N_b_EngineIdleRefSpeed_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EngineIdleRefSpeed_S_g = (((sint32)
            rtb_TmpSignalConversionAtVeSR_g.E_EngineIdleRefSpeed) == 4095);

        /* RelationalOperator: '<S1524>/Relational Operator3' incorporates:
         *  Constant: '<S1524>/Constant4'
         *  DataStoreWrite: '<S1524>/VeSR1N_b_EngineSpeed_W_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EngineSpeed_W_SNA_Fa_b = (((sint32)
            rtb_TmpSignalConversionAtVeSR_g.E_EngineSpeed_W) == 16383);

        /* RelationalOperator: '<S1524>/Relational Operator4' incorporates:
         *  Constant: '<S1524>/Constant5'
         *  DataStoreWrite: '<S1524>/VeSR1N_b_EngineSts_W_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EngineSts_W_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeSR_g.E_EngineSts_W) == 3);

        /* DataTypeConversion: '<S1524>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S1524>/VeSR1N_b_Engine_Stall_Detected'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_Engine_Stall_Detected =
            rtb_TmpSignalConversionAtVeSR_g.E_Engine_Stall_Detected ? ((uint8)1)
            : ((uint8)0);

        /* RelationalOperator: '<S1524>/Relational Operator5' incorporates:
         *  Constant: '<S1524>/Constant6'
         *  DataStoreWrite: '<S1524>/VeSR1N_b_EssEngModReq_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EssEngModReq_SNA_Fai_n = (((sint32)
            rtb_TmpSignalConversionAtVeSR_g.E_EssEngModReq) == 7);

        /* RelationalOperator: '<S1524>/Relational Operator6' incorporates:
         *  Constant: '<S1524>/Constant7'
         *  DataStoreWrite: '<S1524>/VeSR1N_b_EssEngSt_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EssEngSt_SNA_Faild_a = (((sint32)
            rtb_TmpSignalConversionAtVeSR_g.E_EssEngSt) == 7);

        /* DataTypeConversion: '<S1524>/Data Type Conversion12' incorporates:
         *  DataStoreWrite: '<S1524>/VeSR1N_b_EssEngStopIsNoAllwdFD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EssEngStopIsNoAllwdFD5 =
            rtb_TmpSignalConversionAtVeSR_g.E_EssEngStopIsNotAllwd ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S1524>/Relational Operator7' incorporates:
         *  Constant: '<S1524>/Constant8'
         *  DataStoreWrite: '<S1524>/VeSR1N_b_EssEngStopIsNotAllwdID_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EssEngStopIsNotAllwd_p = (((sint32)
            rtb_TmpSignalConversionAtVeSR_g.E_EssEngStopIsNotAllwdID) == 15);

        /* DataTypeConversion: '<S1524>/Data Type Conversion14' incorporates:
         *  DataStoreWrite: '<S1524>/VeSR1N_b_EssEngStrtIsNoAllwdFD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EssEngStrtIsNoAllwdFD5 =
            rtb_TmpSignalConversionAtVeSR_g.E_EssEngStrtIsNotAllwd ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S1524>/Relational Operator8' incorporates:
         *  Constant: '<S1524>/Constant9'
         *  DataStoreWrite: '<S1524>/VeSR1N_b_EssEngStrtIsNotAllwdID_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EssEngStrtIsNotAllwd_p = (((sint32)
            rtb_TmpSignalConversionAtVeSR_g.E_EssEngStrtIsNotAllwdID) == 7);

        /* DataTypeConversion: '<S1524>/Data Type Conversion16' incorporates:
         *  DataStoreWrite: '<S1524>/VeSR1N_b_LV12PwrFreeRq_W_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_LV12PwrFreeRq_W_FD5 =
            rtb_TmpSignalConversionAtVeSR_g.E_LV12PwrFreeRq_W ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S1524>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S1524>/VeSR1N_d_EngineIdleRefSpeed'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_d_EngineIdleRefSpeed =
            rtb_TmpSignalConversionAtVeSR_g.E_EngineIdleRefSpeed;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_g.E_EngineIdleRefSpeed) >
                4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_d_EngineIdleRefSpeed = 4095U;
        }

        /* End of DataTypeConversion: '<S1524>/Data Type Conversion6' */

        /* DataTypeConversion: '<S1524>/Data Type Conversion7' incorporates:
         *  DataStoreWrite: '<S1524>/VeSR1N_d_EngineSpeed_W_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_d_EngineSpeed_W_FD5 =
            rtb_TmpSignalConversionAtVeSR_g.E_EngineSpeed_W;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_g.E_EngineSpeed_W) > 16383)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_d_EngineSpeed_W_FD5 = 16383U;
        }

        /* End of DataTypeConversion: '<S1524>/Data Type Conversion7' */

        /* DataTypeConversion: '<S1524>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S1524>/VeSR1N_y_ECM_LHOM_Trans_W_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_ECM_LHOM_Trans_W_FD5 =
            rtb_TmpSignalConversionAtVeSR_g.E_ECM_LHOM_Trans_W;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_g.E_ECM_LHOM_Trans_W) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_ECM_LHOM_Trans_W_FD5 = 3U;
        }

        /* End of DataTypeConversion: '<S1524>/Data Type Conversion2' */

        /* DataTypeConversion: '<S1524>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S1524>/VeSR1N_y_EngineSts_W'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_EngineSts_W =
            rtb_TmpSignalConversionAtVeSR_g.E_EngineSts_W;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_g.E_EngineSts_W) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_EngineSts_W = 3U;
        }

        /* End of DataTypeConversion: '<S1524>/Data Type Conversion8' */

        /* DataTypeConversion: '<S1524>/Data Type Conversion10' incorporates:
         *  DataStoreWrite: '<S1524>/VeSR1N_y_EssEngModReq_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_EssEngModReq_FD5 =
            rtb_TmpSignalConversionAtVeSR_g.E_EssEngModReq;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_g.E_EssEngModReq) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_EssEngModReq_FD5 = 7U;
        }

        /* End of DataTypeConversion: '<S1524>/Data Type Conversion10' */

        /* DataTypeConversion: '<S1524>/Data Type Conversion11' incorporates:
         *  DataStoreWrite: '<S1524>/VeSR1N_y_EssEngSt_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_EssEngSt_FD5 =
            rtb_TmpSignalConversionAtVeSR_g.E_EssEngSt;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_g.E_EssEngSt) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_EssEngSt_FD5 = 7U;
        }

        /* End of DataTypeConversion: '<S1524>/Data Type Conversion11' */

        /* DataTypeConversion: '<S1524>/Data Type Conversion13' incorporates:
         *  DataStoreWrite: '<S1524>/VeSR1N_y_EssEngStpNotAlwdID_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_EssEngStpNotAlwdID_FD5 =
            rtb_TmpSignalConversionAtVeSR_g.E_EssEngStopIsNotAllwdID;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_g.E_EssEngStopIsNotAllwdID) >
            15)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_EssEngStpNotAlwdID_FD5 = 15U;
        }

        /* End of DataTypeConversion: '<S1524>/Data Type Conversion13' */

        /* DataTypeConversion: '<S1524>/Data Type Conversion15' incorporates:
         *  DataStoreWrite: '<S1524>/VeSR1N_y_EssEngStrtNotAlwdIDFD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_EssEngStrtNotAlwdIDFD5 =
            rtb_TmpSignalConversionAtVeSR_g.E_EssEngStrtIsNotAllwdID;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_g.E_EssEngStrtIsNotAllwdID) >
            7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_EssEngStrtNotAlwdIDFD5 = 7U;
        }

        /* End of DataTypeConversion: '<S1524>/Data Type Conversion15' */

        /* Outputs for Enabled SubSystem: '<S1524>/Reset_MM_Failing' */
        /* Constant: '<S1534>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_ENGINE_FD_2_FD5_MM,
            rtb_VeSR1N_Cnt_ENGINE_FD_2_FD5_, KeSR1B_Cnt_ENGINE_FD_2_FD5_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_ov);

        /* End of Outputs for SubSystem: '<S1524>/Reset_MM_Failing' */

        /* Gain: '<S1524>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_ol = true;
    }

    /* End of Constant: '<S1525>/Calib' */
    /* End of Outputs for SubSystem: '<S1520>/ENGINE_FD_2_FD5_Processing' */

    /* Merge: '<S45>/SR1N_Cnt_ENGINE_FD_2_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1520>/VeSR1N_Cnt_ENGINE_FD_2_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_FD_2_FD5_Received_VeSR1N_Cnt_ENGINE_FD_2_FD5_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_ov.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S45>/SR1N_b_ENGINE_FD_2_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1520>/VeSR1N_b_ENGINE_FD_2_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_FD_2_FD5_Received_VeSR1N_b_ENGINE_FD_2_FD5_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_ov.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S45>/SR1N_b_ENGINE_FD_2_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1520>/VeSR1N_b_ENGINE_FD_2_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_FD_2_FD5_Received_VeSR1N_b_ENGINE_FD_2_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_ol);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_ENGINE_FD_2_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_ENGINE_HYBD_FD_1_FD11_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_ENGINE_HYBD_FD_1;
    boolean rtb_VeSR1N_b_ENGINE_HYBD_FD_1_b;
    IDTRENGINE_HYBD_FD_1_FD11_Pkt rtb_TmpSignalConversionAtVeS_ho;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_k;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_ENGINE_HYBD_FD_1_FD11_Pkt' incorporates:
     *  SubSystem: '<S46>/ENGINE_HYBD_FD_1_FD11_Received'
     */
    /* SignalConversion generated from: '<S1559>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S46>/SR1N_Cnt_ENGINE_HYBD_FD_1_FD11_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_ENGINE_HYBD_FD_1 =
        Rte_IrvRead_SR1B_ENGINE_HYBD_FD_1_FD11_Received_VeSR1N_Cnt_ENGINE_HYBD_FD_1_FD11_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S1559>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S46>/SR1N_b_ENGINE_HYBD_FD_1_FD11_MM_Faild_merge'
     */
    rtb_VeSR1N_b_ENGINE_HYBD_FD_1_b =
        Rte_IrvRead_SR1B_ENGINE_HYBD_FD_1_FD11_Received_VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S1559>/VeSR1B_h_COMRX_ENGINE_HYBD_FD_1_FD11_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_ENGINE_HYBD_FD_1_FD11_Pkt'
     */
    (void)
        Rte_Read_VeSR1B_h_COMRX_ENGINE_HYBD_FD_1_FD11_Pkt_COMRX_ENGINE_HYBD_FD_1_FD11_Pkt
        (&rtb_TmpSignalConversionAtVeS_ho);

    /* SignalConversion generated from: '<S1559>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_ENGINE_HYBD_FD_1_FD11_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_ENGINE_HYBD_FD_1_FD11_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_k);

VeRxPDU_ENGINE_HYBD_FD_1_FD11_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_k;

    /* Outputs for Enabled SubSystem: '<S1559>/ENGINE_HYBD_FD_1_FD11_Processing' incorporates:
     *  EnablePort: '<S1563>/Enable'
     */
    /* Constant: '<S1564>/Calib' */
    if (KeSR1B_b_ENGINE_HYBD_FD_1_FD11_Enbl)
    {
        /* Switch: '<S1565>/Switch1' incorporates:
         *  SignalConversion generated from: '<S1559>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_ENGINE_HYBD_FD_1_FD11_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S1565>/Switch' incorporates:
             *  Constant: '<S1565>/Constant'
             */
            if (KeSR1B_b_ENGINE_HYBD_FD_1_FD11_E2E_BypEnbl)
            {
                /* Switch: '<S1565>/Switch1' incorporates:
                 *  Constant: '<S1565>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_k =
                    KeSR1B_y_ENGINE_HYBD_FD_1_FD11_E2E_Byp;
            }

            /* End of Switch: '<S1565>/Switch' */
        }

        /* End of Switch: '<S1565>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_ENGINE_HYBD_FD_1_FD11_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_ENGINE_HYBD_FD_1_FD11_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S1566>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_k,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_dm);

        /* Outputs for Atomic SubSystem: '<S1563>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S1576>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1576>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_dm.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S1576>/Inc Cntr' incorporates:
             *  Constant: '<S1569>/Calib'
             *  UnitDelay: '<S1576>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ps) + ((uint32)
                             KeSR1B_Cnt_ENGINE_HYBD_FD_1_FD11_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1576>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1576>/Inc Cntr'
             */
            VeSR1B_Cnt_ENGINE_HYBD_FD_1_FD11_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1576>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_k =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ps;

            /* MinMax: '<S1576>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_k) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_k = 1U;
            }

            /* End of MinMax: '<S1576>/FixPt MinMax' */

            /* Switch: '<S1576>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1567>/Zero4'
             *  Sum: '<S1576>/Dec Cntr'
             */
            VeSR1B_Cnt_ENGINE_HYBD_FD_1_FD11_CRC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeRx_k) - 1));
        }

        /* End of Switch: '<S1576>/dec if Ok else inc2' */

        /* Logic: '<S1576>/Cntr fail' incorporates:
         *  Constant: '<S1570>/Calib'
         *  RelationalOperator: '<S1576>/Enough counts to Fail?2'
         *  UnitDelay: '<S1576>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_k = (uint8)
            (((VeSR1B_Cnt_ENGINE_HYBD_FD_1_FD11_CRC_DebCntr >=
               KeSR1B_Cnt_ENGINE_HYBD_FD_1_FD11_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ow) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1576>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ps =
            VeSR1B_Cnt_ENGINE_HYBD_FD_1_FD11_CRC_DebCntr;

        /* Update for UnitDelay: '<S1576>/Prev Fail Condition' incorporates:
         *  Logic: '<S1576>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ow =
            rtb_TmpSignalConversionAtVeRx_k;

        /* DataTypeConversion: '<S1563>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Faild'
         *  Logic: '<S1576>/Cntr fail'
         *  Logic: '<S1576>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_i = (((sint32)
            rtb_TmpSignalConversionAtVeRx_k) != 0);

        /* End of Outputs for SubSystem: '<S1563>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S1563>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD11_ =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_dm.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S1563>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD1_j =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_dm.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S1563>/EscData_MC_Failing_Logic' */
        /* Switch: '<S1577>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1577>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_dm.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S1577>/Inc Cntr' incorporates:
             *  Constant: '<S1571>/Calib'
             *  UnitDelay: '<S1577>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_la) + ((uint32)
                             KeSR1B_Cnt_ENGINE_HYBD_FD_1_FD11_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1577>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1577>/Inc Cntr'
             */
            VeSR1B_Cnt_ENGINE_HYBD_FD_1_FD11_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1577>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_k =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_la;

            /* MinMax: '<S1577>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_k) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_k = 1U;
            }

            /* End of MinMax: '<S1577>/FixPt MinMax' */

            /* Switch: '<S1577>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1568>/Zero4'
             *  Sum: '<S1577>/Dec Cntr'
             */
            VeSR1B_Cnt_ENGINE_HYBD_FD_1_FD11_MC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeRx_k) - 1));
        }

        /* End of Switch: '<S1577>/dec if Ok else inc2' */

        /* Logic: '<S1577>/Cntr fail' incorporates:
         *  Constant: '<S1572>/Calib'
         *  RelationalOperator: '<S1577>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_k = (uint8)
            ((VeSR1B_Cnt_ENGINE_HYBD_FD_1_FD11_MC_DebCntr >=
              KeSR1B_Cnt_ENGINE_HYBD_FD_1_FD11_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S1577>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_la =
            VeSR1B_Cnt_ENGINE_HYBD_FD_1_FD11_MC_DebCntr;

        /* Update for UnitDelay: '<S1577>/Prev Fail Condition' incorporates:
         *  Logic: '<S1577>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_db =
            rtb_TmpSignalConversionAtVeRx_k;

        /* DataTypeConversion: '<S1563>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MC_Faild'
         *  Logic: '<S1577>/Cntr fail'
         *  Logic: '<S1577>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_1_FD_ih = (((sint32)
            rtb_TmpSignalConversionAtVeRx_k) != 0);

        /* End of Outputs for SubSystem: '<S1563>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S1563>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_M_EngActStdyStTorq_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_EngActStdyStTorq_FD11 =
            rtb_TmpSignalConversionAtVeS_ho.E_EngActStdyStTorq;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ho.E_EngActStdyStTorq) > 4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_EngActStdyStTorq_FD11 = 4095U;
        }

        /* End of DataTypeConversion: '<S1563>/Data Type Conversion6' */

        /* DataTypeConversion: '<S1563>/Data Type Conversion9' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_M_EngAirFlwStdyStTorq'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_EngAirFlwStdyStTorq =
            rtb_TmpSignalConversionAtVeS_ho.E_EngAirFlwStdyStTorq;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ho.E_EngAirFlwStdyStTorq) >
                4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_EngAirFlwStdyStTorq = 4095U;
        }

        /* End of DataTypeConversion: '<S1563>/Data Type Conversion9' */

        /* DataTypeConversion: '<S1563>/Data Type Conversion15' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_M_EngMinSprkNomCAirTqCap'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_EngMinSprkNomCAirTqCap =
            rtb_TmpSignalConversionAtVeS_ho.E_EngMinSparkNomCurrAirTorqCap;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_ho.E_EngMinSparkNomCurrAirTorqCap) >
            2047)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_EngMinSprkNomCAirTqCap = 2047U;
        }

        /* End of DataTypeConversion: '<S1563>/Data Type Conversion15' */

        /* DataStoreWrite: '<S1563>/VeSR1N_M_EngTrqReserveReq' */
        SR1B_BLUEN_ac_DW.VeSR1N_M_EngTrqReserveReq =
            rtb_TmpSignalConversionAtVeS_ho.E_EngTrqReserveReq;

        /* DataTypeConversion: '<S1563>/Data Type Conversion24' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_M_MaxOffEngTorqCap'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_MaxOffEngTorqCap =
            rtb_TmpSignalConversionAtVeS_ho.E_MaxOffEngTorqCap;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ho.E_MaxOffEngTorqCap) > 4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_MaxOffEngTorqCap = 4095U;
        }

        /* End of DataTypeConversion: '<S1563>/Data Type Conversion24' */

        /* DataTypeConversion: '<S1563>/Data Type Conversion25' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_M_MaxPrdtdEngTorqCap'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_MaxPrdtdEngTorqCap =
            rtb_TmpSignalConversionAtVeS_ho.E_MaxPrdtdEngTorqCap;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ho.E_MaxPrdtdEngTorqCap) >
                4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_MaxPrdtdEngTorqCap = 4095U;
        }

        /* End of DataTypeConversion: '<S1563>/Data Type Conversion25' */

        /* DataTypeConversion: '<S1563>/Data Type Conversion27' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_M_MinAirFlwMinSprkTrqCap'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_MinAirFlwMinSprkTrqCap =
            rtb_TmpSignalConversionAtVeS_ho.E_MinAirFlowMinSparkTorqCap;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ho.E_MinAirFlowMinSparkTorqCap)
            > 4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_MinAirFlwMinSprkTrqCap = 4095U;
        }

        /* End of DataTypeConversion: '<S1563>/Data Type Conversion27' */

        /* DataTypeConversion: '<S1563>/Data Type Conversion29' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_M_MinEngTorqCap'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_MinEngTorqCap =
            rtb_TmpSignalConversionAtVeS_ho.E_MinEngTorqCap;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ho.E_MinEngTorqCap) > 4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_MinEngTorqCap = 4095U;
        }

        /* End of DataTypeConversion: '<S1563>/Data Type Conversion29' */

        /* DataTypeConversion: '<S1563>/Data Type Conversion31' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_M_MinImmedEngTorqCap'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_MinImmedEngTorqCap =
            rtb_TmpSignalConversionAtVeS_ho.E_MinImmedEngTorqCap;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ho.E_MinImmedEngTorqCap) >
                4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_MinImmedEngTorqCap = 4095U;
        }

        /* End of DataTypeConversion: '<S1563>/Data Type Conversion31' */

        /* DataTypeConversion: '<S1563>/Data Type Conversion33' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_M_MinPrdtdEngRunTorqCap'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_MinPrdtdEngRunTorqCap =
            rtb_TmpSignalConversionAtVeS_ho.E_MinPrdtdEngRunTorqCap;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ho.E_MinPrdtdEngRunTorqCap) >
                4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_MinPrdtdEngRunTorqCap = 4095U;
        }

        /* End of DataTypeConversion: '<S1563>/Data Type Conversion33' */

        /* DataTypeConversion: '<S1563>/Data Type Conversion36' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_M_PnLimitMaxEngTrqCap'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_PnLimitMaxEngTrqCap =
            rtb_TmpSignalConversionAtVeS_ho.E_PnLimitMaxEngTrqCap;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ho.E_PnLimitMaxEngTrqCap) >
                1023)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_PnLimitMaxEngTrqCap = 1023U;
        }

        /* End of DataTypeConversion: '<S1563>/Data Type Conversion36' */

        /* DataStoreWrite: '<S1563>/VeSR1N_Pct_AccPos' */
        SR1B_BLUEN_ac_DW.VeSR1N_Pct_AccPos =
            rtb_TmpSignalConversionAtVeS_ho.E_AccPos;

        /* DataTypeConversion: '<S1563>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_b_AccPosV'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_AccPosV =
            rtb_TmpSignalConversionAtVeS_ho.E_AccPosV ? ((uint8)1) : ((uint8)0);

        /* DataTypeConversion: '<S1563>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_b_Crank_Maturing_Fault'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_Crank_Maturing_Fault =
            rtb_TmpSignalConversionAtVeS_ho.E_Crank_Maturing_Fault ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S1563>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_b_CylOff'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_CylOff =
            rtb_TmpSignalConversionAtVeS_ho.E_CylOff ? ((uint8)1) : ((uint8)0);

        /* RelationalOperator: '<S1563>/Relational Operator1' incorporates:
         *  Constant: '<S1563>/Constant1'
         *  DataStoreWrite: '<S1563>/VeSR1N_b_ECMReq_Remedial_Stop_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ECMReq_Remedial_Stop_S = (((sint32)
            rtb_TmpSignalConversionAtVeS_ho.E_ECMReq_Remedial_Stop) == 3);

        /* RelationalOperator: '<S1563>/Relational Operator6' incorporates:
         *  Constant: '<S1563>/Constant7'
         *  DataStoreWrite: '<S1563>/VeSR1N_b_ETRQ_Mode_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ETRQ_Mode_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeS_ho.E_ETRQ_Mode) == 7);

        /* DataTypeConversion: '<S1563>/Data Type Conversion7' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_b_EngActStdyStTorqV_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EngActStdyStTorqV_FD11 =
            rtb_TmpSignalConversionAtVeS_ho.E_EngActStdyStTorqV ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S1563>/Relational Operator2' incorporates:
         *  Constant: '<S1563>/Constant3'
         *  DataStoreWrite: '<S1563>/VeSR1N_b_EngActStdyStTorq_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EngActStdyStTorq_SNA_F = (((sint32)
            rtb_TmpSignalConversionAtVeS_ho.E_EngActStdyStTorq) == 4095);

        /* DataTypeConversion: '<S1563>/Data Type Conversion10' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_b_EngAirFlwStdyStTorqV'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EngAirFlwStdyStTorqV =
            rtb_TmpSignalConversionAtVeS_ho.E_EngAirFlwStdyStTorqV ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S1563>/Relational Operator3' incorporates:
         *  Constant: '<S1563>/Constant4'
         *  DataStoreWrite: '<S1563>/VeSR1N_b_EngAirFlwStdyStTorq_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EngAirFlwStdyStTorq_SN = (((sint32)
            rtb_TmpSignalConversionAtVeS_ho.E_EngAirFlwStdyStTorq) == 4095);

        /* DataTypeConversion: '<S1563>/Data Type Conversion11' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_b_EngCmbstnCmnd'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EngCmbstnCmnd =
            rtb_TmpSignalConversionAtVeS_ho.E_EngCmbstnCmnd ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S1563>/Data Type Conversion12' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_b_EngDFCO_Allw'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EngDFCO_Allw =
            rtb_TmpSignalConversionAtVeS_ho.E_EngDFCO_Allw ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S1563>/Data Type Conversion13' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_b_EngDFCO_Req'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EngDFCO_Req =
            rtb_TmpSignalConversionAtVeS_ho.E_EngDFCO_Req ? ((uint8)1) : ((uint8)
            0);

        /* DataTypeConversion: '<S1563>/Data Type Conversion14' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_b_EngDFCO_St'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EngDFCO_St =
            rtb_TmpSignalConversionAtVeS_ho.E_EngDFCO_St ? ((uint8)1) : ((uint8)
            0);

        /* RelationalOperator: '<S1563>/Relational Operator4' incorporates:
         *  Constant: '<S1563>/Constant5'
         *  DataStoreWrite: '<S1563>/VeSR1N_b_EngMinSparkNomCurrAirTorqCap_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EngMinSparkNomCurrAirT = (((sint32)
            rtb_TmpSignalConversionAtVeS_ho.E_EngMinSparkNomCurrAirTorqCap) ==
            2047);

        /* DataTypeConversion: '<S1563>/Data Type Conversion16' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_b_EngOffRecom'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EngOffRecom =
            rtb_TmpSignalConversionAtVeS_ho.E_EngOffRecom ? ((uint8)1) : ((uint8)
            0);

        /* DataTypeConversion: '<S1563>/Data Type Conversion17' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_b_EngRunCrnkAct'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EngRunCrnkAct =
            rtb_TmpSignalConversionAtVeS_ho.E_EngRunCrnkAct ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S1563>/Data Type Conversion18' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_b_EngSysFld'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EngSysFld =
            rtb_TmpSignalConversionAtVeS_ho.E_EngSysFld ? ((uint8)1) : ((uint8)0);

        /* RelationalOperator: '<S1563>/Relational Operator5' incorporates:
         *  Constant: '<S1563>/Constant6'
         *  DataStoreWrite: '<S1563>/VeSR1N_b_EngTrqReserveReq_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EngTrqReserveReq_SNA_F = (((sint32)
            rtb_TmpSignalConversionAtVeS_ho.E_EngTrqReserveReq) == 255);

        /* DataTypeConversion: '<S1563>/Data Type Conversion21' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_b_Feedback_HCP'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_Feedback_HCP =
            rtb_TmpSignalConversionAtVeS_ho.E_Feedback_HCP ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S1563>/Relational Operator7' incorporates:
         *  Constant: '<S1563>/Constant8'
         *  DataStoreWrite: '<S1563>/VeSR1N_b_MAP_4_BAR_PHEV_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MAP_4_BAR_PHEV_SNA_Fai = (((sint32)
            rtb_TmpSignalConversionAtVeS_ho.E_MAP_4_BAR_PHEV) == 511);

        /* RelationalOperator: '<S1563>/Relational Operator8' incorporates:
         *  Constant: '<S1563>/Constant9'
         *  DataStoreWrite: '<S1563>/VeSR1N_b_MaxOffEngTorqCap_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MaxOffEngTorqCap_SNA_F = (((sint32)
            rtb_TmpSignalConversionAtVeS_ho.E_MaxOffEngTorqCap) == 4095);

        /* DataTypeConversion: '<S1563>/Data Type Conversion26' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_b_MaxPrdtdEngTorqCapV'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MaxPrdtdEngTorqCapV =
            rtb_TmpSignalConversionAtVeS_ho.E_MaxPrdtdEngTorqCapV ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S1563>/Relational Operator9' incorporates:
         *  Constant: '<S1563>/Constant10'
         *  DataStoreWrite: '<S1563>/VeSR1N_b_MaxPrdtdEngTorqCap_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MaxPrdtdEngTorqCap_SNA = (((sint32)
            rtb_TmpSignalConversionAtVeS_ho.E_MaxPrdtdEngTorqCap) == 4095);

        /* RelationalOperator: '<S1563>/Relational Operator10' incorporates:
         *  Constant: '<S1563>/Constant11'
         *  DataStoreWrite: '<S1563>/VeSR1N_b_MinAirFlowMinSparkTorqCap_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MinAirFlowMinSparkTorq = (((sint32)
            rtb_TmpSignalConversionAtVeS_ho.E_MinAirFlowMinSparkTorqCap) == 4095);

        /* DataTypeConversion: '<S1563>/Data Type Conversion28' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_b_MinAirFlwMinSprkTqCapV'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MinAirFlwMinSprkTqCapV =
            rtb_TmpSignalConversionAtVeS_ho.E_MinAirFlowMinSparkTorqCapV ?
            ((uint8)1) : ((uint8)0);

        /* DataTypeConversion: '<S1563>/Data Type Conversion30' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_b_MinEngTorqCapV'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MinEngTorqCapV =
            rtb_TmpSignalConversionAtVeS_ho.E_MinEngTorqCapV ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S1563>/Relational Operator11' incorporates:
         *  Constant: '<S1563>/Constant12'
         *  DataStoreWrite: '<S1563>/VeSR1N_b_MinEngTorqCap_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MinEngTorqCap_SNA_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeS_ho.E_MinEngTorqCap) == 4095);

        /* DataTypeConversion: '<S1563>/Data Type Conversion32' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_b_MinImmedEngTorqCapV'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MinImmedEngTorqCapV =
            rtb_TmpSignalConversionAtVeS_ho.E_MinImmedEngTorqCapV ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S1563>/Relational Operator12' incorporates:
         *  Constant: '<S1563>/Constant13'
         *  DataStoreWrite: '<S1563>/VeSR1N_b_MinImmedEngTorqCap_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MinImmedEngTorqCap_SNA = (((sint32)
            rtb_TmpSignalConversionAtVeS_ho.E_MinImmedEngTorqCap) == 4095);

        /* DataTypeConversion: '<S1563>/Data Type Conversion34' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_b_MinPrdtdEngRunTorqCapV'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MinPrdtdEngRunTorqCapV =
            rtb_TmpSignalConversionAtVeS_ho.E_MinPrdtdEngRunTorqCapV ? ((uint8)1)
            : ((uint8)0);

        /* RelationalOperator: '<S1563>/Relational Operator13' incorporates:
         *  Constant: '<S1563>/Constant14'
         *  DataStoreWrite: '<S1563>/VeSR1N_b_MinPrdtdEngRunTorqCap_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MinPrdtdEngRunTorqCap_ = (((sint32)
            rtb_TmpSignalConversionAtVeS_ho.E_MinPrdtdEngRunTorqCap) == 4095);

        /* DataTypeConversion: '<S1563>/Data Type Conversion38' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_b_PT_CrnkAct'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PT_CrnkAct =
            rtb_TmpSignalConversionAtVeS_ho.E_PT_CrnkAct ? ((uint8)1) : ((uint8)
            0);

        /* DataTypeConversion: '<S1563>/Data Type Conversion35' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_b_PnLimitActvFlg'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PnLimitActvFlg =
            rtb_TmpSignalConversionAtVeS_ho.E_PnLimitActvFlg ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S1563>/Data Type Conversion37' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_b_PnLimitMaxEngTrqCapV'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PnLimitMaxEngTrqCapV =
            rtb_TmpSignalConversionAtVeS_ho.E_PnLimitMaxEngTrqCapV ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S1563>/Relational Operator14' incorporates:
         *  Constant: '<S1563>/Constant15'
         *  DataStoreWrite: '<S1563>/VeSR1N_b_PnLimitMaxEngTrqCap_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PnLimitMaxEngTrqCap_SN = (((sint32)
            rtb_TmpSignalConversionAtVeS_ho.E_PnLimitMaxEngTrqCap) == 1023);

        /* DataTypeConversion: '<S1563>/Data Type Conversion39' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_b_RedSpkAuthorityAvbl'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_RedSpkAuthorityAvbl =
            rtb_TmpSignalConversionAtVeS_ho.E_RedSpkAuthorityAvbl ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S1563>/Relational Operator15' incorporates:
         *  Constant: '<S1563>/Constant16'
         *  DataStoreWrite: '<S1563>/VeSR1N_b_Sum_FW_ID_Fst_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_Sum_FW_ID_Fst_SNA_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeS_ho.E_Sum_FW_ID_Fst) == 31);

        /* RelationalOperator: '<S1563>/Relational Operator16' incorporates:
         *  Constant: '<S1563>/Constant17'
         *  DataStoreWrite: '<S1563>/VeSR1N_b_Sum_FW_ID_Slw_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_Sum_FW_ID_Slw_SNA_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeS_ho.E_Sum_FW_ID_Slw) == 31);

        /* DataTypeConversion: '<S1563>/Data Type Conversion42' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_b_TLC_LRN_Rq'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_TLC_LRN_Rq =
            rtb_TmpSignalConversionAtVeS_ho.E_TLC_LRN_Rq ? ((uint8)1) : ((uint8)
            0);

        /* DataTypeConversion: '<S1563>/Data Type Conversion23' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_p_MAP_4_BAR_PHEV'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_p_MAP_4_BAR_PHEV =
            rtb_TmpSignalConversionAtVeS_ho.E_MAP_4_BAR_PHEV;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ho.E_MAP_4_BAR_PHEV) > 511)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_p_MAP_4_BAR_PHEV = 511U;
        }

        /* End of DataTypeConversion: '<S1563>/Data Type Conversion23' */

        /* DataTypeConversion: '<S1563>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_y_ECMReq_Remedial_Stop'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_ECMReq_Remedial_Stop =
            rtb_TmpSignalConversionAtVeS_ho.E_ECMReq_Remedial_Stop;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ho.E_ECMReq_Remedial_Stop) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_ECMReq_Remedial_Stop = 3U;
        }

        /* End of DataTypeConversion: '<S1563>/Data Type Conversion5' */

        /* DataTypeConversion: '<S1563>/Data Type Conversion20' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_y_ETRQ_Mode'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_ETRQ_Mode =
            rtb_TmpSignalConversionAtVeS_ho.E_ETRQ_Mode;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ho.E_ETRQ_Mode) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_ETRQ_Mode = 7U;
        }

        /* End of DataTypeConversion: '<S1563>/Data Type Conversion20' */

        /* DataTypeConversion: '<S1563>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_y_EngActuatorsStat'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_EngActuatorsStat =
            rtb_TmpSignalConversionAtVeS_ho.E_EngActuatorsStat;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ho.E_EngActuatorsStat) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_EngActuatorsStat = 3U;
        }

        /* End of DataTypeConversion: '<S1563>/Data Type Conversion8' */

        /* DataTypeConversion: '<S1563>/Data Type Conversion22' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_y_HybActEngTorqRespTyp'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_HybActEngTorqRespTyp =
            rtb_TmpSignalConversionAtVeS_ho.E_HybActEngTorqRespTyp;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ho.E_HybActEngTorqRespTyp) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_HybActEngTorqRespTyp = 3U;
        }

        /* End of DataTypeConversion: '<S1563>/Data Type Conversion22' */

        /* DataTypeConversion: '<S1563>/Data Type Conversion40' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_y_Sum_FW_ID_Fst'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_Sum_FW_ID_Fst =
            rtb_TmpSignalConversionAtVeS_ho.E_Sum_FW_ID_Fst;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ho.E_Sum_FW_ID_Fst) > 31)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_Sum_FW_ID_Fst = 31U;
        }

        /* End of DataTypeConversion: '<S1563>/Data Type Conversion40' */

        /* DataTypeConversion: '<S1563>/Data Type Conversion41' incorporates:
         *  DataStoreWrite: '<S1563>/VeSR1N_y_Sum_FW_ID_Slw'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_Sum_FW_ID_Slw =
            rtb_TmpSignalConversionAtVeS_ho.E_Sum_FW_ID_Slw;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ho.E_Sum_FW_ID_Slw) > 31)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_Sum_FW_ID_Slw = 31U;
        }

        /* End of DataTypeConversion: '<S1563>/Data Type Conversion41' */

        /* Outputs for Enabled SubSystem: '<S1563>/Reset_MM_Failing' */
        /* Constant: '<S1573>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_ENGINE_HYBD_FD_1_b,
            rtb_VeSR1N_Cnt_ENGINE_HYBD_FD_1,
            KeSR1B_Cnt_ENGINE_HYBD_FD_1_FD11_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_an);

        /* End of Outputs for SubSystem: '<S1563>/Reset_MM_Failing' */

        /* Gain: '<S1563>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_la = true;
    }

    /* End of Constant: '<S1564>/Calib' */
    /* End of Outputs for SubSystem: '<S1559>/ENGINE_HYBD_FD_1_FD11_Processing' */

    /* Merge: '<S46>/SR1N_Cnt_ENGINE_HYBD_FD_1_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1559>/VeSR1N_Cnt_ENGINE_HYBD_FD_1_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_HYBD_FD_1_FD11_Received_VeSR1N_Cnt_ENGINE_HYBD_FD_1_FD11_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_an.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S46>/SR1N_b_ENGINE_HYBD_FD_1_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1559>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_HYBD_FD_1_FD11_Received_VeSR1N_b_ENGINE_HYBD_FD_1_FD11_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_an.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S46>/SR1N_b_ENGINE_HYBD_FD_1_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1559>/VeSR1N_b_ENGINE_HYBD_FD_1_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_HYBD_FD_1_FD11_Received_VeSR1N_b_ENGINE_HYBD_FD_1_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_la);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_ENGINE_HYBD_FD_1_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_ENGINE_HYBD_FD_3_FD11_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_ENGINE_HYBD_FD_3;
    boolean rtb_VeSR1N_b_ENGINE_HYBD_FD_3_a;
    IDTRENGINE_HYBD_FD_3_FD11_Pkt rtb_TmpSignalConversionAtVeS_mn;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_d;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_ENGINE_HYBD_FD_3_FD11_Pkt' incorporates:
     *  SubSystem: '<S47>/ENGINE_HYBD_FD_3_FD11_Received'
     */
    /* SignalConversion generated from: '<S1624>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S47>/SR1N_Cnt_ENGINE_HYBD_FD_3_FD11_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_ENGINE_HYBD_FD_3 =
        Rte_IrvRead_SR1B_ENGINE_HYBD_FD_3_FD11_Received_VeSR1N_Cnt_ENGINE_HYBD_FD_3_FD11_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S1624>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S47>/SR1N_b_ENGINE_HYBD_FD_3_FD11_MM_Faild_merge'
     */
    rtb_VeSR1N_b_ENGINE_HYBD_FD_3_a =
        Rte_IrvRead_SR1B_ENGINE_HYBD_FD_3_FD11_Received_VeSR1N_b_ENGINE_HYBD_FD_3_FD11_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S1624>/VeSR1B_h_COMRX_ENGINE_HYBD_FD_3_FD11_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_ENGINE_HYBD_FD_3_FD11_Pkt'
     */
    (void)
        Rte_Read_VeSR1B_h_COMRX_ENGINE_HYBD_FD_3_FD11_Pkt_COMRX_ENGINE_HYBD_FD_3_FD11_Pkt
        (&rtb_TmpSignalConversionAtVeS_mn);

    /* SignalConversion generated from: '<S1624>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_ENGINE_HYBD_FD_3_FD11_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_ENGINE_HYBD_FD_3_FD11_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_d);

VeRxPDU_ENGINE_HYBD_FD_3_FD11_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_d;

    /* Outputs for Enabled SubSystem: '<S1624>/ENGINE_HYBD_FD_3_FD11_Processing' incorporates:
     *  EnablePort: '<S1628>/Enable'
     */
    /* Constant: '<S1629>/Calib' */
    if (KeSR1B_b_ENGINE_HYBD_FD_3_FD11_Enbl)
    {
        /* Switch: '<S1630>/Switch1' incorporates:
         *  SignalConversion generated from: '<S1624>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_ENGINE_HYBD_FD_3_FD11_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S1630>/Switch' incorporates:
             *  Constant: '<S1630>/Constant'
             */
            if (KeSR1B_b_ENGINE_HYBD_FD_3_FD11_E2E_BypEnbl)
            {
                /* Switch: '<S1630>/Switch1' incorporates:
                 *  Constant: '<S1630>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_d =
                    KeSR1B_y_ENGINE_HYBD_FD_3_FD11_E2E_Byp;
            }

            /* End of Switch: '<S1630>/Switch' */
        }

        /* End of Switch: '<S1630>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_ENGINE_HYBD_FD_3_FD11_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_ENGINE_HYBD_FD_3_FD11_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S1631>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_d,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ht);

        /* Outputs for Atomic SubSystem: '<S1628>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S1641>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1641>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ht.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S1641>/Inc Cntr' incorporates:
             *  Constant: '<S1634>/Calib'
             *  UnitDelay: '<S1641>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fb) + ((uint32)
                             KeSR1B_Cnt_ENGINE_HYBD_FD_3_FD11_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1641>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1641>/Inc Cntr'
             */
            VeSR1B_Cnt_ENGINE_HYBD_FD_3_FD11_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1641>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_d =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fb;

            /* MinMax: '<S1641>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_d) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_d = 1U;
            }

            /* End of MinMax: '<S1641>/FixPt MinMax' */

            /* Switch: '<S1641>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1632>/Zero4'
             *  Sum: '<S1641>/Dec Cntr'
             */
            VeSR1B_Cnt_ENGINE_HYBD_FD_3_FD11_CRC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeRx_d) - 1));
        }

        /* End of Switch: '<S1641>/dec if Ok else inc2' */

        /* Logic: '<S1641>/Cntr fail' incorporates:
         *  Constant: '<S1635>/Calib'
         *  RelationalOperator: '<S1641>/Enough counts to Fail?2'
         *  UnitDelay: '<S1641>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_d = (uint8)
            (((VeSR1B_Cnt_ENGINE_HYBD_FD_3_FD11_CRC_DebCntr >=
               KeSR1B_Cnt_ENGINE_HYBD_FD_3_FD11_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_aj) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1641>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fb =
            VeSR1B_Cnt_ENGINE_HYBD_FD_3_FD11_CRC_DebCntr;

        /* Update for UnitDelay: '<S1641>/Prev Fail Condition' incorporates:
         *  Logic: '<S1641>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_aj =
            rtb_TmpSignalConversionAtVeRx_d;

        /* DataTypeConversion: '<S1628>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S1628>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_CRC_Faild'
         *  Logic: '<S1641>/Cntr fail'
         *  Logic: '<S1641>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_m = (((sint32)
            rtb_TmpSignalConversionAtVeRx_d) != 0);

        /* End of Outputs for SubSystem: '<S1628>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S1628>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD11_ =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ht.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S1628>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_p =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ht.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S1628>/EscData_MC_Failing_Logic' */
        /* Switch: '<S1642>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1642>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ht.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S1642>/Inc Cntr' incorporates:
             *  Constant: '<S1636>/Calib'
             *  UnitDelay: '<S1642>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_g1q) + ((uint32)
                             KeSR1B_Cnt_ENGINE_HYBD_FD_3_FD11_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1642>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1642>/Inc Cntr'
             */
            VeSR1B_Cnt_ENGINE_HYBD_FD_3_FD11_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1642>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_d =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_g1q;

            /* MinMax: '<S1642>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_d) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_d = 1U;
            }

            /* End of MinMax: '<S1642>/FixPt MinMax' */

            /* Switch: '<S1642>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1633>/Zero4'
             *  Sum: '<S1642>/Dec Cntr'
             */
            VeSR1B_Cnt_ENGINE_HYBD_FD_3_FD11_MC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeRx_d) - 1));
        }

        /* End of Switch: '<S1642>/dec if Ok else inc2' */

        /* Logic: '<S1642>/Cntr fail' incorporates:
         *  Constant: '<S1637>/Calib'
         *  RelationalOperator: '<S1642>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_d = (uint8)
            ((VeSR1B_Cnt_ENGINE_HYBD_FD_3_FD11_MC_DebCntr >=
              KeSR1B_Cnt_ENGINE_HYBD_FD_3_FD11_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S1642>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_g1q =
            VeSR1B_Cnt_ENGINE_HYBD_FD_3_FD11_MC_DebCntr;

        /* Update for UnitDelay: '<S1642>/Prev Fail Condition' incorporates:
         *  Logic: '<S1642>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_m4 =
            rtb_TmpSignalConversionAtVeRx_d;

        /* DataTypeConversion: '<S1628>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S1628>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_MC_Faild'
         *  Logic: '<S1642>/Cntr fail'
         *  Logic: '<S1642>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_3_FD1_c = (((sint32)
            rtb_TmpSignalConversionAtVeRx_d) != 0);

        /* End of Outputs for SubSystem: '<S1628>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S1628>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S1628>/VeSR1N_Pct_ECM_AirflowRequest'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_Pct_ECM_AirflowRequest =
            rtb_TmpSignalConversionAtVeS_mn.E_ECM_AirflowRequest;
        if (((sint32)rtb_TmpSignalConversionAtVeS_mn.E_ECM_AirflowRequest) > 127)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_Pct_ECM_AirflowRequest = 127U;
        }

        /* End of DataTypeConversion: '<S1628>/Data Type Conversion1' */

        /* DataTypeConversion: '<S1628>/Data Type Conversion9' incorporates:
         *  DataStoreWrite: '<S1628>/VeSR1N_Pct_PECP_PumpFlowReq'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_Pct_PECP_PumpFlowReq =
            rtb_TmpSignalConversionAtVeS_mn.E_PECP_PumpFlowReq;
        if (((sint32)rtb_TmpSignalConversionAtVeS_mn.E_PECP_PumpFlowReq) > 127)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_Pct_PECP_PumpFlowReq = 127U;
        }

        /* End of DataTypeConversion: '<S1628>/Data Type Conversion9' */

        /* DataStoreWrite: '<S1628>/VeSR1N_T_EngCltTmp_FD11' */
        SR1B_BLUEN_ac_DW.VeSR1N_T_EngCltTmp_FD11 =
            rtb_TmpSignalConversionAtVeS_mn.E_EngCltTmp;

        /* RelationalOperator: '<S1628>/Relational Operator' incorporates:
         *  Constant: '<S1628>/Constant'
         *  DataStoreWrite: '<S1628>/VeSR1N_b_ECM_AirflowRequest_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ECM_AirflowRequest_SNA = (((sint32)
            rtb_TmpSignalConversionAtVeS_mn.E_ECM_AirflowRequest) == 127);

        /* DataTypeConversion: '<S1628>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S1628>/VeSR1N_b_EngCltTmpV_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EngCltTmpV_FD11 =
            rtb_TmpSignalConversionAtVeS_mn.E_EngCltTmpV ? ((uint8)1) : ((uint8)
            0);

        /* RelationalOperator: '<S1628>/Relational Operator1' incorporates:
         *  Constant: '<S1628>/Constant1'
         *  DataStoreWrite: '<S1628>/VeSR1N_b_EngCltTmp_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EngCltTmp_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeS_mn.E_EngCltTmp) == 255);

        /* DataTypeConversion: '<S1628>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S1628>/VeSR1N_b_EngOutofFuel'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EngOutofFuel =
            rtb_TmpSignalConversionAtVeS_mn.E_EngOutofFuel ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S1628>/Relational Operator2' incorporates:
         *  Constant: '<S1628>/Constant3'
         *  DataStoreWrite: '<S1628>/VeSR1N_b_EngSpdStat_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EngSpdStat_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeS_mn.E_EngSpdStat) == 3);

        /* RelationalOperator: '<S1628>/Relational Operator3' incorporates:
         *  Constant: '<S1628>/Constant4'
         *  DataStoreWrite: '<S1628>/VeSR1N_b_PECP_PumpFlowReq_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PECP_PumpFlowReq_SNA_F = (((sint32)
            rtb_TmpSignalConversionAtVeS_mn.E_PECP_PumpFlowReq) == 127);

        /* DataTypeConversion: '<S1628>/Data Type Conversion10' incorporates:
         *  DataStoreWrite: '<S1628>/VeSR1N_b_ServiceHybSys'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ServiceHybSys =
            rtb_TmpSignalConversionAtVeS_mn.E_ServiceHybSys ? ((uint8)1) :
            ((uint8)0);

        /* DataStoreWrite: '<S1628>/VeSR1N_n_EngSpd_FD11' */
        SR1B_BLUEN_ac_DW.VeSR1N_n_EngSpd_FD11 =
            rtb_TmpSignalConversionAtVeS_mn.E_EngSpd;

        /* DataTypeConversion: '<S1628>/Data Type Conversion7' incorporates:
         *  DataStoreWrite: '<S1628>/VeSR1N_n_MaxEngSpdCap'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_n_MaxEngSpdCap =
            rtb_TmpSignalConversionAtVeS_mn.E_MaxEngSpdCap;
        if (((sint32)rtb_TmpSignalConversionAtVeS_mn.E_MaxEngSpdCap) > 8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_n_MaxEngSpdCap = 8191U;
        }

        /* End of DataTypeConversion: '<S1628>/Data Type Conversion7' */

        /* DataTypeConversion: '<S1628>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S1628>/VeSR1N_n_MinEngSpdCap'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_n_MinEngSpdCap =
            rtb_TmpSignalConversionAtVeS_mn.E_MinEngSpdCap;
        if (((sint32)rtb_TmpSignalConversionAtVeS_mn.E_MinEngSpdCap) > 8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_n_MinEngSpdCap = 8191U;
        }

        /* End of DataTypeConversion: '<S1628>/Data Type Conversion8' */

        /* DataTypeConversion: '<S1628>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S1628>/VeSR1N_y_EngSpdStat_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_EngSpdStat_FD11 =
            rtb_TmpSignalConversionAtVeS_mn.E_EngSpdStat;
        if (((sint32)rtb_TmpSignalConversionAtVeS_mn.E_EngSpdStat) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_EngSpdStat_FD11 = 3U;
        }

        /* End of DataTypeConversion: '<S1628>/Data Type Conversion6' */

        /* Outputs for Enabled SubSystem: '<S1628>/Reset_MM_Failing' */
        /* Constant: '<S1638>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_ENGINE_HYBD_FD_3_a,
            rtb_VeSR1N_Cnt_ENGINE_HYBD_FD_3,
            KeSR1B_Cnt_ENGINE_HYBD_FD_3_FD11_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_g0);

        /* End of Outputs for SubSystem: '<S1628>/Reset_MM_Failing' */

        /* Gain: '<S1628>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_le = true;
    }

    /* End of Constant: '<S1629>/Calib' */
    /* End of Outputs for SubSystem: '<S1624>/ENGINE_HYBD_FD_3_FD11_Processing' */

    /* Merge: '<S47>/SR1N_Cnt_ENGINE_HYBD_FD_3_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1624>/VeSR1N_Cnt_ENGINE_HYBD_FD_3_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_HYBD_FD_3_FD11_Received_VeSR1N_Cnt_ENGINE_HYBD_FD_3_FD11_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_g0.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S47>/SR1N_b_ENGINE_HYBD_FD_3_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1624>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_HYBD_FD_3_FD11_Received_VeSR1N_b_ENGINE_HYBD_FD_3_FD11_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_g0.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S47>/SR1N_b_ENGINE_HYBD_FD_3_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1624>/VeSR1N_b_ENGINE_HYBD_FD_3_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_HYBD_FD_3_FD11_Received_VeSR1N_b_ENGINE_HYBD_FD_3_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_le);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_ENGINE_HYBD_FD_3_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_ENGINE_HYBD_FD_4_FD11_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_ENGINE_HYBD_FD_4;
    boolean rtb_VeSR1N_b_ENGINE_HYBD_FD_4_j;
    IDTRENGINE_HYBD_FD_4_FD11_Pkt rtb_TmpSignalConversionAtVeSR_p;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_f;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_ENGINE_HYBD_FD_4_FD11_Pkt' incorporates:
     *  SubSystem: '<S48>/ENGINE_HYBD_FD_4_FD11_Received'
     */
    /* SignalConversion generated from: '<S1657>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S48>/SR1N_Cnt_ENGINE_HYBD_FD_4_FD11_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_ENGINE_HYBD_FD_4 =
        Rte_IrvRead_SR1B_ENGINE_HYBD_FD_4_FD11_Received_VeSR1N_Cnt_ENGINE_HYBD_FD_4_FD11_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S1657>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S48>/SR1N_b_ENGINE_HYBD_FD_4_FD11_MM_Faild_merge'
     */
    rtb_VeSR1N_b_ENGINE_HYBD_FD_4_j =
        Rte_IrvRead_SR1B_ENGINE_HYBD_FD_4_FD11_Received_VeSR1N_b_ENGINE_HYBD_FD_4_FD11_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S1657>/VeSR1B_h_COMRX_ENGINE_HYBD_FD_4_FD11_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_ENGINE_HYBD_FD_4_FD11_Pkt'
     */
    (void)
        Rte_Read_VeSR1B_h_COMRX_ENGINE_HYBD_FD_4_FD11_Pkt_COMRX_ENGINE_HYBD_FD_4_FD11_Pkt
        (&rtb_TmpSignalConversionAtVeSR_p);

    /* SignalConversion generated from: '<S1657>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_ENGINE_HYBD_FD_4_FD11_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_ENGINE_HYBD_FD_4_FD11_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_f);

VeRxPDU_ENGINE_HYBD_FD_4_FD11_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_f;

    /* Outputs for Enabled SubSystem: '<S1657>/ENGINE_HYBD_FD_4_FD11_Processing' incorporates:
     *  EnablePort: '<S1661>/Enable'
     */
    /* Constant: '<S1662>/Calib' */
    if (KeSR1B_b_ENGINE_HYBD_FD_4_FD11_Enbl)
    {
        /* Switch: '<S1663>/Switch1' incorporates:
         *  SignalConversion generated from: '<S1657>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_ENGINE_HYBD_FD_4_FD11_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S1663>/Switch' incorporates:
             *  Constant: '<S1663>/Constant'
             */
            if (KeSR1B_b_ENGINE_HYBD_FD_4_FD11_E2E_BypEnbl)
            {
                /* Switch: '<S1663>/Switch1' incorporates:
                 *  Constant: '<S1663>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_f =
                    KeSR1B_y_ENGINE_HYBD_FD_4_FD11_E2E_Byp;
            }

            /* End of Switch: '<S1663>/Switch' */
        }

        /* End of Switch: '<S1663>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_ENGINE_HYBD_FD_4_FD11_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_ENGINE_HYBD_FD_4_FD11_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S1664>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_f,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_h3);

        /* Outputs for Atomic SubSystem: '<S1661>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S1674>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1674>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_h3.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S1674>/Inc Cntr' incorporates:
             *  Constant: '<S1667>/Calib'
             *  UnitDelay: '<S1674>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ojg) + ((uint32)
                             KeSR1B_Cnt_ENGINE_HYBD_FD_4_FD11_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1674>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1674>/Inc Cntr'
             */
            VeSR1B_Cnt_ENGINE_HYBD_FD_4_FD11_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1674>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_f =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ojg;

            /* MinMax: '<S1674>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_f) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_f = 1U;
            }

            /* End of MinMax: '<S1674>/FixPt MinMax' */

            /* Switch: '<S1674>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1665>/Zero4'
             *  Sum: '<S1674>/Dec Cntr'
             */
            VeSR1B_Cnt_ENGINE_HYBD_FD_4_FD11_CRC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeRx_f) - 1));
        }

        /* End of Switch: '<S1674>/dec if Ok else inc2' */

        /* Logic: '<S1674>/Cntr fail' incorporates:
         *  Constant: '<S1668>/Calib'
         *  RelationalOperator: '<S1674>/Enough counts to Fail?2'
         *  UnitDelay: '<S1674>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_f = (uint8)
            (((VeSR1B_Cnt_ENGINE_HYBD_FD_4_FD11_CRC_DebCntr >=
               KeSR1B_Cnt_ENGINE_HYBD_FD_4_FD11_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ni) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1674>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ojg =
            VeSR1B_Cnt_ENGINE_HYBD_FD_4_FD11_CRC_DebCntr;

        /* Update for UnitDelay: '<S1674>/Prev Fail Condition' incorporates:
         *  Logic: '<S1674>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ni =
            rtb_TmpSignalConversionAtVeRx_f;

        /* DataTypeConversion: '<S1661>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S1661>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_CRC_Faild'
         *  Logic: '<S1674>/Cntr fail'
         *  Logic: '<S1674>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD1_j = (((sint32)
            rtb_TmpSignalConversionAtVeRx_f) != 0);

        /* End of Outputs for SubSystem: '<S1661>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S1661>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD11_ =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_h3.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S1661>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD1_e =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_h3.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S1661>/EscData_MC_Failing_Logic' */
        /* Switch: '<S1675>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1675>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_h3.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S1675>/Inc Cntr' incorporates:
             *  Constant: '<S1669>/Calib'
             *  UnitDelay: '<S1675>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_a5) + ((uint32)
                             KeSR1B_Cnt_ENGINE_HYBD_FD_4_FD11_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1675>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1675>/Inc Cntr'
             */
            VeSR1B_Cnt_ENGINE_HYBD_FD_4_FD11_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1675>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_f =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_a5;

            /* MinMax: '<S1675>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_f) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_f = 1U;
            }

            /* End of MinMax: '<S1675>/FixPt MinMax' */

            /* Switch: '<S1675>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1666>/Zero4'
             *  Sum: '<S1675>/Dec Cntr'
             */
            VeSR1B_Cnt_ENGINE_HYBD_FD_4_FD11_MC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeRx_f) - 1));
        }

        /* End of Switch: '<S1675>/dec if Ok else inc2' */

        /* Logic: '<S1675>/Cntr fail' incorporates:
         *  Constant: '<S1670>/Calib'
         *  RelationalOperator: '<S1675>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_f = (uint8)
            ((VeSR1B_Cnt_ENGINE_HYBD_FD_4_FD11_MC_DebCntr >=
              KeSR1B_Cnt_ENGINE_HYBD_FD_4_FD11_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S1675>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_a5 =
            VeSR1B_Cnt_ENGINE_HYBD_FD_4_FD11_MC_DebCntr;

        /* Update for UnitDelay: '<S1675>/Prev Fail Condition' incorporates:
         *  Logic: '<S1675>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_i3 =
            rtb_TmpSignalConversionAtVeRx_f;

        /* DataTypeConversion: '<S1661>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S1661>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_MC_Faild'
         *  Logic: '<S1675>/Cntr fail'
         *  Logic: '<S1675>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ENGINE_HYBD_FD_4_FD1_g = (((sint32)
            rtb_TmpSignalConversionAtVeRx_f) != 0);

        /* End of Outputs for SubSystem: '<S1661>/EscData_MC_Failing_Logic' */

        /* DataStoreWrite: '<S1661>/VeSR1N_M_EngTorqACCCapability' */
        SR1B_BLUEN_ac_DW.VeSR1N_M_EngTorqACCCapability =
            rtb_TmpSignalConversionAtVeSR_p.E_EngTorqACCCapability;

        /* DataTypeConversion: '<S1661>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S1661>/VeSR1N_M_EngTorqCapbltyMaxTorq'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_EngTorqCapbltyMaxTorq =
            rtb_TmpSignalConversionAtVeSR_p.E_EngTorqCapbltyMaxTorq;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_p.E_EngTorqCapbltyMaxTorq) >
                4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_EngTorqCapbltyMaxTorq = 4095U;
        }

        /* End of DataTypeConversion: '<S1661>/Data Type Conversion6' */

        /* DataTypeConversion: '<S1661>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S1661>/VeSR1N_M_EngTorqCapbltyMinTorq'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_EngTorqCapbltyMinTorq =
            rtb_TmpSignalConversionAtVeSR_p.E_EngTorqCapbltyMinTorq;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_p.E_EngTorqCapbltyMinTorq) >
                4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_EngTorqCapbltyMinTorq = 4095U;
        }

        /* End of DataTypeConversion: '<S1661>/Data Type Conversion8' */

        /* DataTypeConversion: '<S1661>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S1661>/VeSR1N_M_EngTrqCapbltyMaxOffTrq'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_EngTrqCapbltyMaxOffTrq =
            rtb_TmpSignalConversionAtVeSR_p.E_EngTorqCapbltyMaxOffTorq;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_p.E_EngTorqCapbltyMaxOffTorq)
            > 4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_EngTrqCapbltyMaxOffTrq = 4095U;
        }

        /* End of DataTypeConversion: '<S1661>/Data Type Conversion5' */

        /* DataTypeConversion: '<S1661>/Data Type Conversion7' incorporates:
         *  DataStoreWrite: '<S1661>/VeSR1N_M_EngTrqCapbltyMinRunTrq'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_EngTrqCapbltyMinRunTrq =
            rtb_TmpSignalConversionAtVeSR_p.E_EngTorqCapbltyMinRunTorq;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_p.E_EngTorqCapbltyMinRunTorq)
            > 4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_EngTrqCapbltyMinRunTrq = 4095U;
        }

        /* End of DataTypeConversion: '<S1661>/Data Type Conversion7' */

        /* DataTypeConversion: '<S1661>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S1661>/VeSR1N_b_CatHtgStateActive'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_CatHtgStateActive =
            rtb_TmpSignalConversionAtVeSR_p.E_CatHtgStateActive ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S1661>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S1661>/VeSR1N_b_CatTempMaint'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_CatTempMaint =
            rtb_TmpSignalConversionAtVeSR_p.E_CatTempMaint ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S1661>/Relational Operator1' incorporates:
         *  Constant: '<S1661>/Constant1'
         *  DataStoreWrite: '<S1661>/VeSR1N_b_EngTorqACCCapability_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EngTorqACCCapability_S = (((sint32)
            rtb_TmpSignalConversionAtVeSR_p.E_EngTorqACCCapability) == 255);

        /* RelationalOperator: '<S1661>/Relational Operator2' incorporates:
         *  Constant: '<S1661>/Constant3'
         *  DataStoreWrite: '<S1661>/VeSR1N_b_EngTorqCapbltyMaxOffTorq_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EngTorqCapbltyMaxOffTo = (((sint32)
            rtb_TmpSignalConversionAtVeSR_p.E_EngTorqCapbltyMaxOffTorq) == 4095);

        /* RelationalOperator: '<S1661>/Relational Operator3' incorporates:
         *  Constant: '<S1661>/Constant4'
         *  DataStoreWrite: '<S1661>/VeSR1N_b_EngTorqCapbltyMaxTorq_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EngTorqCapbltyMaxTorq_ = (((sint32)
            rtb_TmpSignalConversionAtVeSR_p.E_EngTorqCapbltyMaxTorq) == 4095);

        /* RelationalOperator: '<S1661>/Relational Operator4' incorporates:
         *  Constant: '<S1661>/Constant5'
         *  DataStoreWrite: '<S1661>/VeSR1N_b_EngTorqCapbltyMinRunTorq_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EngTorqCapbltyMinRunTo = (((sint32)
            rtb_TmpSignalConversionAtVeSR_p.E_EngTorqCapbltyMinRunTorq) == 4095);

        /* RelationalOperator: '<S1661>/Relational Operator5' incorporates:
         *  Constant: '<S1661>/Constant6'
         *  DataStoreWrite: '<S1661>/VeSR1N_b_EngTorqCapbltyMinTorq_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EngTorqCapbltyMinTorq_ = (((sint32)
            rtb_TmpSignalConversionAtVeSR_p.E_EngTorqCapbltyMinTorq) == 4095);

        /* DataStoreWrite: '<S1661>/VeSR1N_n_EngTrqCapbltyRefEngSpd' */
        SR1B_BLUEN_ac_DW.VeSR1N_n_EngTrqCapbltyRefEngSpd =
            rtb_TmpSignalConversionAtVeSR_p.E_EngTorqCapbltyRefEngSpd;

        /* DataTypeConversion: '<S1661>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S1661>/VeSR1N_y_EngTorqCapbltyFrmCntr'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_EngTorqCapbltyFrmCntr =
            rtb_TmpSignalConversionAtVeSR_p.E_EngTorqCapbltyFrmCntr;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_p.E_EngTorqCapbltyFrmCntr) >
                15)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_EngTorqCapbltyFrmCntr = 15U;
        }

        /* End of DataTypeConversion: '<S1661>/Data Type Conversion4' */

        /* Outputs for Enabled SubSystem: '<S1661>/Reset_MM_Failing' */
        /* Constant: '<S1671>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_ENGINE_HYBD_FD_4_j,
            rtb_VeSR1N_Cnt_ENGINE_HYBD_FD_4,
            KeSR1B_Cnt_ENGINE_HYBD_FD_4_FD11_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_fk);

        /* End of Outputs for SubSystem: '<S1661>/Reset_MM_Failing' */

        /* Gain: '<S1661>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_nn = true;
    }

    /* End of Constant: '<S1662>/Calib' */
    /* End of Outputs for SubSystem: '<S1657>/ENGINE_HYBD_FD_4_FD11_Processing' */

    /* Merge: '<S48>/SR1N_Cnt_ENGINE_HYBD_FD_4_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1657>/VeSR1N_Cnt_ENGINE_HYBD_FD_4_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_HYBD_FD_4_FD11_Received_VeSR1N_Cnt_ENGINE_HYBD_FD_4_FD11_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_fk.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S48>/SR1N_b_ENGINE_HYBD_FD_4_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1657>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_HYBD_FD_4_FD11_Received_VeSR1N_b_ENGINE_HYBD_FD_4_FD11_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_fk.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S48>/SR1N_b_ENGINE_HYBD_FD_4_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1657>/VeSR1N_b_ENGINE_HYBD_FD_4_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_ENGINE_HYBD_FD_4_FD11_Received_VeSR1N_b_ENGINE_HYBD_FD_4_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_nn);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_ENGINE_HYBD_FD_4_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_EPS_FD_1_FD14_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_EPS_FD_1_FD14_MM;
    boolean rtb_VeSR1N_b_EPS_FD_1_FD14_MM_F;
    IDTREPS_FD_1_FD14_Pkt rtb_TmpSignalConversionAtVeS_fp;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_l;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_EPS_FD_1_FD14_Pkt' incorporates:
     *  SubSystem: '<S49>/EPS_FD_1_FD14_Received'
     */
    /* SignalConversion generated from: '<S1689>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S49>/SR1N_Cnt_EPS_FD_1_FD14_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_EPS_FD_1_FD14_MM =
        Rte_IrvRead_SR1B_EPS_FD_1_FD14_Received_VeSR1N_Cnt_EPS_FD_1_FD14_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S1689>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S49>/SR1N_b_EPS_FD_1_FD14_MM_Faild_merge'
     */
    rtb_VeSR1N_b_EPS_FD_1_FD14_MM_F =
        Rte_IrvRead_SR1B_EPS_FD_1_FD14_Received_VeSR1N_b_EPS_FD_1_FD14_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S1689>/VeSR1B_h_COMRX_EPS_FD_1_FD14_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_EPS_FD_1_FD14_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_EPS_FD_1_FD14_Pkt_COMRX_EPS_FD_1_FD14_Pkt
        (&rtb_TmpSignalConversionAtVeS_fp);

    /* SignalConversion generated from: '<S1689>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_EPS_FD_1_FD14_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_EPS_FD_1_FD14_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_l);

VeRxPDU_EPS_FD_1_FD14_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_l;

    /* Outputs for Enabled SubSystem: '<S1689>/EPS_FD_1_FD14_Processing' incorporates:
     *  EnablePort: '<S1693>/Enable'
     */
    /* Constant: '<S1694>/Calib' */
    if (KeSR1B_b_EPS_FD_1_FD14_Enbl)
    {
        /* Switch: '<S1695>/Switch1' incorporates:
         *  SignalConversion generated from: '<S1689>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_EPS_FD_1_FD14_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S1695>/Switch' incorporates:
             *  Constant: '<S1695>/Constant'
             */
            if (KeSR1B_b_EPS_FD_1_FD14_E2E_BypEnbl)
            {
                /* Switch: '<S1695>/Switch1' incorporates:
                 *  Constant: '<S1695>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_l = KeSR1B_y_EPS_FD_1_FD14_E2E_Byp;
            }

            /* End of Switch: '<S1695>/Switch' */
        }

        /* End of Switch: '<S1695>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_EPS_FD_1_FD14_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_EPS_FD_1_FD14_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S1696>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_l,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_b2);

        /* Outputs for Atomic SubSystem: '<S1693>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S1706>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1706>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_b2.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S1706>/Inc Cntr' incorporates:
             *  Constant: '<S1699>/Calib'
             *  UnitDelay: '<S1706>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_d0) + ((uint32)
                             KeSR1B_Cnt_EPS_FD_1_FD14_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1706>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1706>/Inc Cntr'
             */
            VeSR1B_Cnt_EPS_FD_1_FD14_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1706>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_l =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_d0;

            /* MinMax: '<S1706>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_l) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_l = 1U;
            }

            /* End of MinMax: '<S1706>/FixPt MinMax' */

            /* Switch: '<S1706>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1697>/Zero4'
             *  Sum: '<S1706>/Dec Cntr'
             */
            VeSR1B_Cnt_EPS_FD_1_FD14_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_l) - 1));
        }

        /* End of Switch: '<S1706>/dec if Ok else inc2' */

        /* Logic: '<S1706>/Cntr fail' incorporates:
         *  Constant: '<S1700>/Calib'
         *  RelationalOperator: '<S1706>/Enough counts to Fail?2'
         *  UnitDelay: '<S1706>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_l = (uint8)
            (((VeSR1B_Cnt_EPS_FD_1_FD14_CRC_DebCntr >=
               KeSR1B_Cnt_EPS_FD_1_FD14_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ig) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1706>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_d0 =
            VeSR1B_Cnt_EPS_FD_1_FD14_CRC_DebCntr;

        /* Update for UnitDelay: '<S1706>/Prev Fail Condition' incorporates:
         *  Logic: '<S1706>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ig =
            rtb_TmpSignalConversionAtVeRx_l;

        /* DataTypeConversion: '<S1693>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S1693>/VeSR1N_b_EPS_FD_1_FD14_CRC_Faild'
         *  Logic: '<S1706>/Cntr fail'
         *  Logic: '<S1706>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EPS_FD_1_FD14_CRC_Fa_h = (((sint32)
            rtb_TmpSignalConversionAtVeRx_l) != 0);

        /* End of Outputs for SubSystem: '<S1693>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S1693>/VeSR1N_b_EPS_FD_1_FD14_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EPS_FD_1_FD14_CRC_Fail =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_b2.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S1693>/VeSR1N_b_EPS_FD_1_FD14_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EPS_FD_1_FD14_E2E_Fail =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_b2.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S1693>/EscData_MC_Failing_Logic' */
        /* Switch: '<S1707>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1707>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_b2.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S1707>/Inc Cntr' incorporates:
             *  Constant: '<S1701>/Calib'
             *  UnitDelay: '<S1707>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_pd) + ((uint32)
                             KeSR1B_Cnt_EPS_FD_1_FD14_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1707>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1707>/Inc Cntr'
             */
            VeSR1B_Cnt_EPS_FD_1_FD14_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1707>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_l =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_pd;

            /* MinMax: '<S1707>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_l) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_l = 1U;
            }

            /* End of MinMax: '<S1707>/FixPt MinMax' */

            /* Switch: '<S1707>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1698>/Zero4'
             *  Sum: '<S1707>/Dec Cntr'
             */
            VeSR1B_Cnt_EPS_FD_1_FD14_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_l) - 1));
        }

        /* End of Switch: '<S1707>/dec if Ok else inc2' */

        /* Logic: '<S1707>/Cntr fail' incorporates:
         *  Constant: '<S1702>/Calib'
         *  RelationalOperator: '<S1707>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_l = (uint8)
            ((VeSR1B_Cnt_EPS_FD_1_FD14_MC_DebCntr >=
              KeSR1B_Cnt_EPS_FD_1_FD14_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S1707>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_pd =
            VeSR1B_Cnt_EPS_FD_1_FD14_MC_DebCntr;

        /* Update for UnitDelay: '<S1707>/Prev Fail Condition' incorporates:
         *  Logic: '<S1707>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ey =
            rtb_TmpSignalConversionAtVeRx_l;

        /* DataTypeConversion: '<S1693>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S1693>/VeSR1N_b_EPS_FD_1_FD14_MC_Faild'
         *  Logic: '<S1707>/Cntr fail'
         *  Logic: '<S1707>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EPS_FD_1_FD14_MC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_l) != 0);

        /* End of Outputs for SubSystem: '<S1693>/EscData_MC_Failing_Logic' */

        /* RelationalOperator: '<S1693>/Relational Operator' incorporates:
         *  Constant: '<S1693>/Constant'
         *  DataStoreWrite: '<S1693>/VeSR1N_b_LwsAngle_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_LwsAngle_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeS_fp.E_LwsAngle) == 65535);

        /* RelationalOperator: '<S1693>/Relational Operator1' incorporates:
         *  Constant: '<S1693>/Constant1'
         *  DataStoreWrite: '<S1693>/VeSR1N_b_LwsSpeed_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_LwsSpeed_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeS_fp.E_LwsSpeed) == 4095);

        /* DataTypeConversion: '<S1693>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S1693>/VeSR1N_dphi_LwsSpeed_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_dphi_LwsSpeed_FD14 =
            rtb_TmpSignalConversionAtVeS_fp.E_LwsSpeed;
        if (((sint32)rtb_TmpSignalConversionAtVeS_fp.E_LwsSpeed) > 4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_dphi_LwsSpeed_FD14 = 4095U;
        }

        /* End of DataTypeConversion: '<S1693>/Data Type Conversion2' */

        /* DataStoreWrite: '<S1693>/VeSR1N_phi_LwsAngle_FD14' */
        SR1B_BLUEN_ac_DW.VeSR1N_phi_LwsAngle_FD14 =
            rtb_TmpSignalConversionAtVeS_fp.E_LwsAngle;

        /* Outputs for Enabled SubSystem: '<S1693>/Reset_MM_Failing' */
        /* Constant: '<S1703>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_EPS_FD_1_FD14_MM_F,
            rtb_VeSR1N_Cnt_EPS_FD_1_FD14_MM, KeSR1B_Cnt_EPS_FD_1_FD14_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_arm);

        /* End of Outputs for SubSystem: '<S1693>/Reset_MM_Failing' */

        /* Gain: '<S1693>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_gn = true;
    }

    /* End of Constant: '<S1694>/Calib' */
    /* End of Outputs for SubSystem: '<S1689>/EPS_FD_1_FD14_Processing' */

    /* Merge: '<S49>/SR1N_Cnt_EPS_FD_1_FD14_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1689>/VeSR1N_Cnt_EPS_FD_1_FD14_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_EPS_FD_1_FD14_Received_VeSR1N_Cnt_EPS_FD_1_FD14_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_arm.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S49>/SR1N_b_EPS_FD_1_FD14_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1689>/VeSR1N_b_EPS_FD_1_FD14_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_EPS_FD_1_FD14_Received_VeSR1N_b_EPS_FD_1_FD14_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_arm.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S49>/SR1N_b_EPS_FD_1_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1689>/VeSR1N_b_EPS_FD_1_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_EPS_FD_1_FD14_Received_VeSR1N_b_EPS_FD_1_FD14_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_gn);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_EPS_FD_1_FD14_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_FOTA_MASTER_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_FOTA_MASTER_FD3_;
    boolean rtb_VeSR1N_b_FOTA_MASTER_FD3_MM;
    IDTRFOTA_MASTER_FD3_Pkt rtb_TmpSignalConversionAtVeSR_p;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_e;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_FOTA_MASTER_FD3_Pkt' incorporates:
     *  SubSystem: '<S50>/FOTA_MASTER_FD3_Received'
     */
    /* SignalConversion generated from: '<S1714>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S50>/SR1N_Cnt_FOTA_MASTER_FD3_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_FOTA_MASTER_FD3_ =
        Rte_IrvRead_SR1B_FOTA_MASTER_FD3_Received_VeSR1N_Cnt_FOTA_MASTER_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S1714>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S50>/SR1N_b_FOTA_MASTER_FD3_MM_Faild_merge'
     */
    rtb_VeSR1N_b_FOTA_MASTER_FD3_MM =
        Rte_IrvRead_SR1B_FOTA_MASTER_FD3_Received_VeSR1N_b_FOTA_MASTER_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S1714>/VeSR1B_h_COMRX_FOTA_MASTER_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_FOTA_MASTER_FD3_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_FOTA_MASTER_FD3_Pkt_COMRX_FOTA_MASTER_FD3_Pkt(
        &rtb_TmpSignalConversionAtVeSR_p);

    /* SignalConversion generated from: '<S1714>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_FOTA_MASTER_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_FOTA_MASTER_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_e);

VeRxPDU_FOTA_MASTER_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_e;

    /* Outputs for Enabled SubSystem: '<S1714>/FOTA_MASTER_FD3_Processing' incorporates:
     *  EnablePort: '<S1718>/Enable'
     */
    /* Constant: '<S1719>/Calib' */
    if (KeSR1B_b_FOTA_MASTER_FD3_Enbl)
    {
        /* Switch: '<S1720>/Switch1' incorporates:
         *  SignalConversion generated from: '<S1714>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_FOTA_MASTER_FD3_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S1720>/Switch' incorporates:
             *  Constant: '<S1720>/Constant'
             */
            if (KeSR1B_b_FOTA_MASTER_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S1720>/Switch1' incorporates:
                 *  Constant: '<S1720>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_e =
                    KeSR1B_y_FOTA_MASTER_FD3_E2E_Byp;
            }

            /* End of Switch: '<S1720>/Switch' */
        }

        /* End of Switch: '<S1720>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_FOTA_MASTER_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_FOTA_MASTER_FD3_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S1721>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_e,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_bz);

        /* Outputs for Atomic SubSystem: '<S1718>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S1731>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1731>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_bz.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S1731>/Inc Cntr' incorporates:
             *  Constant: '<S1724>/Calib'
             *  UnitDelay: '<S1731>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_b5) + ((uint32)
                             KeSR1B_Cnt_FOTA_MASTER_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1731>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1731>/Inc Cntr'
             */
            VeSR1B_Cnt_FOTA_MASTER_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1731>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_e =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_b5;

            /* MinMax: '<S1731>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_e) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_e = 1U;
            }

            /* End of MinMax: '<S1731>/FixPt MinMax' */

            /* Switch: '<S1731>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1722>/Zero4'
             *  Sum: '<S1731>/Dec Cntr'
             */
            VeSR1B_Cnt_FOTA_MASTER_FD3_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_e) - 1));
        }

        /* End of Switch: '<S1731>/dec if Ok else inc2' */

        /* Logic: '<S1731>/Cntr fail' incorporates:
         *  Constant: '<S1725>/Calib'
         *  RelationalOperator: '<S1731>/Enough counts to Fail?2'
         *  UnitDelay: '<S1731>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_e = (uint8)
            (((VeSR1B_Cnt_FOTA_MASTER_FD3_CRC_DebCntr >=
               KeSR1B_Cnt_FOTA_MASTER_FD3_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ib) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1731>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_b5 =
            VeSR1B_Cnt_FOTA_MASTER_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S1731>/Prev Fail Condition' incorporates:
         *  Logic: '<S1731>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ib =
            rtb_TmpSignalConversionAtVeRx_e;

        /* DataTypeConversion: '<S1718>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S1718>/VeSR1N_b_FOTA_MASTER_FD3_CRC_Faild'
         *  Logic: '<S1731>/Cntr fail'
         *  Logic: '<S1731>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_FOTA_MASTER_FD3_CRC__f = (((sint32)
            rtb_TmpSignalConversionAtVeRx_e) != 0);

        /* End of Outputs for SubSystem: '<S1718>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S1718>/VeSR1N_b_FOTA_MASTER_FD3_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_FOTA_MASTER_FD3_CRC_Fa =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_bz.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S1718>/VeSR1N_b_FOTA_MASTER_FD3_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_FOTA_MASTER_FD3_E2E_Fa =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_bz.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S1718>/EscData_MC_Failing_Logic' */
        /* Switch: '<S1732>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1732>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_bz.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S1732>/Inc Cntr' incorporates:
             *  Constant: '<S1726>/Calib'
             *  UnitDelay: '<S1732>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_dn) + ((uint32)
                             KeSR1B_Cnt_FOTA_MASTER_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1732>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1732>/Inc Cntr'
             */
            VeSR1B_Cnt_FOTA_MASTER_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1732>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_e =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_dn;

            /* MinMax: '<S1732>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_e) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_e = 1U;
            }

            /* End of MinMax: '<S1732>/FixPt MinMax' */

            /* Switch: '<S1732>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1723>/Zero4'
             *  Sum: '<S1732>/Dec Cntr'
             */
            VeSR1B_Cnt_FOTA_MASTER_FD3_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_e) - 1));
        }

        /* End of Switch: '<S1732>/dec if Ok else inc2' */

        /* Logic: '<S1732>/Cntr fail' incorporates:
         *  Constant: '<S1727>/Calib'
         *  RelationalOperator: '<S1732>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_e = (uint8)
            ((VeSR1B_Cnt_FOTA_MASTER_FD3_MC_DebCntr >=
              KeSR1B_Cnt_FOTA_MASTER_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S1732>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_dn =
            VeSR1B_Cnt_FOTA_MASTER_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S1732>/Prev Fail Condition' incorporates:
         *  Logic: '<S1732>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_cr =
            rtb_TmpSignalConversionAtVeRx_e;

        /* DataTypeConversion: '<S1718>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S1718>/VeSR1N_b_FOTA_MASTER_FD3_MC_Faild'
         *  Logic: '<S1732>/Cntr fail'
         *  Logic: '<S1732>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_FOTA_MASTER_FD3_MC_Fai = (((sint32)
            rtb_TmpSignalConversionAtVeRx_e) != 0);

        /* End of Outputs for SubSystem: '<S1718>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S1718>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S1718>/VeSR1N_y_FOTA_Install_Type'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_FOTA_Install_Type =
            rtb_TmpSignalConversionAtVeSR_p.E_FOTA_Install_Type;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_p.E_FOTA_Install_Type) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_FOTA_Install_Type = 3U;
        }

        /* End of DataTypeConversion: '<S1718>/Data Type Conversion1' */

        /* DataTypeConversion: '<S1718>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S1718>/VeSR1N_y_FOTA_Installation_Sts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_FOTA_Installation_Sts =
            rtb_TmpSignalConversionAtVeSR_p.E_FOTA_Installation_Status;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_p.E_FOTA_Installation_Status)
            > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_FOTA_Installation_Sts = 3U;
        }

        /* End of DataTypeConversion: '<S1718>/Data Type Conversion2' */

        /* Outputs for Enabled SubSystem: '<S1718>/Reset_MM_Failing' */
        /* Constant: '<S1728>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_FOTA_MASTER_FD3_MM,
            rtb_VeSR1N_Cnt_FOTA_MASTER_FD3_, KeSR1B_Cnt_FOTA_MASTER_FD3_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_arf);

        /* End of Outputs for SubSystem: '<S1718>/Reset_MM_Failing' */

        /* Gain: '<S1718>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_h4p = true;
    }

    /* End of Constant: '<S1719>/Calib' */
    /* End of Outputs for SubSystem: '<S1714>/FOTA_MASTER_FD3_Processing' */

    /* Merge: '<S50>/SR1N_Cnt_FOTA_MASTER_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1714>/VeSR1N_Cnt_FOTA_MASTER_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_FOTA_MASTER_FD3_Received_VeSR1N_Cnt_FOTA_MASTER_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_arf.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S50>/SR1N_b_FOTA_MASTER_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1714>/VeSR1N_b_FOTA_MASTER_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_FOTA_MASTER_FD3_Received_VeSR1N_b_FOTA_MASTER_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_arf.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S50>/SR1N_b_FOTA_MASTER_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1714>/VeSR1N_b_FOTA_MASTER_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_FOTA_MASTER_FD3_Received_VeSR1N_b_FOTA_MASTER_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_h4p);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_FOTA_MASTER_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_IBS3_DATA_1_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_IBS3_DATA_1_FD3_;
    boolean rtb_VeSR1N_b_IBS3_DATA_1_FD3_MM;
    IDTRIBS3_DATA_1_FD3_Pkt rtb_TmpSignalConversionAtVeS_i3;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_n;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_IBS3_DATA_1_FD3_Pkt' incorporates:
     *  SubSystem: '<S52>/IBS3_DATA_1_FD3_Received'
     */
    /* SignalConversion generated from: '<S1741>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S52>/SR1N_Cnt_IBS3_DATA_1_FD3_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_IBS3_DATA_1_FD3_ =
        Rte_IrvRead_SR1B_IBS3_DATA_1_FD3_Received_VeSR1N_Cnt_IBS3_DATA_1_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S1741>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S52>/SR1N_b_IBS3_DATA_1_FD3_MM_Faild_merge'
     */
    rtb_VeSR1N_b_IBS3_DATA_1_FD3_MM =
        Rte_IrvRead_SR1B_IBS3_DATA_1_FD3_Received_VeSR1N_b_IBS3_DATA_1_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S1741>/VeSR1B_h_COMRX_IBS3_DATA_1_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_IBS3_DATA_1_FD3_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_IBS3_DATA_1_FD3_Pkt_COMRX_IBS3_DATA_1_FD3_Pkt(
        &rtb_TmpSignalConversionAtVeS_i3);

    /* SignalConversion generated from: '<S1741>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_IBS3_DATA_1_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_IBS3_DATA_1_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_n);

VeRxPDU_IBS3_DATA_1_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_n;

    /* Outputs for Enabled SubSystem: '<S1741>/IBS3_DATA_1_FD3_Processing' incorporates:
     *  EnablePort: '<S1745>/Enable'
     */
    /* Constant: '<S1746>/Calib' */
    if (KeSR1B_b_IBS3_DATA_1_FD3_Enbl)
    {
        /* Switch: '<S1747>/Switch1' incorporates:
         *  SignalConversion generated from: '<S1741>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_IBS3_DATA_1_FD3_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S1747>/Switch' incorporates:
             *  Constant: '<S1747>/Constant'
             */
            if (KeSR1B_b_IBS3_DATA_1_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S1747>/Switch1' incorporates:
                 *  Constant: '<S1747>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_n =
                    KeSR1B_y_IBS3_DATA_1_FD3_E2E_Byp;
            }

            /* End of Switch: '<S1747>/Switch' */
        }

        /* End of Switch: '<S1747>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_IBS3_DATA_1_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_IBS3_DATA_1_FD3_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S1748>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_n,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_cx);

        /* Outputs for Atomic SubSystem: '<S1745>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S1758>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1758>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_cx.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S1758>/Inc Cntr' incorporates:
             *  Constant: '<S1751>/Calib'
             *  UnitDelay: '<S1758>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_jd) + ((uint32)
                             KeSR1B_Cnt_IBS3_DATA_1_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1758>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1758>/Inc Cntr'
             */
            VeSR1B_Cnt_IBS3_DATA_1_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1758>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_n =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_jd;

            /* MinMax: '<S1758>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_n) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_n = 1U;
            }

            /* End of MinMax: '<S1758>/FixPt MinMax' */

            /* Switch: '<S1758>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1749>/Zero4'
             *  Sum: '<S1758>/Dec Cntr'
             */
            VeSR1B_Cnt_IBS3_DATA_1_FD3_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_n) - 1));
        }

        /* End of Switch: '<S1758>/dec if Ok else inc2' */

        /* Logic: '<S1758>/Cntr fail' incorporates:
         *  Constant: '<S1752>/Calib'
         *  RelationalOperator: '<S1758>/Enough counts to Fail?2'
         *  UnitDelay: '<S1758>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_n = (uint8)
            (((VeSR1B_Cnt_IBS3_DATA_1_FD3_CRC_DebCntr >=
               KeSR1B_Cnt_IBS3_DATA_1_FD3_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_lv) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1758>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_jd =
            VeSR1B_Cnt_IBS3_DATA_1_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S1758>/Prev Fail Condition' incorporates:
         *  Logic: '<S1758>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_lv =
            rtb_TmpSignalConversionAtVeRx_n;

        /* DataTypeConversion: '<S1745>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S1745>/VeSR1N_b_IBS3_DATA_1_FD3_CRC_Faild'
         *  Logic: '<S1758>/Cntr fail'
         *  Logic: '<S1758>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_CRC__l = (((sint32)
            rtb_TmpSignalConversionAtVeRx_n) != 0);

        /* End of Outputs for SubSystem: '<S1745>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S1745>/VeSR1N_b_IBS3_DATA_1_FD3_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_CRC_Fa =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_cx.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S1745>/VeSR1N_b_IBS3_DATA_1_FD3_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_E2E_Fa =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_cx.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S1745>/EscData_MC_Failing_Logic' */
        /* Switch: '<S1759>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1759>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_cx.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S1759>/Inc Cntr' incorporates:
             *  Constant: '<S1753>/Calib'
             *  UnitDelay: '<S1759>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ky) + ((uint32)
                             KeSR1B_Cnt_IBS3_DATA_1_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1759>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1759>/Inc Cntr'
             */
            VeSR1B_Cnt_IBS3_DATA_1_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1759>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_n =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ky;

            /* MinMax: '<S1759>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_n) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_n = 1U;
            }

            /* End of MinMax: '<S1759>/FixPt MinMax' */

            /* Switch: '<S1759>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1750>/Zero4'
             *  Sum: '<S1759>/Dec Cntr'
             */
            VeSR1B_Cnt_IBS3_DATA_1_FD3_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_n) - 1));
        }

        /* End of Switch: '<S1759>/dec if Ok else inc2' */

        /* Logic: '<S1759>/Cntr fail' incorporates:
         *  Constant: '<S1754>/Calib'
         *  RelationalOperator: '<S1759>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_n = (uint8)
            ((VeSR1B_Cnt_IBS3_DATA_1_FD3_MC_DebCntr >=
              KeSR1B_Cnt_IBS3_DATA_1_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S1759>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ky =
            VeSR1B_Cnt_IBS3_DATA_1_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S1759>/Prev Fail Condition' incorporates:
         *  Logic: '<S1759>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_a2 =
            rtb_TmpSignalConversionAtVeRx_n;

        /* DataTypeConversion: '<S1745>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S1745>/VeSR1N_b_IBS3_DATA_1_FD3_MC_Faild'
         *  Logic: '<S1759>/Cntr fail'
         *  Logic: '<S1759>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_1_FD3_MC_Fai = (((sint32)
            rtb_TmpSignalConversionAtVeRx_n) != 0);

        /* End of Outputs for SubSystem: '<S1745>/EscData_MC_Failing_Logic' */

        /* DataStoreWrite: '<S1745>/VeSR1N_I_IBS3_Ibatt' */
        SR1B_BLUEN_ac_DW.VeSR1N_I_IBS3_Ibatt =
            rtb_TmpSignalConversionAtVeS_i3.E_IBS3_Ibatt;

        /* DataTypeConversion: '<S1745>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S1745>/VeSR1N_U_IBS3_SOF_VC'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_IBS3_SOF_VC =
            rtb_TmpSignalConversionAtVeS_i3.E_IBS3_SOF_VC;
        if (((sint32)rtb_TmpSignalConversionAtVeS_i3.E_IBS3_SOF_VC) > 127)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_IBS3_SOF_VC = 127U;
        }

        /* End of DataTypeConversion: '<S1745>/Data Type Conversion5' */

        /* DataTypeConversion: '<S1745>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S1745>/VeSR1N_U_IBS3_Vbatt'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_IBS3_Vbatt =
            rtb_TmpSignalConversionAtVeS_i3.E_IBS3_Vbatt;
        if (((sint32)rtb_TmpSignalConversionAtVeS_i3.E_IBS3_Vbatt) > 511)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_IBS3_Vbatt = 511U;
        }

        /* End of DataTypeConversion: '<S1745>/Data Type Conversion6' */

        /* DataTypeConversion: '<S1745>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S1745>/VeSR1N_b_CurrBattFailStatus'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_CurrBattFailStatus =
            rtb_TmpSignalConversionAtVeS_i3.E_CurrBattFailStatus ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S1745>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S1745>/VeSR1N_b_IBS3_Error_Internal'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_Error_Internal =
            rtb_TmpSignalConversionAtVeS_i3.E_IBS3_Error_Internal ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S1745>/Relational Operator1' incorporates:
         *  Constant: '<S1745>/Constant1'
         *  DataStoreWrite: '<S1745>/VeSR1N_b_IBS3_Ibatt_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_Ibatt_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeS_i3.E_IBS3_Ibatt) == 65535);

        /* RelationalOperator: '<S1745>/Relational Operator2' incorporates:
         *  Constant: '<S1745>/Constant3'
         *  DataStoreWrite: '<S1745>/VeSR1N_b_IBS3_SOF_VC_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_SOF_VC_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeS_i3.E_IBS3_SOF_VC) == 127);

        /* DataTypeConversion: '<S1745>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S1745>/VeSR1N_b_IBS3_SOF_V_Accuracy'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_SOF_V_Accuracy =
            rtb_TmpSignalConversionAtVeS_i3.E_IBS3_SOF_V_Accuracy ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S1745>/Relational Operator3' incorporates:
         *  Constant: '<S1745>/Constant4'
         *  DataStoreWrite: '<S1745>/VeSR1N_b_IBS3_Vbatt_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_Vbatt_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeS_i3.E_IBS3_Vbatt) == 511);

        /* DataTypeConversion: '<S1745>/Data Type Conversion7' incorporates:
         *  DataStoreWrite: '<S1745>/VeSR1N_b_RsErrIBS3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_RsErrIBS3 =
            rtb_TmpSignalConversionAtVeS_i3.E_RsErrIBS3 ? ((uint8)1) : ((uint8)0);

        /* DataTypeConversion: '<S1745>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S1745>/VeSR1N_b_VoltBattFailStatus'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_VoltBattFailStatus =
            rtb_TmpSignalConversionAtVeS_i3.E_VoltBattFailStatus ? ((uint8)1) :
            ((uint8)0);

        /* Outputs for Enabled SubSystem: '<S1745>/Reset_MM_Failing' */
        /* Constant: '<S1755>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_IBS3_DATA_1_FD3_MM,
            rtb_VeSR1N_Cnt_IBS3_DATA_1_FD3_, KeSR1B_Cnt_IBS3_DATA_1_FD3_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_in);

        /* End of Outputs for SubSystem: '<S1745>/Reset_MM_Failing' */

        /* Gain: '<S1745>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_e1 = true;
    }

    /* End of Constant: '<S1746>/Calib' */
    /* End of Outputs for SubSystem: '<S1741>/IBS3_DATA_1_FD3_Processing' */

    /* Merge: '<S52>/SR1N_Cnt_IBS3_DATA_1_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1741>/VeSR1N_Cnt_IBS3_DATA_1_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_IBS3_DATA_1_FD3_Received_VeSR1N_Cnt_IBS3_DATA_1_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_in.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S52>/SR1N_b_IBS3_DATA_1_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1741>/VeSR1N_b_IBS3_DATA_1_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_IBS3_DATA_1_FD3_Received_VeSR1N_b_IBS3_DATA_1_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_in.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S52>/SR1N_b_IBS3_DATA_1_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1741>/VeSR1N_b_IBS3_DATA_1_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_IBS3_DATA_1_FD3_Received_VeSR1N_b_IBS3_DATA_1_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_e1);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_IBS3_DATA_1_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_IBS3_DATA_2_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_IBS3_DATA_2_FD3_;
    boolean rtb_VeSR1N_b_IBS3_DATA_2_FD3_MM;
    IDTRIBS3_DATA_2_FD3_Pkt rtb_TmpSignalConversionAtVeSR_e;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeR_cx;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_IBS3_DATA_2_FD3_Pkt' incorporates:
     *  SubSystem: '<S53>/IBS3_DATA_2_FD3_Received'
     */
    /* SignalConversion generated from: '<S1772>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S53>/SR1N_Cnt_IBS3_DATA_2_FD3_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_IBS3_DATA_2_FD3_ =
        Rte_IrvRead_SR1B_IBS3_DATA_2_FD3_Received_VeSR1N_Cnt_IBS3_DATA_2_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S1772>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S53>/SR1N_b_IBS3_DATA_2_FD3_MM_Faild_merge'
     */
    rtb_VeSR1N_b_IBS3_DATA_2_FD3_MM =
        Rte_IrvRead_SR1B_IBS3_DATA_2_FD3_Received_VeSR1N_b_IBS3_DATA_2_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S1772>/VeSR1B_h_COMRX_IBS3_DATA_2_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_IBS3_DATA_2_FD3_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_IBS3_DATA_2_FD3_Pkt_COMRX_IBS3_DATA_2_FD3_Pkt(
        &rtb_TmpSignalConversionAtVeSR_e);

    /* SignalConversion generated from: '<S1772>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_IBS3_DATA_2_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_IBS3_DATA_2_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeR_cx);

VeRxPDU_IBS3_DATA_2_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeR_cx;

    /* Outputs for Enabled SubSystem: '<S1772>/IBS3_DATA_2_FD3_Processing' incorporates:
     *  EnablePort: '<S1776>/Enable'
     */
    /* Constant: '<S1777>/Calib' */
    if (KeSR1B_b_IBS3_DATA_2_FD3_Enbl)
    {
        /* Switch: '<S1778>/Switch1' incorporates:
         *  SignalConversion generated from: '<S1772>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_IBS3_DATA_2_FD3_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S1778>/Switch' incorporates:
             *  Constant: '<S1778>/Constant'
             */
            if (KeSR1B_b_IBS3_DATA_2_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S1778>/Switch1' incorporates:
                 *  Constant: '<S1778>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeR_cx =
                    KeSR1B_y_IBS3_DATA_2_FD3_E2E_Byp;
            }

            /* End of Switch: '<S1778>/Switch' */
        }

        /* End of Switch: '<S1778>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_IBS3_DATA_2_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_IBS3_DATA_2_FD3_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S1779>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeR_cx,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_in);

        /* Outputs for Atomic SubSystem: '<S1776>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S1789>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1789>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_in.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S1789>/Inc Cntr' incorporates:
             *  Constant: '<S1782>/Calib'
             *  UnitDelay: '<S1789>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_m0) + ((uint32)
                             KeSR1B_Cnt_IBS3_DATA_2_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1789>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1789>/Inc Cntr'
             */
            VeSR1B_Cnt_IBS3_DATA_2_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1789>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeR_cx =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_m0;

            /* MinMax: '<S1789>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeR_cx) <= 1)
            {
                rtb_TmpSignalConversionAtVeR_cx = 1U;
            }

            /* End of MinMax: '<S1789>/FixPt MinMax' */

            /* Switch: '<S1789>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1780>/Zero4'
             *  Sum: '<S1789>/Dec Cntr'
             */
            VeSR1B_Cnt_IBS3_DATA_2_FD3_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeR_cx) - 1));
        }

        /* End of Switch: '<S1789>/dec if Ok else inc2' */

        /* Logic: '<S1789>/Cntr fail' incorporates:
         *  Constant: '<S1783>/Calib'
         *  RelationalOperator: '<S1789>/Enough counts to Fail?2'
         *  UnitDelay: '<S1789>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeR_cx = (uint8)
            (((VeSR1B_Cnt_IBS3_DATA_2_FD3_CRC_DebCntr >=
               KeSR1B_Cnt_IBS3_DATA_2_FD3_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_nf) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1789>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_m0 =
            VeSR1B_Cnt_IBS3_DATA_2_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S1789>/Prev Fail Condition' incorporates:
         *  Logic: '<S1789>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_nf =
            rtb_TmpSignalConversionAtVeR_cx;

        /* DataTypeConversion: '<S1776>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S1776>/VeSR1N_b_IBS3_DATA_2_FD3_CRC_Faild'
         *  Logic: '<S1789>/Cntr fail'
         *  Logic: '<S1789>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_CRC__k = (((sint32)
            rtb_TmpSignalConversionAtVeR_cx) != 0);

        /* End of Outputs for SubSystem: '<S1776>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S1776>/VeSR1N_b_IBS3_DATA_2_FD3_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_CRC_Fa =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_in.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S1776>/VeSR1N_b_IBS3_DATA_2_FD3_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_E2E_Fa =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_in.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S1776>/EscData_MC_Failing_Logic' */
        /* Switch: '<S1790>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1790>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_in.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S1790>/Inc Cntr' incorporates:
             *  Constant: '<S1784>/Calib'
             *  UnitDelay: '<S1790>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fm) + ((uint32)
                             KeSR1B_Cnt_IBS3_DATA_2_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1790>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1790>/Inc Cntr'
             */
            VeSR1B_Cnt_IBS3_DATA_2_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1790>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeR_cx =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fm;

            /* MinMax: '<S1790>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeR_cx) <= 1)
            {
                rtb_TmpSignalConversionAtVeR_cx = 1U;
            }

            /* End of MinMax: '<S1790>/FixPt MinMax' */

            /* Switch: '<S1790>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1781>/Zero4'
             *  Sum: '<S1790>/Dec Cntr'
             */
            VeSR1B_Cnt_IBS3_DATA_2_FD3_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeR_cx) - 1));
        }

        /* End of Switch: '<S1790>/dec if Ok else inc2' */

        /* Logic: '<S1790>/Cntr fail' incorporates:
         *  Constant: '<S1785>/Calib'
         *  RelationalOperator: '<S1790>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeR_cx = (uint8)
            ((VeSR1B_Cnt_IBS3_DATA_2_FD3_MC_DebCntr >=
              KeSR1B_Cnt_IBS3_DATA_2_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S1790>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fm =
            VeSR1B_Cnt_IBS3_DATA_2_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S1790>/Prev Fail Condition' incorporates:
         *  Logic: '<S1790>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_hg =
            rtb_TmpSignalConversionAtVeR_cx;

        /* DataTypeConversion: '<S1776>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S1776>/VeSR1N_b_IBS3_DATA_2_FD3_MC_Faild'
         *  Logic: '<S1790>/Cntr fail'
         *  Logic: '<S1790>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_DATA_2_FD3_MC_Fai = (((sint32)
            rtb_TmpSignalConversionAtVeR_cx) != 0);

        /* End of Outputs for SubSystem: '<S1776>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S1776>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S1776>/VeSR1N_Pct_IBS3_SOC'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_Pct_IBS3_SOC =
            rtb_TmpSignalConversionAtVeSR_e.E_IBS3_SOC;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_e.E_IBS3_SOC) > 127)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_Pct_IBS3_SOC = 127U;
        }

        /* End of DataTypeConversion: '<S1776>/Data Type Conversion6' */

        /* DataTypeConversion: '<S1776>/Data Type Conversion10' incorporates:
         *  DataStoreWrite: '<S1776>/VeSR1N_Pct_IBS3_SOH_COR'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_Pct_IBS3_SOH_COR =
            rtb_TmpSignalConversionAtVeSR_e.E_IBS3_SOH_COR;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_e.E_IBS3_SOH_COR) > 127)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_Pct_IBS3_SOH_COR = 127U;
        }

        /* End of DataTypeConversion: '<S1776>/Data Type Conversion10' */

        /* DataTypeConversion: '<S1776>/Data Type Conversion14' incorporates:
         *  DataStoreWrite: '<S1776>/VeSR1N_Pct_IBS3_SOH_SUL'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_Pct_IBS3_SOH_SUL =
            rtb_TmpSignalConversionAtVeSR_e.E_IBS3_SOH_SUL;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_e.E_IBS3_SOH_SUL) > 127)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_Pct_IBS3_SOH_SUL = 127U;
        }

        /* End of DataTypeConversion: '<S1776>/Data Type Conversion14' */

        /* DataStoreWrite: '<S1776>/VeSR1N_T_IBS3_T_BATT' */
        SR1B_BLUEN_ac_DW.VeSR1N_T_IBS3_T_BATT =
            rtb_TmpSignalConversionAtVeSR_e.E_IBS3_T_BATT;

        /* DataTypeConversion: '<S1776>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S1776>/VeSR1N_b_IBS3_FLAG_DISCONNECT'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_FLAG_DISCONNECT =
            rtb_TmpSignalConversionAtVeSR_e.E_IBS3_FLAG_DISCONNECT ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S1776>/Relational Operator1' incorporates:
         *  Constant: '<S1776>/Constant1'
         *  DataStoreWrite: '<S1776>/VeSR1N_b_IBS3_Q_received_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_Q_received_SNA_Fa = (((sint32)
            rtb_TmpSignalConversionAtVeSR_e.E_IBS3_Q_received) == 65535);

        /* RelationalOperator: '<S1776>/Relational Operator2' incorporates:
         *  Constant: '<S1776>/Constant3'
         *  DataStoreWrite: '<S1776>/VeSR1N_b_IBS3_Q_released_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_Q_released_SNA_Fa = (((sint32)
            rtb_TmpSignalConversionAtVeSR_e.E_IBS3_Q_released) == 65535);

        /* RelationalOperator: '<S1776>/Relational Operator4' incorporates:
         *  Constant: '<S1776>/Constant5'
         *  DataStoreWrite: '<S1776>/VeSR1N_b_IBS3_R_Batt_25_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_R_Batt_25_SNA_Fai = (((sint32)
            rtb_TmpSignalConversionAtVeSR_e.E_IBS3_R_Batt_25) == 255);

        /* RelationalOperator: '<S1776>/Relational Operator3' incorporates:
         *  Constant: '<S1776>/Constant4'
         *  DataStoreWrite: '<S1776>/VeSR1N_b_IBS3_R_Batt_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_R_Batt_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeSR_e.E_IBS3_R_Batt) == 255);

        /* DataTypeConversion: '<S1776>/Data Type Conversion7' incorporates:
         *  DataStoreWrite: '<S1776>/VeSR1N_b_IBS3_SOC_Accuracy'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_SOC_Accuracy =
            rtb_TmpSignalConversionAtVeSR_e.E_IBS3_SOC_Accuracy ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S1776>/Relational Operator5' incorporates:
         *  Constant: '<S1776>/Constant6'
         *  DataStoreWrite: '<S1776>/VeSR1N_b_IBS3_SOC_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_SOC_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeSR_e.E_IBS3_SOC) == 127);

        /* DataTypeConversion: '<S1776>/Data Type Conversion9' incorporates:
         *  DataStoreWrite: '<S1776>/VeSR1N_b_IBS3_SOF_Q_Accuracy'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_SOF_Q_Accuracy =
            rtb_TmpSignalConversionAtVeSR_e.E_IBS3_SOF_Q_Accuracy ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S1776>/Relational Operator6' incorporates:
         *  Constant: '<S1776>/Constant7'
         *  DataStoreWrite: '<S1776>/VeSR1N_b_IBS3_SOF_Q_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_SOF_Q_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeSR_e.E_IBS3_SOF_Q) == 255);

        /* DataTypeConversion: '<S1776>/Data Type Conversion11' incorporates:
         *  DataStoreWrite: '<S1776>/VeSR1N_b_IBS3_SOH_COR_Accuracy'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_SOH_COR_Accuracy =
            rtb_TmpSignalConversionAtVeSR_e.E_IBS3_SOH_COR_Accuracy ? ((uint8)1)
            : ((uint8)0);

        /* RelationalOperator: '<S1776>/Relational Operator7' incorporates:
         *  Constant: '<S1776>/Constant8'
         *  DataStoreWrite: '<S1776>/VeSR1N_b_IBS3_SOH_COR_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_SOH_COR_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeSR_e.E_IBS3_SOH_COR) == 127);

        /* DataTypeConversion: '<S1776>/Data Type Conversion13' incorporates:
         *  DataStoreWrite: '<S1776>/VeSR1N_b_IBS3_SOH_Q_Accuracy'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_SOH_Q_Accuracy =
            rtb_TmpSignalConversionAtVeSR_e.E_IBS3_SOH_Q_Accuracy ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S1776>/Relational Operator8' incorporates:
         *  Constant: '<S1776>/Constant9'
         *  DataStoreWrite: '<S1776>/VeSR1N_b_IBS3_SOH_Q_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_SOH_Q_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeSR_e.E_IBS3_SOH_Q) == 127);

        /* DataTypeConversion: '<S1776>/Data Type Conversion15' incorporates:
         *  DataStoreWrite: '<S1776>/VeSR1N_b_IBS3_SOH_SUL_Accuracy'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_SOH_SUL_Accuracy =
            rtb_TmpSignalConversionAtVeSR_e.E_IBS3_SOH_SUL_Accuracy ? ((uint8)1)
            : ((uint8)0);

        /* RelationalOperator: '<S1776>/Relational Operator9' incorporates:
         *  Constant: '<S1776>/Constant10'
         *  DataStoreWrite: '<S1776>/VeSR1N_b_IBS3_SOH_SUL_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_SOH_SUL_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeSR_e.E_IBS3_SOH_SUL) == 127);

        /* RelationalOperator: '<S1776>/Relational Operator10' incorporates:
         *  Constant: '<S1776>/Constant11'
         *  DataStoreWrite: '<S1776>/VeSR1N_b_IBS3_T_BATT_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_T_BATT_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeSR_e.E_IBS3_T_BATT) == 255);

        /* DataTypeConversion: '<S1776>/Data Type Conversion17' incorporates:
         *  DataStoreWrite: '<S1776>/VeSR1N_b_IBS3_TempFailStatus'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_TempFailStatus =
            rtb_TmpSignalConversionAtVeSR_e.E_IBS3_TempFailStatus ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S1776>/Relational Operator11' incorporates:
         *  Constant: '<S1776>/Constant12'
         *  DataStoreWrite: '<S1776>/VeSR1N_b_IBS3_Tm_Lst_Reset_Days_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_Tm_Lst_Reset_Days = (((sint32)
            rtb_TmpSignalConversionAtVeSR_e.E_IBS3_Tm_Lst_Reset_Days) == 4095);

        /* RelationalOperator: '<S1776>/Relational Operator12' incorporates:
         *  Constant: '<S1776>/Constant13'
         *  DataStoreWrite: '<S1776>/VeSR1N_b_IBS3_Tm_Lst_Reset_Sec_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IBS3_Tm_Lst_Reset_Sec_ = (((sint32)
            rtb_TmpSignalConversionAtVeSR_e.E_IBS3_Tm_Lst_Reset_Sec) == 65535);

        /* DataStoreWrite: '<S1776>/VeSR1N_mR_IBS3_R_Batt' */
        SR1B_BLUEN_ac_DW.VeSR1N_mR_IBS3_R_Batt =
            rtb_TmpSignalConversionAtVeSR_e.E_IBS3_R_Batt;

        /* DataStoreWrite: '<S1776>/VeSR1N_mR_IBS3_R_Batt_25' */
        SR1B_BLUEN_ac_DW.VeSR1N_mR_IBS3_R_Batt_25 =
            rtb_TmpSignalConversionAtVeSR_e.E_IBS3_R_Batt_25;

        /* DataStoreWrite: '<S1776>/VeSR1N_qAhr_IBS3_Q_received' */
        SR1B_BLUEN_ac_DW.VeSR1N_qAhr_IBS3_Q_received =
            rtb_TmpSignalConversionAtVeSR_e.E_IBS3_Q_received;

        /* DataStoreWrite: '<S1776>/VeSR1N_qAhr_IBS3_Q_released' */
        SR1B_BLUEN_ac_DW.VeSR1N_qAhr_IBS3_Q_released =
            rtb_TmpSignalConversionAtVeSR_e.E_IBS3_Q_released;

        /* DataStoreWrite: '<S1776>/VeSR1N_qAhr_IBS3_SOF_Q' */
        SR1B_BLUEN_ac_DW.VeSR1N_qAhr_IBS3_SOF_Q =
            rtb_TmpSignalConversionAtVeSR_e.E_IBS3_SOF_Q;

        /* DataTypeConversion: '<S1776>/Data Type Conversion12' incorporates:
         *  DataStoreWrite: '<S1776>/VeSR1N_qAhr_IBS3_SOH_Q'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_qAhr_IBS3_SOH_Q =
            rtb_TmpSignalConversionAtVeSR_e.E_IBS3_SOH_Q;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_e.E_IBS3_SOH_Q) > 127)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_qAhr_IBS3_SOH_Q = 127U;
        }

        /* End of DataTypeConversion: '<S1776>/Data Type Conversion12' */

        /* DataStoreWrite: '<S1776>/VeSR1N_t_IBS3_Tm_Lst_Reset_Sec' */
        SR1B_BLUEN_ac_DW.VeSR1N_t_IBS3_Tm_Lst_Reset_Sec =
            rtb_TmpSignalConversionAtVeSR_e.E_IBS3_Tm_Lst_Reset_Sec;

        /* DataTypeConversion: '<S1776>/Data Type Conversion18' incorporates:
         *  DataStoreWrite: '<S1776>/VeSR1N_tdy_IBS3_Tm_Lst_Reset_Days'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_tdy_IBS3_Tm_Lst_Reset_Da =
            rtb_TmpSignalConversionAtVeSR_e.E_IBS3_Tm_Lst_Reset_Days;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_e.E_IBS3_Tm_Lst_Reset_Days) >
            4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_tdy_IBS3_Tm_Lst_Reset_Da = 4095U;
        }

        /* End of DataTypeConversion: '<S1776>/Data Type Conversion18' */

        /* Outputs for Enabled SubSystem: '<S1776>/Reset_MM_Failing' */
        /* Constant: '<S1786>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_IBS3_DATA_2_FD3_MM,
            rtb_VeSR1N_Cnt_IBS3_DATA_2_FD3_, KeSR1B_Cnt_IBS3_DATA_2_FD3_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_kj);

        /* End of Outputs for SubSystem: '<S1776>/Reset_MM_Failing' */

        /* Gain: '<S1776>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_cm = true;
    }

    /* End of Constant: '<S1777>/Calib' */
    /* End of Outputs for SubSystem: '<S1772>/IBS3_DATA_2_FD3_Processing' */

    /* Merge: '<S53>/SR1N_Cnt_IBS3_DATA_2_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1772>/VeSR1N_Cnt_IBS3_DATA_2_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_IBS3_DATA_2_FD3_Received_VeSR1N_Cnt_IBS3_DATA_2_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_kj.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S53>/SR1N_b_IBS3_DATA_2_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1772>/VeSR1N_b_IBS3_DATA_2_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_IBS3_DATA_2_FD3_Received_VeSR1N_b_IBS3_DATA_2_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_kj.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S53>/SR1N_b_IBS3_DATA_2_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1772>/VeSR1N_b_IBS3_DATA_2_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_IBS3_DATA_2_FD3_Received_VeSR1N_b_IBS3_DATA_2_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_cm);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_IBS3_DATA_2_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_IMMO_CODE_RESPONSE_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_IMMO_CODE_RESPON;
    boolean rtb_VeSR1N_b_IMMO_CODE_RESPONSE;
    IDTRIMMO_CODE_RESPONSE_FD3_Pkt rtb_TmpSignalConversionAtVeS_aj;
    sint32 tmp;
    uint8 rtb_Cntrfail_pa;
    uint8 rtb_TmpSignalConversionAtVeRx_e;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_IMMO_CODE_RESPONSE_FD3_Pkt' incorporates:
     *  SubSystem: '<S54>/IMMO_CODE_RESPONSE_FD3_Received'
     */
    /* SignalConversion generated from: '<S1814>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S54>/SR1N_Cnt_IMMO_CODE_RESPONSE_FD3_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_IMMO_CODE_RESPON =
        Rte_IrvRead_SR1B_IMMO_CODE_RESPONSE_FD3_Received_VeSR1N_Cnt_IMMO_CODE_RESPONSE_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S1814>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S54>/SR1N_b_IMMO_CODE_RESPONSE_FD3_MM_Faild_merge'
     */
    rtb_VeSR1N_b_IMMO_CODE_RESPONSE =
        Rte_IrvRead_SR1B_IMMO_CODE_RESPONSE_FD3_Received_VeSR1N_b_IMMO_CODE_RESPONSE_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S1814>/VeSR1B_h_COMRX_IMMO_CODE_RESPONSE_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_IMMO_CODE_RESPONSE_FD3_Pkt'
     */
    (void)
        Rte_Read_VeSR1B_h_COMRX_IMMO_CODE_RESPONSE_FD3_Pkt_COMRX_IMMO_CODE_RESPONSE_FD3_Pkt
        (&rtb_TmpSignalConversionAtVeS_aj);

    /* SignalConversion generated from: '<S1814>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_IMMO_CODE_RESPONSE_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_IMMO_CODE_RESPONSE_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_e);

    /* Outputs for Enabled SubSystem: '<S1814>/IMMO_CODE_RESPONSE_FD3_Processing' incorporates:
     *  EnablePort: '<S1818>/Enable'
     */
    /* Constant: '<S1819>/Calib' */
    if (KeSR1B_b_IMMO_CODE_RESPONSE_FD3_Enbl)
    {
        /* Switch: '<S1820>/Switch1' incorporates:
         *  SignalConversion generated from: '<S1814>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_IMMO_CODE_RESPONSE_FD3_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S1820>/Switch' incorporates:
             *  Constant: '<S1820>/Constant'
             */
            if (KeSR1B_b_IMMO_CODE_RESPONSE_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S1820>/Switch1' incorporates:
                 *  Constant: '<S1820>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_e =
                    KeSR1B_y_IMMO_CODE_RESPONSE_FD3_E2E_Byp;
            }

            /* End of Switch: '<S1820>/Switch' */
        }

        /* End of Switch: '<S1820>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_IMMO_CODE_RESPONSE_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_IMMO_CODE_RESPONSE_FD3_E2E_Sts_OpRetVal
            (&rtb_Cntrfail_pa);

        /* Chart: '<S1821>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(rtb_Cntrfail_pa,
            rtb_TmpSignalConversionAtVeRx_e,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kv);

        /* DataStoreWrite: '<S1818>/Data Store Write101' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_FD3 =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kv.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S1818>/Data Store Write102' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_F_l =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kv.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S1818>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S1831>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1831>/passDBCparam1'
         *  MinMax: '<S1831>/FixPt MinMax'
         *  UnitDelay: '<S1831>/Prev_Cntr'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kv.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S1831>/Inc Cntr' incorporates:
             *  Constant: '<S1824>/Calib'
             *  UnitDelay: '<S1831>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_di) + ((uint32)
                             KeSR1B_Cnt_IMMO_CODE_RESPONSE_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1831>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1831>/Inc Cntr'
             */
            rtb_TmpSignalConversionAtVeRx_e = (uint8)tmp;
        }
        else
        {
            if (((sint32)SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_di) > 1)
            {
                /* MinMax: '<S1831>/FixPt MinMax' incorporates:
                 *  UnitDelay: '<S1831>/Prev_Cntr'
                 */
                rtb_TmpSignalConversionAtVeRx_e =
                    SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_di;
            }
            else
            {
                /* MinMax: '<S1831>/FixPt MinMax' */
                rtb_TmpSignalConversionAtVeRx_e = 1U;
            }

            /* Switch: '<S1831>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1822>/Zero4'
             *  Sum: '<S1831>/Dec Cntr'
             */
            rtb_TmpSignalConversionAtVeRx_e = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_e) - 1));
        }

        /* End of Switch: '<S1831>/dec if Ok else inc2' */

        /* Logic: '<S1831>/Cntr fail' incorporates:
         *  Constant: '<S1825>/Calib'
         *  RelationalOperator: '<S1831>/Enough counts to Fail?2'
         *  UnitDelay: '<S1831>/Prev Fail Condition'
         */
        rtb_Cntrfail_pa = (uint8)(((rtb_TmpSignalConversionAtVeRx_e >=
            KeSR1B_Cnt_IMMO_CODE_RESPONSE_FD3_CRC_Lim) || (((sint32)
            SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_lh) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1831>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_di = rtb_TmpSignalConversionAtVeRx_e;

        /* Update for UnitDelay: '<S1831>/Prev Fail Condition' incorporates:
         *  Logic: '<S1831>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_lh = rtb_Cntrfail_pa;

        /* DataTypeConversion: '<S1818>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S1818>/Data Store Write103'
         *  Logic: '<S1831>/Cntr fail'
         *  Logic: '<S1831>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_F_k = (((sint32)
            rtb_Cntrfail_pa) != 0);

        /* End of Outputs for SubSystem: '<S1818>/EscData_CRC_Failing_Logic' */

        /* Outputs for Atomic SubSystem: '<S1818>/EscData_MC_Failing_Logic' */
        /* Switch: '<S1832>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1832>/passDBCparam1'
         *  MinMax: '<S1832>/FixPt MinMax'
         *  UnitDelay: '<S1832>/Prev_Cntr'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kv.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S1832>/Inc Cntr' incorporates:
             *  Constant: '<S1826>/Calib'
             *  UnitDelay: '<S1832>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_hr) + ((uint32)
                             KeSR1B_Cnt_IMMO_CODE_RESPONSE_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1832>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1832>/Inc Cntr'
             */
            rtb_TmpSignalConversionAtVeRx_e = (uint8)tmp;
        }
        else
        {
            if (((sint32)SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_hr) > 1)
            {
                /* MinMax: '<S1832>/FixPt MinMax' incorporates:
                 *  UnitDelay: '<S1832>/Prev_Cntr'
                 */
                rtb_TmpSignalConversionAtVeRx_e =
                    SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_hr;
            }
            else
            {
                /* MinMax: '<S1832>/FixPt MinMax' */
                rtb_TmpSignalConversionAtVeRx_e = 1U;
            }

            /* Switch: '<S1832>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1823>/Zero4'
             *  Sum: '<S1832>/Dec Cntr'
             */
            rtb_TmpSignalConversionAtVeRx_e = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_e) - 1));
        }

        /* End of Switch: '<S1832>/dec if Ok else inc2' */

        /* Logic: '<S1832>/Cntr fail' incorporates:
         *  Constant: '<S1827>/Calib'
         *  RelationalOperator: '<S1832>/Enough counts to Fail?2'
         */
        rtb_Cntrfail_pa = (uint8)((rtb_TmpSignalConversionAtVeRx_e >=
            KeSR1B_Cnt_IMMO_CODE_RESPONSE_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S1832>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_hr = rtb_TmpSignalConversionAtVeRx_e;

        /* Update for UnitDelay: '<S1832>/Prev Fail Condition' incorporates:
         *  Logic: '<S1832>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ac = rtb_Cntrfail_pa;

        /* DataTypeConversion: '<S1818>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S1818>/Data Store Write104'
         *  Logic: '<S1832>/Cntr fail'
         *  Logic: '<S1832>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IMMO_CODE_RESPONSE_F_e = (((sint32)
            rtb_Cntrfail_pa) != 0);

        /* End of Outputs for SubSystem: '<S1818>/EscData_MC_Failing_Logic' */

        /* DataStoreWrite: '<S1818>/Data Store Write1' */
        SR1B_BLUEN_ac_DW.VeSR1N_y_ControlEncodingRsp =
            rtb_TmpSignalConversionAtVeS_aj.E_ControlEncodingRsp;

        /* DataTypeConversion: '<S1818>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S1818>/Data Store Write2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ImmoParkReq =
            rtb_TmpSignalConversionAtVeS_aj.E_ImmoParkReq ? ((uint8)1) : ((uint8)
            0);

        /* DataStoreWrite: '<S1818>/Data Store Write3' */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MKKey1org21 =
            rtb_TmpSignalConversionAtVeS_aj.E_MKKey1org21;

        /* DataStoreWrite: '<S1818>/Data Store Write4' */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MKKey2org22 =
            rtb_TmpSignalConversionAtVeS_aj.E_MKKey2org22;

        /* DataStoreWrite: '<S1818>/Data Store Write5' */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MKKey_3 =
            rtb_TmpSignalConversionAtVeS_aj.E_MKKey_3;

        /* DataStoreWrite: '<S1818>/Data Store Write6' */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MKKey_4 =
            rtb_TmpSignalConversionAtVeS_aj.E_MKKey_4;

        /* DataStoreWrite: '<S1818>/Data Store Write7' */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MKKey_5 =
            rtb_TmpSignalConversionAtVeS_aj.E_MKKey_5;

        /* DataStoreWrite: '<S1818>/Data Store Write8' */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MKKey_6 =
            rtb_TmpSignalConversionAtVeS_aj.E_MKKey_6;

        /* Outputs for Enabled SubSystem: '<S1818>/Reset_MM_Failing' */
        /* Constant: '<S1828>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_IMMO_CODE_RESPONSE,
            rtb_VeSR1N_Cnt_IMMO_CODE_RESPON,
            KeSR1B_Cnt_IMMO_CODE_RESPONSE_FD3_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_my);

        /* End of Outputs for SubSystem: '<S1818>/Reset_MM_Failing' */

        /* Gain: '<S1818>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_mv = true;
    }

    /* End of Constant: '<S1819>/Calib' */
    /* End of Outputs for SubSystem: '<S1814>/IMMO_CODE_RESPONSE_FD3_Processing' */

    /* Merge: '<S54>/SR1N_Cnt_IMMO_CODE_RESPONSE_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1814>/VeSR1N_Cnt_IMMO_CODE_RESPONSE_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_IMMO_CODE_RESPONSE_FD3_Received_VeSR1N_Cnt_IMMO_CODE_RESPONSE_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_my.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S54>/SR1N_b_IMMO_CODE_RESPONSE_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1814>/VeSR1N_b_IMMO_CODE_RESPONSE_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_IMMO_CODE_RESPONSE_FD3_Received_VeSR1N_b_IMMO_CODE_RESPONSE_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_my.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S54>/SR1N_b_IMMO_CODE_RESPONSE_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1814>/VeSR1N_b_IMMO_CODE_RESPONSE_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_IMMO_CODE_RESPONSE_FD3_Received_VeSR1N_b_IMMO_CODE_RESPONSE_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_mv);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_IMMO_CODE_RESPONSE_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_IMPACT_INFO_FD14_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_IMPACT_INFO_FD14;
    boolean rtb_VeSR1N_b_IMPACT_INFO_FD1_c4;
    IDTRIMPACT_INFO_FD14_Pkt rtb_TmpSignalConversionAtVeSR_k;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_d;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_IMPACT_INFO_FD14_Pkt' incorporates:
     *  SubSystem: '<S55>/IMPACT_INFO_FD14_Received'
     */
    /* SignalConversion generated from: '<S1845>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S55>/SR1N_Cnt_IMPACT_INFO_FD14_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_IMPACT_INFO_FD14 =
        Rte_IrvRead_SR1B_IMPACT_INFO_FD14_Received_VeSR1N_Cnt_IMPACT_INFO_FD14_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S1845>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S55>/SR1N_b_IMPACT_INFO_FD14_MM_Faild_merge'
     */
    rtb_VeSR1N_b_IMPACT_INFO_FD1_c4 =
        Rte_IrvRead_SR1B_IMPACT_INFO_FD14_Received_VeSR1N_b_IMPACT_INFO_FD14_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S1845>/VeSR1B_h_COMRX_IMPACT_INFO_FD14_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_IMPACT_INFO_FD14_Pkt'
     */
    (void)
        Rte_Read_VeSR1B_h_COMRX_IMPACT_INFO_FD14_Pkt_COMRX_IMPACT_INFO_FD14_Pkt(
        &rtb_TmpSignalConversionAtVeSR_k);

    /* SignalConversion generated from: '<S1845>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_IMPACT_INFO_FD14_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_IMPACT_INFO_FD14_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_d);

VeRxPDU_IMPACT_INFO_FD14_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_d;

    /* Outputs for Enabled SubSystem: '<S1845>/IMPACT_INFO_FD14_Processing' incorporates:
     *  EnablePort: '<S1849>/Enable'
     */
    /* Constant: '<S1850>/Calib' */
    if (KeSR1B_b_IMPACT_INFO_FD14_Enbl)
    {
        /* Switch: '<S1851>/Switch1' incorporates:
         *  SignalConversion generated from: '<S1845>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_IMPACT_INFO_FD14_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S1851>/Switch' incorporates:
             *  Constant: '<S1851>/Constant'
             */
            if (KeSR1B_b_IMPACT_INFO_FD14_E2E_BypEnbl)
            {
                /* Switch: '<S1851>/Switch1' incorporates:
                 *  Constant: '<S1851>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_d =
                    KeSR1B_y_IMPACT_INFO_FD14_E2E_Byp;
            }

            /* End of Switch: '<S1851>/Switch' */
        }

        /* End of Switch: '<S1851>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_IMPACT_INFO_FD14_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_IMPACT_INFO_FD14_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S1852>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_d,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_c4);

        /* Outputs for Atomic SubSystem: '<S1849>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S1862>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1862>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_c4.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S1862>/Inc Cntr' incorporates:
             *  Constant: '<S1855>/Calib'
             *  UnitDelay: '<S1862>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ee) + ((uint32)
                             KeSR1B_Cnt_IMPACT_INFO_FD14_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1862>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1862>/Inc Cntr'
             */
            VeSR1B_Cnt_IMPACT_INFO_FD14_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1862>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_d =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ee;

            /* MinMax: '<S1862>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_d) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_d = 1U;
            }

            /* End of MinMax: '<S1862>/FixPt MinMax' */

            /* Switch: '<S1862>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1853>/Zero4'
             *  Sum: '<S1862>/Dec Cntr'
             */
            VeSR1B_Cnt_IMPACT_INFO_FD14_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_d) - 1));
        }

        /* End of Switch: '<S1862>/dec if Ok else inc2' */

        /* Logic: '<S1862>/Cntr fail' incorporates:
         *  Constant: '<S1856>/Calib'
         *  RelationalOperator: '<S1862>/Enough counts to Fail?2'
         *  UnitDelay: '<S1862>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_d = (uint8)
            (((VeSR1B_Cnt_IMPACT_INFO_FD14_CRC_DebCntr >=
               KeSR1B_Cnt_IMPACT_INFO_FD14_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_nw) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1862>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ee =
            VeSR1B_Cnt_IMPACT_INFO_FD14_CRC_DebCntr;

        /* Update for UnitDelay: '<S1862>/Prev Fail Condition' incorporates:
         *  Logic: '<S1862>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_nw =
            rtb_TmpSignalConversionAtVeRx_d;

        /* DataTypeConversion: '<S1849>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S1849>/VeSR1N_b_IMPACT_INFO_FD14_CRC_Faild'
         *  Logic: '<S1862>/Cntr fail'
         *  Logic: '<S1862>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IMPACT_INFO_FD14_CRC_h = (((sint32)
            rtb_TmpSignalConversionAtVeRx_d) != 0);

        /* End of Outputs for SubSystem: '<S1849>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S1849>/VeSR1N_b_IMPACT_INFO_FD14_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IMPACT_INFO_FD14_CRC_F =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_c4.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S1849>/VeSR1N_b_IMPACT_INFO_FD14_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IMPACT_INFO_FD14_E2E_F =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_c4.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S1849>/EscData_MC_Failing_Logic' */
        /* Switch: '<S1863>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1863>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_c4.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S1863>/Inc Cntr' incorporates:
             *  Constant: '<S1857>/Calib'
             *  UnitDelay: '<S1863>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_f3) + ((uint32)
                             KeSR1B_Cnt_IMPACT_INFO_FD14_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1863>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1863>/Inc Cntr'
             */
            VeSR1B_Cnt_IMPACT_INFO_FD14_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1863>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_d =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_f3;

            /* MinMax: '<S1863>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_d) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_d = 1U;
            }

            /* End of MinMax: '<S1863>/FixPt MinMax' */

            /* Switch: '<S1863>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1854>/Zero4'
             *  Sum: '<S1863>/Dec Cntr'
             */
            VeSR1B_Cnt_IMPACT_INFO_FD14_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_d) - 1));
        }

        /* End of Switch: '<S1863>/dec if Ok else inc2' */

        /* Logic: '<S1863>/Cntr fail' incorporates:
         *  Constant: '<S1858>/Calib'
         *  RelationalOperator: '<S1863>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_d = (uint8)
            ((VeSR1B_Cnt_IMPACT_INFO_FD14_MC_DebCntr >=
              KeSR1B_Cnt_IMPACT_INFO_FD14_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S1863>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_f3 =
            VeSR1B_Cnt_IMPACT_INFO_FD14_MC_DebCntr;

        /* Update for UnitDelay: '<S1863>/Prev Fail Condition' incorporates:
         *  Logic: '<S1863>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_p =
            rtb_TmpSignalConversionAtVeRx_d;

        /* DataTypeConversion: '<S1849>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S1849>/VeSR1N_b_IMPACT_INFO_FD14_MC_Faild'
         *  Logic: '<S1863>/Cntr fail'
         *  Logic: '<S1863>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IMPACT_INFO_FD14_MC_Fa = (((sint32)
            rtb_TmpSignalConversionAtVeRx_d) != 0);

        /* End of Outputs for SubSystem: '<S1849>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S1849>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S1849>/VeSR1N_b_IMPACTCommand_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IMPACTCommand_FD14 =
            rtb_TmpSignalConversionAtVeSR_k.E_IMPACTCommand ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S1849>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S1849>/VeSR1N_b_IMPACTConfirm_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IMPACTConfirm_FD14 =
            rtb_TmpSignalConversionAtVeSR_k.E_IMPACTConfirm ? ((uint8)1) :
            ((uint8)0);

        /* Outputs for Enabled SubSystem: '<S1849>/Reset_MM_Failing' */
        /* Constant: '<S1859>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_IMPACT_INFO_FD1_c4,
            rtb_VeSR1N_Cnt_IMPACT_INFO_FD14, KeSR1B_Cnt_IMPACT_INFO_FD14_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_ag);

        /* End of Outputs for SubSystem: '<S1849>/Reset_MM_Failing' */

        /* Gain: '<S1849>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_ci = true;
    }

    /* End of Constant: '<S1850>/Calib' */
    /* End of Outputs for SubSystem: '<S1845>/IMPACT_INFO_FD14_Processing' */

    /* Merge: '<S55>/SR1N_Cnt_IMPACT_INFO_FD14_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1845>/VeSR1N_Cnt_IMPACT_INFO_FD14_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_IMPACT_INFO_FD14_Received_VeSR1N_Cnt_IMPACT_INFO_FD14_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_ag.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S55>/SR1N_b_IMPACT_INFO_FD14_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1845>/VeSR1N_b_IMPACT_INFO_FD14_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_IMPACT_INFO_FD14_Received_VeSR1N_b_IMPACT_INFO_FD14_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_ag.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S55>/SR1N_b_IMPACT_INFO_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1845>/VeSR1N_b_IMPACT_INFO_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_IMPACT_INFO_FD14_Received_VeSR1N_b_IMPACT_INFO_FD14_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_ci);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_IMPACT_INFO_FD14_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_IMPACT_INFO_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_IMPACT_INFO_FD3_;
    boolean rtb_VeSR1N_b_IMPACT_INFO_FD3_MM;
    IDTRIMPACT_INFO_FD3_Pkt rtb_TmpSignalConversionAtVeSR_j;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_f;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_IMPACT_INFO_FD3_Pkt' incorporates:
     *  SubSystem: '<S56>/IMPACT_INFO_FD3_Received'
     */
    /* SignalConversion generated from: '<S1870>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S56>/SR1N_Cnt_IMPACT_INFO_FD3_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_IMPACT_INFO_FD3_ =
        Rte_IrvRead_SR1B_IMPACT_INFO_FD3_Received_VeSR1N_Cnt_IMPACT_INFO_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S1870>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S56>/SR1N_b_IMPACT_INFO_FD3_MM_Faild_merge'
     */
    rtb_VeSR1N_b_IMPACT_INFO_FD3_MM =
        Rte_IrvRead_SR1B_IMPACT_INFO_FD3_Received_VeSR1N_b_IMPACT_INFO_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S1870>/VeSR1B_h_COMRX_IMPACT_INFO_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_IMPACT_INFO_FD3_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_IMPACT_INFO_FD3_Pkt_COMRX_IMPACT_INFO_FD3_Pkt(
        &rtb_TmpSignalConversionAtVeSR_j);

    /* SignalConversion generated from: '<S1870>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_IMPACT_INFO_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_IMPACT_INFO_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_f);

VeRxPDU_IMPACT_INFO_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_f;

    /* Outputs for Enabled SubSystem: '<S1870>/IMPACT_INFO_FD3_Processing' incorporates:
     *  EnablePort: '<S1874>/Enable'
     */
    /* Constant: '<S1875>/Calib' */
    if (KeSR1B_b_IMPACT_INFO_FD3_Enbl)
    {
        /* Switch: '<S1876>/Switch1' incorporates:
         *  SignalConversion generated from: '<S1870>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_IMPACT_INFO_FD3_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S1876>/Switch' incorporates:
             *  Constant: '<S1876>/Constant'
             */
            if (KeSR1B_b_IMPACT_INFO_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S1876>/Switch1' incorporates:
                 *  Constant: '<S1876>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_f =
                    KeSR1B_y_IMPACT_INFO_FD3_E2E_Byp;
            }

            /* End of Switch: '<S1876>/Switch' */
        }

        /* End of Switch: '<S1876>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_IMPACT_INFO_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_IMPACT_INFO_FD3_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S1877>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_f,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_oc);

        /* Outputs for Atomic SubSystem: '<S1874>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S1887>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1887>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_oc.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S1887>/Inc Cntr' incorporates:
             *  Constant: '<S1880>/Calib'
             *  UnitDelay: '<S1887>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_kz) + ((uint32)
                             KeSR1B_Cnt_IMPACT_INFO_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1887>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1887>/Inc Cntr'
             */
            VeSR1B_Cnt_IMPACT_INFO_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1887>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_f =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_kz;

            /* MinMax: '<S1887>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_f) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_f = 1U;
            }

            /* End of MinMax: '<S1887>/FixPt MinMax' */

            /* Switch: '<S1887>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1878>/Zero4'
             *  Sum: '<S1887>/Dec Cntr'
             */
            VeSR1B_Cnt_IMPACT_INFO_FD3_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_f) - 1));
        }

        /* End of Switch: '<S1887>/dec if Ok else inc2' */

        /* Logic: '<S1887>/Cntr fail' incorporates:
         *  Constant: '<S1881>/Calib'
         *  RelationalOperator: '<S1887>/Enough counts to Fail?2'
         *  UnitDelay: '<S1887>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_f = (uint8)
            (((VeSR1B_Cnt_IMPACT_INFO_FD3_CRC_DebCntr >=
               KeSR1B_Cnt_IMPACT_INFO_FD3_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_fp) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1887>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_kz =
            VeSR1B_Cnt_IMPACT_INFO_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S1887>/Prev Fail Condition' incorporates:
         *  Logic: '<S1887>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_fp =
            rtb_TmpSignalConversionAtVeRx_f;

        /* DataTypeConversion: '<S1874>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S1874>/VeSR1N_b_IMPACT_INFO_FD3_CRC_Faild'
         *  Logic: '<S1887>/Cntr fail'
         *  Logic: '<S1887>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IMPACT_INFO_FD3_CRC__k = (((sint32)
            rtb_TmpSignalConversionAtVeRx_f) != 0);

        /* End of Outputs for SubSystem: '<S1874>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S1874>/VeSR1N_b_IMPACT_INFO_FD3_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IMPACT_INFO_FD3_CRC_Fa =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_oc.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S1874>/VeSR1N_b_IMPACT_INFO_FD3_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IMPACT_INFO_FD3_E2E_Fa =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_oc.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S1874>/EscData_MC_Failing_Logic' */
        /* Switch: '<S1888>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1888>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_oc.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S1888>/Inc Cntr' incorporates:
             *  Constant: '<S1882>/Calib'
             *  UnitDelay: '<S1888>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_hw) + ((uint32)
                             KeSR1B_Cnt_IMPACT_INFO_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1888>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1888>/Inc Cntr'
             */
            VeSR1B_Cnt_IMPACT_INFO_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1888>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_f =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_hw;

            /* MinMax: '<S1888>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_f) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_f = 1U;
            }

            /* End of MinMax: '<S1888>/FixPt MinMax' */

            /* Switch: '<S1888>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1879>/Zero4'
             *  Sum: '<S1888>/Dec Cntr'
             */
            VeSR1B_Cnt_IMPACT_INFO_FD3_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_f) - 1));
        }

        /* End of Switch: '<S1888>/dec if Ok else inc2' */

        /* Logic: '<S1888>/Cntr fail' incorporates:
         *  Constant: '<S1883>/Calib'
         *  RelationalOperator: '<S1888>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_f = (uint8)
            ((VeSR1B_Cnt_IMPACT_INFO_FD3_MC_DebCntr >=
              KeSR1B_Cnt_IMPACT_INFO_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S1888>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_hw =
            VeSR1B_Cnt_IMPACT_INFO_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S1888>/Prev Fail Condition' incorporates:
         *  Logic: '<S1888>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ea =
            rtb_TmpSignalConversionAtVeRx_f;

        /* DataTypeConversion: '<S1874>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S1874>/VeSR1N_b_IMPACT_INFO_FD3_MC_Faild'
         *  Logic: '<S1888>/Cntr fail'
         *  Logic: '<S1888>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IMPACT_INFO_FD3_MC_Fai = (((sint32)
            rtb_TmpSignalConversionAtVeRx_f) != 0);

        /* End of Outputs for SubSystem: '<S1874>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S1874>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S1874>/VeSR1N_b_IMPACTCommand_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IMPACTCommand_FD3 =
            rtb_TmpSignalConversionAtVeSR_j.E_IMPACTCommand ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S1874>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S1874>/VeSR1N_b_IMPACTConfirm_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IMPACTConfirm_FD3 =
            rtb_TmpSignalConversionAtVeSR_j.E_IMPACTConfirm ? ((uint8)1) :
            ((uint8)0);

        /* Outputs for Enabled SubSystem: '<S1874>/Reset_MM_Failing' */
        /* Constant: '<S1884>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_IMPACT_INFO_FD3_MM,
            rtb_VeSR1N_Cnt_IMPACT_INFO_FD3_, KeSR1B_Cnt_IMPACT_INFO_FD3_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_jx);

        /* End of Outputs for SubSystem: '<S1874>/Reset_MM_Failing' */

        /* Gain: '<S1874>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_ij = true;
    }

    /* End of Constant: '<S1875>/Calib' */
    /* End of Outputs for SubSystem: '<S1870>/IMPACT_INFO_FD3_Processing' */

    /* Merge: '<S56>/SR1N_Cnt_IMPACT_INFO_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1870>/VeSR1N_Cnt_IMPACT_INFO_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_IMPACT_INFO_FD3_Received_VeSR1N_Cnt_IMPACT_INFO_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_jx.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S56>/SR1N_b_IMPACT_INFO_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1870>/VeSR1N_b_IMPACT_INFO_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_IMPACT_INFO_FD3_Received_VeSR1N_b_IMPACT_INFO_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_jx.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S56>/SR1N_b_IMPACT_INFO_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1870>/VeSR1N_b_IMPACT_INFO_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_IMPACT_INFO_FD3_Received_VeSR1N_b_IMPACT_INFO_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_ij);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_IMPACT_INFO_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_IPC_FD_4_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_IPC_FD_4_FD3_MM_;
    boolean rtb_VeSR1N_b_IPC_FD_4_FD3_MM_Fa;
    IDTRIPC_FD_4_FD3_Pkt tmpRead;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_a;
    uint8 tmpRead_0;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_IPC_FD_4_FD3_Pkt' incorporates:
     *  SubSystem: '<S57>/IPC_FD_4_FD3_Received'
     */
    /* SignalConversion generated from: '<S1895>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S57>/SR1N_Cnt_IPC_FD_4_FD3_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_IPC_FD_4_FD3_MM_ =
        Rte_IrvRead_SR1B_IPC_FD_4_FD3_Received_VeSR1N_Cnt_IPC_FD_4_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S1895>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S57>/SR1N_b_IPC_FD_4_FD3_MM_Faild_merge'
     */
    rtb_VeSR1N_b_IPC_FD_4_FD3_MM_Fa =
        Rte_IrvRead_SR1B_IPC_FD_4_FD3_Received_VeSR1N_b_IPC_FD_4_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S1895>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_IPC_FD_4_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_IPC_FD_4_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_a);

VeRxPDU_IPC_FD_4_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_a;

    /* Outputs for Enabled SubSystem: '<S1895>/IPC_FD_4_FD3_Processing' incorporates:
     *  EnablePort: '<S1899>/Enable'
     */
    /* Constant: '<S1900>/Calib' */
    if (KeSR1B_b_IPC_FD_4_FD3_Enbl)
    {
        /* Switch: '<S1901>/Switch1' incorporates:
         *  SignalConversion generated from: '<S1895>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_IPC_FD_4_FD3_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S1901>/Switch' incorporates:
             *  Constant: '<S1901>/Constant'
             */
            if (KeSR1B_b_IPC_FD_4_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S1901>/Switch1' incorporates:
                 *  Constant: '<S1901>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_a = KeSR1B_y_IPC_FD_4_FD3_E2E_Byp;
            }

            /* End of Switch: '<S1901>/Switch' */
        }

        /* End of Switch: '<S1901>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_IPC_FD_4_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_IPC_FD_4_FD3_E2E_Sts_OpRetVal(&tmpRead_0);

        /* Chart: '<S1902>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead_0, rtb_TmpSignalConversionAtVeRx_a,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kt);

        /* Outputs for Atomic SubSystem: '<S1899>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S1912>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1912>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kt.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S1912>/Inc Cntr' incorporates:
             *  Constant: '<S1905>/Calib'
             *  UnitDelay: '<S1912>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_km) + ((uint32)
                             KeSR1B_Cnt_IPC_FD_4_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1912>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1912>/Inc Cntr'
             */
            VeSR1B_Cnt_IPC_FD_4_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1912>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_a =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_km;

            /* MinMax: '<S1912>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_a) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_a = 1U;
            }

            /* End of MinMax: '<S1912>/FixPt MinMax' */

            /* Switch: '<S1912>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1903>/Zero4'
             *  Sum: '<S1912>/Dec Cntr'
             */
            VeSR1B_Cnt_IPC_FD_4_FD3_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_a) - 1));
        }

        /* End of Switch: '<S1912>/dec if Ok else inc2' */

        /* Logic: '<S1912>/Cntr fail' incorporates:
         *  Constant: '<S1906>/Calib'
         *  RelationalOperator: '<S1912>/Enough counts to Fail?2'
         *  UnitDelay: '<S1912>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_a = (uint8)
            (((VeSR1B_Cnt_IPC_FD_4_FD3_CRC_DebCntr >=
               KeSR1B_Cnt_IPC_FD_4_FD3_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_mi) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1912>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_km =
            VeSR1B_Cnt_IPC_FD_4_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S1912>/Prev Fail Condition' incorporates:
         *  Logic: '<S1912>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_mi =
            rtb_TmpSignalConversionAtVeRx_a;

        /* DataTypeConversion: '<S1899>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S1899>/VeSR1N_b_IPC_FD_4_FD3_CRC_Faild'
         *  Logic: '<S1912>/Cntr fail'
         *  Logic: '<S1912>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_FD_4_FD3_CRC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_a) != 0);

        /* End of Outputs for SubSystem: '<S1899>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S1899>/VeSR1N_b_IPC_FD_4_FD3_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_FD_4_FD3_CRC_Failg =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kt.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S1899>/VeSR1N_b_IPC_FD_4_FD3_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_FD_4_FD3_E2E_Faild =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kt.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S1899>/EscData_MC_Failing_Logic' */
        /* Switch: '<S1913>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1913>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kt.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S1913>/Inc Cntr' incorporates:
             *  Constant: '<S1907>/Calib'
             *  UnitDelay: '<S1913>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_bv) + ((uint32)
                             KeSR1B_Cnt_IPC_FD_4_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1913>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1913>/Inc Cntr'
             */
            VeSR1B_Cnt_IPC_FD_4_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1913>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_a =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_bv;

            /* MinMax: '<S1913>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_a) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_a = 1U;
            }

            /* End of MinMax: '<S1913>/FixPt MinMax' */

            /* Switch: '<S1913>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1904>/Zero4'
             *  Sum: '<S1913>/Dec Cntr'
             */
            VeSR1B_Cnt_IPC_FD_4_FD3_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_a) - 1));
        }

        /* End of Switch: '<S1913>/dec if Ok else inc2' */
        /* End of Outputs for SubSystem: '<S1899>/EscData_MC_Failing_Logic' */

        /* Inport: '<Root>/VeSR1B_h_COMRX_IPC_FD_4_FD3_Pkt' */
        (void)Rte_Read_VeSR1B_h_COMRX_IPC_FD_4_FD3_Pkt_COMRX_IPC_FD_4_FD3_Pkt
            (&tmpRead);

        /* Outputs for Atomic SubSystem: '<S1899>/EscData_MC_Failing_Logic' */
        /* Logic: '<S1913>/Cntr fail' incorporates:
         *  Constant: '<S1908>/Calib'
         *  RelationalOperator: '<S1913>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_a = (uint8)
            ((VeSR1B_Cnt_IPC_FD_4_FD3_MC_DebCntr >=
              KeSR1B_Cnt_IPC_FD_4_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S1913>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_bv =
            VeSR1B_Cnt_IPC_FD_4_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S1913>/Prev Fail Condition' incorporates:
         *  Logic: '<S1913>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_et =
            rtb_TmpSignalConversionAtVeRx_a;

        /* DataTypeConversion: '<S1899>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S1899>/VeSR1N_b_IPC_FD_4_FD3_MC_Faild'
         *  Logic: '<S1913>/Cntr fail'
         *  Logic: '<S1913>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_FD_4_FD3_MC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_a) != 0);

        /* End of Outputs for SubSystem: '<S1899>/EscData_MC_Failing_Logic' */

        /* DataStoreWrite: '<S1899>/VeSR1N_y_DisplayedSpeedLimSts' */
        SR1B_BLUEN_ac_DW.VeSR1N_y_DisplayedSpeedLimSts =
            tmpRead.E_DisplayedSpeedLimSts;

        /* Outputs for Enabled SubSystem: '<S1899>/Reset_MM_Failing' */
        /* Constant: '<S1909>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_IPC_FD_4_FD3_MM_Fa,
            rtb_VeSR1N_Cnt_IPC_FD_4_FD3_MM_, KeSR1B_Cnt_IPC_FD_4_FD3_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_n);

        /* End of Outputs for SubSystem: '<S1899>/Reset_MM_Failing' */

        /* Gain: '<S1899>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_h4h = true;
    }

    /* End of Constant: '<S1900>/Calib' */
    /* End of Outputs for SubSystem: '<S1895>/IPC_FD_4_FD3_Processing' */

    /* Merge: '<S57>/SR1N_Cnt_IPC_FD_4_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1895>/VeSR1N_Cnt_IPC_FD_4_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_IPC_FD_4_FD3_Received_VeSR1N_Cnt_IPC_FD_4_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_n.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S57>/SR1N_b_IPC_FD_4_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1895>/VeSR1N_b_IPC_FD_4_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_IPC_FD_4_FD3_Received_VeSR1N_b_IPC_FD_4_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_n.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S57>/SR1N_b_IPC_FD_4_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1895>/VeSR1N_b_IPC_FD_4_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_IPC_FD_4_FD3_Received_VeSR1N_b_IPC_FD_4_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_h4h);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_IPC_FD_4_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_IPC_VEHICLE_SETUP_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_IPC_VEHICLE_SETU;
    boolean rtb_VeSR1N_b_IPC_VEHICLE_SETU_a;
    IDTRIPC_VEHICLE_SETUP_FD3_Pkt rtb_TmpSignalConversionAtVeS_cm;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_h;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_IPC_VEHICLE_SETUP_FD3_Pkt' incorporates:
     *  SubSystem: '<S58>/IPC_VEHICLE_SETUP_FD3_Received'
     */
    /* SignalConversion generated from: '<S1919>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S58>/SR1N_Cnt_IPC_VEHICLE_SETUP_FD3_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_IPC_VEHICLE_SETU =
        Rte_IrvRead_SR1B_IPC_VEHICLE_SETUP_FD3_Received_VeSR1N_Cnt_IPC_VEHICLE_SETUP_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S1919>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S58>/SR1N_b_IPC_VEHICLE_SETUP_FD3_MM_Faild_merge'
     */
    rtb_VeSR1N_b_IPC_VEHICLE_SETU_a =
        Rte_IrvRead_SR1B_IPC_VEHICLE_SETUP_FD3_Received_VeSR1N_b_IPC_VEHICLE_SETUP_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S1919>/VeSR1B_h_COMRX_IPC_VEHICLE_SETUP_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_IPC_VEHICLE_SETUP_FD3_Pkt'
     */
    (void)
        Rte_Read_VeSR1B_h_COMRX_IPC_VEHICLE_SETUP_FD3_Pkt_COMRX_IPC_VEHICLE_SETUP_FD3_Pkt
        (&rtb_TmpSignalConversionAtVeS_cm);

    /* SignalConversion generated from: '<S1919>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_IPC_VEHICLE_SETUP_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_IPC_VEHICLE_SETUP_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_h);

VeRxPDU_IPC_VEHICLE_SETUP_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_h;

    /* Outputs for Enabled SubSystem: '<S1919>/IPC_VEHICLE_SETUP_FD3_Processing' incorporates:
     *  EnablePort: '<S1923>/Enable'
     */
    /* Constant: '<S1924>/Calib' */
    if (KeSR1B_b_IPC_VEHICLE_SETUP_FD3_Enbl)
    {
        /* Switch: '<S1925>/Switch1' incorporates:
         *  SignalConversion generated from: '<S1919>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_IPC_VEHICLE_SETUP_FD3_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S1925>/Switch' incorporates:
             *  Constant: '<S1925>/Constant'
             */
            if (KeSR1B_b_IPC_VEHICLE_SETUP_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S1925>/Switch1' incorporates:
                 *  Constant: '<S1925>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_h =
                    KeSR1B_y_IPC_VEHICLE_SETUP_FD3_E2E_Byp;
            }

            /* End of Switch: '<S1925>/Switch' */
        }

        /* End of Switch: '<S1925>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_IPC_VEHICLE_SETUP_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_IPC_VEHICLE_SETUP_FD3_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S1926>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_h,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_di);

        /* Outputs for Atomic SubSystem: '<S1923>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S1936>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1936>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_di.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S1936>/Inc Cntr' incorporates:
             *  Constant: '<S1929>/Calib'
             *  UnitDelay: '<S1936>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ie) + ((uint32)
                             KeSR1B_Cnt_IPC_VEHICLE_SETUP_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1936>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1936>/Inc Cntr'
             */
            VeSR1B_Cnt_IPC_VEHICLE_SETUP_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1936>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_h =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ie;

            /* MinMax: '<S1936>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_h) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_h = 1U;
            }

            /* End of MinMax: '<S1936>/FixPt MinMax' */

            /* Switch: '<S1936>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1927>/Zero4'
             *  Sum: '<S1936>/Dec Cntr'
             */
            VeSR1B_Cnt_IPC_VEHICLE_SETUP_FD3_CRC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeRx_h) - 1));
        }

        /* End of Switch: '<S1936>/dec if Ok else inc2' */

        /* Logic: '<S1936>/Cntr fail' incorporates:
         *  Constant: '<S1930>/Calib'
         *  RelationalOperator: '<S1936>/Enough counts to Fail?2'
         *  UnitDelay: '<S1936>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_h = (uint8)
            (((VeSR1B_Cnt_IPC_VEHICLE_SETUP_FD3_CRC_DebCntr >=
               KeSR1B_Cnt_IPC_VEHICLE_SETUP_FD3_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_dw) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1936>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ie =
            VeSR1B_Cnt_IPC_VEHICLE_SETUP_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S1936>/Prev Fail Condition' incorporates:
         *  Logic: '<S1936>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_dw =
            rtb_TmpSignalConversionAtVeRx_h;

        /* DataTypeConversion: '<S1923>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S1923>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_CRC_Faild'
         *  Logic: '<S1936>/Cntr fail'
         *  Logic: '<S1936>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_VEHICLE_SETUP_FD_k = (((sint32)
            rtb_TmpSignalConversionAtVeRx_h) != 0);

        /* End of Outputs for SubSystem: '<S1923>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S1923>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_VEHICLE_SETUP_FD3_ =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_di.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S1923>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_VEHICLE_SETUP_FD_p =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_di.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S1923>/EscData_MC_Failing_Logic' */
        /* Switch: '<S1937>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1937>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_di.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S1937>/Inc Cntr' incorporates:
             *  Constant: '<S1931>/Calib'
             *  UnitDelay: '<S1937>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_oj) + ((uint32)
                             KeSR1B_Cnt_IPC_VEHICLE_SETUP_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1937>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1937>/Inc Cntr'
             */
            VeSR1B_Cnt_IPC_VEHICLE_SETUP_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1937>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_h =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_oj;

            /* MinMax: '<S1937>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_h) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_h = 1U;
            }

            /* End of MinMax: '<S1937>/FixPt MinMax' */

            /* Switch: '<S1937>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1928>/Zero4'
             *  Sum: '<S1937>/Dec Cntr'
             */
            VeSR1B_Cnt_IPC_VEHICLE_SETUP_FD3_MC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeRx_h) - 1));
        }

        /* End of Switch: '<S1937>/dec if Ok else inc2' */

        /* Logic: '<S1937>/Cntr fail' incorporates:
         *  Constant: '<S1932>/Calib'
         *  RelationalOperator: '<S1937>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_h = (uint8)
            ((VeSR1B_Cnt_IPC_VEHICLE_SETUP_FD3_MC_DebCntr >=
              KeSR1B_Cnt_IPC_VEHICLE_SETUP_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S1937>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_oj =
            VeSR1B_Cnt_IPC_VEHICLE_SETUP_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S1937>/Prev Fail Condition' incorporates:
         *  Logic: '<S1937>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ng =
            rtb_TmpSignalConversionAtVeRx_h;

        /* DataTypeConversion: '<S1923>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S1923>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_MC_Faild'
         *  Logic: '<S1937>/Cntr fail'
         *  Logic: '<S1937>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_IPC_VEHICLE_SETUP_FD_b = (((sint32)
            rtb_TmpSignalConversionAtVeRx_h) != 0);

        /* End of Outputs for SubSystem: '<S1923>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S1923>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S1923>/VeSR1N_b_Intelligent_Speed'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_Intelligent_Speed =
            rtb_TmpSignalConversionAtVeS_cm.E_Intelligent_Speed ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S1923>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S1923>/VeSR1N_b_SOC_Max_Lev'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_SOC_Max_Lev =
            rtb_TmpSignalConversionAtVeS_cm.E_SOC_Max_Lev ? ((uint8)1) : ((uint8)
            0);

        /* DataTypeConversion: '<S1923>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S1923>/VeSR1N_b_Speed_Unit'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_Speed_Unit =
            rtb_TmpSignalConversionAtVeS_cm.E_Speed_Unit ? ((uint8)1) : ((uint8)
            0);

        /* DataTypeConversion: '<S1923>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S1923>/VeSR1N_b_Traffic_Sign_Info'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_Traffic_Sign_Info =
            rtb_TmpSignalConversionAtVeS_cm.E_Traffic_Sign_Info ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S1923>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S1923>/VeSR1N_y_New_Spd_Zone_Ind'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_New_Spd_Zone_Ind =
            rtb_TmpSignalConversionAtVeS_cm.E_New_Spd_Zone_Ind;
        if (((sint32)rtb_TmpSignalConversionAtVeS_cm.E_New_Spd_Zone_Ind) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_New_Spd_Zone_Ind = 3U;
        }

        /* End of DataTypeConversion: '<S1923>/Data Type Conversion2' */

        /* DataTypeConversion: '<S1923>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S1923>/VeSR1N_y_PwrLev'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PwrLev =
            rtb_TmpSignalConversionAtVeS_cm.E_PwrLev;
        if (((sint32)rtb_TmpSignalConversionAtVeS_cm.E_PwrLev) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_PwrLev = 7U;
        }

        /* End of DataTypeConversion: '<S1923>/Data Type Conversion3' */

        /* Outputs for Enabled SubSystem: '<S1923>/Reset_MM_Failing' */
        /* Constant: '<S1933>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_IPC_VEHICLE_SETU_a,
            rtb_VeSR1N_Cnt_IPC_VEHICLE_SETU,
            KeSR1B_Cnt_IPC_VEHICLE_SETUP_FD3_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_jim);

        /* End of Outputs for SubSystem: '<S1923>/Reset_MM_Failing' */

        /* Gain: '<S1923>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_g2 = true;
    }

    /* End of Constant: '<S1924>/Calib' */
    /* End of Outputs for SubSystem: '<S1919>/IPC_VEHICLE_SETUP_FD3_Processing' */

    /* Merge: '<S58>/SR1N_Cnt_IPC_VEHICLE_SETUP_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1919>/VeSR1N_Cnt_IPC_VEHICLE_SETUP_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_IPC_VEHICLE_SETUP_FD3_Received_VeSR1N_Cnt_IPC_VEHICLE_SETUP_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_jim.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S58>/SR1N_b_IPC_VEHICLE_SETUP_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1919>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_IPC_VEHICLE_SETUP_FD3_Received_VeSR1N_b_IPC_VEHICLE_SETUP_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_jim.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S58>/SR1N_b_IPC_VEHICLE_SETUP_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1919>/VeSR1N_b_IPC_VEHICLE_SETUP_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_IPC_VEHICLE_SETUP_FD3_Received_VeSR1N_b_IPC_VEHICLE_SETUP_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_g2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_IPC_VEHICLE_SETUP_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_MCPA_DATA2_FD11_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_MCPA_DATA2_FD11_;
    boolean rtb_VeSR1N_b_MCPA_DATA2_FD11_MM;
    IDTRMCPA_DATA2_FD11_Pkt rtb_TmpSignalConversionAtVeS_d2;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_n;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_MCPA_DATA2_FD11_Pkt' incorporates:
     *  SubSystem: '<S60>/MCPA_DATA2_FD11_Received'
     */
    /* SignalConversion generated from: '<S1948>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S60>/SR1N_Cnt_MCPA_DATA2_FD11_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_MCPA_DATA2_FD11_ =
        Rte_IrvRead_SR1B_MCPA_DATA2_FD11_Received_VeSR1N_Cnt_MCPA_DATA2_FD11_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S1948>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S60>/SR1N_b_MCPA_DATA2_FD11_MM_Faild_merge'
     */
    rtb_VeSR1N_b_MCPA_DATA2_FD11_MM =
        Rte_IrvRead_SR1B_MCPA_DATA2_FD11_Received_VeSR1N_b_MCPA_DATA2_FD11_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S1948>/VeSR1B_h_COMRX_MCPA_DATA2_FD11_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_MCPA_DATA2_FD11_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_MCPA_DATA2_FD11_Pkt_COMRX_MCPA_DATA2_FD11_Pkt(
        &rtb_TmpSignalConversionAtVeS_d2);

    /* SignalConversion generated from: '<S1948>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_MCPA_DATA2_FD11_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_MCPA_DATA2_FD11_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_n);

VeRxPDU_MCPA_DATA2_FD11_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_n;

    /* Outputs for Enabled SubSystem: '<S1948>/MCPA_DATA2_FD11_Processing' incorporates:
     *  EnablePort: '<S1953>/Enable'
     */
    /* Constant: '<S1952>/Calib' */
    if (KeSR1B_b_MCPA_DATA2_FD11_Enbl)
    {
        /* Switch: '<S1954>/Switch1' incorporates:
         *  SignalConversion generated from: '<S1948>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_MCPA_DATA2_FD11_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S1954>/Switch' incorporates:
             *  Constant: '<S1954>/Constant'
             */
            if (KeSR1B_b_MCPA_DATA2_FD11_E2E_BypEnbl)
            {
                /* Switch: '<S1954>/Switch1' incorporates:
                 *  Constant: '<S1954>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_n =
                    KeSR1B_y_MCPA_DATA2_FD11_E2E_Byp;
            }

            /* End of Switch: '<S1954>/Switch' */
        }

        /* End of Switch: '<S1954>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_MCPA_DATA2_FD11_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_MCPA_DATA2_FD11_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S1955>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_n,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_d1);

        /* Outputs for Atomic SubSystem: '<S1953>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S1965>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1965>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_d1.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S1965>/Inc Cntr' incorporates:
             *  Constant: '<S1958>/Calib'
             *  UnitDelay: '<S1965>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_nu) + ((uint32)
                             KeSR1B_Cnt_MCPA_DATA2_FD11_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1965>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1965>/Inc Cntr'
             */
            VeSR1B_Cnt_MCPA_DATA2_FD11_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1965>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_n =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_nu;

            /* MinMax: '<S1965>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_n) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_n = 1U;
            }

            /* End of MinMax: '<S1965>/FixPt MinMax' */

            /* Switch: '<S1965>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1956>/Zero4'
             *  Sum: '<S1965>/Dec Cntr'
             */
            VeSR1B_Cnt_MCPA_DATA2_FD11_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_n) - 1));
        }

        /* End of Switch: '<S1965>/dec if Ok else inc2' */

        /* Logic: '<S1965>/Cntr fail' incorporates:
         *  Constant: '<S1959>/Calib'
         *  RelationalOperator: '<S1965>/Enough counts to Fail?2'
         *  UnitDelay: '<S1965>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_n = (uint8)
            (((VeSR1B_Cnt_MCPA_DATA2_FD11_CRC_DebCntr >=
               KeSR1B_Cnt_MCPA_DATA2_FD11_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_id) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1965>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_nu =
            VeSR1B_Cnt_MCPA_DATA2_FD11_CRC_DebCntr;

        /* Update for UnitDelay: '<S1965>/Prev Fail Condition' incorporates:
         *  Logic: '<S1965>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_id =
            rtb_TmpSignalConversionAtVeRx_n;

        /* DataTypeConversion: '<S1953>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S1953>/VeSR1N_b_MCPA_DATA2_FD11_CRC_Faild'
         *  Logic: '<S1965>/Cntr fail'
         *  Logic: '<S1965>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_CRC__k = (((sint32)
            rtb_TmpSignalConversionAtVeRx_n) != 0);

        /* End of Outputs for SubSystem: '<S1953>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S1953>/VeSR1N_b_MCPA_DATA2_FD11_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_CRC_Fa =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_d1.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S1953>/VeSR1N_b_MCPA_DATA2_FD11_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_E2E_Fa =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_d1.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S1953>/EscData_MC_Failing_Logic' */
        /* Switch: '<S1966>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1966>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_d1.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S1966>/Inc Cntr' incorporates:
             *  Constant: '<S1960>/Calib'
             *  UnitDelay: '<S1966>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_er) + ((uint32)
                             KeSR1B_Cnt_MCPA_DATA2_FD11_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1966>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1966>/Inc Cntr'
             */
            VeSR1B_Cnt_MCPA_DATA2_FD11_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1966>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_n =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_er;

            /* MinMax: '<S1966>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_n) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_n = 1U;
            }

            /* End of MinMax: '<S1966>/FixPt MinMax' */

            /* Switch: '<S1966>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1957>/Zero4'
             *  Sum: '<S1966>/Dec Cntr'
             */
            VeSR1B_Cnt_MCPA_DATA2_FD11_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_n) - 1));
        }

        /* End of Switch: '<S1966>/dec if Ok else inc2' */

        /* Logic: '<S1966>/Cntr fail' incorporates:
         *  Constant: '<S1961>/Calib'
         *  RelationalOperator: '<S1966>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_n = (uint8)
            ((VeSR1B_Cnt_MCPA_DATA2_FD11_MC_DebCntr >=
              KeSR1B_Cnt_MCPA_DATA2_FD11_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S1966>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_er =
            VeSR1B_Cnt_MCPA_DATA2_FD11_MC_DebCntr;

        /* Update for UnitDelay: '<S1966>/Prev Fail Condition' incorporates:
         *  Logic: '<S1966>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_bm =
            rtb_TmpSignalConversionAtVeRx_n;

        /* DataTypeConversion: '<S1953>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S1953>/VeSR1N_b_MCPA_DATA2_FD11_MC_Faild'
         *  Logic: '<S1966>/Cntr fail'
         *  Logic: '<S1966>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD11_MC_Fai = (((sint32)
            rtb_TmpSignalConversionAtVeRx_n) != 0);

        /* End of Outputs for SubSystem: '<S1953>/EscData_MC_Failing_Logic' */

        /* DataStoreWrite: '<S1953>/VeSR1N_T_MCPA_InverterTemp_FD11' */
        SR1B_BLUEN_ac_DW.VeSR1N_T_MCPA_InverterTemp_FD11 =
            rtb_TmpSignalConversionAtVeS_d2.E_MCPA_Inverter_Temp;

        /* DataStoreWrite: '<S1953>/VeSR1N_T_MCPA_Rotor_Temp_FD11' */
        SR1B_BLUEN_ac_DW.VeSR1N_T_MCPA_Rotor_Temp_FD11 =
            rtb_TmpSignalConversionAtVeS_d2.E_MCPA_Rotor_Temperature;

        /* DataStoreWrite: '<S1953>/VeSR1N_T_MCPA_Temp_FD11' */
        SR1B_BLUEN_ac_DW.VeSR1N_T_MCPA_Temp_FD11 =
            rtb_TmpSignalConversionAtVeS_d2.E_MCPA_Temp;

        /* DataTypeConversion: '<S1953>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S1953>/VeSR1N_b_CLrDiagInfo_MCPA_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_CLrDiagInfo_MCPA_FD11 =
            rtb_TmpSignalConversionAtVeS_d2.E_CLrDiagInfo_MCPA ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S1953>/Relational Operator1' incorporates:
         *  Constant: '<S1953>/Constant1'
         *  DataStoreWrite: '<S1953>/VeSR1N_b_MCPA_Inverter_Temp_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_Inverter_Temp_SNA = (((sint32)
            rtb_TmpSignalConversionAtVeS_d2.E_MCPA_Inverter_Temp) == 255);

        /* DataTypeConversion: '<S1953>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S1953>/VeSR1N_b_MCPA_ROL_Request_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_ROL_Request_FD11 =
            rtb_TmpSignalConversionAtVeS_d2.E_MCPA_ROL_Request ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S1953>/Relational Operator2' incorporates:
         *  Constant: '<S1953>/Constant3'
         *  DataStoreWrite: '<S1953>/VeSR1N_b_MCPA_Rotor_Temperature_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_Rotor_Temperature = (((sint32)
            rtb_TmpSignalConversionAtVeS_d2.E_MCPA_Rotor_Temperature) == 255);

        /* RelationalOperator: '<S1953>/Relational Operator3' incorporates:
         *  Constant: '<S1953>/Constant4'
         *  DataStoreWrite: '<S1953>/VeSR1N_b_MCPA_Temp_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_Temp_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeS_d2.E_MCPA_Temp) == 255);

        /* DataStoreWrite: '<S1953>/VeSR1N_d_Cntr_MCPA_DATA2_FD11' */
        SR1B_BLUEN_ac_DW.VeSR1N_d_Cntr_MCPA_DATA2_FD11 =
            rtb_TmpSignalConversionAtVeS_d2.E_Cntr_MCPA_DATA2;

        /* DataTypeConversion: '<S1953>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S1953>/VeSR1N_h_MAC_MCPA_DATA2_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_h_MAC_MCPA_DATA2_FD11 =
            rtb_TmpSignalConversionAtVeS_d2.E_MAC_MCPA_DATA2;
        if (rtb_TmpSignalConversionAtVeS_d2.E_MAC_MCPA_DATA2 >
                281474976710655ULL)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_h_MAC_MCPA_DATA2_FD11 = 281474976710655ULL;
        }

        /* End of DataTypeConversion: '<S1953>/Data Type Conversion3' */

        /* DataTypeConversion: '<S1953>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S1953>/VeSR1N_y_MCPA_ROL_STATUS_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MCPA_ROL_STATUS_FD11 =
            rtb_TmpSignalConversionAtVeS_d2.E_MCPA_ROL_STATUS;
        if (((sint32)rtb_TmpSignalConversionAtVeS_d2.E_MCPA_ROL_STATUS) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_MCPA_ROL_STATUS_FD11 = 7U;
        }

        /* End of DataTypeConversion: '<S1953>/Data Type Conversion6' */

        /* Outputs for Enabled SubSystem: '<S1953>/Reset_MM_Failing' */
        /* Constant: '<S1962>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_MCPA_DATA2_FD11_MM,
            rtb_VeSR1N_Cnt_MCPA_DATA2_FD11_, KeSR1B_Cnt_MCPA_DATA2_FD11_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_cr);

        /* End of Outputs for SubSystem: '<S1953>/Reset_MM_Failing' */

        /* Gain: '<S1953>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_im = true;
    }

    /* End of Constant: '<S1952>/Calib' */
    /* End of Outputs for SubSystem: '<S1948>/MCPA_DATA2_FD11_Processing' */

    /* Merge: '<S60>/SR1N_Cnt_MCPA_DATA2_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1948>/VeSR1N_Cnt_MCPA_DATA2_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_MCPA_DATA2_FD11_Received_VeSR1N_Cnt_MCPA_DATA2_FD11_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_cr.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S60>/SR1N_b_MCPA_DATA2_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1948>/VeSR1N_b_MCPA_DATA2_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_MCPA_DATA2_FD11_Received_VeSR1N_b_MCPA_DATA2_FD11_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_cr.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S60>/SR1N_b_MCPA_DATA2_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1948>/VeSR1N_b_MCPA_DATA2_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_MCPA_DATA2_FD11_Received_VeSR1N_b_MCPA_DATA2_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_im);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_MCPA_DATA2_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_MCPA_DATA2_FD5_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_MCPA_DATA2_FD5_M;
    boolean rtb_VeSR1N_b_MCPA_DATA2_FD5_MM_;
    IDTRMCPA_DATA2_FD5_Pkt rtb_TmpSignalConversionAtVeS_po;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_l;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_MCPA_DATA2_FD5_Pkt' incorporates:
     *  SubSystem: '<S61>/MCPA_DATA2_FD5_Received'
     */
    /* SignalConversion generated from: '<S1979>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S61>/SR1N_Cnt_MCPA_DATA2_FD5_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_MCPA_DATA2_FD5_M =
        Rte_IrvRead_SR1B_MCPA_DATA2_FD5_Received_VeSR1N_Cnt_MCPA_DATA2_FD5_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S1979>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S61>/SR1N_b_MCPA_DATA2_FD5_MM_Faild_merge'
     */
    rtb_VeSR1N_b_MCPA_DATA2_FD5_MM_ =
        Rte_IrvRead_SR1B_MCPA_DATA2_FD5_Received_VeSR1N_b_MCPA_DATA2_FD5_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S1979>/VeSR1B_h_COMRX_MCPA_DATA2_FD5_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_MCPA_DATA2_FD5_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_MCPA_DATA2_FD5_Pkt_COMRX_MCPA_DATA2_FD5_Pkt
        (&rtb_TmpSignalConversionAtVeS_po);

    /* SignalConversion generated from: '<S1979>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_MCPA_DATA2_FD5_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_MCPA_DATA2_FD5_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_l);

VeRxPDU_MCPA_DATA2_FD5_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_l;

    /* Outputs for Enabled SubSystem: '<S1979>/MCPA_DATA2_FD5_Processing' incorporates:
     *  EnablePort: '<S1984>/Enable'
     */
    /* Constant: '<S1983>/Calib' */
    if (KeSR1B_b_MCPA_DATA2_FD5_Enbl)
    {
        /* Switch: '<S1985>/Switch1' incorporates:
         *  SignalConversion generated from: '<S1979>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_MCPA_DATA2_FD5_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S1985>/Switch' incorporates:
             *  Constant: '<S1985>/Constant'
             */
            if (KeSR1B_b_MCPA_DATA2_FD5_E2E_BypEnbl)
            {
                /* Switch: '<S1985>/Switch1' incorporates:
                 *  Constant: '<S1985>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_l =
                    KeSR1B_y_MCPA_DATA2_FD5_E2E_Byp;
            }

            /* End of Switch: '<S1985>/Switch' */
        }

        /* End of Switch: '<S1985>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_MCPA_DATA2_FD5_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_MCPA_DATA2_FD5_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S1986>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_l,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_d4);

        /* Outputs for Atomic SubSystem: '<S1984>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S1996>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1996>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_d4.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S1996>/Inc Cntr' incorporates:
             *  Constant: '<S1989>/Calib'
             *  UnitDelay: '<S1996>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ls) + ((uint32)
                             KeSR1B_Cnt_MCPA_DATA2_FD5_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1996>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1996>/Inc Cntr'
             */
            VeSR1B_Cnt_MCPA_DATA2_FD5_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1996>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_l =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ls;

            /* MinMax: '<S1996>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_l) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_l = 1U;
            }

            /* End of MinMax: '<S1996>/FixPt MinMax' */

            /* Switch: '<S1996>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1987>/Zero4'
             *  Sum: '<S1996>/Dec Cntr'
             */
            VeSR1B_Cnt_MCPA_DATA2_FD5_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_l) - 1));
        }

        /* End of Switch: '<S1996>/dec if Ok else inc2' */

        /* Logic: '<S1996>/Cntr fail' incorporates:
         *  Constant: '<S1990>/Calib'
         *  RelationalOperator: '<S1996>/Enough counts to Fail?2'
         *  UnitDelay: '<S1996>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_l = (uint8)
            (((VeSR1B_Cnt_MCPA_DATA2_FD5_CRC_DebCntr >=
               KeSR1B_Cnt_MCPA_DATA2_FD5_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_lz) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S1996>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ls =
            VeSR1B_Cnt_MCPA_DATA2_FD5_CRC_DebCntr;

        /* Update for UnitDelay: '<S1996>/Prev Fail Condition' incorporates:
         *  Logic: '<S1996>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_lz =
            rtb_TmpSignalConversionAtVeRx_l;

        /* DataTypeConversion: '<S1984>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S1984>/VeSR1N_b_MCPA_DATA2_FD5_CRC_Faild'
         *  Logic: '<S1996>/Cntr fail'
         *  Logic: '<S1996>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_CRC_F_l = (((sint32)
            rtb_TmpSignalConversionAtVeRx_l) != 0);

        /* End of Outputs for SubSystem: '<S1984>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S1984>/VeSR1N_b_MCPA_DATA2_FD5_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_CRC_Fai =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_d4.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S1984>/VeSR1N_b_MCPA_DATA2_FD5_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_E2E_Fai =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_d4.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S1984>/EscData_MC_Failing_Logic' */
        /* Switch: '<S1997>/dec if Ok else inc2' incorporates:
         *  Logic: '<S1997>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_d4.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S1997>/Inc Cntr' incorporates:
             *  Constant: '<S1991>/Calib'
             *  UnitDelay: '<S1997>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_mg) + ((uint32)
                             KeSR1B_Cnt_MCPA_DATA2_FD5_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S1997>/dec if Ok else inc2' incorporates:
             *  Sum: '<S1997>/Inc Cntr'
             */
            VeSR1B_Cnt_MCPA_DATA2_FD5_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S1997>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_l =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_mg;

            /* MinMax: '<S1997>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_l) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_l = 1U;
            }

            /* End of MinMax: '<S1997>/FixPt MinMax' */

            /* Switch: '<S1997>/dec if Ok else inc2' incorporates:
             *  Constant: '<S1988>/Zero4'
             *  Sum: '<S1997>/Dec Cntr'
             */
            VeSR1B_Cnt_MCPA_DATA2_FD5_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_l) - 1));
        }

        /* End of Switch: '<S1997>/dec if Ok else inc2' */

        /* Logic: '<S1997>/Cntr fail' incorporates:
         *  Constant: '<S1992>/Calib'
         *  RelationalOperator: '<S1997>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_l = (uint8)
            ((VeSR1B_Cnt_MCPA_DATA2_FD5_MC_DebCntr >=
              KeSR1B_Cnt_MCPA_DATA2_FD5_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S1997>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_mg =
            VeSR1B_Cnt_MCPA_DATA2_FD5_MC_DebCntr;

        /* Update for UnitDelay: '<S1997>/Prev Fail Condition' incorporates:
         *  Logic: '<S1997>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_b0 =
            rtb_TmpSignalConversionAtVeRx_l;

        /* DataTypeConversion: '<S1984>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S1984>/VeSR1N_b_MCPA_DATA2_FD5_MC_Faild'
         *  Logic: '<S1997>/Cntr fail'
         *  Logic: '<S1997>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA2_FD5_MC_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeRx_l) != 0);

        /* End of Outputs for SubSystem: '<S1984>/EscData_MC_Failing_Logic' */

        /* DataStoreWrite: '<S1984>/VeSR1N_T_MCPA_Inverter_Temp_FD5' */
        SR1B_BLUEN_ac_DW.VeSR1N_T_MCPA_Inverter_Temp_FD5 =
            rtb_TmpSignalConversionAtVeS_po.E_MCPA_Inverter_Temp;

        /* DataStoreWrite: '<S1984>/VeSR1N_T_MCPA_Rotor_Temp_FD5' */
        SR1B_BLUEN_ac_DW.VeSR1N_T_MCPA_Rotor_Temp_FD5 =
            rtb_TmpSignalConversionAtVeS_po.E_MCPA_Rotor_Temperature;

        /* DataStoreWrite: '<S1984>/VeSR1N_T_MCPA_Temp_FD5' */
        SR1B_BLUEN_ac_DW.VeSR1N_T_MCPA_Temp_FD5 =
            rtb_TmpSignalConversionAtVeS_po.E_MCPA_Temp;

        /* DataTypeConversion: '<S1984>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S1984>/VeSR1N_b_CLrDiagInfo_MCPA_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_CLrDiagInfo_MCPA_FD5 =
            rtb_TmpSignalConversionAtVeS_po.E_CLrDiagInfo_MCPA ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S1984>/Relational Operator1' incorporates:
         *  Constant: '<S1984>/Constant1'
         *  DataStoreWrite: '<S1984>/VeSR1N_b_MCPA_Inverter_Temp_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_Inverter_Temp_S_o = (((sint32)
            rtb_TmpSignalConversionAtVeS_po.E_MCPA_Inverter_Temp) == 255);

        /* DataTypeConversion: '<S1984>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S1984>/VeSR1N_b_MCPA_ROL_Request_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_ROL_Request_FD5 =
            rtb_TmpSignalConversionAtVeS_po.E_MCPA_ROL_Request ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S1984>/Relational Operator2' incorporates:
         *  Constant: '<S1984>/Constant3'
         *  DataStoreWrite: '<S1984>/VeSR1N_b_MCPA_Rotor_Temperature_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_Rotor_Temperatu_h = (((sint32)
            rtb_TmpSignalConversionAtVeS_po.E_MCPA_Rotor_Temperature) == 255);

        /* RelationalOperator: '<S1984>/Relational Operator3' incorporates:
         *  Constant: '<S1984>/Constant4'
         *  DataStoreWrite: '<S1984>/VeSR1N_b_MCPA_Temp_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_Temp_SNA_Faild_g = (((sint32)
            rtb_TmpSignalConversionAtVeS_po.E_MCPA_Temp) == 255);

        /* DataStoreWrite: '<S1984>/VeSR1N_d_Cntr_MCPA_DATA2_FD5' */
        SR1B_BLUEN_ac_DW.VeSR1N_d_Cntr_MCPA_DATA2_FD5 =
            rtb_TmpSignalConversionAtVeS_po.E_Cntr_MCPA_DATA2;

        /* DataTypeConversion: '<S1984>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S1984>/VeSR1N_h_MAC_MCPA_DATA2_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_h_MAC_MCPA_DATA2_FD5 =
            rtb_TmpSignalConversionAtVeS_po.E_MAC_MCPA_DATA2;
        if (rtb_TmpSignalConversionAtVeS_po.E_MAC_MCPA_DATA2 >
                281474976710655ULL)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_h_MAC_MCPA_DATA2_FD5 = 281474976710655ULL;
        }

        /* End of DataTypeConversion: '<S1984>/Data Type Conversion3' */

        /* DataTypeConversion: '<S1984>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S1984>/VeSR1N_y_MCPA_ROL_STATUS_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MCPA_ROL_STATUS_FD5 =
            rtb_TmpSignalConversionAtVeS_po.E_MCPA_ROL_STATUS;
        if (((sint32)rtb_TmpSignalConversionAtVeS_po.E_MCPA_ROL_STATUS) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_MCPA_ROL_STATUS_FD5 = 7U;
        }

        /* End of DataTypeConversion: '<S1984>/Data Type Conversion6' */

        /* Outputs for Enabled SubSystem: '<S1984>/Reset_MM_Failing' */
        /* Constant: '<S1993>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_MCPA_DATA2_FD5_MM_,
            rtb_VeSR1N_Cnt_MCPA_DATA2_FD5_M, KeSR1B_Cnt_MCPA_DATA2_FD5_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_mn);

        /* End of Outputs for SubSystem: '<S1984>/Reset_MM_Failing' */

        /* Gain: '<S1984>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_jf = true;
    }

    /* End of Constant: '<S1983>/Calib' */
    /* End of Outputs for SubSystem: '<S1979>/MCPA_DATA2_FD5_Processing' */

    /* Merge: '<S61>/SR1N_Cnt_MCPA_DATA2_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S1979>/VeSR1N_Cnt_MCPA_DATA2_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_MCPA_DATA2_FD5_Received_VeSR1N_Cnt_MCPA_DATA2_FD5_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_mn.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S61>/SR1N_b_MCPA_DATA2_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S1979>/VeSR1N_b_MCPA_DATA2_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_MCPA_DATA2_FD5_Received_VeSR1N_b_MCPA_DATA2_FD5_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_mn.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S61>/SR1N_b_MCPA_DATA2_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S1979>/VeSR1N_b_MCPA_DATA2_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_MCPA_DATA2_FD5_Received_VeSR1N_b_MCPA_DATA2_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_jf);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_MCPA_DATA2_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_MCPA_DATA_FD11_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_MCPA_DATA_FD11_M;
    boolean rtb_VeSR1N_b_MCPA_DATA_FD11_MM_;
    IDTRMCPA_DATA_FD11_Pkt rtb_TmpSignalConversionAtVeS_gr;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_a;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_MCPA_DATA_FD11_Pkt' incorporates:
     *  SubSystem: '<S62>/MCPA_DATA_FD11_Received'
     */
    /* SignalConversion generated from: '<S2010>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S62>/SR1N_Cnt_MCPA_DATA_FD11_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_MCPA_DATA_FD11_M =
        Rte_IrvRead_SR1B_MCPA_DATA_FD11_Received_VeSR1N_Cnt_MCPA_DATA_FD11_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S2010>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S62>/SR1N_b_MCPA_DATA_FD11_MM_Faild_merge'
     */
    rtb_VeSR1N_b_MCPA_DATA_FD11_MM_ =
        Rte_IrvRead_SR1B_MCPA_DATA_FD11_Received_VeSR1N_b_MCPA_DATA_FD11_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S2010>/VeSR1B_h_COMRX_MCPA_DATA_FD11_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_MCPA_DATA_FD11_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_MCPA_DATA_FD11_Pkt_COMRX_MCPA_DATA_FD11_Pkt
        (&rtb_TmpSignalConversionAtVeS_gr);

    /* SignalConversion generated from: '<S2010>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_MCPA_DATA_FD11_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_MCPA_DATA_FD11_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_a);

VeRxPDU_MCPA_DATA_FD11_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_a;

    /* Outputs for Enabled SubSystem: '<S2010>/MCPA_DATA_FD11_Processing' incorporates:
     *  EnablePort: '<S2015>/Enable'
     */
    /* Constant: '<S2014>/Calib' */
    if (KeSR1B_b_MCPA_DATA_FD11_Enbl)
    {
        /* Switch: '<S2016>/Switch1' incorporates:
         *  SignalConversion generated from: '<S2010>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_MCPA_DATA_FD11_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S2016>/Switch' incorporates:
             *  Constant: '<S2016>/Constant'
             */
            if (KeSR1B_b_MCPA_DATA_FD11_E2E_BypEnbl)
            {
                /* Switch: '<S2016>/Switch1' incorporates:
                 *  Constant: '<S2016>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_a =
                    KeSR1B_y_MCPA_DATA_FD11_E2E_Byp;
            }

            /* End of Switch: '<S2016>/Switch' */
        }

        /* End of Switch: '<S2016>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_MCPA_DATA_FD11_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_MCPA_DATA_FD11_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S2017>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_a,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_pyw);

        /* Outputs for Atomic SubSystem: '<S2015>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S2027>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2027>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_pyw.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S2027>/Inc Cntr' incorporates:
             *  Constant: '<S2020>/Calib'
             *  UnitDelay: '<S2027>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_dd) + ((uint32)
                             KeSR1B_Cnt_MCPA_DATA_FD11_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2027>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2027>/Inc Cntr'
             */
            VeSR1B_Cnt_MCPA_DATA_FD11_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2027>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_a =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_dd;

            /* MinMax: '<S2027>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_a) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_a = 1U;
            }

            /* End of MinMax: '<S2027>/FixPt MinMax' */

            /* Switch: '<S2027>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2018>/Zero4'
             *  Sum: '<S2027>/Dec Cntr'
             */
            VeSR1B_Cnt_MCPA_DATA_FD11_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_a) - 1));
        }

        /* End of Switch: '<S2027>/dec if Ok else inc2' */

        /* Logic: '<S2027>/Cntr fail' incorporates:
         *  Constant: '<S2021>/Calib'
         *  RelationalOperator: '<S2027>/Enough counts to Fail?2'
         *  UnitDelay: '<S2027>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_a = (uint8)
            (((VeSR1B_Cnt_MCPA_DATA_FD11_CRC_DebCntr >=
               KeSR1B_Cnt_MCPA_DATA_FD11_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_oa) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S2027>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_dd =
            VeSR1B_Cnt_MCPA_DATA_FD11_CRC_DebCntr;

        /* Update for UnitDelay: '<S2027>/Prev Fail Condition' incorporates:
         *  Logic: '<S2027>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_oa =
            rtb_TmpSignalConversionAtVeRx_a;

        /* DataTypeConversion: '<S2015>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S2015>/VeSR1N_b_MCPA_DATA_FD11_CRC_Faild'
         *  Logic: '<S2027>/Cntr fail'
         *  Logic: '<S2027>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA_FD11_CRC_F_k = (((sint32)
            rtb_TmpSignalConversionAtVeRx_a) != 0);

        /* End of Outputs for SubSystem: '<S2015>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S2015>/VeSR1N_b_MCPA_DATA_FD11_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA_FD11_CRC_Fai =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_pyw.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S2015>/VeSR1N_b_MCPA_DATA_FD11_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA_FD11_E2E_Fai =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_pyw.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S2015>/EscData_MC_Failing_Logic' */
        /* Switch: '<S2028>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2028>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_pyw.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S2028>/Inc Cntr' incorporates:
             *  Constant: '<S2022>/Calib'
             *  UnitDelay: '<S2028>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_kv) + ((uint32)
                             KeSR1B_Cnt_MCPA_DATA_FD11_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2028>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2028>/Inc Cntr'
             */
            VeSR1B_Cnt_MCPA_DATA_FD11_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2028>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_a =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_kv;

            /* MinMax: '<S2028>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_a) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_a = 1U;
            }

            /* End of MinMax: '<S2028>/FixPt MinMax' */

            /* Switch: '<S2028>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2019>/Zero4'
             *  Sum: '<S2028>/Dec Cntr'
             */
            VeSR1B_Cnt_MCPA_DATA_FD11_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_a) - 1));
        }

        /* End of Switch: '<S2028>/dec if Ok else inc2' */

        /* Logic: '<S2028>/Cntr fail' incorporates:
         *  Constant: '<S2023>/Calib'
         *  RelationalOperator: '<S2028>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_a = (uint8)
            ((VeSR1B_Cnt_MCPA_DATA_FD11_MC_DebCntr >=
              KeSR1B_Cnt_MCPA_DATA_FD11_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S2028>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_kv =
            VeSR1B_Cnt_MCPA_DATA_FD11_MC_DebCntr;

        /* Update for UnitDelay: '<S2028>/Prev Fail Condition' incorporates:
         *  Logic: '<S2028>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_lm =
            rtb_TmpSignalConversionAtVeRx_a;

        /* DataTypeConversion: '<S2015>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S2015>/VeSR1N_b_MCPA_DATA_FD11_MC_Faild'
         *  Logic: '<S2028>/Cntr fail'
         *  Logic: '<S2028>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA_FD11_MC_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeRx_a) != 0);

        /* End of Outputs for SubSystem: '<S2015>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S2015>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S2015>/VeSR1N_b_MCPA_ServLamp_Req_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_ServLamp_Req_FD11 =
            rtb_TmpSignalConversionAtVeS_gr.E_MCPA_Service_Lamp_Request ?
            ((uint8)1) : ((uint8)0);

        /* DataTypeConversion: '<S2015>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S2015>/VeSR1N_y_MC_MCPA_DATA_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MC_MCPA_DATA_FD11 =
            rtb_TmpSignalConversionAtVeS_gr.E_MC_MCPA_DATA;
        if (((sint32)rtb_TmpSignalConversionAtVeS_gr.E_MC_MCPA_DATA) > 15)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_MC_MCPA_DATA_FD11 = 15U;
        }

        /* End of DataTypeConversion: '<S2015>/Data Type Conversion1' */

        /* Outputs for Enabled SubSystem: '<S2015>/Reset_MM_Failing' */
        /* Constant: '<S2024>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_MCPA_DATA_FD11_MM_,
            rtb_VeSR1N_Cnt_MCPA_DATA_FD11_M, KeSR1B_Cnt_MCPA_DATA_FD11_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_bo);

        /* End of Outputs for SubSystem: '<S2015>/Reset_MM_Failing' */

        /* Gain: '<S2015>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_bj = true;
    }

    /* End of Constant: '<S2014>/Calib' */
    /* End of Outputs for SubSystem: '<S2010>/MCPA_DATA_FD11_Processing' */

    /* Merge: '<S62>/SR1N_Cnt_MCPA_DATA_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2010>/VeSR1N_Cnt_MCPA_DATA_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_MCPA_DATA_FD11_Received_VeSR1N_Cnt_MCPA_DATA_FD11_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_bo.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S62>/SR1N_b_MCPA_DATA_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2010>/VeSR1N_b_MCPA_DATA_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_MCPA_DATA_FD11_Received_VeSR1N_b_MCPA_DATA_FD11_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_bo.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S62>/SR1N_b_MCPA_DATA_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2010>/VeSR1N_b_MCPA_DATA_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_MCPA_DATA_FD11_Received_VeSR1N_b_MCPA_DATA_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_bj);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_MCPA_DATA_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_MCPA_DATA_FD5_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_MCPA_DATA_FD5_MM;
    boolean rtb_VeSR1N_b_MCPA_DATA_FD5_MM_F;
    IDTRMCPA_DATA_FD5_Pkt rtb_TmpSignalConversionAtVeSR_o;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_m;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_MCPA_DATA_FD5_Pkt' incorporates:
     *  SubSystem: '<S63>/MCPA_DATA_FD5_Received'
     */
    /* SignalConversion generated from: '<S2035>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S63>/SR1N_Cnt_MCPA_DATA_FD5_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_MCPA_DATA_FD5_MM =
        Rte_IrvRead_SR1B_MCPA_DATA_FD5_Received_VeSR1N_Cnt_MCPA_DATA_FD5_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S2035>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S63>/SR1N_b_MCPA_DATA_FD5_MM_Faild_merge'
     */
    rtb_VeSR1N_b_MCPA_DATA_FD5_MM_F =
        Rte_IrvRead_SR1B_MCPA_DATA_FD5_Received_VeSR1N_b_MCPA_DATA_FD5_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S2035>/VeSR1B_h_COMRX_MCPA_DATA_FD5_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_MCPA_DATA_FD5_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_MCPA_DATA_FD5_Pkt_COMRX_MCPA_DATA_FD5_Pkt
        (&rtb_TmpSignalConversionAtVeSR_o);

    /* SignalConversion generated from: '<S2035>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_MCPA_DATA_FD5_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_MCPA_DATA_FD5_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_m);

VeRxPDU_MCPA_DATA_FD5_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_m;

    /* Outputs for Enabled SubSystem: '<S2035>/MCPA_DATA_FD5_Processing' incorporates:
     *  EnablePort: '<S2040>/Enable'
     */
    /* Constant: '<S2039>/Calib' */
    if (KeSR1B_b_MCPA_DATA_FD5_Enbl)
    {
        /* Switch: '<S2041>/Switch1' incorporates:
         *  SignalConversion generated from: '<S2035>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_MCPA_DATA_FD5_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S2041>/Switch' incorporates:
             *  Constant: '<S2041>/Constant'
             */
            if (KeSR1B_b_MCPA_DATA_FD5_E2E_BypEnbl)
            {
                /* Switch: '<S2041>/Switch1' incorporates:
                 *  Constant: '<S2041>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_m = KeSR1B_y_MCPA_DATA_FD5_E2E_Byp;
            }

            /* End of Switch: '<S2041>/Switch' */
        }

        /* End of Switch: '<S2041>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_MCPA_DATA_FD5_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_MCPA_DATA_FD5_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S2042>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_m,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kb);

        /* Outputs for Atomic SubSystem: '<S2040>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S2052>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2052>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kb.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S2052>/Inc Cntr' incorporates:
             *  Constant: '<S2045>/Calib'
             *  UnitDelay: '<S2052>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_mu) + ((uint32)
                             KeSR1B_Cnt_MCPA_DATA_FD5_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2052>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2052>/Inc Cntr'
             */
            VeSR1B_Cnt_MCPA_DATA_FD5_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2052>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_m =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_mu;

            /* MinMax: '<S2052>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_m) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_m = 1U;
            }

            /* End of MinMax: '<S2052>/FixPt MinMax' */

            /* Switch: '<S2052>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2043>/Zero4'
             *  Sum: '<S2052>/Dec Cntr'
             */
            VeSR1B_Cnt_MCPA_DATA_FD5_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_m) - 1));
        }

        /* End of Switch: '<S2052>/dec if Ok else inc2' */

        /* Logic: '<S2052>/Cntr fail' incorporates:
         *  Constant: '<S2046>/Calib'
         *  RelationalOperator: '<S2052>/Enough counts to Fail?2'
         *  UnitDelay: '<S2052>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_m = (uint8)
            (((VeSR1B_Cnt_MCPA_DATA_FD5_CRC_DebCntr >=
               KeSR1B_Cnt_MCPA_DATA_FD5_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_jc) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S2052>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_mu =
            VeSR1B_Cnt_MCPA_DATA_FD5_CRC_DebCntr;

        /* Update for UnitDelay: '<S2052>/Prev Fail Condition' incorporates:
         *  Logic: '<S2052>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_jc =
            rtb_TmpSignalConversionAtVeRx_m;

        /* DataTypeConversion: '<S2040>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S2040>/VeSR1N_b_MCPA_DATA_FD5_CRC_Faild'
         *  Logic: '<S2052>/Cntr fail'
         *  Logic: '<S2052>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA_FD5_CRC_Fa_b = (((sint32)
            rtb_TmpSignalConversionAtVeRx_m) != 0);

        /* End of Outputs for SubSystem: '<S2040>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S2040>/VeSR1N_b_MCPA_DATA_FD5_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA_FD5_CRC_Fail =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kb.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S2040>/VeSR1N_b_MCPA_DATA_FD5_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA_FD5_E2E_Fail =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kb.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S2040>/EscData_MC_Failing_Logic' */
        /* Switch: '<S2053>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2053>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kb.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S2053>/Inc Cntr' incorporates:
             *  Constant: '<S2047>/Calib'
             *  UnitDelay: '<S2053>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_mf) + ((uint32)
                             KeSR1B_Cnt_MCPA_DATA_FD5_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2053>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2053>/Inc Cntr'
             */
            VeSR1B_Cnt_MCPA_DATA_FD5_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2053>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_m =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_mf;

            /* MinMax: '<S2053>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_m) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_m = 1U;
            }

            /* End of MinMax: '<S2053>/FixPt MinMax' */

            /* Switch: '<S2053>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2044>/Zero4'
             *  Sum: '<S2053>/Dec Cntr'
             */
            VeSR1B_Cnt_MCPA_DATA_FD5_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_m) - 1));
        }

        /* End of Switch: '<S2053>/dec if Ok else inc2' */

        /* Logic: '<S2053>/Cntr fail' incorporates:
         *  Constant: '<S2048>/Calib'
         *  RelationalOperator: '<S2053>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_m = (uint8)
            ((VeSR1B_Cnt_MCPA_DATA_FD5_MC_DebCntr >=
              KeSR1B_Cnt_MCPA_DATA_FD5_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S2053>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_mf =
            VeSR1B_Cnt_MCPA_DATA_FD5_MC_DebCntr;

        /* Update for UnitDelay: '<S2053>/Prev Fail Condition' incorporates:
         *  Logic: '<S2053>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_d5 =
            rtb_TmpSignalConversionAtVeRx_m;

        /* DataTypeConversion: '<S2040>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S2040>/VeSR1N_b_MCPA_DATA_FD5_MC_Faild'
         *  Logic: '<S2053>/Cntr fail'
         *  Logic: '<S2053>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DATA_FD5_MC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_m) != 0);

        /* End of Outputs for SubSystem: '<S2040>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S2040>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S2040>/VeSR1N_b_MCPA_Serv_Lamp_Req_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_Serv_Lamp_Req_FD5 =
            rtb_TmpSignalConversionAtVeSR_o.E_MCPA_Service_Lamp_Request ?
            ((uint8)1) : ((uint8)0);

        /* DataTypeConversion: '<S2040>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S2040>/VeSR1N_y_MC_MCPA_DATA_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MC_MCPA_DATA_FD5 =
            rtb_TmpSignalConversionAtVeSR_o.E_MC_MCPA_DATA;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_o.E_MC_MCPA_DATA) > 15)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_MC_MCPA_DATA_FD5 = 15U;
        }

        /* End of DataTypeConversion: '<S2040>/Data Type Conversion1' */

        /* Outputs for Enabled SubSystem: '<S2040>/Reset_MM_Failing' */
        /* Constant: '<S2049>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_MCPA_DATA_FD5_MM_F,
            rtb_VeSR1N_Cnt_MCPA_DATA_FD5_MM, KeSR1B_Cnt_MCPA_DATA_FD5_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_m2);

        /* End of Outputs for SubSystem: '<S2040>/Reset_MM_Failing' */

        /* Gain: '<S2040>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_kk = true;
    }

    /* End of Constant: '<S2039>/Calib' */
    /* End of Outputs for SubSystem: '<S2035>/MCPA_DATA_FD5_Processing' */

    /* Merge: '<S63>/SR1N_Cnt_MCPA_DATA_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2035>/VeSR1N_Cnt_MCPA_DATA_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_MCPA_DATA_FD5_Received_VeSR1N_Cnt_MCPA_DATA_FD5_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_m2.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S63>/SR1N_b_MCPA_DATA_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2035>/VeSR1N_b_MCPA_DATA_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_MCPA_DATA_FD5_Received_VeSR1N_b_MCPA_DATA_FD5_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_m2.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S63>/SR1N_b_MCPA_DATA_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2035>/VeSR1N_b_MCPA_DATA_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_MCPA_DATA_FD5_Received_VeSR1N_b_MCPA_DATA_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_kk);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_MCPA_DATA_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_MCPA_PROPULSION_FD16_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_MCPA_PROPULSION_;
    boolean rtb_VeSR1N_b_MCPA_PROPULSION__p;
    IDTRMCPA_PROPULSION_FD16_Pkt rtb_TmpSignalConversionAtVeSR_h;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_m;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_MCPA_PROPULSION_FD16_Pkt' incorporates:
     *  SubSystem: '<S64>/MCPA_PROPULSION_FD16_Received'
     */
    /* SignalConversion generated from: '<S2060>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S64>/SR1N_Cnt_MCPA_PROPULSION_FD16_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_MCPA_PROPULSION_ =
        Rte_IrvRead_SR1B_MCPA_PROPULSION_FD16_Received_VeSR1N_Cnt_MCPA_PROPULSION_FD16_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S2060>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S64>/SR1N_b_MCPA_PROPULSION_FD16_MM_Faild_merge'
     */
    rtb_VeSR1N_b_MCPA_PROPULSION__p =
        Rte_IrvRead_SR1B_MCPA_PROPULSION_FD16_Received_VeSR1N_b_MCPA_PROPULSION_FD16_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S2060>/VeSR1B_h_COMRX_MCPA_PROPULSION_FD16_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_MCPA_PROPULSION_FD16_Pkt'
     */
    (void)
        Rte_Read_VeSR1B_h_COMRX_MCPA_PROPULSION_FD16_Pkt_COMRX_MCPA_PROPULSION_FD16_Pkt
        (&rtb_TmpSignalConversionAtVeSR_h);

    /* SignalConversion generated from: '<S2060>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_MCPA_PROPULSION_FD16_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_MCPA_PROPULSION_FD16_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_m);

VeRxPDU_MCPA_PROPULSION_FD16_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_m;

    /* Outputs for Enabled SubSystem: '<S2060>/MCPA_PROPULSION_FD16_Processing' incorporates:
     *  EnablePort: '<S2065>/Enable'
     */
    /* Constant: '<S2064>/Calib' */
    if (KeSR1B_b_MCPA_PROPULSION_FD16_Enbl)
    {
        /* Switch: '<S2066>/Switch1' incorporates:
         *  SignalConversion generated from: '<S2060>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_MCPA_PROPULSION_FD16_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S2066>/Switch' incorporates:
             *  Constant: '<S2066>/Constant'
             */
            if (KeSR1B_b_MCPA_PROPULSION_FD16_E2E_BypEnbl)
            {
                /* Switch: '<S2066>/Switch1' incorporates:
                 *  Constant: '<S2066>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_m =
                    KeSR1B_y_MCPA_PROPULSION_FD16_E2E_Byp;
            }

            /* End of Switch: '<S2066>/Switch' */
        }

        /* End of Switch: '<S2066>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_MCPA_PROPULSION_FD16_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_MCPA_PROPULSION_FD16_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S2067>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_m,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_nv);

        /* Outputs for Atomic SubSystem: '<S2065>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S2077>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2077>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_nv.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S2077>/Inc Cntr' incorporates:
             *  Constant: '<S2070>/Calib'
             *  UnitDelay: '<S2077>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_of) + ((uint32)
                             KeSR1B_Cnt_MCPA_PROPULSION_FD16_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2077>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2077>/Inc Cntr'
             */
            VeSR1B_Cnt_MCPA_PROPULSION_FD16_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2077>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_m =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_of;

            /* MinMax: '<S2077>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_m) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_m = 1U;
            }

            /* End of MinMax: '<S2077>/FixPt MinMax' */

            /* Switch: '<S2077>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2068>/Zero4'
             *  Sum: '<S2077>/Dec Cntr'
             */
            VeSR1B_Cnt_MCPA_PROPULSION_FD16_CRC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeRx_m) - 1));
        }

        /* End of Switch: '<S2077>/dec if Ok else inc2' */

        /* Logic: '<S2077>/Cntr fail' incorporates:
         *  Constant: '<S2071>/Calib'
         *  RelationalOperator: '<S2077>/Enough counts to Fail?2'
         *  UnitDelay: '<S2077>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_m = (uint8)
            (((VeSR1B_Cnt_MCPA_PROPULSION_FD16_CRC_DebCntr >=
               KeSR1B_Cnt_MCPA_PROPULSION_FD16_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_e5) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S2077>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_of =
            VeSR1B_Cnt_MCPA_PROPULSION_FD16_CRC_DebCntr;

        /* Update for UnitDelay: '<S2077>/Prev Fail Condition' incorporates:
         *  Logic: '<S2077>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_e5 =
            rtb_TmpSignalConversionAtVeRx_m;

        /* DataTypeConversion: '<S2065>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S2065>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Faild'
         *  Logic: '<S2077>/Cntr fail'
         *  Logic: '<S2077>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_n = (((sint32)
            rtb_TmpSignalConversionAtVeRx_m) != 0);

        /* End of Outputs for SubSystem: '<S2065>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S2065>/VeSR1N_b_MCPA_PROPULSION_FD16_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_C =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_nv.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S2065>/VeSR1N_b_MCPA_PROPULSION_FD16_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_E =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_nv.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S2065>/EscData_MC_Failing_Logic' */
        /* Switch: '<S2078>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2078>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_nv.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S2078>/Inc Cntr' incorporates:
             *  Constant: '<S2072>/Calib'
             *  UnitDelay: '<S2078>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_m)
                                    + ((uint32)
                             KeSR1B_Cnt_MCPA_PROPULSION_FD16_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2078>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2078>/Inc Cntr'
             */
            VeSR1B_Cnt_MCPA_PROPULSION_FD16_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2078>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_m =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_m;

            /* MinMax: '<S2078>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_m) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_m = 1U;
            }

            /* End of MinMax: '<S2078>/FixPt MinMax' */

            /* Switch: '<S2078>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2069>/Zero4'
             *  Sum: '<S2078>/Dec Cntr'
             */
            VeSR1B_Cnt_MCPA_PROPULSION_FD16_MC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeRx_m) - 1));
        }

        /* End of Switch: '<S2078>/dec if Ok else inc2' */

        /* Logic: '<S2078>/Cntr fail' incorporates:
         *  Constant: '<S2073>/Calib'
         *  RelationalOperator: '<S2078>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_m = (uint8)
            ((VeSR1B_Cnt_MCPA_PROPULSION_FD16_MC_DebCntr >=
              KeSR1B_Cnt_MCPA_PROPULSION_FD16_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S2078>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_m =
            VeSR1B_Cnt_MCPA_PROPULSION_FD16_MC_DebCntr;

        /* Update for UnitDelay: '<S2078>/Prev Fail Condition' incorporates:
         *  Logic: '<S2078>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_c5 =
            rtb_TmpSignalConversionAtVeRx_m;

        /* DataTypeConversion: '<S2065>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S2065>/VeSR1N_b_MCPA_PROPULSION_FD16_MC_Faild'
         *  Logic: '<S2078>/Cntr fail'
         *  Logic: '<S2078>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_PROPULSION_FD16_M = (((sint32)
            rtb_TmpSignalConversionAtVeRx_m) != 0);

        /* End of Outputs for SubSystem: '<S2065>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S2065>/Data Type Conversion13' incorporates:
         *  DataStoreWrite: '<S2065>/VeSR1N_M_MCPA_MaxTorq_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_MCPA_MaxTorq_P_FD16 =
            rtb_TmpSignalConversionAtVeSR_h.E_MCPA_MaxTorq_P;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_h.E_MCPA_MaxTorq_P) > 16383)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_MCPA_MaxTorq_P_FD16 = 16383U;
        }

        /* End of DataTypeConversion: '<S2065>/Data Type Conversion13' */

        /* DataTypeConversion: '<S2065>/Data Type Conversion14' incorporates:
         *  DataStoreWrite: '<S2065>/VeSR1N_M_MCPA_MinTorq_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_MCPA_MinTorq_P_FD16 =
            rtb_TmpSignalConversionAtVeSR_h.E_MCPA_MinTorq_P;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_h.E_MCPA_MinTorq_P) > 16383)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_MCPA_MinTorq_P_FD16 = 16383U;
        }

        /* End of DataTypeConversion: '<S2065>/Data Type Conversion14' */

        /* DataTypeConversion: '<S2065>/Data Type Conversion16' incorporates:
         *  DataStoreWrite: '<S2065>/VeSR1N_M_MCPA_MtrMaxCpbltyTrq_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_MCPA_MtrMaxCpbltyTrq_P =
            rtb_TmpSignalConversionAtVeSR_h.E_MCPA_MtrMaxCpbltyTrq_P;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_h.E_MCPA_MtrMaxCpbltyTrq_P) >
            16383)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_MCPA_MtrMaxCpbltyTrq_P = 16383U;
        }

        /* End of DataTypeConversion: '<S2065>/Data Type Conversion16' */

        /* DataTypeConversion: '<S2065>/Data Type Conversion17' incorporates:
         *  DataStoreWrite: '<S2065>/VeSR1N_M_MCPA_MtrMinCpbltyTrq_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_MCPA_MtrMinCpbltyTrq_P =
            rtb_TmpSignalConversionAtVeSR_h.E_MCPA_MtrMinCpbltyTrq_P;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_h.E_MCPA_MtrMinCpbltyTrq_P) >
            16383)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_MCPA_MtrMinCpbltyTrq_P = 16383U;
        }

        /* End of DataTypeConversion: '<S2065>/Data Type Conversion17' */

        /* DataTypeConversion: '<S2065>/Data Type Conversion23' incorporates:
         *  DataStoreWrite: '<S2065>/VeSR1N_M_MCPA_TorqAchved_AEMD_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_MCPA_TorqAchved_AEMD_P =
            rtb_TmpSignalConversionAtVeSR_h.E_MCPA_TorqAchieved_AEMD_P;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_h.E_MCPA_TorqAchieved_AEMD_P)
            > 16383)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_MCPA_TorqAchved_AEMD_P = 16383U;
        }

        /* End of DataTypeConversion: '<S2065>/Data Type Conversion23' */

        /* DataTypeConversion: '<S2065>/Data Type Conversion25' incorporates:
         *  DataStoreWrite: '<S2065>/VeSR1N_M_MCPA_Torque_Achieved_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_MCPA_Torque_Achieved_P =
            rtb_TmpSignalConversionAtVeSR_h.E_MCPA_Torque_Achieved_P;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_h.E_MCPA_Torque_Achieved_P) >
            16383)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_MCPA_Torque_Achieved_P = 16383U;
        }

        /* End of DataTypeConversion: '<S2065>/Data Type Conversion25' */

        /* DataStoreWrite: '<S2065>/VeSR1N_T_MCPA_Temp_P_FD16' */
        SR1B_BLUEN_ac_DW.VeSR1N_T_MCPA_Temp_P_FD16 =
            rtb_TmpSignalConversionAtVeSR_h.E_MCPA_Temp_P;

        /* DataTypeConversion: '<S2065>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S2065>/VeSR1N_b_MCPA_3PS_Pos_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_3PS_Pos_P_FD16 =
            rtb_TmpSignalConversionAtVeSR_h.E_MCPA_3PS_Pos_P ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S2065>/Relational Operator1' incorporates:
         *  Constant: '<S2065>/Constant1'
         *  DataStoreWrite: '<S2065>/VeSR1N_b_MCPA_6SO_Status_P_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_6SO_Status_P_SNA_ = (((sint32)
            rtb_TmpSignalConversionAtVeSR_h.E_MCPA_6SO_Status_P) == 3);

        /* DataTypeConversion: '<S2065>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S2065>/VeSR1N_b_MCPA_AccelRawV_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_AccelRawV_P_FD16 =
            rtb_TmpSignalConversionAtVeSR_h.E_MCPA_AccelRawV_P ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S2065>/Relational Operator2' incorporates:
         *  Constant: '<S2065>/Constant3'
         *  DataStoreWrite: '<S2065>/VeSR1N_b_MCPA_AccelRaw_P_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_AccelRaw_P_SNA_Fa = (((sint32)
            rtb_TmpSignalConversionAtVeSR_h.E_MCPA_AccelRaw_P) == 65535);

        /* RelationalOperator: '<S2065>/Relational Operator3' incorporates:
         *  Constant: '<S2065>/Constant4'
         *  DataStoreWrite: '<S2065>/VeSR1N_b_MCPA_CpbltySpdDivVolt_P_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_CpbltySpdDivVolt_ = (((sint32)
            rtb_TmpSignalConversionAtVeSR_h.E_MCPA_CpbltySpdDivVolt_P) == 65535);

        /* RelationalOperator: '<S2065>/Relational Operator4' incorporates:
         *  Constant: '<S2065>/Constant5'
         *  DataStoreWrite: '<S2065>/VeSR1N_b_MCPA_DeratingFactor_P_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_DeratingFactor_P_ = (((sint32)
            rtb_TmpSignalConversionAtVeSR_h.E_MCPA_DeratingFactor_P) == 63);

        /* DataTypeConversion: '<S2065>/Data Type Conversion10' incorporates:
         *  DataStoreWrite: '<S2065>/VeSR1N_b_MCPA_HV_CnctrOpn_Req_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_HV_CnctrOpn_Req_P =
            rtb_TmpSignalConversionAtVeSR_h.E_MCPA_HV_CnctrOpn_Req_P ? ((uint8)1)
            : ((uint8)0);

        /* RelationalOperator: '<S2065>/Relational Operator5' incorporates:
         *  Constant: '<S2065>/Constant6'
         *  DataStoreWrite: '<S2065>/VeSR1N_b_MCPA_MaxTorq_P_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_MaxTorq_P_SNA_Fai = (((sint32)
            rtb_TmpSignalConversionAtVeSR_h.E_MCPA_MaxTorq_P) == 16383);

        /* RelationalOperator: '<S2065>/Relational Operator6' incorporates:
         *  Constant: '<S2065>/Constant7'
         *  DataStoreWrite: '<S2065>/VeSR1N_b_MCPA_MinTorq_P_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_MinTorq_P_SNA_Fai = (((sint32)
            rtb_TmpSignalConversionAtVeSR_h.E_MCPA_MinTorq_P) == 16383);

        /* RelationalOperator: '<S2065>/Relational Operator7' incorporates:
         *  Constant: '<S2065>/Constant8'
         *  DataStoreWrite: '<S2065>/VeSR1N_b_MCPA_MtrIndex_P_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_MtrIndex_P_SNA_Fa = (((sint32)
            rtb_TmpSignalConversionAtVeSR_h.E_MCPA_MtrIndex_P) == 31);

        /* RelationalOperator: '<S2065>/Relational Operator8' incorporates:
         *  Constant: '<S2065>/Constant9'
         *  DataStoreWrite: '<S2065>/VeSR1N_b_MCPA_MtrMaxCpbltyTrq_P_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_MtrMaxCpbltyTrq_P = (((sint32)
            rtb_TmpSignalConversionAtVeSR_h.E_MCPA_MtrMaxCpbltyTrq_P) == 16383);

        /* RelationalOperator: '<S2065>/Relational Operator9' incorporates:
         *  Constant: '<S2065>/Constant10'
         *  DataStoreWrite: '<S2065>/VeSR1N_b_MCPA_MtrMinCpbltyTrq_P_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_MtrMinCpbltyTrq_P = (((sint32)
            rtb_TmpSignalConversionAtVeSR_h.E_MCPA_MtrMinCpbltyTrq_P) == 16383);

        /* RelationalOperator: '<S2065>/Relational Operator10' incorporates:
         *  Constant: '<S2065>/Constant11'
         *  DataStoreWrite: '<S2065>/VeSR1N_b_MCPA_RPM_P_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_RPM_P_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeSR_h.E_MCPA_RPM_P) == 65535);

        /* DataTypeConversion: '<S2065>/Data Type Conversion19' incorporates:
         *  DataStoreWrite: '<S2065>/VeSR1N_b_MCPA_RPM_V_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_RPM_V_P_FD16 =
            rtb_TmpSignalConversionAtVeSR_h.E_MCPA_RPM_V_P ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S2065>/Relational Operator11' incorporates:
         *  Constant: '<S2065>/Constant12'
         *  DataStoreWrite: '<S2065>/VeSR1N_b_MCPA_Temp_P_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_Temp_P_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeSR_h.E_MCPA_Temp_P) == 255);

        /* RelationalOperator: '<S2065>/Relational Operator12' incorporates:
         *  Constant: '<S2065>/Constant13'
         *  DataStoreWrite: '<S2065>/VeSR1N_b_MCPA_TorqAchieved_AEMD_P_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_TorqAchieved_AEMD = (((sint32)
            rtb_TmpSignalConversionAtVeSR_h.E_MCPA_TorqAchieved_AEMD_P) == 16383);

        /* RelationalOperator: '<S2065>/Relational Operator13' incorporates:
         *  Constant: '<S2065>/Constant14'
         *  DataStoreWrite: '<S2065>/VeSR1N_b_MCPA_Torque_Achieved_P_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_Torque_Achieved_P = (((sint32)
            rtb_TmpSignalConversionAtVeSR_h.E_MCPA_Torque_Achieved_P) == 16383);

        /* DataTypeConversion: '<S2065>/Data Type Conversion26' incorporates:
         *  DataStoreWrite: '<S2065>/VeSR1N_b_MCPA_Torque_Achved_V_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_Torque_Achved_V_P =
            rtb_TmpSignalConversionAtVeSR_h.E_MCPA_Torque_Achieved_V_P ? ((uint8)
            1) : ((uint8)0);

        /* DataTypeConversion: '<S2065>/Data Type Conversion24' incorporates:
         *  DataStoreWrite: '<S2065>/VeSR1N_b_MCPA_TrqAchvd_AEMD_V_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPA_TrqAchvd_AEMD_V_P =
            rtb_TmpSignalConversionAtVeSR_h.E_MCPA_TorqAchieved_AEMD_V_P ?
            ((uint8)1) : ((uint8)0);

        /* DataTypeConversion: '<S2065>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S2065>/VeSR1N_h_MCPA_DeratingFactor_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_h_MCPA_DeratingFactor_P_ =
            rtb_TmpSignalConversionAtVeSR_h.E_MCPA_DeratingFactor_P;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_h.E_MCPA_DeratingFactor_P) >
                63)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_h_MCPA_DeratingFactor_P_ = 63U;
        }

        /* End of DataTypeConversion: '<S2065>/Data Type Conversion8' */

        /* DataStoreWrite: '<S2065>/VeSR1N_n_MCPA_CpbltySpdDvVolt_P_FD16' */
        SR1B_BLUEN_ac_DW.VeSR1N_n_MCPA_CpbltySpdDvVolt_P =
            rtb_TmpSignalConversionAtVeSR_h.E_MCPA_CpbltySpdDivVolt_P;

        /* DataStoreWrite: '<S2065>/VeSR1N_n_MCPA_RPM_P_FD16' */
        SR1B_BLUEN_ac_DW.VeSR1N_n_MCPA_RPM_P_FD16 =
            rtb_TmpSignalConversionAtVeSR_h.E_MCPA_RPM_P;

        /* DataStoreWrite: '<S2065>/VeSR1N_n_MCPA_Spd_Lim_P_FD16' */
        SR1B_BLUEN_ac_DW.VeSR1N_n_MCPA_Spd_Lim_P_FD16 =
            rtb_TmpSignalConversionAtVeSR_h.E_MCPA_Spd_Lim_P;

        /* DataTypeConversion: '<S2065>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S2065>/VeSR1N_y_MCPA_6SO_Status_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MCPA_6SO_Status_P_FD16 =
            rtb_TmpSignalConversionAtVeSR_h.E_MCPA_6SO_Status_P;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_h.E_MCPA_6SO_Status_P) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_MCPA_6SO_Status_P_FD16 = 3U;
        }

        /* End of DataTypeConversion: '<S2065>/Data Type Conversion3' */

        /* DataTypeConversion: '<S2065>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S2065>/VeSR1N_y_MCPA_AC_Isolati_Stat_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MCPA_AC_Isolati_Stat_P =
            rtb_TmpSignalConversionAtVeSR_h.E_MCPA_AC_Isolation_Status_P;
        if (((sint32)
                rtb_TmpSignalConversionAtVeSR_h.E_MCPA_AC_Isolation_Status_P) >
                3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_MCPA_AC_Isolati_Stat_P = 3U;
        }

        /* End of DataTypeConversion: '<S2065>/Data Type Conversion4' */

        /* DataStoreWrite: '<S2065>/VeSR1N_y_MCPA_AccelRaw_P_FD16' */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MCPA_AccelRaw_P_FD16 =
            rtb_TmpSignalConversionAtVeSR_h.E_MCPA_AccelRaw_P;

        /* DataTypeConversion: '<S2065>/Data Type Conversion9' incorporates:
         *  DataStoreWrite: '<S2065>/VeSR1N_y_MCPA_Dschrge_Status_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MCPA_Dschrge_Status_P_ =
            rtb_TmpSignalConversionAtVeSR_h.E_MCPA_Dschrge_Status_P;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_h.E_MCPA_Dschrge_Status_P) >
                3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_MCPA_Dschrge_Status_P_ = 3U;
        }

        /* End of DataTypeConversion: '<S2065>/Data Type Conversion9' */

        /* DataTypeConversion: '<S2065>/Data Type Conversion11' incorporates:
         *  DataStoreWrite: '<S2065>/VeSR1N_y_MCPA_InterlockSts_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MCPA_InterlockSts_P_FD =
            rtb_TmpSignalConversionAtVeSR_h.E_MCPA_InterlockSts_P;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_h.E_MCPA_InterlockSts_P) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_MCPA_InterlockSts_P_FD = 3U;
        }

        /* End of DataTypeConversion: '<S2065>/Data Type Conversion11' */

        /* DataTypeConversion: '<S2065>/Data Type Conversion12' incorporates:
         *  DataStoreWrite: '<S2065>/VeSR1N_y_MCPA_Invrtr_State_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MCPA_Invrtr_State_P_FD =
            rtb_TmpSignalConversionAtVeSR_h.E_MCPA_Invrtr_State_P;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_h.E_MCPA_Invrtr_State_P) > 15)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_MCPA_Invrtr_State_P_FD = 15U;
        }

        /* End of DataTypeConversion: '<S2065>/Data Type Conversion12' */

        /* DataTypeConversion: '<S2065>/Data Type Conversion15' incorporates:
         *  DataStoreWrite: '<S2065>/VeSR1N_y_MCPA_MtrIndex_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MCPA_MtrIndex_P_FD16 =
            rtb_TmpSignalConversionAtVeSR_h.E_MCPA_MtrIndex_P;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_h.E_MCPA_MtrIndex_P) > 31)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_MCPA_MtrIndex_P_FD16 = 31U;
        }

        /* End of DataTypeConversion: '<S2065>/Data Type Conversion15' */

        /* DataTypeConversion: '<S2065>/Data Type Conversion21' incorporates:
         *  DataStoreWrite: '<S2065>/VeSR1N_y_MCPA_SPT_Stat_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MCPA_SPT_Stat_P_FD16 =
            rtb_TmpSignalConversionAtVeSR_h.E_MCPA_SPT_Stat_P;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_h.E_MCPA_SPT_Stat_P) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_MCPA_SPT_Stat_P_FD16 = 3U;
        }

        /* End of DataTypeConversion: '<S2065>/Data Type Conversion21' */

        /* DataTypeConversion: '<S2065>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S2065>/VeSR1N_y_MC_MCPA_PROPULSION_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MC_MCPA_PROPULSION_FD1 =
            rtb_TmpSignalConversionAtVeSR_h.E_MC_MCPA_PROPULSION;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_h.E_MC_MCPA_PROPULSION) > 15)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_MC_MCPA_PROPULSION_FD1 = 15U;
        }

        /* End of DataTypeConversion: '<S2065>/Data Type Conversion1' */

        /* Outputs for Enabled SubSystem: '<S2065>/Reset_MM_Failing' */
        /* Constant: '<S2074>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_MCPA_PROPULSION__p,
            rtb_VeSR1N_Cnt_MCPA_PROPULSION_,
            KeSR1B_Cnt_MCPA_PROPULSION_FD16_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_fv);

        /* End of Outputs for SubSystem: '<S2065>/Reset_MM_Failing' */

        /* Gain: '<S2065>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_hv = true;
    }

    /* End of Constant: '<S2064>/Calib' */
    /* End of Outputs for SubSystem: '<S2060>/MCPA_PROPULSION_FD16_Processing' */

    /* Merge: '<S64>/SR1N_Cnt_MCPA_PROPULSION_FD16_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2060>/VeSR1N_Cnt_MCPA_PROPULSION_FD16_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_MCPA_PROPULSION_FD16_Received_VeSR1N_Cnt_MCPA_PROPULSION_FD16_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_fv.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S64>/SR1N_b_MCPA_PROPULSION_FD16_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2060>/VeSR1N_b_MCPA_PROPULSION_FD16_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_MCPA_PROPULSION_FD16_Received_VeSR1N_b_MCPA_PROPULSION_FD16_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_fv.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S64>/SR1N_b_MCPA_PROPULSION_FD16_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2060>/VeSR1N_b_MCPA_PROPULSION_FD16_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_MCPA_PROPULSION_FD16_Received_VeSR1N_b_MCPA_PROPULSION_FD16_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_hv);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_MCPA_PROPULSION_FD16_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_MCPB_DATA2_FD11_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_MCPB_DATA2_FD11_;
    boolean rtb_VeSR1N_b_MCPB_DATA2_FD11_MM;
    IDTRMCPB_DATA2_FD11_Pkt rtb_TmpSignalConversionAtVeS_ge;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_f;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_MCPB_DATA2_FD11_Pkt' incorporates:
     *  SubSystem: '<S65>/MCPB_DATA2_FD11_Received'
     */
    /* SignalConversion generated from: '<S2109>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S65>/SR1N_Cnt_MCPB_DATA2_FD11_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_MCPB_DATA2_FD11_ =
        Rte_IrvRead_SR1B_MCPB_DATA2_FD11_Received_VeSR1N_Cnt_MCPB_DATA2_FD11_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S2109>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S65>/SR1N_b_MCPB_DATA2_FD11_MM_Faild_merge'
     */
    rtb_VeSR1N_b_MCPB_DATA2_FD11_MM =
        Rte_IrvRead_SR1B_MCPB_DATA2_FD11_Received_VeSR1N_b_MCPB_DATA2_FD11_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S2109>/VeSR1B_h_COMRX_MCPB_DATA2_FD11_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_MCPB_DATA2_FD11_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_MCPB_DATA2_FD11_Pkt_COMRX_MCPB_DATA2_FD11_Pkt(
        &rtb_TmpSignalConversionAtVeS_ge);

    /* SignalConversion generated from: '<S2109>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_MCPB_DATA2_FD11_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_MCPB_DATA2_FD11_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_f);

VeRxPDU_MCPB_DATA2_FD11_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_f;

    /* Outputs for Enabled SubSystem: '<S2109>/MCPB_DATA2_FD11_Processing' incorporates:
     *  EnablePort: '<S2114>/Enable'
     */
    /* Constant: '<S2113>/Calib' */
    if (KeSR1B_b_MCPB_DATA2_FD11_Enbl)
    {
        /* Switch: '<S2115>/Switch1' incorporates:
         *  SignalConversion generated from: '<S2109>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_MCPB_DATA2_FD11_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S2115>/Switch' incorporates:
             *  Constant: '<S2115>/Constant'
             */
            if (KeSR1B_b_MCPB_DATA2_FD11_E2E_BypEnbl)
            {
                /* Switch: '<S2115>/Switch1' incorporates:
                 *  Constant: '<S2115>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_f =
                    KeSR1B_y_MCPB_DATA2_FD11_E2E_Byp;
            }

            /* End of Switch: '<S2115>/Switch' */
        }

        /* End of Switch: '<S2115>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_MCPB_DATA2_FD11_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_MCPB_DATA2_FD11_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S2116>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_f,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_mb);

        /* Outputs for Atomic SubSystem: '<S2114>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S2126>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2126>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_mb.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S2126>/Inc Cntr' incorporates:
             *  Constant: '<S2119>/Calib'
             *  UnitDelay: '<S2126>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_p4) + ((uint32)
                             KeSR1B_Cnt_MCPB_DATA2_FD11_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2126>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2126>/Inc Cntr'
             */
            VeSR1B_Cnt_MCPB_DATA2_FD11_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2126>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_f =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_p4;

            /* MinMax: '<S2126>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_f) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_f = 1U;
            }

            /* End of MinMax: '<S2126>/FixPt MinMax' */

            /* Switch: '<S2126>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2117>/Zero4'
             *  Sum: '<S2126>/Dec Cntr'
             */
            VeSR1B_Cnt_MCPB_DATA2_FD11_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_f) - 1));
        }

        /* End of Switch: '<S2126>/dec if Ok else inc2' */

        /* Logic: '<S2126>/Cntr fail' incorporates:
         *  Constant: '<S2120>/Calib'
         *  RelationalOperator: '<S2126>/Enough counts to Fail?2'
         *  UnitDelay: '<S2126>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_f = (uint8)
            (((VeSR1B_Cnt_MCPB_DATA2_FD11_CRC_DebCntr >=
               KeSR1B_Cnt_MCPB_DATA2_FD11_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_iq) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S2126>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_p4 =
            VeSR1B_Cnt_MCPB_DATA2_FD11_CRC_DebCntr;

        /* Update for UnitDelay: '<S2126>/Prev Fail Condition' incorporates:
         *  Logic: '<S2126>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_iq =
            rtb_TmpSignalConversionAtVeRx_f;

        /* DataTypeConversion: '<S2114>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S2114>/VeSR1N_b_MCPB_DATA2_FD11_CRC_Faild'
         *  Logic: '<S2126>/Cntr fail'
         *  Logic: '<S2126>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_CRC__b = (((sint32)
            rtb_TmpSignalConversionAtVeRx_f) != 0);

        /* End of Outputs for SubSystem: '<S2114>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S2114>/VeSR1N_b_MCPB_DATA2_FD11_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_CRC_Fa =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_mb.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S2114>/VeSR1N_b_MCPB_DATA2_FD11_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_E2E_Fa =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_mb.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S2114>/EscData_MC_Failing_Logic' */
        /* Switch: '<S2127>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2127>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_mb.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S2127>/Inc Cntr' incorporates:
             *  Constant: '<S2121>/Calib'
             *  UnitDelay: '<S2127>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ks) + ((uint32)
                             KeSR1B_Cnt_MCPB_DATA2_FD11_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2127>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2127>/Inc Cntr'
             */
            VeSR1B_Cnt_MCPB_DATA2_FD11_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2127>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_f =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ks;

            /* MinMax: '<S2127>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_f) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_f = 1U;
            }

            /* End of MinMax: '<S2127>/FixPt MinMax' */

            /* Switch: '<S2127>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2118>/Zero4'
             *  Sum: '<S2127>/Dec Cntr'
             */
            VeSR1B_Cnt_MCPB_DATA2_FD11_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_f) - 1));
        }

        /* End of Switch: '<S2127>/dec if Ok else inc2' */

        /* Logic: '<S2127>/Cntr fail' incorporates:
         *  Constant: '<S2122>/Calib'
         *  RelationalOperator: '<S2127>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_f = (uint8)
            ((VeSR1B_Cnt_MCPB_DATA2_FD11_MC_DebCntr >=
              KeSR1B_Cnt_MCPB_DATA2_FD11_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S2127>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ks =
            VeSR1B_Cnt_MCPB_DATA2_FD11_MC_DebCntr;

        /* Update for UnitDelay: '<S2127>/Prev Fail Condition' incorporates:
         *  Logic: '<S2127>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_nc =
            rtb_TmpSignalConversionAtVeRx_f;

        /* DataTypeConversion: '<S2114>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S2114>/VeSR1N_b_MCPB_DATA2_FD11_MC_Faild'
         *  Logic: '<S2127>/Cntr fail'
         *  Logic: '<S2127>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD11_MC_Fai = (((sint32)
            rtb_TmpSignalConversionAtVeRx_f) != 0);

        /* End of Outputs for SubSystem: '<S2114>/EscData_MC_Failing_Logic' */

        /* DataStoreWrite: '<S2114>/VeSR1N_T_MCPB_InverterTemp_FD11' */
        SR1B_BLUEN_ac_DW.VeSR1N_T_MCPB_InverterTemp_FD11 =
            rtb_TmpSignalConversionAtVeS_ge.E_MCPB_Inverter_Temp;

        /* DataStoreWrite: '<S2114>/VeSR1N_T_MCPB_Rotor_Temp_FD11' */
        SR1B_BLUEN_ac_DW.VeSR1N_T_MCPB_Rotor_Temp_FD11 =
            rtb_TmpSignalConversionAtVeS_ge.E_MCPB_Rotor_Temperature;

        /* DataStoreWrite: '<S2114>/VeSR1N_T_MCPB_Temp_FD11' */
        SR1B_BLUEN_ac_DW.VeSR1N_T_MCPB_Temp_FD11 =
            rtb_TmpSignalConversionAtVeS_ge.E_MCPB_Temp;

        /* DataTypeConversion: '<S2114>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S2114>/VeSR1N_b_CLrDiagInfo_MCPB_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_CLrDiagInfo_MCPB_FD11 =
            rtb_TmpSignalConversionAtVeS_ge.E_CLrDiagInfo_MCPB ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S2114>/Relational Operator1' incorporates:
         *  Constant: '<S2114>/Constant1'
         *  DataStoreWrite: '<S2114>/VeSR1N_b_MCPB_Inverter_Temp_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_Inverter_Temp_SNA = (((sint32)
            rtb_TmpSignalConversionAtVeS_ge.E_MCPB_Inverter_Temp) == 255);

        /* DataTypeConversion: '<S2114>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S2114>/VeSR1N_b_MCPB_ROL_Request_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_ROL_Request_FD11 =
            rtb_TmpSignalConversionAtVeS_ge.E_MCPB_ROL_Request ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S2114>/Relational Operator2' incorporates:
         *  Constant: '<S2114>/Constant3'
         *  DataStoreWrite: '<S2114>/VeSR1N_b_MCPB_Rotor_Temperature_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_Rotor_Temperature = (((sint32)
            rtb_TmpSignalConversionAtVeS_ge.E_MCPB_Rotor_Temperature) == 255);

        /* RelationalOperator: '<S2114>/Relational Operator3' incorporates:
         *  Constant: '<S2114>/Constant4'
         *  DataStoreWrite: '<S2114>/VeSR1N_b_MCPB_Temp_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_Temp_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeS_ge.E_MCPB_Temp) == 255);

        /* DataStoreWrite: '<S2114>/VeSR1N_d_Cntr_MCPB_DATA2_FD11' */
        SR1B_BLUEN_ac_DW.VeSR1N_d_Cntr_MCPB_DATA2_FD11 =
            rtb_TmpSignalConversionAtVeS_ge.E_Cntr_MCPB_DATA2;

        /* DataTypeConversion: '<S2114>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S2114>/VeSR1N_h_MAC_MCPB_DATA2_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_h_MAC_MCPB_DATA2_FD11 =
            rtb_TmpSignalConversionAtVeS_ge.E_MAC_MCPB_DATA2;
        if (rtb_TmpSignalConversionAtVeS_ge.E_MAC_MCPB_DATA2 >
                281474976710655ULL)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_h_MAC_MCPB_DATA2_FD11 = 281474976710655ULL;
        }

        /* End of DataTypeConversion: '<S2114>/Data Type Conversion3' */

        /* DataTypeConversion: '<S2114>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S2114>/VeSR1N_y_MCPB_ROL_STATUS_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MCPB_ROL_STATUS_FD11 =
            rtb_TmpSignalConversionAtVeS_ge.E_MCPB_ROL_STATUS;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ge.E_MCPB_ROL_STATUS) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_MCPB_ROL_STATUS_FD11 = 7U;
        }

        /* End of DataTypeConversion: '<S2114>/Data Type Conversion6' */

        /* Outputs for Enabled SubSystem: '<S2114>/Reset_MM_Failing' */
        /* Constant: '<S2123>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_MCPB_DATA2_FD11_MM,
            rtb_VeSR1N_Cnt_MCPB_DATA2_FD11_, KeSR1B_Cnt_MCPB_DATA2_FD11_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_e1);

        /* End of Outputs for SubSystem: '<S2114>/Reset_MM_Failing' */

        /* Gain: '<S2114>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_cww = true;
    }

    /* End of Constant: '<S2113>/Calib' */
    /* End of Outputs for SubSystem: '<S2109>/MCPB_DATA2_FD11_Processing' */

    /* Merge: '<S65>/SR1N_Cnt_MCPB_DATA2_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2109>/VeSR1N_Cnt_MCPB_DATA2_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_MCPB_DATA2_FD11_Received_VeSR1N_Cnt_MCPB_DATA2_FD11_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_e1.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S65>/SR1N_b_MCPB_DATA2_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2109>/VeSR1N_b_MCPB_DATA2_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_MCPB_DATA2_FD11_Received_VeSR1N_b_MCPB_DATA2_FD11_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_e1.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S65>/SR1N_b_MCPB_DATA2_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2109>/VeSR1N_b_MCPB_DATA2_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_MCPB_DATA2_FD11_Received_VeSR1N_b_MCPB_DATA2_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_cww);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_MCPB_DATA2_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_MCPB_DATA2_FD5_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_MCPB_DATA2_FD5_M;
    boolean rtb_VeSR1N_b_MCPB_DATA2_FD5_MM_;
    IDTRMCPB_DATA2_FD5_Pkt rtb_TmpSignalConversionAtVeS_lz;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_i;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_MCPB_DATA2_FD5_Pkt' incorporates:
     *  SubSystem: '<S66>/MCPB_DATA2_FD5_Received'
     */
    /* SignalConversion generated from: '<S2140>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S66>/SR1N_Cnt_MCPB_DATA2_FD5_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_MCPB_DATA2_FD5_M =
        Rte_IrvRead_SR1B_MCPB_DATA2_FD5_Received_VeSR1N_Cnt_MCPB_DATA2_FD5_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S2140>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S66>/SR1N_b_MCPB_DATA2_FD5_MM_Faild_merge'
     */
    rtb_VeSR1N_b_MCPB_DATA2_FD5_MM_ =
        Rte_IrvRead_SR1B_MCPB_DATA2_FD5_Received_VeSR1N_b_MCPB_DATA2_FD5_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S2140>/VeSR1B_h_COMRX_MCPB_DATA2_FD5_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_MCPB_DATA2_FD5_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_MCPB_DATA2_FD5_Pkt_COMRX_MCPB_DATA2_FD5_Pkt
        (&rtb_TmpSignalConversionAtVeS_lz);

    /* SignalConversion generated from: '<S2140>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_MCPB_DATA2_FD5_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_MCPB_DATA2_FD5_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_i);

VeRxPDU_MCPB_DATA2_FD5_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_i;

    /* Outputs for Enabled SubSystem: '<S2140>/MCPB_DATA2_FD5_Processing' incorporates:
     *  EnablePort: '<S2145>/Enable'
     */
    /* Constant: '<S2144>/Calib' */
    if (KeSR1B_b_MCPB_DATA2_FD5_Enbl)
    {
        /* Switch: '<S2146>/Switch1' incorporates:
         *  SignalConversion generated from: '<S2140>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_MCPB_DATA2_FD5_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S2146>/Switch' incorporates:
             *  Constant: '<S2146>/Constant'
             */
            if (KeSR1B_b_MCPB_DATA2_FD5_E2E_BypEnbl)
            {
                /* Switch: '<S2146>/Switch1' incorporates:
                 *  Constant: '<S2146>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_i =
                    KeSR1B_y_MCPB_DATA2_FD5_E2E_Byp;
            }

            /* End of Switch: '<S2146>/Switch' */
        }

        /* End of Switch: '<S2146>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_MCPB_DATA2_FD5_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_MCPB_DATA2_FD5_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S2147>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_i,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_hk);

        /* Outputs for Atomic SubSystem: '<S2145>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S2157>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2157>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_hk.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S2157>/Inc Cntr' incorporates:
             *  Constant: '<S2150>/Calib'
             *  UnitDelay: '<S2157>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fg) + ((uint32)
                             KeSR1B_Cnt_MCPB_DATA2_FD5_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2157>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2157>/Inc Cntr'
             */
            VeSR1B_Cnt_MCPB_DATA2_FD5_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2157>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_i =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fg;

            /* MinMax: '<S2157>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_i) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_i = 1U;
            }

            /* End of MinMax: '<S2157>/FixPt MinMax' */

            /* Switch: '<S2157>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2148>/Zero4'
             *  Sum: '<S2157>/Dec Cntr'
             */
            VeSR1B_Cnt_MCPB_DATA2_FD5_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_i) - 1));
        }

        /* End of Switch: '<S2157>/dec if Ok else inc2' */

        /* Logic: '<S2157>/Cntr fail' incorporates:
         *  Constant: '<S2151>/Calib'
         *  RelationalOperator: '<S2157>/Enough counts to Fail?2'
         *  UnitDelay: '<S2157>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_i = (uint8)
            (((VeSR1B_Cnt_MCPB_DATA2_FD5_CRC_DebCntr >=
               KeSR1B_Cnt_MCPB_DATA2_FD5_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_h0) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S2157>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fg =
            VeSR1B_Cnt_MCPB_DATA2_FD5_CRC_DebCntr;

        /* Update for UnitDelay: '<S2157>/Prev Fail Condition' incorporates:
         *  Logic: '<S2157>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_h0 =
            rtb_TmpSignalConversionAtVeRx_i;

        /* DataTypeConversion: '<S2145>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S2145>/VeSR1N_b_MCPB_DATA2_FD5_CRC_Faild'
         *  Logic: '<S2157>/Cntr fail'
         *  Logic: '<S2157>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_CRC_F_o = (((sint32)
            rtb_TmpSignalConversionAtVeRx_i) != 0);

        /* End of Outputs for SubSystem: '<S2145>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S2145>/VeSR1N_b_MCPB_DATA2_FD5_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_CRC_Fai =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_hk.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S2145>/VeSR1N_b_MCPB_DATA2_FD5_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_E2E_Fai =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_hk.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S2145>/EscData_MC_Failing_Logic' */
        /* Switch: '<S2158>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2158>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_hk.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S2158>/Inc Cntr' incorporates:
             *  Constant: '<S2152>/Calib'
             *  UnitDelay: '<S2158>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gf) + ((uint32)
                             KeSR1B_Cnt_MCPB_DATA2_FD5_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2158>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2158>/Inc Cntr'
             */
            VeSR1B_Cnt_MCPB_DATA2_FD5_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2158>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_i =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gf;

            /* MinMax: '<S2158>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_i) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_i = 1U;
            }

            /* End of MinMax: '<S2158>/FixPt MinMax' */

            /* Switch: '<S2158>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2149>/Zero4'
             *  Sum: '<S2158>/Dec Cntr'
             */
            VeSR1B_Cnt_MCPB_DATA2_FD5_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_i) - 1));
        }

        /* End of Switch: '<S2158>/dec if Ok else inc2' */

        /* Logic: '<S2158>/Cntr fail' incorporates:
         *  Constant: '<S2153>/Calib'
         *  RelationalOperator: '<S2158>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_i = (uint8)
            ((VeSR1B_Cnt_MCPB_DATA2_FD5_MC_DebCntr >=
              KeSR1B_Cnt_MCPB_DATA2_FD5_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S2158>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_gf =
            VeSR1B_Cnt_MCPB_DATA2_FD5_MC_DebCntr;

        /* Update for UnitDelay: '<S2158>/Prev Fail Condition' incorporates:
         *  Logic: '<S2158>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_l0 =
            rtb_TmpSignalConversionAtVeRx_i;

        /* DataTypeConversion: '<S2145>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S2145>/VeSR1N_b_MCPB_DATA2_FD5_MC_Faild'
         *  Logic: '<S2158>/Cntr fail'
         *  Logic: '<S2158>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA2_FD5_MC_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeRx_i) != 0);

        /* End of Outputs for SubSystem: '<S2145>/EscData_MC_Failing_Logic' */

        /* DataStoreWrite: '<S2145>/VeSR1N_T_MCPB_Inverter_Temp_FD5' */
        SR1B_BLUEN_ac_DW.VeSR1N_T_MCPB_Inverter_Temp_FD5 =
            rtb_TmpSignalConversionAtVeS_lz.E_MCPB_Inverter_Temp;

        /* DataStoreWrite: '<S2145>/VeSR1N_T_MCPB_Rotor_Temp_FD5' */
        SR1B_BLUEN_ac_DW.VeSR1N_T_MCPB_Rotor_Temp_FD5 =
            rtb_TmpSignalConversionAtVeS_lz.E_MCPB_Rotor_Temperature;

        /* DataStoreWrite: '<S2145>/VeSR1N_T_MCPB_Temp_FD5' */
        SR1B_BLUEN_ac_DW.VeSR1N_T_MCPB_Temp_FD5 =
            rtb_TmpSignalConversionAtVeS_lz.E_MCPB_Temp;

        /* DataTypeConversion: '<S2145>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S2145>/VeSR1N_b_CLrDiagInfo_MCPB_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_CLrDiagInfo_MCPB_FD5 =
            rtb_TmpSignalConversionAtVeS_lz.E_CLrDiagInfo_MCPB ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S2145>/Relational Operator1' incorporates:
         *  Constant: '<S2145>/Constant1'
         *  DataStoreWrite: '<S2145>/VeSR1N_b_MCPB_Inverter_Temp_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_Inverter_Temp_S_o = (((sint32)
            rtb_TmpSignalConversionAtVeS_lz.E_MCPB_Inverter_Temp) == 255);

        /* DataTypeConversion: '<S2145>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S2145>/VeSR1N_b_MCPB_ROL_Request_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_ROL_Request_FD5 =
            rtb_TmpSignalConversionAtVeS_lz.E_MCPB_ROL_Request ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S2145>/Relational Operator2' incorporates:
         *  Constant: '<S2145>/Constant3'
         *  DataStoreWrite: '<S2145>/VeSR1N_b_MCPB_Rotor_Temperature_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_Rotor_Temperatu_i = (((sint32)
            rtb_TmpSignalConversionAtVeS_lz.E_MCPB_Rotor_Temperature) == 255);

        /* RelationalOperator: '<S2145>/Relational Operator3' incorporates:
         *  Constant: '<S2145>/Constant4'
         *  DataStoreWrite: '<S2145>/VeSR1N_b_MCPB_Temp_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_Temp_SNA_Faild_e = (((sint32)
            rtb_TmpSignalConversionAtVeS_lz.E_MCPB_Temp) == 255);

        /* DataStoreWrite: '<S2145>/VeSR1N_d_Cntr_MCPB_DATA2_FD5' */
        SR1B_BLUEN_ac_DW.VeSR1N_d_Cntr_MCPB_DATA2_FD5 =
            rtb_TmpSignalConversionAtVeS_lz.E_Cntr_MCPB_DATA2;

        /* DataTypeConversion: '<S2145>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S2145>/VeSR1N_h_MAC_MCPB_DATA2_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_h_MAC_MCPB_DATA2_FD5 =
            rtb_TmpSignalConversionAtVeS_lz.E_MAC_MCPB_DATA2;
        if (rtb_TmpSignalConversionAtVeS_lz.E_MAC_MCPB_DATA2 >
                281474976710655ULL)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_h_MAC_MCPB_DATA2_FD5 = 281474976710655ULL;
        }

        /* End of DataTypeConversion: '<S2145>/Data Type Conversion3' */

        /* DataTypeConversion: '<S2145>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S2145>/VeSR1N_y_MCPB_ROL_STATUS_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MCPB_ROL_STATUS_FD5 =
            rtb_TmpSignalConversionAtVeS_lz.E_MCPB_ROL_STATUS;
        if (((sint32)rtb_TmpSignalConversionAtVeS_lz.E_MCPB_ROL_STATUS) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_MCPB_ROL_STATUS_FD5 = 7U;
        }

        /* End of DataTypeConversion: '<S2145>/Data Type Conversion6' */

        /* Outputs for Enabled SubSystem: '<S2145>/Reset_MM_Failing' */
        /* Constant: '<S2154>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_MCPB_DATA2_FD5_MM_,
            rtb_VeSR1N_Cnt_MCPB_DATA2_FD5_M, KeSR1B_Cnt_MCPB_DATA2_FD5_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_m3);

        /* End of Outputs for SubSystem: '<S2145>/Reset_MM_Failing' */

        /* Gain: '<S2145>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_cs = true;
    }

    /* End of Constant: '<S2144>/Calib' */
    /* End of Outputs for SubSystem: '<S2140>/MCPB_DATA2_FD5_Processing' */

    /* Merge: '<S66>/SR1N_Cnt_MCPB_DATA2_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2140>/VeSR1N_Cnt_MCPB_DATA2_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_MCPB_DATA2_FD5_Received_VeSR1N_Cnt_MCPB_DATA2_FD5_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_m3.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S66>/SR1N_b_MCPB_DATA2_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2140>/VeSR1N_b_MCPB_DATA2_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_MCPB_DATA2_FD5_Received_VeSR1N_b_MCPB_DATA2_FD5_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_m3.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S66>/SR1N_b_MCPB_DATA2_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2140>/VeSR1N_b_MCPB_DATA2_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_MCPB_DATA2_FD5_Received_VeSR1N_b_MCPB_DATA2_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_cs);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_MCPB_DATA2_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_MCPB_DATA_FD11_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_MCPB_DATA_FD11_M;
    boolean rtb_VeSR1N_b_MCPB_DATA_FD11_MM_;
    IDTRMCPB_DATA_FD11_Pkt rtb_TmpSignalConversionAtVeSR_k;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_p;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_MCPB_DATA_FD11_Pkt' incorporates:
     *  SubSystem: '<S67>/MCPB_DATA_FD11_Received'
     */
    /* SignalConversion generated from: '<S2171>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S67>/SR1N_Cnt_MCPB_DATA_FD11_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_MCPB_DATA_FD11_M =
        Rte_IrvRead_SR1B_MCPB_DATA_FD11_Received_VeSR1N_Cnt_MCPB_DATA_FD11_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S2171>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S67>/SR1N_b_MCPB_DATA_FD11_MM_Faild_merge'
     */
    rtb_VeSR1N_b_MCPB_DATA_FD11_MM_ =
        Rte_IrvRead_SR1B_MCPB_DATA_FD11_Received_VeSR1N_b_MCPB_DATA_FD11_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S2171>/VeSR1B_h_COMRX_MCPB_DATA_FD11_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_MCPB_DATA_FD11_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_MCPB_DATA_FD11_Pkt_COMRX_MCPB_DATA_FD11_Pkt
        (&rtb_TmpSignalConversionAtVeSR_k);

    /* SignalConversion generated from: '<S2171>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_MCPB_DATA_FD11_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_MCPB_DATA_FD11_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_p);

VeRxPDU_MCPB_DATA_FD11_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_p;

    /* Outputs for Enabled SubSystem: '<S2171>/MCPB_DATA_FD11_Processing' incorporates:
     *  EnablePort: '<S2176>/Enable'
     */
    /* Constant: '<S2175>/Calib' */
    if (KeSR1B_b_MCPB_DATA_FD11_Enbl)
    {
        /* Switch: '<S2177>/Switch1' incorporates:
         *  SignalConversion generated from: '<S2171>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_MCPB_DATA_FD11_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S2177>/Switch' incorporates:
             *  Constant: '<S2177>/Constant'
             */
            if (KeSR1B_b_MCPB_DATA_FD11_E2E_BypEnbl)
            {
                /* Switch: '<S2177>/Switch1' incorporates:
                 *  Constant: '<S2177>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_p =
                    KeSR1B_y_MCPB_DATA_FD11_E2E_Byp;
            }

            /* End of Switch: '<S2177>/Switch' */
        }

        /* End of Switch: '<S2177>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_MCPB_DATA_FD11_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_MCPB_DATA_FD11_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S2178>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_p,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_fu);

        /* Outputs for Atomic SubSystem: '<S2176>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S2188>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2188>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_fu.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S2188>/Inc Cntr' incorporates:
             *  Constant: '<S2181>/Calib'
             *  UnitDelay: '<S2188>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_pw) + ((uint32)
                             KeSR1B_Cnt_MCPB_DATA_FD11_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2188>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2188>/Inc Cntr'
             */
            VeSR1B_Cnt_MCPB_DATA_FD11_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2188>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_p =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_pw;

            /* MinMax: '<S2188>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_p) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_p = 1U;
            }

            /* End of MinMax: '<S2188>/FixPt MinMax' */

            /* Switch: '<S2188>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2179>/Zero4'
             *  Sum: '<S2188>/Dec Cntr'
             */
            VeSR1B_Cnt_MCPB_DATA_FD11_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_p) - 1));
        }

        /* End of Switch: '<S2188>/dec if Ok else inc2' */

        /* Logic: '<S2188>/Cntr fail' incorporates:
         *  Constant: '<S2182>/Calib'
         *  RelationalOperator: '<S2188>/Enough counts to Fail?2'
         *  UnitDelay: '<S2188>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_p = (uint8)
            (((VeSR1B_Cnt_MCPB_DATA_FD11_CRC_DebCntr >=
               KeSR1B_Cnt_MCPB_DATA_FD11_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_cp) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S2188>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_pw =
            VeSR1B_Cnt_MCPB_DATA_FD11_CRC_DebCntr;

        /* Update for UnitDelay: '<S2188>/Prev Fail Condition' incorporates:
         *  Logic: '<S2188>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_cp =
            rtb_TmpSignalConversionAtVeRx_p;

        /* DataTypeConversion: '<S2176>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S2176>/VeSR1N_b_MCPB_DATA_FD11_CRC_Faild'
         *  Logic: '<S2188>/Cntr fail'
         *  Logic: '<S2188>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA_FD11_CRC_F_a = (((sint32)
            rtb_TmpSignalConversionAtVeRx_p) != 0);

        /* End of Outputs for SubSystem: '<S2176>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S2176>/VeSR1N_b_MCPB_DATA_FD11_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA_FD11_CRC_Fai =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_fu.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S2176>/VeSR1N_b_MCPB_DATA_FD11_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA_FD11_E2E_Fai =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_fu.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S2176>/EscData_MC_Failing_Logic' */
        /* Switch: '<S2189>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2189>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_fu.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S2189>/Inc Cntr' incorporates:
             *  Constant: '<S2183>/Calib'
             *  UnitDelay: '<S2189>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_b)
                                    + ((uint32)KeSR1B_Cnt_MCPB_DATA_FD11_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2189>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2189>/Inc Cntr'
             */
            VeSR1B_Cnt_MCPB_DATA_FD11_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2189>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_p =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_b;

            /* MinMax: '<S2189>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_p) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_p = 1U;
            }

            /* End of MinMax: '<S2189>/FixPt MinMax' */

            /* Switch: '<S2189>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2180>/Zero4'
             *  Sum: '<S2189>/Dec Cntr'
             */
            VeSR1B_Cnt_MCPB_DATA_FD11_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_p) - 1));
        }

        /* End of Switch: '<S2189>/dec if Ok else inc2' */

        /* Logic: '<S2189>/Cntr fail' incorporates:
         *  Constant: '<S2184>/Calib'
         *  RelationalOperator: '<S2189>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_p = (uint8)
            ((VeSR1B_Cnt_MCPB_DATA_FD11_MC_DebCntr >=
              KeSR1B_Cnt_MCPB_DATA_FD11_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S2189>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_b =
            VeSR1B_Cnt_MCPB_DATA_FD11_MC_DebCntr;

        /* Update for UnitDelay: '<S2189>/Prev Fail Condition' incorporates:
         *  Logic: '<S2189>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_m3 =
            rtb_TmpSignalConversionAtVeRx_p;

        /* DataTypeConversion: '<S2176>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S2176>/VeSR1N_b_MCPB_DATA_FD11_MC_Faild'
         *  Logic: '<S2189>/Cntr fail'
         *  Logic: '<S2189>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA_FD11_MC_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeRx_p) != 0);

        /* End of Outputs for SubSystem: '<S2176>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S2176>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S2176>/VeSR1N_b_MCPB_ServLamp_Req_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_ServLamp_Req_FD11 =
            rtb_TmpSignalConversionAtVeSR_k.E_MCPB_Service_Lamp_Request ?
            ((uint8)1) : ((uint8)0);

        /* DataTypeConversion: '<S2176>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S2176>/VeSR1N_y_MC_MCPB_DATA_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MC_MCPB_DATA_FD11 =
            rtb_TmpSignalConversionAtVeSR_k.E_MC_MCPB_DATA;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_k.E_MC_MCPB_DATA) > 15)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_MC_MCPB_DATA_FD11 = 15U;
        }

        /* End of DataTypeConversion: '<S2176>/Data Type Conversion1' */

        /* Outputs for Enabled SubSystem: '<S2176>/Reset_MM_Failing' */
        /* Constant: '<S2185>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_MCPB_DATA_FD11_MM_,
            rtb_VeSR1N_Cnt_MCPB_DATA_FD11_M, KeSR1B_Cnt_MCPB_DATA_FD11_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_me);

        /* End of Outputs for SubSystem: '<S2176>/Reset_MM_Failing' */

        /* Gain: '<S2176>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_a2 = true;
    }

    /* End of Constant: '<S2175>/Calib' */
    /* End of Outputs for SubSystem: '<S2171>/MCPB_DATA_FD11_Processing' */

    /* Merge: '<S67>/SR1N_Cnt_MCPB_DATA_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2171>/VeSR1N_Cnt_MCPB_DATA_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_MCPB_DATA_FD11_Received_VeSR1N_Cnt_MCPB_DATA_FD11_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_me.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S67>/SR1N_b_MCPB_DATA_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2171>/VeSR1N_b_MCPB_DATA_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_MCPB_DATA_FD11_Received_VeSR1N_b_MCPB_DATA_FD11_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_me.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S67>/SR1N_b_MCPB_DATA_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2171>/VeSR1N_b_MCPB_DATA_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_MCPB_DATA_FD11_Received_VeSR1N_b_MCPB_DATA_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_a2);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_MCPB_DATA_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_MCPB_DATA_FD5_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_MCPB_DATA_FD5_MM;
    boolean rtb_VeSR1N_b_MCPB_DATA_FD5_MM_F;
    IDTRMCPB_DATA_FD5_Pkt rtb_TmpSignalConversionAtVeS_lj;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeR_io;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_MCPB_DATA_FD5_Pkt' incorporates:
     *  SubSystem: '<S68>/MCPB_DATA_FD5_Received'
     */
    /* SignalConversion generated from: '<S2196>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S68>/SR1N_Cnt_MCPB_DATA_FD5_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_MCPB_DATA_FD5_MM =
        Rte_IrvRead_SR1B_MCPB_DATA_FD5_Received_VeSR1N_Cnt_MCPB_DATA_FD5_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S2196>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S68>/SR1N_b_MCPB_DATA_FD5_MM_Faild_merge'
     */
    rtb_VeSR1N_b_MCPB_DATA_FD5_MM_F =
        Rte_IrvRead_SR1B_MCPB_DATA_FD5_Received_VeSR1N_b_MCPB_DATA_FD5_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S2196>/VeSR1B_h_COMRX_MCPB_DATA_FD5_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_MCPB_DATA_FD5_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_MCPB_DATA_FD5_Pkt_COMRX_MCPB_DATA_FD5_Pkt
        (&rtb_TmpSignalConversionAtVeS_lj);

    /* SignalConversion generated from: '<S2196>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_MCPB_DATA_FD5_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_MCPB_DATA_FD5_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeR_io);

VeRxPDU_MCPB_DATA_FD5_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeR_io;

    /* Outputs for Enabled SubSystem: '<S2196>/MCPB_DATA_FD5_Processing' incorporates:
     *  EnablePort: '<S2201>/Enable'
     */
    /* Constant: '<S2200>/Calib' */
    if (KeSR1B_b_MCPB_DATA_FD5_Enbl)
    {
        /* Switch: '<S2202>/Switch1' incorporates:
         *  SignalConversion generated from: '<S2196>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_MCPB_DATA_FD5_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S2202>/Switch' incorporates:
             *  Constant: '<S2202>/Constant'
             */
            if (KeSR1B_b_MCPB_DATA_FD5_E2E_BypEnbl)
            {
                /* Switch: '<S2202>/Switch1' incorporates:
                 *  Constant: '<S2202>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeR_io = KeSR1B_y_MCPB_DATA_FD5_E2E_Byp;
            }

            /* End of Switch: '<S2202>/Switch' */
        }

        /* End of Switch: '<S2202>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_MCPB_DATA_FD5_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_MCPB_DATA_FD5_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S2203>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeR_io,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_pr);

        /* Outputs for Atomic SubSystem: '<S2201>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S2213>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2213>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_pr.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S2213>/Inc Cntr' incorporates:
             *  Constant: '<S2206>/Calib'
             *  UnitDelay: '<S2213>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_kh) + ((uint32)
                             KeSR1B_Cnt_MCPB_DATA_FD5_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2213>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2213>/Inc Cntr'
             */
            VeSR1B_Cnt_MCPB_DATA_FD5_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2213>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeR_io =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_kh;

            /* MinMax: '<S2213>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeR_io) <= 1)
            {
                rtb_TmpSignalConversionAtVeR_io = 1U;
            }

            /* End of MinMax: '<S2213>/FixPt MinMax' */

            /* Switch: '<S2213>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2204>/Zero4'
             *  Sum: '<S2213>/Dec Cntr'
             */
            VeSR1B_Cnt_MCPB_DATA_FD5_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeR_io) - 1));
        }

        /* End of Switch: '<S2213>/dec if Ok else inc2' */

        /* Logic: '<S2213>/Cntr fail' incorporates:
         *  Constant: '<S2207>/Calib'
         *  RelationalOperator: '<S2213>/Enough counts to Fail?2'
         *  UnitDelay: '<S2213>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeR_io = (uint8)
            (((VeSR1B_Cnt_MCPB_DATA_FD5_CRC_DebCntr >=
               KeSR1B_Cnt_MCPB_DATA_FD5_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_hf) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S2213>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_kh =
            VeSR1B_Cnt_MCPB_DATA_FD5_CRC_DebCntr;

        /* Update for UnitDelay: '<S2213>/Prev Fail Condition' incorporates:
         *  Logic: '<S2213>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_hf =
            rtb_TmpSignalConversionAtVeR_io;

        /* DataTypeConversion: '<S2201>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S2201>/VeSR1N_b_MCPB_DATA_FD5_CRC_Faild'
         *  Logic: '<S2213>/Cntr fail'
         *  Logic: '<S2213>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA_FD5_CRC_Fa_b = (((sint32)
            rtb_TmpSignalConversionAtVeR_io) != 0);

        /* End of Outputs for SubSystem: '<S2201>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S2201>/VeSR1N_b_MCPB_DATA_FD5_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA_FD5_CRC_Fail =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_pr.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S2201>/VeSR1N_b_MCPB_DATA_FD5_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA_FD5_E2E_Fail =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_pr.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S2201>/EscData_MC_Failing_Logic' */
        /* Switch: '<S2214>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2214>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_pr.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S2214>/Inc Cntr' incorporates:
             *  Constant: '<S2208>/Calib'
             *  UnitDelay: '<S2214>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_l5) + ((uint32)
                             KeSR1B_Cnt_MCPB_DATA_FD5_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2214>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2214>/Inc Cntr'
             */
            VeSR1B_Cnt_MCPB_DATA_FD5_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2214>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeR_io =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_l5;

            /* MinMax: '<S2214>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeR_io) <= 1)
            {
                rtb_TmpSignalConversionAtVeR_io = 1U;
            }

            /* End of MinMax: '<S2214>/FixPt MinMax' */

            /* Switch: '<S2214>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2205>/Zero4'
             *  Sum: '<S2214>/Dec Cntr'
             */
            VeSR1B_Cnt_MCPB_DATA_FD5_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeR_io) - 1));
        }

        /* End of Switch: '<S2214>/dec if Ok else inc2' */

        /* Logic: '<S2214>/Cntr fail' incorporates:
         *  Constant: '<S2209>/Calib'
         *  RelationalOperator: '<S2214>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeR_io = (uint8)
            ((VeSR1B_Cnt_MCPB_DATA_FD5_MC_DebCntr >=
              KeSR1B_Cnt_MCPB_DATA_FD5_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S2214>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_l5 =
            VeSR1B_Cnt_MCPB_DATA_FD5_MC_DebCntr;

        /* Update for UnitDelay: '<S2214>/Prev Fail Condition' incorporates:
         *  Logic: '<S2214>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_gm =
            rtb_TmpSignalConversionAtVeR_io;

        /* DataTypeConversion: '<S2201>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S2201>/VeSR1N_b_MCPB_DATA_FD5_MC_Faild'
         *  Logic: '<S2214>/Cntr fail'
         *  Logic: '<S2214>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DATA_FD5_MC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeR_io) != 0);

        /* End of Outputs for SubSystem: '<S2201>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S2201>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S2201>/VeSR1N_b_MCPB_ServLampReq_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_ServLampReq_FD5 =
            rtb_TmpSignalConversionAtVeS_lj.E_MCPB_Service_Lamp_Request ?
            ((uint8)1) : ((uint8)0);

        /* DataTypeConversion: '<S2201>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S2201>/VeSR1N_y_MC_MCPB_DATA_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MC_MCPB_DATA_FD5 =
            rtb_TmpSignalConversionAtVeS_lj.E_MC_MCPB_DATA;
        if (((sint32)rtb_TmpSignalConversionAtVeS_lj.E_MC_MCPB_DATA) > 15)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_MC_MCPB_DATA_FD5 = 15U;
        }

        /* End of DataTypeConversion: '<S2201>/Data Type Conversion1' */

        /* Outputs for Enabled SubSystem: '<S2201>/Reset_MM_Failing' */
        /* Constant: '<S2210>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_MCPB_DATA_FD5_MM_F,
            rtb_VeSR1N_Cnt_MCPB_DATA_FD5_MM, KeSR1B_Cnt_MCPB_DATA_FD5_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_al);

        /* End of Outputs for SubSystem: '<S2201>/Reset_MM_Failing' */

        /* Gain: '<S2201>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_ax = true;
    }

    /* End of Constant: '<S2200>/Calib' */
    /* End of Outputs for SubSystem: '<S2196>/MCPB_DATA_FD5_Processing' */

    /* Merge: '<S68>/SR1N_Cnt_MCPB_DATA_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2196>/VeSR1N_Cnt_MCPB_DATA_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_MCPB_DATA_FD5_Received_VeSR1N_Cnt_MCPB_DATA_FD5_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_al.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S68>/SR1N_b_MCPB_DATA_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2196>/VeSR1N_b_MCPB_DATA_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_MCPB_DATA_FD5_Received_VeSR1N_b_MCPB_DATA_FD5_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_al.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S68>/SR1N_b_MCPB_DATA_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2196>/VeSR1N_b_MCPB_DATA_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_MCPB_DATA_FD5_Received_VeSR1N_b_MCPB_DATA_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_ax);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_MCPB_DATA_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_MCPB_PROPULSION_FD16_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_MCPB_PROPULSION_;
    boolean rtb_VeSR1N_b_MCPB_PROPULSION__n;
    IDTRMCPB_PROPULSION_FD16_Pkt rtb_TmpSignalConversionAtVeSR_e;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_d;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_MCPB_PROPULSION_FD16_Pkt' incorporates:
     *  SubSystem: '<S69>/MCPB_PROPULSION_FD16_Received'
     */
    /* SignalConversion generated from: '<S2221>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S69>/SR1N_Cnt_MCPB_PROPULSION_FD16_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_MCPB_PROPULSION_ =
        Rte_IrvRead_SR1B_MCPB_PROPULSION_FD16_Received_VeSR1N_Cnt_MCPB_PROPULSION_FD16_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S2221>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S69>/SR1N_b_MCPB_PROPULSION_FD16_MM_Faild_merge'
     */
    rtb_VeSR1N_b_MCPB_PROPULSION__n =
        Rte_IrvRead_SR1B_MCPB_PROPULSION_FD16_Received_VeSR1N_b_MCPB_PROPULSION_FD16_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S2221>/VeSR1B_h_COMRX_MCPB_PROPULSION_FD16_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_MCPB_PROPULSION_FD16_Pkt'
     */
    (void)
        Rte_Read_VeSR1B_h_COMRX_MCPB_PROPULSION_FD16_Pkt_COMRX_MCPB_PROPULSION_FD16_Pkt
        (&rtb_TmpSignalConversionAtVeSR_e);

    /* SignalConversion generated from: '<S2221>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_MCPB_PROPULSION_FD16_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_MCPB_PROPULSION_FD16_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_d);

VeRxPDU_MCPB_PROPULSION_FD16_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_d;

    /* Outputs for Enabled SubSystem: '<S2221>/MCPB_PROPULSION_FD16_Processing' incorporates:
     *  EnablePort: '<S2226>/Enable'
     */
    /* Constant: '<S2225>/Calib' */
    if (KeSR1B_b_MCPB_PROPULSION_FD16_Enbl)
    {
        /* Switch: '<S2227>/Switch1' incorporates:
         *  SignalConversion generated from: '<S2221>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_MCPB_PROPULSION_FD16_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S2227>/Switch' incorporates:
             *  Constant: '<S2227>/Constant'
             */
            if (KeSR1B_b_MCPB_PROPULSION_FD16_E2E_BypEnbl)
            {
                /* Switch: '<S2227>/Switch1' incorporates:
                 *  Constant: '<S2227>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_d =
                    KeSR1B_y_MCPB_PROPULSION_FD16_E2E_Byp;
            }

            /* End of Switch: '<S2227>/Switch' */
        }

        /* End of Switch: '<S2227>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_MCPB_PROPULSION_FD16_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_MCPB_PROPULSION_FD16_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S2228>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_d,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_j3);

        /* Outputs for Atomic SubSystem: '<S2226>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S2238>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2238>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_j3.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S2238>/Inc Cntr' incorporates:
             *  Constant: '<S2231>/Calib'
             *  UnitDelay: '<S2238>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_oc) + ((uint32)
                             KeSR1B_Cnt_MCPB_PROPULSION_FD16_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2238>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2238>/Inc Cntr'
             */
            VeSR1B_Cnt_MCPB_PROPULSION_FD16_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2238>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_d =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_oc;

            /* MinMax: '<S2238>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_d) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_d = 1U;
            }

            /* End of MinMax: '<S2238>/FixPt MinMax' */

            /* Switch: '<S2238>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2229>/Zero4'
             *  Sum: '<S2238>/Dec Cntr'
             */
            VeSR1B_Cnt_MCPB_PROPULSION_FD16_CRC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeRx_d) - 1));
        }

        /* End of Switch: '<S2238>/dec if Ok else inc2' */

        /* Logic: '<S2238>/Cntr fail' incorporates:
         *  Constant: '<S2232>/Calib'
         *  RelationalOperator: '<S2238>/Enough counts to Fail?2'
         *  UnitDelay: '<S2238>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_d = (uint8)
            (((VeSR1B_Cnt_MCPB_PROPULSION_FD16_CRC_DebCntr >=
               KeSR1B_Cnt_MCPB_PROPULSION_FD16_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_n1) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S2238>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_oc =
            VeSR1B_Cnt_MCPB_PROPULSION_FD16_CRC_DebCntr;

        /* Update for UnitDelay: '<S2238>/Prev Fail Condition' incorporates:
         *  Logic: '<S2238>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_n1 =
            rtb_TmpSignalConversionAtVeRx_d;

        /* DataTypeConversion: '<S2226>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S2226>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Faild'
         *  Logic: '<S2238>/Cntr fail'
         *  Logic: '<S2238>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_b = (((sint32)
            rtb_TmpSignalConversionAtVeRx_d) != 0);

        /* End of Outputs for SubSystem: '<S2226>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S2226>/VeSR1N_b_MCPB_PROPULSION_FD16_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_C =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_j3.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S2226>/VeSR1N_b_MCPB_PROPULSION_FD16_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_E =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_j3.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S2226>/EscData_MC_Failing_Logic' */
        /* Switch: '<S2239>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2239>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_j3.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S2239>/Inc Cntr' incorporates:
             *  Constant: '<S2233>/Calib'
             *  UnitDelay: '<S2239>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_h4) + ((uint32)
                             KeSR1B_Cnt_MCPB_PROPULSION_FD16_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2239>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2239>/Inc Cntr'
             */
            VeSR1B_Cnt_MCPB_PROPULSION_FD16_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2239>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_d =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_h4;

            /* MinMax: '<S2239>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_d) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_d = 1U;
            }

            /* End of MinMax: '<S2239>/FixPt MinMax' */

            /* Switch: '<S2239>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2230>/Zero4'
             *  Sum: '<S2239>/Dec Cntr'
             */
            VeSR1B_Cnt_MCPB_PROPULSION_FD16_MC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeRx_d) - 1));
        }

        /* End of Switch: '<S2239>/dec if Ok else inc2' */

        /* Logic: '<S2239>/Cntr fail' incorporates:
         *  Constant: '<S2234>/Calib'
         *  RelationalOperator: '<S2239>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_d = (uint8)
            ((VeSR1B_Cnt_MCPB_PROPULSION_FD16_MC_DebCntr >=
              KeSR1B_Cnt_MCPB_PROPULSION_FD16_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S2239>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_h4 =
            VeSR1B_Cnt_MCPB_PROPULSION_FD16_MC_DebCntr;

        /* Update for UnitDelay: '<S2239>/Prev Fail Condition' incorporates:
         *  Logic: '<S2239>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_k3 =
            rtb_TmpSignalConversionAtVeRx_d;

        /* DataTypeConversion: '<S2226>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S2226>/VeSR1N_b_MCPB_PROPULSION_FD16_MC_Faild'
         *  Logic: '<S2239>/Cntr fail'
         *  Logic: '<S2239>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_PROPULSION_FD16_M = (((sint32)
            rtb_TmpSignalConversionAtVeRx_d) != 0);

        /* End of Outputs for SubSystem: '<S2226>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S2226>/Data Type Conversion13' incorporates:
         *  DataStoreWrite: '<S2226>/VeSR1N_M_MCPB_MaxTorq_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_MCPB_MaxTorq_P_FD16 =
            rtb_TmpSignalConversionAtVeSR_e.E_MCPB_MaxTorq_P;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_e.E_MCPB_MaxTorq_P) > 16383)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_MCPB_MaxTorq_P_FD16 = 16383U;
        }

        /* End of DataTypeConversion: '<S2226>/Data Type Conversion13' */

        /* DataTypeConversion: '<S2226>/Data Type Conversion14' incorporates:
         *  DataStoreWrite: '<S2226>/VeSR1N_M_MCPB_MinTorq_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_MCPB_MinTorq_P_FD16 =
            rtb_TmpSignalConversionAtVeSR_e.E_MCPB_MinTorq_P;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_e.E_MCPB_MinTorq_P) > 16383)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_MCPB_MinTorq_P_FD16 = 16383U;
        }

        /* End of DataTypeConversion: '<S2226>/Data Type Conversion14' */

        /* DataTypeConversion: '<S2226>/Data Type Conversion16' incorporates:
         *  DataStoreWrite: '<S2226>/VeSR1N_M_MCPB_MtrMaxCpbltyTrq_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_MCPB_MtrMaxCpbltyTrq_P =
            rtb_TmpSignalConversionAtVeSR_e.E_MCPB_MtrMaxCpbltyTrq_P;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_e.E_MCPB_MtrMaxCpbltyTrq_P) >
            16383)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_MCPB_MtrMaxCpbltyTrq_P = 16383U;
        }

        /* End of DataTypeConversion: '<S2226>/Data Type Conversion16' */

        /* DataTypeConversion: '<S2226>/Data Type Conversion17' incorporates:
         *  DataStoreWrite: '<S2226>/VeSR1N_M_MCPB_MtrMinCpbltyTrq_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_MCPB_MtrMinCpbltyTrq_P =
            rtb_TmpSignalConversionAtVeSR_e.E_MCPB_MtrMinCpbltyTrq_P;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_e.E_MCPB_MtrMinCpbltyTrq_P) >
            16383)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_MCPB_MtrMinCpbltyTrq_P = 16383U;
        }

        /* End of DataTypeConversion: '<S2226>/Data Type Conversion17' */

        /* DataTypeConversion: '<S2226>/Data Type Conversion23' incorporates:
         *  DataStoreWrite: '<S2226>/VeSR1N_M_MCPB_TorqAchved_AEMD_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_MCPB_TorqAchved_AEMD_P =
            rtb_TmpSignalConversionAtVeSR_e.E_MCPB_TorqAchieved_AEMD_P;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_e.E_MCPB_TorqAchieved_AEMD_P)
            > 16383)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_MCPB_TorqAchved_AEMD_P = 16383U;
        }

        /* End of DataTypeConversion: '<S2226>/Data Type Conversion23' */

        /* DataTypeConversion: '<S2226>/Data Type Conversion25' incorporates:
         *  DataStoreWrite: '<S2226>/VeSR1N_M_MCPB_Torque_Achieved_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_MCPB_Torque_Achieved_P =
            rtb_TmpSignalConversionAtVeSR_e.E_MCPB_Torque_Achieved_P;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_e.E_MCPB_Torque_Achieved_P) >
            16383)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_MCPB_Torque_Achieved_P = 16383U;
        }

        /* End of DataTypeConversion: '<S2226>/Data Type Conversion25' */

        /* DataStoreWrite: '<S2226>/VeSR1N_U_MCPB_CpbltySpdDvVolt_P_FD16' */
        SR1B_BLUEN_ac_DW.VeSR1N_U_MCPB_CpbltySpdDvVolt_P =
            rtb_TmpSignalConversionAtVeSR_e.E_MCPB_CpbltySpdDivVolt_P;

        /* DataTypeConversion: '<S2226>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S2226>/VeSR1N_b_MCPB_3PS_Pos_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_3PS_Pos_P_FD16 =
            rtb_TmpSignalConversionAtVeSR_e.E_MCPB_3PS_Pos_P ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S2226>/Relational Operator1' incorporates:
         *  Constant: '<S2226>/Constant1'
         *  DataStoreWrite: '<S2226>/VeSR1N_b_MCPB_6SO_Status_P_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_6SO_Status_P_SNA_ = (((sint32)
            rtb_TmpSignalConversionAtVeSR_e.E_MCPB_6SO_Status_P) == 3);

        /* DataTypeConversion: '<S2226>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S2226>/VeSR1N_b_MCPB_AccelRawV_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_AccelRawV_P_FD16 =
            rtb_TmpSignalConversionAtVeSR_e.E_MCPB_AccelRawV_P ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S2226>/Relational Operator2' incorporates:
         *  Constant: '<S2226>/Constant3'
         *  DataStoreWrite: '<S2226>/VeSR1N_b_MCPB_AccelRaw_P_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_AccelRaw_P_SNA_Fa = (((sint32)
            rtb_TmpSignalConversionAtVeSR_e.E_MCPB_AccelRaw_P) == 65535);

        /* RelationalOperator: '<S2226>/Relational Operator3' incorporates:
         *  Constant: '<S2226>/Constant4'
         *  DataStoreWrite: '<S2226>/VeSR1N_b_MCPB_CpbltySpdDivVolt_P_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_CpbltySpdDivVolt_ = (((sint32)
            rtb_TmpSignalConversionAtVeSR_e.E_MCPB_CpbltySpdDivVolt_P) == 65535);

        /* RelationalOperator: '<S2226>/Relational Operator4' incorporates:
         *  Constant: '<S2226>/Constant5'
         *  DataStoreWrite: '<S2226>/VeSR1N_b_MCPB_DeratingFactor_P_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_DeratingFactor_P_ = (((sint32)
            rtb_TmpSignalConversionAtVeSR_e.E_MCPB_DeratingFactor_P) == 63);

        /* DataTypeConversion: '<S2226>/Data Type Conversion10' incorporates:
         *  DataStoreWrite: '<S2226>/VeSR1N_b_MCPB_HV_CnctrOpn_Req_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_HV_CnctrOpn_Req_P =
            rtb_TmpSignalConversionAtVeSR_e.E_MCPB_HV_CnctrOpn_Req_P ? ((uint8)1)
            : ((uint8)0);

        /* RelationalOperator: '<S2226>/Relational Operator5' incorporates:
         *  Constant: '<S2226>/Constant6'
         *  DataStoreWrite: '<S2226>/VeSR1N_b_MCPB_MaxTorq_P_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_MaxTorq_P_SNA_Fai = (((sint32)
            rtb_TmpSignalConversionAtVeSR_e.E_MCPB_MaxTorq_P) == 16383);

        /* RelationalOperator: '<S2226>/Relational Operator6' incorporates:
         *  Constant: '<S2226>/Constant7'
         *  DataStoreWrite: '<S2226>/VeSR1N_b_MCPB_MinTorq_P_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_MinTorq_P_SNA_Fai = (((sint32)
            rtb_TmpSignalConversionAtVeSR_e.E_MCPB_MinTorq_P) == 16383);

        /* RelationalOperator: '<S2226>/Relational Operator7' incorporates:
         *  Constant: '<S2226>/Constant8'
         *  DataStoreWrite: '<S2226>/VeSR1N_b_MCPB_MtrIndex_P_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_MtrIndex_P_SNA_Fa = (((sint32)
            rtb_TmpSignalConversionAtVeSR_e.E_MCPB_MtrIndex_P) == 31);

        /* RelationalOperator: '<S2226>/Relational Operator8' incorporates:
         *  Constant: '<S2226>/Constant9'
         *  DataStoreWrite: '<S2226>/VeSR1N_b_MCPB_MtrMaxCpbltyTrq_P_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_MtrMaxCpbltyTrq_P = (((sint32)
            rtb_TmpSignalConversionAtVeSR_e.E_MCPB_MtrMaxCpbltyTrq_P) == 16383);

        /* RelationalOperator: '<S2226>/Relational Operator9' incorporates:
         *  Constant: '<S2226>/Constant10'
         *  DataStoreWrite: '<S2226>/VeSR1N_b_MCPB_MtrMinCpbltyTrq_P_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_MtrMinCpbltyTrq_P = (((sint32)
            rtb_TmpSignalConversionAtVeSR_e.E_MCPB_MtrMinCpbltyTrq_P) == 16383);

        /* RelationalOperator: '<S2226>/Relational Operator10' incorporates:
         *  Constant: '<S2226>/Constant11'
         *  DataStoreWrite: '<S2226>/VeSR1N_b_MCPB_RPM_P_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_RPM_P_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeSR_e.E_MCPB_RPM_P) == 65535);

        /* DataTypeConversion: '<S2226>/Data Type Conversion19' incorporates:
         *  DataStoreWrite: '<S2226>/VeSR1N_b_MCPB_RPM_V_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_RPM_V_P_FD16 =
            rtb_TmpSignalConversionAtVeSR_e.E_MCPB_RPM_V_P ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S2226>/Relational Operator11' incorporates:
         *  Constant: '<S2226>/Constant12'
         *  DataStoreWrite: '<S2226>/VeSR1N_b_MCPB_Temp_P_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_Temp_P_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeSR_e.E_MCPB_Temp_P) == 255);

        /* RelationalOperator: '<S2226>/Relational Operator12' incorporates:
         *  Constant: '<S2226>/Constant13'
         *  DataStoreWrite: '<S2226>/VeSR1N_b_MCPB_TorqAchieved_AEMD_P_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_TorqAchieved_AEMD = (((sint32)
            rtb_TmpSignalConversionAtVeSR_e.E_MCPB_TorqAchieved_AEMD_P) == 16383);

        /* RelationalOperator: '<S2226>/Relational Operator13' incorporates:
         *  Constant: '<S2226>/Constant14'
         *  DataStoreWrite: '<S2226>/VeSR1N_b_MCPB_Torque_Achieved_P_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_Torque_Achieved_P = (((sint32)
            rtb_TmpSignalConversionAtVeSR_e.E_MCPB_Torque_Achieved_P) == 16383);

        /* DataTypeConversion: '<S2226>/Data Type Conversion26' incorporates:
         *  DataStoreWrite: '<S2226>/VeSR1N_b_MCPB_Torque_Achved_V_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_Torque_Achved_V_P =
            rtb_TmpSignalConversionAtVeSR_e.E_MCPB_Torque_Achieved_V_P ? ((uint8)
            1) : ((uint8)0);

        /* DataTypeConversion: '<S2226>/Data Type Conversion24' incorporates:
         *  DataStoreWrite: '<S2226>/VeSR1N_b_MCPB_TrqAchvd_AEMD_V_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MCPB_TrqAchvd_AEMD_V_P =
            rtb_TmpSignalConversionAtVeSR_e.E_MCPB_TorqAchieved_AEMD_V_P ?
            ((uint8)1) : ((uint8)0);

        /* RelationalOperator: '<S2226>/Relational Operator14' incorporates:
         *  Constant: '<S2226>/Constant15'
         *  DataStoreWrite: '<S2226>/VeSR1N_b_MPR_PosSensor_P_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_MPR_PosSensor_P_SNA_Fa = (((sint32)
            rtb_TmpSignalConversionAtVeSR_e.E_MPR_PosSensor_P) == 7);

        /* RelationalOperator: '<S2226>/Relational Operator18' incorporates:
         *  Constant: '<S2226>/Constant19'
         *  DataStoreWrite: '<S2226>/VeSR1N_b_PlockFailSts_P_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PlockFailSts_P_SNA_Fai = (((sint32)
            rtb_TmpSignalConversionAtVeSR_e.E_PlockFailSts_P) == 7);

        /* RelationalOperator: '<S2226>/Relational Operator16' incorporates:
         *  Constant: '<S2226>/Constant17'
         *  DataStoreWrite: '<S2226>/VeSR1N_b_Plock_MotorPosSts_P_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_Plock_MotorPosSts_P_SN = (((sint32)
            rtb_TmpSignalConversionAtVeSR_e.E_Plock_MotorPosSts_P) == 7);

        /* RelationalOperator: '<S2226>/Relational Operator17' incorporates:
         *  Constant: '<S2226>/Constant18'
         *  DataStoreWrite: '<S2226>/VeSR1N_b_Plock_PosSensor_P_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_Plock_PosSensor_P_SNA_ = (((sint32)
            rtb_TmpSignalConversionAtVeSR_e.E_Plock_PosSensor_P) == 7);

        /* RelationalOperator: '<S2226>/Relational Operator15' incorporates:
         *  Constant: '<S2226>/Constant16'
         *  DataStoreWrite: '<S2226>/VeSR1N_b_Plock_fdbk_sts_P_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_Plock_fdbk_sts_P_SNA_F = (((sint32)
            rtb_TmpSignalConversionAtVeSR_e.E_Plock_fdbk_sts_P) == 7);

        /* DataTypeConversion: '<S2226>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S2226>/VeSR1N_h_MCPB_DeratingFactor_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_h_MCPB_DeratingFactor_P_ =
            rtb_TmpSignalConversionAtVeSR_e.E_MCPB_DeratingFactor_P;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_e.E_MCPB_DeratingFactor_P) >
                63)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_h_MCPB_DeratingFactor_P_ = 63U;
        }

        /* End of DataTypeConversion: '<S2226>/Data Type Conversion8' */

        /* DataStoreWrite: '<S2226>/VeSR1N_n_MCPB_RPM_P_FD16' */
        SR1B_BLUEN_ac_DW.VeSR1N_n_MCPB_RPM_P_FD16 =
            rtb_TmpSignalConversionAtVeSR_e.E_MCPB_RPM_P;

        /* DataStoreWrite: '<S2226>/VeSR1N_n_MCPB_Spd_Lim_P_FD16' */
        SR1B_BLUEN_ac_DW.VeSR1N_n_MCPB_Spd_Lim_P_FD16 =
            rtb_TmpSignalConversionAtVeSR_e.E_MCPB_Spd_Lim_P;

        /* DataTypeConversion: '<S2226>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S2226>/VeSR1N_y_MCPB_6SO_Status_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MCPB_6SO_Status_P_FD16 =
            rtb_TmpSignalConversionAtVeSR_e.E_MCPB_6SO_Status_P;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_e.E_MCPB_6SO_Status_P) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_MCPB_6SO_Status_P_FD16 = 3U;
        }

        /* End of DataTypeConversion: '<S2226>/Data Type Conversion3' */

        /* DataTypeConversion: '<S2226>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S2226>/VeSR1N_y_MCPB_AC_Isolati_Stat_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MCPB_AC_Isolati_Stat_P =
            rtb_TmpSignalConversionAtVeSR_e.E_MCPB_AC_Isolation_Status_P;
        if (((sint32)
                rtb_TmpSignalConversionAtVeSR_e.E_MCPB_AC_Isolation_Status_P) >
                3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_MCPB_AC_Isolati_Stat_P = 3U;
        }

        /* End of DataTypeConversion: '<S2226>/Data Type Conversion4' */

        /* DataStoreWrite: '<S2226>/VeSR1N_y_MCPB_AccelRaw_P_FD16' */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MCPB_AccelRaw_P_FD16 =
            rtb_TmpSignalConversionAtVeSR_e.E_MCPB_AccelRaw_P;

        /* DataTypeConversion: '<S2226>/Data Type Conversion9' incorporates:
         *  DataStoreWrite: '<S2226>/VeSR1N_y_MCPB_Dschrge_Status_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MCPB_Dschrge_Status_P_ =
            rtb_TmpSignalConversionAtVeSR_e.E_MCPB_Dschrge_Status_P;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_e.E_MCPB_Dschrge_Status_P) >
                3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_MCPB_Dschrge_Status_P_ = 3U;
        }

        /* End of DataTypeConversion: '<S2226>/Data Type Conversion9' */

        /* DataTypeConversion: '<S2226>/Data Type Conversion11' incorporates:
         *  DataStoreWrite: '<S2226>/VeSR1N_y_MCPB_InterlockSts_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MCPB_InterlockSts_P_FD =
            rtb_TmpSignalConversionAtVeSR_e.E_MCPB_InterlockSts_P;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_e.E_MCPB_InterlockSts_P) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_MCPB_InterlockSts_P_FD = 3U;
        }

        /* End of DataTypeConversion: '<S2226>/Data Type Conversion11' */

        /* DataTypeConversion: '<S2226>/Data Type Conversion12' incorporates:
         *  DataStoreWrite: '<S2226>/VeSR1N_y_MCPB_Invrtr_State_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MCPB_Invrtr_State_P_FD =
            rtb_TmpSignalConversionAtVeSR_e.E_MCPB_Invrtr_State_P;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_e.E_MCPB_Invrtr_State_P) > 15)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_MCPB_Invrtr_State_P_FD = 15U;
        }

        /* End of DataTypeConversion: '<S2226>/Data Type Conversion12' */

        /* DataTypeConversion: '<S2226>/Data Type Conversion15' incorporates:
         *  DataStoreWrite: '<S2226>/VeSR1N_y_MCPB_MtrIndex_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MCPB_MtrIndex_P_FD16 =
            rtb_TmpSignalConversionAtVeSR_e.E_MCPB_MtrIndex_P;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_e.E_MCPB_MtrIndex_P) > 31)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_MCPB_MtrIndex_P_FD16 = 31U;
        }

        /* End of DataTypeConversion: '<S2226>/Data Type Conversion15' */

        /* DataTypeConversion: '<S2226>/Data Type Conversion21' incorporates:
         *  DataStoreWrite: '<S2226>/VeSR1N_y_MCPB_SPT_Stat_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MCPB_SPT_Stat_P_FD16 =
            rtb_TmpSignalConversionAtVeSR_e.E_MCPB_SPT_Stat_P;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_e.E_MCPB_SPT_Stat_P) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_MCPB_SPT_Stat_P_FD16 = 3U;
        }

        /* End of DataTypeConversion: '<S2226>/Data Type Conversion21' */

        /* DataStoreWrite: '<S2226>/VeSR1N_y_MCPB_Temp_P_FD16' */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MCPB_Temp_P_FD16 =
            rtb_TmpSignalConversionAtVeSR_e.E_MCPB_Temp_P;

        /* DataTypeConversion: '<S2226>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S2226>/VeSR1N_y_MC_MCPB_PROPULSION_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MC_MCPB_PROPULSION_FD1 =
            rtb_TmpSignalConversionAtVeSR_e.E_MC_MCPB_PROPULSION;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_e.E_MC_MCPB_PROPULSION) > 15)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_MC_MCPB_PROPULSION_FD1 = 15U;
        }

        /* End of DataTypeConversion: '<S2226>/Data Type Conversion1' */

        /* DataTypeConversion: '<S2226>/Data Type Conversion27' incorporates:
         *  DataStoreWrite: '<S2226>/VeSR1N_y_MPR_PosSensor_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MPR_PosSensor_P_FD16 =
            rtb_TmpSignalConversionAtVeSR_e.E_MPR_PosSensor_P;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_e.E_MPR_PosSensor_P) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_MPR_PosSensor_P_FD16 = 7U;
        }

        /* End of DataTypeConversion: '<S2226>/Data Type Conversion27' */

        /* DataTypeConversion: '<S2226>/Data Type Conversion31' incorporates:
         *  DataStoreWrite: '<S2226>/VeSR1N_y_PlockFailSts_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PlockFailSts_P_FD16 =
            rtb_TmpSignalConversionAtVeSR_e.E_PlockFailSts_P;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_e.E_PlockFailSts_P) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_PlockFailSts_P_FD16 = 7U;
        }

        /* End of DataTypeConversion: '<S2226>/Data Type Conversion31' */

        /* DataTypeConversion: '<S2226>/Data Type Conversion29' incorporates:
         *  DataStoreWrite: '<S2226>/VeSR1N_y_Plock_MotorPosSts_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_Plock_MotorPosSts_P_FD =
            rtb_TmpSignalConversionAtVeSR_e.E_Plock_MotorPosSts_P;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_e.E_Plock_MotorPosSts_P) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_Plock_MotorPosSts_P_FD = 7U;
        }

        /* End of DataTypeConversion: '<S2226>/Data Type Conversion29' */

        /* DataTypeConversion: '<S2226>/Data Type Conversion30' incorporates:
         *  DataStoreWrite: '<S2226>/VeSR1N_y_Plock_PosSensor_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_Plock_PosSensor_P_FD16 =
            rtb_TmpSignalConversionAtVeSR_e.E_Plock_PosSensor_P;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_e.E_Plock_PosSensor_P) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_Plock_PosSensor_P_FD16 = 7U;
        }

        /* End of DataTypeConversion: '<S2226>/Data Type Conversion30' */

        /* DataTypeConversion: '<S2226>/Data Type Conversion28' incorporates:
         *  DataStoreWrite: '<S2226>/VeSR1N_y_Plock_fdbk_sts_P_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_Plock_fdbk_sts_P_FD16 =
            rtb_TmpSignalConversionAtVeSR_e.E_Plock_fdbk_sts_P;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_e.E_Plock_fdbk_sts_P) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_Plock_fdbk_sts_P_FD16 = 7U;
        }

        /* End of DataTypeConversion: '<S2226>/Data Type Conversion28' */

        /* Outputs for Enabled SubSystem: '<S2226>/Reset_MM_Failing' */
        /* Constant: '<S2235>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_MCPB_PROPULSION__n,
            rtb_VeSR1N_Cnt_MCPB_PROPULSION_,
            KeSR1B_Cnt_MCPB_PROPULSION_FD16_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_hj);

        /* End of Outputs for SubSystem: '<S2226>/Reset_MM_Failing' */

        /* Gain: '<S2226>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_nk = true;
    }

    /* End of Constant: '<S2225>/Calib' */
    /* End of Outputs for SubSystem: '<S2221>/MCPB_PROPULSION_FD16_Processing' */

    /* Merge: '<S69>/SR1N_Cnt_MCPB_PROPULSION_FD16_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2221>/VeSR1N_Cnt_MCPB_PROPULSION_FD16_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_MCPB_PROPULSION_FD16_Received_VeSR1N_Cnt_MCPB_PROPULSION_FD16_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_hj.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S69>/SR1N_b_MCPB_PROPULSION_FD16_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2221>/VeSR1N_b_MCPB_PROPULSION_FD16_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_MCPB_PROPULSION_FD16_Received_VeSR1N_b_MCPB_PROPULSION_FD16_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_hj.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S69>/SR1N_b_MCPB_PROPULSION_FD16_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2221>/VeSR1N_b_MCPB_PROPULSION_FD16_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_MCPB_PROPULSION_FD16_Received_VeSR1N_b_MCPB_PROPULSION_FD16_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_nk);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_MCPB_PROPULSION_FD16_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_OBD_CONTENT_FRAME_FD11_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_OBD_CONTENT_FR_g;
    boolean rtb_VeSR1N_b_OBD_CONTENT_FRA_fm;
    IDTROBD_CONTENT_FRAME_FD11_Pkt rtb_TmpSignalConversionAtVeS_hz;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_o;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_OBD_CONTENT_FRAME_FD11_Pkt' incorporates:
     *  SubSystem: '<S70>/OBD_CONTENT_FRAME_FD11_Received'
     */
    /* SignalConversion generated from: '<S2275>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S70>/SR1N_Cnt_OBD_CONTENT_FRAME_FD11_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_OBD_CONTENT_FR_g =
        Rte_IrvRead_SR1B_OBD_CONTENT_FRAME_FD11_Received_VeSR1N_Cnt_OBD_CONTENT_FRAME_FD11_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S2275>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S70>/SR1N_b_OBD_CONTENT_FRAME_FD11_MM_Faild_merge'
     */
    rtb_VeSR1N_b_OBD_CONTENT_FRA_fm =
        Rte_IrvRead_SR1B_OBD_CONTENT_FRAME_FD11_Received_VeSR1N_b_OBD_CONTENT_FRAME_FD11_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S2275>/VeSR1B_h_COMRX_OBD_CONTENT_FRAME_FD11_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_OBD_CONTENT_FRAME_FD11_Pkt'
     */
    (void)
        Rte_Read_VeSR1B_h_COMRX_OBD_CONTENT_FRAME_FD11_Pkt_COMRX_OBD_CONTENT_FRAME_FD11_Pkt
        (&rtb_TmpSignalConversionAtVeS_hz);

    /* SignalConversion generated from: '<S2275>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_OBD_CONTENT_FRAME_FD11_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_OBD_CONTENT_FRAME_FD11_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_o);

VeRxPDU_OBD_CONTENT_FRAME_FD11_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_o;

    /* Outputs for Enabled SubSystem: '<S2275>/OBD_CONTENT_FRAME_FD11_Processing' incorporates:
     *  EnablePort: '<S2280>/Enable'
     */
    /* Constant: '<S2279>/Calib' */
    if (KeSR1B_b_OBD_CONTENT_FRAME_FD11_Enbl)
    {
        /* Switch: '<S2281>/Switch1' incorporates:
         *  SignalConversion generated from: '<S2275>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_OBD_CONTENT_FRAME_FD11_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S2281>/Switch' incorporates:
             *  Constant: '<S2281>/Constant'
             */
            if (KeSR1B_b_OBD_CONTENT_FRAME_FD11_E2E_BypEnbl)
            {
                /* Switch: '<S2281>/Switch1' incorporates:
                 *  Constant: '<S2281>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_o =
                    KeSR1B_y_OBD_CONTENT_FRAME_FD11_E2E_Byp;
            }

            /* End of Switch: '<S2281>/Switch' */
        }

        /* End of Switch: '<S2281>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_OBD_CONTENT_FRAME_FD11_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_OBD_CONTENT_FRAME_FD11_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S2282>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_o,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_pc);

        /* Outputs for Atomic SubSystem: '<S2280>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S2292>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2292>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_pc.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S2292>/Inc Cntr' incorporates:
             *  Constant: '<S2285>/Calib'
             *  UnitDelay: '<S2292>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ix) + ((uint32)
                             KeSR1B_Cnt_OBD_CONTENT_FRAME_FD11_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2292>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2292>/Inc Cntr'
             */
            VeSR1B_Cnt_OBD_CONTENT_FRAME_FD11_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2292>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_o =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ix;

            /* MinMax: '<S2292>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_o) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_o = 1U;
            }

            /* End of MinMax: '<S2292>/FixPt MinMax' */

            /* Switch: '<S2292>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2283>/Zero4'
             *  Sum: '<S2292>/Dec Cntr'
             */
            VeSR1B_Cnt_OBD_CONTENT_FRAME_FD11_CRC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeRx_o) - 1));
        }

        /* End of Switch: '<S2292>/dec if Ok else inc2' */

        /* Logic: '<S2292>/Cntr fail' incorporates:
         *  Constant: '<S2286>/Calib'
         *  RelationalOperator: '<S2292>/Enough counts to Fail?2'
         *  UnitDelay: '<S2292>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_o = (uint8)
            (((VeSR1B_Cnt_OBD_CONTENT_FRAME_FD11_CRC_DebCntr >=
               KeSR1B_Cnt_OBD_CONTENT_FRAME_FD11_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_iv) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S2292>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ix =
            VeSR1B_Cnt_OBD_CONTENT_FRAME_FD11_CRC_DebCntr;

        /* Update for UnitDelay: '<S2292>/Prev Fail Condition' incorporates:
         *  Logic: '<S2292>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_iv =
            rtb_TmpSignalConversionAtVeRx_o;

        /* DataTypeConversion: '<S2280>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S2280>/VeSR1N_b_OBD_CONTENT_FRAME_FD11_CRC_Faild'
         *  Logic: '<S2292>/Cntr fail'
         *  Logic: '<S2292>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_f = (((sint32)
            rtb_TmpSignalConversionAtVeRx_o) != 0);

        /* End of Outputs for SubSystem: '<S2280>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S2280>/VeSR1N_b_OBD_CONTENT_FRAME_FD11_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD11 =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_pc.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S2280>/VeSR1N_b_OBD_CONTENT_FRAME_FD11_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_o =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_pc.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S2280>/EscData_MC_Failing_Logic' */
        /* Switch: '<S2293>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2293>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_pc.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S2293>/Inc Cntr' incorporates:
             *  Constant: '<S2287>/Calib'
             *  UnitDelay: '<S2293>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ff) + ((uint32)
                             KeSR1B_Cnt_OBD_CONTENT_FRAME_FD11_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2293>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2293>/Inc Cntr'
             */
            VeSR1B_Cnt_OBD_CONTENT_FRAME_FD11_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2293>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_o =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ff;

            /* MinMax: '<S2293>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_o) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_o = 1U;
            }

            /* End of MinMax: '<S2293>/FixPt MinMax' */

            /* Switch: '<S2293>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2284>/Zero4'
             *  Sum: '<S2293>/Dec Cntr'
             */
            VeSR1B_Cnt_OBD_CONTENT_FRAME_FD11_MC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeRx_o) - 1));
        }

        /* End of Switch: '<S2293>/dec if Ok else inc2' */

        /* Logic: '<S2293>/Cntr fail' incorporates:
         *  Constant: '<S2288>/Calib'
         *  RelationalOperator: '<S2293>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_o = (uint8)
            ((VeSR1B_Cnt_OBD_CONTENT_FRAME_FD11_MC_DebCntr >=
              KeSR1B_Cnt_OBD_CONTENT_FRAME_FD11_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S2293>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ff =
            VeSR1B_Cnt_OBD_CONTENT_FRAME_FD11_MC_DebCntr;

        /* Update for UnitDelay: '<S2293>/Prev Fail Condition' incorporates:
         *  Logic: '<S2293>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_nk =
            rtb_TmpSignalConversionAtVeRx_o;

        /* DataTypeConversion: '<S2280>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S2280>/VeSR1N_b_OBD_CONTENT_FRAME_FD11_MC_Faild'
         *  Logic: '<S2293>/Cntr fail'
         *  Logic: '<S2293>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_d = (((sint32)
            rtb_TmpSignalConversionAtVeRx_o) != 0);

        /* End of Outputs for SubSystem: '<S2280>/EscData_MC_Failing_Logic' */

        /* DataStoreWrite: '<S2280>/VeSR1N_Pct_EngLoad_OBD_ePT' */
        SR1B_BLUEN_ac_DW.VeSR1N_Pct_EngLoad_OBD_ePT =
            rtb_TmpSignalConversionAtVeS_hz.E_EngLoad_OBD_ePT;

        /* DataStoreWrite: '<S2280>/VeSR1N_T_OAT_PT_Est_FD11' */
        SR1B_BLUEN_ac_DW.VeSR1N_T_OAT_PT_Est_FD11 =
            rtb_TmpSignalConversionAtVeS_hz.E_OAT_PT_Est;

        /* DataTypeConversion: '<S2280>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S2280>/VeSR1N_b_EngOffTmPTV'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EngOffTmPTV =
            rtb_TmpSignalConversionAtVeS_hz.E_EngOffTmPTV ? ((uint8)1) : ((uint8)
            0);

        /* RelationalOperator: '<S2280>/Relational Operator1' incorporates:
         *  Constant: '<S2280>/Constant1'
         *  DataStoreWrite: '<S2280>/VeSR1N_b_EngOffTmPT_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EngOffTmPT_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeS_hz.E_EngOffTmPT) == 0);

        /* DataTypeConversion: '<S2280>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S2280>/VeSR1N_b_OAT_PT_EstV_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_OAT_PT_EstV_FD11 =
            rtb_TmpSignalConversionAtVeS_hz.E_OAT_PT_EstV ? ((uint8)1) : ((uint8)
            0);

        /* DataTypeConversion: '<S2280>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S2280>/VeSR1N_tmn_EngOffTmPT'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_tmn_EngOffTmPT =
            rtb_TmpSignalConversionAtVeS_hz.E_EngOffTmPT;
        if (((sint32)rtb_TmpSignalConversionAtVeS_hz.E_EngOffTmPT) > 4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_tmn_EngOffTmPT = 4095U;
        }

        /* End of DataTypeConversion: '<S2280>/Data Type Conversion2' */

        /* Outputs for Enabled SubSystem: '<S2280>/Reset_MM_Failing' */
        /* Constant: '<S2289>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_OBD_CONTENT_FRA_fm,
            rtb_VeSR1N_Cnt_OBD_CONTENT_FR_g,
            KeSR1B_Cnt_OBD_CONTENT_FRAME_FD11_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_ah);

        /* End of Outputs for SubSystem: '<S2280>/Reset_MM_Failing' */

        /* Gain: '<S2280>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_o4 = true;
    }

    /* End of Constant: '<S2279>/Calib' */
    /* End of Outputs for SubSystem: '<S2275>/OBD_CONTENT_FRAME_FD11_Processing' */

    /* Merge: '<S70>/SR1N_Cnt_OBD_CONTENT_FRAME_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2275>/VeSR1N_Cnt_OBD_CONTENT_FRAME_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_OBD_CONTENT_FRAME_FD11_Received_VeSR1N_Cnt_OBD_CONTENT_FRAME_FD11_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_ah.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S70>/SR1N_b_OBD_CONTENT_FRAME_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2275>/VeSR1N_b_OBD_CONTENT_FRAME_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_OBD_CONTENT_FRAME_FD11_Received_VeSR1N_b_OBD_CONTENT_FRAME_FD11_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_ah.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S70>/SR1N_b_OBD_CONTENT_FRAME_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2275>/VeSR1N_b_OBD_CONTENT_FRAME_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_OBD_CONTENT_FRAME_FD11_Received_VeSR1N_b_OBD_CONTENT_FRAME_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_o4);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_OBD_CONTENT_FRAME_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_OBD_CONTENT_FRAME_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_OBD_CONTENT_FRAM;
    boolean rtb_VeSR1N_b_OBD_CONTENT_FRAM_g;
    IDTROBD_CONTENT_FRAME_FD3_Pkt rtb_TmpSignalConversionAtVeSR_p;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_a;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_OBD_CONTENT_FRAME_FD3_Pkt' incorporates:
     *  SubSystem: '<S71>/OBD_CONTENT_FRAME_FD3_Received'
     */
    /* SignalConversion generated from: '<S2303>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S71>/SR1N_Cnt_OBD_CONTENT_FRAME_FD3_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_OBD_CONTENT_FRAM =
        Rte_IrvRead_SR1B_OBD_CONTENT_FRAME_FD3_Received_VeSR1N_Cnt_OBD_CONTENT_FRAME_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S2303>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S71>/SR1N_b_OBD_CONTENT_FRAME_FD3_MM_Faild_merge'
     */
    rtb_VeSR1N_b_OBD_CONTENT_FRAM_g =
        Rte_IrvRead_SR1B_OBD_CONTENT_FRAME_FD3_Received_VeSR1N_b_OBD_CONTENT_FRAME_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S2303>/VeSR1B_h_COMRX_OBD_CONTENT_FRAME_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_OBD_CONTENT_FRAME_FD3_Pkt'
     */
    (void)
        Rte_Read_VeSR1B_h_COMRX_OBD_CONTENT_FRAME_FD3_Pkt_COMRX_OBD_CONTENT_FRAME_FD3_Pkt
        (&rtb_TmpSignalConversionAtVeSR_p);

    /* SignalConversion generated from: '<S2303>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_OBD_CONTENT_FRAME_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_OBD_CONTENT_FRAME_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_a);

VeRxPDU_OBD_CONTENT_FRAME_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_a;

    /* Outputs for Enabled SubSystem: '<S2303>/OBD_CONTENT_FRAME_FD3_Processing' incorporates:
     *  EnablePort: '<S2308>/Enable'
     */
    /* Constant: '<S2307>/Calib' */
    if (KeSR1B_b_OBD_CONTENT_FRAME_FD3_Enbl)
    {
        /* Switch: '<S2309>/Switch1' incorporates:
         *  SignalConversion generated from: '<S2303>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_OBD_CONTENT_FRAME_FD3_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S2309>/Switch' incorporates:
             *  Constant: '<S2309>/Constant'
             */
            if (KeSR1B_b_OBD_CONTENT_FRAME_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S2309>/Switch1' incorporates:
                 *  Constant: '<S2309>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_a =
                    KeSR1B_y_OBD_CONTENT_FRAME_FD3_E2E_Byp;
            }

            /* End of Switch: '<S2309>/Switch' */
        }

        /* End of Switch: '<S2309>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_OBD_CONTENT_FRAME_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_OBD_CONTENT_FRAME_FD3_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S2310>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_a,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ps);

        /* Outputs for Atomic SubSystem: '<S2308>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S2320>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2320>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ps.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S2320>/Inc Cntr' incorporates:
             *  Constant: '<S2313>/Calib'
             *  UnitDelay: '<S2320>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_p5) + ((uint32)
                             KeSR1B_Cnt_OBD_CONTENT_FRAME_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2320>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2320>/Inc Cntr'
             */
            VeSR1B_Cnt_OBD_CONTENT_FRAME_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2320>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_a =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_p5;

            /* MinMax: '<S2320>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_a) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_a = 1U;
            }

            /* End of MinMax: '<S2320>/FixPt MinMax' */

            /* Switch: '<S2320>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2311>/Zero4'
             *  Sum: '<S2320>/Dec Cntr'
             */
            VeSR1B_Cnt_OBD_CONTENT_FRAME_FD3_CRC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeRx_a) - 1));
        }

        /* End of Switch: '<S2320>/dec if Ok else inc2' */

        /* Logic: '<S2320>/Cntr fail' incorporates:
         *  Constant: '<S2314>/Calib'
         *  RelationalOperator: '<S2320>/Enough counts to Fail?2'
         *  UnitDelay: '<S2320>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_a = (uint8)
            (((VeSR1B_Cnt_OBD_CONTENT_FRAME_FD3_CRC_DebCntr >=
               KeSR1B_Cnt_OBD_CONTENT_FRAME_FD3_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_gu) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S2320>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_p5 =
            VeSR1B_Cnt_OBD_CONTENT_FRAME_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S2320>/Prev Fail Condition' incorporates:
         *  Logic: '<S2320>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_gu =
            rtb_TmpSignalConversionAtVeRx_a;

        /* DataTypeConversion: '<S2308>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S2308>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_CRC_Faild'
         *  Logic: '<S2320>/Cntr fail'
         *  Logic: '<S2320>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_b = (((sint32)
            rtb_TmpSignalConversionAtVeRx_a) != 0);

        /* End of Outputs for SubSystem: '<S2308>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S2308>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD3_ =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ps.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S2308>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_FD_j =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ps.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S2308>/EscData_MC_Failing_Logic' */
        /* Switch: '<S2321>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2321>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ps.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S2321>/Inc Cntr' incorporates:
             *  Constant: '<S2315>/Calib'
             *  UnitDelay: '<S2321>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ku) + ((uint32)
                             KeSR1B_Cnt_OBD_CONTENT_FRAME_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2321>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2321>/Inc Cntr'
             */
            VeSR1B_Cnt_OBD_CONTENT_FRAME_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2321>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_a =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ku;

            /* MinMax: '<S2321>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_a) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_a = 1U;
            }

            /* End of MinMax: '<S2321>/FixPt MinMax' */

            /* Switch: '<S2321>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2312>/Zero4'
             *  Sum: '<S2321>/Dec Cntr'
             */
            VeSR1B_Cnt_OBD_CONTENT_FRAME_FD3_MC_DebCntr = (uint8)((sint32)
                (((sint32)rtb_TmpSignalConversionAtVeRx_a) - 1));
        }

        /* End of Switch: '<S2321>/dec if Ok else inc2' */

        /* Logic: '<S2321>/Cntr fail' incorporates:
         *  Constant: '<S2316>/Calib'
         *  RelationalOperator: '<S2321>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_a = (uint8)
            ((VeSR1B_Cnt_OBD_CONTENT_FRAME_FD3_MC_DebCntr >=
              KeSR1B_Cnt_OBD_CONTENT_FRAME_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S2321>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ku =
            VeSR1B_Cnt_OBD_CONTENT_FRAME_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S2321>/Prev Fail Condition' incorporates:
         *  Logic: '<S2321>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_a =
            rtb_TmpSignalConversionAtVeRx_a;

        /* DataTypeConversion: '<S2308>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S2308>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_MC_Faild'
         *  Logic: '<S2321>/Cntr fail'
         *  Logic: '<S2321>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_OBD_CONTENT_FRAME_F_fb = (((sint32)
            rtb_TmpSignalConversionAtVeRx_a) != 0);

        /* End of Outputs for SubSystem: '<S2308>/EscData_MC_Failing_Logic' */

        /* DataStoreWrite: '<S2308>/VeSR1N_T_EngIntAirTmp_FD3' */
        SR1B_BLUEN_ac_DW.VeSR1N_T_EngIntAirTmp_FD3 =
            rtb_TmpSignalConversionAtVeSR_p.E_EngIntAirTmp;

        /* DataStoreWrite: '<S2308>/VeSR1N_T_EstCatCnvTmp' */
        SR1B_BLUEN_ac_DW.VeSR1N_T_EstCatCnvTmp =
            rtb_TmpSignalConversionAtVeSR_p.E_EstCatCnvTmp;

        /* DataStoreWrite: '<S2308>/VeSR1N_T_OAT_PT_Est_FD3' */
        SR1B_BLUEN_ac_DW.VeSR1N_T_OAT_PT_Est_FD3 =
            rtb_TmpSignalConversionAtVeSR_p.E_OAT_PT_Est;

        /* DataTypeConversion: '<S2308>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S2308>/VeSR1N_b_BarPrsAbsV'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BarPrsAbsV =
            rtb_TmpSignalConversionAtVeSR_p.E_BarPrsAbsV ? ((uint8)1) : ((uint8)
            0);

        /* DataTypeConversion: '<S2308>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S2308>/VeSR1N_b_EngIntAirTmpV'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EngIntAirTmpV =
            rtb_TmpSignalConversionAtVeSR_p.E_EngIntAirTmpV ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S2308>/Relational Operator1' incorporates:
         *  Constant: '<S2308>/Constant1'
         *  DataStoreWrite: '<S2308>/VeSR1N_b_EngIntAirTmp_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EngIntAirTmp_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeSR_p.E_EngIntAirTmp) == 255);

        /* RelationalOperator: '<S2308>/Relational Operator2' incorporates:
         *  Constant: '<S2308>/Constant3'
         *  DataStoreWrite: '<S2308>/VeSR1N_b_EstCatCnvTmp_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_EstCatCnvTmp_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeSR_p.E_EstCatCnvTmp) == 255);

        /* DataTypeConversion: '<S2308>/Data Type Conversion7' incorporates:
         *  DataStoreWrite: '<S2308>/VeSR1N_b_OAT_PT_EstV_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_OAT_PT_EstV_FD3 =
            rtb_TmpSignalConversionAtVeSR_p.E_OAT_PT_EstV ? ((uint8)1) : ((uint8)
            0);

        /* DataStoreWrite: '<S2308>/VeSR1N_p_BarPrsAbs_FD3' */
        SR1B_BLUEN_ac_DW.VeSR1N_p_BarPrsAbs_FD3 =
            rtb_TmpSignalConversionAtVeSR_p.E_BarPrsAbs;

        /* Outputs for Enabled SubSystem: '<S2308>/Reset_MM_Failing' */
        /* Constant: '<S2317>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_OBD_CONTENT_FRAM_g,
            rtb_VeSR1N_Cnt_OBD_CONTENT_FRAM,
            KeSR1B_Cnt_OBD_CONTENT_FRAME_FD3_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_ax);

        /* End of Outputs for SubSystem: '<S2308>/Reset_MM_Failing' */

        /* Gain: '<S2308>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_ghu = true;
    }

    /* End of Constant: '<S2307>/Calib' */
    /* End of Outputs for SubSystem: '<S2303>/OBD_CONTENT_FRAME_FD3_Processing' */

    /* Merge: '<S71>/SR1N_Cnt_OBD_CONTENT_FRAME_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2303>/VeSR1N_Cnt_OBD_CONTENT_FRAME_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_OBD_CONTENT_FRAME_FD3_Received_VeSR1N_Cnt_OBD_CONTENT_FRAME_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_ax.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S71>/SR1N_b_OBD_CONTENT_FRAME_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2303>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_OBD_CONTENT_FRAME_FD3_Received_VeSR1N_b_OBD_CONTENT_FRAME_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_ax.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S71>/SR1N_b_OBD_CONTENT_FRAME_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2303>/VeSR1N_b_OBD_CONTENT_FRAME_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_OBD_CONTENT_FRAME_FD3_Received_VeSR1N_b_OBD_CONTENT_FRAME_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_ghu);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_OBD_CONTENT_FRAME_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_ORC_FD_1_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_ORC_FD_1_FD3_MM_;
    boolean rtb_VeSR1N_b_ORC_FD_1_FD3_MM_Fa;
    IDTRORC_FD_1_FD3_Pkt rtb_TmpSignalConversionAtVeSR_c;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeR_hy;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_ORC_FD_1_FD3_Pkt' incorporates:
     *  SubSystem: '<S72>/ORC_FD_1_FD3_Received'
     */
    /* SignalConversion generated from: '<S2333>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S72>/SR1N_Cnt_ORC_FD_1_FD3_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_ORC_FD_1_FD3_MM_ =
        Rte_IrvRead_SR1B_ORC_FD_1_FD3_Received_VeSR1N_Cnt_ORC_FD_1_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S2333>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S72>/SR1N_b_ORC_FD_1_FD3_MM_Faild_merge'
     */
    rtb_VeSR1N_b_ORC_FD_1_FD3_MM_Fa =
        Rte_IrvRead_SR1B_ORC_FD_1_FD3_Received_VeSR1N_b_ORC_FD_1_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S2333>/VeSR1B_h_COMRX_ORC_FD_1_FD3_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_ORC_FD_1_FD3_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_ORC_FD_1_FD3_Pkt_COMRX_ORC_FD_1_FD3_Pkt
        (&rtb_TmpSignalConversionAtVeSR_c);

    /* SignalConversion generated from: '<S2333>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_ORC_FD_1_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_ORC_FD_1_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeR_hy);

VeRxPDU_ORC_FD_1_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeR_hy;

    /* Outputs for Enabled SubSystem: '<S2333>/ORC_FD_1_FD3_Processing' incorporates:
     *  EnablePort: '<S2338>/Enable'
     */
    /* Constant: '<S2337>/Calib' */
    if (KeSR1B_b_ORC_FD_1_FD3_Enbl)
    {
        /* Switch: '<S2339>/Switch1' incorporates:
         *  SignalConversion generated from: '<S2333>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_ORC_FD_1_FD3_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S2339>/Switch' incorporates:
             *  Constant: '<S2339>/Constant'
             */
            if (KeSR1B_b_ORC_FD_1_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S2339>/Switch1' incorporates:
                 *  Constant: '<S2339>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeR_hy = KeSR1B_y_ORC_FD_1_FD3_E2E_Byp;
            }

            /* End of Switch: '<S2339>/Switch' */
        }

        /* End of Switch: '<S2339>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_ORC_FD_1_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_ORC_FD_1_FD3_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S2340>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeR_hy,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_is);

        /* Outputs for Atomic SubSystem: '<S2338>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S2350>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2350>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_is.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S2350>/Inc Cntr' incorporates:
             *  Constant: '<S2343>/Calib'
             *  UnitDelay: '<S2350>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fi) + ((uint32)
                             KeSR1B_Cnt_ORC_FD_1_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2350>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2350>/Inc Cntr'
             */
            VeSR1B_Cnt_ORC_FD_1_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2350>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeR_hy =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fi;

            /* MinMax: '<S2350>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeR_hy) <= 1)
            {
                rtb_TmpSignalConversionAtVeR_hy = 1U;
            }

            /* End of MinMax: '<S2350>/FixPt MinMax' */

            /* Switch: '<S2350>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2341>/Zero4'
             *  Sum: '<S2350>/Dec Cntr'
             */
            VeSR1B_Cnt_ORC_FD_1_FD3_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeR_hy) - 1));
        }

        /* End of Switch: '<S2350>/dec if Ok else inc2' */

        /* Logic: '<S2350>/Cntr fail' incorporates:
         *  Constant: '<S2344>/Calib'
         *  RelationalOperator: '<S2350>/Enough counts to Fail?2'
         *  UnitDelay: '<S2350>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeR_hy = (uint8)
            (((VeSR1B_Cnt_ORC_FD_1_FD3_CRC_DebCntr >=
               KeSR1B_Cnt_ORC_FD_1_FD3_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_g3) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S2350>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_fi =
            VeSR1B_Cnt_ORC_FD_1_FD3_CRC_DebCntr;

        /* Update for UnitDelay: '<S2350>/Prev Fail Condition' incorporates:
         *  Logic: '<S2350>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_g3 =
            rtb_TmpSignalConversionAtVeR_hy;

        /* DataTypeConversion: '<S2338>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S2338>/VeSR1N_b_ORC_FD_1_FD3_CRC_Faild'
         *  Logic: '<S2350>/Cntr fail'
         *  Logic: '<S2350>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_1_FD3_CRC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeR_hy) != 0);

        /* End of Outputs for SubSystem: '<S2338>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S2338>/VeSR1N_b_ORC_FD_1_FD3_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_1_FD3_CRC_Failg =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_is.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S2338>/VeSR1N_b_ORC_FD_1_FD3_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_1_FD3_E2E_Faild =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_is.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S2338>/EscData_MC_Failing_Logic' */
        /* Switch: '<S2351>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2351>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_is.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S2351>/Inc Cntr' incorporates:
             *  Constant: '<S2345>/Calib'
             *  UnitDelay: '<S2351>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_n)
                                    + ((uint32)KeSR1B_Cnt_ORC_FD_1_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2351>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2351>/Inc Cntr'
             */
            VeSR1B_Cnt_ORC_FD_1_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2351>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeR_hy =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_n;

            /* MinMax: '<S2351>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeR_hy) <= 1)
            {
                rtb_TmpSignalConversionAtVeR_hy = 1U;
            }

            /* End of MinMax: '<S2351>/FixPt MinMax' */

            /* Switch: '<S2351>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2342>/Zero4'
             *  Sum: '<S2351>/Dec Cntr'
             */
            VeSR1B_Cnt_ORC_FD_1_FD3_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeR_hy) - 1));
        }

        /* End of Switch: '<S2351>/dec if Ok else inc2' */

        /* Logic: '<S2351>/Cntr fail' incorporates:
         *  Constant: '<S2346>/Calib'
         *  RelationalOperator: '<S2351>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeR_hy = (uint8)
            ((VeSR1B_Cnt_ORC_FD_1_FD3_MC_DebCntr >=
              KeSR1B_Cnt_ORC_FD_1_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S2351>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_n = VeSR1B_Cnt_ORC_FD_1_FD3_MC_DebCntr;

        /* Update for UnitDelay: '<S2351>/Prev Fail Condition' incorporates:
         *  Logic: '<S2351>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_e =
            rtb_TmpSignalConversionAtVeR_hy;

        /* DataTypeConversion: '<S2338>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S2338>/VeSR1N_b_ORC_FD_1_FD3_MC_Faild'
         *  Logic: '<S2351>/Cntr fail'
         *  Logic: '<S2351>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_1_FD3_MC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeR_hy) != 0);

        /* End of Outputs for SubSystem: '<S2338>/EscData_MC_Failing_Logic' */

        /* RelationalOperator: '<S2338>/Relational Operator' incorporates:
         *  Constant: '<S2338>/Constant'
         *  DataStoreWrite: '<S2338>/VeSR1N_b_SBR1RowCentralSeatSts_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_SBR1RowCentralSeatSts_ = (((sint32)
            rtb_TmpSignalConversionAtVeSR_c.E_SBR1RowCentralSeatSts) == 7);

        /* RelationalOperator: '<S2338>/Relational Operator1' incorporates:
         *  Constant: '<S2338>/Constant1'
         *  DataStoreWrite: '<S2338>/VeSR1N_b_SBR1RowDriverSeatSts_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_SBR1RowDriverSeatSts_S = (((sint32)
            rtb_TmpSignalConversionAtVeSR_c.E_SBR1RowDriverSeatSts) == 3);

        /* DataTypeConversion: '<S2338>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S2338>/VeSR1N_y_SBR1RowCentralSeatSts'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_SBR1RowCentralSeatSts =
            rtb_TmpSignalConversionAtVeSR_c.E_SBR1RowCentralSeatSts;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_c.E_SBR1RowCentralSeatSts) >
                7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_SBR1RowCentralSeatSts = 7U;
        }

        /* End of DataTypeConversion: '<S2338>/Data Type Conversion1' */

        /* DataTypeConversion: '<S2338>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S2338>/VeSR1N_y_SBR1RowDrvrSeatSts_FD3'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_SBR1RowDrvrSeatSts_FD3 =
            rtb_TmpSignalConversionAtVeSR_c.E_SBR1RowDriverSeatSts;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_c.E_SBR1RowDriverSeatSts) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_SBR1RowDrvrSeatSts_FD3 = 3U;
        }

        /* End of DataTypeConversion: '<S2338>/Data Type Conversion2' */

        /* Outputs for Enabled SubSystem: '<S2338>/Reset_MM_Failing' */
        /* Constant: '<S2347>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_ORC_FD_1_FD3_MM_Fa,
            rtb_VeSR1N_Cnt_ORC_FD_1_FD3_MM_, KeSR1B_Cnt_ORC_FD_1_FD3_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_ni);

        /* End of Outputs for SubSystem: '<S2338>/Reset_MM_Failing' */

        /* Gain: '<S2338>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_fa = true;
    }

    /* End of Constant: '<S2337>/Calib' */
    /* End of Outputs for SubSystem: '<S2333>/ORC_FD_1_FD3_Processing' */

    /* Merge: '<S72>/SR1N_Cnt_ORC_FD_1_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2333>/VeSR1N_Cnt_ORC_FD_1_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_ORC_FD_1_FD3_Received_VeSR1N_Cnt_ORC_FD_1_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_ni.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S72>/SR1N_b_ORC_FD_1_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2333>/VeSR1N_b_ORC_FD_1_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_ORC_FD_1_FD3_Received_VeSR1N_b_ORC_FD_1_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_ni.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S72>/SR1N_b_ORC_FD_1_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2333>/VeSR1N_b_ORC_FD_1_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_ORC_FD_1_FD3_Received_VeSR1N_b_ORC_FD_1_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_fa);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_ORC_FD_1_FD3_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_ORC_FD_3_FD14_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_ORC_FD_3_FD14_MM;
    boolean rtb_VeSR1N_b_ORC_FD_3_FD14_MM_F;
    IDTRORC_FD_3_FD14_Pkt rtb_TmpSignalConversionAtVeSR_h;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_h;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_ORC_FD_3_FD14_Pkt' incorporates:
     *  SubSystem: '<S73>/ORC_FD_3_FD14_Received'
     */
    /* SignalConversion generated from: '<S2358>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S73>/SR1N_Cnt_ORC_FD_3_FD14_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_ORC_FD_3_FD14_MM =
        Rte_IrvRead_SR1B_ORC_FD_3_FD14_Received_VeSR1N_Cnt_ORC_FD_3_FD14_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S2358>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S73>/SR1N_b_ORC_FD_3_FD14_MM_Faild_merge'
     */
    rtb_VeSR1N_b_ORC_FD_3_FD14_MM_F =
        Rte_IrvRead_SR1B_ORC_FD_3_FD14_Received_VeSR1N_b_ORC_FD_3_FD14_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S2358>/VeSR1B_h_COMRX_ORC_FD_3_FD14_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_ORC_FD_3_FD14_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_ORC_FD_3_FD14_Pkt_COMRX_ORC_FD_3_FD14_Pkt
        (&rtb_TmpSignalConversionAtVeSR_h);

    /* SignalConversion generated from: '<S2358>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_ORC_FD_3_FD14_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_ORC_FD_3_FD14_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_h);

VeRxPDU_ORC_FD_3_FD14_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_h;

    /* Outputs for Enabled SubSystem: '<S2358>/ORC_FD_3_FD14_Processing' incorporates:
     *  EnablePort: '<S2363>/Enable'
     */
    /* Constant: '<S2362>/Calib' */
    if (KeSR1B_b_ORC_FD_3_FD14_Enbl)
    {
        /* Switch: '<S2364>/Switch1' incorporates:
         *  SignalConversion generated from: '<S2358>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_ORC_FD_3_FD14_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S2364>/Switch' incorporates:
             *  Constant: '<S2364>/Constant'
             */
            if (KeSR1B_b_ORC_FD_3_FD14_E2E_BypEnbl)
            {
                /* Switch: '<S2364>/Switch1' incorporates:
                 *  Constant: '<S2364>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_h = KeSR1B_y_ORC_FD_3_FD14_E2E_Byp;
            }

            /* End of Switch: '<S2364>/Switch' */
        }

        /* End of Switch: '<S2364>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_ORC_FD_3_FD14_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_ORC_FD_3_FD14_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S2365>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_h,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_aw);

        /* Outputs for Atomic SubSystem: '<S2363>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S2375>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2375>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_aw.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S2375>/Inc Cntr' incorporates:
             *  Constant: '<S2368>/Calib'
             *  UnitDelay: '<S2375>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_po) + ((uint32)
                             KeSR1B_Cnt_ORC_FD_3_FD14_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2375>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2375>/Inc Cntr'
             */
            VeSR1B_Cnt_ORC_FD_3_FD14_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2375>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_h =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_po;

            /* MinMax: '<S2375>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_h) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_h = 1U;
            }

            /* End of MinMax: '<S2375>/FixPt MinMax' */

            /* Switch: '<S2375>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2366>/Zero4'
             *  Sum: '<S2375>/Dec Cntr'
             */
            VeSR1B_Cnt_ORC_FD_3_FD14_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_h) - 1));
        }

        /* End of Switch: '<S2375>/dec if Ok else inc2' */

        /* Logic: '<S2375>/Cntr fail' incorporates:
         *  Constant: '<S2369>/Calib'
         *  RelationalOperator: '<S2375>/Enough counts to Fail?2'
         *  UnitDelay: '<S2375>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_h = (uint8)
            (((VeSR1B_Cnt_ORC_FD_3_FD14_CRC_DebCntr >=
               KeSR1B_Cnt_ORC_FD_3_FD14_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_nr) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S2375>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_po =
            VeSR1B_Cnt_ORC_FD_3_FD14_CRC_DebCntr;

        /* Update for UnitDelay: '<S2375>/Prev Fail Condition' incorporates:
         *  Logic: '<S2375>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_nr =
            rtb_TmpSignalConversionAtVeRx_h;

        /* DataTypeConversion: '<S2363>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S2363>/VeSR1N_b_ORC_FD_3_FD14_CRC_Faild'
         *  Logic: '<S2375>/Cntr fail'
         *  Logic: '<S2375>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_3_FD14_CRC_Fa_g = (((sint32)
            rtb_TmpSignalConversionAtVeRx_h) != 0);

        /* End of Outputs for SubSystem: '<S2363>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S2363>/VeSR1N_b_ORC_FD_3_FD14_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_3_FD14_CRC_Fail =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_aw.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S2363>/VeSR1N_b_ORC_FD_3_FD14_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_3_FD14_E2E_Fail =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_aw.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S2363>/EscData_MC_Failing_Logic' */
        /* Switch: '<S2376>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2376>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_aw.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S2376>/Inc Cntr' incorporates:
             *  Constant: '<S2370>/Calib'
             *  UnitDelay: '<S2376>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_p)
                                    + ((uint32)KeSR1B_Cnt_ORC_FD_3_FD14_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2376>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2376>/Inc Cntr'
             */
            VeSR1B_Cnt_ORC_FD_3_FD14_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2376>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_h =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_p;

            /* MinMax: '<S2376>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_h) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_h = 1U;
            }

            /* End of MinMax: '<S2376>/FixPt MinMax' */

            /* Switch: '<S2376>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2367>/Zero4'
             *  Sum: '<S2376>/Dec Cntr'
             */
            VeSR1B_Cnt_ORC_FD_3_FD14_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_h) - 1));
        }

        /* End of Switch: '<S2376>/dec if Ok else inc2' */

        /* Logic: '<S2376>/Cntr fail' incorporates:
         *  Constant: '<S2371>/Calib'
         *  RelationalOperator: '<S2376>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_h = (uint8)
            ((VeSR1B_Cnt_ORC_FD_3_FD14_MC_DebCntr >=
              KeSR1B_Cnt_ORC_FD_3_FD14_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S2376>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_p =
            VeSR1B_Cnt_ORC_FD_3_FD14_MC_DebCntr;

        /* Update for UnitDelay: '<S2376>/Prev Fail Condition' incorporates:
         *  Logic: '<S2376>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_f0 =
            rtb_TmpSignalConversionAtVeRx_h;

        /* DataTypeConversion: '<S2363>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S2363>/VeSR1N_b_ORC_FD_3_FD14_MC_Faild'
         *  Logic: '<S2376>/Cntr fail'
         *  Logic: '<S2376>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_ORC_FD_3_FD14_MC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_h) != 0);

        /* End of Outputs for SubSystem: '<S2363>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S2363>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S2363>/VeSR1N_a_LatAcceleration_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_a_LatAcceleration_FD14 =
            rtb_TmpSignalConversionAtVeSR_h.E_LatAcceleration;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_h.E_LatAcceleration) > 4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_a_LatAcceleration_FD14 = 4095U;
        }

        /* End of DataTypeConversion: '<S2363>/Data Type Conversion1' */

        /* DataTypeConversion: '<S2363>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S2363>/VeSR1N_a_LongAcceleration_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_a_LongAcceleration_FD14 =
            rtb_TmpSignalConversionAtVeSR_h.E_LongAcceleration;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_h.E_LongAcceleration) > 4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_a_LongAcceleration_FD14 = 4095U;
        }

        /* End of DataTypeConversion: '<S2363>/Data Type Conversion3' */

        /* RelationalOperator: '<S2363>/Relational Operator' incorporates:
         *  Constant: '<S2363>/Constant'
         *  DataStoreWrite: '<S2363>/VeSR1N_b_LatAcceleration_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_LatAcceleration_SNA_Fa = (((sint32)
            rtb_TmpSignalConversionAtVeSR_h.E_LatAcceleration) == 4095);

        /* DataTypeConversion: '<S2363>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S2363>/VeSR1N_b_LatAcceltnFailSts_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_LatAcceltnFailSts_FD14 =
            rtb_TmpSignalConversionAtVeSR_h.E_LatAccelerationFailSts ? ((uint8)1)
            : ((uint8)0);

        /* DataTypeConversion: '<S2363>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S2363>/VeSR1N_b_LngAcceltnFailSts_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_LngAcceltnFailSts_FD14 =
            rtb_TmpSignalConversionAtVeSR_h.E_LongAccelerationFailSts ? ((uint8)
            1) : ((uint8)0);

        /* RelationalOperator: '<S2363>/Relational Operator1' incorporates:
         *  Constant: '<S2363>/Constant1'
         *  DataStoreWrite: '<S2363>/VeSR1N_b_LongAcceleration_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_LongAcceleration_SNA_F = (((sint32)
            rtb_TmpSignalConversionAtVeSR_h.E_LongAcceleration) == 4095);

        /* DataTypeConversion: '<S2363>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S2363>/VeSR1N_b_YawRateFailSts_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_YawRateFailSts_FD14 =
            rtb_TmpSignalConversionAtVeSR_h.E_YawRateFailSts ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S2363>/Relational Operator2' incorporates:
         *  Constant: '<S2363>/Constant3'
         *  DataStoreWrite: '<S2363>/VeSR1N_b_YawRate_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_YawRate_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeSR_h.E_YawRate) == 4095);

        /* DataTypeConversion: '<S2363>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S2363>/VeSR1N_dphi_YawRate_FD14'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_dphi_YawRate_FD14 =
            rtb_TmpSignalConversionAtVeSR_h.E_YawRate;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_h.E_YawRate) > 4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_dphi_YawRate_FD14 = 4095U;
        }

        /* End of DataTypeConversion: '<S2363>/Data Type Conversion5' */

        /* Outputs for Enabled SubSystem: '<S2363>/Reset_MM_Failing' */
        /* Constant: '<S2372>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_ORC_FD_3_FD14_MM_F,
            rtb_VeSR1N_Cnt_ORC_FD_3_FD14_MM, KeSR1B_Cnt_ORC_FD_3_FD14_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_hd);

        /* End of Outputs for SubSystem: '<S2363>/Reset_MM_Failing' */

        /* Gain: '<S2363>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_ays = true;
    }

    /* End of Constant: '<S2362>/Calib' */
    /* End of Outputs for SubSystem: '<S2358>/ORC_FD_3_FD14_Processing' */

    /* Merge: '<S73>/SR1N_Cnt_ORC_FD_3_FD14_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2358>/VeSR1N_Cnt_ORC_FD_3_FD14_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_ORC_FD_3_FD14_Received_VeSR1N_Cnt_ORC_FD_3_FD14_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_hd.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S73>/SR1N_b_ORC_FD_3_FD14_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2358>/VeSR1N_b_ORC_FD_3_FD14_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_ORC_FD_3_FD14_Received_VeSR1N_b_ORC_FD_3_FD14_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_hd.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S73>/SR1N_b_ORC_FD_3_FD14_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2358>/VeSR1N_b_ORC_FD_3_FD14_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_ORC_FD_3_FD14_Received_VeSR1N_b_ORC_FD_3_FD14_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_ays);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_ORC_FD_3_FD14_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_PARK_DATA_FD11_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_PARK_DATA_FD11_M;
    boolean rtb_VeSR1N_b_PARK_DATA_FD11_MM_;
    IDTRPARK_DATA_FD11_Pkt rtb_TmpSignalConversionAtVeSR_h;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_i;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_PARK_DATA_FD11_Pkt' incorporates:
     *  SubSystem: '<S74>/PARK_DATA_FD11_Received'
     */
    /* SignalConversion generated from: '<S2387>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S74>/SR1N_Cnt_PARK_DATA_FD11_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_PARK_DATA_FD11_M =
        Rte_IrvRead_SR1B_PARK_DATA_FD11_Received_VeSR1N_Cnt_PARK_DATA_FD11_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S2387>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S74>/SR1N_b_PARK_DATA_FD11_MM_Faild_merge'
     */
    rtb_VeSR1N_b_PARK_DATA_FD11_MM_ =
        Rte_IrvRead_SR1B_PARK_DATA_FD11_Received_VeSR1N_b_PARK_DATA_FD11_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S2387>/VeSR1B_h_COMRX_PARK_DATA_FD11_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_PARK_DATA_FD11_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_PARK_DATA_FD11_Pkt_COMRX_PARK_DATA_FD11_Pkt
        (&rtb_TmpSignalConversionAtVeSR_h);

    /* SignalConversion generated from: '<S2387>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_PARK_DATA_FD11_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_PARK_DATA_FD11_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_i);

VeRxPDU_PARK_DATA_FD11_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_i;

    /* Outputs for Enabled SubSystem: '<S2387>/PARK_DATA_FD11_Processing' incorporates:
     *  EnablePort: '<S2392>/Enable'
     */
    /* Constant: '<S2391>/Calib' */
    if (KeSR1B_b_PARK_DATA_FD11_Enbl)
    {
        /* Switch: '<S2393>/Switch1' incorporates:
         *  SignalConversion generated from: '<S2387>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_PARK_DATA_FD11_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S2393>/Switch' incorporates:
             *  Constant: '<S2393>/Constant'
             */
            if (KeSR1B_b_PARK_DATA_FD11_E2E_BypEnbl)
            {
                /* Switch: '<S2393>/Switch1' incorporates:
                 *  Constant: '<S2393>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_i =
                    KeSR1B_y_PARK_DATA_FD11_E2E_Byp;
            }

            /* End of Switch: '<S2393>/Switch' */
        }

        /* End of Switch: '<S2393>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_PARK_DATA_FD11_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_PARK_DATA_FD11_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S2394>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_i,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_c0);

        /* Outputs for Atomic SubSystem: '<S2392>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S2404>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2404>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_c0.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S2404>/Inc Cntr' incorporates:
             *  Constant: '<S2397>/Calib'
             *  UnitDelay: '<S2404>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_op) + ((uint32)
                             KeSR1B_Cnt_PARK_DATA_FD11_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2404>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2404>/Inc Cntr'
             */
            VeSR1B_Cnt_PARK_DATA_FD11_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2404>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_i =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_op;

            /* MinMax: '<S2404>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_i) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_i = 1U;
            }

            /* End of MinMax: '<S2404>/FixPt MinMax' */

            /* Switch: '<S2404>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2395>/Zero4'
             *  Sum: '<S2404>/Dec Cntr'
             */
            VeSR1B_Cnt_PARK_DATA_FD11_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_i) - 1));
        }

        /* End of Switch: '<S2404>/dec if Ok else inc2' */

        /* Logic: '<S2404>/Cntr fail' incorporates:
         *  Constant: '<S2398>/Calib'
         *  RelationalOperator: '<S2404>/Enough counts to Fail?2'
         *  UnitDelay: '<S2404>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_i = (uint8)
            (((VeSR1B_Cnt_PARK_DATA_FD11_CRC_DebCntr >=
               KeSR1B_Cnt_PARK_DATA_FD11_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_m) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S2404>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_op =
            VeSR1B_Cnt_PARK_DATA_FD11_CRC_DebCntr;

        /* Update for UnitDelay: '<S2404>/Prev Fail Condition' incorporates:
         *  Logic: '<S2404>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_m =
            rtb_TmpSignalConversionAtVeRx_i;

        /* DataTypeConversion: '<S2392>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S2392>/VeSR1N_b_PARK_DATA_FD11_CRC_Faild'
         *  Logic: '<S2404>/Cntr fail'
         *  Logic: '<S2404>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD11_CRC_F_m = (((sint32)
            rtb_TmpSignalConversionAtVeRx_i) != 0);

        /* End of Outputs for SubSystem: '<S2392>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S2392>/VeSR1N_b_PARK_DATA_FD11_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD11_CRC_Fai =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_c0.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S2392>/VeSR1N_b_PARK_DATA_FD11_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD11_E2E_Fai =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_c0.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S2392>/EscData_MC_Failing_Logic' */
        /* Switch: '<S2405>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2405>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_c0.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S2405>/Inc Cntr' incorporates:
             *  Constant: '<S2399>/Calib'
             *  UnitDelay: '<S2405>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ki) + ((uint32)
                             KeSR1B_Cnt_PARK_DATA_FD11_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2405>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2405>/Inc Cntr'
             */
            VeSR1B_Cnt_PARK_DATA_FD11_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2405>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_i =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ki;

            /* MinMax: '<S2405>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_i) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_i = 1U;
            }

            /* End of MinMax: '<S2405>/FixPt MinMax' */

            /* Switch: '<S2405>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2396>/Zero4'
             *  Sum: '<S2405>/Dec Cntr'
             */
            VeSR1B_Cnt_PARK_DATA_FD11_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_i) - 1));
        }

        /* End of Switch: '<S2405>/dec if Ok else inc2' */

        /* Logic: '<S2405>/Cntr fail' incorporates:
         *  Constant: '<S2400>/Calib'
         *  RelationalOperator: '<S2405>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_i = (uint8)
            ((VeSR1B_Cnt_PARK_DATA_FD11_MC_DebCntr >=
              KeSR1B_Cnt_PARK_DATA_FD11_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S2405>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ki =
            VeSR1B_Cnt_PARK_DATA_FD11_MC_DebCntr;

        /* Update for UnitDelay: '<S2405>/Prev Fail Condition' incorporates:
         *  Logic: '<S2405>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_ot =
            rtb_TmpSignalConversionAtVeRx_i;

        /* DataTypeConversion: '<S2392>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S2392>/VeSR1N_b_PARK_DATA_FD11_MC_Faild'
         *  Logic: '<S2405>/Cntr fail'
         *  Logic: '<S2405>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD11_MC_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeRx_i) != 0);

        /* End of Outputs for SubSystem: '<S2392>/EscData_MC_Failing_Logic' */

        /* RelationalOperator: '<S2392>/Relational Operator3' incorporates:
         *  Constant: '<S2392>/Constant4'
         *  DataStoreWrite: '<S2392>/VeSR1N_b_PlockFailSts_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PlockFailSts_SNA_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeSR_h.E_PlockFailSts) == 7);

        /* RelationalOperator: '<S2392>/Relational Operator1' incorporates:
         *  Constant: '<S2392>/Constant1'
         *  DataStoreWrite: '<S2392>/VeSR1N_b_Plock_MotorPosSts_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_Plock_MotorPosSts_SNA_ = (((sint32)
            rtb_TmpSignalConversionAtVeSR_h.E_Plock_MotorPosSts) == 7);

        /* RelationalOperator: '<S2392>/Relational Operator2' incorporates:
         *  Constant: '<S2392>/Constant3'
         *  DataStoreWrite: '<S2392>/VeSR1N_b_Plock_PosSensor_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_Plock_PosSensor_SNA_Fa = (((sint32)
            rtb_TmpSignalConversionAtVeSR_h.E_Plock_PosSensor) == 7);

        /* RelationalOperator: '<S2392>/Relational Operator' incorporates:
         *  Constant: '<S2392>/Constant'
         *  DataStoreWrite: '<S2392>/VeSR1N_b_Plock_fdbk_sts_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_Plock_fdbk_sts_SNA_Fai = (((sint32)
            rtb_TmpSignalConversionAtVeSR_h.E_Plock_fdbk_sts) == 7);

        /* DataTypeConversion: '<S2392>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S2392>/VeSR1N_y_PlockFailSts_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PlockFailSts_FD11 =
            rtb_TmpSignalConversionAtVeSR_h.E_PlockFailSts;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_h.E_PlockFailSts) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_PlockFailSts_FD11 = 7U;
        }

        /* End of DataTypeConversion: '<S2392>/Data Type Conversion4' */

        /* DataTypeConversion: '<S2392>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S2392>/VeSR1N_y_Plock_MotorPosSts_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_Plock_MotorPosSts_FD11 =
            rtb_TmpSignalConversionAtVeSR_h.E_Plock_MotorPosSts;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_h.E_Plock_MotorPosSts) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_Plock_MotorPosSts_FD11 = 7U;
        }

        /* End of DataTypeConversion: '<S2392>/Data Type Conversion2' */

        /* DataTypeConversion: '<S2392>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S2392>/VeSR1N_y_Plock_PosSensor_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_Plock_PosSensor_FD11 =
            rtb_TmpSignalConversionAtVeSR_h.E_Plock_PosSensor;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_h.E_Plock_PosSensor) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_Plock_PosSensor_FD11 = 7U;
        }

        /* End of DataTypeConversion: '<S2392>/Data Type Conversion3' */

        /* DataTypeConversion: '<S2392>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S2392>/VeSR1N_y_Plock_fdbk_sts_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_Plock_fdbk_sts_FD11 =
            rtb_TmpSignalConversionAtVeSR_h.E_Plock_fdbk_sts;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_h.E_Plock_fdbk_sts) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_Plock_fdbk_sts_FD11 = 7U;
        }

        /* End of DataTypeConversion: '<S2392>/Data Type Conversion1' */

        /* Outputs for Enabled SubSystem: '<S2392>/Reset_MM_Failing' */
        /* Constant: '<S2401>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_PARK_DATA_FD11_MM_,
            rtb_VeSR1N_Cnt_PARK_DATA_FD11_M, KeSR1B_Cnt_PARK_DATA_FD11_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_d2);

        /* End of Outputs for SubSystem: '<S2392>/Reset_MM_Failing' */

        /* Gain: '<S2392>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_bc = true;
    }

    /* End of Constant: '<S2391>/Calib' */
    /* End of Outputs for SubSystem: '<S2387>/PARK_DATA_FD11_Processing' */

    /* Merge: '<S74>/SR1N_Cnt_PARK_DATA_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2387>/VeSR1N_Cnt_PARK_DATA_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_PARK_DATA_FD11_Received_VeSR1N_Cnt_PARK_DATA_FD11_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_d2.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S74>/SR1N_b_PARK_DATA_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2387>/VeSR1N_b_PARK_DATA_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_PARK_DATA_FD11_Received_VeSR1N_b_PARK_DATA_FD11_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_d2.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S74>/SR1N_b_PARK_DATA_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2387>/VeSR1N_b_PARK_DATA_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_PARK_DATA_FD11_Received_VeSR1N_b_PARK_DATA_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_bc);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_PARK_DATA_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_PARK_DATA_FD16_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_PARK_DATA_FD16_M;
    boolean rtb_VeSR1N_b_PARK_DATA_FD16_MM_;
    IDTRPARK_DATA_FD16_Pkt rtb_TmpSignalConversionAtVeSR_o;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_d;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_PARK_DATA_FD16_Pkt' incorporates:
     *  SubSystem: '<S75>/PARK_DATA_FD16_Received'
     */
    /* SignalConversion generated from: '<S2414>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S75>/SR1N_Cnt_PARK_DATA_FD16_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_PARK_DATA_FD16_M =
        Rte_IrvRead_SR1B_PARK_DATA_FD16_Received_VeSR1N_Cnt_PARK_DATA_FD16_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S2414>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S75>/SR1N_b_PARK_DATA_FD16_MM_Faild_merge'
     */
    rtb_VeSR1N_b_PARK_DATA_FD16_MM_ =
        Rte_IrvRead_SR1B_PARK_DATA_FD16_Received_VeSR1N_b_PARK_DATA_FD16_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S2414>/VeSR1B_h_COMRX_PARK_DATA_FD16_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_PARK_DATA_FD16_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_PARK_DATA_FD16_Pkt_COMRX_PARK_DATA_FD16_Pkt
        (&rtb_TmpSignalConversionAtVeSR_o);

    /* SignalConversion generated from: '<S2414>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_PARK_DATA_FD16_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_PARK_DATA_FD16_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_d);

VeRxPDU_PARK_DATA_FD16_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_d;

    /* Outputs for Enabled SubSystem: '<S2414>/PARK_DATA_FD16_Processing' incorporates:
     *  EnablePort: '<S2419>/Enable'
     */
    /* Constant: '<S2418>/Calib' */
    if (KeSR1B_b_PARK_DATA_FD16_Enbl)
    {
        /* Switch: '<S2420>/Switch1' incorporates:
         *  SignalConversion generated from: '<S2414>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_PARK_DATA_FD16_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S2420>/Switch' incorporates:
             *  Constant: '<S2420>/Constant'
             */
            if (KeSR1B_b_PARK_DATA_FD16_E2E_BypEnbl)
            {
                /* Switch: '<S2420>/Switch1' incorporates:
                 *  Constant: '<S2420>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_d =
                    KeSR1B_y_PARK_DATA_FD16_E2E_Byp;
            }

            /* End of Switch: '<S2420>/Switch' */
        }

        /* End of Switch: '<S2420>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_PARK_DATA_FD16_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_PARK_DATA_FD16_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S2421>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_d,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_jsu);

        /* Outputs for Atomic SubSystem: '<S2419>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S2431>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2431>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_jsu.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S2431>/Inc Cntr' incorporates:
             *  Constant: '<S2424>/Calib'
             *  UnitDelay: '<S2431>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_kr) + ((uint32)
                             KeSR1B_Cnt_PARK_DATA_FD16_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2431>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2431>/Inc Cntr'
             */
            VeSR1B_Cnt_PARK_DATA_FD16_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2431>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_d =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_kr;

            /* MinMax: '<S2431>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_d) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_d = 1U;
            }

            /* End of MinMax: '<S2431>/FixPt MinMax' */

            /* Switch: '<S2431>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2422>/Zero4'
             *  Sum: '<S2431>/Dec Cntr'
             */
            VeSR1B_Cnt_PARK_DATA_FD16_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_d) - 1));
        }

        /* End of Switch: '<S2431>/dec if Ok else inc2' */

        /* Logic: '<S2431>/Cntr fail' incorporates:
         *  Constant: '<S2425>/Calib'
         *  RelationalOperator: '<S2431>/Enough counts to Fail?2'
         *  UnitDelay: '<S2431>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_d = (uint8)
            (((VeSR1B_Cnt_PARK_DATA_FD16_CRC_DebCntr >=
               KeSR1B_Cnt_PARK_DATA_FD16_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_d) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S2431>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_kr =
            VeSR1B_Cnt_PARK_DATA_FD16_CRC_DebCntr;

        /* Update for UnitDelay: '<S2431>/Prev Fail Condition' incorporates:
         *  Logic: '<S2431>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_d =
            rtb_TmpSignalConversionAtVeRx_d;

        /* DataTypeConversion: '<S2419>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S2419>/VeSR1N_b_PARK_DATA_FD16_CRC_Faild'
         *  Logic: '<S2431>/Cntr fail'
         *  Logic: '<S2431>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD16_CRC_F_i = (((sint32)
            rtb_TmpSignalConversionAtVeRx_d) != 0);

        /* End of Outputs for SubSystem: '<S2419>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S2419>/VeSR1N_b_PARK_DATA_FD16_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD16_CRC_Fai =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_jsu.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S2419>/VeSR1N_b_PARK_DATA_FD16_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD16_E2E_Fai =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_jsu.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S2419>/EscData_MC_Failing_Logic' */
        /* Switch: '<S2432>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2432>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_jsu.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S2432>/Inc Cntr' incorporates:
             *  Constant: '<S2426>/Calib'
             *  UnitDelay: '<S2432>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_i)
                                    + ((uint32)KeSR1B_Cnt_PARK_DATA_FD16_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2432>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2432>/Inc Cntr'
             */
            VeSR1B_Cnt_PARK_DATA_FD16_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2432>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_d =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_i;

            /* MinMax: '<S2432>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_d) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_d = 1U;
            }

            /* End of MinMax: '<S2432>/FixPt MinMax' */

            /* Switch: '<S2432>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2423>/Zero4'
             *  Sum: '<S2432>/Dec Cntr'
             */
            VeSR1B_Cnt_PARK_DATA_FD16_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_d) - 1));
        }

        /* End of Switch: '<S2432>/dec if Ok else inc2' */

        /* Logic: '<S2432>/Cntr fail' incorporates:
         *  Constant: '<S2427>/Calib'
         *  RelationalOperator: '<S2432>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_d = (uint8)
            ((VeSR1B_Cnt_PARK_DATA_FD16_MC_DebCntr >=
              KeSR1B_Cnt_PARK_DATA_FD16_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S2432>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_i =
            VeSR1B_Cnt_PARK_DATA_FD16_MC_DebCntr;

        /* Update for UnitDelay: '<S2432>/Prev Fail Condition' incorporates:
         *  Logic: '<S2432>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_jr =
            rtb_TmpSignalConversionAtVeRx_d;

        /* DataTypeConversion: '<S2419>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S2419>/VeSR1N_b_PARK_DATA_FD16_MC_Faild'
         *  Logic: '<S2432>/Cntr fail'
         *  Logic: '<S2432>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD16_MC_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeRx_d) != 0);

        /* End of Outputs for SubSystem: '<S2419>/EscData_MC_Failing_Logic' */

        /* RelationalOperator: '<S2419>/Relational Operator' incorporates:
         *  Constant: '<S2419>/Constant'
         *  DataStoreWrite: '<S2419>/VeSR1N_b_Plock_fdbk_sts_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_Plock_fdbk_sts_SNA_F_i = (((sint32)
            rtb_TmpSignalConversionAtVeSR_o.E_Plock_fdbk_sts) == 7);

        /* DataTypeConversion: '<S2419>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S2419>/VeSR1N_y_Plock_fdbk_sts_FD16'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_Plock_fdbk_sts_FD16 =
            rtb_TmpSignalConversionAtVeSR_o.E_Plock_fdbk_sts;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_o.E_Plock_fdbk_sts) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_Plock_fdbk_sts_FD16 = 7U;
        }

        /* End of DataTypeConversion: '<S2419>/Data Type Conversion1' */

        /* Outputs for Enabled SubSystem: '<S2419>/Reset_MM_Failing' */
        /* Constant: '<S2428>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_PARK_DATA_FD16_MM_,
            rtb_VeSR1N_Cnt_PARK_DATA_FD16_M, KeSR1B_Cnt_PARK_DATA_FD16_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_hx);

        /* End of Outputs for SubSystem: '<S2419>/Reset_MM_Failing' */

        /* Gain: '<S2419>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_de = true;
    }

    /* End of Constant: '<S2418>/Calib' */
    /* End of Outputs for SubSystem: '<S2414>/PARK_DATA_FD16_Processing' */

    /* Merge: '<S75>/SR1N_Cnt_PARK_DATA_FD16_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2414>/VeSR1N_Cnt_PARK_DATA_FD16_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_PARK_DATA_FD16_Received_VeSR1N_Cnt_PARK_DATA_FD16_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_hx.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S75>/SR1N_b_PARK_DATA_FD16_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2414>/VeSR1N_b_PARK_DATA_FD16_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_PARK_DATA_FD16_Received_VeSR1N_b_PARK_DATA_FD16_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_hx.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S75>/SR1N_b_PARK_DATA_FD16_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2414>/VeSR1N_b_PARK_DATA_FD16_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_PARK_DATA_FD16_Received_VeSR1N_b_PARK_DATA_FD16_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_de);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_PARK_DATA_FD16_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_PARK_DATA_FD5_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_PARK_DATA_FD5_MM;
    boolean rtb_VeSR1N_b_PARK_DATA_FD5_MM_F;
    IDTRPARK_DATA_FD5_Pkt rtb_TmpSignalConversionAtVeS_f1;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_p;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_PARK_DATA_FD5_Pkt' incorporates:
     *  SubSystem: '<S76>/PARK_DATA_FD5_Received'
     */
    /* SignalConversion generated from: '<S2438>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S76>/SR1N_Cnt_PARK_DATA_FD5_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_PARK_DATA_FD5_MM =
        Rte_IrvRead_SR1B_PARK_DATA_FD5_Received_VeSR1N_Cnt_PARK_DATA_FD5_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S2438>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S76>/SR1N_b_PARK_DATA_FD5_MM_Faild_merge'
     */
    rtb_VeSR1N_b_PARK_DATA_FD5_MM_F =
        Rte_IrvRead_SR1B_PARK_DATA_FD5_Received_VeSR1N_b_PARK_DATA_FD5_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S2438>/VeSR1B_h_COMRX_PARK_DATA_FD5_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_PARK_DATA_FD5_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_PARK_DATA_FD5_Pkt_COMRX_PARK_DATA_FD5_Pkt
        (&rtb_TmpSignalConversionAtVeS_f1);

    /* SignalConversion generated from: '<S2438>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_PARK_DATA_FD5_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_PARK_DATA_FD5_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_p);

VeRxPDU_PARK_DATA_FD5_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_p;

    /* Outputs for Enabled SubSystem: '<S2438>/PARK_DATA_FD5_Processing' incorporates:
     *  EnablePort: '<S2443>/Enable'
     */
    /* Constant: '<S2442>/Calib' */
    if (KeSR1B_b_PARK_DATA_FD5_Enbl)
    {
        /* Switch: '<S2444>/Switch1' incorporates:
         *  SignalConversion generated from: '<S2438>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_PARK_DATA_FD5_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S2444>/Switch' incorporates:
             *  Constant: '<S2444>/Constant'
             */
            if (KeSR1B_b_PARK_DATA_FD5_E2E_BypEnbl)
            {
                /* Switch: '<S2444>/Switch1' incorporates:
                 *  Constant: '<S2444>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_p = KeSR1B_y_PARK_DATA_FD5_E2E_Byp;
            }

            /* End of Switch: '<S2444>/Switch' */
        }

        /* End of Switch: '<S2444>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_PARK_DATA_FD5_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_PARK_DATA_FD5_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S2445>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_p,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kq0);

        /* Outputs for Atomic SubSystem: '<S2443>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S2455>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2455>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kq0.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S2455>/Inc Cntr' incorporates:
             *  Constant: '<S2448>/Calib'
             *  UnitDelay: '<S2455>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_lx) + ((uint32)
                             KeSR1B_Cnt_PARK_DATA_FD5_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2455>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2455>/Inc Cntr'
             */
            VeSR1B_Cnt_PARK_DATA_FD5_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2455>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_p =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_lx;

            /* MinMax: '<S2455>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_p) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_p = 1U;
            }

            /* End of MinMax: '<S2455>/FixPt MinMax' */

            /* Switch: '<S2455>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2446>/Zero4'
             *  Sum: '<S2455>/Dec Cntr'
             */
            VeSR1B_Cnt_PARK_DATA_FD5_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_p) - 1));
        }

        /* End of Switch: '<S2455>/dec if Ok else inc2' */

        /* Logic: '<S2455>/Cntr fail' incorporates:
         *  Constant: '<S2449>/Calib'
         *  RelationalOperator: '<S2455>/Enough counts to Fail?2'
         *  UnitDelay: '<S2455>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_p = (uint8)
            (((VeSR1B_Cnt_PARK_DATA_FD5_CRC_DebCntr >=
               KeSR1B_Cnt_PARK_DATA_FD5_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_h) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S2455>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_lx =
            VeSR1B_Cnt_PARK_DATA_FD5_CRC_DebCntr;

        /* Update for UnitDelay: '<S2455>/Prev Fail Condition' incorporates:
         *  Logic: '<S2455>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_h =
            rtb_TmpSignalConversionAtVeRx_p;

        /* DataTypeConversion: '<S2443>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S2443>/VeSR1N_b_PARK_DATA_FD5_CRC_Faild'
         *  Logic: '<S2455>/Cntr fail'
         *  Logic: '<S2455>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD5_CRC_Fa_f = (((sint32)
            rtb_TmpSignalConversionAtVeRx_p) != 0);

        /* End of Outputs for SubSystem: '<S2443>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S2443>/VeSR1N_b_PARK_DATA_FD5_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD5_CRC_Fail =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kq0.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S2443>/VeSR1N_b_PARK_DATA_FD5_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD5_E2E_Fail =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kq0.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S2443>/EscData_MC_Failing_Logic' */
        /* Switch: '<S2456>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2456>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_kq0.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S2456>/Inc Cntr' incorporates:
             *  Constant: '<S2450>/Calib'
             *  UnitDelay: '<S2456>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_k)
                                    + ((uint32)KeSR1B_Cnt_PARK_DATA_FD5_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2456>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2456>/Inc Cntr'
             */
            VeSR1B_Cnt_PARK_DATA_FD5_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2456>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_p =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_k;

            /* MinMax: '<S2456>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_p) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_p = 1U;
            }

            /* End of MinMax: '<S2456>/FixPt MinMax' */

            /* Switch: '<S2456>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2447>/Zero4'
             *  Sum: '<S2456>/Dec Cntr'
             */
            VeSR1B_Cnt_PARK_DATA_FD5_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_p) - 1));
        }

        /* End of Switch: '<S2456>/dec if Ok else inc2' */

        /* Logic: '<S2456>/Cntr fail' incorporates:
         *  Constant: '<S2451>/Calib'
         *  RelationalOperator: '<S2456>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_p = (uint8)
            ((VeSR1B_Cnt_PARK_DATA_FD5_MC_DebCntr >=
              KeSR1B_Cnt_PARK_DATA_FD5_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S2456>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_k =
            VeSR1B_Cnt_PARK_DATA_FD5_MC_DebCntr;

        /* Update for UnitDelay: '<S2456>/Prev Fail Condition' incorporates:
         *  Logic: '<S2456>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_c =
            rtb_TmpSignalConversionAtVeRx_p;

        /* DataTypeConversion: '<S2443>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S2443>/VeSR1N_b_PARK_DATA_FD5_MC_Faild'
         *  Logic: '<S2456>/Cntr fail'
         *  Logic: '<S2456>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PARK_DATA_FD5_MC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_p) != 0);

        /* End of Outputs for SubSystem: '<S2443>/EscData_MC_Failing_Logic' */

        /* RelationalOperator: '<S2443>/Relational Operator3' incorporates:
         *  Constant: '<S2443>/Constant4'
         *  DataStoreWrite: '<S2443>/VeSR1N_b_PlockFailSts_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PlockFailSts_SNA_Fai_n = (((sint32)
            rtb_TmpSignalConversionAtVeS_f1.E_PlockFailSts) == 7);

        /* RelationalOperator: '<S2443>/Relational Operator1' incorporates:
         *  Constant: '<S2443>/Constant1'
         *  DataStoreWrite: '<S2443>/VeSR1N_b_Plock_MotorPosSts_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_Plock_MotorPosSts_SN_a = (((sint32)
            rtb_TmpSignalConversionAtVeS_f1.E_Plock_MotorPosSts) == 7);

        /* RelationalOperator: '<S2443>/Relational Operator2' incorporates:
         *  Constant: '<S2443>/Constant3'
         *  DataStoreWrite: '<S2443>/VeSR1N_b_Plock_PosSensor_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_Plock_PosSensor_SNA__b = (((sint32)
            rtb_TmpSignalConversionAtVeS_f1.E_Plock_PosSensor) == 7);

        /* RelationalOperator: '<S2443>/Relational Operator' incorporates:
         *  Constant: '<S2443>/Constant'
         *  DataStoreWrite: '<S2443>/VeSR1N_b_Plock_fdbk_sts_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_Plock_fdbk_sts_SNA_F_n = (((sint32)
            rtb_TmpSignalConversionAtVeS_f1.E_Plock_fdbk_sts) == 7);

        /* DataTypeConversion: '<S2443>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S2443>/VeSR1N_y_PlockFailSts_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PlockFailSts_FD5 =
            rtb_TmpSignalConversionAtVeS_f1.E_PlockFailSts;
        if (((sint32)rtb_TmpSignalConversionAtVeS_f1.E_PlockFailSts) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_PlockFailSts_FD5 = 7U;
        }

        /* End of DataTypeConversion: '<S2443>/Data Type Conversion4' */

        /* DataTypeConversion: '<S2443>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S2443>/VeSR1N_y_Plock_MotorPosSts_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_Plock_MotorPosSts_FD5 =
            rtb_TmpSignalConversionAtVeS_f1.E_Plock_MotorPosSts;
        if (((sint32)rtb_TmpSignalConversionAtVeS_f1.E_Plock_MotorPosSts) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_Plock_MotorPosSts_FD5 = 7U;
        }

        /* End of DataTypeConversion: '<S2443>/Data Type Conversion2' */

        /* DataTypeConversion: '<S2443>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S2443>/VeSR1N_y_Plock_PosSensor_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_Plock_PosSensor_FD5 =
            rtb_TmpSignalConversionAtVeS_f1.E_Plock_PosSensor;
        if (((sint32)rtb_TmpSignalConversionAtVeS_f1.E_Plock_PosSensor) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_Plock_PosSensor_FD5 = 7U;
        }

        /* End of DataTypeConversion: '<S2443>/Data Type Conversion3' */

        /* DataTypeConversion: '<S2443>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S2443>/VeSR1N_y_Plock_fdbk_sts_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_Plock_fdbk_sts_FD5 =
            rtb_TmpSignalConversionAtVeS_f1.E_Plock_fdbk_sts;
        if (((sint32)rtb_TmpSignalConversionAtVeS_f1.E_Plock_fdbk_sts) > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_Plock_fdbk_sts_FD5 = 7U;
        }

        /* End of DataTypeConversion: '<S2443>/Data Type Conversion1' */

        /* Outputs for Enabled SubSystem: '<S2443>/Reset_MM_Failing' */
        /* Constant: '<S2452>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_PARK_DATA_FD5_MM_F,
            rtb_VeSR1N_Cnt_PARK_DATA_FD5_MM, KeSR1B_Cnt_PARK_DATA_FD5_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_dk);

        /* End of Outputs for SubSystem: '<S2443>/Reset_MM_Failing' */

        /* Gain: '<S2443>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_dz = true;
    }

    /* End of Constant: '<S2442>/Calib' */
    /* End of Outputs for SubSystem: '<S2438>/PARK_DATA_FD5_Processing' */

    /* Merge: '<S76>/SR1N_Cnt_PARK_DATA_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2438>/VeSR1N_Cnt_PARK_DATA_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_PARK_DATA_FD5_Received_VeSR1N_Cnt_PARK_DATA_FD5_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_dk.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S76>/SR1N_b_PARK_DATA_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2438>/VeSR1N_b_PARK_DATA_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_PARK_DATA_FD5_Received_VeSR1N_b_PARK_DATA_FD5_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_dk.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S76>/SR1N_b_PARK_DATA_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2438>/VeSR1N_b_PARK_DATA_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_PARK_DATA_FD5_Received_VeSR1N_b_PARK_DATA_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_dz);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_PARK_DATA_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_PCU_FD_1_FD11_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_PCU_FD_1_FD11_MM;
    boolean rtb_VeSR1N_b_PCU_FD_1_FD11_MM_F;
    IDTRPCU_FD_1_FD11_Pkt rtb_TmpSignalConversionAtVeS_io;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_a;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_PCU_FD_1_FD11_Pkt' incorporates:
     *  SubSystem: '<S77>/PCU_FD_1_FD11_Received'
     */
    /* SignalConversion generated from: '<S2465>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S77>/SR1N_Cnt_PCU_FD_1_FD11_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_PCU_FD_1_FD11_MM =
        Rte_IrvRead_SR1B_PCU_FD_1_FD11_Received_VeSR1N_Cnt_PCU_FD_1_FD11_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S2465>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S77>/SR1N_b_PCU_FD_1_FD11_MM_Faild_merge'
     */
    rtb_VeSR1N_b_PCU_FD_1_FD11_MM_F =
        Rte_IrvRead_SR1B_PCU_FD_1_FD11_Received_VeSR1N_b_PCU_FD_1_FD11_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S2465>/VeSR1B_h_COMRX_PCU_FD_1_FD11_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_PCU_FD_1_FD11_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_PCU_FD_1_FD11_Pkt_COMRX_PCU_FD_1_FD11_Pkt
        (&rtb_TmpSignalConversionAtVeS_io);

    /* SignalConversion generated from: '<S2465>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_PCU_FD_1_FD11_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_PCU_FD_1_FD11_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_a);

VeRxPDU_PCU_FD_1_FD11_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_a;

    /* Outputs for Enabled SubSystem: '<S2465>/PCU_FD_1_FD11_Processing' incorporates:
     *  EnablePort: '<S2470>/Enable'
     */
    /* Constant: '<S2469>/Calib' */
    if (KeSR1B_b_PCU_FD_1_FD11_Enbl)
    {
        /* Switch: '<S2471>/Switch1' incorporates:
         *  SignalConversion generated from: '<S2465>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_PCU_FD_1_FD11_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S2471>/Switch' incorporates:
             *  Constant: '<S2471>/Constant'
             */
            if (KeSR1B_b_PCU_FD_1_FD11_E2E_BypEnbl)
            {
                /* Switch: '<S2471>/Switch1' incorporates:
                 *  Constant: '<S2471>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_a = KeSR1B_y_PCU_FD_1_FD11_E2E_Byp;
            }

            /* End of Switch: '<S2471>/Switch' */
        }

        /* End of Switch: '<S2471>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_PCU_FD_1_FD11_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_PCU_FD_1_FD11_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S2472>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_a,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_mo);

        /* Outputs for Atomic SubSystem: '<S2470>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S2482>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2482>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_mo.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S2482>/Inc Cntr' incorporates:
             *  Constant: '<S2475>/Calib'
             *  UnitDelay: '<S2482>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_g1) + ((uint32)
                             KeSR1B_Cnt_PCU_FD_1_FD11_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2482>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2482>/Inc Cntr'
             */
            VeSR1B_Cnt_PCU_FD_1_FD11_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2482>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_a =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_g1;

            /* MinMax: '<S2482>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_a) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_a = 1U;
            }

            /* End of MinMax: '<S2482>/FixPt MinMax' */

            /* Switch: '<S2482>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2473>/Zero4'
             *  Sum: '<S2482>/Dec Cntr'
             */
            VeSR1B_Cnt_PCU_FD_1_FD11_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_a) - 1));
        }

        /* End of Switch: '<S2482>/dec if Ok else inc2' */

        /* Logic: '<S2482>/Cntr fail' incorporates:
         *  Constant: '<S2476>/Calib'
         *  RelationalOperator: '<S2482>/Enough counts to Fail?2'
         *  UnitDelay: '<S2482>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_a = (uint8)
            (((VeSR1B_Cnt_PCU_FD_1_FD11_CRC_DebCntr >=
               KeSR1B_Cnt_PCU_FD_1_FD11_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_gk) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S2482>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_g1 =
            VeSR1B_Cnt_PCU_FD_1_FD11_CRC_DebCntr;

        /* Update for UnitDelay: '<S2482>/Prev Fail Condition' incorporates:
         *  Logic: '<S2482>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_gk =
            rtb_TmpSignalConversionAtVeRx_a;

        /* DataTypeConversion: '<S2470>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S2470>/VeSR1N_b_PCU_FD_1_FD11_CRC_Faild'
         *  Logic: '<S2482>/Cntr fail'
         *  Logic: '<S2482>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_CRC_Fa_j = (((sint32)
            rtb_TmpSignalConversionAtVeRx_a) != 0);

        /* End of Outputs for SubSystem: '<S2470>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S2470>/VeSR1N_b_PCU_FD_1_FD11_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_CRC_Fail =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_mo.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S2470>/VeSR1N_b_PCU_FD_1_FD11_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_E2E_Fail =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_mo.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S2470>/EscData_MC_Failing_Logic' */
        /* Switch: '<S2483>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2483>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_mo.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S2483>/Inc Cntr' incorporates:
             *  Constant: '<S2477>/Calib'
             *  UnitDelay: '<S2483>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_lh) + ((uint32)
                             KeSR1B_Cnt_PCU_FD_1_FD11_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2483>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2483>/Inc Cntr'
             */
            VeSR1B_Cnt_PCU_FD_1_FD11_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2483>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_a =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_lh;

            /* MinMax: '<S2483>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_a) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_a = 1U;
            }

            /* End of MinMax: '<S2483>/FixPt MinMax' */

            /* Switch: '<S2483>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2474>/Zero4'
             *  Sum: '<S2483>/Dec Cntr'
             */
            VeSR1B_Cnt_PCU_FD_1_FD11_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_a) - 1));
        }

        /* End of Switch: '<S2483>/dec if Ok else inc2' */

        /* Logic: '<S2483>/Cntr fail' incorporates:
         *  Constant: '<S2478>/Calib'
         *  RelationalOperator: '<S2483>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_a = (uint8)
            ((VeSR1B_Cnt_PCU_FD_1_FD11_MC_DebCntr >=
              KeSR1B_Cnt_PCU_FD_1_FD11_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S2483>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_lh =
            VeSR1B_Cnt_PCU_FD_1_FD11_MC_DebCntr;

        /* Update for UnitDelay: '<S2483>/Prev Fail Condition' incorporates:
         *  Logic: '<S2483>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_bc =
            rtb_TmpSignalConversionAtVeRx_a;

        /* DataTypeConversion: '<S2470>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S2470>/VeSR1N_b_PCU_FD_1_FD11_MC_Faild'
         *  Logic: '<S2483>/Cntr fail'
         *  Logic: '<S2483>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD11_MC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_a) != 0);

        /* End of Outputs for SubSystem: '<S2470>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S2470>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S2470>/VeSR1N_I_BoostCnvrtr_Curr_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_I_BoostCnvrtr_Curr_FD11 =
            rtb_TmpSignalConversionAtVeS_io.E_BoostConverter_Current;
        if (((sint32)rtb_TmpSignalConversionAtVeS_io.E_BoostConverter_Current) >
            32767)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_I_BoostCnvrtr_Curr_FD11 = 32767U;
        }

        /* End of DataTypeConversion: '<S2470>/Data Type Conversion4' */

        /* DataTypeConversion: '<S2470>/Data Type Conversion11' incorporates:
         *  DataStoreWrite: '<S2470>/VeSR1N_M_Output_Torque_Lim_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_Output_Torque_Lim_FD11 =
            rtb_TmpSignalConversionAtVeS_io.E_Output_Torque_Limit;
        if (((sint32)rtb_TmpSignalConversionAtVeS_io.E_Output_Torque_Limit) >
                32767)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_Output_Torque_Lim_FD11 = 32767U;
        }

        /* End of DataTypeConversion: '<S2470>/Data Type Conversion11' */

        /* DataTypeConversion: '<S2470>/Data Type Conversion14' incorporates:
         *  DataStoreWrite: '<S2470>/VeSR1N_P_PCU_MaxChrgPwrLmt_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_P_PCU_MaxChrgPwrLmt_FD11 =
            rtb_TmpSignalConversionAtVeS_io.E_PCU_Max_ChargePowerLmt;
        if (((sint32)rtb_TmpSignalConversionAtVeS_io.E_PCU_Max_ChargePowerLmt) >
            16383)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_P_PCU_MaxChrgPwrLmt_FD11 = 16383U;
        }

        /* End of DataTypeConversion: '<S2470>/Data Type Conversion14' */

        /* DataTypeConversion: '<S2470>/Data Type Conversion16' incorporates:
         *  DataStoreWrite: '<S2470>/VeSR1N_P_PCU_MaxDchaPwrLmtShrTrmFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_P_PCU_MaxDchaPwrLmtShrTr =
            rtb_TmpSignalConversionAtVeS_io.E_PCU_Max_DischargePowerLmt_ShrTrm;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_io.E_PCU_Max_DischargePowerLmt_ShrTrm)
            > 16383)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_P_PCU_MaxDchaPwrLmtShrTr = 16383U;
        }

        /* End of DataTypeConversion: '<S2470>/Data Type Conversion16' */

        /* DataTypeConversion: '<S2470>/Data Type Conversion15' incorporates:
         *  DataStoreWrite: '<S2470>/VeSR1N_P_PCU_MaxDchaPwrLmt_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_P_PCU_MaxDchaPwrLmt_FD11 =
            rtb_TmpSignalConversionAtVeS_io.E_PCU_Max_DischargePowerLmt;
        if (((sint32)rtb_TmpSignalConversionAtVeS_io.E_PCU_Max_DischargePowerLmt)
            > 16383)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_P_PCU_MaxDchaPwrLmt_FD11 = 16383U;
        }

        /* End of DataTypeConversion: '<S2470>/Data Type Conversion15' */

        /* DataTypeConversion: '<S2470>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S2470>/VeSR1N_T_BstConvUprIGBT_TF_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_T_BstConvUprIGBT_TF_FD11 =
            rtb_TmpSignalConversionAtVeS_io.E_BoostConv_UpperIGBT_TempFltd;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_io.E_BoostConv_UpperIGBT_TempFltd) >
            4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_T_BstConvUprIGBT_TF_FD11 = 4095U;
        }

        /* End of DataTypeConversion: '<S2470>/Data Type Conversion3' */

        /* DataTypeConversion: '<S2470>/Data Type Conversion17' incorporates:
         *  DataStoreWrite: '<S2470>/VeSR1N_U_PCU_MaxBoostdVolt_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_PCU_MaxBoostdVolt_FD11 =
            rtb_TmpSignalConversionAtVeS_io.E_PCU_MaxBoostedVoltage;
        if (((sint32)rtb_TmpSignalConversionAtVeS_io.E_PCU_MaxBoostedVoltage) >
                1023)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_PCU_MaxBoostdVolt_FD11 = 1023U;
        }

        /* End of DataTypeConversion: '<S2470>/Data Type Conversion17' */

        /* RelationalOperator: '<S2470>/Relational Operator' incorporates:
         *  Constant: '<S2470>/Constant'
         *  DataStoreWrite: '<S2470>/VeSR1N_b_BoostConv_LowerIGBT_TempFltd_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BoostConv_LowerIGBT_Te = (((sint32)
            rtb_TmpSignalConversionAtVeS_io.E_BoostConv_LowerIGBT_TempFltd) ==
            4095);

        /* RelationalOperator: '<S2470>/Relational Operator1' incorporates:
         *  Constant: '<S2470>/Constant1'
         *  DataStoreWrite: '<S2470>/VeSR1N_b_BoostConv_ReactorTemp_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BoostConv_ReactorTemp_ = (((sint32)
            rtb_TmpSignalConversionAtVeS_io.E_BoostConv_ReactorTemp) == 4095);

        /* RelationalOperator: '<S2470>/Relational Operator2' incorporates:
         *  Constant: '<S2470>/Constant3'
         *  DataStoreWrite: '<S2470>/VeSR1N_b_BoostConv_UpperIGBT_TempFltd_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BoostConv_UpperIGBT_Te = (((sint32)
            rtb_TmpSignalConversionAtVeS_io.E_BoostConv_UpperIGBT_TempFltd) ==
            4095);

        /* RelationalOperator: '<S2470>/Relational Operator3' incorporates:
         *  Constant: '<S2470>/Constant4'
         *  DataStoreWrite: '<S2470>/VeSR1N_b_BoostConverter_Current_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BoostConverter_Current = (((sint32)
            rtb_TmpSignalConversionAtVeS_io.E_BoostConverter_Current) == 32767);

        /* DataTypeConversion: '<S2470>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S2470>/VeSR1N_b_DMPI_OilTemperatureSts_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_DMPI_OilTemperatureSts =
            rtb_TmpSignalConversionAtVeS_io.E_DMPI_OilTemperatureSts ? ((uint8)1)
            : ((uint8)0);

        /* DataTypeConversion: '<S2470>/Data Type Conversion9' incorporates:
         *  DataStoreWrite: '<S2470>/VeSR1N_b_DMPI_TransmissionTemp_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_DMPI_TransmissionTemp_ =
            rtb_TmpSignalConversionAtVeS_io.E_DMPI_TransmissionTemperature;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_io.E_DMPI_TransmissionTemperature) >
            63)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_b_DMPI_TransmissionTemp_ = 63U;
        }

        /* End of DataTypeConversion: '<S2470>/Data Type Conversion9' */

        /* RelationalOperator: '<S2470>/Relational Operator4' incorporates:
         *  Constant: '<S2470>/Constant5'
         *  DataStoreWrite: '<S2470>/VeSR1N_b_DMPI_TransmissionTemperature_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_DMPI_TransmissionTempe = (((sint32)
            rtb_TmpSignalConversionAtVeS_io.E_DMPI_TransmissionTemperature) ==
            63);

        /* RelationalOperator: '<S2470>/Relational Operator5' incorporates:
         *  Constant: '<S2470>/Constant6'
         *  DataStoreWrite: '<S2470>/VeSR1N_b_Output_Torque_Limit_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_Output_Torque_Limit_SN = (((sint32)
            rtb_TmpSignalConversionAtVeS_io.E_Output_Torque_Limit) == 32767);

        /* DataTypeConversion: '<S2470>/Data Type Conversion13' incorporates:
         *  DataStoreWrite: '<S2470>/VeSR1N_b_PCUDrvRdyCmpltnStsFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PCUDrvRdyCmpltnStsFD11 =
            rtb_TmpSignalConversionAtVeS_io.E_PCU_DriveReadyCompletion_Status ?
            ((uint8)1) : ((uint8)0);

        /* RelationalOperator: '<S2470>/Relational Operator6' incorporates:
         *  Constant: '<S2470>/Constant7'
         *  DataStoreWrite: '<S2470>/VeSR1N_b_PCU_Diagnostic_Code_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_Diagnostic_Code_SN = (((sint32)
            rtb_TmpSignalConversionAtVeS_io.E_PCU_Diagnostic_Code) == 65535);

        /* DataTypeConversion: '<S2470>/Data Type Conversion18' incorporates:
         *  DataStoreWrite: '<S2470>/VeSR1N_b_PCU_MIL_Request_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_MIL_Request_FD11 =
            rtb_TmpSignalConversionAtVeS_io.E_PCU_MIL_Request ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S2470>/Relational Operator10' incorporates:
         *  Constant: '<S2470>/Constant11'
         *  DataStoreWrite: '<S2470>/VeSR1N_b_PCU_MaxBoostedVoltage_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_MaxBoostedVoltage_ = (((sint32)
            rtb_TmpSignalConversionAtVeS_io.E_PCU_MaxBoostedVoltage) == 1023);

        /* RelationalOperator: '<S2470>/Relational Operator7' incorporates:
         *  Constant: '<S2470>/Constant8'
         *  DataStoreWrite: '<S2470>/VeSR1N_b_PCU_Max_ChargePowerLmt_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_Max_ChargePowerLmt = (((sint32)
            rtb_TmpSignalConversionAtVeS_io.E_PCU_Max_ChargePowerLmt) == 16383);

        /* RelationalOperator: '<S2470>/Relational Operator8' incorporates:
         *  Constant: '<S2470>/Constant9'
         *  DataStoreWrite: '<S2470>/VeSR1N_b_PCU_Max_DischargePowerLmt_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_Max_DischargePower = (((sint32)
            rtb_TmpSignalConversionAtVeS_io.E_PCU_Max_DischargePowerLmt) ==
            16383);

        /* RelationalOperator: '<S2470>/Relational Operator9' incorporates:
         *  Constant: '<S2470>/Constant10'
         *  DataStoreWrite: '<S2470>/VeSR1N_b_PCU_Max_DischargePowerLmt_ShrTrm_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_Max_DischargePow_i = (((sint32)
            rtb_TmpSignalConversionAtVeS_io.E_PCU_Max_DischargePowerLmt_ShrTrm) ==
            16383);

        /* DataTypeConversion: '<S2470>/Data Type Conversion19' incorporates:
         *  DataStoreWrite: '<S2470>/VeSR1N_b_PCU_Tmp_StopFlag_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_Tmp_StopFlag_FD11 =
            rtb_TmpSignalConversionAtVeS_io.E_PCU_Temporary_Stop_Flag ? ((uint8)
            1) : ((uint8)0);

        /* DataTypeConversion: '<S2470>/Data Type Conversion20' incorporates:
         *  DataStoreWrite: '<S2470>/VeSR1N_b_PinionOverspdWarn_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PinionOverspdWarn_FD11 =
            rtb_TmpSignalConversionAtVeS_io.E_Pinion_OverspeedWarning ? ((uint8)
            1) : ((uint8)0);

        /* DataTypeConversion: '<S2470>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S2470>/VeSR1N_d_BoostCnvrDrteReasnFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_d_BoostCnvrDrteReasnFD11 =
            rtb_TmpSignalConversionAtVeS_io.E_BoostConverterDerateReason;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_io.E_BoostConverterDerateReason) >
                511)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_d_BoostCnvrDrteReasnFD11 = 511U;
        }

        /* End of DataTypeConversion: '<S2470>/Data Type Conversion5' */

        /* DataStoreWrite: '<S2470>/VeSR1N_d_Cntr_PCU_FD_1_FD11' */
        SR1B_BLUEN_ac_DW.VeSR1N_d_Cntr_PCU_FD_1_FD11 =
            rtb_TmpSignalConversionAtVeS_io.E_Cntr_PCU_FD_1;

        /* DataStoreWrite: '<S2470>/VeSR1N_d_PCU_Diag_Code_FD11' */
        SR1B_BLUEN_ac_DW.VeSR1N_d_PCU_Diag_Code_FD11 =
            rtb_TmpSignalConversionAtVeS_io.E_PCU_Diagnostic_Code;

        /* DataTypeConversion: '<S2470>/Data Type Conversion10' incorporates:
         *  DataStoreWrite: '<S2470>/VeSR1N_h_MAC_PCU_FD_1_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_h_MAC_PCU_FD_1_FD11 =
            rtb_TmpSignalConversionAtVeS_io.E_MAC_PCU_FD_1;
        if (rtb_TmpSignalConversionAtVeS_io.E_MAC_PCU_FD_1 > 281474976710655ULL)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_h_MAC_PCU_FD_1_FD11 = 281474976710655ULL;
        }

        /* End of DataTypeConversion: '<S2470>/Data Type Conversion10' */

        /* DataTypeConversion: '<S2470>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S2470>/VeSR1N_y_BoostCnvrFailrSts_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_BoostCnvrFailrSts_FD11 =
            rtb_TmpSignalConversionAtVeS_io.E_BoostConverterFailureSts;
        if (((sint32)rtb_TmpSignalConversionAtVeS_io.E_BoostConverterFailureSts)
            > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_BoostCnvrFailrSts_FD11 = 7U;
        }

        /* End of DataTypeConversion: '<S2470>/Data Type Conversion6' */

        /* DataTypeConversion: '<S2470>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S2470>/VeSR1N_y_BoostConvRctrTemp_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_BoostConvRctrTemp_FD11 =
            rtb_TmpSignalConversionAtVeS_io.E_BoostConv_ReactorTemp;
        if (((sint32)rtb_TmpSignalConversionAtVeS_io.E_BoostConv_ReactorTemp) >
                4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_BoostConvRctrTemp_FD11 = 4095U;
        }

        /* End of DataTypeConversion: '<S2470>/Data Type Conversion2' */

        /* DataTypeConversion: '<S2470>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S2470>/VeSR1N_y_BstConvLwrIGBT_TF_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_BstConvLwrIGBT_TF_FD11 =
            rtb_TmpSignalConversionAtVeS_io.E_BoostConv_LowerIGBT_TempFltd;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_io.E_BoostConv_LowerIGBT_TempFltd) >
            4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_BstConvLwrIGBT_TF_FD11 = 4095U;
        }

        /* End of DataTypeConversion: '<S2470>/Data Type Conversion1' */

        /* Outputs for Enabled SubSystem: '<S2470>/Reset_MM_Failing' */
        /* Constant: '<S2479>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_PCU_FD_1_FD11_MM_F,
            rtb_VeSR1N_Cnt_PCU_FD_1_FD11_MM, KeSR1B_Cnt_PCU_FD_1_FD11_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_dy);

        /* End of Outputs for SubSystem: '<S2470>/Reset_MM_Failing' */

        /* Gain: '<S2470>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_mf = true;
    }

    /* End of Constant: '<S2469>/Calib' */
    /* End of Outputs for SubSystem: '<S2465>/PCU_FD_1_FD11_Processing' */

    /* Merge: '<S77>/SR1N_Cnt_PCU_FD_1_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2465>/VeSR1N_Cnt_PCU_FD_1_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_PCU_FD_1_FD11_Received_VeSR1N_Cnt_PCU_FD_1_FD11_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_dy.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S77>/SR1N_b_PCU_FD_1_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2465>/VeSR1N_b_PCU_FD_1_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_PCU_FD_1_FD11_Received_VeSR1N_b_PCU_FD_1_FD11_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_dy.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S77>/SR1N_b_PCU_FD_1_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2465>/VeSR1N_b_PCU_FD_1_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_PCU_FD_1_FD11_Received_VeSR1N_b_PCU_FD_1_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_mf);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_PCU_FD_1_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_PCU_FD_1_FD5_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_PCU_FD_1_FD5_MM_;
    boolean rtb_VeSR1N_b_PCU_FD_1_FD5_MM_Fa;
    IDTRPCU_FD_1_FD5_Pkt rtb_TmpSignalConversionAtVeS_ej;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_k;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_PCU_FD_1_FD5_Pkt' incorporates:
     *  SubSystem: '<S78>/PCU_FD_1_FD5_Received'
     */
    /* SignalConversion generated from: '<S2508>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S78>/SR1N_Cnt_PCU_FD_1_FD5_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_PCU_FD_1_FD5_MM_ =
        Rte_IrvRead_SR1B_PCU_FD_1_FD5_Received_VeSR1N_Cnt_PCU_FD_1_FD5_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S2508>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S78>/SR1N_b_PCU_FD_1_FD5_MM_Faild_merge'
     */
    rtb_VeSR1N_b_PCU_FD_1_FD5_MM_Fa =
        Rte_IrvRead_SR1B_PCU_FD_1_FD5_Received_VeSR1N_b_PCU_FD_1_FD5_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S2508>/VeSR1B_h_COMRX_PCU_FD_1_FD5_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_PCU_FD_1_FD5_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_PCU_FD_1_FD5_Pkt_COMRX_PCU_FD_1_FD5_Pkt
        (&rtb_TmpSignalConversionAtVeS_ej);

    /* SignalConversion generated from: '<S2508>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_PCU_FD_1_FD5_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_PCU_FD_1_FD5_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_k);

VeRxPDU_PCU_FD_1_FD5_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_k;

    /* Outputs for Enabled SubSystem: '<S2508>/PCU_FD_1_FD5_Processing' incorporates:
     *  EnablePort: '<S2513>/Enable'
     */
    /* Constant: '<S2512>/Calib' */
    if (KeSR1B_b_PCU_FD_1_FD5_Enbl)
    {
        /* Switch: '<S2514>/Switch1' incorporates:
         *  SignalConversion generated from: '<S2508>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_PCU_FD_1_FD5_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S2514>/Switch' incorporates:
             *  Constant: '<S2514>/Constant'
             */
            if (KeSR1B_b_PCU_FD_1_FD5_E2E_BypEnbl)
            {
                /* Switch: '<S2514>/Switch1' incorporates:
                 *  Constant: '<S2514>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_k = KeSR1B_y_PCU_FD_1_FD5_E2E_Byp;
            }

            /* End of Switch: '<S2514>/Switch' */
        }

        /* End of Switch: '<S2514>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_PCU_FD_1_FD5_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_PCU_FD_1_FD5_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S2515>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_k,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ab);

        /* Outputs for Atomic SubSystem: '<S2513>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S2525>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2525>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ab.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S2525>/Inc Cntr' incorporates:
             *  Constant: '<S2518>/Calib'
             *  UnitDelay: '<S2525>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_dg) + ((uint32)
                             KeSR1B_Cnt_PCU_FD_1_FD5_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2525>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2525>/Inc Cntr'
             */
            VeSR1B_Cnt_PCU_FD_1_FD5_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2525>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_k =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_dg;

            /* MinMax: '<S2525>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_k) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_k = 1U;
            }

            /* End of MinMax: '<S2525>/FixPt MinMax' */

            /* Switch: '<S2525>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2516>/Zero4'
             *  Sum: '<S2525>/Dec Cntr'
             */
            VeSR1B_Cnt_PCU_FD_1_FD5_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_k) - 1));
        }

        /* End of Switch: '<S2525>/dec if Ok else inc2' */

        /* Logic: '<S2525>/Cntr fail' incorporates:
         *  Constant: '<S2519>/Calib'
         *  RelationalOperator: '<S2525>/Enough counts to Fail?2'
         *  UnitDelay: '<S2525>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_k = (uint8)
            (((VeSR1B_Cnt_PCU_FD_1_FD5_CRC_DebCntr >=
               KeSR1B_Cnt_PCU_FD_1_FD5_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_if) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S2525>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_dg =
            VeSR1B_Cnt_PCU_FD_1_FD5_CRC_DebCntr;

        /* Update for UnitDelay: '<S2525>/Prev Fail Condition' incorporates:
         *  Logic: '<S2525>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_if =
            rtb_TmpSignalConversionAtVeRx_k;

        /* DataTypeConversion: '<S2513>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S2513>/VeSR1N_b_PCU_FD_1_FD5_CRC_Faild'
         *  Logic: '<S2525>/Cntr fail'
         *  Logic: '<S2525>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_CRC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_k) != 0);

        /* End of Outputs for SubSystem: '<S2513>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S2513>/VeSR1N_b_PCU_FD_1_FD5_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_CRC_Failg =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ab.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S2513>/VeSR1N_b_PCU_FD_1_FD5_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_E2E_Faild =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ab.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S2513>/EscData_MC_Failing_Logic' */
        /* Switch: '<S2526>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2526>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ab.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S2526>/Inc Cntr' incorporates:
             *  Constant: '<S2520>/Calib'
             *  UnitDelay: '<S2526>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ow) + ((uint32)
                             KeSR1B_Cnt_PCU_FD_1_FD5_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2526>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2526>/Inc Cntr'
             */
            VeSR1B_Cnt_PCU_FD_1_FD5_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2526>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_k =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ow;

            /* MinMax: '<S2526>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_k) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_k = 1U;
            }

            /* End of MinMax: '<S2526>/FixPt MinMax' */

            /* Switch: '<S2526>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2517>/Zero4'
             *  Sum: '<S2526>/Dec Cntr'
             */
            VeSR1B_Cnt_PCU_FD_1_FD5_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_k) - 1));
        }

        /* End of Switch: '<S2526>/dec if Ok else inc2' */

        /* Logic: '<S2526>/Cntr fail' incorporates:
         *  Constant: '<S2521>/Calib'
         *  RelationalOperator: '<S2526>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_k = (uint8)
            ((VeSR1B_Cnt_PCU_FD_1_FD5_MC_DebCntr >=
              KeSR1B_Cnt_PCU_FD_1_FD5_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S2526>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_ow =
            VeSR1B_Cnt_PCU_FD_1_FD5_MC_DebCntr;

        /* Update for UnitDelay: '<S2526>/Prev Fail Condition' incorporates:
         *  Logic: '<S2526>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_n =
            rtb_TmpSignalConversionAtVeRx_k;

        /* DataTypeConversion: '<S2513>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S2513>/VeSR1N_b_PCU_FD_1_FD5_MC_Faild'
         *  Logic: '<S2526>/Cntr fail'
         *  Logic: '<S2526>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_FD_1_FD5_MC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_k) != 0);

        /* End of Outputs for SubSystem: '<S2513>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S2513>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S2513>/VeSR1N_I_BoostConverterCurr_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_I_BoostConverterCurr_FD5 =
            rtb_TmpSignalConversionAtVeS_ej.E_BoostConverter_Current;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ej.E_BoostConverter_Current) >
            32767)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_I_BoostConverterCurr_FD5 = 32767U;
        }

        /* End of DataTypeConversion: '<S2513>/Data Type Conversion4' */

        /* DataTypeConversion: '<S2513>/Data Type Conversion11' incorporates:
         *  DataStoreWrite: '<S2513>/VeSR1N_M_OutputTorque_Limit_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_OutputTorque_Limit_FD5 =
            rtb_TmpSignalConversionAtVeS_ej.E_Output_Torque_Limit;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ej.E_Output_Torque_Limit) >
                32767)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_OutputTorque_Limit_FD5 = 32767U;
        }

        /* End of DataTypeConversion: '<S2513>/Data Type Conversion11' */

        /* DataTypeConversion: '<S2513>/Data Type Conversion14' incorporates:
         *  DataStoreWrite: '<S2513>/VeSR1N_P_PCU_MaxChrgPwrLmt_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_P_PCU_MaxChrgPwrLmt_FD5 =
            rtb_TmpSignalConversionAtVeS_ej.E_PCU_Max_ChargePowerLmt;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ej.E_PCU_Max_ChargePowerLmt) >
            16383)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_P_PCU_MaxChrgPwrLmt_FD5 = 16383U;
        }

        /* End of DataTypeConversion: '<S2513>/Data Type Conversion14' */

        /* DataTypeConversion: '<S2513>/Data Type Conversion16' incorporates:
         *  DataStoreWrite: '<S2513>/VeSR1N_P_PCU_MaxDchaPwrLmtShrTrm_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_P_PCU_MaxDchaPwrLmtShr_g =
            rtb_TmpSignalConversionAtVeS_ej.E_PCU_Max_DischargePowerLmt_ShrTrm;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_ej.E_PCU_Max_DischargePowerLmt_ShrTrm)
            > 16383)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_P_PCU_MaxDchaPwrLmtShr_g = 16383U;
        }

        /* End of DataTypeConversion: '<S2513>/Data Type Conversion16' */

        /* DataTypeConversion: '<S2513>/Data Type Conversion15' incorporates:
         *  DataStoreWrite: '<S2513>/VeSR1N_P_PCU_Max_DchaPwrLmt_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_P_PCU_Max_DchaPwrLmt_FD5 =
            rtb_TmpSignalConversionAtVeS_ej.E_PCU_Max_DischargePowerLmt;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ej.E_PCU_Max_DischargePowerLmt)
            > 16383)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_P_PCU_Max_DchaPwrLmt_FD5 = 16383U;
        }

        /* End of DataTypeConversion: '<S2513>/Data Type Conversion15' */

        /* DataTypeConversion: '<S2513>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S2513>/VeSR1N_T_BstConvUprIGBT_TF_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_T_BstConvUprIGBT_TF_FD5 =
            rtb_TmpSignalConversionAtVeS_ej.E_BoostConv_UpperIGBT_TempFltd;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_ej.E_BoostConv_UpperIGBT_TempFltd) >
            4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_T_BstConvUprIGBT_TF_FD5 = 4095U;
        }

        /* End of DataTypeConversion: '<S2513>/Data Type Conversion3' */

        /* DataTypeConversion: '<S2513>/Data Type Conversion17' incorporates:
         *  DataStoreWrite: '<S2513>/VeSR1N_U_PCU_MaxBoostedVolt_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_PCU_MaxBoostedVolt_FD5 =
            rtb_TmpSignalConversionAtVeS_ej.E_PCU_MaxBoostedVoltage;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ej.E_PCU_MaxBoostedVoltage) >
                1023)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_PCU_MaxBoostedVolt_FD5 = 1023U;
        }

        /* End of DataTypeConversion: '<S2513>/Data Type Conversion17' */

        /* RelationalOperator: '<S2513>/Relational Operator' incorporates:
         *  Constant: '<S2513>/Constant'
         *  DataStoreWrite: '<S2513>/VeSR1N_b_BoostConv_LowerIGBT_TempFltd_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BoostConv_LowerIGBT__m = (((sint32)
            rtb_TmpSignalConversionAtVeS_ej.E_BoostConv_LowerIGBT_TempFltd) ==
            4095);

        /* RelationalOperator: '<S2513>/Relational Operator1' incorporates:
         *  Constant: '<S2513>/Constant1'
         *  DataStoreWrite: '<S2513>/VeSR1N_b_BoostConv_ReactorTemp_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BoostConv_ReactorTem_n = (((sint32)
            rtb_TmpSignalConversionAtVeS_ej.E_BoostConv_ReactorTemp) == 4095);

        /* RelationalOperator: '<S2513>/Relational Operator2' incorporates:
         *  Constant: '<S2513>/Constant3'
         *  DataStoreWrite: '<S2513>/VeSR1N_b_BoostConv_UpperIGBT_TempFltd_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BoostConv_UpperIGBT__m = (((sint32)
            rtb_TmpSignalConversionAtVeS_ej.E_BoostConv_UpperIGBT_TempFltd) ==
            4095);

        /* RelationalOperator: '<S2513>/Relational Operator3' incorporates:
         *  Constant: '<S2513>/Constant4'
         *  DataStoreWrite: '<S2513>/VeSR1N_b_BoostConverter_Current_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_BoostConverter_Curre_b = (((sint32)
            rtb_TmpSignalConversionAtVeS_ej.E_BoostConverter_Current) == 32767);

        /* DataTypeConversion: '<S2513>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S2513>/VeSR1N_b_DMPI_OilTemperatureSts_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_DMPI_OilTemperatureS_g =
            rtb_TmpSignalConversionAtVeS_ej.E_DMPI_OilTemperatureSts ? ((uint8)1)
            : ((uint8)0);

        /* DataTypeConversion: '<S2513>/Data Type Conversion9' incorporates:
         *  DataStoreWrite: '<S2513>/VeSR1N_b_DMPI_TransmissionTemp_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_DMPI_TransmissionTe_ez =
            rtb_TmpSignalConversionAtVeS_ej.E_DMPI_TransmissionTemperature;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_ej.E_DMPI_TransmissionTemperature) >
            63)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_b_DMPI_TransmissionTe_ez = 63U;
        }

        /* End of DataTypeConversion: '<S2513>/Data Type Conversion9' */

        /* RelationalOperator: '<S2513>/Relational Operator4' incorporates:
         *  Constant: '<S2513>/Constant5'
         *  DataStoreWrite: '<S2513>/VeSR1N_b_DMPI_TransmissionTemperature_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_DMPI_TransmissionTem_e = (((sint32)
            rtb_TmpSignalConversionAtVeS_ej.E_DMPI_TransmissionTemperature) ==
            63);

        /* RelationalOperator: '<S2513>/Relational Operator5' incorporates:
         *  Constant: '<S2513>/Constant6'
         *  DataStoreWrite: '<S2513>/VeSR1N_b_Output_Torque_Limit_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_Output_Torque_Limit__o = (((sint32)
            rtb_TmpSignalConversionAtVeS_ej.E_Output_Torque_Limit) == 32767);

        /* RelationalOperator: '<S2513>/Relational Operator6' incorporates:
         *  Constant: '<S2513>/Constant7'
         *  DataStoreWrite: '<S2513>/VeSR1N_b_PCU_Diagnostic_Code_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_Diagnostic_Code__e = (((sint32)
            rtb_TmpSignalConversionAtVeS_ej.E_PCU_Diagnostic_Code) == 65535);

        /* DataTypeConversion: '<S2513>/Data Type Conversion13' incorporates:
         *  DataStoreWrite: '<S2513>/VeSR1N_b_PCU_DrvRdyCmpltnStsFD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_DrvRdyCmpltnStsFD5 =
            rtb_TmpSignalConversionAtVeS_ej.E_PCU_DriveReadyCompletion_Status ?
            ((uint8)1) : ((uint8)0);

        /* DataTypeConversion: '<S2513>/Data Type Conversion18' incorporates:
         *  DataStoreWrite: '<S2513>/VeSR1N_b_PCU_MIL_Request_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_MIL_Request_FD5 =
            rtb_TmpSignalConversionAtVeS_ej.E_PCU_MIL_Request ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S2513>/Relational Operator10' incorporates:
         *  Constant: '<S2513>/Constant11'
         *  DataStoreWrite: '<S2513>/VeSR1N_b_PCU_MaxBoostedVoltage_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_MaxBoostedVoltag_e = (((sint32)
            rtb_TmpSignalConversionAtVeS_ej.E_PCU_MaxBoostedVoltage) == 1023);

        /* RelationalOperator: '<S2513>/Relational Operator7' incorporates:
         *  Constant: '<S2513>/Constant8'
         *  DataStoreWrite: '<S2513>/VeSR1N_b_PCU_Max_ChargePowerLmt_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_Max_ChargePowerL_p = (((sint32)
            rtb_TmpSignalConversionAtVeS_ej.E_PCU_Max_ChargePowerLmt) == 16383);

        /* RelationalOperator: '<S2513>/Relational Operator8' incorporates:
         *  Constant: '<S2513>/Constant9'
         *  DataStoreWrite: '<S2513>/VeSR1N_b_PCU_Max_DischargePowerLmt_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_Max_DischargePow_a = (((sint32)
            rtb_TmpSignalConversionAtVeS_ej.E_PCU_Max_DischargePowerLmt) ==
            16383);

        /* RelationalOperator: '<S2513>/Relational Operator9' incorporates:
         *  Constant: '<S2513>/Constant10'
         *  DataStoreWrite: '<S2513>/VeSR1N_b_PCU_Max_DischargePowerLmt_ShrTrm_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_Max_DischargePow_b = (((sint32)
            rtb_TmpSignalConversionAtVeS_ej.E_PCU_Max_DischargePowerLmt_ShrTrm) ==
            16383);

        /* DataTypeConversion: '<S2513>/Data Type Conversion19' incorporates:
         *  DataStoreWrite: '<S2513>/VeSR1N_b_PCU_Tmp_Stop_Flag_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PCU_Tmp_Stop_Flag_FD5 =
            rtb_TmpSignalConversionAtVeS_ej.E_PCU_Temporary_Stop_Flag ? ((uint8)
            1) : ((uint8)0);

        /* DataTypeConversion: '<S2513>/Data Type Conversion20' incorporates:
         *  DataStoreWrite: '<S2513>/VeSR1N_b_Pinion_OverspdWarn_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_Pinion_OverspdWarn_FD5 =
            rtb_TmpSignalConversionAtVeS_ej.E_Pinion_OverspeedWarning ? ((uint8)
            1) : ((uint8)0);

        /* DataTypeConversion: '<S2513>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S2513>/VeSR1N_d_BoostCnvrDrateReasnFD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_d_BoostCnvrDrateReasnFD5 =
            rtb_TmpSignalConversionAtVeS_ej.E_BoostConverterDerateReason;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_ej.E_BoostConverterDerateReason) >
                511)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_d_BoostCnvrDrateReasnFD5 = 511U;
        }

        /* End of DataTypeConversion: '<S2513>/Data Type Conversion5' */

        /* DataStoreWrite: '<S2513>/VeSR1N_d_Cntr_PCU_FD_1_FD5' */
        SR1B_BLUEN_ac_DW.VeSR1N_d_Cntr_PCU_FD_1_FD5 =
            rtb_TmpSignalConversionAtVeS_ej.E_Cntr_PCU_FD_1;

        /* DataStoreWrite: '<S2513>/VeSR1N_d_PCU_DiagnosticCode_FD5' */
        SR1B_BLUEN_ac_DW.VeSR1N_d_PCU_DiagnosticCode_FD5 =
            rtb_TmpSignalConversionAtVeS_ej.E_PCU_Diagnostic_Code;

        /* DataTypeConversion: '<S2513>/Data Type Conversion10' incorporates:
         *  DataStoreWrite: '<S2513>/VeSR1N_h_MAC_PCU_FD_1_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_h_MAC_PCU_FD_1_FD5 =
            rtb_TmpSignalConversionAtVeS_ej.E_MAC_PCU_FD_1;
        if (rtb_TmpSignalConversionAtVeS_ej.E_MAC_PCU_FD_1 > 281474976710655ULL)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_h_MAC_PCU_FD_1_FD5 = 281474976710655ULL;
        }

        /* End of DataTypeConversion: '<S2513>/Data Type Conversion10' */

        /* DataTypeConversion: '<S2513>/Data Type Conversion6' incorporates:
         *  DataStoreWrite: '<S2513>/VeSR1N_y_BoostCnvrtrFailrStsFD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_BoostCnvrtrFailrStsFD5 =
            rtb_TmpSignalConversionAtVeS_ej.E_BoostConverterFailureSts;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ej.E_BoostConverterFailureSts)
            > 7)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_BoostCnvrtrFailrStsFD5 = 7U;
        }

        /* End of DataTypeConversion: '<S2513>/Data Type Conversion6' */

        /* DataTypeConversion: '<S2513>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S2513>/VeSR1N_y_BoostConvReactrTempFD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_BoostConvReactrTempFD5 =
            rtb_TmpSignalConversionAtVeS_ej.E_BoostConv_ReactorTemp;
        if (((sint32)rtb_TmpSignalConversionAtVeS_ej.E_BoostConv_ReactorTemp) >
                4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_BoostConvReactrTempFD5 = 4095U;
        }

        /* End of DataTypeConversion: '<S2513>/Data Type Conversion2' */

        /* DataTypeConversion: '<S2513>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S2513>/VeSR1N_y_BstConvLorIGBT_TF_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_BstConvLorIGBT_TF_FD5 =
            rtb_TmpSignalConversionAtVeS_ej.E_BoostConv_LowerIGBT_TempFltd;
        if (((sint32)
                rtb_TmpSignalConversionAtVeS_ej.E_BoostConv_LowerIGBT_TempFltd) >
            4095)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_BstConvLorIGBT_TF_FD5 = 4095U;
        }

        /* End of DataTypeConversion: '<S2513>/Data Type Conversion1' */

        /* Outputs for Enabled SubSystem: '<S2513>/Reset_MM_Failing' */
        /* Constant: '<S2522>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_PCU_FD_1_FD5_MM_Fa,
            rtb_VeSR1N_Cnt_PCU_FD_1_FD5_MM_, KeSR1B_Cnt_PCU_FD_1_FD5_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_kg);

        /* End of Outputs for SubSystem: '<S2513>/Reset_MM_Failing' */

        /* Gain: '<S2513>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_b5 = true;
    }

    /* End of Constant: '<S2512>/Calib' */
    /* End of Outputs for SubSystem: '<S2508>/PCU_FD_1_FD5_Processing' */

    /* Merge: '<S78>/SR1N_Cnt_PCU_FD_1_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2508>/VeSR1N_Cnt_PCU_FD_1_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_PCU_FD_1_FD5_Received_VeSR1N_Cnt_PCU_FD_1_FD5_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_kg.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S78>/SR1N_b_PCU_FD_1_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2508>/VeSR1N_b_PCU_FD_1_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_PCU_FD_1_FD5_Received_VeSR1N_b_PCU_FD_1_FD5_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_kg.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S78>/SR1N_b_PCU_FD_1_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2508>/VeSR1N_b_PCU_FD_1_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_PCU_FD_1_FD5_Received_VeSR1N_b_PCU_FD_1_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_b5);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_PCU_FD_1_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_PIM_A_FD11_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_PIM_A_FD11_MM_Cn;
    boolean rtb_VeSR1N_b_PIM_A_FD11_MM_Fail;
    IDTRPIM_A_FD11_Pkt rtb_TmpSignalConversionAtVeSR_b;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_c;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_PIM_A_FD11_Pkt' incorporates:
     *  SubSystem: '<S79>/PIM_A_FD11_Received'
     */
    /* SignalConversion generated from: '<S2551>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S79>/SR1N_Cnt_PIM_A_FD11_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_PIM_A_FD11_MM_Cn =
        Rte_IrvRead_SR1B_PIM_A_FD11_Received_VeSR1N_Cnt_PIM_A_FD11_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S2551>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S79>/SR1N_b_PIM_A_FD11_MM_Faild_merge'
     */
    rtb_VeSR1N_b_PIM_A_FD11_MM_Fail =
        Rte_IrvRead_SR1B_PIM_A_FD11_Received_VeSR1N_b_PIM_A_FD11_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S2551>/VeSR1B_h_COMRX_PIM_A_FD11_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_PIM_A_FD11_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_PIM_A_FD11_Pkt_COMRX_PIM_A_FD11_Pkt
        (&rtb_TmpSignalConversionAtVeSR_b);

    /* SignalConversion generated from: '<S2551>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_PIM_A_FD11_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_PIM_A_FD11_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_c);

VeRxPDU_PIM_A_FD11_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_c;

    /* Outputs for Enabled SubSystem: '<S2551>/PIM_A_FD11_Processing' incorporates:
     *  EnablePort: '<S2556>/Enable'
     */
    /* Constant: '<S2555>/Calib' */
    if (KeSR1B_b_PIM_A_FD11_Enbl)
    {
        /* Switch: '<S2557>/Switch1' incorporates:
         *  SignalConversion generated from: '<S2551>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_PIM_A_FD11_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S2557>/Switch' incorporates:
             *  Constant: '<S2557>/Constant'
             */
            if (KeSR1B_b_PIM_A_FD11_E2E_BypEnbl)
            {
                /* Switch: '<S2557>/Switch1' incorporates:
                 *  Constant: '<S2557>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_c = KeSR1B_y_PIM_A_FD11_E2E_Byp;
            }

            /* End of Switch: '<S2557>/Switch' */
        }

        /* End of Switch: '<S2557>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_PIM_A_FD11_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_PIM_A_FD11_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S2558>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_c,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_fc);

        /* Outputs for Atomic SubSystem: '<S2556>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S2568>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2568>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_fc.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S2568>/Inc Cntr' incorporates:
             *  Constant: '<S2561>/Calib'
             *  UnitDelay: '<S2568>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_o)
                                    + ((uint32)KeSR1B_Cnt_PIM_A_FD11_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2568>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2568>/Inc Cntr'
             */
            VeSR1B_Cnt_PIM_A_FD11_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2568>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_c =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_o;

            /* MinMax: '<S2568>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_c) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_c = 1U;
            }

            /* End of MinMax: '<S2568>/FixPt MinMax' */

            /* Switch: '<S2568>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2559>/Zero4'
             *  Sum: '<S2568>/Dec Cntr'
             */
            VeSR1B_Cnt_PIM_A_FD11_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_c) - 1));
        }

        /* End of Switch: '<S2568>/dec if Ok else inc2' */

        /* Logic: '<S2568>/Cntr fail' incorporates:
         *  Constant: '<S2562>/Calib'
         *  RelationalOperator: '<S2568>/Enough counts to Fail?2'
         *  UnitDelay: '<S2568>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_c = (uint8)
            (((VeSR1B_Cnt_PIM_A_FD11_CRC_DebCntr >=
               KeSR1B_Cnt_PIM_A_FD11_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_f) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S2568>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_o = VeSR1B_Cnt_PIM_A_FD11_CRC_DebCntr;

        /* Update for UnitDelay: '<S2568>/Prev Fail Condition' incorporates:
         *  Logic: '<S2568>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_f =
            rtb_TmpSignalConversionAtVeRx_c;

        /* DataTypeConversion: '<S2556>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S2556>/VeSR1N_b_PIM_A_FD11_CRC_Faild'
         *  Logic: '<S2568>/Cntr fail'
         *  Logic: '<S2568>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_c) != 0);

        /* End of Outputs for SubSystem: '<S2556>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S2556>/VeSR1N_b_PIM_A_FD11_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_CRC_Failg =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_fc.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S2556>/VeSR1N_b_PIM_A_FD11_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_E2E_Faild =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_fc.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S2556>/EscData_MC_Failing_Logic' */
        /* Switch: '<S2569>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2569>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_fc.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S2569>/Inc Cntr' incorporates:
             *  Constant: '<S2563>/Calib'
             *  UnitDelay: '<S2569>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_e)
                                    + ((uint32)KeSR1B_Cnt_PIM_A_FD11_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2569>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2569>/Inc Cntr'
             */
            VeSR1B_Cnt_PIM_A_FD11_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2569>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_c =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_e;

            /* MinMax: '<S2569>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_c) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_c = 1U;
            }

            /* End of MinMax: '<S2569>/FixPt MinMax' */

            /* Switch: '<S2569>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2560>/Zero4'
             *  Sum: '<S2569>/Dec Cntr'
             */
            VeSR1B_Cnt_PIM_A_FD11_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_c) - 1));
        }

        /* End of Switch: '<S2569>/dec if Ok else inc2' */

        /* Logic: '<S2569>/Cntr fail' incorporates:
         *  Constant: '<S2564>/Calib'
         *  RelationalOperator: '<S2569>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_c = (uint8)
            ((VeSR1B_Cnt_PIM_A_FD11_MC_DebCntr >= KeSR1B_Cnt_PIM_A_FD11_MC_Lim) ?
             1 : 0);

        /* Update for UnitDelay: '<S2569>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_e = VeSR1B_Cnt_PIM_A_FD11_MC_DebCntr;

        /* Update for UnitDelay: '<S2569>/Prev Fail Condition' incorporates:
         *  Logic: '<S2569>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_l =
            rtb_TmpSignalConversionAtVeRx_c;

        /* DataTypeConversion: '<S2556>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S2556>/VeSR1N_b_PIM_A_FD11_MC_Faild'
         *  Logic: '<S2569>/Cntr fail'
         *  Logic: '<S2569>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD11_MC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_c) != 0);

        /* End of Outputs for SubSystem: '<S2556>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S2556>/Data Type Conversion10' incorporates:
         *  DataStoreWrite: '<S2556>/VeSR1N_I_PIM_A_DC_Current_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_I_PIM_A_DC_Current_FD11 =
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_DC_Current;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_DC_Current) > 32767)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_I_PIM_A_DC_Current_FD11 = 32767U;
        }

        /* End of DataTypeConversion: '<S2556>/Data Type Conversion10' */

        /* DataTypeConversion: '<S2556>/Data Type Conversion23' incorporates:
         *  DataStoreWrite: '<S2556>/VeSR1N_M_PIMA_MtrMaxCptyTrqFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_PIMA_MtrMaxCptyTrqFD11 =
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_MtrMaxCpbltyTrq;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_MtrMaxCpbltyTrq) >
                8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_PIMA_MtrMaxCptyTrqFD11 = 8191U;
        }

        /* End of DataTypeConversion: '<S2556>/Data Type Conversion23' */

        /* DataTypeConversion: '<S2556>/Data Type Conversion24' incorporates:
         *  DataStoreWrite: '<S2556>/VeSR1N_M_PIMA_MtrMinCptyTrqFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_PIMA_MtrMinCptyTrqFD11 =
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_MtrMinCpbltyTrq;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_MtrMinCpbltyTrq) >
                8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_PIMA_MtrMinCptyTrqFD11 = 8191U;
        }

        /* End of DataTypeConversion: '<S2556>/Data Type Conversion24' */

        /* DataTypeConversion: '<S2556>/Data Type Conversion29' incorporates:
         *  DataStoreWrite: '<S2556>/VeSR1N_M_PIMA_TrqAchvdAEMD_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_PIMA_TrqAchvdAEMD_FD11 =
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_TorqAchieved_AEMD;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_TorqAchieved_AEMD) >
            8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_PIMA_TrqAchvdAEMD_FD11 = 8191U;
        }

        /* End of DataTypeConversion: '<S2556>/Data Type Conversion29' */

        /* DataTypeConversion: '<S2556>/Data Type Conversion20' incorporates:
         *  DataStoreWrite: '<S2556>/VeSR1N_M_PIM_A_MaxTorq_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_A_MaxTorq_FD11 =
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_MaxTorq;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_MaxTorq) > 8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_A_MaxTorq_FD11 = 8191U;
        }

        /* End of DataTypeConversion: '<S2556>/Data Type Conversion20' */

        /* DataTypeConversion: '<S2556>/Data Type Conversion21' incorporates:
         *  DataStoreWrite: '<S2556>/VeSR1N_M_PIM_A_MinTorq_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_A_MinTorq_FD11 =
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_MinTorq;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_MinTorq) > 8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_A_MinTorq_FD11 = 8191U;
        }

        /* End of DataTypeConversion: '<S2556>/Data Type Conversion21' */

        /* DataTypeConversion: '<S2556>/Data Type Conversion31' incorporates:
         *  DataStoreWrite: '<S2556>/VeSR1N_M_PIM_A_Trq_Achvd_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_A_Trq_Achvd_FD11 =
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_Torque_Achieved;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_Torque_Achieved) >
                8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_A_Trq_Achvd_FD11 = 8191U;
        }

        /* End of DataTypeConversion: '<S2556>/Data Type Conversion31' */

        /* DataTypeConversion: '<S2556>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S2556>/VeSR1N_T_PIM_A_CoolantTemp_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_T_PIM_A_CoolantTemp_FD11 =
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_CoolantTemp;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_CoolantTemp) > 2047)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_T_PIM_A_CoolantTemp_FD11 = 2047U;
        }

        /* End of DataTypeConversion: '<S2556>/Data Type Conversion8' */

        /* DataTypeConversion: '<S2556>/Data Type Conversion13' incorporates:
         *  DataStoreWrite: '<S2556>/VeSR1N_U_PIM_A_DC_Voltage_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_PIM_A_DC_Voltage_FD11 =
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_DC_Voltage;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_DC_Voltage) > 1023)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_PIM_A_DC_Voltage_FD11 = 1023U;
        }

        /* End of DataTypeConversion: '<S2556>/Data Type Conversion13' */

        /* DataTypeConversion: '<S2556>/Data Type Conversion17' incorporates:
         *  DataStoreWrite: '<S2556>/VeSR1N_b_PIMA_HV_CnctrOpnRqFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIMA_HV_CnctrOpnRqFD11 =
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_HV_CnctrOpn_Req ? ((uint8)1)
            : ((uint8)0);

        /* DataTypeConversion: '<S2556>/Data Type Conversion30' incorporates:
         *  DataStoreWrite: '<S2556>/VeSR1N_b_PIMA_TrqAchdAEMDV_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIMA_TrqAchdAEMDV_FD11 =
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_TorqAchieved_AEMD_V ?
            ((uint8)1) : ((uint8)0);

        /* DataTypeConversion: '<S2556>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S2556>/VeSR1N_b_PIM_A_3PS_Pos_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_3PS_Pos_FD11 =
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_3PS_Pos ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S2556>/Data Type Conversion7' incorporates:
         *  DataStoreWrite: '<S2556>/VeSR1N_b_PIM_A_AccelRawV_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_AccelRawV_FD11 =
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_AccelRawV ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S2556>/Relational Operator1' incorporates:
         *  Constant: '<S2556>/Constant1'
         *  DataStoreWrite: '<S2556>/VeSR1N_b_PIM_A_AccelRaw_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_AccelRaw_SNA_Fai = (((sint32)
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_AccelRaw) == 65535);

        /* RelationalOperator: '<S2556>/Relational Operator2' incorporates:
         *  Constant: '<S2556>/Constant3'
         *  DataStoreWrite: '<S2556>/VeSR1N_b_PIM_A_CoolantTemp_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_CoolantTemp_SNA_ = (((sint32)
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_CoolantTemp) == 2047);

        /* RelationalOperator: '<S2556>/Relational Operator3' incorporates:
         *  Constant: '<S2556>/Constant4'
         *  DataStoreWrite: '<S2556>/VeSR1N_b_PIM_A_CpbltySpdDivVolt_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_CpbltySpdDivVolt = (((sint32)
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_CpbltySpdDivVolt) == 65535);

        /* DataTypeConversion: '<S2556>/Data Type Conversion11' incorporates:
         *  DataStoreWrite: '<S2556>/VeSR1N_b_PIM_A_DC_Curr_V_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_DC_Curr_V_FD11 =
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_DC_Current_V ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S2556>/Data Type Conversion12' incorporates:
         *  DataStoreWrite: '<S2556>/VeSR1N_b_PIM_A_DC_Volt_V_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_DC_Volt_V_FD11 =
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_DC_Volt_V ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S2556>/Relational Operator4' incorporates:
         *  Constant: '<S2556>/Constant5'
         *  DataStoreWrite: '<S2556>/VeSR1N_b_PIM_A_DC_Voltage_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_DC_Voltage_SNA_F = (((sint32)
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_DC_Voltage) == 1023);

        /* RelationalOperator: '<S2556>/Relational Operator5' incorporates:
         *  Constant: '<S2556>/Constant6'
         *  DataStoreWrite: '<S2556>/VeSR1N_b_PIM_A_DeratingFactor_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_DeratingFactor_S = (((sint32)
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_DeratingFactor) == 63);

        /* RelationalOperator: '<S2556>/Relational Operator6' incorporates:
         *  Constant: '<S2556>/Constant7'
         *  DataStoreWrite: '<S2556>/VeSR1N_b_PIM_A_MaxTorq_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_MaxTorq_SNA_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_MaxTorq) == 8191);

        /* RelationalOperator: '<S2556>/Relational Operator7' incorporates:
         *  Constant: '<S2556>/Constant8'
         *  DataStoreWrite: '<S2556>/VeSR1N_b_PIM_A_MinTorq_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_MinTorq_SNA_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_MinTorq) == 8191);

        /* RelationalOperator: '<S2556>/Relational Operator8' incorporates:
         *  Constant: '<S2556>/Constant9'
         *  DataStoreWrite: '<S2556>/VeSR1N_b_PIM_A_MtrIndex_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_MtrIndex_SNA_Fai = (((sint32)
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_MtrIndex) == 31);

        /* RelationalOperator: '<S2556>/Relational Operator9' incorporates:
         *  Constant: '<S2556>/Constant10'
         *  DataStoreWrite: '<S2556>/VeSR1N_b_PIM_A_MtrMaxCpbltyTrq_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_MtrMaxCpbltyTrq_ = (((sint32)
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_MtrMaxCpbltyTrq) == 8191);

        /* RelationalOperator: '<S2556>/Relational Operator10' incorporates:
         *  Constant: '<S2556>/Constant11'
         *  DataStoreWrite: '<S2556>/VeSR1N_b_PIM_A_MtrMinCpbltyTrq_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_MtrMinCpbltyTrq_ = (((sint32)
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_MtrMinCpbltyTrq) == 8191);

        /* DataTypeConversion: '<S2556>/Data Type Conversion26' incorporates:
         *  DataStoreWrite: '<S2556>/VeSR1N_b_PIM_A_RPM_V_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_RPM_V_FD11 =
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_RPM_V ? ((uint8)1) : ((uint8)
            0);

        /* DataTypeConversion: '<S2556>/Data Type Conversion32' incorporates:
         *  DataStoreWrite: '<S2556>/VeSR1N_b_PIM_A_TrqAchvd_V_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_TrqAchvd_V_FD11 =
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_Torque_Achieved_V ? ((uint8)
            1) : ((uint8)0);

        /* DataStoreWrite: '<S2556>/VeSR1N_d_Cntr_PIM_A_FD11' */
        SR1B_BLUEN_ac_DW.VeSR1N_d_Cntr_PIM_A_FD11 =
            rtb_TmpSignalConversionAtVeSR_b.E_Cntr_PIM_A;

        /* DataTypeConversion: '<S2556>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S2556>/VeSR1N_h_MAC_PIM_A_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_h_MAC_PIM_A_FD11 =
            rtb_TmpSignalConversionAtVeSR_b.E_MAC_PIM_A;
        if (rtb_TmpSignalConversionAtVeSR_b.E_MAC_PIM_A > 281474976710655ULL)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_h_MAC_PIM_A_FD11 = 281474976710655ULL;
        }

        /* End of DataTypeConversion: '<S2556>/Data Type Conversion2' */

        /* DataTypeConversion: '<S2556>/Data Type Conversion15' incorporates:
         *  DataStoreWrite: '<S2556>/VeSR1N_h_PIMA_DratingFactr_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_h_PIMA_DratingFactr_FD11 =
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_DeratingFactor;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_DeratingFactor) >
                63)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_h_PIMA_DratingFactr_FD11 = 63U;
        }

        /* End of DataTypeConversion: '<S2556>/Data Type Conversion15' */

        /* DataStoreWrite: '<S2556>/VeSR1N_n_PIMA_CptySpdDivVltFD11' */
        SR1B_BLUEN_ac_DW.VeSR1N_n_PIMA_CptySpdDivVltFD11 =
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_CpbltySpdDivVolt;

        /* DataStoreWrite: '<S2556>/VeSR1N_n_PIM_A_RPM_FD11' */
        SR1B_BLUEN_ac_DW.VeSR1N_n_PIM_A_RPM_FD11 =
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_RPM;

        /* DataStoreWrite: '<S2556>/VeSR1N_n_PIM_A_Spd_Lim_FD11' */
        SR1B_BLUEN_ac_DW.VeSR1N_n_PIM_A_Spd_Lim_FD11 =
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_Spd_Lim;

        /* DataTypeConversion: '<S2556>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S2556>/VeSR1N_y_MC_PIM_A_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MC_PIM_A_FD11 =
            rtb_TmpSignalConversionAtVeSR_b.E_MC_PIM_A;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_b.E_MC_PIM_A) > 15)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_MC_PIM_A_FD11 = 15U;
        }

        /* End of DataTypeConversion: '<S2556>/Data Type Conversion3' */

        /* DataTypeConversion: '<S2556>/Data Type Conversion18' incorporates:
         *  DataStoreWrite: '<S2556>/VeSR1N_y_PIMA_InterlockSts_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PIMA_InterlockSts_FD11 =
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_InterlockSts;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_InterlockSts) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_PIMA_InterlockSts_FD11 = 3U;
        }

        /* End of DataTypeConversion: '<S2556>/Data Type Conversion18' */

        /* DataTypeConversion: '<S2556>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S2556>/VeSR1N_y_PIM_A_6SO_Status_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_6SO_Status_FD11 =
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_6SO_Status;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_6SO_Status) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_6SO_Status_FD11 = 3U;
        }

        /* End of DataTypeConversion: '<S2556>/Data Type Conversion5' */

        /* DataStoreWrite: '<S2556>/VeSR1N_y_PIM_A_AccelRaw_FD11' */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_AccelRaw_FD11 =
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_AccelRaw;

        /* DataTypeConversion: '<S2556>/Data Type Conversion14' incorporates:
         *  DataStoreWrite: '<S2556>/VeSR1N_y_PIM_A_DerateReasn_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_DerateReasn_FD11 =
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_DerateReason;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_DerateReason) > 15)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_DerateReasn_FD11 = 15U;
        }

        /* End of DataTypeConversion: '<S2556>/Data Type Conversion14' */

        /* DataTypeConversion: '<S2556>/Data Type Conversion16' incorporates:
         *  DataStoreWrite: '<S2556>/VeSR1N_y_PIM_A_Dschrge_Sts_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_Dschrge_Sts_FD11 =
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_Dschrge_Status;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_Dschrge_Status) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_Dschrge_Sts_FD11 = 3U;
        }

        /* End of DataTypeConversion: '<S2556>/Data Type Conversion16' */

        /* DataTypeConversion: '<S2556>/Data Type Conversion19' incorporates:
         *  DataStoreWrite: '<S2556>/VeSR1N_y_PIM_A_Invrtr_St_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_Invrtr_St_FD11 =
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_Invrtr_State;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_Invrtr_State) > 15)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_Invrtr_St_FD11 = 15U;
        }

        /* End of DataTypeConversion: '<S2556>/Data Type Conversion19' */

        /* DataTypeConversion: '<S2556>/Data Type Conversion22' incorporates:
         *  DataStoreWrite: '<S2556>/VeSR1N_y_PIM_A_MtrIndex_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_MtrIndex_FD11 =
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_MtrIndex;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_MtrIndex) > 31)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_MtrIndex_FD11 = 31U;
        }

        /* End of DataTypeConversion: '<S2556>/Data Type Conversion22' */

        /* DataTypeConversion: '<S2556>/Data Type Conversion28' incorporates:
         *  DataStoreWrite: '<S2556>/VeSR1N_y_PIM_A_SPT_Stat_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_SPT_Stat_FD11 =
            rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_SPT_Stat;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_b.E_PIM_A_SPT_Stat) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_SPT_Stat_FD11 = 3U;
        }

        /* End of DataTypeConversion: '<S2556>/Data Type Conversion28' */

        /* Outputs for Enabled SubSystem: '<S2556>/Reset_MM_Failing' */
        /* Constant: '<S2565>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_PIM_A_FD11_MM_Fail,
            rtb_VeSR1N_Cnt_PIM_A_FD11_MM_Cn, KeSR1B_Cnt_PIM_A_FD11_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_a4);

        /* End of Outputs for SubSystem: '<S2556>/Reset_MM_Failing' */

        /* Gain: '<S2556>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_od = true;
    }

    /* End of Constant: '<S2555>/Calib' */
    /* End of Outputs for SubSystem: '<S2551>/PIM_A_FD11_Processing' */

    /* Merge: '<S79>/SR1N_Cnt_PIM_A_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2551>/VeSR1N_Cnt_PIM_A_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_PIM_A_FD11_Received_VeSR1N_Cnt_PIM_A_FD11_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_a4.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S79>/SR1N_b_PIM_A_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2551>/VeSR1N_b_PIM_A_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_PIM_A_FD11_Received_VeSR1N_b_PIM_A_FD11_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_a4.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S79>/SR1N_b_PIM_A_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2551>/VeSR1N_b_PIM_A_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_PIM_A_FD11_Received_VeSR1N_b_PIM_A_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_od);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_PIM_A_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_PIM_A_FD5_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_PIM_A_FD5_MM_Cnt;
    boolean rtb_VeSR1N_b_PIM_A_FD5_MM_Faild;
    IDTRPIM_A_FD5_Pkt rtb_TmpSignalConversionAtVeSR_l;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_d;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_PIM_A_FD5_Pkt' incorporates:
     *  SubSystem: '<S80>/PIM_A_FD5_Received'
     */
    /* SignalConversion generated from: '<S2606>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S80>/SR1N_Cnt_PIM_A_FD5_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_PIM_A_FD5_MM_Cnt =
        Rte_IrvRead_SR1B_PIM_A_FD5_Received_VeSR1N_Cnt_PIM_A_FD5_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S2606>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S80>/SR1N_b_PIM_A_FD5_MM_Faild_merge'
     */
    rtb_VeSR1N_b_PIM_A_FD5_MM_Faild =
        Rte_IrvRead_SR1B_PIM_A_FD5_Received_VeSR1N_b_PIM_A_FD5_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S2606>/VeSR1B_h_COMRX_PIM_A_FD5_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_PIM_A_FD5_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_PIM_A_FD5_Pkt_COMRX_PIM_A_FD5_Pkt
        (&rtb_TmpSignalConversionAtVeSR_l);

    /* SignalConversion generated from: '<S2606>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_PIM_A_FD5_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_PIM_A_FD5_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_d);

VeRxPDU_PIM_A_FD5_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_d;

    /* Outputs for Enabled SubSystem: '<S2606>/PIM_A_FD5_Processing' incorporates:
     *  EnablePort: '<S2611>/Enable'
     */
    /* Constant: '<S2610>/Calib' */
    if (KeSR1B_b_PIM_A_FD5_Enbl)
    {
        /* Switch: '<S2612>/Switch1' incorporates:
         *  SignalConversion generated from: '<S2606>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_PIM_A_FD5_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S2612>/Switch' incorporates:
             *  Constant: '<S2612>/Constant'
             */
            if (KeSR1B_b_PIM_A_FD5_E2E_BypEnbl)
            {
                /* Switch: '<S2612>/Switch1' incorporates:
                 *  Constant: '<S2612>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_d = KeSR1B_y_PIM_A_FD5_E2E_Byp;
            }

            /* End of Switch: '<S2612>/Switch' */
        }

        /* End of Switch: '<S2612>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_PIM_A_FD5_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_PIM_A_FD5_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S2613>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_d,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_oy);

        /* Outputs for Atomic SubSystem: '<S2611>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S2623>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2623>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_oy.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S2623>/Inc Cntr' incorporates:
             *  Constant: '<S2616>/Calib'
             *  UnitDelay: '<S2623>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_d)
                                    + ((uint32)KeSR1B_Cnt_PIM_A_FD5_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2623>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2623>/Inc Cntr'
             */
            VeSR1B_Cnt_PIM_A_FD5_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2623>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_d =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_d;

            /* MinMax: '<S2623>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_d) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_d = 1U;
            }

            /* End of MinMax: '<S2623>/FixPt MinMax' */

            /* Switch: '<S2623>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2614>/Zero4'
             *  Sum: '<S2623>/Dec Cntr'
             */
            VeSR1B_Cnt_PIM_A_FD5_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_d) - 1));
        }

        /* End of Switch: '<S2623>/dec if Ok else inc2' */

        /* Logic: '<S2623>/Cntr fail' incorporates:
         *  Constant: '<S2617>/Calib'
         *  RelationalOperator: '<S2623>/Enough counts to Fail?2'
         *  UnitDelay: '<S2623>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_d = (uint8)
            (((VeSR1B_Cnt_PIM_A_FD5_CRC_DebCntr >= KeSR1B_Cnt_PIM_A_FD5_CRC_Lim)
              || (((sint32)SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_b) != 0)) ?
             1 : 0);

        /* Update for UnitDelay: '<S2623>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_d = VeSR1B_Cnt_PIM_A_FD5_CRC_DebCntr;

        /* Update for UnitDelay: '<S2623>/Prev Fail Condition' incorporates:
         *  Logic: '<S2623>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_b =
            rtb_TmpSignalConversionAtVeRx_d;

        /* DataTypeConversion: '<S2611>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S2611>/VeSR1N_b_PIM_A_FD5_CRC_Faild'
         *  Logic: '<S2623>/Cntr fail'
         *  Logic: '<S2623>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_d) != 0);

        /* End of Outputs for SubSystem: '<S2611>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S2611>/VeSR1N_b_PIM_A_FD5_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_CRC_Failg =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_oy.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S2611>/VeSR1N_b_PIM_A_FD5_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_E2E_Faild =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_oy.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S2611>/EscData_MC_Failing_Logic' */
        /* Switch: '<S2624>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2624>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_oy.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S2624>/Inc Cntr' incorporates:
             *  Constant: '<S2618>/Calib'
             *  UnitDelay: '<S2624>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_a)
                                    + ((uint32)KeSR1B_Cnt_PIM_A_FD5_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2624>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2624>/Inc Cntr'
             */
            VeSR1B_Cnt_PIM_A_FD5_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2624>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_d =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_a;

            /* MinMax: '<S2624>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_d) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_d = 1U;
            }

            /* End of MinMax: '<S2624>/FixPt MinMax' */

            /* Switch: '<S2624>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2615>/Zero4'
             *  Sum: '<S2624>/Dec Cntr'
             */
            VeSR1B_Cnt_PIM_A_FD5_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_d) - 1));
        }

        /* End of Switch: '<S2624>/dec if Ok else inc2' */

        /* Logic: '<S2624>/Cntr fail' incorporates:
         *  Constant: '<S2619>/Calib'
         *  RelationalOperator: '<S2624>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_d = (uint8)
            ((VeSR1B_Cnt_PIM_A_FD5_MC_DebCntr >= KeSR1B_Cnt_PIM_A_FD5_MC_Lim) ?
             1 : 0);

        /* Update for UnitDelay: '<S2624>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_a = VeSR1B_Cnt_PIM_A_FD5_MC_DebCntr;

        /* Update for UnitDelay: '<S2624>/Prev Fail Condition' incorporates:
         *  Logic: '<S2624>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_kg =
            rtb_TmpSignalConversionAtVeRx_d;

        /* DataTypeConversion: '<S2611>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S2611>/VeSR1N_b_PIM_A_FD5_MC_Faild'
         *  Logic: '<S2624>/Cntr fail'
         *  Logic: '<S2624>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_FD5_MC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_d) != 0);

        /* End of Outputs for SubSystem: '<S2611>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S2611>/Data Type Conversion10' incorporates:
         *  DataStoreWrite: '<S2611>/VeSR1N_I_PIM_A_DC_Current_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_I_PIM_A_DC_Current_FD5 =
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_DC_Current;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_DC_Current) > 32767)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_I_PIM_A_DC_Current_FD5 = 32767U;
        }

        /* End of DataTypeConversion: '<S2611>/Data Type Conversion10' */

        /* DataTypeConversion: '<S2611>/Data Type Conversion23' incorporates:
         *  DataStoreWrite: '<S2611>/VeSR1N_M_PIMA_MtrMaxCpbtyTrqFD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_PIMA_MtrMaxCpbtyTrqFD5 =
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_MtrMaxCpbltyTrq;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_MtrMaxCpbltyTrq) >
                8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_PIMA_MtrMaxCpbtyTrqFD5 = 8191U;
        }

        /* End of DataTypeConversion: '<S2611>/Data Type Conversion23' */

        /* DataTypeConversion: '<S2611>/Data Type Conversion24' incorporates:
         *  DataStoreWrite: '<S2611>/VeSR1N_M_PIMA_MtrMinCpbtyTrqFD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_PIMA_MtrMinCpbtyTrqFD5 =
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_MtrMinCpbltyTrq;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_MtrMinCpbltyTrq) >
                8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_PIMA_MtrMinCpbtyTrqFD5 = 8191U;
        }

        /* End of DataTypeConversion: '<S2611>/Data Type Conversion24' */

        /* DataTypeConversion: '<S2611>/Data Type Conversion29' incorporates:
         *  DataStoreWrite: '<S2611>/VeSR1N_M_PIMA_TorqAchvdAEMD_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_PIMA_TorqAchvdAEMD_FD5 =
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_TorqAchieved_AEMD;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_TorqAchieved_AEMD) >
            8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_PIMA_TorqAchvdAEMD_FD5 = 8191U;
        }

        /* End of DataTypeConversion: '<S2611>/Data Type Conversion29' */

        /* DataTypeConversion: '<S2611>/Data Type Conversion20' incorporates:
         *  DataStoreWrite: '<S2611>/VeSR1N_M_PIM_A_MaxTorq_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_A_MaxTorq_FD5 =
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_MaxTorq;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_MaxTorq) > 8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_A_MaxTorq_FD5 = 8191U;
        }

        /* End of DataTypeConversion: '<S2611>/Data Type Conversion20' */

        /* DataTypeConversion: '<S2611>/Data Type Conversion21' incorporates:
         *  DataStoreWrite: '<S2611>/VeSR1N_M_PIM_A_MinTorq_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_A_MinTorq_FD5 =
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_MinTorq;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_MinTorq) > 8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_A_MinTorq_FD5 = 8191U;
        }

        /* End of DataTypeConversion: '<S2611>/Data Type Conversion21' */

        /* DataTypeConversion: '<S2611>/Data Type Conversion31' incorporates:
         *  DataStoreWrite: '<S2611>/VeSR1N_M_PIM_A_Torque_Achvd_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_A_Torque_Achvd_FD5 =
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_Torque_Achieved;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_Torque_Achieved) >
                8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_A_Torque_Achvd_FD5 = 8191U;
        }

        /* End of DataTypeConversion: '<S2611>/Data Type Conversion31' */

        /* DataTypeConversion: '<S2611>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S2611>/VeSR1N_T_PIM_A_CoolantTemp_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_T_PIM_A_CoolantTemp_FD5 =
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_CoolantTemp;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_CoolantTemp) > 2047)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_T_PIM_A_CoolantTemp_FD5 = 2047U;
        }

        /* End of DataTypeConversion: '<S2611>/Data Type Conversion8' */

        /* DataTypeConversion: '<S2611>/Data Type Conversion13' incorporates:
         *  DataStoreWrite: '<S2611>/VeSR1N_U_PIM_A_DC_Voltage_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_PIM_A_DC_Voltage_FD5 =
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_DC_Voltage;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_DC_Voltage) > 1023)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_PIM_A_DC_Voltage_FD5 = 1023U;
        }

        /* End of DataTypeConversion: '<S2611>/Data Type Conversion13' */

        /* DataTypeConversion: '<S2611>/Data Type Conversion17' incorporates:
         *  DataStoreWrite: '<S2611>/VeSR1N_b_PIMA_HVCnctrOpnReq_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIMA_HVCnctrOpnReq_FD5 =
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_HV_CnctrOpn_Req ? ((uint8)1)
            : ((uint8)0);

        /* DataTypeConversion: '<S2611>/Data Type Conversion30' incorporates:
         *  DataStoreWrite: '<S2611>/VeSR1N_b_PIMA_TrqAchdAEMD_V_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIMA_TrqAchdAEMD_V_FD5 =
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_TorqAchieved_AEMD_V ?
            ((uint8)1) : ((uint8)0);

        /* DataTypeConversion: '<S2611>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S2611>/VeSR1N_b_PIM_A_3PS_Pos_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_3PS_Pos_FD5 =
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_3PS_Pos ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S2611>/Data Type Conversion7' incorporates:
         *  DataStoreWrite: '<S2611>/VeSR1N_b_PIM_A_AccelRawV_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_AccelRawV_FD5 =
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_AccelRawV ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S2611>/Relational Operator1' incorporates:
         *  Constant: '<S2611>/Constant1'
         *  DataStoreWrite: '<S2611>/VeSR1N_b_PIM_A_AccelRaw_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_AccelRaw_SNA_F_g = (((sint32)
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_AccelRaw) == 65535);

        /* RelationalOperator: '<S2611>/Relational Operator2' incorporates:
         *  Constant: '<S2611>/Constant3'
         *  DataStoreWrite: '<S2611>/VeSR1N_b_PIM_A_CoolantTemp_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_CoolantTemp_SN_e = (((sint32)
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_CoolantTemp) == 2047);

        /* RelationalOperator: '<S2611>/Relational Operator3' incorporates:
         *  Constant: '<S2611>/Constant4'
         *  DataStoreWrite: '<S2611>/VeSR1N_b_PIM_A_CpbltySpdDivVolt_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_CpbltySpdDivVo_k = (((sint32)
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_CpbltySpdDivVolt) == 65535);

        /* DataTypeConversion: '<S2611>/Data Type Conversion11' incorporates:
         *  DataStoreWrite: '<S2611>/VeSR1N_b_PIM_A_DC_Current_V_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_DC_Current_V_FD5 =
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_DC_Current_V ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S2611>/Data Type Conversion12' incorporates:
         *  DataStoreWrite: '<S2611>/VeSR1N_b_PIM_A_DC_Volt_V_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_DC_Volt_V_FD5 =
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_DC_Volt_V ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S2611>/Relational Operator4' incorporates:
         *  Constant: '<S2611>/Constant5'
         *  DataStoreWrite: '<S2611>/VeSR1N_b_PIM_A_DC_Voltage_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_DC_Voltage_SNA_o = (((sint32)
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_DC_Voltage) == 1023);

        /* RelationalOperator: '<S2611>/Relational Operator5' incorporates:
         *  Constant: '<S2611>/Constant6'
         *  DataStoreWrite: '<S2611>/VeSR1N_b_PIM_A_DeratingFactor_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_DeratingFactor_c = (((sint32)
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_DeratingFactor) == 63);

        /* RelationalOperator: '<S2611>/Relational Operator6' incorporates:
         *  Constant: '<S2611>/Constant7'
         *  DataStoreWrite: '<S2611>/VeSR1N_b_PIM_A_MaxTorq_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_MaxTorq_SNA_Fa_l = (((sint32)
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_MaxTorq) == 8191);

        /* RelationalOperator: '<S2611>/Relational Operator7' incorporates:
         *  Constant: '<S2611>/Constant8'
         *  DataStoreWrite: '<S2611>/VeSR1N_b_PIM_A_MinTorq_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_MinTorq_SNA_Fa_d = (((sint32)
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_MinTorq) == 8191);

        /* RelationalOperator: '<S2611>/Relational Operator8' incorporates:
         *  Constant: '<S2611>/Constant9'
         *  DataStoreWrite: '<S2611>/VeSR1N_b_PIM_A_MtrIndex_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_MtrIndex_SNA_F_k = (((sint32)
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_MtrIndex) == 31);

        /* RelationalOperator: '<S2611>/Relational Operator9' incorporates:
         *  Constant: '<S2611>/Constant10'
         *  DataStoreWrite: '<S2611>/VeSR1N_b_PIM_A_MtrMaxCpbltyTrq_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_MtrMaxCpbltyTr_a = (((sint32)
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_MtrMaxCpbltyTrq) == 8191);

        /* RelationalOperator: '<S2611>/Relational Operator10' incorporates:
         *  Constant: '<S2611>/Constant11'
         *  DataStoreWrite: '<S2611>/VeSR1N_b_PIM_A_MtrMinCpbltyTrq_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_MtrMinCpbltyTr_n = (((sint32)
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_MtrMinCpbltyTrq) == 8191);

        /* DataTypeConversion: '<S2611>/Data Type Conversion26' incorporates:
         *  DataStoreWrite: '<S2611>/VeSR1N_b_PIM_A_RPM_V_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_RPM_V_FD5 =
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_RPM_V ? ((uint8)1) : ((uint8)
            0);

        /* DataTypeConversion: '<S2611>/Data Type Conversion32' incorporates:
         *  DataStoreWrite: '<S2611>/VeSR1N_b_PIM_A_Trq_Achvd_V_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_A_Trq_Achvd_V_FD5 =
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_Torque_Achieved_V ? ((uint8)
            1) : ((uint8)0);

        /* DataStoreWrite: '<S2611>/VeSR1N_d_Cntr_PIM_A_FD5' */
        SR1B_BLUEN_ac_DW.VeSR1N_d_Cntr_PIM_A_FD5 =
            rtb_TmpSignalConversionAtVeSR_l.E_Cntr_PIM_A;

        /* DataTypeConversion: '<S2611>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S2611>/VeSR1N_h_MAC_PIM_A_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_h_MAC_PIM_A_FD5 =
            rtb_TmpSignalConversionAtVeSR_l.E_MAC_PIM_A;
        if (rtb_TmpSignalConversionAtVeSR_l.E_MAC_PIM_A > 281474976710655ULL)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_h_MAC_PIM_A_FD5 = 281474976710655ULL;
        }

        /* End of DataTypeConversion: '<S2611>/Data Type Conversion2' */

        /* DataTypeConversion: '<S2611>/Data Type Conversion15' incorporates:
         *  DataStoreWrite: '<S2611>/VeSR1N_h_PIMA_DeratngFactor_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_h_PIMA_DeratngFactor_FD5 =
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_DeratingFactor;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_DeratingFactor) >
                63)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_h_PIMA_DeratngFactor_FD5 = 63U;
        }

        /* End of DataTypeConversion: '<S2611>/Data Type Conversion15' */

        /* DataStoreWrite: '<S2611>/VeSR1N_n_PIMA_CpbtySpdDivVltFD5' */
        SR1B_BLUEN_ac_DW.VeSR1N_n_PIMA_CpbtySpdDivVltFD5 =
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_CpbltySpdDivVolt;

        /* DataStoreWrite: '<S2611>/VeSR1N_n_PIM_A_RPM_FD5' */
        SR1B_BLUEN_ac_DW.VeSR1N_n_PIM_A_RPM_FD5 =
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_RPM;

        /* DataStoreWrite: '<S2611>/VeSR1N_n_PIM_A_Spd_Lim_FD5' */
        SR1B_BLUEN_ac_DW.VeSR1N_n_PIM_A_Spd_Lim_FD5 =
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_Spd_Lim;

        /* DataTypeConversion: '<S2611>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S2611>/VeSR1N_y_MC_PIM_A_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MC_PIM_A_FD5 =
            rtb_TmpSignalConversionAtVeSR_l.E_MC_PIM_A;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_l.E_MC_PIM_A) > 15)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_MC_PIM_A_FD5 = 15U;
        }

        /* End of DataTypeConversion: '<S2611>/Data Type Conversion3' */

        /* DataTypeConversion: '<S2611>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S2611>/VeSR1N_y_PIM_A_6SO_Status_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_6SO_Status_FD5 =
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_6SO_Status;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_6SO_Status) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_6SO_Status_FD5 = 3U;
        }

        /* End of DataTypeConversion: '<S2611>/Data Type Conversion5' */

        /* DataStoreWrite: '<S2611>/VeSR1N_y_PIM_A_AccelRaw_FD5' */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_AccelRaw_FD5 =
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_AccelRaw;

        /* DataTypeConversion: '<S2611>/Data Type Conversion14' incorporates:
         *  DataStoreWrite: '<S2611>/VeSR1N_y_PIM_A_DerateReason_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_DerateReason_FD5 =
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_DerateReason;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_DerateReason) > 15)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_DerateReason_FD5 = 15U;
        }

        /* End of DataTypeConversion: '<S2611>/Data Type Conversion14' */

        /* DataTypeConversion: '<S2611>/Data Type Conversion16' incorporates:
         *  DataStoreWrite: '<S2611>/VeSR1N_y_PIM_A_Dschrge_Sts_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_Dschrge_Sts_FD5 =
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_Dschrge_Status;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_Dschrge_Status) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_Dschrge_Sts_FD5 = 3U;
        }

        /* End of DataTypeConversion: '<S2611>/Data Type Conversion16' */

        /* DataTypeConversion: '<S2611>/Data Type Conversion18' incorporates:
         *  DataStoreWrite: '<S2611>/VeSR1N_y_PIM_A_InterlockSts_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_InterlockSts_FD5 =
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_InterlockSts;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_InterlockSts) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_InterlockSts_FD5 = 3U;
        }

        /* End of DataTypeConversion: '<S2611>/Data Type Conversion18' */

        /* DataTypeConversion: '<S2611>/Data Type Conversion19' incorporates:
         *  DataStoreWrite: '<S2611>/VeSR1N_y_PIM_A_Invrtr_State_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_Invrtr_State_FD5 =
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_Invrtr_State;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_Invrtr_State) > 15)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_Invrtr_State_FD5 = 15U;
        }

        /* End of DataTypeConversion: '<S2611>/Data Type Conversion19' */

        /* DataTypeConversion: '<S2611>/Data Type Conversion22' incorporates:
         *  DataStoreWrite: '<S2611>/VeSR1N_y_PIM_A_MtrIndex_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_MtrIndex_FD5 =
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_MtrIndex;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_MtrIndex) > 31)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_MtrIndex_FD5 = 31U;
        }

        /* End of DataTypeConversion: '<S2611>/Data Type Conversion22' */

        /* DataTypeConversion: '<S2611>/Data Type Conversion28' incorporates:
         *  DataStoreWrite: '<S2611>/VeSR1N_y_PIM_A_SPT_Stat_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_SPT_Stat_FD5 =
            rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_SPT_Stat;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_l.E_PIM_A_SPT_Stat) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_SPT_Stat_FD5 = 3U;
        }

        /* End of DataTypeConversion: '<S2611>/Data Type Conversion28' */

        /* Outputs for Enabled SubSystem: '<S2611>/Reset_MM_Failing' */
        /* Constant: '<S2620>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_PIM_A_FD5_MM_Faild,
            rtb_VeSR1N_Cnt_PIM_A_FD5_MM_Cnt, KeSR1B_Cnt_PIM_A_FD5_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_fbt);

        /* End of Outputs for SubSystem: '<S2611>/Reset_MM_Failing' */

        /* Gain: '<S2611>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_fm = true;
    }

    /* End of Constant: '<S2610>/Calib' */
    /* End of Outputs for SubSystem: '<S2606>/PIM_A_FD5_Processing' */

    /* Merge: '<S80>/SR1N_Cnt_PIM_A_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2606>/VeSR1N_Cnt_PIM_A_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_PIM_A_FD5_Received_VeSR1N_Cnt_PIM_A_FD5_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_fbt.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S80>/SR1N_b_PIM_A_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2606>/VeSR1N_b_PIM_A_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_PIM_A_FD5_Received_VeSR1N_b_PIM_A_FD5_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_fbt.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S80>/SR1N_b_PIM_A_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2606>/VeSR1N_b_PIM_A_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_PIM_A_FD5_Received_VeSR1N_b_PIM_A_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_fm);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_PIM_A_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_PIM_B_FD11_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_PIM_B_FD11_MM_Cn;
    boolean rtb_VeSR1N_b_PIM_B_FD11_MM_Fail;
    IDTRPIM_B_FD11_Pkt rtb_TmpSignalConversionAtVeSR_j;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_e;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_PIM_B_FD11_Pkt' incorporates:
     *  SubSystem: '<S81>/PIM_B_FD11_Received'
     */
    /* SignalConversion generated from: '<S2661>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S81>/SR1N_Cnt_PIM_B_FD11_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_PIM_B_FD11_MM_Cn =
        Rte_IrvRead_SR1B_PIM_B_FD11_Received_VeSR1N_Cnt_PIM_B_FD11_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S2661>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S81>/SR1N_b_PIM_B_FD11_MM_Faild_merge'
     */
    rtb_VeSR1N_b_PIM_B_FD11_MM_Fail =
        Rte_IrvRead_SR1B_PIM_B_FD11_Received_VeSR1N_b_PIM_B_FD11_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S2661>/VeSR1B_h_COMRX_PIM_B_FD11_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_PIM_B_FD11_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_PIM_B_FD11_Pkt_COMRX_PIM_B_FD11_Pkt
        (&rtb_TmpSignalConversionAtVeSR_j);

    /* SignalConversion generated from: '<S2661>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_PIM_B_FD11_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_PIM_B_FD11_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_e);

VeRxPDU_PIM_B_FD11_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_e;

    /* Outputs for Enabled SubSystem: '<S2661>/PIM_B_FD11_Processing' incorporates:
     *  EnablePort: '<S2666>/Enable'
     */
    /* Constant: '<S2665>/Calib' */
    if (KeSR1B_b_PIM_B_FD11_Enbl)
    {
        /* Switch: '<S2667>/Switch1' incorporates:
         *  SignalConversion generated from: '<S2661>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_PIM_B_FD11_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S2667>/Switch' incorporates:
             *  Constant: '<S2667>/Constant'
             */
            if (KeSR1B_b_PIM_B_FD11_E2E_BypEnbl)
            {
                /* Switch: '<S2667>/Switch1' incorporates:
                 *  Constant: '<S2667>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_e = KeSR1B_y_PIM_B_FD11_E2E_Byp;
            }

            /* End of Switch: '<S2667>/Switch' */
        }

        /* End of Switch: '<S2667>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_PIM_B_FD11_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_PIM_B_FD11_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S2668>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_e,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ga);

        /* Outputs for Atomic SubSystem: '<S2666>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S2678>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2678>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ga.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S2678>/Inc Cntr' incorporates:
             *  Constant: '<S2671>/Calib'
             *  UnitDelay: '<S2678>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_l)
                                    + ((uint32)KeSR1B_Cnt_PIM_B_FD11_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2678>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2678>/Inc Cntr'
             */
            VeSR1B_Cnt_PIM_B_FD11_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2678>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_e =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_l;

            /* MinMax: '<S2678>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_e) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_e = 1U;
            }

            /* End of MinMax: '<S2678>/FixPt MinMax' */

            /* Switch: '<S2678>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2669>/Zero4'
             *  Sum: '<S2678>/Dec Cntr'
             */
            VeSR1B_Cnt_PIM_B_FD11_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_e) - 1));
        }

        /* End of Switch: '<S2678>/dec if Ok else inc2' */

        /* Logic: '<S2678>/Cntr fail' incorporates:
         *  Constant: '<S2672>/Calib'
         *  RelationalOperator: '<S2678>/Enough counts to Fail?2'
         *  UnitDelay: '<S2678>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_e = (uint8)
            (((VeSR1B_Cnt_PIM_B_FD11_CRC_DebCntr >=
               KeSR1B_Cnt_PIM_B_FD11_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_o) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S2678>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_l = VeSR1B_Cnt_PIM_B_FD11_CRC_DebCntr;

        /* Update for UnitDelay: '<S2678>/Prev Fail Condition' incorporates:
         *  Logic: '<S2678>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_o =
            rtb_TmpSignalConversionAtVeRx_e;

        /* DataTypeConversion: '<S2666>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S2666>/VeSR1N_b_PIM_B_FD11_CRC_Faild'
         *  Logic: '<S2678>/Cntr fail'
         *  Logic: '<S2678>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_e) != 0);

        /* End of Outputs for SubSystem: '<S2666>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S2666>/VeSR1N_b_PIM_B_FD11_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_CRC_Failg =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ga.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S2666>/VeSR1N_b_PIM_B_FD11_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_E2E_Faild =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ga.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S2666>/EscData_MC_Failing_Logic' */
        /* Switch: '<S2679>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2679>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_ga.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S2679>/Inc Cntr' incorporates:
             *  Constant: '<S2673>/Calib'
             *  UnitDelay: '<S2679>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_g)
                                    + ((uint32)KeSR1B_Cnt_PIM_B_FD11_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2679>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2679>/Inc Cntr'
             */
            VeSR1B_Cnt_PIM_B_FD11_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2679>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_e =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_g;

            /* MinMax: '<S2679>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_e) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_e = 1U;
            }

            /* End of MinMax: '<S2679>/FixPt MinMax' */

            /* Switch: '<S2679>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2670>/Zero4'
             *  Sum: '<S2679>/Dec Cntr'
             */
            VeSR1B_Cnt_PIM_B_FD11_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_e) - 1));
        }

        /* End of Switch: '<S2679>/dec if Ok else inc2' */

        /* Logic: '<S2679>/Cntr fail' incorporates:
         *  Constant: '<S2674>/Calib'
         *  RelationalOperator: '<S2679>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_e = (uint8)
            ((VeSR1B_Cnt_PIM_B_FD11_MC_DebCntr >= KeSR1B_Cnt_PIM_B_FD11_MC_Lim) ?
             1 : 0);

        /* Update for UnitDelay: '<S2679>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_g = VeSR1B_Cnt_PIM_B_FD11_MC_DebCntr;

        /* Update for UnitDelay: '<S2679>/Prev Fail Condition' incorporates:
         *  Logic: '<S2679>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_j =
            rtb_TmpSignalConversionAtVeRx_e;

        /* DataTypeConversion: '<S2666>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S2666>/VeSR1N_b_PIM_B_FD11_MC_Faild'
         *  Logic: '<S2679>/Cntr fail'
         *  Logic: '<S2679>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD11_MC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_e) != 0);

        /* End of Outputs for SubSystem: '<S2666>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S2666>/Data Type Conversion10' incorporates:
         *  DataStoreWrite: '<S2666>/VeSR1N_I_PIM_B_DC_Current_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_I_PIM_B_DC_Current_FD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_DC_Current;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_DC_Current) > 32767)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_I_PIM_B_DC_Current_FD11 = 32767U;
        }

        /* End of DataTypeConversion: '<S2666>/Data Type Conversion10' */

        /* DataTypeConversion: '<S2666>/Data Type Conversion23' incorporates:
         *  DataStoreWrite: '<S2666>/VeSR1N_M_PIMB_MtrMaxCptyTrqFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_PIMB_MtrMaxCptyTrqFD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_MtrMaxCpbltyTrq;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_MtrMaxCpbltyTrq) >
                8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_PIMB_MtrMaxCptyTrqFD11 = 8191U;
        }

        /* End of DataTypeConversion: '<S2666>/Data Type Conversion23' */

        /* DataTypeConversion: '<S2666>/Data Type Conversion24' incorporates:
         *  DataStoreWrite: '<S2666>/VeSR1N_M_PIMB_MtrMinCptyTrqFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_PIMB_MtrMinCptyTrqFD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_MtrMinCpbltyTrq;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_MtrMinCpbltyTrq) >
                8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_PIMB_MtrMinCptyTrqFD11 = 8191U;
        }

        /* End of DataTypeConversion: '<S2666>/Data Type Conversion24' */

        /* DataTypeConversion: '<S2666>/Data Type Conversion29' incorporates:
         *  DataStoreWrite: '<S2666>/VeSR1N_M_PIMB_TrqAchvdAEMD_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_PIMB_TrqAchvdAEMD_FD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_TorqAchieved_AEMD;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_TorqAchieved_AEMD) >
            8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_PIMB_TrqAchvdAEMD_FD11 = 8191U;
        }

        /* End of DataTypeConversion: '<S2666>/Data Type Conversion29' */

        /* DataTypeConversion: '<S2666>/Data Type Conversion20' incorporates:
         *  DataStoreWrite: '<S2666>/VeSR1N_M_PIM_B_MaxTorq_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_B_MaxTorq_FD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_MaxTorq;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_MaxTorq) > 8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_B_MaxTorq_FD11 = 8191U;
        }

        /* End of DataTypeConversion: '<S2666>/Data Type Conversion20' */

        /* DataTypeConversion: '<S2666>/Data Type Conversion21' incorporates:
         *  DataStoreWrite: '<S2666>/VeSR1N_M_PIM_B_MinTorq_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_B_MinTorq_FD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_MinTorq;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_MinTorq) > 8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_B_MinTorq_FD11 = 8191U;
        }

        /* End of DataTypeConversion: '<S2666>/Data Type Conversion21' */

        /* DataTypeConversion: '<S2666>/Data Type Conversion31' incorporates:
         *  DataStoreWrite: '<S2666>/VeSR1N_M_PIM_B_Trq_Achvd_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_B_Trq_Achvd_FD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_Torque_Achieved;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_Torque_Achieved) >
                8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_B_Trq_Achvd_FD11 = 8191U;
        }

        /* End of DataTypeConversion: '<S2666>/Data Type Conversion31' */

        /* DataTypeConversion: '<S2666>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S2666>/VeSR1N_T_PIM_B_CoolantTemp_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_T_PIM_B_CoolantTemp_FD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_CoolantTemp;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_CoolantTemp) > 2047)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_T_PIM_B_CoolantTemp_FD11 = 2047U;
        }

        /* End of DataTypeConversion: '<S2666>/Data Type Conversion8' */

        /* DataTypeConversion: '<S2666>/Data Type Conversion13' incorporates:
         *  DataStoreWrite: '<S2666>/VeSR1N_U_PIM_B_DC_Voltage_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_PIM_B_DC_Voltage_FD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_DC_Voltage;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_DC_Voltage) > 1023)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_PIM_B_DC_Voltage_FD11 = 1023U;
        }

        /* End of DataTypeConversion: '<S2666>/Data Type Conversion13' */

        /* DataTypeConversion: '<S2666>/Data Type Conversion17' incorporates:
         *  DataStoreWrite: '<S2666>/VeSR1N_b_PIMB_HV_CnctrOpnRqFD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIMB_HV_CnctrOpnRqFD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_HV_CnctrOpn_Req ? ((uint8)1)
            : ((uint8)0);

        /* DataTypeConversion: '<S2666>/Data Type Conversion30' incorporates:
         *  DataStoreWrite: '<S2666>/VeSR1N_b_PIMB_TrqAchdAEMDV_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIMB_TrqAchdAEMDV_FD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_TorqAchieved_AEMD_V ?
            ((uint8)1) : ((uint8)0);

        /* DataTypeConversion: '<S2666>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S2666>/VeSR1N_b_PIM_B_3PS_Pos_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_3PS_Pos_FD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_3PS_Pos ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S2666>/Relational Operator1' incorporates:
         *  Constant: '<S2666>/Constant1'
         *  DataStoreWrite: '<S2666>/VeSR1N_b_PIM_B_6SO_Status_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_6SO_Status_SNA_F = (((sint32)
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_6SO_Status) == 3);

        /* DataTypeConversion: '<S2666>/Data Type Conversion7' incorporates:
         *  DataStoreWrite: '<S2666>/VeSR1N_b_PIM_B_AccelRawV_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_AccelRawV_FD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_AccelRawV ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S2666>/Relational Operator2' incorporates:
         *  Constant: '<S2666>/Constant3'
         *  DataStoreWrite: '<S2666>/VeSR1N_b_PIM_B_AccelRaw_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_AccelRaw_SNA_Fai = (((sint32)
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_AccelRaw) == 65535);

        /* RelationalOperator: '<S2666>/Relational Operator3' incorporates:
         *  Constant: '<S2666>/Constant4'
         *  DataStoreWrite: '<S2666>/VeSR1N_b_PIM_B_CoolantTemp_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_CoolantTemp_SNA_ = (((sint32)
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_CoolantTemp) == 2047);

        /* RelationalOperator: '<S2666>/Relational Operator4' incorporates:
         *  Constant: '<S2666>/Constant5'
         *  DataStoreWrite: '<S2666>/VeSR1N_b_PIM_B_CpbltySpdDivVolt_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_CpbltySpdDivVolt = (((sint32)
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_CpbltySpdDivVolt) == 65535);

        /* DataTypeConversion: '<S2666>/Data Type Conversion11' incorporates:
         *  DataStoreWrite: '<S2666>/VeSR1N_b_PIM_B_DC_Curr_V_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_DC_Curr_V_FD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_DC_Current_V ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S2666>/Data Type Conversion12' incorporates:
         *  DataStoreWrite: '<S2666>/VeSR1N_b_PIM_B_DC_Volt_V_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_DC_Volt_V_FD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_DC_Volt_V ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S2666>/Relational Operator5' incorporates:
         *  Constant: '<S2666>/Constant6'
         *  DataStoreWrite: '<S2666>/VeSR1N_b_PIM_B_DC_Voltage_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_DC_Voltage_SNA_F = (((sint32)
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_DC_Voltage) == 1023);

        /* RelationalOperator: '<S2666>/Relational Operator6' incorporates:
         *  Constant: '<S2666>/Constant7'
         *  DataStoreWrite: '<S2666>/VeSR1N_b_PIM_B_DeratingFactor_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_DeratingFactor_S = (((sint32)
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_DeratingFactor) == 63);

        /* RelationalOperator: '<S2666>/Relational Operator7' incorporates:
         *  Constant: '<S2666>/Constant8'
         *  DataStoreWrite: '<S2666>/VeSR1N_b_PIM_B_MaxTorq_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_MaxTorq_SNA_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_MaxTorq) == 8191);

        /* RelationalOperator: '<S2666>/Relational Operator8' incorporates:
         *  Constant: '<S2666>/Constant9'
         *  DataStoreWrite: '<S2666>/VeSR1N_b_PIM_B_MinTorq_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_MinTorq_SNA_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_MinTorq) == 8191);

        /* RelationalOperator: '<S2666>/Relational Operator9' incorporates:
         *  Constant: '<S2666>/Constant10'
         *  DataStoreWrite: '<S2666>/VeSR1N_b_PIM_B_MtrIndex_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_MtrIndex_SNA_Fai = (((sint32)
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_MtrIndex) == 31);

        /* RelationalOperator: '<S2666>/Relational Operator10' incorporates:
         *  Constant: '<S2666>/Constant11'
         *  DataStoreWrite: '<S2666>/VeSR1N_b_PIM_B_MtrMaxCpbltyTrq_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_MtrMaxCpbltyTrq_ = (((sint32)
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_MtrMaxCpbltyTrq) == 8191);

        /* RelationalOperator: '<S2666>/Relational Operator11' incorporates:
         *  Constant: '<S2666>/Constant12'
         *  DataStoreWrite: '<S2666>/VeSR1N_b_PIM_B_MtrMinCpbltyTrq_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_MtrMinCpbltyTrq_ = (((sint32)
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_MtrMinCpbltyTrq) == 8191);

        /* DataTypeConversion: '<S2666>/Data Type Conversion26' incorporates:
         *  DataStoreWrite: '<S2666>/VeSR1N_b_PIM_B_RPM_V_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_RPM_V_FD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_RPM_V ? ((uint8)1) : ((uint8)
            0);

        /* DataTypeConversion: '<S2666>/Data Type Conversion32' incorporates:
         *  DataStoreWrite: '<S2666>/VeSR1N_b_PIM_B_TrqAchvd_V_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_TrqAchvd_V_FD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_Torque_Achieved_V ? ((uint8)
            1) : ((uint8)0);

        /* DataStoreWrite: '<S2666>/VeSR1N_d_Cntr_PIM_B_FD11' */
        SR1B_BLUEN_ac_DW.VeSR1N_d_Cntr_PIM_B_FD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_Cntr_PIM_B;

        /* DataTypeConversion: '<S2666>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S2666>/VeSR1N_h_MAC_PIM_B_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_h_MAC_PIM_B_FD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_MAC_PIM_B;
        if (rtb_TmpSignalConversionAtVeSR_j.E_MAC_PIM_B > 281474976710655ULL)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_h_MAC_PIM_B_FD11 = 281474976710655ULL;
        }

        /* End of DataTypeConversion: '<S2666>/Data Type Conversion2' */

        /* DataTypeConversion: '<S2666>/Data Type Conversion15' incorporates:
         *  DataStoreWrite: '<S2666>/VeSR1N_h_PIMB_DratngFactor_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_h_PIMB_DratngFactor_FD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_DeratingFactor;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_DeratingFactor) >
                63)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_h_PIMB_DratngFactor_FD11 = 63U;
        }

        /* End of DataTypeConversion: '<S2666>/Data Type Conversion15' */

        /* DataStoreWrite: '<S2666>/VeSR1N_n_PIMB_CptySpdDivVltFD11' */
        SR1B_BLUEN_ac_DW.VeSR1N_n_PIMB_CptySpdDivVltFD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_CpbltySpdDivVolt;

        /* DataStoreWrite: '<S2666>/VeSR1N_n_PIM_B_RPM_FD11' */
        SR1B_BLUEN_ac_DW.VeSR1N_n_PIM_B_RPM_FD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_RPM;

        /* DataStoreWrite: '<S2666>/VeSR1N_n_PIM_B_Spd_Lim_FD11' */
        SR1B_BLUEN_ac_DW.VeSR1N_n_PIM_B_Spd_Lim_FD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_Spd_Lim;

        /* DataTypeConversion: '<S2666>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S2666>/VeSR1N_y_MC_PIM_B_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MC_PIM_B_FD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_MC_PIM_B;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_j.E_MC_PIM_B) > 15)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_MC_PIM_B_FD11 = 15U;
        }

        /* End of DataTypeConversion: '<S2666>/Data Type Conversion3' */

        /* DataTypeConversion: '<S2666>/Data Type Conversion18' incorporates:
         *  DataStoreWrite: '<S2666>/VeSR1N_y_PIMB_InterlockSts_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PIMB_InterlockSts_FD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_InterlockSts;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_InterlockSts) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_PIMB_InterlockSts_FD11 = 3U;
        }

        /* End of DataTypeConversion: '<S2666>/Data Type Conversion18' */

        /* DataTypeConversion: '<S2666>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S2666>/VeSR1N_y_PIM_B_6SO_Status_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_6SO_Status_FD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_6SO_Status;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_6SO_Status) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_6SO_Status_FD11 = 3U;
        }

        /* End of DataTypeConversion: '<S2666>/Data Type Conversion5' */

        /* DataStoreWrite: '<S2666>/VeSR1N_y_PIM_B_AccelRaw_FD11' */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_AccelRaw_FD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_AccelRaw;

        /* DataTypeConversion: '<S2666>/Data Type Conversion14' incorporates:
         *  DataStoreWrite: '<S2666>/VeSR1N_y_PIM_B_DerateReasn_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_DerateReasn_FD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_DerateReason;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_DerateReason) > 15)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_DerateReasn_FD11 = 15U;
        }

        /* End of DataTypeConversion: '<S2666>/Data Type Conversion14' */

        /* DataTypeConversion: '<S2666>/Data Type Conversion16' incorporates:
         *  DataStoreWrite: '<S2666>/VeSR1N_y_PIM_B_Dschrge_Sts_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_Dschrge_Sts_FD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_Dschrge_Status;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_Dschrge_Status) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_Dschrge_Sts_FD11 = 3U;
        }

        /* End of DataTypeConversion: '<S2666>/Data Type Conversion16' */

        /* DataTypeConversion: '<S2666>/Data Type Conversion19' incorporates:
         *  DataStoreWrite: '<S2666>/VeSR1N_y_PIM_B_Invrtr_St_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_Invrtr_St_FD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_Invrtr_State;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_Invrtr_State) > 15)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_Invrtr_St_FD11 = 15U;
        }

        /* End of DataTypeConversion: '<S2666>/Data Type Conversion19' */

        /* DataTypeConversion: '<S2666>/Data Type Conversion22' incorporates:
         *  DataStoreWrite: '<S2666>/VeSR1N_y_PIM_B_MtrIndex_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_MtrIndex_FD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_MtrIndex;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_MtrIndex) > 31)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_MtrIndex_FD11 = 31U;
        }

        /* End of DataTypeConversion: '<S2666>/Data Type Conversion22' */

        /* DataTypeConversion: '<S2666>/Data Type Conversion28' incorporates:
         *  DataStoreWrite: '<S2666>/VeSR1N_y_PIM_B_SPT_Stat_FD11'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_SPT_Stat_FD11 =
            rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_SPT_Stat;
        if (((sint32)rtb_TmpSignalConversionAtVeSR_j.E_PIM_B_SPT_Stat) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_SPT_Stat_FD11 = 3U;
        }

        /* End of DataTypeConversion: '<S2666>/Data Type Conversion28' */

        /* Outputs for Enabled SubSystem: '<S2666>/Reset_MM_Failing' */
        /* Constant: '<S2675>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_PIM_B_FD11_MM_Fail,
            rtb_VeSR1N_Cnt_PIM_B_FD11_MM_Cn, KeSR1B_Cnt_PIM_B_FD11_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_lo);

        /* End of Outputs for SubSystem: '<S2666>/Reset_MM_Failing' */

        /* Gain: '<S2666>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_my = true;
    }

    /* End of Constant: '<S2665>/Calib' */
    /* End of Outputs for SubSystem: '<S2661>/PIM_B_FD11_Processing' */

    /* Merge: '<S81>/SR1N_Cnt_PIM_B_FD11_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2661>/VeSR1N_Cnt_PIM_B_FD11_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_PIM_B_FD11_Received_VeSR1N_Cnt_PIM_B_FD11_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_lo.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S81>/SR1N_b_PIM_B_FD11_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2661>/VeSR1N_b_PIM_B_FD11_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_PIM_B_FD11_Received_VeSR1N_b_PIM_B_FD11_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_lo.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S81>/SR1N_b_PIM_B_FD11_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2661>/VeSR1N_b_PIM_B_FD11_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_PIM_B_FD11_Received_VeSR1N_b_PIM_B_FD11_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_my);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_PIM_B_FD11_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_PIM_B_FD5_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_PIM_B_FD5_MM_Cnt;
    boolean rtb_VeSR1N_b_PIM_B_FD5_MM_Faild;
    IDTRPIM_B_FD5_Pkt rtb_TmpSignalConversionAtVeSR1B;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRx_i;
    uint8 tmpRead;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_PIM_B_FD5_Pkt' incorporates:
     *  SubSystem: '<S82>/PIM_B_FD5_Received'
     */
    /* SignalConversion generated from: '<S2716>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S82>/SR1N_Cnt_PIM_B_FD5_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_PIM_B_FD5_MM_Cnt =
        Rte_IrvRead_SR1B_PIM_B_FD5_Received_VeSR1N_Cnt_PIM_B_FD5_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S2716>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S82>/SR1N_b_PIM_B_FD5_MM_Faild_merge'
     */
    rtb_VeSR1N_b_PIM_B_FD5_MM_Faild =
        Rte_IrvRead_SR1B_PIM_B_FD5_Received_VeSR1N_b_PIM_B_FD5_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S2716>/VeSR1B_h_COMRX_PIM_B_FD5_Pkt' incorporates:
     *  Inport: '<Root>/VeSR1B_h_COMRX_PIM_B_FD5_Pkt'
     */
    (void)Rte_Read_VeSR1B_h_COMRX_PIM_B_FD5_Pkt_COMRX_PIM_B_FD5_Pkt
        (&rtb_TmpSignalConversionAtVeSR1B);

    /* SignalConversion generated from: '<S2716>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_PIM_B_FD5_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_PIM_B_FD5_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRx_i);

VeRxPDU_PIM_B_FD5_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRx_i;

    /* Outputs for Enabled SubSystem: '<S2716>/PIM_B_FD5_Processing' incorporates:
     *  EnablePort: '<S2721>/Enable'
     */
    /* Constant: '<S2720>/Calib' */
    if (KeSR1B_b_PIM_B_FD5_Enbl)
    {
        /* Switch: '<S2722>/Switch1' incorporates:
         *  SignalConversion generated from: '<S2716>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_PIM_B_FD5_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S2722>/Switch' incorporates:
             *  Constant: '<S2722>/Constant'
             */
            if (KeSR1B_b_PIM_B_FD5_E2E_BypEnbl)
            {
                /* Switch: '<S2722>/Switch1' incorporates:
                 *  Constant: '<S2722>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRx_i = KeSR1B_y_PIM_B_FD5_E2E_Byp;
            }

            /* End of Switch: '<S2722>/Switch' */
        }

        /* End of Switch: '<S2722>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_PIM_B_FD5_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_PIM_B_FD5_E2E_Sts_OpRetVal(&tmpRead);

        /* Chart: '<S2723>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead, rtb_TmpSignalConversionAtVeRx_i,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_br);

        /* Outputs for Atomic SubSystem: '<S2721>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S2733>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2733>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_br.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S2733>/Inc Cntr' incorporates:
             *  Constant: '<S2726>/Calib'
             *  UnitDelay: '<S2733>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_j)
                                    + ((uint32)KeSR1B_Cnt_PIM_B_FD5_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2733>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2733>/Inc Cntr'
             */
            VeSR1B_Cnt_PIM_B_FD5_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2733>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_i =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_j;

            /* MinMax: '<S2733>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_i) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_i = 1U;
            }

            /* End of MinMax: '<S2733>/FixPt MinMax' */

            /* Switch: '<S2733>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2724>/Zero4'
             *  Sum: '<S2733>/Dec Cntr'
             */
            VeSR1B_Cnt_PIM_B_FD5_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_i) - 1));
        }

        /* End of Switch: '<S2733>/dec if Ok else inc2' */

        /* Logic: '<S2733>/Cntr fail' incorporates:
         *  Constant: '<S2727>/Calib'
         *  RelationalOperator: '<S2733>/Enough counts to Fail?2'
         *  UnitDelay: '<S2733>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRx_i = (uint8)
            (((VeSR1B_Cnt_PIM_B_FD5_CRC_DebCntr >= KeSR1B_Cnt_PIM_B_FD5_CRC_Lim)
              || (((sint32)SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_i) != 0)) ?
             1 : 0);

        /* Update for UnitDelay: '<S2733>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_j = VeSR1B_Cnt_PIM_B_FD5_CRC_DebCntr;

        /* Update for UnitDelay: '<S2733>/Prev Fail Condition' incorporates:
         *  Logic: '<S2733>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_i =
            rtb_TmpSignalConversionAtVeRx_i;

        /* DataTypeConversion: '<S2721>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S2721>/VeSR1N_b_PIM_B_FD5_CRC_Faild'
         *  Logic: '<S2733>/Cntr fail'
         *  Logic: '<S2733>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_i) != 0);

        /* End of Outputs for SubSystem: '<S2721>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S2721>/VeSR1N_b_PIM_B_FD5_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_CRC_Failg =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_br.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S2721>/VeSR1N_b_PIM_B_FD5_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_E2E_Faild =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_br.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S2721>/EscData_MC_Failing_Logic' */
        /* Switch: '<S2734>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2734>/passDBCparam1'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_br.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S2734>/Inc Cntr' incorporates:
             *  Constant: '<S2728>/Calib'
             *  UnitDelay: '<S2734>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_h)
                                    + ((uint32)KeSR1B_Cnt_PIM_B_FD5_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2734>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2734>/Inc Cntr'
             */
            VeSR1B_Cnt_PIM_B_FD5_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            /* UnitDelay: '<S2734>/Prev_Cntr' */
            rtb_TmpSignalConversionAtVeRx_i =
                SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_h;

            /* MinMax: '<S2734>/FixPt MinMax' */
            if (((sint32)rtb_TmpSignalConversionAtVeRx_i) <= 1)
            {
                rtb_TmpSignalConversionAtVeRx_i = 1U;
            }

            /* End of MinMax: '<S2734>/FixPt MinMax' */

            /* Switch: '<S2734>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2725>/Zero4'
             *  Sum: '<S2734>/Dec Cntr'
             */
            VeSR1B_Cnt_PIM_B_FD5_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRx_i) - 1));
        }

        /* End of Switch: '<S2734>/dec if Ok else inc2' */

        /* Logic: '<S2734>/Cntr fail' incorporates:
         *  Constant: '<S2729>/Calib'
         *  RelationalOperator: '<S2734>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRx_i = (uint8)
            ((VeSR1B_Cnt_PIM_B_FD5_MC_DebCntr >= KeSR1B_Cnt_PIM_B_FD5_MC_Lim) ?
             1 : 0);

        /* Update for UnitDelay: '<S2734>/Prev_Cntr' */
        SR1B_BLUEN_ac_DW.Prev_Cntr_DSTATE_h = VeSR1B_Cnt_PIM_B_FD5_MC_DebCntr;

        /* Update for UnitDelay: '<S2734>/Prev Fail Condition' incorporates:
         *  Logic: '<S2734>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_k =
            rtb_TmpSignalConversionAtVeRx_i;

        /* DataTypeConversion: '<S2721>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S2721>/VeSR1N_b_PIM_B_FD5_MC_Faild'
         *  Logic: '<S2734>/Cntr fail'
         *  Logic: '<S2734>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_FD5_MC_Faild = (((sint32)
            rtb_TmpSignalConversionAtVeRx_i) != 0);

        /* End of Outputs for SubSystem: '<S2721>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S2721>/Data Type Conversion10' incorporates:
         *  DataStoreWrite: '<S2721>/VeSR1N_I_PIM_B_DC_Current_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_I_PIM_B_DC_Current_FD5 =
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_DC_Current;
        if (((sint32)rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_DC_Current) > 32767)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_I_PIM_B_DC_Current_FD5 = 32767U;
        }

        /* End of DataTypeConversion: '<S2721>/Data Type Conversion10' */

        /* DataTypeConversion: '<S2721>/Data Type Conversion23' incorporates:
         *  DataStoreWrite: '<S2721>/VeSR1N_M_PIMB_MtrMaxCpbtyTrqFD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_PIMB_MtrMaxCpbtyTrqFD5 =
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_MtrMaxCpbltyTrq;
        if (((sint32)rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_MtrMaxCpbltyTrq) >
                8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_PIMB_MtrMaxCpbtyTrqFD5 = 8191U;
        }

        /* End of DataTypeConversion: '<S2721>/Data Type Conversion23' */

        /* DataTypeConversion: '<S2721>/Data Type Conversion24' incorporates:
         *  DataStoreWrite: '<S2721>/VeSR1N_M_PIMB_MtrMinCpbtyTrqFD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_PIMB_MtrMinCpbtyTrqFD5 =
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_MtrMinCpbltyTrq;
        if (((sint32)rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_MtrMinCpbltyTrq) >
                8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_PIMB_MtrMinCpbtyTrqFD5 = 8191U;
        }

        /* End of DataTypeConversion: '<S2721>/Data Type Conversion24' */

        /* DataTypeConversion: '<S2721>/Data Type Conversion29' incorporates:
         *  DataStoreWrite: '<S2721>/VeSR1N_M_PIMB_TorqAchvdAEMD_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_PIMB_TorqAchvdAEMD_FD5 =
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_TorqAchieved_AEMD;
        if (((sint32)rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_TorqAchieved_AEMD) >
            8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_PIMB_TorqAchvdAEMD_FD5 = 8191U;
        }

        /* End of DataTypeConversion: '<S2721>/Data Type Conversion29' */

        /* DataTypeConversion: '<S2721>/Data Type Conversion20' incorporates:
         *  DataStoreWrite: '<S2721>/VeSR1N_M_PIM_B_MaxTorq_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_B_MaxTorq_FD5 =
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_MaxTorq;
        if (((sint32)rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_MaxTorq) > 8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_B_MaxTorq_FD5 = 8191U;
        }

        /* End of DataTypeConversion: '<S2721>/Data Type Conversion20' */

        /* DataTypeConversion: '<S2721>/Data Type Conversion21' incorporates:
         *  DataStoreWrite: '<S2721>/VeSR1N_M_PIM_B_MinTorq_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_B_MinTorq_FD5 =
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_MinTorq;
        if (((sint32)rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_MinTorq) > 8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_B_MinTorq_FD5 = 8191U;
        }

        /* End of DataTypeConversion: '<S2721>/Data Type Conversion21' */

        /* DataTypeConversion: '<S2721>/Data Type Conversion31' incorporates:
         *  DataStoreWrite: '<S2721>/VeSR1N_M_PIM_B_Torque_Achvd_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_B_Torque_Achvd_FD5 =
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_Torque_Achieved;
        if (((sint32)rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_Torque_Achieved) >
                8191)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_B_Torque_Achvd_FD5 = 8191U;
        }

        /* End of DataTypeConversion: '<S2721>/Data Type Conversion31' */

        /* DataTypeConversion: '<S2721>/Data Type Conversion8' incorporates:
         *  DataStoreWrite: '<S2721>/VeSR1N_T_PIM_B_CoolantTemp_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_T_PIM_B_CoolantTemp_FD5 =
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_CoolantTemp;
        if (((sint32)rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_CoolantTemp) > 2047)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_T_PIM_B_CoolantTemp_FD5 = 2047U;
        }

        /* End of DataTypeConversion: '<S2721>/Data Type Conversion8' */

        /* DataTypeConversion: '<S2721>/Data Type Conversion13' incorporates:
         *  DataStoreWrite: '<S2721>/VeSR1N_U_PIM_B_DC_Voltage_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_U_PIM_B_DC_Voltage_FD5 =
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_DC_Voltage;
        if (((sint32)rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_DC_Voltage) > 1023)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_U_PIM_B_DC_Voltage_FD5 = 1023U;
        }

        /* End of DataTypeConversion: '<S2721>/Data Type Conversion13' */

        /* DataTypeConversion: '<S2721>/Data Type Conversion17' incorporates:
         *  DataStoreWrite: '<S2721>/VeSR1N_b_PIMB_HVCnctrOpnReq_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIMB_HVCnctrOpnReq_FD5 =
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_HV_CnctrOpn_Req ? ((uint8)1)
            : ((uint8)0);

        /* DataTypeConversion: '<S2721>/Data Type Conversion30' incorporates:
         *  DataStoreWrite: '<S2721>/VeSR1N_b_PIMB_TrqAchdAEMD_V_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIMB_TrqAchdAEMD_V_FD5 =
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_TorqAchieved_AEMD_V ?
            ((uint8)1) : ((uint8)0);

        /* DataTypeConversion: '<S2721>/Data Type Conversion4' incorporates:
         *  DataStoreWrite: '<S2721>/VeSR1N_b_PIM_B_3PS_Pos_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_3PS_Pos_FD5 =
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_3PS_Pos ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S2721>/Relational Operator1' incorporates:
         *  Constant: '<S2721>/Constant1'
         *  DataStoreWrite: '<S2721>/VeSR1N_b_PIM_B_6SO_Status_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_6SO_Status_SNA_j = (((sint32)
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_6SO_Status) == 3);

        /* DataTypeConversion: '<S2721>/Data Type Conversion7' incorporates:
         *  DataStoreWrite: '<S2721>/VeSR1N_b_PIM_B_AccelRawV_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_AccelRawV_FD5 =
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_AccelRawV ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S2721>/Relational Operator2' incorporates:
         *  Constant: '<S2721>/Constant3'
         *  DataStoreWrite: '<S2721>/VeSR1N_b_PIM_B_AccelRaw_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_AccelRaw_SNA_F_f = (((sint32)
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_AccelRaw) == 65535);

        /* RelationalOperator: '<S2721>/Relational Operator3' incorporates:
         *  Constant: '<S2721>/Constant4'
         *  DataStoreWrite: '<S2721>/VeSR1N_b_PIM_B_CoolantTemp_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_CoolantTemp_SN_n = (((sint32)
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_CoolantTemp) == 2047);

        /* RelationalOperator: '<S2721>/Relational Operator4' incorporates:
         *  Constant: '<S2721>/Constant5'
         *  DataStoreWrite: '<S2721>/VeSR1N_b_PIM_B_CpbltySpdDivVolt_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_CpbltySpdDivVo_g = (((sint32)
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_CpbltySpdDivVolt) == 65535);

        /* DataTypeConversion: '<S2721>/Data Type Conversion11' incorporates:
         *  DataStoreWrite: '<S2721>/VeSR1N_b_PIM_B_DC_Current_V_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_DC_Current_V_FD5 =
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_DC_Current_V ? ((uint8)1) :
            ((uint8)0);

        /* DataTypeConversion: '<S2721>/Data Type Conversion12' incorporates:
         *  DataStoreWrite: '<S2721>/VeSR1N_b_PIM_B_DC_Volt_V_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_DC_Volt_V_FD5 =
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_DC_Volt_V ? ((uint8)1) :
            ((uint8)0);

        /* RelationalOperator: '<S2721>/Relational Operator5' incorporates:
         *  Constant: '<S2721>/Constant6'
         *  DataStoreWrite: '<S2721>/VeSR1N_b_PIM_B_DC_Voltage_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_DC_Voltage_SNA_n = (((sint32)
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_DC_Voltage) == 1023);

        /* RelationalOperator: '<S2721>/Relational Operator6' incorporates:
         *  Constant: '<S2721>/Constant7'
         *  DataStoreWrite: '<S2721>/VeSR1N_b_PIM_B_DeratingFactor_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_DeratingFactor_j = (((sint32)
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_DeratingFactor) == 63);

        /* RelationalOperator: '<S2721>/Relational Operator7' incorporates:
         *  Constant: '<S2721>/Constant8'
         *  DataStoreWrite: '<S2721>/VeSR1N_b_PIM_B_MaxTorq_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_MaxTorq_SNA_Fa_f = (((sint32)
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_MaxTorq) == 8191);

        /* RelationalOperator: '<S2721>/Relational Operator8' incorporates:
         *  Constant: '<S2721>/Constant9'
         *  DataStoreWrite: '<S2721>/VeSR1N_b_PIM_B_MinTorq_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_MinTorq_SNA_Fa_o = (((sint32)
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_MinTorq) == 8191);

        /* RelationalOperator: '<S2721>/Relational Operator9' incorporates:
         *  Constant: '<S2721>/Constant10'
         *  DataStoreWrite: '<S2721>/VeSR1N_b_PIM_B_MtrIndex_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_MtrIndex_SNA_F_m = (((sint32)
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_MtrIndex) == 31);

        /* RelationalOperator: '<S2721>/Relational Operator10' incorporates:
         *  Constant: '<S2721>/Constant11'
         *  DataStoreWrite: '<S2721>/VeSR1N_b_PIM_B_MtrMaxCpbltyTrq_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_MtrMaxCpbltyTr_n = (((sint32)
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_MtrMaxCpbltyTrq) == 8191);

        /* RelationalOperator: '<S2721>/Relational Operator11' incorporates:
         *  Constant: '<S2721>/Constant12'
         *  DataStoreWrite: '<S2721>/VeSR1N_b_PIM_B_MtrMinCpbltyTrq_SNA_Faild'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_MtrMinCpbltyTr_b = (((sint32)
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_MtrMinCpbltyTrq) == 8191);

        /* DataTypeConversion: '<S2721>/Data Type Conversion26' incorporates:
         *  DataStoreWrite: '<S2721>/VeSR1N_b_PIM_B_RPM_V_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_RPM_V_FD5 =
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_RPM_V ? ((uint8)1) : ((uint8)
            0);

        /* DataTypeConversion: '<S2721>/Data Type Conversion32' incorporates:
         *  DataStoreWrite: '<S2721>/VeSR1N_b_PIM_B_Trq_Achvd_V_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_PIM_B_Trq_Achvd_V_FD5 =
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_Torque_Achieved_V ? ((uint8)
            1) : ((uint8)0);

        /* DataStoreWrite: '<S2721>/VeSR1N_d_Cntr_PIM_B_FD5' */
        SR1B_BLUEN_ac_DW.VeSR1N_d_Cntr_PIM_B_FD5 =
            rtb_TmpSignalConversionAtVeSR1B.E_Cntr_PIM_B;

        /* DataTypeConversion: '<S2721>/Data Type Conversion2' incorporates:
         *  DataStoreWrite: '<S2721>/VeSR1N_h_MAC_PIM_B_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_h_MAC_PIM_B_FD5 =
            rtb_TmpSignalConversionAtVeSR1B.E_MAC_PIM_B;
        if (rtb_TmpSignalConversionAtVeSR1B.E_MAC_PIM_B > 281474976710655ULL)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_h_MAC_PIM_B_FD5 = 281474976710655ULL;
        }

        /* End of DataTypeConversion: '<S2721>/Data Type Conversion2' */

        /* DataTypeConversion: '<S2721>/Data Type Conversion15' incorporates:
         *  DataStoreWrite: '<S2721>/VeSR1N_h_PIMB_DeratngFactor_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_h_PIMB_DeratngFactor_FD5 =
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_DeratingFactor;
        if (((sint32)rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_DeratingFactor) >
                63)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_h_PIMB_DeratngFactor_FD5 = 63U;
        }

        /* End of DataTypeConversion: '<S2721>/Data Type Conversion15' */

        /* DataStoreWrite: '<S2721>/VeSR1N_n_PIMB_CpbtySpdDivVltFD5' */
        SR1B_BLUEN_ac_DW.VeSR1N_n_PIMB_CpbtySpdDivVltFD5 =
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_CpbltySpdDivVolt;

        /* DataStoreWrite: '<S2721>/VeSR1N_n_PIM_B_RPM_FD5' */
        SR1B_BLUEN_ac_DW.VeSR1N_n_PIM_B_RPM_FD5 =
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_RPM;

        /* DataStoreWrite: '<S2721>/VeSR1N_n_PIM_B_Spd_Lim_FD5' */
        SR1B_BLUEN_ac_DW.VeSR1N_n_PIM_B_Spd_Lim_FD5 =
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_Spd_Lim;

        /* DataTypeConversion: '<S2721>/Data Type Conversion3' incorporates:
         *  DataStoreWrite: '<S2721>/VeSR1N_y_MC_PIM_B_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_MC_PIM_B_FD5 =
            rtb_TmpSignalConversionAtVeSR1B.E_MC_PIM_B;
        if (((sint32)rtb_TmpSignalConversionAtVeSR1B.E_MC_PIM_B) > 15)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_MC_PIM_B_FD5 = 15U;
        }

        /* End of DataTypeConversion: '<S2721>/Data Type Conversion3' */

        /* DataTypeConversion: '<S2721>/Data Type Conversion5' incorporates:
         *  DataStoreWrite: '<S2721>/VeSR1N_y_PIM_B_6SO_Status_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_6SO_Status_FD5 =
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_6SO_Status;
        if (((sint32)rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_6SO_Status) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_6SO_Status_FD5 = 3U;
        }

        /* End of DataTypeConversion: '<S2721>/Data Type Conversion5' */

        /* DataStoreWrite: '<S2721>/VeSR1N_y_PIM_B_AccelRaw_FD5' */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_AccelRaw_FD5 =
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_AccelRaw;

        /* DataTypeConversion: '<S2721>/Data Type Conversion14' incorporates:
         *  DataStoreWrite: '<S2721>/VeSR1N_y_PIM_B_DerateReason_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_DerateReason_FD5 =
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_DerateReason;
        if (((sint32)rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_DerateReason) > 15)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_DerateReason_FD5 = 15U;
        }

        /* End of DataTypeConversion: '<S2721>/Data Type Conversion14' */

        /* DataTypeConversion: '<S2721>/Data Type Conversion16' incorporates:
         *  DataStoreWrite: '<S2721>/VeSR1N_y_PIM_B_Dschrge_Sts_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_Dschrge_Sts_FD5 =
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_Dschrge_Status;
        if (((sint32)rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_Dschrge_Status) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_Dschrge_Sts_FD5 = 3U;
        }

        /* End of DataTypeConversion: '<S2721>/Data Type Conversion16' */

        /* DataTypeConversion: '<S2721>/Data Type Conversion18' incorporates:
         *  DataStoreWrite: '<S2721>/VeSR1N_y_PIM_B_InterlockSts_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_InterlockSts_FD5 =
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_InterlockSts;
        if (((sint32)rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_InterlockSts) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_InterlockSts_FD5 = 3U;
        }

        /* End of DataTypeConversion: '<S2721>/Data Type Conversion18' */

        /* DataTypeConversion: '<S2721>/Data Type Conversion19' incorporates:
         *  DataStoreWrite: '<S2721>/VeSR1N_y_PIM_B_Invrtr_State_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_Invrtr_State_FD5 =
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_Invrtr_State;
        if (((sint32)rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_Invrtr_State) > 15)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_Invrtr_State_FD5 = 15U;
        }

        /* End of DataTypeConversion: '<S2721>/Data Type Conversion19' */

        /* DataTypeConversion: '<S2721>/Data Type Conversion22' incorporates:
         *  DataStoreWrite: '<S2721>/VeSR1N_y_PIM_B_MtrIndex_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_MtrIndex_FD5 =
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_MtrIndex;
        if (((sint32)rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_MtrIndex) > 31)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_MtrIndex_FD5 = 31U;
        }

        /* End of DataTypeConversion: '<S2721>/Data Type Conversion22' */

        /* DataTypeConversion: '<S2721>/Data Type Conversion28' incorporates:
         *  DataStoreWrite: '<S2721>/VeSR1N_y_PIM_B_SPT_Stat_FD5'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_SPT_Stat_FD5 =
            rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_SPT_Stat;
        if (((sint32)rtb_TmpSignalConversionAtVeSR1B.E_PIM_B_SPT_Stat) > 3)
        {
            SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_SPT_Stat_FD5 = 3U;
        }

        /* End of DataTypeConversion: '<S2721>/Data Type Conversion28' */

        /* Outputs for Enabled SubSystem: '<S2721>/Reset_MM_Failing' */
        /* Constant: '<S2730>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_PIM_B_FD5_MM_Faild,
            rtb_VeSR1N_Cnt_PIM_B_FD5_MM_Cnt, KeSR1B_Cnt_PIM_B_FD5_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_ij);

        /* End of Outputs for SubSystem: '<S2721>/Reset_MM_Failing' */

        /* Gain: '<S2721>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_fr = true;
    }

    /* End of Constant: '<S2720>/Calib' */
    /* End of Outputs for SubSystem: '<S2716>/PIM_B_FD5_Processing' */

    /* Merge: '<S82>/SR1N_Cnt_PIM_B_FD5_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2716>/VeSR1N_Cnt_PIM_B_FD5_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_PIM_B_FD5_Received_VeSR1N_Cnt_PIM_B_FD5_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_ij.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S82>/SR1N_b_PIM_B_FD5_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2716>/VeSR1N_b_PIM_B_FD5_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_PIM_B_FD5_Received_VeSR1N_b_PIM_B_FD5_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_ij.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S82>/SR1N_b_PIM_B_FD5_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2716>/VeSR1N_b_PIM_B_FD5_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_PIM_B_FD5_Received_VeSR1N_b_PIM_B_FD5_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_fr);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_PIM_B_FD5_Pkt' */
}

/* Output function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_RFHUB_FD_1_FD3_Received(void)
{
    /* local block i/o variables */
    uint8 rtb_VeSR1N_Cnt_RFHUB_FD_1_FD3_M;
    boolean rtb_VeSR1N_b_RFHUB_FD_1_FD3_MM_;
    IDTRRFHUB_FD_1_FD3_Pkt tmpRead;
    sint32 tmp;
    uint8 rtb_TmpSignalConversionAtVeRxPD;
    uint8 tmpRead_0;

    /* RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_RFHUB_FD_1_FD3_Pkt' incorporates:
     *  SubSystem: '<S83>/RFHUB_FD_1_FD3_Received'
     */
    /* SignalConversion generated from: '<S2771>/VeSR1N_Cnt_MsgName_MM_Cntr_read' incorporates:
     *  Merge: '<S83>/SR1N_Cnt_RFHUB_FD_1_FD3_MM_Cntr_merge'
     */
    rtb_VeSR1N_Cnt_RFHUB_FD_1_FD3_M =
        Rte_IrvRead_SR1B_RFHUB_FD_1_FD3_Received_VeSR1N_Cnt_RFHUB_FD_1_FD3_MM_Cntr_write_IRV
        ();

    /* SignalConversion generated from: '<S2771>/VeSR1N_b_MsgName_MM_Faild_read' incorporates:
     *  Merge: '<S83>/SR1N_b_RFHUB_FD_1_FD3_MM_Faild_merge'
     */
    rtb_VeSR1N_b_RFHUB_FD_1_FD3_MM_ =
        Rte_IrvRead_SR1B_RFHUB_FD_1_FD3_Received_VeSR1N_b_RFHUB_FD_1_FD3_MM_Faild_write_IRV
        ();

    /* SignalConversion generated from: '<S2771>/VeRxPDU_MsgName_E2E_Sts_E2ECheckSts' incorporates:
     *  Inport: '<Root>/VeRxPDU_RFHUB_FD_1_FD3_E2E_Sts_E2ECheckSts'
     */
    (void)Rte_Read_VeRxPDU_RFHUB_FD_1_FD3_E2E_Sts_E2ECheckSts
        (&rtb_TmpSignalConversionAtVeRxPD);

VeRxPDU_RFHUB_FD_1_FD3_E2E_Sts_SR1B_BLUEN_ac_Test_1 = rtb_TmpSignalConversionAtVeRxPD;

    /* Outputs for Enabled SubSystem: '<S2771>/RFHUB_FD_1_FD3_Processing' incorporates:
     *  EnablePort: '<S2776>/Enable'
     */
    /* Constant: '<S2775>/Calib' */
    if (KeSR1B_b_RFHUB_FD_1_FD3_Enbl)
    {
        /* Switch: '<S2777>/Switch1' incorporates:
         *  SignalConversion generated from: '<S2771>/VeDEVR_b_DevlpmtToolEnbld_read'
         *  SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write'
         */
        if (Rte_IrvRead_SR1B_RFHUB_FD_1_FD3_Received_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
                ())
        {
            /* Switch: '<S2777>/Switch' incorporates:
             *  Constant: '<S2777>/Constant'
             */
            if (KeSR1B_b_RFHUB_FD_1_FD3_E2E_BypEnbl)
            {
                /* Switch: '<S2777>/Switch1' incorporates:
                 *  Constant: '<S2777>/Constant1'
                 */
                rtb_TmpSignalConversionAtVeRxPD =
                    KeSR1B_y_RFHUB_FD_1_FD3_E2E_Byp;
            }

            /* End of Switch: '<S2777>/Switch' */
        }

        /* End of Switch: '<S2777>/Switch1' */

        /* Inport: '<Root>/VeRxPDU_RFHUB_FD_1_FD3_E2E_Sts_OpRetVal' */
        (void)Rte_Read_VeRxPDU_RFHUB_FD_1_FD3_E2E_Sts_OpRetVal(&tmpRead_0);

        /* Chart: '<S2778>/E2E_Sts_Check' */
        SR1B_BLUEN_ac_E2E_Sts_Check(tmpRead_0, rtb_TmpSignalConversionAtVeRxPD,
            &SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_hf);

        /* Outputs for Atomic SubSystem: '<S2776>/EscData_CRC_Failing_Logic' */
        /* Switch: '<S2788>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2788>/passDBCparam1'
         *  MinMax: '<S2788>/FixPt MinMax'
         *  UnitDelay: '<S2788>/Prev_Cntr'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_hf.VeSR1N_b_XX_CRC_Failg)
        {
            /* Sum: '<S2788>/Inc Cntr' incorporates:
             *  Constant: '<S2781>/Calib'
             *  UnitDelay: '<S2788>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             VeSR1B_Cnt_RFHUB_FD_1_FD3_CRC_DebCntr) + ((uint32)
                             KeSR1B_Cnt_RFHUB_FD_1_FD3_CRC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2788>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2788>/Inc Cntr'
             */
            VeSR1B_Cnt_RFHUB_FD_1_FD3_CRC_DebCntr = (uint8)tmp;
        }
        else
        {
            if (((sint32)VeSR1B_Cnt_RFHUB_FD_1_FD3_CRC_DebCntr) > 1)
            {
                /* MinMax: '<S2788>/FixPt MinMax' incorporates:
                 *  UnitDelay: '<S2788>/Prev_Cntr'
                 */
                rtb_TmpSignalConversionAtVeRxPD =
                    VeSR1B_Cnt_RFHUB_FD_1_FD3_CRC_DebCntr;
            }
            else
            {
                /* MinMax: '<S2788>/FixPt MinMax' */
                rtb_TmpSignalConversionAtVeRxPD = 1U;
            }

            /* Switch: '<S2788>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2779>/Zero4'
             *  Sum: '<S2788>/Dec Cntr'
             */
            VeSR1B_Cnt_RFHUB_FD_1_FD3_CRC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRxPD) - 1));
        }

        /* End of Switch: '<S2788>/dec if Ok else inc2' */

        /* Logic: '<S2788>/Cntr fail' incorporates:
         *  Constant: '<S2782>/Calib'
         *  RelationalOperator: '<S2788>/Enough counts to Fail?2'
         *  UnitDelay: '<S2788>/Prev Fail Condition'
         */
        rtb_TmpSignalConversionAtVeRxPD = (uint8)
            (((VeSR1B_Cnt_RFHUB_FD_1_FD3_CRC_DebCntr >=
               KeSR1B_Cnt_RFHUB_FD_1_FD3_CRC_Lim) || (((sint32)
                SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_g) != 0)) ? 1 : 0);

        /* Update for UnitDelay: '<S2788>/Prev Fail Condition' incorporates:
         *  Logic: '<S2788>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE_g =
            rtb_TmpSignalConversionAtVeRxPD;

        /* DataTypeConversion: '<S2776>/Data Type Conversion201' incorporates:
         *  DataStoreWrite: '<S2776>/VeSR1N_b_RFHUB_FD_1_FD3_CRC_Faild'
         *  Logic: '<S2788>/Cntr fail'
         *  Logic: '<S2788>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_RFHUB_FD_1_FD3_CRC_F_h = (((sint32)
            rtb_TmpSignalConversionAtVeRxPD) != 0);

        /* End of Outputs for SubSystem: '<S2776>/EscData_CRC_Failing_Logic' */

        /* DataStoreWrite: '<S2776>/VeSR1N_b_RFHUB_FD_1_FD3_CRC_Failg' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_RFHUB_FD_1_FD3_CRC_Fai =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_hf.VeSR1N_b_XX_CRC_Failg;

        /* DataStoreWrite: '<S2776>/VeSR1N_b_RFHUB_FD_1_FD3_E2E_Faild' */
        SR1B_BLUEN_ac_DW.VeSR1N_b_RFHUB_FD_1_FD3_E2E_Fai =
            SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_hf.VeSR1N_b_XX_E2E_Faild;

        /* Outputs for Atomic SubSystem: '<S2776>/EscData_MC_Failing_Logic' */
        /* Switch: '<S2789>/dec if Ok else inc2' incorporates:
         *  Logic: '<S2789>/passDBCparam1'
         *  MinMax: '<S2789>/FixPt MinMax'
         *  UnitDelay: '<S2789>/Prev_Cntr'
         */
        if (SR1B_BLUEN_ac_B.sf_E2E_Sts_Check_hf.VeSR1N_b_XX_MC_Failg)
        {
            /* Sum: '<S2789>/Inc Cntr' incorporates:
             *  Constant: '<S2783>/Calib'
             *  UnitDelay: '<S2789>/Prev_Cntr'
             */
            tmp = (sint32)((uint32)(((uint32)
                             VeSR1B_Cnt_RFHUB_FD_1_FD3_MC_DebCntr) + ((uint32)
                             KeSR1B_Cnt_RFHUB_FD_1_FD3_MC_Inc)));
            if (((uint32)tmp) > 255U)
            {
                tmp = 255;
            }

            /* Switch: '<S2789>/dec if Ok else inc2' incorporates:
             *  Sum: '<S2789>/Inc Cntr'
             */
            VeSR1B_Cnt_RFHUB_FD_1_FD3_MC_DebCntr = (uint8)tmp;
        }
        else
        {
            if (((sint32)VeSR1B_Cnt_RFHUB_FD_1_FD3_MC_DebCntr) > 1)
            {
                /* MinMax: '<S2789>/FixPt MinMax' incorporates:
                 *  UnitDelay: '<S2789>/Prev_Cntr'
                 */
                rtb_TmpSignalConversionAtVeRxPD =
                    VeSR1B_Cnt_RFHUB_FD_1_FD3_MC_DebCntr;
            }
            else
            {
                /* MinMax: '<S2789>/FixPt MinMax' */
                rtb_TmpSignalConversionAtVeRxPD = 1U;
            }

            /* Switch: '<S2789>/dec if Ok else inc2' incorporates:
             *  Constant: '<S2780>/Zero4'
             *  Sum: '<S2789>/Dec Cntr'
             */
            VeSR1B_Cnt_RFHUB_FD_1_FD3_MC_DebCntr = (uint8)((sint32)(((sint32)
                rtb_TmpSignalConversionAtVeRxPD) - 1));
        }

        /* End of Switch: '<S2789>/dec if Ok else inc2' */
        /* End of Outputs for SubSystem: '<S2776>/EscData_MC_Failing_Logic' */

        /* Inport: '<Root>/VeSR1B_h_COMRX_RFHUB_FD_1_FD3_Pkt' */
        (void)
            Rte_Read_VeSR1B_h_COMRX_RFHUB_FD_1_FD3_Pkt_COMRX_RFHUB_FD_1_FD3_Pkt(
            &tmpRead);

        /* Outputs for Atomic SubSystem: '<S2776>/EscData_MC_Failing_Logic' */
        /* Logic: '<S2789>/Cntr fail' incorporates:
         *  Constant: '<S2784>/Calib'
         *  RelationalOperator: '<S2789>/Enough counts to Fail?2'
         */
        rtb_TmpSignalConversionAtVeRxPD = (uint8)
            ((VeSR1B_Cnt_RFHUB_FD_1_FD3_MC_DebCntr >=
              KeSR1B_Cnt_RFHUB_FD_1_FD3_MC_Lim) ? 1 : 0);

        /* Update for UnitDelay: '<S2789>/Prev Fail Condition' incorporates:
         *  Logic: '<S2789>/Cntr fail'
         */
        SR1B_BLUEN_ac_DW.PrevFailCondition_DSTATE =
            rtb_TmpSignalConversionAtVeRxPD;

        /* DataTypeConversion: '<S2776>/Data Type Conversion202' incorporates:
         *  DataStoreWrite: '<S2776>/VeSR1N_b_RFHUB_FD_1_FD3_MC_Faild'
         *  Logic: '<S2789>/Cntr fail'
         *  Logic: '<S2789>/passDBCparam2'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_RFHUB_FD_1_FD3_MC_Fail = (((sint32)
            rtb_TmpSignalConversionAtVeRxPD) != 0);

        /* End of Outputs for SubSystem: '<S2776>/EscData_MC_Failing_Logic' */

        /* DataTypeConversion: '<S2776>/Data Type Conversion1' incorporates:
         *  DataStoreWrite: '<S2776>/VeSR1N_b_DriverEngineOffRequest'
         */
        SR1B_BLUEN_ac_DW.VeSR1N_b_DriverEngineOffRequest =
            tmpRead.E_DriverEngineOffRequest ? ((uint8)1) : ((uint8)0);

        /* Outputs for Enabled SubSystem: '<S2776>/Reset_MM_Failing' */
        /* Constant: '<S2785>/Calib' */
        SR1B_BLUEN_ac_Reset_MM_Failing(rtb_VeSR1N_b_RFHUB_FD_1_FD3_MM_,
            rtb_VeSR1N_Cnt_RFHUB_FD_1_FD3_M, KeSR1B_Cnt_RFHUB_FD_1_FD3_MM_Lim,
            &SR1B_BLUEN_ac_B.Reset_MM_Failing_oe);

        /* End of Outputs for SubSystem: '<S2776>/Reset_MM_Failing' */

        /* Gain: '<S2776>/Gain2' */
        SR1B_BLUEN_ac_B.Gain2_gr = true;
    }

    /* End of Constant: '<S2775>/Calib' */
    /* End of Outputs for SubSystem: '<S2771>/RFHUB_FD_1_FD3_Processing' */

    /* Merge: '<S83>/SR1N_Cnt_RFHUB_FD_1_FD3_MM_Cntr_merge' incorporates:
     *  SignalConversion generated from: '<S2771>/VeSR1N_Cnt_RFHUB_FD_1_FD3_MM_Cntr_write'
     * */
    Rte_IrvWrite_SR1B_RFHUB_FD_1_FD3_Received_VeSR1N_Cnt_RFHUB_FD_1_FD3_MM_Cntr_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_oe.VeSR1N_Cnt_XX_MM_Cntr);

    /* Merge: '<S83>/SR1N_b_RFHUB_FD_1_FD3_MM_Faild_merge' incorporates:
     *  SignalConversion generated from: '<S2771>/VeSR1N_b_RFHUB_FD_1_FD3_MM_Faild_write'
     * */
    Rte_IrvWrite_SR1B_RFHUB_FD_1_FD3_Received_VeSR1N_b_RFHUB_FD_1_FD3_MM_Faild_write_IRV
        (SR1B_BLUEN_ac_B.Reset_MM_Failing_oe.VeSR1N_b_XX_MM_Faild);

    /* Merge: '<S83>/SR1N_b_RFHUB_FD_1_FD3_NewEvent_merge' incorporates:
     *  SignalConversion generated from: '<S2771>/VeSR1N_b_RFHUB_FD_1_FD3_NewEvent_write'
     * */
    Rte_IrvWrite_SR1B_RFHUB_FD_1_FD3_Received_VeSR1N_b_RFHUB_FD_1_FD3_NewEvent_write_IRV
        (SR1B_BLUEN_ac_B.Gain2_gr);

    /* End of Outputs for RootInportFunctionCallGenerator generated from: '<Root>/DRESR1B_RFHUB_FD_1_FD3_Pkt' */
}

/* Model initialize function */
FUNC(void, SR1B_BLUEN_CODE) SR1B_BLUEN_ac_Init(void)
{
    /* Start for DataStoreMemory: '<S8>/Data Store Memory' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_APM_Buck_Temp_FD11 = 400U;

    /* Start for DataStoreMemory: '<S8>/Data Store Memory28' */
    SR1B_BLUEN_ac_DW.VeSR1N_I_APM_IdcHvSetPFdbk_FD11 = 500U;

    /* Start for DataStoreMemory: '<S8>/Data Store Memory39' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_APM_PSFB_Temp1_FD11 = 400U;

    /* Start for DataStoreMemory: '<S8>/Data Store Memory41' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_APM_PSFB_Temp2_FD11 = 400U;

    /* Start for DataStoreMemory: '<S8>/Data Store Memory44' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_APM_TempColdPlate_FD11 = 40U;

    /* Start for DataStoreMemory: '<S8>/Data Store Memory48' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_APM_Water_Temp_FD11 = 40U;

    /* Start for DataStoreMemory: '<S9>/Data Store Memory' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_APM_Buck_Temp_FD5 = 400U;

    /* Start for DataStoreMemory: '<S9>/Data Store Memory28' */
    SR1B_BLUEN_ac_DW.VeSR1N_I_APM_IdcHvSetPFdbk_FD5 = 500U;

    /* Start for DataStoreMemory: '<S9>/Data Store Memory39' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_APM_PSFB_Temp1_FD5 = 400U;

    /* Start for DataStoreMemory: '<S9>/Data Store Memory41' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_APM_PSFB_Temp2_FD5 = 400U;

    /* Start for DataStoreMemory: '<S9>/Data Store Memory44' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_APM_TempColdPlate_FD5 = 40U;

    /* Start for DataStoreMemory: '<S9>/Data Store Memory48' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_APM_Water_Temp_FD5 = 40U;

    /* Start for DataStoreMemory: '<S10>/Data Store Memory' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_BMS_HV_HiTempThrs_FD11 = 400U;

    /* Start for DataStoreMemory: '<S10>/Data Store Memory6' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_BMS_HV_LoTempThrs_FD11 = 400U;

    /* Start for DataStoreMemory: '<S11>/Data Store Memory' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_BMS_HV_HiTempThrsh_FD5 = 400U;

    /* Start for DataStoreMemory: '<S11>/Data Store Memory6' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_BMS_HV_LoTempThrsh_FD5 = 400U;

    /* Start for DataStoreMemory: '<S16>/Data Store Memory18' */
    SR1B_BLUEN_ac_DW.VeSR1N_I_BPCM_HV_Current_FD11 = 32767U;

    /* Start for DataStoreMemory: '<S16>/Data Store Memory22' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HV_InletTemp_FD11 = 400U;

    /* Start for DataStoreMemory: '<S16>/Data Store Memory24' */
    SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_HV_IntVolt_FD11 = 0U;

    /* Start for DataStoreMemory: '<S16>/Data Store Memory26' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HVOutletTemp_FD11 = 400U;

    /* Start for DataStoreMemory: '<S16>/Data Store Memory34' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HV_Temp_Avg_FD11 = 400U;

    /* Start for DataStoreMemory: '<S16>/Data Store Memory36' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HV_Temp_Max_FD11 = 400U;

    /* Start for DataStoreMemory: '<S16>/Data Store Memory38' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HV_Temp_Min_FD11 = 400U;

    /* Start for DataStoreMemory: '<S16>/Data Store Memory60' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_HVBP_BDU_BsbrTemp_FD11 = 40U;

    /* Start for DataStoreMemory: '<S16>/Data Store Memory62' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_HVBP_Busbar_Temp_FD11 = 40U;

    /* Start for DataStoreMemory: '<S17>/Data Store Memory18' */
    SR1B_BLUEN_ac_DW.VeSR1N_I_BPCM_HV_Current_FD5 = 32767U;

    /* Start for DataStoreMemory: '<S17>/Data Store Memory22' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HV_Inlet_Temp_FD5 = 400U;

    /* Start for DataStoreMemory: '<S17>/Data Store Memory24' */
    SR1B_BLUEN_ac_DW.VeSR1N_U_BPCM_HV_IntVolt_FD5 = 0U;

    /* Start for DataStoreMemory: '<S17>/Data Store Memory26' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HV_OutletTemp_FD5 = 400U;

    /* Start for DataStoreMemory: '<S17>/Data Store Memory34' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HV_Temp_Avg_FD5 = 400U;

    /* Start for DataStoreMemory: '<S17>/Data Store Memory36' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HV_Temp_Max_FD5 = 400U;

    /* Start for DataStoreMemory: '<S17>/Data Store Memory38' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_BPCM_HV_Temp_Min_FD5 = 400U;

    /* Start for DataStoreMemory: '<S17>/Data Store Memory60' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_HVBP_BDUBusbarTemp_FD5 = 40U;

    /* Start for DataStoreMemory: '<S17>/Data Store Memory62' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_HVBP_Busbar_Temp_FD5 = 40U;

    /* Start for DataStoreMemory: '<S20>/Data Store Memory8' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_ExternalTempC_FD3 = 170U;

    /* Start for DataStoreMemory: '<S25>/Data Store Memory12' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_HtrCorTmp_InTgt = 40U;

    /* Start for DataStoreMemory: '<S25>/Data Store Memory20' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_VEH_INT_TEMP = 4000U;

    /* Start for DataStoreMemory: '<S25>/Data Store Memory9' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_EvapTempTar = 40U;

    /* Start for DataStoreMemory: '<S27>/Data Store Memory' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_EVAP_TEMP_P1C = 400U;

    /* Start for DataStoreMemory: '<S28>/Data Store Memory9' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_ExternalTemp_FD3 = 170U;

    /* Start for DataStoreMemory: '<S32>/Data Store Memory17' */
    SR1B_BLUEN_ac_DW.VeSR1N_a_LatAcceltn_BSM_FD3 = 2048U;

    /* Start for DataStoreMemory: '<S32>/Data Store Memory19' */
    SR1B_BLUEN_ac_DW.VeSR1N_a_LongAcceltn_BSM_FD3 = 2048U;

    /* Start for DataStoreMemory: '<S33>/Data Store Memory' */
    SR1B_BLUEN_ac_DW.VeSR1N_a_LatAcceltnOffset_BSM = 128U;

    /* Start for DataStoreMemory: '<S33>/Data Store Memory20' */
    SR1B_BLUEN_ac_DW.VeSR1N_a_LongAcceltnOffset_BSM = 128U;

    /* Start for DataStoreMemory: '<S33>/Data Store Memory36' */
    SR1B_BLUEN_ac_DW.VeSR1N_dphi_YawRateOffset_BSM = 128U;

    /* Start for DataStoreMemory: '<S37>/Data Store Memory14' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_FrontAxle_Rq_BSM_FD14 = 32767U;

    /* Start for DataStoreMemory: '<S37>/Data Store Memory18' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_RearAxle_Rq_BSM_FD14 = 32767U;

    /* Start for DataStoreMemory: '<S37>/Data Store Memory22' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_TotalAxle_Rq_BSM_FD14 = 32767U;

    /* Start for DataStoreMemory: '<S37>/Data Store Memory8' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_DrvrReqdAxlTrqBSM_FD14 = 32767U;

    /* Start for DataStoreMemory: '<S38>/Data Store Memory14' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_FrontAxle_Rq_BSM_FD3 = 32767U;

    /* Start for DataStoreMemory: '<S38>/Data Store Memory20' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_RearAxle_Rq_BSM_FD3 = 32767U;

    /* Start for DataStoreMemory: '<S38>/Data Store Memory26' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_TotalAxle_Rq_BSM_FD3 = 32767U;

    /* Start for DataStoreMemory: '<S38>/Data Store Memory8' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_DrvrReqdAxlTrq_BSM_FD3 = 32767U;

    /* Start for DataStoreMemory: '<S46>/Data Store Memory11' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_EngActStdyStTorq_FD11 = 938U;

    /* Start for DataStoreMemory: '<S46>/Data Store Memory15' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_EngAirFlwStdyStTorq = 938U;

    /* Start for DataStoreMemory: '<S46>/Data Store Memory22' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_EngMinSprkNomCAirTqCap = 500U;

    /* Start for DataStoreMemory: '<S46>/Data Store Memory35' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_MaxOffEngTorqCap = 938U;

    /* Start for DataStoreMemory: '<S46>/Data Store Memory37' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_MaxPrdtdEngTorqCap = 938U;

    /* Start for DataStoreMemory: '<S46>/Data Store Memory40' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_MinAirFlwMinSprkTrqCap = 938U;

    /* Start for DataStoreMemory: '<S46>/Data Store Memory43' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_MinEngTorqCap = 938U;

    /* Start for DataStoreMemory: '<S46>/Data Store Memory46' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_MinImmedEngTorqCap = 938U;

    /* Start for DataStoreMemory: '<S46>/Data Store Memory49' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_MinPrdtdEngRunTorqCap = 938U;

    /* Start for DataStoreMemory: '<S47>/Data Store Memory6' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_EngCltTmp_FD11 = 40U;

    /* Start for DataStoreMemory: '<S48>/Data Store Memory10' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_EngTrqCapbltyMaxOffTrq = 938U;

    /* Start for DataStoreMemory: '<S48>/Data Store Memory12' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_EngTorqCapbltyMaxTorq = 938U;

    /* Start for DataStoreMemory: '<S48>/Data Store Memory14' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_EngTrqCapbltyMinRunTrq = 938U;

    /* Start for DataStoreMemory: '<S48>/Data Store Memory16' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_EngTorqCapbltyMinTorq = 938U;

    /* Start for DataStoreMemory: '<S49>/Data Store Memory' */
    SR1B_BLUEN_ac_DW.VeSR1N_phi_LwsAngle_FD14 = 7200U;

    /* Start for DataStoreMemory: '<S49>/Data Store Memory6' */
    SR1B_BLUEN_ac_DW.VeSR1N_dphi_LwsSpeed_FD14 = 2000U;

    /* Start for DataStoreMemory: '<S52>/Data Store Memory10' */
    SR1B_BLUEN_ac_DW.VeSR1N_U_IBS3_SOF_VC = 0U;

    /* Start for DataStoreMemory: '<S52>/Data Store Memory12' */
    SR1B_BLUEN_ac_DW.VeSR1N_U_IBS3_Vbatt = 0U;

    /* Start for DataStoreMemory: '<S52>/Data Store Memory7' */
    SR1B_BLUEN_ac_DW.VeSR1N_I_IBS3_Ibatt = 50000U;

    /* Start for DataStoreMemory: '<S53>/Data Store Memory29' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_IBS3_T_BATT = 40U;

    /* Start for DataStoreMemory: '<S60>/Data Store Memory12' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_MCPA_Rotor_Temp_FD11 = 40U;

    /* Start for DataStoreMemory: '<S60>/Data Store Memory14' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_MCPA_Temp_FD11 = 40U;

    /* Start for DataStoreMemory: '<S60>/Data Store Memory8' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_MCPA_InverterTemp_FD11 = 40U;

    /* Start for DataStoreMemory: '<S61>/Data Store Memory12' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_MCPA_Rotor_Temp_FD5 = 40U;

    /* Start for DataStoreMemory: '<S61>/Data Store Memory14' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_MCPA_Temp_FD5 = 40U;

    /* Start for DataStoreMemory: '<S61>/Data Store Memory8' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_MCPA_Inverter_Temp_FD5 = 40U;

    /* Start for DataStoreMemory: '<S64>/Data Store Memory10' */
    SR1B_BLUEN_ac_DW.VeSR1N_y_MCPA_AccelRaw_P_FD16 = 32768U;

    /* Start for DataStoreMemory: '<S64>/Data Store Memory21' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_MCPA_MaxTorq_P_FD16 = 8184U;

    /* Start for DataStoreMemory: '<S64>/Data Store Memory23' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_MCPA_MinTorq_P_FD16 = 8184U;

    /* Start for DataStoreMemory: '<S64>/Data Store Memory27' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_MCPA_MtrMaxCpbltyTrq_P = 8184U;

    /* Start for DataStoreMemory: '<S64>/Data Store Memory29' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_MCPA_MtrMinCpbltyTrq_P = 8184U;

    /* Start for DataStoreMemory: '<S64>/Data Store Memory31' */
    SR1B_BLUEN_ac_DW.VeSR1N_n_MCPA_RPM_P_FD16 = 32768U;

    /* Start for DataStoreMemory: '<S64>/Data Store Memory34' */
    SR1B_BLUEN_ac_DW.VeSR1N_n_MCPA_Spd_Lim_P_FD16 = 32767U;

    /* Start for DataStoreMemory: '<S64>/Data Store Memory36' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_MCPA_Temp_P_FD16 = 40U;

    /* Start for DataStoreMemory: '<S64>/Data Store Memory38' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_MCPA_TorqAchved_AEMD_P = 8184U;

    /* Start for DataStoreMemory: '<S64>/Data Store Memory41' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_MCPA_Torque_Achieved_P = 8184U;

    /* Start for DataStoreMemory: '<S65>/Data Store Memory12' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_MCPB_Rotor_Temp_FD11 = 40U;

    /* Start for DataStoreMemory: '<S65>/Data Store Memory14' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_MCPB_Temp_FD11 = 40U;

    /* Start for DataStoreMemory: '<S65>/Data Store Memory8' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_MCPB_InverterTemp_FD11 = 40U;

    /* Start for DataStoreMemory: '<S66>/Data Store Memory12' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_MCPB_Rotor_Temp_FD5 = 40U;

    /* Start for DataStoreMemory: '<S66>/Data Store Memory14' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_MCPB_Temp_FD5 = 40U;

    /* Start for DataStoreMemory: '<S66>/Data Store Memory8' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_MCPB_Inverter_Temp_FD5 = 40U;

    /* Start for DataStoreMemory: '<S69>/Data Store Memory10' */
    SR1B_BLUEN_ac_DW.VeSR1N_y_MCPB_AccelRaw_P_FD16 = 32768U;

    /* Start for DataStoreMemory: '<S69>/Data Store Memory21' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_MCPB_MaxTorq_P_FD16 = 8184U;

    /* Start for DataStoreMemory: '<S69>/Data Store Memory23' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_MCPB_MinTorq_P_FD16 = 8184U;

    /* Start for DataStoreMemory: '<S69>/Data Store Memory27' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_MCPB_MtrMaxCpbltyTrq_P = 8184U;

    /* Start for DataStoreMemory: '<S69>/Data Store Memory29' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_MCPB_MtrMinCpbltyTrq_P = 8184U;

    /* Start for DataStoreMemory: '<S69>/Data Store Memory31' */
    SR1B_BLUEN_ac_DW.VeSR1N_n_MCPB_RPM_P_FD16 = 32768U;

    /* Start for DataStoreMemory: '<S69>/Data Store Memory34' */
    SR1B_BLUEN_ac_DW.VeSR1N_n_MCPB_Spd_Lim_P_FD16 = 32767U;

    /* Start for DataStoreMemory: '<S69>/Data Store Memory36' */
    SR1B_BLUEN_ac_DW.VeSR1N_y_MCPB_Temp_P_FD16 = 40U;

    /* Start for DataStoreMemory: '<S69>/Data Store Memory38' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_MCPB_TorqAchved_AEMD_P = 8184U;

    /* Start for DataStoreMemory: '<S69>/Data Store Memory41' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_MCPB_Torque_Achieved_P = 8184U;

    /* Start for DataStoreMemory: '<S70>/Data Store Memory9' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_OAT_PT_Est_FD11 = 64U;

    /* Start for DataStoreMemory: '<S71>/Data Store Memory12' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_OAT_PT_Est_FD3 = 64U;

    /* Start for DataStoreMemory: '<S71>/Data Store Memory7' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_EngIntAirTmp_FD3 = 40U;

    /* Start for DataStoreMemory: '<S73>/Data Store Memory' */
    SR1B_BLUEN_ac_DW.VeSR1N_a_LatAcceleration_FD14 = 2048U;

    /* Start for DataStoreMemory: '<S73>/Data Store Memory10' */
    SR1B_BLUEN_ac_DW.VeSR1N_dphi_YawRate_FD14 = 2048U;

    /* Start for DataStoreMemory: '<S73>/Data Store Memory7' */
    SR1B_BLUEN_ac_DW.VeSR1N_a_LongAcceleration_FD14 = 2048U;

    /* Start for DataStoreMemory: '<S77>/Data Store Memory' */
    SR1B_BLUEN_ac_DW.VeSR1N_y_BstConvLwrIGBT_TF_FD11 = 400U;

    /* Start for DataStoreMemory: '<S77>/Data Store Memory10' */
    SR1B_BLUEN_ac_DW.VeSR1N_I_BoostCnvrtr_Curr_FD11 = 16383U;

    /* Start for DataStoreMemory: '<S77>/Data Store Memory16' */
    SR1B_BLUEN_ac_DW.VeSR1N_b_DMPI_TransmissionTemp_ = 13U;

    /* Start for DataStoreMemory: '<S77>/Data Store Memory6' */
    SR1B_BLUEN_ac_DW.VeSR1N_y_BoostConvRctrTemp_FD11 = 400U;

    /* Start for DataStoreMemory: '<S77>/Data Store Memory8' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_BstConvUprIGBT_TF_FD11 = 400U;

    /* Start for DataStoreMemory: '<S78>/Data Store Memory' */
    SR1B_BLUEN_ac_DW.VeSR1N_y_BstConvLorIGBT_TF_FD5 = 400U;

    /* Start for DataStoreMemory: '<S78>/Data Store Memory10' */
    SR1B_BLUEN_ac_DW.VeSR1N_I_BoostConverterCurr_FD5 = 16383U;

    /* Start for DataStoreMemory: '<S78>/Data Store Memory16' */
    SR1B_BLUEN_ac_DW.VeSR1N_b_DMPI_TransmissionTe_ez = 13U;

    /* Start for DataStoreMemory: '<S78>/Data Store Memory6' */
    SR1B_BLUEN_ac_DW.VeSR1N_y_BoostConvReactrTempFD5 = 400U;

    /* Start for DataStoreMemory: '<S78>/Data Store Memory8' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_BstConvUprIGBT_TF_FD5 = 400U;

    /* Start for DataStoreMemory: '<S79>/Data Store Memory10' */
    SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_AccelRaw_FD11 = 32768U;

    /* Start for DataStoreMemory: '<S79>/Data Store Memory13' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_PIM_A_CoolantTemp_FD11 = 400U;

    /* Start for DataStoreMemory: '<S79>/Data Store Memory17' */
    SR1B_BLUEN_ac_DW.VeSR1N_I_PIM_A_DC_Current_FD11 = 16384U;

    /* Start for DataStoreMemory: '<S79>/Data Store Memory29' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_A_MaxTorq_FD11 = 4096U;

    /* Start for DataStoreMemory: '<S79>/Data Store Memory31' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_A_MinTorq_FD11 = 4096U;

    /* Start for DataStoreMemory: '<S79>/Data Store Memory35' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_PIMA_MtrMaxCptyTrqFD11 = 4096U;

    /* Start for DataStoreMemory: '<S79>/Data Store Memory37' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_PIMA_MtrMinCptyTrqFD11 = 4096U;

    /* Start for DataStoreMemory: '<S79>/Data Store Memory39' */
    SR1B_BLUEN_ac_DW.VeSR1N_n_PIM_A_RPM_FD11 = 32768U;

    /* Start for DataStoreMemory: '<S79>/Data Store Memory41' */
    SR1B_BLUEN_ac_DW.VeSR1N_n_PIM_A_Spd_Lim_FD11 = 32767U;

    /* Start for DataStoreMemory: '<S79>/Data Store Memory43' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_PIMA_TrqAchvdAEMD_FD11 = 4096U;

    /* Start for DataStoreMemory: '<S79>/Data Store Memory45' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_A_Trq_Achvd_FD11 = 4096U;

    /* Start for DataStoreMemory: '<S80>/Data Store Memory10' */
    SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_A_AccelRaw_FD5 = 32768U;

    /* Start for DataStoreMemory: '<S80>/Data Store Memory13' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_PIM_A_CoolantTemp_FD5 = 400U;

    /* Start for DataStoreMemory: '<S80>/Data Store Memory17' */
    SR1B_BLUEN_ac_DW.VeSR1N_I_PIM_A_DC_Current_FD5 = 16384U;

    /* Start for DataStoreMemory: '<S80>/Data Store Memory29' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_A_MaxTorq_FD5 = 4096U;

    /* Start for DataStoreMemory: '<S80>/Data Store Memory31' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_A_MinTorq_FD5 = 4096U;

    /* Start for DataStoreMemory: '<S80>/Data Store Memory35' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_PIMA_MtrMaxCpbtyTrqFD5 = 4096U;

    /* Start for DataStoreMemory: '<S80>/Data Store Memory37' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_PIMA_MtrMinCpbtyTrqFD5 = 4096U;

    /* Start for DataStoreMemory: '<S80>/Data Store Memory39' */
    SR1B_BLUEN_ac_DW.VeSR1N_n_PIM_A_RPM_FD5 = 32768U;

    /* Start for DataStoreMemory: '<S80>/Data Store Memory41' */
    SR1B_BLUEN_ac_DW.VeSR1N_n_PIM_A_Spd_Lim_FD5 = 32767U;

    /* Start for DataStoreMemory: '<S80>/Data Store Memory43' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_PIMA_TorqAchvdAEMD_FD5 = 4096U;

    /* Start for DataStoreMemory: '<S80>/Data Store Memory45' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_A_Torque_Achvd_FD5 = 4096U;

    /* Start for DataStoreMemory: '<S81>/Data Store Memory11' */
    SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_AccelRaw_FD11 = 32768U;

    /* Start for DataStoreMemory: '<S81>/Data Store Memory14' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_PIM_B_CoolantTemp_FD11 = 400U;

    /* Start for DataStoreMemory: '<S81>/Data Store Memory18' */
    SR1B_BLUEN_ac_DW.VeSR1N_I_PIM_B_DC_Current_FD11 = 16384U;

    /* Start for DataStoreMemory: '<S81>/Data Store Memory30' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_B_MaxTorq_FD11 = 4096U;

    /* Start for DataStoreMemory: '<S81>/Data Store Memory32' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_B_MinTorq_FD11 = 4096U;

    /* Start for DataStoreMemory: '<S81>/Data Store Memory36' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_PIMB_MtrMaxCptyTrqFD11 = 4096U;

    /* Start for DataStoreMemory: '<S81>/Data Store Memory38' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_PIMB_MtrMinCptyTrqFD11 = 4096U;

    /* Start for DataStoreMemory: '<S81>/Data Store Memory40' */
    SR1B_BLUEN_ac_DW.VeSR1N_n_PIM_B_RPM_FD11 = 32768U;

    /* Start for DataStoreMemory: '<S81>/Data Store Memory42' */
    SR1B_BLUEN_ac_DW.VeSR1N_n_PIM_B_Spd_Lim_FD11 = 32767U;

    /* Start for DataStoreMemory: '<S81>/Data Store Memory44' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_PIMB_TrqAchvdAEMD_FD11 = 4096U;

    /* Start for DataStoreMemory: '<S81>/Data Store Memory46' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_B_Trq_Achvd_FD11 = 4096U;

    /* Start for DataStoreMemory: '<S82>/Data Store Memory11' */
    SR1B_BLUEN_ac_DW.VeSR1N_y_PIM_B_AccelRaw_FD5 = 32768U;

    /* Start for DataStoreMemory: '<S82>/Data Store Memory14' */
    SR1B_BLUEN_ac_DW.VeSR1N_T_PIM_B_CoolantTemp_FD5 = 400U;

    /* Start for DataStoreMemory: '<S82>/Data Store Memory18' */
    SR1B_BLUEN_ac_DW.VeSR1N_I_PIM_B_DC_Current_FD5 = 16384U;

    /* Start for DataStoreMemory: '<S82>/Data Store Memory30' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_B_MaxTorq_FD5 = 4096U;

    /* Start for DataStoreMemory: '<S82>/Data Store Memory32' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_B_MinTorq_FD5 = 4096U;

    /* Start for DataStoreMemory: '<S82>/Data Store Memory36' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_PIMB_MtrMaxCpbtyTrqFD5 = 4096U;

    /* Start for DataStoreMemory: '<S82>/Data Store Memory38' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_PIMB_MtrMinCpbtyTrqFD5 = 4096U;

    /* Start for DataStoreMemory: '<S82>/Data Store Memory40' */
    SR1B_BLUEN_ac_DW.VeSR1N_n_PIM_B_RPM_FD5 = 32768U;

    /* Start for DataStoreMemory: '<S82>/Data Store Memory42' */
    SR1B_BLUEN_ac_DW.VeSR1N_n_PIM_B_Spd_Lim_FD5 = 32767U;

    /* Start for DataStoreMemory: '<S82>/Data Store Memory44' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_PIMB_TorqAchvdAEMD_FD5 = 4096U;

    /* Start for DataStoreMemory: '<S82>/Data Store Memory46' */
    SR1B_BLUEN_ac_DW.VeSR1N_M_PIM_B_Torque_Achvd_FD5 = 4096U;

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_APM_VDCM_FD11_Pkt' incorporates:
     *  SubSystem: '<S8>/APM_VDCM_FD11_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S263>/APM_VDCM_FD11_Time' */
    /* InitializeConditions for UnitDelay: '<S297>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_my = 400U;

    /* InitializeConditions for UnitDelay: '<S286>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ma = 500U;

    /* InitializeConditions for UnitDelay: '<S291>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ps = 400U;

    /* InitializeConditions for UnitDelay: '<S292>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jn = 400U;

    /* InitializeConditions for UnitDelay: '<S293>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_khd = 40U;

    /* InitializeConditions for UnitDelay: '<S295>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mgk = 40U;

    /* End of SystemInitialize for SubSystem: '<S263>/APM_VDCM_FD11_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_APM_VDCM_FD11_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_APM_VDCM_FD5_Pkt' incorporates:
     *  SubSystem: '<S9>/APM_VDCM_FD5_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S311>/APM_VDCM_FD5_Time' */
    /* InitializeConditions for UnitDelay: '<S345>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_n4 = 400U;

    /* InitializeConditions for UnitDelay: '<S334>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dc = 500U;

    /* InitializeConditions for UnitDelay: '<S339>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dh = 400U;

    /* InitializeConditions for UnitDelay: '<S340>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_k = 400U;

    /* InitializeConditions for UnitDelay: '<S341>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_p0o = 40U;

    /* InitializeConditions for UnitDelay: '<S343>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_m4o = 40U;

    /* End of SystemInitialize for SubSystem: '<S311>/APM_VDCM_FD5_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_APM_VDCM_FD5_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BATTERY_HV2_FD11_Pkt' incorporates:
     *  SubSystem: '<S10>/BATTERY_HV2_FD11_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S359>/BATTERY_HV2_FD11_Time' */
    /* InitializeConditions for UnitDelay: '<S382>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oy = 400U;

    /* InitializeConditions for UnitDelay: '<S381>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_o5 = 400U;

    /* End of SystemInitialize for SubSystem: '<S359>/BATTERY_HV2_FD11_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BATTERY_HV2_FD11_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BATTERY_HV2_FD5_Pkt' incorporates:
     *  SubSystem: '<S11>/BATTERY_HV2_FD5_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S391>/BATTERY_HV2_FD5_Time' */
    /* InitializeConditions for UnitDelay: '<S414>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mg = 400U;

    /* InitializeConditions for UnitDelay: '<S413>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ao = 400U;

    /* End of SystemInitialize for SubSystem: '<S391>/BATTERY_HV2_FD5_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BATTERY_HV2_FD5_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BATTERY_HV_STATUS1_FD11_Pkt' incorporates:
     *  SubSystem: '<S16>/BATTERY_HV_STATUS1_FD11_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S553>/BATTERY_HV_STATUS1_FD11_Time' */
    /* InitializeConditions for UnitDelay: '<S592>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_i2 = 400U;

    /* InitializeConditions for UnitDelay: '<S593>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f1 = 0U;

    /* InitializeConditions for UnitDelay: '<S594>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ha = 400U;

    /* InitializeConditions for UnitDelay: '<S578>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f5x = 400U;

    /* InitializeConditions for UnitDelay: '<S579>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gp = 400U;

    /* InitializeConditions for UnitDelay: '<S580>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f0 = 400U;

    /* InitializeConditions for UnitDelay: '<S587>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mch = 40U;

    /* InitializeConditions for UnitDelay: '<S588>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fwc = 40U;

    /* InitializeConditions for UnitDelay: '<S590>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_n4k = 32767U;

    /* End of SystemInitialize for SubSystem: '<S553>/BATTERY_HV_STATUS1_FD11_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BATTERY_HV_STATUS1_FD11_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BATTERY_HV_STATUS1_FD5_Pkt' incorporates:
     *  SubSystem: '<S17>/BATTERY_HV_STATUS1_FD5_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S613>/BATTERY_HV_STATUS1_FD5_Time' */
    /* InitializeConditions for UnitDelay: '<S652>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f5 = 400U;

    /* InitializeConditions for UnitDelay: '<S653>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_aw = 0U;

    /* InitializeConditions for UnitDelay: '<S654>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jo = 400U;

    /* InitializeConditions for UnitDelay: '<S638>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ph = 400U;

    /* InitializeConditions for UnitDelay: '<S639>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cq = 400U;

    /* InitializeConditions for UnitDelay: '<S640>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_e3 = 400U;

    /* InitializeConditions for UnitDelay: '<S647>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_m4n = 40U;

    /* InitializeConditions for UnitDelay: '<S648>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bta = 40U;

    /* InitializeConditions for UnitDelay: '<S650>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ft = 32767U;

    /* End of SystemInitialize for SubSystem: '<S613>/BATTERY_HV_STATUS1_FD5_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BATTERY_HV_STATUS1_FD5_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BCM_FD_10_FD3_Pkt' incorporates:
     *  SubSystem: '<S20>/BCM_FD_10_FD3_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S749>/BCM_FD_10_FD3_Time' */
    /* InitializeConditions for UnitDelay: '<S770>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cz = 170U;

    /* End of SystemInitialize for SubSystem: '<S749>/BCM_FD_10_FD3_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BCM_FD_10_FD3_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BCM_FD_26_FD3_Pkt' incorporates:
     *  SubSystem: '<S25>/BCM_FD_26_FD3_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S883>/BCM_FD_26_FD3_Time' */
    /* InitializeConditions for UnitDelay: '<S905>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mxm = 40U;

    /* InitializeConditions for UnitDelay: '<S906>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fod = 40U;

    /* InitializeConditions for UnitDelay: '<S910>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ls = 4000U;

    /* End of SystemInitialize for SubSystem: '<S883>/BCM_FD_26_FD3_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BCM_FD_26_FD3_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BCM_FD_4_FD3_Pkt' incorporates:
     *  SubSystem: '<S27>/BCM_FD_4_FD3_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S944>/BCM_FD_4_FD3_Time' */
    /* InitializeConditions for UnitDelay: '<S965>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_js = 400U;

    /* End of SystemInitialize for SubSystem: '<S944>/BCM_FD_4_FD3_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BCM_FD_4_FD3_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BCM_FD_9_FD3_Pkt' incorporates:
     *  SubSystem: '<S28>/BCM_FD_9_FD3_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S982>/BCM_FD_9_FD3_Time' */
    /* InitializeConditions for UnitDelay: '<S1004>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ej = 170U;

    /* End of SystemInitialize for SubSystem: '<S982>/BCM_FD_9_FD3_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BCM_FD_9_FD3_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BRAKE_FD_2_FD3_Pkt' incorporates:
     *  SubSystem: '<S32>/BRAKE_FD_2_FD3_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S1102>/BRAKE_FD_2_FD3_Time' */
    /* InitializeConditions for UnitDelay: '<S1127>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l2z = 2048U;

    /* InitializeConditions for UnitDelay: '<S1128>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jw = 2048U;

    /* End of SystemInitialize for SubSystem: '<S1102>/BRAKE_FD_2_FD3_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BRAKE_FD_2_FD3_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BRAKE_FD_3_FD14_Pkt' incorporates:
     *  SubSystem: '<S33>/BRAKE_FD_3_FD14_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S1138>/BRAKE_FD_3_FD14_Time' */
    /* InitializeConditions for UnitDelay: '<S1165>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_d2b = 128U;

    /* InitializeConditions for UnitDelay: '<S1164>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nc2 = 128U;

    /* InitializeConditions for UnitDelay: '<S1170>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cje = 128U;

    /* End of SystemInitialize for SubSystem: '<S1138>/BRAKE_FD_3_FD14_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BRAKE_FD_3_FD14_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BRAKE_FD_6_FD14_Pkt' incorporates:
     *  SubSystem: '<S37>/BRAKE_FD_6_FD14_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S1273>/BRAKE_FD_6_FD14_Time' */
    /* InitializeConditions for UnitDelay: '<S1299>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hty = 32767U;

    /* InitializeConditions for UnitDelay: '<S1295>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fw = 32767U;

    /* InitializeConditions for UnitDelay: '<S1297>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dj = 32767U;

    /* InitializeConditions for UnitDelay: '<S1298>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ep = 32767U;

    /* End of SystemInitialize for SubSystem: '<S1273>/BRAKE_FD_6_FD14_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BRAKE_FD_6_FD14_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BRAKE_FD_6_FD3_Pkt' incorporates:
     *  SubSystem: '<S38>/BRAKE_FD_6_FD3_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S1309>/BRAKE_FD_6_FD3_Time' */
    /* InitializeConditions for UnitDelay: '<S1335>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bx = 32767U;

    /* InitializeConditions for UnitDelay: '<S1337>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_i3 = 32767U;

    /* InitializeConditions for UnitDelay: '<S1331>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jbj = 32767U;

    /* InitializeConditions for UnitDelay: '<S1333>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ji = 32767U;

    /* End of SystemInitialize for SubSystem: '<S1309>/BRAKE_FD_6_FD3_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_BRAKE_FD_6_FD3_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_ENGINE_HYBD_FD_1_FD11_Pkt' incorporates:
     *  SubSystem: '<S46>/ENGINE_HYBD_FD_1_FD11_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S1560>/ENGINE_HYBD_FD_1_FD11_Time' */
    /* InitializeConditions for UnitDelay: '<S1590>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_h3 = 500U;

    /* InitializeConditions for UnitDelay: '<S1594>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ef = 938U;

    /* InitializeConditions for UnitDelay: '<S1595>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hzu = 938U;

    /* InitializeConditions for UnitDelay: '<S1596>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_eb = 938U;

    /* InitializeConditions for UnitDelay: '<S1583>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f0m = 938U;

    /* InitializeConditions for UnitDelay: '<S1584>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mzx = 938U;

    /* InitializeConditions for UnitDelay: '<S1585>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gh = 938U;

    /* InitializeConditions for UnitDelay: '<S1582>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fl = 938U;

    /* InitializeConditions for UnitDelay: '<S1589>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bz = 938U;

    /* End of SystemInitialize for SubSystem: '<S1560>/ENGINE_HYBD_FD_1_FD11_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_ENGINE_HYBD_FD_1_FD11_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_ENGINE_HYBD_FD_3_FD11_Pkt' incorporates:
     *  SubSystem: '<S47>/ENGINE_HYBD_FD_3_FD11_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S1625>/ENGINE_HYBD_FD_3_FD11_Time' */
    /* InitializeConditions for UnitDelay: '<S1646>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_b4r = 40U;

    /* End of SystemInitialize for SubSystem: '<S1625>/ENGINE_HYBD_FD_3_FD11_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_ENGINE_HYBD_FD_3_FD11_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_ENGINE_HYBD_FD_4_FD11_Pkt' incorporates:
     *  SubSystem: '<S48>/ENGINE_HYBD_FD_4_FD11_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S1658>/ENGINE_HYBD_FD_4_FD11_Time' */
    /* InitializeConditions for UnitDelay: '<S1680>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_od = 938U;

    /* InitializeConditions for UnitDelay: '<S1681>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fcx = 938U;

    /* InitializeConditions for UnitDelay: '<S1682>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jdy = 938U;

    /* InitializeConditions for UnitDelay: '<S1683>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bn = 938U;

    /* End of SystemInitialize for SubSystem: '<S1658>/ENGINE_HYBD_FD_4_FD11_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_ENGINE_HYBD_FD_4_FD11_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_EPS_FD_1_FD14_Pkt' incorporates:
     *  SubSystem: '<S49>/EPS_FD_1_FD14_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S1690>/EPS_FD_1_FD14_Time' */
    /* InitializeConditions for UnitDelay: '<S1711>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jul = 2000U;

    /* InitializeConditions for UnitDelay: '<S1712>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gw = 7200U;

    /* End of SystemInitialize for SubSystem: '<S1690>/EPS_FD_1_FD14_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_EPS_FD_1_FD14_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_IBS3_DATA_1_FD3_Pkt' incorporates:
     *  SubSystem: '<S52>/IBS3_DATA_1_FD3_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S1742>/IBS3_DATA_1_FD3_Time' */
    /* InitializeConditions for UnitDelay: '<S1763>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mc = 50000U;

    /* InitializeConditions for UnitDelay: '<S1764>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mjn = 0U;

    /* InitializeConditions for UnitDelay: '<S1765>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pq = 0U;

    /* End of SystemInitialize for SubSystem: '<S1742>/IBS3_DATA_1_FD3_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_IBS3_DATA_1_FD3_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_IBS3_DATA_2_FD3_Pkt' incorporates:
     *  SubSystem: '<S53>/IBS3_DATA_2_FD3_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S1773>/IBS3_DATA_2_FD3_Time' */
    /* InitializeConditions for UnitDelay: '<S1805>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ju0 = 40U;

    /* End of SystemInitialize for SubSystem: '<S1773>/IBS3_DATA_2_FD3_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_IBS3_DATA_2_FD3_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_MCPA_DATA2_FD11_Pkt' incorporates:
     *  SubSystem: '<S60>/MCPA_DATA2_FD11_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S1949>/MCPA_DATA2_FD11_Time' */
    /* InitializeConditions for UnitDelay: '<S1970>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_anq = 40U;

    /* InitializeConditions for UnitDelay: '<S1971>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lu5 = 40U;

    /* InitializeConditions for UnitDelay: '<S1972>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pyk = 40U;

    /* End of SystemInitialize for SubSystem: '<S1949>/MCPA_DATA2_FD11_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_MCPA_DATA2_FD11_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_MCPA_DATA2_FD5_Pkt' incorporates:
     *  SubSystem: '<S61>/MCPA_DATA2_FD5_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S1980>/MCPA_DATA2_FD5_Time' */
    /* InitializeConditions for UnitDelay: '<S2001>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_odl = 40U;

    /* InitializeConditions for UnitDelay: '<S2002>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_adg = 40U;

    /* InitializeConditions for UnitDelay: '<S2003>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ll = 40U;

    /* End of SystemInitialize for SubSystem: '<S1980>/MCPA_DATA2_FD5_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_MCPA_DATA2_FD5_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_MCPA_PROPULSION_FD16_Pkt' incorporates:
     *  SubSystem: '<S64>/MCPA_PROPULSION_FD16_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S2061>/MCPA_PROPULSION_FD16_Time' */
    /* InitializeConditions for UnitDelay: '<S2089>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_juj = 8184U;

    /* InitializeConditions for UnitDelay: '<S2090>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ic = 8184U;

    /* InitializeConditions for UnitDelay: '<S2092>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ln = 8184U;

    /* InitializeConditions for UnitDelay: '<S2093>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ek = 8184U;

    /* InitializeConditions for UnitDelay: '<S2094>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cs = 32768U;

    /* InitializeConditions for UnitDelay: '<S2107>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lf = 32767U;

    /* InitializeConditions for UnitDelay: '<S2084>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dq = 40U;

    /* InitializeConditions for UnitDelay: '<S2085>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_afb = 8184U;

    /* InitializeConditions for UnitDelay: '<S2086>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_n3 = 8184U;

    /* InitializeConditions for UnitDelay: '<S2083>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cx = 32768U;

    /* End of SystemInitialize for SubSystem: '<S2061>/MCPA_PROPULSION_FD16_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_MCPA_PROPULSION_FD16_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_MCPB_DATA2_FD11_Pkt' incorporates:
     *  SubSystem: '<S65>/MCPB_DATA2_FD11_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S2110>/MCPB_DATA2_FD11_Time' */
    /* InitializeConditions for UnitDelay: '<S2131>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ffa = 40U;

    /* InitializeConditions for UnitDelay: '<S2132>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dlj = 40U;

    /* InitializeConditions for UnitDelay: '<S2133>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pot = 40U;

    /* End of SystemInitialize for SubSystem: '<S2110>/MCPB_DATA2_FD11_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_MCPB_DATA2_FD11_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_MCPB_DATA2_FD5_Pkt' incorporates:
     *  SubSystem: '<S66>/MCPB_DATA2_FD5_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S2141>/MCPB_DATA2_FD5_Time' */
    /* InitializeConditions for UnitDelay: '<S2162>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ip2 = 40U;

    /* InitializeConditions for UnitDelay: '<S2163>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jru = 40U;

    /* InitializeConditions for UnitDelay: '<S2164>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bm2 = 40U;

    /* End of SystemInitialize for SubSystem: '<S2141>/MCPB_DATA2_FD5_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_MCPB_DATA2_FD5_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_MCPB_PROPULSION_FD16_Pkt' incorporates:
     *  SubSystem: '<S69>/MCPB_PROPULSION_FD16_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S2222>/MCPB_PROPULSION_FD16_Time' */
    /* InitializeConditions for UnitDelay: '<S2255>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_or = 8184U;

    /* InitializeConditions for UnitDelay: '<S2256>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_dl = 8184U;

    /* InitializeConditions for UnitDelay: '<S2258>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cw = 8184U;

    /* InitializeConditions for UnitDelay: '<S2259>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jnd = 8184U;

    /* InitializeConditions for UnitDelay: '<S2260>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lse = 32768U;

    /* InitializeConditions for UnitDelay: '<S2273>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_by = 32767U;

    /* InitializeConditions for UnitDelay: '<S2245>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_cdw = 40U;

    /* InitializeConditions for UnitDelay: '<S2246>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fs = 8184U;

    /* InitializeConditions for UnitDelay: '<S2247>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_en = 8184U;

    /* InitializeConditions for UnitDelay: '<S2244>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_o3 = 32768U;

    /* End of SystemInitialize for SubSystem: '<S2222>/MCPB_PROPULSION_FD16_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_MCPB_PROPULSION_FD16_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_OBD_CONTENT_FRAME_FD11_Pkt' incorporates:
     *  SubSystem: '<S70>/OBD_CONTENT_FRAME_FD11_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S2276>/OBD_CONTENT_FRAME_FD11_Time' */
    /* InitializeConditions for UnitDelay: '<S2300>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_exc = 64U;

    /* End of SystemInitialize for SubSystem: '<S2276>/OBD_CONTENT_FRAME_FD11_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_OBD_CONTENT_FRAME_FD11_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_OBD_CONTENT_FRAME_FD3_Pkt' incorporates:
     *  SubSystem: '<S71>/OBD_CONTENT_FRAME_FD3_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S2304>/OBD_CONTENT_FRAME_FD3_Time' */
    /* InitializeConditions for UnitDelay: '<S2325>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_djz = 40U;

    /* InitializeConditions for UnitDelay: '<S2330>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_avg = 64U;

    /* End of SystemInitialize for SubSystem: '<S2304>/OBD_CONTENT_FRAME_FD3_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_OBD_CONTENT_FRAME_FD3_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_ORC_FD_3_FD14_Pkt' incorporates:
     *  SubSystem: '<S73>/ORC_FD_3_FD14_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S2359>/ORC_FD_3_FD14_Time' */
    /* InitializeConditions for UnitDelay: '<S2382>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_nn = 2048U;

    /* InitializeConditions for UnitDelay: '<S2380>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fa = 2048U;

    /* InitializeConditions for UnitDelay: '<S2381>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_g0n = 2048U;

    /* End of SystemInitialize for SubSystem: '<S2359>/ORC_FD_3_FD14_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_ORC_FD_3_FD14_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_PCU_FD_1_FD11_Pkt' incorporates:
     *  SubSystem: '<S77>/PCU_FD_1_FD11_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S2466>/PCU_FD_1_FD11_Time' */
    /* InitializeConditions for UnitDelay: '<S2487>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_av = 400U;

    /* InitializeConditions for UnitDelay: '<S2489>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_p22 = 400U;

    /* InitializeConditions for UnitDelay: '<S2488>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_hzh = 400U;

    /* InitializeConditions for UnitDelay: '<S2490>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_oi = 16383U;

    /* InitializeConditions for UnitDelay: '<S2491>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_avm = 13U;

    /* End of SystemInitialize for SubSystem: '<S2466>/PCU_FD_1_FD11_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_PCU_FD_1_FD11_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_PCU_FD_1_FD5_Pkt' incorporates:
     *  SubSystem: '<S78>/PCU_FD_1_FD5_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S2509>/PCU_FD_1_FD5_Time' */
    /* InitializeConditions for UnitDelay: '<S2530>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_me = 400U;

    /* InitializeConditions for UnitDelay: '<S2532>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jq = 400U;

    /* InitializeConditions for UnitDelay: '<S2531>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pj = 400U;

    /* InitializeConditions for UnitDelay: '<S2533>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bt = 16383U;

    /* InitializeConditions for UnitDelay: '<S2534>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_goi = 13U;

    /* End of SystemInitialize for SubSystem: '<S2509>/PCU_FD_1_FD5_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_PCU_FD_1_FD5_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_PIM_A_FD11_Pkt' incorporates:
     *  SubSystem: '<S79>/PIM_A_FD11_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S2552>/PIM_A_FD11_Time' */
    /* InitializeConditions for UnitDelay: '<S2578>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_j3 = 4096U;

    /* InitializeConditions for UnitDelay: '<S2579>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_btt = 4096U;

    /* InitializeConditions for UnitDelay: '<S2581>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gq = 4096U;

    /* InitializeConditions for UnitDelay: '<S2582>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jiw = 4096U;

    /* InitializeConditions for UnitDelay: '<S2589>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ep5 = 32768U;

    /* InitializeConditions for UnitDelay: '<S2591>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_o2 = 32767U;

    /* InitializeConditions for UnitDelay: '<S2593>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ok = 4096U;

    /* InitializeConditions for UnitDelay: '<S2596>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lb = 4096U;

    /* InitializeConditions for UnitDelay: '<S2573>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_o4 = 32768U;

    /* InitializeConditions for UnitDelay: '<S2574>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_bu = 400U;

    /* InitializeConditions for UnitDelay: '<S2601>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_il = 16384U;

    /* End of SystemInitialize for SubSystem: '<S2552>/PIM_A_FD11_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_PIM_A_FD11_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_PIM_A_FD5_Pkt' incorporates:
     *  SubSystem: '<S80>/PIM_A_FD5_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S2607>/PIM_A_FD5_Time' */
    /* InitializeConditions for UnitDelay: '<S2633>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fsn = 4096U;

    /* InitializeConditions for UnitDelay: '<S2634>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lgh = 4096U;

    /* InitializeConditions for UnitDelay: '<S2636>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pe = 4096U;

    /* InitializeConditions for UnitDelay: '<S2637>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l2e = 4096U;

    /* InitializeConditions for UnitDelay: '<S2644>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pw = 32768U;

    /* InitializeConditions for UnitDelay: '<S2646>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_jr = 32767U;

    /* InitializeConditions for UnitDelay: '<S2648>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l1c = 4096U;

    /* InitializeConditions for UnitDelay: '<S2651>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f5x4 = 4096U;

    /* InitializeConditions for UnitDelay: '<S2628>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_c2 = 32768U;

    /* InitializeConditions for UnitDelay: '<S2629>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ix = 400U;

    /* InitializeConditions for UnitDelay: '<S2656>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gi = 16384U;

    /* End of SystemInitialize for SubSystem: '<S2607>/PIM_A_FD5_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_PIM_A_FD5_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_PIM_B_FD11_Pkt' incorporates:
     *  SubSystem: '<S81>/PIM_B_FD11_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S2662>/PIM_B_FD11_Time' */
    /* InitializeConditions for UnitDelay: '<S2690>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kob = 4096U;

    /* InitializeConditions for UnitDelay: '<S2691>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_fln = 4096U;

    /* InitializeConditions for UnitDelay: '<S2693>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_pp = 4096U;

    /* InitializeConditions for UnitDelay: '<S2685>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_htl = 4096U;

    /* InitializeConditions for UnitDelay: '<S2699>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_g0 = 32768U;

    /* InitializeConditions for UnitDelay: '<S2701>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_aq = 32767U;

    /* InitializeConditions for UnitDelay: '<S2703>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_lrr = 4096U;

    /* InitializeConditions for UnitDelay: '<S2705>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_n0 = 4096U;

    /* InitializeConditions for UnitDelay: '<S2684>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_md = 32768U;

    /* InitializeConditions for UnitDelay: '<S2686>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_n1 = 400U;

    /* InitializeConditions for UnitDelay: '<S2710>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gs = 16384U;

    /* End of SystemInitialize for SubSystem: '<S2662>/PIM_B_FD11_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_PIM_B_FD11_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_PIM_B_FD5_Pkt' incorporates:
     *  SubSystem: '<S82>/PIM_B_FD5_Time'
     */
    /* SystemInitialize for Enabled SubSystem: '<S2717>/PIM_B_FD5_Time' */
    /* InitializeConditions for UnitDelay: '<S2745>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_it = 4096U;

    /* InitializeConditions for UnitDelay: '<S2746>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_gv = 4096U;

    /* InitializeConditions for UnitDelay: '<S2748>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_akb = 4096U;

    /* InitializeConditions for UnitDelay: '<S2740>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_az = 4096U;

    /* InitializeConditions for UnitDelay: '<S2754>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_f5f = 32768U;

    /* InitializeConditions for UnitDelay: '<S2756>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_kg = 32767U;

    /* InitializeConditions for UnitDelay: '<S2758>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_mh = 4096U;

    /* InitializeConditions for UnitDelay: '<S2760>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_ob = 4096U;

    /* InitializeConditions for UnitDelay: '<S2739>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_e0n = 32768U;

    /* InitializeConditions for UnitDelay: '<S2741>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_l0 = 400U;

    /* InitializeConditions for UnitDelay: '<S2765>/Unit Delay' */
    SR1B_BLUEN_ac_DW.UnitDelay_DSTATE_a0 = 16384U;

    /* End of SystemInitialize for SubSystem: '<S2717>/PIM_B_FD5_Time' */
    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/TESR1B_PIM_B_FD5_Pkt' */

    /* SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/FastTEF' incorporates:
     *  SubSystem: '<Root>/GlbEnbl'
     */
    /* SystemInitialize for SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write' incorporates:
     *  Constant: '<S1739>/Calib'
     */
    SR1B_BLUEN_ac_B.OutportBufferForVeSR1B_b_MM_Enb = KeSR1B_b_MM_Enbl;

    /* SystemInitialize for SignalConversion generated from: '<S51>/VeSR1B_b_MM_Enbl_write' */
    Rte_IrvWrite_SR1B_BLUEN_ac_Init_VeSR1B_b_MM_Enbl_write1_IRV
        (SR1B_BLUEN_ac_B.OutportBufferForVeSR1B_b_MM_Enb);

    /* SystemInitialize for SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write' incorporates:
     *  Constant: '<S1738>/Calib'
     */
    SR1B_BLUEN_ac_B.OutportBufferForVeSR1B_b_Devlpm =
        KeSR1B_b_E2E_GlobalBypEnbld;

    /* SystemInitialize for SignalConversion generated from: '<S51>/VeSR1B_b_DevlpmtToolEnbld_write' */
    Rte_IrvWrite_SR1B_BLUEN_ac_Init_VeSR1B_b_DevlpmtToolEnbld_write1_IRV
        (SR1B_BLUEN_ac_B.OutportBufferForVeSR1B_b_Devlpm);

    /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: '<Root>/FastTEF' */
}

/*
 * File trailer for generated code.
 *
 * [EOF]
 */
