// Seed: 4144073789
module module_0 (
    input wire id_0,
    input tri0 id_1,
    input wire id_2,
    output wire id_3,
    output wire id_4,
    output supply0 id_5
);
  assign id_4 = id_0 ? id_0 : ~id_2 == 1;
  id_7(
      .id_0(1'b0), .id_1(1), .id_2(!id_4), .id_3(1'b0), .id_4(id_2), .id_5(1)
  );
  assign id_3 = id_1 == id_0;
endmodule
module module_1 (
    output tri id_0,
    output uwire id_1,
    input wire id_2,
    input tri id_3,
    input tri0 id_4,
    output tri id_5,
    output tri1 id_6,
    input wire id_7,
    input supply1 id_8
);
  wire id_10;
  module_0(
      id_7, id_7, id_4, id_1, id_5, id_5
  );
endmodule
