module my_memory(address, data_in,clk ,control, data_out);
input [10:0]address;
input [15:0]data_in;
input control,clk ;
output reg[15:0]data_out;

reg [15:0]memory[0:2047];

initial 
begin
//Code (instructions)
memory[0] = 16'h180A;
memory[1] = 16'h580B;
memory[2] = 16'h3005;
memory[3] = 16'h280C;

//Data
memory[10] =16'h0009;
memory[11] = 16'hFFFC;
memory[12] = 16'h0000;
end

always @(posedge clk) begin
    if (control) // control 1 means write 0 means read
      memory[address] <= data_in; 
    else begin
      
      data_out <= memory[address];
      end
  end
  
endmodule 