

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Wed Nov  1 16:44:35 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  2012500665|  2012505017|  20.125 sec|  20.125 sec|  2012500665|  2012505017|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+------------+------------+---------------------+-----------+-----------+------+----------+
        |                     |     Latency (cycles)    |      Iteration      |  Initiation Interval  | Trip |          |
        |      Loop Name      |     min    |     max    |       Latency       |  achieved |   target  | Count| Pipelined|
        +---------------------+------------+------------+---------------------+-----------+-----------+------+----------+
        |- TILE_OUT_TILE_ROW  |  2012500664|  2012505016|  14797799 ~ 14797831|          -|          -|   136|        no|
        | + OUT               |    14655536|    14655568|    1831942 ~ 1831946|          -|          -|     8|        no|
        |  ++ ROW             |     1831940|     1831943|               457985|          -|          -|     4|        no|
        |   +++ COL           |      114495|      114495|                  449|          -|          -|   255|        no|
        |   +++ COL           |      114495|      114495|                  449|          -|          -|   255|        no|
        |   +++ COL           |      114495|      114495|                  449|          -|          -|   255|        no|
        |   +++ COL           |      114495|      114495|                  449|          -|          -|   255|        no|
        | + RELU1_BH          |       62320|       62320|                 1558|          -|          -|    40|        no|
        | + CLEAR_BH          |       31080|       31080|                  777|          -|          -|    40|        no|
        +---------------------+------------+------------+---------------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 44
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 31 
14 --> 23 15 
15 --> 16 19 
16 --> 17 
17 --> 18 
18 --> 15 
19 --> 20 23 
20 --> 21 
21 --> 22 
22 --> 19 
23 --> 24 27 13 
24 --> 25 
25 --> 26 
26 --> 23 
27 --> 28 14 
28 --> 29 
29 --> 30 
30 --> 27 
31 --> 32 38 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 31 
38 --> 39 
39 --> 40 2 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 39 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 45 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%out = alloca i32 1"   --->   Operation 46 'alloca' 'out' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_flatten136 = alloca i32 1"   --->   Operation 47 'alloca' 'indvar_flatten136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap"   --->   Operation 48 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_weights"   --->   Operation 49 'read' 'conv1_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 50 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%add52_3_loc = alloca i64 1"   --->   Operation 51 'alloca' 'add52_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%add52_2_loc = alloca i64 1"   --->   Operation 52 'alloca' 'add52_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%add52_1_loc = alloca i64 1"   --->   Operation 53 'alloca' 'add52_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%add_loc = alloca i64 1"   --->   Operation 54 'alloca' 'add_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_26, i32 0, i32 0, void @empty_14, i32 4294967295, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_13, i32 0, i32 0, void @empty_14, i32 0, i32 512, void @empty_16, void @empty_15, void @empty_14, i32 16, i32 16, i32 256, i32 256, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w1, void @empty_13, i32 0, i32 0, void @empty_14, i32 0, i32 512, void @empty_5, void @empty_15, void @empty_14, i32 16, i32 16, i32 256, i32 256, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i1, void @empty_13, i32 0, i32 0, void @empty_14, i32 0, i32 512, void @empty_25, void @empty_15, void @empty_14, i32 16, i32 16, i32 256, i32 256, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln31 = store i8 0, i8 %indvar_flatten136" [src/conv1.cpp:31]   --->   Operation 59 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln31 = store i7 0, i7 %out" [src/conv1.cpp:31]   --->   Operation 60 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln31 = store i8 0, i8 %h" [src/conv1.cpp:31]   --->   Operation 61 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TILE_IN" [src/conv1.cpp:31]   --->   Operation 62 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.32>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%indvar_flatten136_load = load i8 %indvar_flatten136" [src/conv1.cpp:31]   --->   Operation 63 'load' 'indvar_flatten136_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.76ns)   --->   "%icmp_ln31 = icmp_eq  i8 %indvar_flatten136_load, i8 136" [src/conv1.cpp:31]   --->   Operation 64 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.76ns)   --->   "%add_ln31_2 = add i8 %indvar_flatten136_load, i8 1" [src/conv1.cpp:31]   --->   Operation 65 'add' 'add_ln31_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.inc74, void %for.end76" [src/conv1.cpp:31]   --->   Operation 66 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%h_load = load i8 %h" [src/conv1.cpp:32]   --->   Operation 67 'load' 'h_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%out_load = load i7 %out" [src/conv1.cpp:31]   --->   Operation 68 'load' 'out_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.77ns)   --->   "%add_ln31 = add i7 %out_load, i7 8" [src/conv1.cpp:31]   --->   Operation 69 'add' 'add_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.76ns)   --->   "%icmp_ln32 = icmp_eq  i8 %h_load, i8 255" [src/conv1.cpp:32]   --->   Operation 70 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.39ns)   --->   "%select_ln141 = select i1 %icmp_ln32, i8 0, i8 %h_load" [src/conv1.cpp:141->src/conv1.cpp:70]   --->   Operation 71 'select' 'select_ln141' <Predicate = (!icmp_ln31)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.36ns)   --->   "%select_ln141_1 = select i1 %icmp_ln32, i7 %add_ln31, i7 %out_load" [src/conv1.cpp:141->src/conv1.cpp:70]   --->   Operation 72 'select' 'select_ln141_1' <Predicate = (!icmp_ln31)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln141 = trunc i7 %select_ln141_1" [src/conv1.cpp:141->src/conv1.cpp:70]   --->   Operation 73 'trunc' 'trunc_ln141' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i7 %select_ln141_1" [src/conv1.cpp:141->src/conv1.cpp:70]   --->   Operation 74 'zext' 'zext_ln141' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (2.11ns)   --->   "%mul_ln141 = mul i16 %zext_ln141, i16 324" [src/conv1.cpp:141->src/conv1.cpp:70]   --->   Operation 75 'mul' 'mul_ln141' <Predicate = (!icmp_ln31)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln141_1 = zext i16 %mul_ln141" [src/conv1.cpp:141->src/conv1.cpp:70]   --->   Operation 76 'zext' 'zext_ln141_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.08ns)   --->   "%add_ln141 = add i64 %zext_ln141_1, i64 %conv1_weights_read" [src/conv1.cpp:141->src/conv1.cpp:70]   --->   Operation 77 'add' 'add_ln141' <Predicate = (!icmp_ln31)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln128_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln141, i32 2, i32 63" [src/conv1.cpp:141->src/conv1.cpp:70]   --->   Operation 78 'partselect' 'sext_ln128_mid2_v' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln74 = ret" [src/conv1.cpp:74]   --->   Operation 79 'ret' 'ret_ln74' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln141 = sext i62 %sext_ln128_mid2_v" [src/conv1.cpp:141->src/conv1.cpp:70]   --->   Operation 80 'sext' 'sext_ln141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%w1_addr = getelementptr i32 %w1, i64 %sext_ln141" [src/conv1.cpp:128->src/conv1.cpp:37]   --->   Operation 81 'getelementptr' 'w1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [8/8] (7.30ns)   --->   "%empty_110 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:128->src/conv1.cpp:37]   --->   Operation 82 'readreq' 'empty_110' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 83 [7/8] (7.30ns)   --->   "%empty_110 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:128->src/conv1.cpp:37]   --->   Operation 83 'readreq' 'empty_110' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 84 [6/8] (7.30ns)   --->   "%empty_110 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:128->src/conv1.cpp:37]   --->   Operation 84 'readreq' 'empty_110' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 85 [5/8] (7.30ns)   --->   "%empty_110 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:128->src/conv1.cpp:37]   --->   Operation 85 'readreq' 'empty_110' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 86 [4/8] (7.30ns)   --->   "%empty_110 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:128->src/conv1.cpp:37]   --->   Operation 86 'readreq' 'empty_110' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 87 [3/8] (7.30ns)   --->   "%empty_110 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:128->src/conv1.cpp:37]   --->   Operation 87 'readreq' 'empty_110' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 88 [2/8] (7.30ns)   --->   "%empty_110 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:128->src/conv1.cpp:37]   --->   Operation 88 'readreq' 'empty_110' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 89 [1/8] (7.30ns)   --->   "%empty_110 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:128->src/conv1.cpp:37]   --->   Operation 89 'readreq' 'empty_110' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 0.76>
ST_11 : Operation 90 [2/2] (0.76ns)   --->   "%call_ln36 = call void @load_input_buffer_c1, i32 %i1, i64 %input_ftmap_read, i8 %select_ln141, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2" [src/conv1.cpp:36]   --->   Operation 90 'call' 'call_ln36' <Predicate = true> <Delay = 0.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 91 [2/2] (0.00ns)   --->   "%call_ln141 = call void @conv1_Pipeline_LOAD_WEIGHTS_K_L, i32 %w1, i62 %sext_ln128_mid2_v, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0" [src/conv1.cpp:141->src/conv1.cpp:70]   --->   Operation 91 'call' 'call_ln141' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.42>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TILE_OUT_TILE_ROW_str"   --->   Operation 92 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 136, i64 136, i64 136"   --->   Operation 93 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [src/conv1.cpp:32]   --->   Operation 94 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/2] (0.00ns)   --->   "%call_ln36 = call void @load_input_buffer_c1, i32 %i1, i64 %input_ftmap_read, i8 %select_ln141, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2" [src/conv1.cpp:36]   --->   Operation 95 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 96 [1/2] (0.00ns)   --->   "%call_ln141 = call void @conv1_Pipeline_LOAD_WEIGHTS_K_L, i32 %w1, i62 %sext_ln128_mid2_v, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0" [src/conv1.cpp:141->src/conv1.cpp:70]   --->   Operation 96 'call' 'call_ln141' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 97 [1/1] (0.42ns)   --->   "%br_ln47 = br void %IN" [src/conv1.cpp:47]   --->   Operation 97 'br' 'br_ln47' <Predicate = true> <Delay = 0.42>

State 13 <SV = 12> <Delay = 0.79>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%o = phi i4 %add_ln47, void %for.inc65, i4 0, void %for.inc74" [src/conv1.cpp:47]   --->   Operation 98 'phi' 'o' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (0.79ns)   --->   "%icmp_ln47 = icmp_eq  i4 %o, i4 8" [src/conv1.cpp:47]   --->   Operation 99 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 100 [1/1] (0.79ns)   --->   "%add_ln47 = add i4 %o, i4 1" [src/conv1.cpp:47]   --->   Operation 100 'add' 'add_ln47' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %IN.split, void %BW.i.preheader" [src/conv1.cpp:47]   --->   Operation 101 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %o, i1 0" [src/conv1.cpp:47]   --->   Operation 102 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i5 %tmp_17" [src/conv1.cpp:47]   --->   Operation 103 'zext' 'zext_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i4 %o" [src/conv1.cpp:47]   --->   Operation 104 'trunc' 'trunc_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%speclooptripcount_ln47 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:47]   --->   Operation 105 'speclooptripcount' 'speclooptripcount_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/conv1.cpp:47]   --->   Operation 106 'specloopname' 'specloopname_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %o, i32 1, i32 2" [src/conv1.cpp:47]   --->   Operation 107 'partselect' 'lshr_ln' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i1.i2, i2 %lshr_ln, i1 0, i2 %lshr_ln" [src/conv1.cpp:63]   --->   Operation 108 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.42ns)   --->   "%br_ln50 = br void %COL.0" [src/conv1.cpp:50]   --->   Operation 109 'br' 'br_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.42>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_s = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %select_ln141_1, i32 3, i32 5" [src/conv1.cpp:141->src/conv1.cpp:70]   --->   Operation 110 'partselect' 'tmp_s' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.42ns)   --->   "%br_ln145 = br void %BW.i" [src/conv1.cpp:145->src/conv1.cpp:70]   --->   Operation 111 'br' 'br_ln145' <Predicate = (icmp_ln47)> <Delay = 0.42>

State 14 <SV = 13> <Delay = 1.59>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%r = phi i5 %add_ln50, void %for.inc59.3, i5 0, void %IN.split" [src/conv1.cpp:50]   --->   Operation 112 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.78ns)   --->   "%icmp_ln50 = icmp_ult  i5 %r, i5 15" [src/conv1.cpp:50]   --->   Operation 113 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %for.inc65, void %COL.0.split" [src/conv1.cpp:50]   --->   Operation 114 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i5 %r" [src/conv1.cpp:50]   --->   Operation 115 'trunc' 'trunc_ln50' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln50_1 = trunc i5 %r" [src/conv1.cpp:50]   --->   Operation 116 'trunc' 'trunc_ln50_1' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%speclooptripcount_ln50 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv1.cpp:50]   --->   Operation 117 'speclooptripcount' 'speclooptripcount_ln50' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [src/conv1.cpp:50]   --->   Operation 118 'specloopname' 'specloopname_ln50' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %r, i32 3, i32 4" [src/conv1.cpp:50]   --->   Operation 119 'partselect' 'lshr_ln2' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%lshr_ln2_cast = zext i2 %lshr_ln2" [src/conv1.cpp:50]   --->   Operation 120 'zext' 'lshr_ln2_cast' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (0.78ns)   --->   "%empty = add i6 %zext_ln47, i6 %lshr_ln2_cast" [src/conv1.cpp:47]   --->   Operation 121 'add' 'empty' <Predicate = (icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%p_cast = zext i6 %empty" [src/conv1.cpp:47]   --->   Operation 122 'zext' 'p_cast' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%empty_104 = trunc i6 %empty" [src/conv1.cpp:47]   --->   Operation 123 'trunc' 'empty_104' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %empty_104, i8 0" [src/conv1.cpp:47]   --->   Operation 124 'bitconcatenate' 'p_shl3' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.80ns)   --->   "%empty_105 = sub i12 %p_shl3, i12 %p_cast" [src/conv1.cpp:47]   --->   Operation 125 'sub' 'empty_105' <Predicate = (icmp_ln50)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%indvars_iv117_udiv_cast_cast = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %r, i32 2, i32 3" [src/conv1.cpp:50]   --->   Operation 126 'partselect' 'indvars_iv117_udiv_cast_cast' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.67ns)   --->   "%cond149 = icmp_eq  i3 %trunc_ln50_1, i3 0" [src/conv1.cpp:50]   --->   Operation 127 'icmp' 'cond149' <Predicate = (icmp_ln50)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [1/1] (0.67ns)   --->   "%icmp_ln63 = icmp_ne  i3 %trunc_ln50_1, i3 0" [src/conv1.cpp:63]   --->   Operation 128 'icmp' 'icmp_ln63' <Predicate = (icmp_ln50)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 129 [1/1] (0.42ns)   --->   "%br_ln52 = br void %KR.0" [src/conv1.cpp:52]   --->   Operation 129 'br' 'br_ln52' <Predicate = (icmp_ln50)> <Delay = 0.42>

State 15 <SV = 14> <Delay = 2.04>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%c = phi i8 %add_ln52, void %arrayidx517.0.exit, i8 0, void %COL.0.split" [src/conv1.cpp:52]   --->   Operation 130 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (0.76ns)   --->   "%icmp_ln52 = icmp_eq  i8 %c, i8 255" [src/conv1.cpp:52]   --->   Operation 131 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 132 [1/1] (0.76ns)   --->   "%add_ln52 = add i8 %c, i8 1" [src/conv1.cpp:52]   --->   Operation 132 'add' 'add_ln52' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %KR.0.split, void %for.inc59.0" [src/conv1.cpp:52]   --->   Operation 133 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%c_cast = zext i8 %c" [src/conv1.cpp:52]   --->   Operation 134 'zext' 'c_cast' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.80ns)   --->   "%empty_106 = add i12 %empty_105, i12 %c_cast" [src/conv1.cpp:47]   --->   Operation 135 'add' 'empty_106' <Predicate = (!icmp_ln52)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "%p_cast1024 = zext i12 %empty_106" [src/conv1.cpp:47]   --->   Operation 136 'zext' 'p_cast1024' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_93 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i64 0, i64 %p_cast1024" [src/conv1.cpp:47]   --->   Operation 137 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_93' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_94 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i64 0, i64 %p_cast1024" [src/conv1.cpp:47]   --->   Operation 138 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_94' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_15 : Operation 139 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_95 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_93" [src/conv1.cpp:63]   --->   Operation 139 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_95' <Predicate = (!icmp_ln52 & !icmp_ln63)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_15 : Operation 140 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_96 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_94" [src/conv1.cpp:63]   --->   Operation 140 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_96' <Predicate = (!icmp_ln52 & icmp_ln63)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%or_ln50 = or i4 %trunc_ln50, i4 1" [src/conv1.cpp:50]   --->   Operation 141 'or' 'or_ln50' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (0.42ns)   --->   "%br_ln52 = br void %KR.1" [src/conv1.cpp:52]   --->   Operation 142 'br' 'br_ln52' <Predicate = (icmp_ln52)> <Delay = 0.42>

State 16 <SV = 15> <Delay = 4.71>
ST_16 : Operation 143 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_95 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_93" [src/conv1.cpp:63]   --->   Operation 143 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_95' <Predicate = (!icmp_ln63)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_16 : Operation 144 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_96 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_94" [src/conv1.cpp:63]   --->   Operation 144 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_96' <Predicate = (icmp_ln63)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_16 : Operation 145 [1/1] (0.44ns)   --->   "%select_ln63 = select i1 %icmp_ln63, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_96, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_95" [src/conv1.cpp:63]   --->   Operation 145 'select' 'select_ln63' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 146 [2/2] (3.03ns)   --->   "%call_ln63 = call void @conv1_Pipeline_KR_KC, i32 %select_ln63, i5 %or_ln, i2 %indvars_iv117_udiv_cast_cast, i8 %c, i1 %trunc_ln47, i8 %c, i32 %add_loc, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2" [src/conv1.cpp:63]   --->   Operation 146 'call' 'call_ln63' <Predicate = true> <Delay = 3.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 147 [1/2] (6.43ns)   --->   "%call_ln63 = call void @conv1_Pipeline_KR_KC, i32 %select_ln63, i5 %or_ln, i2 %indvars_iv117_udiv_cast_cast, i8 %c, i1 %trunc_ln47, i8 %c, i32 %add_loc, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2" [src/conv1.cpp:63]   --->   Operation 147 'call' 'call_ln63' <Predicate = true> <Delay = 6.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 1.23>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "%speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:52]   --->   Operation 148 'speclooptripcount' 'speclooptripcount_ln52' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/conv1.cpp:52]   --->   Operation 149 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%add_loc_load = load i32 %add_loc"   --->   Operation 150 'load' 'add_loc_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %cond149, void %arrayidx517.0.case.4, void %arrayidx517.0.case.0" [src/conv1.cpp:63]   --->   Operation 151 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 152 [1/1] (1.23ns)   --->   "%store_ln63 = store i32 %add_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_94" [src/conv1.cpp:63]   --->   Operation 152 'store' 'store_ln63' <Predicate = (!cond149)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_18 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx517.0.exit" [src/conv1.cpp:63]   --->   Operation 153 'br' 'br_ln63' <Predicate = (!cond149)> <Delay = 0.00>
ST_18 : Operation 154 [1/1] (1.23ns)   --->   "%store_ln63 = store i32 %add_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_93" [src/conv1.cpp:63]   --->   Operation 154 'store' 'store_ln63' <Predicate = (cond149)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_18 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx517.0.exit" [src/conv1.cpp:63]   --->   Operation 155 'br' 'br_ln63' <Predicate = (cond149)> <Delay = 0.00>
ST_18 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln52 = br void %KR.0" [src/conv1.cpp:52]   --->   Operation 156 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>

State 19 <SV = 15> <Delay = 2.04>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%c_1 = phi i8 %add_ln52_1, void %arrayidx517.1.exit, i8 0, void %for.inc59.0" [src/conv1.cpp:52]   --->   Operation 157 'phi' 'c_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 158 [1/1] (0.76ns)   --->   "%icmp_ln52_1 = icmp_eq  i8 %c_1, i8 255" [src/conv1.cpp:52]   --->   Operation 158 'icmp' 'icmp_ln52_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 159 [1/1] (0.76ns)   --->   "%add_ln52_1 = add i8 %c_1, i8 1" [src/conv1.cpp:52]   --->   Operation 159 'add' 'add_ln52_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_1, void %KR.1.split, void %for.inc59.1" [src/conv1.cpp:52]   --->   Operation 160 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 161 [1/1] (0.00ns)   --->   "%c_1_cast = zext i8 %c_1" [src/conv1.cpp:52]   --->   Operation 161 'zext' 'c_1_cast' <Predicate = (!icmp_ln52_1)> <Delay = 0.00>
ST_19 : Operation 162 [1/1] (0.80ns)   --->   "%empty_111 = add i12 %empty_105, i12 %c_1_cast" [src/conv1.cpp:47]   --->   Operation 162 'add' 'empty_111' <Predicate = (!icmp_ln52_1)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 163 [1/1] (0.00ns)   --->   "%p_cast1026 = zext i12 %empty_111" [src/conv1.cpp:47]   --->   Operation 163 'zext' 'p_cast1026' <Predicate = (!icmp_ln52_1)> <Delay = 0.00>
ST_19 : Operation 164 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_97 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i64 0, i64 %p_cast1026" [src/conv1.cpp:47]   --->   Operation 164 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_97' <Predicate = (!icmp_ln52_1)> <Delay = 0.00>
ST_19 : Operation 165 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_98 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i64 0, i64 %p_cast1026" [src/conv1.cpp:47]   --->   Operation 165 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_98' <Predicate = (!icmp_ln52_1)> <Delay = 0.00>
ST_19 : Operation 166 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_99 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_97" [src/conv1.cpp:63]   --->   Operation 166 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_99' <Predicate = (!icmp_ln52_1 & !icmp_ln63)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_19 : Operation 167 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_100 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_98" [src/conv1.cpp:63]   --->   Operation 167 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_100' <Predicate = (!icmp_ln52_1 & icmp_ln63)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_19 : Operation 168 [1/1] (0.00ns)   --->   "%or_ln50_1 = or i4 %trunc_ln50, i4 2" [src/conv1.cpp:50]   --->   Operation 168 'or' 'or_ln50_1' <Predicate = (icmp_ln52_1)> <Delay = 0.00>
ST_19 : Operation 169 [1/1] (0.42ns)   --->   "%br_ln52 = br void %KR.2" [src/conv1.cpp:52]   --->   Operation 169 'br' 'br_ln52' <Predicate = (icmp_ln52_1)> <Delay = 0.42>

State 20 <SV = 16> <Delay = 4.71>
ST_20 : Operation 170 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_99 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_97" [src/conv1.cpp:63]   --->   Operation 170 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_99' <Predicate = (!icmp_ln63)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_20 : Operation 171 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_100 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_98" [src/conv1.cpp:63]   --->   Operation 171 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_100' <Predicate = (icmp_ln63)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_20 : Operation 172 [1/1] (0.44ns)   --->   "%select_ln63_1 = select i1 %icmp_ln63, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_100, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_99" [src/conv1.cpp:63]   --->   Operation 172 'select' 'select_ln63_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 173 [2/2] (3.03ns)   --->   "%call_ln63 = call void @conv1_Pipeline_KR_KC1, i32 %select_ln63_1, i5 %or_ln, i4 %or_ln50, i8 %c_1, i1 %trunc_ln47, i8 %c_1, i32 %add52_1_loc, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2" [src/conv1.cpp:63]   --->   Operation 173 'call' 'call_ln63' <Predicate = true> <Delay = 3.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 17> <Delay = 6.43>
ST_21 : Operation 174 [1/2] (6.43ns)   --->   "%call_ln63 = call void @conv1_Pipeline_KR_KC1, i32 %select_ln63_1, i5 %or_ln, i4 %or_ln50, i8 %c_1, i1 %trunc_ln47, i8 %c_1, i32 %add52_1_loc, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2" [src/conv1.cpp:63]   --->   Operation 174 'call' 'call_ln63' <Predicate = true> <Delay = 6.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 18> <Delay = 1.23>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "%speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:52]   --->   Operation 175 'speclooptripcount' 'speclooptripcount_ln52' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/conv1.cpp:52]   --->   Operation 176 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 177 [1/1] (0.00ns)   --->   "%add52_1_loc_load = load i32 %add52_1_loc"   --->   Operation 177 'load' 'add52_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %cond149, void %arrayidx517.1.case.5, void %arrayidx517.1.case.1" [src/conv1.cpp:63]   --->   Operation 178 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 179 [1/1] (1.23ns)   --->   "%store_ln63 = store i32 %add52_1_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_98" [src/conv1.cpp:63]   --->   Operation 179 'store' 'store_ln63' <Predicate = (!cond149)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_22 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx517.1.exit" [src/conv1.cpp:63]   --->   Operation 180 'br' 'br_ln63' <Predicate = (!cond149)> <Delay = 0.00>
ST_22 : Operation 181 [1/1] (1.23ns)   --->   "%store_ln63 = store i32 %add52_1_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_97" [src/conv1.cpp:63]   --->   Operation 181 'store' 'store_ln63' <Predicate = (cond149)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_22 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx517.1.exit" [src/conv1.cpp:63]   --->   Operation 182 'br' 'br_ln63' <Predicate = (cond149)> <Delay = 0.00>
ST_22 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln52 = br void %KR.1" [src/conv1.cpp:52]   --->   Operation 183 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>

State 23 <SV = 16> <Delay = 2.04>
ST_23 : Operation 184 [1/1] (0.00ns)   --->   "%c_2 = phi i8 %add_ln52_2, void %arrayidx517.2.exit, i8 0, void %for.inc59.1" [src/conv1.cpp:52]   --->   Operation 184 'phi' 'c_2' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 185 [1/1] (0.76ns)   --->   "%icmp_ln52_2 = icmp_eq  i8 %c_2, i8 255" [src/conv1.cpp:52]   --->   Operation 185 'icmp' 'icmp_ln52_2' <Predicate = (icmp_ln50)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 186 [1/1] (0.76ns)   --->   "%add_ln52_2 = add i8 %c_2, i8 1" [src/conv1.cpp:52]   --->   Operation 186 'add' 'add_ln52_2' <Predicate = (icmp_ln50)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_2, void %KR.2.split, void %for.inc59.2" [src/conv1.cpp:52]   --->   Operation 187 'br' 'br_ln52' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_23 : Operation 188 [1/1] (0.00ns)   --->   "%c_2_cast = zext i8 %c_2" [src/conv1.cpp:52]   --->   Operation 188 'zext' 'c_2_cast' <Predicate = (icmp_ln50 & !icmp_ln52_2)> <Delay = 0.00>
ST_23 : Operation 189 [1/1] (0.80ns)   --->   "%empty_112 = add i12 %empty_105, i12 %c_2_cast" [src/conv1.cpp:47]   --->   Operation 189 'add' 'empty_112' <Predicate = (icmp_ln50 & !icmp_ln52_2)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 190 [1/1] (0.00ns)   --->   "%p_cast1027 = zext i12 %empty_112" [src/conv1.cpp:47]   --->   Operation 190 'zext' 'p_cast1027' <Predicate = (icmp_ln50 & !icmp_ln52_2)> <Delay = 0.00>
ST_23 : Operation 191 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_101 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i64 0, i64 %p_cast1027" [src/conv1.cpp:47]   --->   Operation 191 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_101' <Predicate = (icmp_ln50 & !icmp_ln52_2)> <Delay = 0.00>
ST_23 : Operation 192 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_102 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %p_cast1027" [src/conv1.cpp:47]   --->   Operation 192 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_102' <Predicate = (icmp_ln50 & !icmp_ln52_2)> <Delay = 0.00>
ST_23 : Operation 193 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_103 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_101" [src/conv1.cpp:63]   --->   Operation 193 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_103' <Predicate = (icmp_ln50 & !icmp_ln52_2 & !icmp_ln63)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_23 : Operation 194 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_104 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_102" [src/conv1.cpp:63]   --->   Operation 194 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_104' <Predicate = (icmp_ln50 & !icmp_ln52_2 & icmp_ln63)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_23 : Operation 195 [1/1] (0.00ns)   --->   "%or_ln50_2 = or i4 %trunc_ln50, i4 3" [src/conv1.cpp:50]   --->   Operation 195 'or' 'or_ln50_2' <Predicate = (icmp_ln50 & icmp_ln52_2)> <Delay = 0.00>
ST_23 : Operation 196 [1/1] (0.79ns)   --->   "%icmp_ln50_1 = icmp_eq  i4 %or_ln50_2, i4 15" [src/conv1.cpp:50]   --->   Operation 196 'icmp' 'icmp_ln50_1' <Predicate = (icmp_ln50 & icmp_ln52_2)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50_1, void %KR.3.preheader, void %for.inc65" [src/conv1.cpp:50]   --->   Operation 197 'br' 'br_ln50' <Predicate = (icmp_ln50 & icmp_ln52_2)> <Delay = 0.00>
ST_23 : Operation 198 [1/1] (0.42ns)   --->   "%br_ln52 = br void %KR.3" [src/conv1.cpp:52]   --->   Operation 198 'br' 'br_ln52' <Predicate = (icmp_ln50 & icmp_ln52_2 & !icmp_ln50_1)> <Delay = 0.42>
ST_23 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln47 = br void %IN" [src/conv1.cpp:47]   --->   Operation 199 'br' 'br_ln47' <Predicate = (icmp_ln52_2 & icmp_ln50_1) | (!icmp_ln50)> <Delay = 0.00>

State 24 <SV = 17> <Delay = 4.71>
ST_24 : Operation 200 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_103 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_101" [src/conv1.cpp:63]   --->   Operation 200 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_103' <Predicate = (!icmp_ln63)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_24 : Operation 201 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_104 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_102" [src/conv1.cpp:63]   --->   Operation 201 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_104' <Predicate = (icmp_ln63)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_24 : Operation 202 [1/1] (0.44ns)   --->   "%select_ln63_2 = select i1 %icmp_ln63, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_104, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_103" [src/conv1.cpp:63]   --->   Operation 202 'select' 'select_ln63_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 203 [2/2] (3.03ns)   --->   "%call_ln63 = call void @conv1_Pipeline_KR_KC2, i32 %select_ln63_2, i5 %or_ln, i4 %or_ln50_1, i8 %c_2, i1 %trunc_ln47, i8 %c_2, i32 %add52_2_loc, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2" [src/conv1.cpp:63]   --->   Operation 203 'call' 'call_ln63' <Predicate = true> <Delay = 3.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 18> <Delay = 6.43>
ST_25 : Operation 204 [1/2] (6.43ns)   --->   "%call_ln63 = call void @conv1_Pipeline_KR_KC2, i32 %select_ln63_2, i5 %or_ln, i4 %or_ln50_1, i8 %c_2, i1 %trunc_ln47, i8 %c_2, i32 %add52_2_loc, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2" [src/conv1.cpp:63]   --->   Operation 204 'call' 'call_ln63' <Predicate = true> <Delay = 6.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 19> <Delay = 1.23>
ST_26 : Operation 205 [1/1] (0.00ns)   --->   "%speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:52]   --->   Operation 205 'speclooptripcount' 'speclooptripcount_ln52' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 206 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/conv1.cpp:52]   --->   Operation 206 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 207 [1/1] (0.00ns)   --->   "%add52_2_loc_load = load i32 %add52_2_loc"   --->   Operation 207 'load' 'add52_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %cond149, void %arrayidx517.2.case.6, void %arrayidx517.2.case.2" [src/conv1.cpp:63]   --->   Operation 208 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 209 [1/1] (1.23ns)   --->   "%store_ln63 = store i32 %add52_2_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_102" [src/conv1.cpp:63]   --->   Operation 209 'store' 'store_ln63' <Predicate = (!cond149)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_26 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx517.2.exit" [src/conv1.cpp:63]   --->   Operation 210 'br' 'br_ln63' <Predicate = (!cond149)> <Delay = 0.00>
ST_26 : Operation 211 [1/1] (1.23ns)   --->   "%store_ln63 = store i32 %add52_2_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_101" [src/conv1.cpp:63]   --->   Operation 211 'store' 'store_ln63' <Predicate = (cond149)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_26 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx517.2.exit" [src/conv1.cpp:63]   --->   Operation 212 'br' 'br_ln63' <Predicate = (cond149)> <Delay = 0.00>
ST_26 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln52 = br void %KR.2" [src/conv1.cpp:52]   --->   Operation 213 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>

State 27 <SV = 17> <Delay = 2.04>
ST_27 : Operation 214 [1/1] (0.00ns)   --->   "%c_3 = phi i8 %add_ln52_3, void %arrayidx517.3.exit, i8 0, void %KR.3.preheader" [src/conv1.cpp:52]   --->   Operation 214 'phi' 'c_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 215 [1/1] (0.76ns)   --->   "%icmp_ln52_3 = icmp_eq  i8 %c_3, i8 255" [src/conv1.cpp:52]   --->   Operation 215 'icmp' 'icmp_ln52_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 216 [1/1] (0.76ns)   --->   "%add_ln52_3 = add i8 %c_3, i8 1" [src/conv1.cpp:52]   --->   Operation 216 'add' 'add_ln52_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_3, void %KR.3.split, void %for.inc59.3" [src/conv1.cpp:52]   --->   Operation 217 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 218 [1/1] (0.00ns)   --->   "%c_3_cast = zext i8 %c_3" [src/conv1.cpp:52]   --->   Operation 218 'zext' 'c_3_cast' <Predicate = (!icmp_ln52_3)> <Delay = 0.00>
ST_27 : Operation 219 [1/1] (0.80ns)   --->   "%empty_113 = add i12 %empty_105, i12 %c_3_cast" [src/conv1.cpp:47]   --->   Operation 219 'add' 'empty_113' <Predicate = (!icmp_ln52_3)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 220 [1/1] (0.00ns)   --->   "%p_cast1029 = zext i12 %empty_113" [src/conv1.cpp:47]   --->   Operation 220 'zext' 'p_cast1029' <Predicate = (!icmp_ln52_3)> <Delay = 0.00>
ST_27 : Operation 221 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_105 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i64 0, i64 %p_cast1029" [src/conv1.cpp:47]   --->   Operation 221 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_105' <Predicate = (!icmp_ln52_3)> <Delay = 0.00>
ST_27 : Operation 222 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_106 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %p_cast1029" [src/conv1.cpp:47]   --->   Operation 222 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_106' <Predicate = (!icmp_ln52_3)> <Delay = 0.00>
ST_27 : Operation 223 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_107 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_105" [src/conv1.cpp:63]   --->   Operation 223 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_107' <Predicate = (!icmp_ln52_3 & !icmp_ln63)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_27 : Operation 224 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_108 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_106" [src/conv1.cpp:63]   --->   Operation 224 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_108' <Predicate = (!icmp_ln52_3 & icmp_ln63)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_27 : Operation 225 [1/1] (0.78ns)   --->   "%add_ln50 = add i5 %r, i5 4" [src/conv1.cpp:50]   --->   Operation 225 'add' 'add_ln50' <Predicate = (icmp_ln52_3)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln50 = br void %COL.0" [src/conv1.cpp:50]   --->   Operation 226 'br' 'br_ln50' <Predicate = (icmp_ln52_3)> <Delay = 0.00>

State 28 <SV = 18> <Delay = 4.71>
ST_28 : Operation 227 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_107 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_105" [src/conv1.cpp:63]   --->   Operation 227 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_107' <Predicate = (!icmp_ln63)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_28 : Operation 228 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_108 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_106" [src/conv1.cpp:63]   --->   Operation 228 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_108' <Predicate = (icmp_ln63)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_28 : Operation 229 [1/1] (0.44ns)   --->   "%select_ln63_3 = select i1 %icmp_ln63, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_108, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_107" [src/conv1.cpp:63]   --->   Operation 229 'select' 'select_ln63_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 230 [2/2] (3.03ns)   --->   "%call_ln63 = call void @conv1_Pipeline_KR_KC3, i32 %select_ln63_3, i5 %or_ln, i4 %or_ln50_2, i8 %c_3, i1 %trunc_ln47, i8 %c_3, i32 %add52_3_loc, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2" [src/conv1.cpp:63]   --->   Operation 230 'call' 'call_ln63' <Predicate = true> <Delay = 3.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 19> <Delay = 6.43>
ST_29 : Operation 231 [1/2] (6.43ns)   --->   "%call_ln63 = call void @conv1_Pipeline_KR_KC3, i32 %select_ln63_3, i5 %or_ln, i4 %or_ln50_2, i8 %c_3, i1 %trunc_ln47, i8 %c_3, i32 %add52_3_loc, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2" [src/conv1.cpp:63]   --->   Operation 231 'call' 'call_ln63' <Predicate = true> <Delay = 6.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 20> <Delay = 1.23>
ST_30 : Operation 232 [1/1] (0.00ns)   --->   "%speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:52]   --->   Operation 232 'speclooptripcount' 'speclooptripcount_ln52' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 233 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/conv1.cpp:52]   --->   Operation 233 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 234 [1/1] (0.00ns)   --->   "%add52_3_loc_load = load i32 %add52_3_loc"   --->   Operation 234 'load' 'add52_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %cond149, void %arrayidx517.3.case.7, void %arrayidx517.3.case.3" [src/conv1.cpp:63]   --->   Operation 235 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 236 [1/1] (1.23ns)   --->   "%store_ln63 = store i32 %add52_3_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_106" [src/conv1.cpp:63]   --->   Operation 236 'store' 'store_ln63' <Predicate = (!cond149)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_30 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx517.3.exit" [src/conv1.cpp:63]   --->   Operation 237 'br' 'br_ln63' <Predicate = (!cond149)> <Delay = 0.00>
ST_30 : Operation 238 [1/1] (1.23ns)   --->   "%store_ln63 = store i32 %add52_3_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_105" [src/conv1.cpp:63]   --->   Operation 238 'store' 'store_ln63' <Predicate = (cond149)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_30 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx517.3.exit" [src/conv1.cpp:63]   --->   Operation 239 'br' 'br_ln63' <Predicate = (cond149)> <Delay = 0.00>
ST_30 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln52 = br void %KR.3" [src/conv1.cpp:52]   --->   Operation 240 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>

State 31 <SV = 13> <Delay = 2.41>
ST_31 : Operation 241 [1/1] (0.00ns)   --->   "%indvar_flatten82 = phi i6 %add_ln145_1, void %for.inc38.i, i6 0, void %BW.i.preheader" [src/conv1.cpp:145->src/conv1.cpp:70]   --->   Operation 241 'phi' 'indvar_flatten82' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 242 [1/1] (0.00ns)   --->   "%bout = phi i4 %select_ln145_1, void %for.inc38.i, i4 0, void %BW.i.preheader" [src/conv1.cpp:145->src/conv1.cpp:70]   --->   Operation 242 'phi' 'bout' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 243 [1/1] (0.00ns)   --->   "%bh = phi i4 %add_ln146_2, void %for.inc38.i, i4 0, void %BW.i.preheader" [src/conv1.cpp:146->src/conv1.cpp:70]   --->   Operation 243 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 244 [1/1] (0.00ns)   --->   "%empty_108 = trunc i4 %bout" [src/conv1.cpp:145->src/conv1.cpp:70]   --->   Operation 244 'trunc' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %tmp_s, i3 %empty_108" [src/conv1.cpp:141->src/conv1.cpp:70]   --->   Operation 245 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 246 [1/1] (0.78ns)   --->   "%icmp_ln145 = icmp_eq  i6 %indvar_flatten82, i6 40" [src/conv1.cpp:145->src/conv1.cpp:70]   --->   Operation 246 'icmp' 'icmp_ln145' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 247 [1/1] (0.78ns)   --->   "%add_ln145_1 = add i6 %indvar_flatten82, i6 1" [src/conv1.cpp:145->src/conv1.cpp:70]   --->   Operation 247 'add' 'add_ln145_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %icmp_ln145, void %for.inc38.i, void %ROW.i.preheader" [src/conv1.cpp:145->src/conv1.cpp:70]   --->   Operation 248 'br' 'br_ln145' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 249 [1/1] (0.79ns)   --->   "%add_ln145 = add i4 %bout, i4 1" [src/conv1.cpp:145->src/conv1.cpp:70]   --->   Operation 249 'add' 'add_ln145' <Predicate = (!icmp_ln145)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 250 [1/1] (0.79ns)   --->   "%icmp_ln146 = icmp_eq  i4 %bh, i4 15" [src/conv1.cpp:146->src/conv1.cpp:70]   --->   Operation 250 'icmp' 'icmp_ln146' <Predicate = (!icmp_ln145)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 251 [1/1] (0.39ns)   --->   "%select_ln145_1 = select i1 %icmp_ln146, i4 %add_ln145, i4 %bout" [src/conv1.cpp:145->src/conv1.cpp:70]   --->   Operation 251 'select' 'select_ln145_1' <Predicate = (!icmp_ln145)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln151 = trunc i4 %select_ln145_1" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 252 'trunc' 'trunc_ln151' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_31 : Operation 253 [1/1] (0.00ns)   --->   "%empty_109 = trunc i4 %add_ln145" [src/conv1.cpp:145->src/conv1.cpp:70]   --->   Operation 253 'trunc' 'empty_109' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_31 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_21_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %tmp_s, i3 %empty_109" [src/conv1.cpp:141->src/conv1.cpp:70]   --->   Operation 254 'bitconcatenate' 'tmp_21_mid1' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_31 : Operation 255 [1/1] (0.38ns)   --->   "%select_ln145_2 = select i1 %icmp_ln146, i6 %tmp_21_mid1, i6 %tmp_18" [src/conv1.cpp:145->src/conv1.cpp:70]   --->   Operation 255 'select' 'select_ln145_2' <Predicate = (!icmp_ln145)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i6 %select_ln145_2" [src/conv1.cpp:145->src/conv1.cpp:70]   --->   Operation 256 'zext' 'zext_ln145' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_31 : Operation 257 [1/1] (0.00ns)   --->   "%conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln145" [src/conv1.cpp:145->src/conv1.cpp:70]   --->   Operation 257 'getelementptr' 'conv1_biases_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_31 : Operation 258 [2/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:145->src/conv1.cpp:70]   --->   Operation 258 'load' 'conv1_biases_load' <Predicate = (!icmp_ln145)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 259 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %select_ln141, i10 0" [src/conv1.cpp:141->src/conv1.cpp:70]   --->   Operation 259 'bitconcatenate' 'p_shl' <Predicate = (icmp_ln145)> <Delay = 0.00>
ST_31 : Operation 260 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i18 %p_shl" [src/conv1.cpp:141->src/conv1.cpp:70]   --->   Operation 260 'zext' 'p_shl_cast' <Predicate = (icmp_ln145)> <Delay = 0.00>
ST_31 : Operation 261 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %select_ln141, i2 0" [src/conv1.cpp:141->src/conv1.cpp:70]   --->   Operation 261 'bitconcatenate' 'p_shl1' <Predicate = (icmp_ln145)> <Delay = 0.00>
ST_31 : Operation 262 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i10 %p_shl1" [src/conv1.cpp:141->src/conv1.cpp:70]   --->   Operation 262 'zext' 'p_shl1_cast' <Predicate = (icmp_ln145)> <Delay = 0.00>
ST_31 : Operation 263 [1/1] (0.87ns)   --->   "%empty_107 = sub i19 %p_shl_cast, i19 %p_shl1_cast" [src/conv1.cpp:141->src/conv1.cpp:70]   --->   Operation 263 'sub' 'empty_107' <Predicate = (icmp_ln145)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 264 [2/2] (0.00ns)   --->   "%call_ln141 = call void @conv1_Pipeline_EXPORT_ROW_L, i32 %i2, i6 %trunc_ln141, i64 %output_ftmap_read, i19 %empty_107, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:141->src/conv1.cpp:70]   --->   Operation 264 'call' 'call_ln141' <Predicate = (icmp_ln145)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 14> <Delay = 3.28>
ST_32 : Operation 265 [1/1] (0.39ns)   --->   "%select_ln145 = select i1 %icmp_ln146, i4 0, i4 %bh" [src/conv1.cpp:145->src/conv1.cpp:70]   --->   Operation 265 'select' 'select_ln145' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 266 [1/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:145->src/conv1.cpp:70]   --->   Operation 266 'load' 'conv1_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 267 [1/1] (0.00ns)   --->   "%bitcast_ln145 = bitcast i32 %conv1_biases_load" [src/conv1.cpp:145->src/conv1.cpp:70]   --->   Operation 267 'bitcast' 'bitcast_ln145' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln146 = trunc i4 %select_ln145" [src/conv1.cpp:146->src/conv1.cpp:70]   --->   Operation 268 'trunc' 'trunc_ln146' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i4 %select_ln145" [src/conv1.cpp:146->src/conv1.cpp:70]   --->   Operation 269 'zext' 'zext_ln146' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 270 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln145, i32 3" [src/conv1.cpp:146->src/conv1.cpp:70]   --->   Operation 270 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln145_1, i1 %tmp" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 271 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i5 %tmp_20" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 272 'zext' 'zext_ln151' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i1.i8, i3 %trunc_ln151, i1 %tmp, i8 0" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 273 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 274 [1/1] (0.80ns)   --->   "%sub_ln151 = sub i12 %tmp_21, i12 %zext_ln151" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 274 'sub' 'sub_ln151' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 275 [2/2] (2.04ns)   --->   "%call_ln151 = call void @conv1_Pipeline_BW, i12 %sub_ln151, i3 %trunc_ln146, i32 %bitcast_ln145, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 275 'call' 'call_ln151' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 276 [1/1] (0.79ns)   --->   "%add_ln146 = add i4 %select_ln145, i4 1" [src/conv1.cpp:146->src/conv1.cpp:70]   --->   Operation 276 'add' 'add_ln146' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %add_ln146, i32 3" [src/conv1.cpp:148->src/conv1.cpp:70]   --->   Operation 277 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 278 [1/1] (0.79ns)   --->   "%add_ln146_1 = add i5 %zext_ln146, i5 2" [src/conv1.cpp:146->src/conv1.cpp:70]   --->   Operation 278 'add' 'add_ln146_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 279 [1/1] (0.00ns)   --->   "%lshr_ln148_1 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %add_ln146_1, i32 3, i32 4" [src/conv1.cpp:148->src/conv1.cpp:70]   --->   Operation 279 'partselect' 'lshr_ln148_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 280 [1/1] (0.79ns)   --->   "%add_ln146_2 = add i4 %select_ln145, i4 3" [src/conv1.cpp:146->src/conv1.cpp:70]   --->   Operation 280 'add' 'add_ln146_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 15> <Delay = 0.00>
ST_33 : Operation 281 [1/2] (0.00ns)   --->   "%call_ln151 = call void @conv1_Pipeline_BW, i12 %sub_ln151, i3 %trunc_ln146, i32 %bitcast_ln145, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 281 'call' 'call_ln151' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 16> <Delay = 2.85>
ST_34 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln145_1, i1 %tmp_22" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 282 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln151_4 = zext i5 %tmp_23" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 283 'zext' 'zext_ln151_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i1.i8, i3 %trunc_ln151, i1 %tmp_22, i8 0" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 284 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 285 [1/1] (0.80ns)   --->   "%sub_ln151_1 = sub i12 %tmp_24, i12 %zext_ln151_4" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 285 'sub' 'sub_ln151_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 286 [2/2] (2.04ns)   --->   "%call_ln151 = call void @conv1_Pipeline_BW4, i12 %sub_ln151_1, i3 %trunc_ln146, i32 %bitcast_ln145, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 286 'call' 'call_ln151' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 17> <Delay = 0.00>
ST_35 : Operation 287 [1/2] (0.00ns)   --->   "%call_ln151 = call void @conv1_Pipeline_BW4, i12 %sub_ln151_1, i3 %trunc_ln146, i32 %bitcast_ln145, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 287 'call' 'call_ln151' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 18> <Delay = 3.64>
ST_36 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln145_1, i1 0" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 288 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_31_cast = zext i5 %tmp_19" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 289 'zext' 'tmp_31_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln151_5 = zext i2 %lshr_ln148_1" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 290 'zext' 'zext_ln151_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 291 [1/1] (0.78ns)   --->   "%add_ln151 = add i6 %tmp_31_cast, i6 %zext_ln151_5" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 291 'add' 'add_ln151' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln151_6 = zext i6 %add_ln151" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 292 'zext' 'zext_ln151_6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln151_1 = trunc i6 %add_ln151" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 293 'trunc' 'trunc_ln151_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 294 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %trunc_ln151_1, i8 0" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 294 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 295 [1/1] (0.80ns)   --->   "%sub_ln151_2 = sub i12 %p_shl6, i12 %zext_ln151_6" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 295 'sub' 'sub_ln151_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 296 [2/2] (2.04ns)   --->   "%call_ln151 = call void @conv1_Pipeline_BW5, i12 %sub_ln151_2, i3 %trunc_ln146, i32 %bitcast_ln145, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 296 'call' 'call_ln151' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 19> <Delay = 0.00>
ST_37 : Operation 297 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @RELU1_BH_str"   --->   Operation 297 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 298 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40"   --->   Operation 298 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 299 [1/1] (0.00ns)   --->   "%specloopname_ln146 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [src/conv1.cpp:146->src/conv1.cpp:70]   --->   Operation 299 'specloopname' 'specloopname_ln146' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 300 [1/2] (0.00ns)   --->   "%call_ln151 = call void @conv1_Pipeline_BW5, i12 %sub_ln151_2, i3 %trunc_ln146, i32 %bitcast_ln145, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 300 'call' 'call_ln151' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 301 [1/1] (0.00ns)   --->   "%br_ln146 = br void %BW.i" [src/conv1.cpp:146->src/conv1.cpp:70]   --->   Operation 301 'br' 'br_ln146' <Predicate = true> <Delay = 0.00>

State 38 <SV = 14> <Delay = 0.42>
ST_38 : Operation 302 [1/2] (0.00ns)   --->   "%call_ln141 = call void @conv1_Pipeline_EXPORT_ROW_L, i32 %i2, i6 %trunc_ln141, i64 %output_ftmap_read, i19 %empty_107, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:141->src/conv1.cpp:70]   --->   Operation 302 'call' 'call_ln141' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 303 [1/1] (0.42ns)   --->   "%br_ln78 = br void %BW.i47" [src/conv1.cpp:78->src/conv1.cpp:72]   --->   Operation 303 'br' 'br_ln78' <Predicate = true> <Delay = 0.42>

State 39 <SV = 15> <Delay = 4.04>
ST_39 : Operation 304 [1/1] (0.00ns)   --->   "%indvar_flatten127 = phi i6 %add_ln78_1, void %for.inc16.i, i6 0, void %ROW.i.preheader" [src/conv1.cpp:78->src/conv1.cpp:72]   --->   Operation 304 'phi' 'indvar_flatten127' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 305 [1/1] (0.00ns)   --->   "%o_1 = phi i4 %select_ln78_1, void %for.inc16.i, i4 0, void %ROW.i.preheader" [src/conv1.cpp:78->src/conv1.cpp:72]   --->   Operation 305 'phi' 'o_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 306 [1/1] (0.00ns)   --->   "%h_1 = phi i4 %add_ln79_2, void %for.inc16.i, i4 0, void %ROW.i.preheader" [src/conv1.cpp:79->src/conv1.cpp:72]   --->   Operation 306 'phi' 'h_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 307 [1/1] (0.78ns)   --->   "%icmp_ln78 = icmp_eq  i6 %indvar_flatten127, i6 40" [src/conv1.cpp:78->src/conv1.cpp:72]   --->   Operation 307 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 308 [1/1] (0.78ns)   --->   "%add_ln78_1 = add i6 %indvar_flatten127, i6 1" [src/conv1.cpp:78->src/conv1.cpp:72]   --->   Operation 308 'add' 'add_ln78_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 309 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %for.inc16.i, void %_Z12clear_bufferPA15_A255_f.exit" [src/conv1.cpp:78->src/conv1.cpp:72]   --->   Operation 309 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 310 [1/1] (0.79ns)   --->   "%add_ln78 = add i4 %o_1, i4 1" [src/conv1.cpp:78->src/conv1.cpp:72]   --->   Operation 310 'add' 'add_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 311 [1/1] (0.79ns)   --->   "%icmp_ln79 = icmp_eq  i4 %h_1, i4 15" [src/conv1.cpp:79->src/conv1.cpp:72]   --->   Operation 311 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 312 [1/1] (0.39ns)   --->   "%select_ln78 = select i1 %icmp_ln79, i4 0, i4 %h_1" [src/conv1.cpp:78->src/conv1.cpp:72]   --->   Operation 312 'select' 'select_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 313 [1/1] (0.39ns)   --->   "%select_ln78_1 = select i1 %icmp_ln79, i4 %add_ln78, i4 %o_1" [src/conv1.cpp:78->src/conv1.cpp:72]   --->   Operation 313 'select' 'select_ln78_1' <Predicate = (!icmp_ln78)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i4 %select_ln78_1" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 314 'trunc' 'trunc_ln83' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_39 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i4 %select_ln78" [src/conv1.cpp:79->src/conv1.cpp:72]   --->   Operation 315 'trunc' 'trunc_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_39 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i4 %select_ln78" [src/conv1.cpp:79->src/conv1.cpp:72]   --->   Operation 316 'zext' 'zext_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_39 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln78, i32 3" [src/conv1.cpp:79->src/conv1.cpp:72]   --->   Operation 317 'bitselect' 'tmp_26' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_39 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln78_1, i1 %tmp_26" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 318 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_39 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i5 %tmp_27" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 319 'zext' 'zext_ln83' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_39 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i1.i8, i3 %trunc_ln83, i1 %tmp_26, i8 0" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 320 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_39 : Operation 321 [1/1] (0.80ns)   --->   "%sub_ln83 = sub i12 %tmp_28, i12 %zext_ln83" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 321 'sub' 'sub_ln83' <Predicate = (!icmp_ln78)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 322 [2/2] (2.04ns)   --->   "%call_ln83 = call void @conv1_Pipeline_BW6, i12 %sub_ln83, i3 %trunc_ln79, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 322 'call' 'call_ln83' <Predicate = (!icmp_ln78)> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 323 [1/1] (0.79ns)   --->   "%add_ln79 = add i4 %select_ln78, i4 1" [src/conv1.cpp:79->src/conv1.cpp:72]   --->   Operation 323 'add' 'add_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %add_ln79, i32 3" [src/conv1.cpp:81->src/conv1.cpp:72]   --->   Operation 324 'bitselect' 'tmp_29' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_39 : Operation 325 [1/1] (0.79ns)   --->   "%add_ln79_1 = add i5 %zext_ln79, i5 2" [src/conv1.cpp:79->src/conv1.cpp:72]   --->   Operation 325 'add' 'add_ln79_1' <Predicate = (!icmp_ln78)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 326 [1/1] (0.00ns)   --->   "%lshr_ln81_1 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %add_ln79_1, i32 3, i32 4" [src/conv1.cpp:81->src/conv1.cpp:72]   --->   Operation 326 'partselect' 'lshr_ln81_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_39 : Operation 327 [1/1] (0.79ns)   --->   "%add_ln79_2 = add i4 %select_ln78, i4 3" [src/conv1.cpp:79->src/conv1.cpp:72]   --->   Operation 327 'add' 'add_ln79_2' <Predicate = (!icmp_ln78)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 328 [1/1] (0.76ns)   --->   "%add_ln32 = add i8 %select_ln141, i8 15" [src/conv1.cpp:32]   --->   Operation 328 'add' 'add_ln32' <Predicate = (icmp_ln78)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 329 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 %add_ln31_2, i8 %indvar_flatten136" [src/conv1.cpp:32]   --->   Operation 329 'store' 'store_ln32' <Predicate = (icmp_ln78)> <Delay = 0.42>
ST_39 : Operation 330 [1/1] (0.42ns)   --->   "%store_ln32 = store i7 %select_ln141_1, i7 %out" [src/conv1.cpp:32]   --->   Operation 330 'store' 'store_ln32' <Predicate = (icmp_ln78)> <Delay = 0.42>
ST_39 : Operation 331 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 %add_ln32, i8 %h" [src/conv1.cpp:32]   --->   Operation 331 'store' 'store_ln32' <Predicate = (icmp_ln78)> <Delay = 0.42>
ST_39 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_IN" [src/conv1.cpp:32]   --->   Operation 332 'br' 'br_ln32' <Predicate = (icmp_ln78)> <Delay = 0.00>

State 40 <SV = 16> <Delay = 0.00>
ST_40 : Operation 333 [1/2] (0.00ns)   --->   "%call_ln83 = call void @conv1_Pipeline_BW6, i12 %sub_ln83, i3 %trunc_ln79, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 333 'call' 'call_ln83' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 17> <Delay = 2.85>
ST_41 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln78_1, i1 %tmp_29" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 334 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln83_4 = zext i5 %tmp_30" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 335 'zext' 'zext_ln83_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i1.i8, i3 %trunc_ln83, i1 %tmp_29, i8 0" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 336 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 337 [1/1] (0.80ns)   --->   "%sub_ln83_1 = sub i12 %tmp_31, i12 %zext_ln83_4" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 337 'sub' 'sub_ln83_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 338 [2/2] (2.04ns)   --->   "%call_ln83 = call void @conv1_Pipeline_BW7, i12 %sub_ln83_1, i3 %trunc_ln79, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 338 'call' 'call_ln83' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 18> <Delay = 0.00>
ST_42 : Operation 339 [1/2] (0.00ns)   --->   "%call_ln83 = call void @conv1_Pipeline_BW7, i12 %sub_ln83_1, i3 %trunc_ln79, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 339 'call' 'call_ln83' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 19> <Delay = 3.64>
ST_43 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln78_1, i1 0" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 340 'bitconcatenate' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i5 %tmp_25" [src/conv1.cpp:79->src/conv1.cpp:72]   --->   Operation 341 'zext' 'zext_ln79_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln83_5 = zext i2 %lshr_ln81_1" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 342 'zext' 'zext_ln83_5' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 343 [1/1] (0.78ns)   --->   "%add_ln83 = add i6 %zext_ln79_1, i6 %zext_ln83_5" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 343 'add' 'add_ln83' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln83_6 = zext i6 %add_ln83" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 344 'zext' 'zext_ln83_6' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln83_1 = trunc i6 %add_ln83" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 345 'trunc' 'trunc_ln83_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 346 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %trunc_ln83_1, i8 0" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 346 'bitconcatenate' 'p_shl7' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 347 [1/1] (0.80ns)   --->   "%sub_ln83_2 = sub i12 %p_shl7, i12 %zext_ln83_6" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 347 'sub' 'sub_ln83_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 348 [2/2] (2.04ns)   --->   "%call_ln83 = call void @conv1_Pipeline_BW8, i12 %sub_ln83_2, i3 %trunc_ln79, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 348 'call' 'call_ln83' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 20> <Delay = 0.00>
ST_44 : Operation 349 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CLEAR_BH_str"   --->   Operation 349 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 350 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40"   --->   Operation 350 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 351 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [src/conv1.cpp:79->src/conv1.cpp:72]   --->   Operation 351 'specloopname' 'specloopname_ln79' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 352 [1/2] (0.00ns)   --->   "%call_ln83 = call void @conv1_Pipeline_BW8, i12 %sub_ln83_2, i3 %trunc_ln79, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:83->src/conv1.cpp:72]   --->   Operation 352 'call' 'call_ln83' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 353 [1/1] (0.00ns)   --->   "%br_ln79 = br void %BW.i47" [src/conv1.cpp:79->src/conv1.cpp:72]   --->   Operation 353 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten136') [24]  (0.000 ns)
	'store' operation ('store_ln31', src/conv1.cpp:31) of constant 0 on local variable 'indvar_flatten136' [36]  (0.427 ns)

 <State 2>: 4.328ns
The critical path consists of the following:
	'load' operation ('out_load', src/conv1.cpp:31) on local variable 'out' [47]  (0.000 ns)
	'add' operation ('add_ln31', src/conv1.cpp:31) [48]  (0.773 ns)
	'select' operation ('select_ln141_1', src/conv1.cpp:141->src/conv1.cpp:70) [53]  (0.360 ns)
	'mul' operation ('mul_ln141', src/conv1.cpp:141->src/conv1.cpp:70) [56]  (2.110 ns)
	'add' operation ('add_ln141', src/conv1.cpp:141->src/conv1.cpp:70) [58]  (1.085 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('w1_addr', src/conv1.cpp:128->src/conv1.cpp:37) [63]  (0.000 ns)
	bus request operation ('empty_110', src/conv1.cpp:128->src/conv1.cpp:37) on port 'w1' (src/conv1.cpp:128->src/conv1.cpp:37) [64]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_110', src/conv1.cpp:128->src/conv1.cpp:37) on port 'w1' (src/conv1.cpp:128->src/conv1.cpp:37) [64]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_110', src/conv1.cpp:128->src/conv1.cpp:37) on port 'w1' (src/conv1.cpp:128->src/conv1.cpp:37) [64]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_110', src/conv1.cpp:128->src/conv1.cpp:37) on port 'w1' (src/conv1.cpp:128->src/conv1.cpp:37) [64]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_110', src/conv1.cpp:128->src/conv1.cpp:37) on port 'w1' (src/conv1.cpp:128->src/conv1.cpp:37) [64]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_110', src/conv1.cpp:128->src/conv1.cpp:37) on port 'w1' (src/conv1.cpp:128->src/conv1.cpp:37) [64]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_110', src/conv1.cpp:128->src/conv1.cpp:37) on port 'w1' (src/conv1.cpp:128->src/conv1.cpp:37) [64]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_110', src/conv1.cpp:128->src/conv1.cpp:37) on port 'w1' (src/conv1.cpp:128->src/conv1.cpp:37) [64]  (7.300 ns)

 <State 11>: 0.765ns
The critical path consists of the following:
	'call' operation ('call_ln36', src/conv1.cpp:36) to 'load_input_buffer_c1' [62]  (0.765 ns)

 <State 12>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('o', src/conv1.cpp:47) with incoming values : ('add_ln47', src/conv1.cpp:47) [68]  (0.427 ns)

 <State 13>: 0.797ns
The critical path consists of the following:
	'phi' operation ('o', src/conv1.cpp:47) with incoming values : ('add_ln47', src/conv1.cpp:47) [68]  (0.000 ns)
	'icmp' operation ('icmp_ln47', src/conv1.cpp:47) [69]  (0.797 ns)

 <State 14>: 1.598ns
The critical path consists of the following:
	'phi' operation ('r', src/conv1.cpp:50) with incoming values : ('add_ln50', src/conv1.cpp:50) [82]  (0.000 ns)
	'add' operation ('empty', src/conv1.cpp:47) [92]  (0.789 ns)
	'sub' operation ('empty_105', src/conv1.cpp:47) [96]  (0.809 ns)

 <State 15>: 2.046ns
The critical path consists of the following:
	'phi' operation ('c', src/conv1.cpp:52) with incoming values : ('add_ln52', src/conv1.cpp:52) [102]  (0.000 ns)
	'add' operation ('empty_106', src/conv1.cpp:47) [108]  (0.809 ns)
	'getelementptr' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_93', src/conv1.cpp:47) [110]  (0.000 ns)
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_95', src/conv1.cpp:63) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7' [114]  (1.237 ns)

 <State 16>: 4.718ns
The critical path consists of the following:
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_95', src/conv1.cpp:63) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7' [114]  (1.237 ns)
	'select' operation ('select_ln63', src/conv1.cpp:63) [116]  (0.449 ns)
	'call' operation ('call_ln63', src/conv1.cpp:63) to 'conv1_Pipeline_KR_KC' [117]  (3.032 ns)

 <State 17>: 6.437ns
The critical path consists of the following:
	'call' operation ('call_ln63', src/conv1.cpp:63) to 'conv1_Pipeline_KR_KC' [117]  (6.437 ns)

 <State 18>: 1.237ns
The critical path consists of the following:
	'load' operation ('add_loc_load') on local variable 'add_loc' [118]  (0.000 ns)
	'store' operation ('store_ln63', src/conv1.cpp:63) of variable 'add_loc_load' on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3' [121]  (1.237 ns)

 <State 19>: 2.046ns
The critical path consists of the following:
	'phi' operation ('c', src/conv1.cpp:52) with incoming values : ('add_ln52_1', src/conv1.cpp:52) [132]  (0.000 ns)
	'add' operation ('empty_111', src/conv1.cpp:47) [138]  (0.809 ns)
	'getelementptr' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_97', src/conv1.cpp:47) [140]  (0.000 ns)
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_99', src/conv1.cpp:63) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6' [144]  (1.237 ns)

 <State 20>: 4.718ns
The critical path consists of the following:
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_99', src/conv1.cpp:63) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6' [144]  (1.237 ns)
	'select' operation ('select_ln63_1', src/conv1.cpp:63) [146]  (0.449 ns)
	'call' operation ('call_ln63', src/conv1.cpp:63) to 'conv1_Pipeline_KR_KC1' [147]  (3.032 ns)

 <State 21>: 6.437ns
The critical path consists of the following:
	'call' operation ('call_ln63', src/conv1.cpp:63) to 'conv1_Pipeline_KR_KC1' [147]  (6.437 ns)

 <State 22>: 1.237ns
The critical path consists of the following:
	'load' operation ('add52_1_loc_load') on local variable 'add52_1_loc' [148]  (0.000 ns)
	'store' operation ('store_ln63', src/conv1.cpp:63) of variable 'add52_1_loc_load' on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2' [151]  (1.237 ns)

 <State 23>: 2.046ns
The critical path consists of the following:
	'phi' operation ('c', src/conv1.cpp:52) with incoming values : ('add_ln52_2', src/conv1.cpp:52) [162]  (0.000 ns)
	'add' operation ('empty_112', src/conv1.cpp:47) [168]  (0.809 ns)
	'getelementptr' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_101', src/conv1.cpp:47) [170]  (0.000 ns)
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_103', src/conv1.cpp:63) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5' [174]  (1.237 ns)

 <State 24>: 4.718ns
The critical path consists of the following:
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_103', src/conv1.cpp:63) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5' [174]  (1.237 ns)
	'select' operation ('select_ln63_2', src/conv1.cpp:63) [176]  (0.449 ns)
	'call' operation ('call_ln63', src/conv1.cpp:63) to 'conv1_Pipeline_KR_KC2' [177]  (3.032 ns)

 <State 25>: 6.437ns
The critical path consists of the following:
	'call' operation ('call_ln63', src/conv1.cpp:63) to 'conv1_Pipeline_KR_KC2' [177]  (6.437 ns)

 <State 26>: 1.237ns
The critical path consists of the following:
	'load' operation ('add52_2_loc_load') on local variable 'add52_2_loc' [178]  (0.000 ns)
	'store' operation ('store_ln63', src/conv1.cpp:63) of variable 'add52_2_loc_load' on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1' [181]  (1.237 ns)

 <State 27>: 2.046ns
The critical path consists of the following:
	'phi' operation ('c', src/conv1.cpp:52) with incoming values : ('add_ln52_3', src/conv1.cpp:52) [195]  (0.000 ns)
	'add' operation ('empty_113', src/conv1.cpp:47) [201]  (0.809 ns)
	'getelementptr' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_105', src/conv1.cpp:47) [203]  (0.000 ns)
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_107', src/conv1.cpp:63) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4' [207]  (1.237 ns)

 <State 28>: 4.718ns
The critical path consists of the following:
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_107', src/conv1.cpp:63) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4' [207]  (1.237 ns)
	'select' operation ('select_ln63_3', src/conv1.cpp:63) [209]  (0.449 ns)
	'call' operation ('call_ln63', src/conv1.cpp:63) to 'conv1_Pipeline_KR_KC3' [210]  (3.032 ns)

 <State 29>: 6.437ns
The critical path consists of the following:
	'call' operation ('call_ln63', src/conv1.cpp:63) to 'conv1_Pipeline_KR_KC3' [210]  (6.437 ns)

 <State 30>: 1.237ns
The critical path consists of the following:
	'load' operation ('add52_3_loc_load') on local variable 'add52_3_loc' [211]  (0.000 ns)
	'store' operation ('store_ln63', src/conv1.cpp:63) of variable 'add52_3_loc_load' on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4' [217]  (1.237 ns)

 <State 31>: 2.418ns
The critical path consists of the following:
	'phi' operation ('bout', src/conv1.cpp:145->src/conv1.cpp:70) with incoming values : ('select_ln145_1', src/conv1.cpp:145->src/conv1.cpp:70) [231]  (0.000 ns)
	'add' operation ('add_ln145', src/conv1.cpp:145->src/conv1.cpp:70) [239]  (0.797 ns)
	'select' operation ('select_ln145_2', src/conv1.cpp:145->src/conv1.cpp:70) [250]  (0.384 ns)
	'getelementptr' operation ('conv1_biases_addr', src/conv1.cpp:145->src/conv1.cpp:70) [252]  (0.000 ns)
	'load' operation ('conv1_biases_load', src/conv1.cpp:145->src/conv1.cpp:70) on array 'conv1_biases' [253]  (1.237 ns)

 <State 32>: 3.283ns
The critical path consists of the following:
	'load' operation ('conv1_biases_load', src/conv1.cpp:145->src/conv1.cpp:70) on array 'conv1_biases' [253]  (1.237 ns)
	'call' operation ('call_ln151', src/conv1.cpp:151->src/conv1.cpp:70) to 'conv1_Pipeline_BW' [263]  (2.046 ns)

 <State 33>: 0.000ns
The critical path consists of the following:

 <State 34>: 2.855ns
The critical path consists of the following:
	'sub' operation ('sub_ln151_1', src/conv1.cpp:151->src/conv1.cpp:70) [269]  (0.809 ns)
	'call' operation ('call_ln151', src/conv1.cpp:151->src/conv1.cpp:70) to 'conv1_Pipeline_BW4' [270]  (2.046 ns)

 <State 35>: 0.000ns
The critical path consists of the following:

 <State 36>: 3.644ns
The critical path consists of the following:
	'add' operation ('add_ln151', src/conv1.cpp:151->src/conv1.cpp:70) [274]  (0.789 ns)
	'sub' operation ('sub_ln151_2', src/conv1.cpp:151->src/conv1.cpp:70) [278]  (0.809 ns)
	'call' operation ('call_ln151', src/conv1.cpp:151->src/conv1.cpp:70) to 'conv1_Pipeline_BW5' [279]  (2.046 ns)

 <State 37>: 0.000ns
The critical path consists of the following:

 <State 38>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten127', src/conv1.cpp:78->src/conv1.cpp:72) with incoming values : ('add_ln78_1', src/conv1.cpp:78->src/conv1.cpp:72) [291]  (0.427 ns)

 <State 39>: 4.043ns
The critical path consists of the following:
	'phi' operation ('o', src/conv1.cpp:78->src/conv1.cpp:72) with incoming values : ('select_ln78_1', src/conv1.cpp:78->src/conv1.cpp:72) [292]  (0.000 ns)
	'add' operation ('add_ln78', src/conv1.cpp:78->src/conv1.cpp:72) [298]  (0.797 ns)
	'select' operation ('select_ln78_1', src/conv1.cpp:78->src/conv1.cpp:72) [303]  (0.391 ns)
	'sub' operation ('sub_ln83', src/conv1.cpp:83->src/conv1.cpp:72) [314]  (0.809 ns)
	'call' operation ('call_ln83', src/conv1.cpp:83->src/conv1.cpp:72) to 'conv1_Pipeline_BW6' [315]  (2.046 ns)

 <State 40>: 0.000ns
The critical path consists of the following:

 <State 41>: 2.855ns
The critical path consists of the following:
	'sub' operation ('sub_ln83_1', src/conv1.cpp:83->src/conv1.cpp:72) [321]  (0.809 ns)
	'call' operation ('call_ln83', src/conv1.cpp:83->src/conv1.cpp:72) to 'conv1_Pipeline_BW7' [322]  (2.046 ns)

 <State 42>: 0.000ns
The critical path consists of the following:

 <State 43>: 3.644ns
The critical path consists of the following:
	'add' operation ('add_ln83', src/conv1.cpp:83->src/conv1.cpp:72) [326]  (0.789 ns)
	'sub' operation ('sub_ln83_2', src/conv1.cpp:83->src/conv1.cpp:72) [330]  (0.809 ns)
	'call' operation ('call_ln83', src/conv1.cpp:83->src/conv1.cpp:72) to 'conv1_Pipeline_BW8' [331]  (2.046 ns)

 <State 44>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
