#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e881547380 .scope module, "write_reg_tb" "write_reg_tb" 2 25;
 .timescale 0 0;
v000001e8813abd30_0 .var "busw", 3 0;
v000001e8813abdd0_0 .var "clk", 0 0;
v000001e8813abe70_0 .net "q", 3 0, L_000001e881546c50;  1 drivers
v000001e8815ac160_0 .var "rst", 0 0;
v000001e8815abee0_0 .var "rw", 3 0;
v000001e8815ac5c0_0 .var "write_enable", 0 0;
S_000001e8813ad3b0 .scope module, "t1" "write_reg" 2 30, 2 1 0, S_000001e881547380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 4 "rw";
    .port_info 4 /INPUT 4 "busw";
    .port_info 5 /OUTPUT 4 "q";
L_000001e881546c50 .functor BUFZ 4, L_000001e8815abb20, C4<0000>, C4<0000>, C4<0000>;
v000001e881547510_0 .net *"_ivl_0", 3 0, L_000001e8815abb20;  1 drivers
v000001e8813a6850_0 .net *"_ivl_2", 5 0, L_000001e8815ac200;  1 drivers
L_000001e8815ac868 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e8815475b0_0 .net *"_ivl_5", 1 0, L_000001e8815ac868;  1 drivers
v000001e8813ad540_0 .net "busw", 3 0, v000001e8813abd30_0;  1 drivers
v000001e8813ad5e0_0 .net "clk", 0 0, v000001e8813abdd0_0;  1 drivers
v000001e8813ad680_0 .var/i "i", 31 0;
v000001e8813ad720_0 .net "q", 3 0, L_000001e881546c50;  alias, 1 drivers
v000001e8813abab0 .array "register_file", 0 15, 3 0;
v000001e8813abb50_0 .net "rst", 0 0, v000001e8815ac160_0;  1 drivers
v000001e8813abbf0_0 .net "rw", 3 0, v000001e8815abee0_0;  1 drivers
v000001e8813abc90_0 .net "write_enable", 0 0, v000001e8815ac5c0_0;  1 drivers
E_000001e8815448c0 .event posedge, v000001e8813ad5e0_0;
L_000001e8815abb20 .array/port v000001e8813abab0, L_000001e8815ac200;
L_000001e8815ac200 .concat [ 4 2 0 0], v000001e8815abee0_0, L_000001e8815ac868;
    .scope S_000001e8813ad3b0;
T_0 ;
    %wait E_000001e8815448c0;
    %load/vec4 v000001e8813abb50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e8813ad680_0, 0, 32;
T_0.2 ;
    %load/vec4 v000001e8813ad680_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 4, v000001e8813ad680_0;
    %store/vec4a v000001e8813abab0, 4, 0;
    %load/vec4 v000001e8813ad680_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e8813ad680_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
T_0.0 ;
    %load/vec4 v000001e8813abc90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v000001e8813ad540_0;
    %load/vec4 v000001e8813abbf0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v000001e8813abab0, 4, 0;
T_0.4 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001e881547380;
T_1 ;
    %delay 5, 0;
    %load/vec4 v000001e8813abdd0_0;
    %inv;
    %store/vec4 v000001e8813abdd0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e881547380;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8813abdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8815ac5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e8815ac160_0, 0, 1;
    %vpi_call 2 35 "$monitor", "Time=%f, clk=%b, rst =%b, write_enable=%b rw=%4b busw=%4b q=%4b", $time, v000001e8813abdd0_0, v000001e8815ac160_0, v000001e8815ac5c0_0, v000001e8815abee0_0, v000001e8813abd30_0, v000001e8813abe70_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8815ac160_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e8815abee0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e8815ac5c0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001e8813abd30_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8815ac160_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001e8815abee0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e8815ac5c0_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001e8813abd30_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8815ac160_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001e8815abee0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e8815ac5c0_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001e8813abd30_0, 0, 4;
    %delay 20, 0;
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "write_reg.v";
