// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="maxpool_CIF_0_2_maxpool_CIF_0_2,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=12.592000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=2697,HLS_SYN_LUT=6926,HLS_VERSION=2023_2}" *)

module maxpool_CIF_0_2 (
        ap_clk,
        ap_rst_n,
        in_r_TDATA,
        in_r_TVALID,
        in_r_TREADY,
        out_r_TDATA,
        out_r_TVALID,
        out_r_TREADY
);

parameter    ap_ST_fsm_state1 = 52'd1;
parameter    ap_ST_fsm_state2 = 52'd2;
parameter    ap_ST_fsm_state3 = 52'd4;
parameter    ap_ST_fsm_state4 = 52'd8;
parameter    ap_ST_fsm_state5 = 52'd16;
parameter    ap_ST_fsm_state6 = 52'd32;
parameter    ap_ST_fsm_state7 = 52'd64;
parameter    ap_ST_fsm_state8 = 52'd128;
parameter    ap_ST_fsm_state9 = 52'd256;
parameter    ap_ST_fsm_state10 = 52'd512;
parameter    ap_ST_fsm_state11 = 52'd1024;
parameter    ap_ST_fsm_state12 = 52'd2048;
parameter    ap_ST_fsm_state13 = 52'd4096;
parameter    ap_ST_fsm_state14 = 52'd8192;
parameter    ap_ST_fsm_state15 = 52'd16384;
parameter    ap_ST_fsm_state16 = 52'd32768;
parameter    ap_ST_fsm_state17 = 52'd65536;
parameter    ap_ST_fsm_state18 = 52'd131072;
parameter    ap_ST_fsm_state19 = 52'd262144;
parameter    ap_ST_fsm_state20 = 52'd524288;
parameter    ap_ST_fsm_state21 = 52'd1048576;
parameter    ap_ST_fsm_state22 = 52'd2097152;
parameter    ap_ST_fsm_state23 = 52'd4194304;
parameter    ap_ST_fsm_state24 = 52'd8388608;
parameter    ap_ST_fsm_state25 = 52'd16777216;
parameter    ap_ST_fsm_state26 = 52'd33554432;
parameter    ap_ST_fsm_state27 = 52'd67108864;
parameter    ap_ST_fsm_state28 = 52'd134217728;
parameter    ap_ST_fsm_state29 = 52'd268435456;
parameter    ap_ST_fsm_state30 = 52'd536870912;
parameter    ap_ST_fsm_state31 = 52'd1073741824;
parameter    ap_ST_fsm_state32 = 52'd2147483648;
parameter    ap_ST_fsm_state33 = 52'd4294967296;
parameter    ap_ST_fsm_state34 = 52'd8589934592;
parameter    ap_ST_fsm_state35 = 52'd17179869184;
parameter    ap_ST_fsm_state36 = 52'd34359738368;
parameter    ap_ST_fsm_state37 = 52'd68719476736;
parameter    ap_ST_fsm_state38 = 52'd137438953472;
parameter    ap_ST_fsm_state39 = 52'd274877906944;
parameter    ap_ST_fsm_state40 = 52'd549755813888;
parameter    ap_ST_fsm_state41 = 52'd1099511627776;
parameter    ap_ST_fsm_state42 = 52'd2199023255552;
parameter    ap_ST_fsm_state43 = 52'd4398046511104;
parameter    ap_ST_fsm_state44 = 52'd8796093022208;
parameter    ap_ST_fsm_state45 = 52'd17592186044416;
parameter    ap_ST_fsm_state46 = 52'd35184372088832;
parameter    ap_ST_fsm_state47 = 52'd70368744177664;
parameter    ap_ST_fsm_state48 = 52'd140737488355328;
parameter    ap_ST_fsm_state49 = 52'd281474976710656;
parameter    ap_ST_fsm_state50 = 52'd562949953421312;
parameter    ap_ST_fsm_state51 = 52'd1125899906842624;
parameter    ap_ST_fsm_state52 = 52'd2251799813685248;

input   ap_clk;
input   ap_rst_n;
input  [63:0] in_r_TDATA;
input   in_r_TVALID;
output   in_r_TREADY;
output  [63:0] out_r_TDATA;
output   out_r_TVALID;
input   out_r_TREADY;

 reg    ap_rst_n_inv;
reg   [31:0] IFMCH_curr;
reg   [31:0] IFMDim_curr;
reg    in_r_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [51:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    out_r_TDATA_blk_n;
wire    ap_CS_fsm_state9;
reg    ap_block_state1;
reg    ap_block_state2;
reg    ap_block_state3;
reg    ap_block_state4;
reg    ap_block_state5;
reg    ap_block_state6;
reg    ap_block_state7;
reg    ap_block_state8;
wire   [31:0] valIn_data_fu_582_p1;
reg   [31:0] valIn_data_reg_845;
wire   [31:0] valIn_data_1_fu_586_p1;
reg   [31:0] valIn_data_1_reg_851;
wire  signed [31:0] valIn_data_2_fu_590_p1;
reg  signed [31:0] valIn_data_2_reg_857;
wire  signed [31:0] valIn_data_3_fu_594_p1;
reg  signed [31:0] valIn_data_3_reg_863;
wire  signed [31:0] valIn_data_4_fu_598_p1;
reg  signed [31:0] valIn_data_4_reg_868;
wire   [31:0] valIn_data_5_fu_602_p1;
reg   [31:0] valIn_data_5_reg_874;
wire   [0:0] icmp_ln153_fu_621_p2;
reg   [0:0] icmp_ln153_reg_882;
wire  signed [31:0] KER_size_0_fu_626_p2;
reg  signed [31:0] KER_size_0_reg_886;
wire    ap_CS_fsm_state40;
wire   [30:0] pool_out_bound_fu_634_p4;
reg   [30:0] pool_out_bound_reg_912;
wire   [62:0] zext_ln154_1_fu_648_p1;
wire  signed [31:0] KER_size_1_fu_678_p2;
reg  signed [31:0] KER_size_1_reg_939;
wire    ap_CS_fsm_state41;
wire   [31:0] KER_bound_fu_682_p2;
reg   [31:0] KER_bound_reg_944;
wire    ap_CS_fsm_state42;
wire   [31:0] sub_fu_689_p2;
reg   [31:0] sub_reg_949;
wire    ap_CS_fsm_state45;
wire   [31:0] sub131_fu_694_p2;
reg   [31:0] sub131_reg_955;
wire   [31:0] sub137_fu_700_p2;
reg   [31:0] sub137_reg_961;
wire   [32:0] tmp_3_fu_705_p3;
reg   [32:0] tmp_3_reg_966;
wire   [31:0] tmp_5_fu_712_p3;
reg   [31:0] tmp_5_reg_971;
wire   [62:0] grp_fu_569_p2;
reg   [62:0] mul_ln154_reg_976;
wire   [62:0] grp_fu_573_p2;
reg   [62:0] mul_ln154_1_reg_981;
wire   [62:0] add_ln155_fu_727_p2;
reg   [62:0] add_ln155_reg_989;
wire    ap_CS_fsm_state46;
wire   [30:0] select_ln155_fu_744_p3;
reg   [30:0] select_ln155_reg_994;
wire   [0:0] select_ln155_1_fu_768_p3;
reg   [0:0] select_ln155_1_reg_999;
wire   [31:0] select_ln155_2_fu_776_p3;
reg   [31:0] select_ln155_2_reg_1004;
wire   [31:0] zext_ln156_fu_784_p1;
reg   [31:0] zext_ln156_reg_1009;
wire   [31:0] add_ln157_fu_793_p2;
reg   [31:0] add_ln157_reg_1017;
wire    ap_CS_fsm_state47;
wire   [2:0] trunc_ln158_fu_812_p1;
reg   [2:0] trunc_ln158_reg_1022;
wire   [30:0] add_ln158_fu_816_p2;
reg   [30:0] add_ln158_reg_1027;
wire   [0:0] cmp132_not_fu_822_p2;
reg   [0:0] cmp132_not_reg_1032;
reg   [4:0] buf_address0;
reg    buf_ce0;
wire   [31:0] buf_q0;
reg   [4:0] buf_address1;
reg    buf_ce1;
reg    buf_we1;
reg   [31:0] buf_d1;
reg   [4:0] buf_1_address0;
reg    buf_1_ce0;
wire   [31:0] buf_1_q0;
reg   [4:0] buf_1_address1;
reg    buf_1_ce1;
reg    buf_1_we1;
reg   [31:0] buf_1_d1;
reg   [4:0] buf_2_address0;
reg    buf_2_ce0;
wire   [31:0] buf_2_q0;
reg   [4:0] buf_2_address1;
reg    buf_2_ce1;
reg    buf_2_we1;
reg   [31:0] buf_2_d1;
reg   [4:0] buf_3_address0;
reg    buf_3_ce0;
wire   [31:0] buf_3_q0;
reg   [4:0] buf_3_address1;
reg    buf_3_ce1;
reg    buf_3_we1;
reg   [31:0] buf_3_d1;
reg   [4:0] buf_4_address0;
reg    buf_4_ce0;
wire   [31:0] buf_4_q0;
reg   [4:0] buf_4_address1;
reg    buf_4_ce1;
reg    buf_4_we1;
reg   [31:0] buf_4_d1;
reg   [4:0] buf_5_address0;
reg    buf_5_ce0;
wire   [31:0] buf_5_q0;
reg   [4:0] buf_5_address1;
reg    buf_5_ce1;
reg    buf_5_we1;
reg   [31:0] buf_5_d1;
reg   [4:0] buf_6_address0;
reg    buf_6_ce0;
wire   [31:0] buf_6_q0;
reg   [4:0] buf_6_address1;
reg    buf_6_ce1;
reg    buf_6_we1;
reg   [31:0] buf_6_d1;
reg   [4:0] buf_7_address0;
reg    buf_7_ce0;
wire   [31:0] buf_7_q0;
reg   [4:0] buf_7_address1;
reg    buf_7_ce1;
reg    buf_7_we1;
reg   [31:0] buf_7_d1;
reg    acc_ce0;
wire   [31:0] acc_q0;
reg   [4:0] acc_address1;
reg    acc_ce1;
reg    acc_we1;
reg   [31:0] acc_d1;
wire   [31:0] acc_q1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_done;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_idle;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_ready;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_7_address1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_7_ce1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_7_we1;
wire   [31:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_7_d1;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_6_address1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_6_ce1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_6_we1;
wire   [31:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_6_d1;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_5_address1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_5_ce1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_5_we1;
wire   [31:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_5_d1;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_4_address1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_4_ce1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_4_we1;
wire   [31:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_4_d1;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_3_address1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_3_ce1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_3_we1;
wire   [31:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_3_d1;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_2_address1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_2_ce1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_2_we1;
wire   [31:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_2_d1;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_1_address1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_1_ce1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_1_we1;
wire   [31:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_1_d1;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_r_address1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_r_ce1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_r_we1;
wire   [31:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_r_d1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_done;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_idle;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_ready;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_out_r_TREADY;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_in_r_TREADY;
wire   [63:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_out_r_TDATA;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_out_r_TVALID;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_done;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_idle;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_ready;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_in_r_TREADY;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_address0;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_ce0;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_address1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_ce1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_we1;
wire   [31:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_done;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_idle;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_ready;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_out_r_TREADY;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_address1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_ce1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1;
wire   [31:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_d1;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_address0;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_ce0;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_address1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_ce1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_we1;
wire   [31:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_d1;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_address0;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_ce0;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_address1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_ce1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_we1;
wire   [31:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_d1;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_address0;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_ce0;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_address1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_ce1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_we1;
wire   [31:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_d1;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_address0;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_ce0;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_address1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_ce1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_we1;
wire   [31:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_d1;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_address0;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_ce0;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_address1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_ce1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_we1;
wire   [31:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_d1;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_address0;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_ce0;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_address1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_ce1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_we1;
wire   [31:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_d1;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_address0;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_ce0;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_address1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_ce1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_we1;
wire   [31:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_d1;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_address0;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_ce0;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_address1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_ce1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_we1;
wire   [31:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_d1;
wire   [63:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_out_r_TDATA;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_out_r_TVALID;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_done;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_idle;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_ready;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_address0;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_ce0;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_address1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_ce1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_we1;
wire   [31:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_d1;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_address0;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_ce0;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_address1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_ce1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_we1;
wire   [31:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_d1;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_address0;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_ce0;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_address1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_ce1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_we1;
wire   [31:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_d1;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_address0;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_ce0;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_address1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_ce1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_we1;
wire   [31:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_d1;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_address0;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_ce0;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_address1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_ce1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_we1;
wire   [31:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_d1;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_address0;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_ce0;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_address1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_ce1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_we1;
wire   [31:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_d1;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_address0;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_ce0;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_address1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_ce1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_we1;
wire   [31:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_d1;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address0;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_ce0;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_ce1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_we1;
wire   [31:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1;
wire   [4:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_address1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_ce1;
wire    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_we1;
wire   [31:0] grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_d1;
reg   [31:0] indvar_flatten6_reg_482;
wire   [0:0] icmp_ln155_fu_722_p2;
wire    ap_CS_fsm_state50;
reg   [30:0] xp_reg_493;
reg    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg;
wire    ap_CS_fsm_state10;
reg    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state44;
reg    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg;
wire   [0:0] icmp_ln157_fu_788_p2;
wire    ap_CS_fsm_state48;
reg    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start_reg;
wire    ap_CS_fsm_state51;
reg    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state39;
wire   [0:0] icmp_ln125_fu_606_p2;
reg   [30:0] yp_fu_190;
wire   [30:0] yp_1_fu_827_p2;
reg   [31:0] num_img_fu_194;
reg   [62:0] indvar_flatten20_fu_198;
wire   [30:0] grp_fu_569_p0;
wire   [31:0] grp_fu_569_p1;
wire   [31:0] grp_fu_573_p0;
wire   [30:0] grp_fu_573_p1;
wire   [31:0] zext_ln154_fu_686_p1;
wire   [0:0] icmp_ln156_fu_739_p2;
wire   [31:0] add_ln155_1_fu_752_p2;
wire   [0:0] cmp130_not_mid1_fu_758_p2;
wire   [0:0] cmp130_not29_fu_763_p2;
wire   [0:0] icmp_ln158_fu_799_p2;
wire   [30:0] select_ln157_fu_804_p3;
reg   [51:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
reg    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
reg    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
reg    ap_ST_fsm_state50_blk;
reg    ap_ST_fsm_state51_blk;
reg    ap_ST_fsm_state52_blk;
wire    regslice_both_out_r_U_apdone_blk;
wire    ap_CS_fsm_state52;
wire    regslice_both_in_r_U_apdone_blk;
wire   [63:0] in_r_TDATA_int_regslice;
wire    in_r_TVALID_int_regslice;
reg    in_r_TREADY_int_regslice;
wire    regslice_both_in_r_U_ack_in;
reg   [63:0] out_r_TDATA_int_regslice;
reg    out_r_TVALID_int_regslice;
wire    out_r_TREADY_int_regslice;
wire    regslice_both_out_r_U_vld_out;
wire   [62:0] grp_fu_569_p10;
wire   [62:0] grp_fu_573_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 IFMCH_curr = 32'd0;
#0 IFMDim_curr = 32'd0;
#0 ap_CS_fsm = 52'd1;
#0 grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg = 1'b0;
#0 grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg = 1'b0;
#0 grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg = 1'b0;
#0 grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start_reg = 1'b0;
#0 grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg = 1'b0;
#0 yp_fu_190 = 31'd0;
#0 num_img_fu_194 = 32'd0;
#0 indvar_flatten20_fu_198 = 63'd0;
end

maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buf_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buf_address0),
    .ce0(buf_ce0),
    .q0(buf_q0),
    .address1(buf_address1),
    .ce1(buf_ce1),
    .we1(buf_we1),
    .d1(buf_d1)
);

maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buf_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buf_1_address0),
    .ce0(buf_1_ce0),
    .q0(buf_1_q0),
    .address1(buf_1_address1),
    .ce1(buf_1_ce1),
    .we1(buf_1_we1),
    .d1(buf_1_d1)
);

maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buf_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buf_2_address0),
    .ce0(buf_2_ce0),
    .q0(buf_2_q0),
    .address1(buf_2_address1),
    .ce1(buf_2_ce1),
    .we1(buf_2_we1),
    .d1(buf_2_d1)
);

maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buf_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buf_3_address0),
    .ce0(buf_3_ce0),
    .q0(buf_3_q0),
    .address1(buf_3_address1),
    .ce1(buf_3_ce1),
    .we1(buf_3_we1),
    .d1(buf_3_d1)
);

maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buf_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buf_4_address0),
    .ce0(buf_4_ce0),
    .q0(buf_4_q0),
    .address1(buf_4_address1),
    .ce1(buf_4_ce1),
    .we1(buf_4_we1),
    .d1(buf_4_d1)
);

maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buf_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buf_5_address0),
    .ce0(buf_5_ce0),
    .q0(buf_5_q0),
    .address1(buf_5_address1),
    .ce1(buf_5_ce1),
    .we1(buf_5_we1),
    .d1(buf_5_d1)
);

maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buf_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buf_6_address0),
    .ce0(buf_6_ce0),
    .q0(buf_6_q0),
    .address1(buf_6_address1),
    .ce1(buf_6_ce1),
    .we1(buf_6_we1),
    .d1(buf_6_d1)
);

maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buf_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buf_7_address0),
    .ce0(buf_7_ce0),
    .q0(buf_7_q0),
    .address1(buf_7_address1),
    .ce1(buf_7_ce1),
    .we1(buf_7_we1),
    .d1(buf_7_d1)
);

maxpool_CIF_0_2_acc_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
acc_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_address0),
    .ce0(acc_ce0),
    .q0(acc_q0),
    .address1(acc_address1),
    .ce1(acc_ce1),
    .we1(acc_we1),
    .d1(acc_d1),
    .q1(acc_q1)
);

maxpool_CIF_0_2_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1 grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start),
    .ap_done(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_done),
    .ap_idle(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_idle),
    .ap_ready(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_ready),
    .buf_7_address1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_7_address1),
    .buf_7_ce1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_7_ce1),
    .buf_7_we1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_7_we1),
    .buf_7_d1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_7_d1),
    .buf_6_address1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_6_address1),
    .buf_6_ce1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_6_ce1),
    .buf_6_we1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_6_we1),
    .buf_6_d1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_6_d1),
    .buf_5_address1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_5_address1),
    .buf_5_ce1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_5_ce1),
    .buf_5_we1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_5_we1),
    .buf_5_d1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_5_d1),
    .buf_4_address1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_4_address1),
    .buf_4_ce1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_4_ce1),
    .buf_4_we1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_4_we1),
    .buf_4_d1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_4_d1),
    .buf_3_address1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_3_address1),
    .buf_3_ce1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_3_ce1),
    .buf_3_we1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_3_we1),
    .buf_3_d1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_3_d1),
    .buf_2_address1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_2_address1),
    .buf_2_ce1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_2_ce1),
    .buf_2_we1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_2_we1),
    .buf_2_d1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_2_d1),
    .buf_1_address1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_1_address1),
    .buf_1_ce1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_1_ce1),
    .buf_1_we1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_1_we1),
    .buf_1_d1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_1_d1),
    .buf_r_address1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_r_address1),
    .buf_r_ce1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_r_ce1),
    .buf_r_we1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_r_we1),
    .buf_r_d1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_r_d1)
);

maxpool_CIF_0_2_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13 grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start),
    .ap_done(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_done),
    .ap_idle(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_idle),
    .ap_ready(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_ready),
    .in_r_TVALID(in_r_TVALID_int_regslice),
    .out_r_TREADY(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_out_r_TREADY),
    .KER_bound(KER_bound_reg_944),
    .in_r_TDATA(in_r_TDATA_int_regslice),
    .in_r_TREADY(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_in_r_TREADY),
    .out_r_TDATA(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_out_r_TDATA),
    .out_r_TVALID(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_out_r_TVALID)
);

maxpool_CIF_0_2_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9 grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start),
    .ap_done(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_done),
    .ap_idle(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_idle),
    .ap_ready(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_ready),
    .in_r_TVALID(in_r_TVALID_int_regslice),
    .IFMCH_curr_load(IFMCH_curr),
    .zext_ln154(tmp_3_reg_966),
    .in_r_TDATA(in_r_TDATA_int_regslice),
    .in_r_TREADY(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_in_r_TREADY),
    .acc_address0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_address0),
    .acc_ce0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_ce0),
    .acc_q0(acc_q0),
    .acc_address1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_address1),
    .acc_ce1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_ce1),
    .acc_we1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_we1),
    .acc_d1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1)
);

maxpool_CIF_0_2_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start),
    .ap_done(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_done),
    .ap_idle(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_idle),
    .ap_ready(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_ready),
    .out_r_TREADY(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_out_r_TREADY),
    .IFMCH_curr_load(IFMCH_curr),
    .mul_ln154(mul_ln154_reg_976),
    .acc_address1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_address1),
    .acc_ce1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_ce1),
    .acc_we1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1),
    .acc_d1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_d1),
    .sub131(sub131_reg_955),
    .cmp132_not(cmp132_not_reg_1032),
    .select_ln155_1(select_ln155_1_reg_999),
    .buf_7_address0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_address0),
    .buf_7_ce0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_ce0),
    .buf_7_q0(buf_7_q0),
    .buf_7_address1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_address1),
    .buf_7_ce1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_ce1),
    .buf_7_we1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_we1),
    .buf_7_d1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_d1),
    .buf_6_address0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_address0),
    .buf_6_ce0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_ce0),
    .buf_6_q0(buf_6_q0),
    .buf_6_address1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_address1),
    .buf_6_ce1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_ce1),
    .buf_6_we1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_we1),
    .buf_6_d1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_d1),
    .buf_5_address0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_address0),
    .buf_5_ce0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_ce0),
    .buf_5_q0(buf_5_q0),
    .buf_5_address1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_address1),
    .buf_5_ce1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_ce1),
    .buf_5_we1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_we1),
    .buf_5_d1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_d1),
    .buf_4_address0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_address0),
    .buf_4_ce0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_ce0),
    .buf_4_q0(buf_4_q0),
    .buf_4_address1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_address1),
    .buf_4_ce1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_ce1),
    .buf_4_we1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_we1),
    .buf_4_d1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_d1),
    .buf_3_address0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_address0),
    .buf_3_ce0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_ce0),
    .buf_3_q0(buf_3_q0),
    .buf_3_address1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_address1),
    .buf_3_ce1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_ce1),
    .buf_3_we1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_we1),
    .buf_3_d1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_d1),
    .buf_2_address0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_address0),
    .buf_2_ce0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_ce0),
    .buf_2_q0(buf_2_q0),
    .buf_2_address1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_address1),
    .buf_2_ce1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_ce1),
    .buf_2_we1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_we1),
    .buf_2_d1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_d1),
    .buf_1_address0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_address0),
    .buf_1_ce0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_ce0),
    .buf_1_q0(buf_1_q0),
    .buf_1_address1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_address1),
    .buf_1_ce1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_ce1),
    .buf_1_we1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_we1),
    .buf_1_d1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_d1),
    .buf_r_address0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_address0),
    .buf_r_ce0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_ce0),
    .buf_r_q0(buf_q0),
    .buf_r_address1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_address1),
    .buf_r_ce1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_ce1),
    .buf_r_we1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_we1),
    .buf_r_d1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_d1),
    .sub137(sub137_reg_961),
    .out_r_TDATA(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_out_r_TDATA),
    .out_r_TVALID(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_out_r_TVALID)
);

maxpool_CIF_0_2_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10 grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start),
    .ap_done(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_done),
    .ap_idle(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_idle),
    .ap_ready(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_ready),
    .buf_7_address0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_address0),
    .buf_7_ce0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_ce0),
    .buf_7_q0(buf_7_q0),
    .buf_7_address1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_address1),
    .buf_7_ce1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_ce1),
    .buf_7_we1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_we1),
    .buf_7_d1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_d1),
    .buf_6_address0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_address0),
    .buf_6_ce0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_ce0),
    .buf_6_q0(buf_6_q0),
    .buf_6_address1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_address1),
    .buf_6_ce1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_ce1),
    .buf_6_we1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_we1),
    .buf_6_d1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_d1),
    .buf_5_address0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_address0),
    .buf_5_ce0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_ce0),
    .buf_5_q0(buf_5_q0),
    .buf_5_address1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_address1),
    .buf_5_ce1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_ce1),
    .buf_5_we1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_we1),
    .buf_5_d1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_d1),
    .buf_4_address0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_address0),
    .buf_4_ce0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_ce0),
    .buf_4_q0(buf_4_q0),
    .buf_4_address1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_address1),
    .buf_4_ce1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_ce1),
    .buf_4_we1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_we1),
    .buf_4_d1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_d1),
    .buf_3_address0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_address0),
    .buf_3_ce0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_ce0),
    .buf_3_q0(buf_3_q0),
    .buf_3_address1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_address1),
    .buf_3_ce1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_ce1),
    .buf_3_we1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_we1),
    .buf_3_d1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_d1),
    .buf_2_address0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_address0),
    .buf_2_ce0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_ce0),
    .buf_2_q0(buf_2_q0),
    .buf_2_address1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_address1),
    .buf_2_ce1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_ce1),
    .buf_2_we1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_we1),
    .buf_2_d1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_d1),
    .buf_1_address0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_address0),
    .buf_1_ce0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_ce0),
    .buf_1_q0(buf_1_q0),
    .buf_1_address1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_address1),
    .buf_1_ce1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_ce1),
    .buf_1_we1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_we1),
    .buf_1_d1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_d1),
    .buf_r_address0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address0),
    .buf_r_ce0(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_ce0),
    .buf_r_q0(buf_q0),
    .buf_r_address1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address1),
    .buf_r_ce1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_ce1),
    .buf_r_we1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_we1),
    .buf_r_d1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1),
    .empty(trunc_ln158_reg_1022),
    .acc_address1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_address1),
    .acc_ce1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_ce1),
    .acc_we1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_we1),
    .acc_d1(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_d1),
    .acc_q1(acc_q1)
);

maxpool_CIF_0_2_mul_31ns_32ns_63_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_31ns_32ns_63_2_1_U45(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_569_p0),
    .din1(grp_fu_569_p1),
    .ce(1'b1),
    .dout(grp_fu_569_p2)
);

maxpool_CIF_0_2_mul_32ns_31ns_63_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 63 ))
mul_32ns_31ns_63_2_1_U46(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_573_p0),
    .din1(grp_fu_573_p1),
    .ce(1'b1),
    .dout(grp_fu_573_p2)
);

maxpool_CIF_0_2_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U47(
    .din0(valIn_data_4_reg_868),
    .din1(valIn_data_2_reg_857),
    .dout(KER_size_0_fu_626_p2)
);

maxpool_CIF_0_2_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U48(
    .din0(KER_size_0_reg_886),
    .din1(valIn_data_2_reg_857),
    .dout(KER_size_1_fu_678_p2)
);

maxpool_CIF_0_2_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U49(
    .din0(KER_size_1_reg_939),
    .din1(valIn_data_3_reg_863),
    .dout(KER_bound_fu_682_p2)
);

maxpool_CIF_0_2_regslice_both #(
    .DataWidth( 64 ))
regslice_both_in_r_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_r_TDATA),
    .vld_in(in_r_TVALID),
    .ack_in(regslice_both_in_r_U_ack_in),
    .data_out(in_r_TDATA_int_regslice),
    .vld_out(in_r_TVALID_int_regslice),
    .ack_out(in_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_r_U_apdone_blk)
);

maxpool_CIF_0_2_regslice_both #(
    .DataWidth( 64 ))
regslice_both_out_r_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out_r_TDATA_int_regslice),
    .vld_in(out_r_TVALID_int_regslice),
    .ack_in(out_r_TREADY_int_regslice),
    .data_out(out_r_TDATA),
    .vld_out(regslice_both_out_r_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_r_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state9) & (out_r_TREADY_int_regslice == 1'b1))) begin
            grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg <= 1'b1;
        end else if ((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_ready == 1'b1)) begin
            grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln157_fu_788_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state47))) begin
            grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg <= 1'b1;
        end else if ((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_ready == 1'b1)) begin
            grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state49)) begin
            grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg <= 1'b1;
        end else if ((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_ready == 1'b1)) begin
            grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln157_fu_788_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
            grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start_reg <= 1'b1;
        end else if ((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_ready == 1'b1)) begin
            grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state43)) begin
            grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg <= 1'b1;
        end else if ((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_ready == 1'b1)) begin
            grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state40) & (icmp_ln153_reg_882 == 1'd1))) begin
        indvar_flatten20_fu_198 <= 63'd0;
    end else if (((icmp_ln157_fu_788_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
        indvar_flatten20_fu_198 <= add_ln155_reg_989;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state50))) begin
        indvar_flatten6_reg_482 <= add_ln157_reg_1017;
    end else if (((icmp_ln155_fu_722_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        indvar_flatten6_reg_482 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state40) & (icmp_ln153_reg_882 == 1'd1))) begin
        num_img_fu_194 <= 32'd0;
    end else if (((icmp_ln157_fu_788_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
        num_img_fu_194 <= select_ln155_2_reg_1004;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state50))) begin
        xp_reg_493 <= add_ln158_reg_1027;
    end else if (((icmp_ln155_fu_722_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        xp_reg_493 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state40) & (icmp_ln153_reg_882 == 1'd1))) begin
        yp_fu_190 <= 31'd0;
    end else if (((icmp_ln157_fu_788_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
        yp_fu_190 <= yp_1_fu_827_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_606_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9) & (out_r_TREADY_int_regslice == 1'b1))) begin
        IFMCH_curr <= valIn_data_4_reg_868;
        IFMDim_curr <= valIn_data_5_reg_874;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        KER_bound_reg_944 <= KER_bound_fu_682_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        KER_size_0_reg_886 <= KER_size_0_fu_626_p2;
        pool_out_bound_reg_912 <= {{IFMDim_curr[31:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        KER_size_1_reg_939 <= KER_size_1_fu_678_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        add_ln155_reg_989 <= add_ln155_fu_727_p2;
        select_ln155_1_reg_999 <= select_ln155_1_fu_768_p3;
        select_ln155_2_reg_1004 <= select_ln155_2_fu_776_p3;
        select_ln155_reg_994 <= select_ln155_fu_744_p3;
        zext_ln156_reg_1009[30 : 0] <= zext_ln156_fu_784_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        add_ln157_reg_1017 <= add_ln157_fu_793_p2;
        add_ln158_reg_1027 <= add_ln158_fu_816_p2;
        cmp132_not_reg_1032 <= cmp132_not_fu_822_p2;
        trunc_ln158_reg_1022 <= trunc_ln158_fu_812_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        icmp_ln153_reg_882 <= icmp_ln153_fu_621_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        mul_ln154_1_reg_981 <= grp_fu_573_p2;
        mul_ln154_reg_976 <= grp_fu_569_p2;
        sub131_reg_955 <= sub131_fu_694_p2;
        sub137_reg_961 <= sub137_fu_700_p2;
        sub_reg_949 <= sub_fu_689_p2;
        tmp_3_reg_966[32 : 1] <= tmp_3_fu_705_p3[32 : 1];
        tmp_5_reg_971[31 : 1] <= tmp_5_fu_712_p3[31 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        valIn_data_1_reg_851 <= valIn_data_1_fu_586_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        valIn_data_2_reg_857 <= valIn_data_2_fu_590_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        valIn_data_3_reg_863 <= valIn_data_3_fu_594_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        valIn_data_4_reg_868 <= valIn_data_4_fu_598_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        valIn_data_5_reg_874 <= valIn_data_5_fu_602_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        valIn_data_reg_845 <= valIn_data_fu_582_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        acc_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        acc_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        acc_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        acc_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        acc_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        acc_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        acc_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        acc_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        acc_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        acc_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        acc_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        acc_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        acc_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        acc_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        acc_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        acc_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        acc_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        acc_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        acc_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        acc_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        acc_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        acc_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        acc_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        acc_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        acc_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        acc_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        acc_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        acc_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        acc_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        acc_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        acc_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        acc_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        acc_address1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_address1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        acc_address1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_address1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        acc_address1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_address1;
    end else begin
        acc_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        acc_ce0 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_ce0;
    end else begin
        acc_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state40) | ((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_CS_fsm_state9) 
    & (out_r_TREADY_int_regslice == 1'b1)))) begin
        acc_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        acc_ce1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_ce1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        acc_ce1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_ce1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        acc_ce1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_ce1;
    end else begin
        acc_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state9))) begin
        acc_d1 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        acc_d1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_d1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        acc_d1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_d1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        acc_d1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1;
    end else begin
        acc_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state40) | ((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_CS_fsm_state9) 
    & (out_r_TREADY_int_regslice == 1'b1)))) begin
        acc_we1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        acc_we1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_we1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        acc_we1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        acc_we1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_we1;
    end else begin
        acc_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_block_state1) | (out_r_TREADY_int_regslice == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_block_state2) | (out_r_TREADY_int_regslice == 1'b0))) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_block_state3) | (out_r_TREADY_int_regslice == 1'b0))) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

always @ (*) begin
    if ((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_done == 1'b0)) begin
        ap_ST_fsm_state44_blk = 1'b1;
    end else begin
        ap_ST_fsm_state44_blk = 1'b0;
    end
end

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

always @ (*) begin
    if ((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_done == 1'b0)) begin
        ap_ST_fsm_state48_blk = 1'b1;
    end else begin
        ap_ST_fsm_state48_blk = 1'b0;
    end
end

assign ap_ST_fsm_state49_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_block_state4) | (out_r_TREADY_int_regslice == 1'b0))) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_done == 1'b0)) begin
        ap_ST_fsm_state50_blk = 1'b1;
    end else begin
        ap_ST_fsm_state50_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_done == 1'b0)) begin
        ap_ST_fsm_state51_blk = 1'b1;
    end else begin
        ap_ST_fsm_state51_blk = 1'b0;
    end
end

always @ (*) begin
    if ((regslice_both_out_r_U_apdone_blk == 1'b1)) begin
        ap_ST_fsm_state52_blk = 1'b1;
    end else begin
        ap_ST_fsm_state52_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state5) | (out_r_TREADY_int_regslice == 1'b0))) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state6) | (out_r_TREADY_int_regslice == 1'b0))) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state7) | (out_r_TREADY_int_regslice == 1'b0))) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state8) | (out_r_TREADY_int_regslice == 1'b0))) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((out_r_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_1_address0 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_1_address0 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_address0;
    end else begin
        buf_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_1_address1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_1_address1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_1_address1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_1_address1;
    end else begin
        buf_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_1_ce0 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_1_ce0 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_ce0;
    end else begin
        buf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_1_ce1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_1_ce1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_1_ce1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_1_ce1;
    end else begin
        buf_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_1_d1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_d1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_1_d1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_d1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_1_d1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_1_d1;
    end else begin
        buf_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_1_we1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_we1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_1_we1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_we1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_1_we1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_1_we1;
    end else begin
        buf_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_2_address0 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_2_address0 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_address0;
    end else begin
        buf_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_2_address1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_2_address1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_2_address1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_2_address1;
    end else begin
        buf_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_2_ce0 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_2_ce0 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_ce0;
    end else begin
        buf_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_2_ce1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_2_ce1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_2_ce1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_2_ce1;
    end else begin
        buf_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_2_d1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_d1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_2_d1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_d1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_2_d1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_2_d1;
    end else begin
        buf_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_2_we1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_we1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_2_we1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_we1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_2_we1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_2_we1;
    end else begin
        buf_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_3_address0 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_3_address0 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_address0;
    end else begin
        buf_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_3_address1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_address1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_3_address1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_address1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_3_address1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_3_address1;
    end else begin
        buf_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_3_ce0 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_3_ce0 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_ce0;
    end else begin
        buf_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_3_ce1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_ce1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_3_ce1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_ce1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_3_ce1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_3_ce1;
    end else begin
        buf_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_3_d1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_d1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_3_d1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_d1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_3_d1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_3_d1;
    end else begin
        buf_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_3_we1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_we1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_3_we1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_we1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_3_we1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_3_we1;
    end else begin
        buf_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_4_address0 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_4_address0 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_address0;
    end else begin
        buf_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_4_address1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_address1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_4_address1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_address1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_4_address1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_4_address1;
    end else begin
        buf_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_4_ce0 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_4_ce0 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_ce0;
    end else begin
        buf_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_4_ce1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_ce1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_4_ce1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_ce1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_4_ce1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_4_ce1;
    end else begin
        buf_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_4_d1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_d1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_4_d1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_d1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_4_d1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_4_d1;
    end else begin
        buf_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_4_we1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_we1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_4_we1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_we1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_4_we1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_4_we1;
    end else begin
        buf_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_5_address0 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_5_address0 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_address0;
    end else begin
        buf_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_5_address1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_address1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_5_address1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_address1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_5_address1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_5_address1;
    end else begin
        buf_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_5_ce0 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_5_ce0 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_ce0;
    end else begin
        buf_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_5_ce1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_ce1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_5_ce1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_ce1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_5_ce1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_5_ce1;
    end else begin
        buf_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_5_d1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_d1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_5_d1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_d1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_5_d1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_5_d1;
    end else begin
        buf_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_5_we1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_we1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_5_we1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_we1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_5_we1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_5_we1;
    end else begin
        buf_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_6_address0 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_6_address0 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_address0;
    end else begin
        buf_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_6_address1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_address1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_6_address1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_address1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_6_address1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_6_address1;
    end else begin
        buf_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_6_ce0 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_6_ce0 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_ce0;
    end else begin
        buf_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_6_ce1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_ce1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_6_ce1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_ce1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_6_ce1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_6_ce1;
    end else begin
        buf_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_6_d1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_d1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_6_d1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_d1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_6_d1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_6_d1;
    end else begin
        buf_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_6_we1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_we1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_6_we1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_we1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_6_we1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_6_we1;
    end else begin
        buf_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_7_address0 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_7_address0 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_address0;
    end else begin
        buf_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_7_address1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_address1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_7_address1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_address1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_7_address1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_7_address1;
    end else begin
        buf_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_7_ce0 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_7_ce0 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_ce0;
    end else begin
        buf_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_7_ce1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_ce1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_7_ce1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_ce1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_7_ce1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_7_ce1;
    end else begin
        buf_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_7_d1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_d1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_7_d1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_d1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_7_d1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_7_d1;
    end else begin
        buf_7_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_7_we1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_we1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_7_we1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_we1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_7_we1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_7_we1;
    end else begin
        buf_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_address0 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_address0 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_address0;
    end else begin
        buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_address1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_address1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_address1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_r_address1;
    end else begin
        buf_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_ce0 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_ce0 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_ce0;
    end else begin
        buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_ce1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_ce1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_ce1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_r_ce1;
    end else begin
        buf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_d1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_d1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_d1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_d1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_r_d1;
    end else begin
        buf_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buf_we1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_we1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        buf_we1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_we1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_we1 = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_r_we1;
    end else begin
        buf_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        in_r_TDATA_blk_n = in_r_TVALID_int_regslice;
    end else begin
        in_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state8) | (out_r_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((1'b1 == ap_block_state7) | (out_r_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((1'b1 == ap_block_state6) | (out_r_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((1'b1 == ap_block_state5) | (out_r_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((1'b1 == ap_block_state4) | (out_r_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((1'b1 == ap_block_state3) | (out_r_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((1'b1 == ap_block_state2) | (out_r_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state2)) | (~((1'b1 == ap_block_state1) | (out_r_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_r_TREADY_int_regslice = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        in_r_TREADY_int_regslice = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_in_r_TREADY;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        in_r_TREADY_int_regslice = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_in_r_TREADY;
    end else begin
        in_r_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        out_r_TDATA_blk_n = out_r_TREADY_int_regslice;
    end else begin
        out_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state8) & (1'b1 == ap_CS_fsm_state8)) | ((1'b0 == ap_block_state7) & (1'b1 == ap_CS_fsm_state7)) | ((1'b0 == ap_block_state6) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_state5) & (1'b1 == ap_CS_fsm_state5)) | ((1'b0 == ap_block_state4) & (1'b1 == ap_CS_fsm_state4)) | ((1'b0 == ap_block_state3) & (1'b1 == ap_CS_fsm_state3)) | ((1'b0 == ap_block_state2) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1)))) begin
        out_r_TDATA_int_regslice = in_r_TDATA_int_regslice;
    end else if (((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_out_r_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state51))) begin
        out_r_TDATA_int_regslice = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_out_r_TDATA;
    end else if (((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_out_r_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state44))) begin
        out_r_TDATA_int_regslice = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_out_r_TDATA;
    end else begin
        out_r_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state8) | (out_r_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((1'b1 == ap_block_state7) | (out_r_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((1'b1 == ap_block_state6) | (out_r_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((1'b1 == ap_block_state5) | (out_r_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((1'b1 == ap_block_state4) | (out_r_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((1'b1 == ap_block_state3) | (out_r_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((1'b1 == ap_block_state2) | (out_r_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state2)) | (~((1'b1 == ap_block_state1) | (out_r_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        out_r_TVALID_int_regslice = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        out_r_TVALID_int_regslice = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_out_r_TVALID;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        out_r_TVALID_int_regslice = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_out_r_TVALID;
    end else begin
        out_r_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((1'b1 == ap_block_state1) | (out_r_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((1'b1 == ap_block_state2) | (out_r_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((1'b1 == ap_block_state3) | (out_r_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if ((~((1'b1 == ap_block_state4) | (out_r_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if ((~((1'b1 == ap_block_state5) | (out_r_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((1'b1 == ap_block_state6) | (out_r_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((1'b1 == ap_block_state7) | (out_r_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if ((~((1'b1 == ap_block_state8) | (out_r_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (out_r_TREADY_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            if (((1'b1 == ap_CS_fsm_state40) & (icmp_ln153_reg_882 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            if (((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state44))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            if (((icmp_ln155_fu_722_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state46))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state47 : begin
            if (((icmp_ln157_fu_788_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state48 : begin
            if (((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state48))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            if (((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state50))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        ap_ST_fsm_state51 : begin
            if (((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state51))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end
        end
        ap_ST_fsm_state52 : begin
            if (((1'b1 == ap_CS_fsm_state52) & (regslice_both_out_r_U_apdone_blk == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln155_1_fu_752_p2 = (num_img_fu_194 + 32'd1);

assign add_ln155_fu_727_p2 = (indvar_flatten20_fu_198 + 63'd1);

assign add_ln157_fu_793_p2 = (indvar_flatten6_reg_482 + 32'd1);

assign add_ln158_fu_816_p2 = (select_ln157_fu_804_p3 + 31'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((out_r_TREADY_int_regslice == 1'b0) | (in_r_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state2 = ((out_r_TREADY_int_regslice == 1'b0) | (in_r_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state3 = ((out_r_TREADY_int_regslice == 1'b0) | (in_r_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state4 = ((out_r_TREADY_int_regslice == 1'b0) | (in_r_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state5 = ((out_r_TREADY_int_regslice == 1'b0) | (in_r_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state6 = ((out_r_TREADY_int_regslice == 1'b0) | (in_r_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state7 = ((out_r_TREADY_int_regslice == 1'b0) | (in_r_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state8 = ((out_r_TREADY_int_regslice == 1'b0) | (in_r_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign cmp130_not29_fu_763_p2 = ((num_img_fu_194 != sub_reg_949) ? 1'b1 : 1'b0);

assign cmp130_not_mid1_fu_758_p2 = ((add_ln155_1_fu_752_p2 != sub_reg_949) ? 1'b1 : 1'b0);

assign cmp132_not_fu_822_p2 = ((zext_ln156_reg_1009 != sub131_reg_955) ? 1'b1 : 1'b0);

assign grp_fu_569_p0 = zext_ln154_1_fu_648_p1;

assign grp_fu_569_p1 = grp_fu_569_p10;

assign grp_fu_569_p10 = IFMCH_curr;

assign grp_fu_573_p0 = grp_fu_573_p00;

assign grp_fu_573_p00 = valIn_data_1_reg_851;

assign grp_fu_573_p1 = zext_ln154_1_fu_648_p1;

assign grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg;

assign grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg;

assign grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg;

assign grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start_reg;

assign grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_out_r_TREADY = (out_r_TREADY_int_regslice & ap_CS_fsm_state51);

assign grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start = grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg;

assign grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_out_r_TREADY = (out_r_TREADY_int_regslice & ap_CS_fsm_state44);

assign icmp_ln125_fu_606_p2 = ((valIn_data_reg_845 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln153_fu_621_p2 = ((valIn_data_reg_845 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln155_fu_722_p2 = ((indvar_flatten20_fu_198 == mul_ln154_1_reg_981) ? 1'b1 : 1'b0);

assign icmp_ln156_fu_739_p2 = ((yp_fu_190 == pool_out_bound_reg_912) ? 1'b1 : 1'b0);

assign icmp_ln157_fu_788_p2 = ((indvar_flatten6_reg_482 == tmp_5_reg_971) ? 1'b1 : 1'b0);

assign icmp_ln158_fu_799_p2 = ((xp_reg_493 == pool_out_bound_reg_912) ? 1'b1 : 1'b0);

assign in_r_TREADY = regslice_both_in_r_U_ack_in;

assign out_r_TVALID = regslice_both_out_r_U_vld_out;

assign pool_out_bound_fu_634_p4 = {{IFMDim_curr[31:1]}};

assign select_ln155_1_fu_768_p3 = ((icmp_ln156_fu_739_p2[0:0] == 1'b1) ? cmp130_not_mid1_fu_758_p2 : cmp130_not29_fu_763_p2);

assign select_ln155_2_fu_776_p3 = ((icmp_ln156_fu_739_p2[0:0] == 1'b1) ? add_ln155_1_fu_752_p2 : num_img_fu_194);

assign select_ln155_fu_744_p3 = ((icmp_ln156_fu_739_p2[0:0] == 1'b1) ? 31'd0 : yp_fu_190);

assign select_ln157_fu_804_p3 = ((icmp_ln158_fu_799_p2[0:0] == 1'b1) ? 31'd0 : xp_reg_493);

assign sub131_fu_694_p2 = ($signed(zext_ln154_fu_686_p1) + $signed(32'd4294967295));

assign sub137_fu_700_p2 = ($signed(IFMCH_curr) + $signed(32'd4294967295));

assign sub_fu_689_p2 = ($signed(valIn_data_1_reg_851) + $signed(32'd4294967295));

assign tmp_3_fu_705_p3 = {{IFMCH_curr}, {1'd0}};

assign tmp_5_fu_712_p3 = {{pool_out_bound_reg_912}, {1'd0}};

assign trunc_ln158_fu_812_p1 = select_ln157_fu_804_p3[2:0];

assign valIn_data_1_fu_586_p1 = in_r_TDATA_int_regslice[31:0];

assign valIn_data_2_fu_590_p1 = in_r_TDATA_int_regslice[31:0];

assign valIn_data_3_fu_594_p1 = in_r_TDATA_int_regslice[31:0];

assign valIn_data_4_fu_598_p1 = in_r_TDATA_int_regslice[31:0];

assign valIn_data_5_fu_602_p1 = in_r_TDATA_int_regslice[31:0];

assign valIn_data_fu_582_p1 = in_r_TDATA_int_regslice[31:0];

assign yp_1_fu_827_p2 = (select_ln155_reg_994 + 31'd1);

assign zext_ln154_1_fu_648_p1 = pool_out_bound_fu_634_p4;

assign zext_ln154_fu_686_p1 = pool_out_bound_reg_912;

assign zext_ln156_fu_784_p1 = select_ln155_fu_744_p3;

always @ (posedge ap_clk) begin
    tmp_3_reg_966[0] <= 1'b0;
    tmp_5_reg_971[0] <= 1'b0;
    zext_ln156_reg_1009[31] <= 1'b0;
end

endmodule //maxpool_CIF_0_2
