irun(64): 15.20-s051: (c) Copyright 1995-2018 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s051: Started on Mar 24, 2019 at 04:59:54 IST
irun
	-access +rwc
	-f compile.f
		../rtl/d_ff.v
		../verification/Transaction.sv
		../verification/generator.sv
		../verification/interface.sv
		../verification/driver.sv
		../verification/monitor.sv
		../verification/reference.sv
		../verification/scoboard.sv
		../verification/environment.sv
		../verification/test.sv
DEFINE gpdk045		$ANALOG/45nm/gpdk045		
|
irun: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,15): cds.lib Permission denied '/tools/cadence/FOUNDRY/analog/45nm/gpdk045' (cds.lib command ignored).
DEFINE rfLib_new	/home/install/FOUNDRY/rfLib_new
|
irun: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,19): cds.lib Invalid path '/home/install/FOUNDRY/rfLib_new' (cds.lib command ignored).
DEFINE gpdk045		$ANALOG/45nm/gpdk045		
|
irun: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,15): cds.lib Permission denied '/tools/cadence/FOUNDRY/analog/45nm/gpdk045' (cds.lib command ignored).
DEFINE rfLib_new	/home/install/FOUNDRY/rfLib_new
|
irun: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,19): cds.lib Invalid path '/home/install/FOUNDRY/rfLib_new' (cds.lib command ignored).
DEFINE gpdk045		$ANALOG/45nm/gpdk045		
|
irun: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,15): cds.lib Permission denied '/tools/cadence/FOUNDRY/analog/45nm/gpdk045' (cds.lib command ignored).
DEFINE rfLib_new	/home/install/FOUNDRY/rfLib_new
|
irun: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,19): cds.lib Invalid path '/home/install/FOUNDRY/rfLib_new' (cds.lib command ignored).
DEFINE gpdk045		$ANALOG/45nm/gpdk045		
|
irun: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,15): cds.lib Permission denied '/tools/cadence/FOUNDRY/analog/45nm/gpdk045' (cds.lib command ignored).
DEFINE rfLib_new	/home/install/FOUNDRY/rfLib_new
|
irun: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,19): cds.lib Invalid path '/home/install/FOUNDRY/rfLib_new' (cds.lib command ignored).
Recompiling... reason: file '../verification/scoboard.sv' is newer than expected.
	expected: Sun Mar 24 04:59:36 2019
	actual:   Sun Mar 24 04:59:54 2019
DEFINE gpdk045		$ANALOG/45nm/gpdk045		
|
irun: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,15): cds.lib Permission denied '/tools/cadence/FOUNDRY/analog/45nm/gpdk045' (cds.lib command ignored).
DEFINE rfLib_new	/home/install/FOUNDRY/rfLib_new
|
irun: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,19): cds.lib Invalid path '/home/install/FOUNDRY/rfLib_new' (cds.lib command ignored).
DEFINE gpdk045		$ANALOG/45nm/gpdk045		
|
ncvlog: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,15): cds.lib Permission denied '/tools/cadence/FOUNDRY/analog/45nm/gpdk045' (cds.lib command ignored).
DEFINE rfLib_new	/home/install/FOUNDRY/rfLib_new
|
ncvlog: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,19): cds.lib Invalid path '/home/install/FOUNDRY/rfLib_new' (cds.lib command ignored).
file: ../verification/scoboard.sv
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 2
DEFINE gpdk045		$ANALOG/45nm/gpdk045		
|
irun: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,15): cds.lib Permission denied '/tools/cadence/FOUNDRY/analog/45nm/gpdk045' (cds.lib command ignored).
DEFINE rfLib_new	/home/install/FOUNDRY/rfLib_new
|
irun: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,19): cds.lib Invalid path '/home/install/FOUNDRY/rfLib_new' (cds.lib command ignored).
DEFINE gpdk045		$ANALOG/45nm/gpdk045		
|
irun: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,15): cds.lib Permission denied '/tools/cadence/FOUNDRY/analog/45nm/gpdk045' (cds.lib command ignored).
DEFINE rfLib_new	/home/install/FOUNDRY/rfLib_new
|
irun: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,19): cds.lib Invalid path '/home/install/FOUNDRY/rfLib_new' (cds.lib command ignored).
DEFINE gpdk045		$ANALOG/45nm/gpdk045		
|
ncelab: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,15): cds.lib Permission denied '/tools/cadence/FOUNDRY/analog/45nm/gpdk045' (cds.lib command ignored).
DEFINE rfLib_new	/home/install/FOUNDRY/rfLib_new
|
ncelab: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,19): cds.lib Invalid path '/home/install/FOUNDRY/rfLib_new' (cds.lib command ignored).
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		$unit_0x114fa952
		tb
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
DEFINE gpdk045		$ANALOG/45nm/gpdk045		
|
ncvlog_cg: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,15): cds.lib Permission denied '/tools/cadence/FOUNDRY/analog/45nm/gpdk045' (cds.lib command ignored).
DEFINE rfLib_new	/home/install/FOUNDRY/rfLib_new
|
ncvlog_cg: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,19): cds.lib Invalid path '/home/install/FOUNDRY/rfLib_new' (cds.lib command ignored).
		worklib.\$unit_0x114fa952 :compilation_unit <0x068c1eb7>
			streams:   8, words:  9375
		worklib.\$unit_0x114fa952 :compilation_unit <0x259b7b41>
			streams:  17, words: 21598
		worklib.\$unit_0x114fa952 :compilation_unit <0x2aba0af3>
			streams:   8, words:  8144
		worklib.\$unit_0x114fa952 :compilation_unit <0x31c6882f>
			streams:  13, words: 17211
		worklib.\$unit_0x114fa952 :compilation_unit <0x47c7cc8e>
			streams:   8, words: 10053
		worklib.\$unit_0x114fa952 :compilation_unit <0x4eb82f97>
			streams:   9, words:  5059
		worklib.\$unit_0x114fa952 :compilation_unit <0x61c35167>
			streams:   0, words:     0
		worklib.\$unit_0x114fa952 :compilation_unit <0x7db1f299>
			streams:   8, words: 12044
		worklib.tb:sv <0x64de93fa>
			streams:   9, words:  2799
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                    Instances  Unique
		Modules:                    2       2
		Interfaces:                 1       1
		Registers:                 48      77
		Scalar wires:               5       -
		Named events:               0       4
		Always blocks:              2       2
		Initial blocks:             2       2
		Parallel blocks:            1       1
		Pseudo assignments:         4       4
		Assertions:                 1       1
		Compilation units:          1       1
		SV Class declarations:      7       7
		SV Class specializations:   7       7
	Writing initial simulation snapshot: worklib.tb:sv
DEFINE gpdk045		$ANALOG/45nm/gpdk045		
|
ncsim: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,15): cds.lib Permission denied '/tools/cadence/FOUNDRY/analog/45nm/gpdk045' (cds.lib command ignored).
DEFINE rfLib_new	/home/install/FOUNDRY/rfLib_new
|
ncsim: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,19): cds.lib Invalid path '/home/install/FOUNDRY/rfLib_new' (cds.lib command ignored).
Loading snapshot worklib.tb:sv .................... Done
SVSEED default: 1
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
ncsim> source /tools/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> run
[DRV] RESET DONE
[GEN]: DIN : 1 DOUT : 0
[REF]: DIN : 1 DOUT : 0
[DRV]: DIN : 1 DOUT : 0
[MON]: DIN : 0 DOUT : 1
[SCO]: DIN : 0 DOUT : 1
[REF]: DIN : 1 DOUT : 0
[SCO]: DATA MATCHED
------------------------------------
[GEN]: DIN : 1 DOUT : 0
[REF]: DIN : 1 DOUT : 0
[DRV]: DIN : 1 DOUT : 0
[MON]: DIN : 0 DOUT : 1
[SCO]: DIN : 0 DOUT : 1
[REF]: DIN : 1 DOUT : 0
[SCO]: DATA MATCHED
------------------------------------
[GEN]: DIN : 0 DOUT : 0
[REF]: DIN : 0 DOUT : 0
[DRV]: DIN : 0 DOUT : 0
[MON]: DIN : 0 DOUT : 0
[SCO]: DIN : 0 DOUT : 0
[REF]: DIN : 0 DOUT : 0
[SCO]: DATA MATCHED
------------------------------------
[GEN]: DIN : 0 DOUT : 0
[REF]: DIN : 0 DOUT : 0
[DRV]: DIN : 0 DOUT : 0
[MON]: DIN : 0 DOUT : 0
[SCO]: DIN : 0 DOUT : 0
[REF]: DIN : 0 DOUT : 0
[SCO]: DATA MATCHED
------------------------------------
[GEN]: DIN : 0 DOUT : 0
[REF]: DIN : 0 DOUT : 0
[DRV]: DIN : 0 DOUT : 0
[MON]: DIN : 0 DOUT : 0
[SCO]: DIN : 0 DOUT : 0
[REF]: DIN : 0 DOUT : 0
[SCO]: DATA MATCHED
------------------------------------
[GEN]: DIN : 0 DOUT : 0
[REF]: DIN : 0 DOUT : 0
[DRV]: DIN : 0 DOUT : 0
[MON]: DIN : 0 DOUT : 0
[SCO]: DIN : 0 DOUT : 0
[REF]: DIN : 0 DOUT : 0
[SCO]: DATA MATCHED
------------------------------------
[GEN]: DIN : 0 DOUT : 0
[REF]: DIN : 0 DOUT : 0
[DRV]: DIN : 0 DOUT : 0
[MON]: DIN : 0 DOUT : 0
[SCO]: DIN : 0 DOUT : 0
[REF]: DIN : 0 DOUT : 0
[SCO]: DATA MATCHED
------------------------------------
[GEN]: DIN : 0 DOUT : 0
[REF]: DIN : 0 DOUT : 0
[DRV]: DIN : 0 DOUT : 0
[MON]: DIN : 0 DOUT : 0
[SCO]: DIN : 0 DOUT : 0
[REF]: DIN : 0 DOUT : 0
[SCO]: DATA MATCHED
------------------------------------
[GEN]: DIN : 1 DOUT : 0
[REF]: DIN : 1 DOUT : 0
[DRV]: DIN : 1 DOUT : 0
[MON]: DIN : 0 DOUT : 1
[SCO]: DIN : 0 DOUT : 1
[REF]: DIN : 1 DOUT : 0
[SCO]: DATA MATCHED
------------------------------------
[GEN]: DIN : 0 DOUT : 0
[REF]: DIN : 0 DOUT : 0
[DRV]: DIN : 0 DOUT : 0
[MON]: DIN : 0 DOUT : 0
[SCO]: DIN : 0 DOUT : 0
[REF]: DIN : 0 DOUT : 0
[SCO]: DATA MATCHED
------------------------------------
[GEN]: DIN : 1 DOUT : 0
[REF]: DIN : 1 DOUT : 0
[DRV]: DIN : 1 DOUT : 0
[MON]: DIN : 0 DOUT : 1
[SCO]: DIN : 0 DOUT : 1
[REF]: DIN : 1 DOUT : 0
[SCO]: DATA MATCHED
------------------------------------
[GEN]: DIN : 0 DOUT : 0
[REF]: DIN : 0 DOUT : 0
[DRV]: DIN : 0 DOUT : 0
[MON]: DIN : 0 DOUT : 0
[SCO]: DIN : 0 DOUT : 0
[REF]: DIN : 0 DOUT : 0
[SCO]: DATA MATCHED
------------------------------------
[GEN]: DIN : 1 DOUT : 0
[REF]: DIN : 1 DOUT : 0
[DRV]: DIN : 1 DOUT : 0
[MON]: DIN : 0 DOUT : 1
[SCO]: DIN : 0 DOUT : 1
[REF]: DIN : 1 DOUT : 0
[SCO]: DATA MATCHED
------------------------------------
[GEN]: DIN : 1 DOUT : 0
[REF]: DIN : 1 DOUT : 0
[DRV]: DIN : 1 DOUT : 0
[MON]: DIN : 0 DOUT : 1
[SCO]: DIN : 0 DOUT : 1
[REF]: DIN : 1 DOUT : 0
[SCO]: DATA MATCHED
------------------------------------
[GEN]: DIN : 1 DOUT : 0
[REF]: DIN : 1 DOUT : 0
[DRV]: DIN : 1 DOUT : 0
[MON]: DIN : 0 DOUT : 1
[SCO]: DIN : 0 DOUT : 1
[REF]: DIN : 1 DOUT : 0
[SCO]: DATA MATCHED
------------------------------------
[GEN]: DIN : 0 DOUT : 0
[REF]: DIN : 0 DOUT : 0
[DRV]: DIN : 0 DOUT : 0
[MON]: DIN : 0 DOUT : 0
[SCO]: DIN : 0 DOUT : 0
[REF]: DIN : 0 DOUT : 0
[SCO]: DATA MATCHED
------------------------------------
[GEN]: DIN : 0 DOUT : 0
[REF]: DIN : 0 DOUT : 0
[DRV]: DIN : 0 DOUT : 0
[MON]: DIN : 0 DOUT : 0
[SCO]: DIN : 0 DOUT : 0
[REF]: DIN : 0 DOUT : 0
[SCO]: DATA MATCHED
------------------------------------
[GEN]: DIN : 1 DOUT : 0
[REF]: DIN : 1 DOUT : 0
[DRV]: DIN : 1 DOUT : 0
[MON]: DIN : 0 DOUT : 1
[SCO]: DIN : 0 DOUT : 1
[REF]: DIN : 1 DOUT : 0
[SCO]: DATA MATCHED
------------------------------------
[GEN]: DIN : 1 DOUT : 0
[REF]: DIN : 1 DOUT : 0
[DRV]: DIN : 1 DOUT : 0
[MON]: DIN : 0 DOUT : 1
[SCO]: DIN : 0 DOUT : 1
[REF]: DIN : 1 DOUT : 0
[SCO]: DATA MATCHED
------------------------------------
[GEN]: DIN : 0 DOUT : 0
[REF]: DIN : 0 DOUT : 0
[DRV]: DIN : 0 DOUT : 0
[MON]: DIN : 0 DOUT : 0
[SCO]: DIN : 0 DOUT : 0
[REF]: DIN : 0 DOUT : 0
[SCO]: DATA MATCHED
------------------------------------
[GEN]: DIN : 0 DOUT : 0
[REF]: DIN : 0 DOUT : 0
[DRV]: DIN : 0 DOUT : 0
[MON]: DIN : 0 DOUT : 0
[SCO]: DIN : 0 DOUT : 0
[REF]: DIN : 0 DOUT : 0
[SCO]: DATA MATCHED
------------------------------------
[GEN]: DIN : 0 DOUT : 0
[REF]: DIN : 0 DOUT : 0
[DRV]: DIN : 0 DOUT : 0
[MON]: DIN : 0 DOUT : 0
[SCO]: DIN : 0 DOUT : 0
[REF]: DIN : 0 DOUT : 0
[SCO]: DATA MATCHED
------------------------------------
[GEN]: DIN : 1 DOUT : 0
[REF]: DIN : 1 DOUT : 0
[DRV]: DIN : 1 DOUT : 0
[MON]: DIN : 0 DOUT : 1
[SCO]: DIN : 0 DOUT : 1
[REF]: DIN : 1 DOUT : 0
[SCO]: DATA MATCHED
------------------------------------
[GEN]: DIN : 0 DOUT : 0
[REF]: DIN : 0 DOUT : 0
[DRV]: DIN : 0 DOUT : 0
[MON]: DIN : 0 DOUT : 0
[SCO]: DIN : 0 DOUT : 0
[REF]: DIN : 0 DOUT : 0
[SCO]: DATA MATCHED
------------------------------------
[GEN]: DIN : 1 DOUT : 0
[REF]: DIN : 1 DOUT : 0
[DRV]: DIN : 1 DOUT : 0
[MON]: DIN : 0 DOUT : 1
[SCO]: DIN : 0 DOUT : 1
[REF]: DIN : 1 DOUT : 0
[SCO]: DATA MATCHED
------------------------------------
[GEN]: DIN : 0 DOUT : 0
[REF]: DIN : 0 DOUT : 0
[DRV]: DIN : 0 DOUT : 0
[MON]: DIN : 0 DOUT : 0
[SCO]: DIN : 0 DOUT : 0
[REF]: DIN : 0 DOUT : 0
[SCO]: DATA MATCHED
------------------------------------
[GEN]: DIN : 0 DOUT : 0
[REF]: DIN : 0 DOUT : 0
[DRV]: DIN : 0 DOUT : 0
[MON]: DIN : 0 DOUT : 0
[SCO]: DIN : 0 DOUT : 0
[REF]: DIN : 0 DOUT : 0
[SCO]: DATA MATCHED
------------------------------------
[GEN]: DIN : 1 DOUT : 0
[REF]: DIN : 1 DOUT : 0
[DRV]: DIN : 1 DOUT : 0
[MON]: DIN : 0 DOUT : 1
[SCO]: DIN : 0 DOUT : 1
[REF]: DIN : 1 DOUT : 0
[SCO]: DATA MATCHED
------------------------------------
[GEN]: DIN : 1 DOUT : 0
[REF]: DIN : 1 DOUT : 0
[DRV]: DIN : 1 DOUT : 0
[MON]: DIN : 0 DOUT : 1
[SCO]: DIN : 0 DOUT : 1
[REF]: DIN : 1 DOUT : 0
[SCO]: DATA MATCHED
------------------------------------
[GEN]: DIN : 1 DOUT : 0
[REF]: DIN : 1 DOUT : 0
[DRV]: DIN : 1 DOUT : 0
[MON]: DIN : 0 DOUT : 1
[SCO]: DIN : 0 DOUT : 1
[REF]: DIN : 1 DOUT : 0
[SCO]: DATA MATCHED
------------------------------------
Simulation complete via $finish(1) at time 1310 NS + 1
../verification/environment.sv:52         $finish();        
ncsim> exit
TOOL:	irun(64)	15.20-s051: Exiting on Mar 24, 2019 at 04:59:55 IST  (total: 00:00:01)
