Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 09:15:16 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_53_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 Delay1No1_instance/Y_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Product_0_impl_instance/SignificandMultiplication/RR__0/DSP_OUTPUT_INST/ALU_OUT[0]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 2.151ns (63.358%)  route 1.244ns (36.642%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 7.242 - 4.000 ) 
    Source Clock Delay      (SCD):    3.816ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.865ns (routing 1.832ns, distribution 1.033ns)
  Clock Net Delay (Destination): 2.582ns (routing 1.663ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=13523, routed)       2.865     3.816    Delay1No1_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X118Y214       FDCE                                         r  Delay1No1_instance/Y_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y214       FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.894 f  Delay1No1_instance/Y_reg[22]/Q
                         net (fo=1, routed)           1.230     5.124    Product_0_impl_instance/SignificandMultiplication/RR/A[22]
    DSP48E2_X16Y80       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[22]_A2_DATA[22])
                                                      0.192     5.316 r  Product_0_impl_instance/SignificandMultiplication/RR/DSP_A_B_DATA_INST/A2_DATA[22]
                         net (fo=1, routed)           0.000     5.316    Product_0_impl_instance/SignificandMultiplication/RR/DSP_A_B_DATA.A2_DATA<22>
    DSP48E2_X16Y80       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[22]_A2A1[22])
                                                      0.076     5.392 r  Product_0_impl_instance/SignificandMultiplication/RR/DSP_PREADD_DATA_INST/A2A1[22]
                         net (fo=1, routed)           0.000     5.392    Product_0_impl_instance/SignificandMultiplication/RR/DSP_PREADD_DATA.A2A1<22>
    DSP48E2_X16Y80       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[22]_U[41])
                                                      0.505     5.897 f  Product_0_impl_instance/SignificandMultiplication/RR/DSP_MULTIPLIER_INST/U[41]
                         net (fo=1, routed)           0.000     5.897    Product_0_impl_instance/SignificandMultiplication/RR/DSP_MULTIPLIER.U<41>
    DSP48E2_X16Y80       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[41]_U_DATA[41])
                                                      0.047     5.944 r  Product_0_impl_instance/SignificandMultiplication/RR/DSP_M_DATA_INST/U_DATA[41]
                         net (fo=1, routed)           0.000     5.944    Product_0_impl_instance/SignificandMultiplication/RR/DSP_M_DATA.U_DATA<41>
    DSP48E2_X16Y80       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[41]_ALU_OUT[47])
                                                      0.585     6.529 f  Product_0_impl_instance/SignificandMultiplication/RR/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.529    Product_0_impl_instance/SignificandMultiplication/RR/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y80       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.651 r  Product_0_impl_instance/SignificandMultiplication/RR/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.665    Product_0_impl_instance/SignificandMultiplication/RR__0/PCIN[47]
    DSP48E2_X16Y81       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     7.211 r  Product_0_impl_instance/SignificandMultiplication/RR__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     7.211    Product_0_impl_instance/SignificandMultiplication/RR__0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X16Y81       DSP_OUTPUT                                   r  Product_0_impl_instance/SignificandMultiplication/RR__0/DSP_OUTPUT_INST/ALU_OUT[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=13523, routed)       2.582     7.242    Product_0_impl_instance/SignificandMultiplication/RR__0/CLK
    SLR Crossing[1->0]   
    DSP48E2_X16Y81       DSP_OUTPUT                                   r  Product_0_impl_instance/SignificandMultiplication/RR__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.511     7.753    
                         clock uncertainty           -0.035     7.717    
    DSP48E2_X16Y81       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[0])
                                                      0.015     7.732    Product_0_impl_instance/SignificandMultiplication/RR__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                  0.522    




