# OpenROAD RTL2GDS flow for Mixed Signal SoC
This project describes how the physical design of a mixed signal SoC is carried out using OpenROAD tools 

# Table of Contents

- Mixed Signal SoC
- RTL2GDS flow of mixed signal SoC
- The OpenROAD Project
- OprnROAD tools installation
- Inputs required for physical design
  - LIB
  - LEF
  - top level verilog file
 - Obtaining IP
 - Limitations of current IP designs
 - Resolving pin issue
 - Experiments with Qflow

