// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_351_22 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        mul_ln351,
        partial_sums_sq_load_1_out,
        partial_sums_sq_load_1_out_ap_vld,
        partial_sums_sq_1_load_1_out,
        partial_sums_sq_1_load_1_out_ap_vld,
        partial_sums_sq_2_load_1_out,
        partial_sums_sq_2_load_1_out_ap_vld,
        partial_sums_sq_3_load_1_out,
        partial_sums_sq_3_load_1_out_ap_vld,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q1,
        grp_fu_1323_p_din0,
        grp_fu_1323_p_din1,
        grp_fu_1323_p_opcode,
        grp_fu_1323_p_dout0,
        grp_fu_1323_p_ce,
        grp_fu_2728_p_din0,
        grp_fu_2728_p_din1,
        grp_fu_2728_p_opcode,
        grp_fu_2728_p_dout0,
        grp_fu_2728_p_ce,
        grp_fu_2732_p_din0,
        grp_fu_2732_p_din1,
        grp_fu_2732_p_opcode,
        grp_fu_2732_p_dout0,
        grp_fu_2732_p_ce,
        grp_fu_2736_p_din0,
        grp_fu_2736_p_din1,
        grp_fu_2736_p_opcode,
        grp_fu_2736_p_dout0,
        grp_fu_2736_p_ce,
        grp_fu_2740_p_din0,
        grp_fu_2740_p_din1,
        grp_fu_2740_p_opcode,
        grp_fu_2740_p_dout0,
        grp_fu_2740_p_ce,
        grp_fu_2744_p_din0,
        grp_fu_2744_p_din1,
        grp_fu_2744_p_opcode,
        grp_fu_2744_p_dout0,
        grp_fu_2744_p_ce,
        grp_fu_2748_p_din0,
        grp_fu_2748_p_din1,
        grp_fu_2748_p_opcode,
        grp_fu_2748_p_dout0,
        grp_fu_2748_p_ce,
        grp_fu_2752_p_din0,
        grp_fu_2752_p_din1,
        grp_fu_2752_p_opcode,
        grp_fu_2752_p_dout0,
        grp_fu_2752_p_ce,
        grp_fu_2756_p_din0,
        grp_fu_2756_p_din1,
        grp_fu_2756_p_opcode,
        grp_fu_2756_p_dout0,
        grp_fu_2756_p_ce,
        grp_fu_2760_p_din0,
        grp_fu_2760_p_din1,
        grp_fu_2760_p_opcode,
        grp_fu_2760_p_dout0,
        grp_fu_2760_p_ce,
        grp_fu_2764_p_din0,
        grp_fu_2764_p_din1,
        grp_fu_2764_p_opcode,
        grp_fu_2764_p_dout0,
        grp_fu_2764_p_ce,
        grp_fu_2768_p_din0,
        grp_fu_2768_p_din1,
        grp_fu_2768_p_opcode,
        grp_fu_2768_p_dout0,
        grp_fu_2768_p_ce,
        grp_fu_2772_p_din0,
        grp_fu_2772_p_din1,
        grp_fu_2772_p_opcode,
        grp_fu_2772_p_dout0,
        grp_fu_2772_p_ce,
        grp_fu_2776_p_din0,
        grp_fu_2776_p_din1,
        grp_fu_2776_p_opcode,
        grp_fu_2776_p_dout0,
        grp_fu_2776_p_ce,
        grp_fu_2780_p_din0,
        grp_fu_2780_p_din1,
        grp_fu_2780_p_opcode,
        grp_fu_2780_p_dout0,
        grp_fu_2780_p_ce,
        grp_fu_2784_p_din0,
        grp_fu_2784_p_din1,
        grp_fu_2784_p_opcode,
        grp_fu_2784_p_dout0,
        grp_fu_2784_p_ce,
        grp_fu_2584_p_din0,
        grp_fu_2584_p_din1,
        grp_fu_2584_p_opcode,
        grp_fu_2584_p_dout0,
        grp_fu_2584_p_ce,
        grp_fu_2588_p_din0,
        grp_fu_2588_p_din1,
        grp_fu_2588_p_opcode,
        grp_fu_2588_p_dout0,
        grp_fu_2588_p_ce,
        grp_fu_2592_p_din0,
        grp_fu_2592_p_din1,
        grp_fu_2592_p_opcode,
        grp_fu_2592_p_dout0,
        grp_fu_2592_p_ce,
        grp_fu_2596_p_din0,
        grp_fu_2596_p_din1,
        grp_fu_2596_p_opcode,
        grp_fu_2596_p_dout0,
        grp_fu_2596_p_ce,
        grp_fu_2600_p_din0,
        grp_fu_2600_p_din1,
        grp_fu_2600_p_opcode,
        grp_fu_2600_p_dout0,
        grp_fu_2600_p_ce,
        grp_fu_2604_p_din0,
        grp_fu_2604_p_din1,
        grp_fu_2604_p_opcode,
        grp_fu_2604_p_dout0,
        grp_fu_2604_p_ce,
        grp_fu_2432_p_din0,
        grp_fu_2432_p_din1,
        grp_fu_2432_p_opcode,
        grp_fu_2432_p_dout0,
        grp_fu_2432_p_ce,
        grp_fu_2436_p_din0,
        grp_fu_2436_p_din1,
        grp_fu_2436_p_opcode,
        grp_fu_2436_p_dout0,
        grp_fu_2436_p_ce,
        grp_fu_2440_p_din0,
        grp_fu_2440_p_din1,
        grp_fu_2440_p_opcode,
        grp_fu_2440_p_dout0,
        grp_fu_2440_p_ce,
        grp_fu_2444_p_din0,
        grp_fu_2444_p_din1,
        grp_fu_2444_p_opcode,
        grp_fu_2444_p_dout0,
        grp_fu_2444_p_ce,
        grp_fu_2448_p_din0,
        grp_fu_2448_p_din1,
        grp_fu_2448_p_opcode,
        grp_fu_2448_p_dout0,
        grp_fu_2448_p_ce,
        grp_fu_2452_p_din0,
        grp_fu_2452_p_din1,
        grp_fu_2452_p_opcode,
        grp_fu_2452_p_dout0,
        grp_fu_2452_p_ce,
        grp_fu_2456_p_din0,
        grp_fu_2456_p_din1,
        grp_fu_2456_p_opcode,
        grp_fu_2456_p_dout0,
        grp_fu_2456_p_ce,
        grp_fu_2460_p_din0,
        grp_fu_2460_p_din1,
        grp_fu_2460_p_opcode,
        grp_fu_2460_p_dout0,
        grp_fu_2460_p_ce,
        grp_fu_2464_p_din0,
        grp_fu_2464_p_din1,
        grp_fu_2464_p_opcode,
        grp_fu_2464_p_dout0,
        grp_fu_2464_p_ce,
        grp_fu_2468_p_din0,
        grp_fu_2468_p_din1,
        grp_fu_2468_p_opcode,
        grp_fu_2468_p_dout0,
        grp_fu_2468_p_ce,
        grp_fu_1330_p_din0,
        grp_fu_1330_p_din1,
        grp_fu_1330_p_dout0,
        grp_fu_1330_p_ce,
        grp_fu_1335_p_din0,
        grp_fu_1335_p_din1,
        grp_fu_1335_p_dout0,
        grp_fu_1335_p_ce,
        grp_fu_2672_p_din0,
        grp_fu_2672_p_din1,
        grp_fu_2672_p_dout0,
        grp_fu_2672_p_ce,
        grp_fu_2676_p_din0,
        grp_fu_2676_p_din1,
        grp_fu_2676_p_dout0,
        grp_fu_2676_p_ce,
        grp_fu_2680_p_din0,
        grp_fu_2680_p_din1,
        grp_fu_2680_p_dout0,
        grp_fu_2680_p_ce,
        grp_fu_2684_p_din0,
        grp_fu_2684_p_din1,
        grp_fu_2684_p_dout0,
        grp_fu_2684_p_ce,
        grp_fu_2688_p_din0,
        grp_fu_2688_p_din1,
        grp_fu_2688_p_dout0,
        grp_fu_2688_p_ce,
        grp_fu_2692_p_din0,
        grp_fu_2692_p_din1,
        grp_fu_2692_p_dout0,
        grp_fu_2692_p_ce,
        grp_fu_2696_p_din0,
        grp_fu_2696_p_din1,
        grp_fu_2696_p_dout0,
        grp_fu_2696_p_ce,
        grp_fu_2700_p_din0,
        grp_fu_2700_p_din1,
        grp_fu_2700_p_dout0,
        grp_fu_2700_p_ce,
        grp_fu_2704_p_din0,
        grp_fu_2704_p_din1,
        grp_fu_2704_p_dout0,
        grp_fu_2704_p_ce,
        grp_fu_2708_p_din0,
        grp_fu_2708_p_din1,
        grp_fu_2708_p_dout0,
        grp_fu_2708_p_ce,
        grp_fu_2712_p_din0,
        grp_fu_2712_p_din1,
        grp_fu_2712_p_dout0,
        grp_fu_2712_p_ce,
        grp_fu_2716_p_din0,
        grp_fu_2716_p_din1,
        grp_fu_2716_p_dout0,
        grp_fu_2716_p_ce,
        grp_fu_2720_p_din0,
        grp_fu_2720_p_din1,
        grp_fu_2720_p_dout0,
        grp_fu_2720_p_ce,
        grp_fu_2724_p_din0,
        grp_fu_2724_p_din1,
        grp_fu_2724_p_dout0,
        grp_fu_2724_p_ce,
        grp_fu_2608_p_din0,
        grp_fu_2608_p_din1,
        grp_fu_2608_p_dout0,
        grp_fu_2608_p_ce,
        grp_fu_2612_p_din0,
        grp_fu_2612_p_din1,
        grp_fu_2612_p_dout0,
        grp_fu_2612_p_ce,
        grp_fu_2616_p_din0,
        grp_fu_2616_p_din1,
        grp_fu_2616_p_dout0,
        grp_fu_2616_p_ce,
        grp_fu_2620_p_din0,
        grp_fu_2620_p_din1,
        grp_fu_2620_p_dout0,
        grp_fu_2620_p_ce,
        grp_fu_2624_p_din0,
        grp_fu_2624_p_din1,
        grp_fu_2624_p_dout0,
        grp_fu_2624_p_ce,
        grp_fu_2628_p_din0,
        grp_fu_2628_p_din1,
        grp_fu_2628_p_dout0,
        grp_fu_2628_p_ce,
        grp_fu_2632_p_din0,
        grp_fu_2632_p_din1,
        grp_fu_2632_p_dout0,
        grp_fu_2632_p_ce,
        grp_fu_2636_p_din0,
        grp_fu_2636_p_din1,
        grp_fu_2636_p_dout0,
        grp_fu_2636_p_ce,
        grp_fu_2640_p_din0,
        grp_fu_2640_p_din1,
        grp_fu_2640_p_dout0,
        grp_fu_2640_p_ce,
        grp_fu_2644_p_din0,
        grp_fu_2644_p_din1,
        grp_fu_2644_p_dout0,
        grp_fu_2644_p_ce,
        grp_fu_2648_p_din0,
        grp_fu_2648_p_din1,
        grp_fu_2648_p_dout0,
        grp_fu_2648_p_ce,
        grp_fu_2652_p_din0,
        grp_fu_2652_p_din1,
        grp_fu_2652_p_dout0,
        grp_fu_2652_p_ce,
        grp_fu_2656_p_din0,
        grp_fu_2656_p_din1,
        grp_fu_2656_p_dout0,
        grp_fu_2656_p_ce,
        grp_fu_2660_p_din0,
        grp_fu_2660_p_din1,
        grp_fu_2660_p_dout0,
        grp_fu_2660_p_ce,
        grp_fu_2664_p_din0,
        grp_fu_2664_p_din1,
        grp_fu_2664_p_dout0,
        grp_fu_2664_p_ce,
        grp_fu_2668_p_din0,
        grp_fu_2668_p_din1,
        grp_fu_2668_p_dout0,
        grp_fu_2668_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [11:0] mul_ln351;
output  [31:0] partial_sums_sq_load_1_out;
output   partial_sums_sq_load_1_out_ap_vld;
output  [31:0] partial_sums_sq_1_load_1_out;
output   partial_sums_sq_1_load_1_out_ap_vld;
output  [31:0] partial_sums_sq_2_load_1_out;
output   partial_sums_sq_2_load_1_out_ap_vld;
output  [31:0] partial_sums_sq_3_load_1_out;
output   partial_sums_sq_3_load_1_out_ap_vld;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q1;
output  [31:0] grp_fu_1323_p_din0;
output  [31:0] grp_fu_1323_p_din1;
output  [0:0] grp_fu_1323_p_opcode;
input  [31:0] grp_fu_1323_p_dout0;
output   grp_fu_1323_p_ce;
output  [31:0] grp_fu_2728_p_din0;
output  [31:0] grp_fu_2728_p_din1;
output  [0:0] grp_fu_2728_p_opcode;
input  [31:0] grp_fu_2728_p_dout0;
output   grp_fu_2728_p_ce;
output  [31:0] grp_fu_2732_p_din0;
output  [31:0] grp_fu_2732_p_din1;
output  [0:0] grp_fu_2732_p_opcode;
input  [31:0] grp_fu_2732_p_dout0;
output   grp_fu_2732_p_ce;
output  [31:0] grp_fu_2736_p_din0;
output  [31:0] grp_fu_2736_p_din1;
output  [0:0] grp_fu_2736_p_opcode;
input  [31:0] grp_fu_2736_p_dout0;
output   grp_fu_2736_p_ce;
output  [31:0] grp_fu_2740_p_din0;
output  [31:0] grp_fu_2740_p_din1;
output  [0:0] grp_fu_2740_p_opcode;
input  [31:0] grp_fu_2740_p_dout0;
output   grp_fu_2740_p_ce;
output  [31:0] grp_fu_2744_p_din0;
output  [31:0] grp_fu_2744_p_din1;
output  [0:0] grp_fu_2744_p_opcode;
input  [31:0] grp_fu_2744_p_dout0;
output   grp_fu_2744_p_ce;
output  [31:0] grp_fu_2748_p_din0;
output  [31:0] grp_fu_2748_p_din1;
output  [0:0] grp_fu_2748_p_opcode;
input  [31:0] grp_fu_2748_p_dout0;
output   grp_fu_2748_p_ce;
output  [31:0] grp_fu_2752_p_din0;
output  [31:0] grp_fu_2752_p_din1;
output  [0:0] grp_fu_2752_p_opcode;
input  [31:0] grp_fu_2752_p_dout0;
output   grp_fu_2752_p_ce;
output  [31:0] grp_fu_2756_p_din0;
output  [31:0] grp_fu_2756_p_din1;
output  [0:0] grp_fu_2756_p_opcode;
input  [31:0] grp_fu_2756_p_dout0;
output   grp_fu_2756_p_ce;
output  [31:0] grp_fu_2760_p_din0;
output  [31:0] grp_fu_2760_p_din1;
output  [0:0] grp_fu_2760_p_opcode;
input  [31:0] grp_fu_2760_p_dout0;
output   grp_fu_2760_p_ce;
output  [31:0] grp_fu_2764_p_din0;
output  [31:0] grp_fu_2764_p_din1;
output  [0:0] grp_fu_2764_p_opcode;
input  [31:0] grp_fu_2764_p_dout0;
output   grp_fu_2764_p_ce;
output  [31:0] grp_fu_2768_p_din0;
output  [31:0] grp_fu_2768_p_din1;
output  [0:0] grp_fu_2768_p_opcode;
input  [31:0] grp_fu_2768_p_dout0;
output   grp_fu_2768_p_ce;
output  [31:0] grp_fu_2772_p_din0;
output  [31:0] grp_fu_2772_p_din1;
output  [0:0] grp_fu_2772_p_opcode;
input  [31:0] grp_fu_2772_p_dout0;
output   grp_fu_2772_p_ce;
output  [31:0] grp_fu_2776_p_din0;
output  [31:0] grp_fu_2776_p_din1;
output  [0:0] grp_fu_2776_p_opcode;
input  [31:0] grp_fu_2776_p_dout0;
output   grp_fu_2776_p_ce;
output  [31:0] grp_fu_2780_p_din0;
output  [31:0] grp_fu_2780_p_din1;
output  [0:0] grp_fu_2780_p_opcode;
input  [31:0] grp_fu_2780_p_dout0;
output   grp_fu_2780_p_ce;
output  [31:0] grp_fu_2784_p_din0;
output  [31:0] grp_fu_2784_p_din1;
output  [0:0] grp_fu_2784_p_opcode;
input  [31:0] grp_fu_2784_p_dout0;
output   grp_fu_2784_p_ce;
output  [31:0] grp_fu_2584_p_din0;
output  [31:0] grp_fu_2584_p_din1;
output  [0:0] grp_fu_2584_p_opcode;
input  [31:0] grp_fu_2584_p_dout0;
output   grp_fu_2584_p_ce;
output  [31:0] grp_fu_2588_p_din0;
output  [31:0] grp_fu_2588_p_din1;
output  [0:0] grp_fu_2588_p_opcode;
input  [31:0] grp_fu_2588_p_dout0;
output   grp_fu_2588_p_ce;
output  [31:0] grp_fu_2592_p_din0;
output  [31:0] grp_fu_2592_p_din1;
output  [0:0] grp_fu_2592_p_opcode;
input  [31:0] grp_fu_2592_p_dout0;
output   grp_fu_2592_p_ce;
output  [31:0] grp_fu_2596_p_din0;
output  [31:0] grp_fu_2596_p_din1;
output  [0:0] grp_fu_2596_p_opcode;
input  [31:0] grp_fu_2596_p_dout0;
output   grp_fu_2596_p_ce;
output  [31:0] grp_fu_2600_p_din0;
output  [31:0] grp_fu_2600_p_din1;
output  [0:0] grp_fu_2600_p_opcode;
input  [31:0] grp_fu_2600_p_dout0;
output   grp_fu_2600_p_ce;
output  [31:0] grp_fu_2604_p_din0;
output  [31:0] grp_fu_2604_p_din1;
output  [0:0] grp_fu_2604_p_opcode;
input  [31:0] grp_fu_2604_p_dout0;
output   grp_fu_2604_p_ce;
output  [31:0] grp_fu_2432_p_din0;
output  [31:0] grp_fu_2432_p_din1;
output  [0:0] grp_fu_2432_p_opcode;
input  [31:0] grp_fu_2432_p_dout0;
output   grp_fu_2432_p_ce;
output  [31:0] grp_fu_2436_p_din0;
output  [31:0] grp_fu_2436_p_din1;
output  [0:0] grp_fu_2436_p_opcode;
input  [31:0] grp_fu_2436_p_dout0;
output   grp_fu_2436_p_ce;
output  [31:0] grp_fu_2440_p_din0;
output  [31:0] grp_fu_2440_p_din1;
output  [0:0] grp_fu_2440_p_opcode;
input  [31:0] grp_fu_2440_p_dout0;
output   grp_fu_2440_p_ce;
output  [31:0] grp_fu_2444_p_din0;
output  [31:0] grp_fu_2444_p_din1;
output  [0:0] grp_fu_2444_p_opcode;
input  [31:0] grp_fu_2444_p_dout0;
output   grp_fu_2444_p_ce;
output  [31:0] grp_fu_2448_p_din0;
output  [31:0] grp_fu_2448_p_din1;
output  [0:0] grp_fu_2448_p_opcode;
input  [31:0] grp_fu_2448_p_dout0;
output   grp_fu_2448_p_ce;
output  [31:0] grp_fu_2452_p_din0;
output  [31:0] grp_fu_2452_p_din1;
output  [0:0] grp_fu_2452_p_opcode;
input  [31:0] grp_fu_2452_p_dout0;
output   grp_fu_2452_p_ce;
output  [31:0] grp_fu_2456_p_din0;
output  [31:0] grp_fu_2456_p_din1;
output  [0:0] grp_fu_2456_p_opcode;
input  [31:0] grp_fu_2456_p_dout0;
output   grp_fu_2456_p_ce;
output  [31:0] grp_fu_2460_p_din0;
output  [31:0] grp_fu_2460_p_din1;
output  [0:0] grp_fu_2460_p_opcode;
input  [31:0] grp_fu_2460_p_dout0;
output   grp_fu_2460_p_ce;
output  [31:0] grp_fu_2464_p_din0;
output  [31:0] grp_fu_2464_p_din1;
output  [0:0] grp_fu_2464_p_opcode;
input  [31:0] grp_fu_2464_p_dout0;
output   grp_fu_2464_p_ce;
output  [31:0] grp_fu_2468_p_din0;
output  [31:0] grp_fu_2468_p_din1;
output  [0:0] grp_fu_2468_p_opcode;
input  [31:0] grp_fu_2468_p_dout0;
output   grp_fu_2468_p_ce;
output  [31:0] grp_fu_1330_p_din0;
output  [31:0] grp_fu_1330_p_din1;
input  [31:0] grp_fu_1330_p_dout0;
output   grp_fu_1330_p_ce;
output  [31:0] grp_fu_1335_p_din0;
output  [31:0] grp_fu_1335_p_din1;
input  [31:0] grp_fu_1335_p_dout0;
output   grp_fu_1335_p_ce;
output  [31:0] grp_fu_2672_p_din0;
output  [31:0] grp_fu_2672_p_din1;
input  [31:0] grp_fu_2672_p_dout0;
output   grp_fu_2672_p_ce;
output  [31:0] grp_fu_2676_p_din0;
output  [31:0] grp_fu_2676_p_din1;
input  [31:0] grp_fu_2676_p_dout0;
output   grp_fu_2676_p_ce;
output  [31:0] grp_fu_2680_p_din0;
output  [31:0] grp_fu_2680_p_din1;
input  [31:0] grp_fu_2680_p_dout0;
output   grp_fu_2680_p_ce;
output  [31:0] grp_fu_2684_p_din0;
output  [31:0] grp_fu_2684_p_din1;
input  [31:0] grp_fu_2684_p_dout0;
output   grp_fu_2684_p_ce;
output  [31:0] grp_fu_2688_p_din0;
output  [31:0] grp_fu_2688_p_din1;
input  [31:0] grp_fu_2688_p_dout0;
output   grp_fu_2688_p_ce;
output  [31:0] grp_fu_2692_p_din0;
output  [31:0] grp_fu_2692_p_din1;
input  [31:0] grp_fu_2692_p_dout0;
output   grp_fu_2692_p_ce;
output  [31:0] grp_fu_2696_p_din0;
output  [31:0] grp_fu_2696_p_din1;
input  [31:0] grp_fu_2696_p_dout0;
output   grp_fu_2696_p_ce;
output  [31:0] grp_fu_2700_p_din0;
output  [31:0] grp_fu_2700_p_din1;
input  [31:0] grp_fu_2700_p_dout0;
output   grp_fu_2700_p_ce;
output  [31:0] grp_fu_2704_p_din0;
output  [31:0] grp_fu_2704_p_din1;
input  [31:0] grp_fu_2704_p_dout0;
output   grp_fu_2704_p_ce;
output  [31:0] grp_fu_2708_p_din0;
output  [31:0] grp_fu_2708_p_din1;
input  [31:0] grp_fu_2708_p_dout0;
output   grp_fu_2708_p_ce;
output  [31:0] grp_fu_2712_p_din0;
output  [31:0] grp_fu_2712_p_din1;
input  [31:0] grp_fu_2712_p_dout0;
output   grp_fu_2712_p_ce;
output  [31:0] grp_fu_2716_p_din0;
output  [31:0] grp_fu_2716_p_din1;
input  [31:0] grp_fu_2716_p_dout0;
output   grp_fu_2716_p_ce;
output  [31:0] grp_fu_2720_p_din0;
output  [31:0] grp_fu_2720_p_din1;
input  [31:0] grp_fu_2720_p_dout0;
output   grp_fu_2720_p_ce;
output  [31:0] grp_fu_2724_p_din0;
output  [31:0] grp_fu_2724_p_din1;
input  [31:0] grp_fu_2724_p_dout0;
output   grp_fu_2724_p_ce;
output  [31:0] grp_fu_2608_p_din0;
output  [31:0] grp_fu_2608_p_din1;
input  [31:0] grp_fu_2608_p_dout0;
output   grp_fu_2608_p_ce;
output  [31:0] grp_fu_2612_p_din0;
output  [31:0] grp_fu_2612_p_din1;
input  [31:0] grp_fu_2612_p_dout0;
output   grp_fu_2612_p_ce;
output  [31:0] grp_fu_2616_p_din0;
output  [31:0] grp_fu_2616_p_din1;
input  [31:0] grp_fu_2616_p_dout0;
output   grp_fu_2616_p_ce;
output  [31:0] grp_fu_2620_p_din0;
output  [31:0] grp_fu_2620_p_din1;
input  [31:0] grp_fu_2620_p_dout0;
output   grp_fu_2620_p_ce;
output  [31:0] grp_fu_2624_p_din0;
output  [31:0] grp_fu_2624_p_din1;
input  [31:0] grp_fu_2624_p_dout0;
output   grp_fu_2624_p_ce;
output  [31:0] grp_fu_2628_p_din0;
output  [31:0] grp_fu_2628_p_din1;
input  [31:0] grp_fu_2628_p_dout0;
output   grp_fu_2628_p_ce;
output  [31:0] grp_fu_2632_p_din0;
output  [31:0] grp_fu_2632_p_din1;
input  [31:0] grp_fu_2632_p_dout0;
output   grp_fu_2632_p_ce;
output  [31:0] grp_fu_2636_p_din0;
output  [31:0] grp_fu_2636_p_din1;
input  [31:0] grp_fu_2636_p_dout0;
output   grp_fu_2636_p_ce;
output  [31:0] grp_fu_2640_p_din0;
output  [31:0] grp_fu_2640_p_din1;
input  [31:0] grp_fu_2640_p_dout0;
output   grp_fu_2640_p_ce;
output  [31:0] grp_fu_2644_p_din0;
output  [31:0] grp_fu_2644_p_din1;
input  [31:0] grp_fu_2644_p_dout0;
output   grp_fu_2644_p_ce;
output  [31:0] grp_fu_2648_p_din0;
output  [31:0] grp_fu_2648_p_din1;
input  [31:0] grp_fu_2648_p_dout0;
output   grp_fu_2648_p_ce;
output  [31:0] grp_fu_2652_p_din0;
output  [31:0] grp_fu_2652_p_din1;
input  [31:0] grp_fu_2652_p_dout0;
output   grp_fu_2652_p_ce;
output  [31:0] grp_fu_2656_p_din0;
output  [31:0] grp_fu_2656_p_din1;
input  [31:0] grp_fu_2656_p_dout0;
output   grp_fu_2656_p_ce;
output  [31:0] grp_fu_2660_p_din0;
output  [31:0] grp_fu_2660_p_din1;
input  [31:0] grp_fu_2660_p_dout0;
output   grp_fu_2660_p_ce;
output  [31:0] grp_fu_2664_p_din0;
output  [31:0] grp_fu_2664_p_din1;
input  [31:0] grp_fu_2664_p_dout0;
output   grp_fu_2664_p_ce;
output  [31:0] grp_fu_2668_p_din0;
output  [31:0] grp_fu_2668_p_din1;
input  [31:0] grp_fu_2668_p_dout0;
output   grp_fu_2668_p_ce;

reg ap_idle;
reg partial_sums_sq_load_1_out_ap_vld;
reg partial_sums_sq_1_load_1_out_ap_vld;
reg partial_sums_sq_2_load_1_out_ap_vld;
reg partial_sums_sq_3_load_1_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln351_fu_846_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln351_reg_1488;
reg   [0:0] icmp_ln351_reg_1488_pp0_iter1_reg;
reg   [0:0] icmp_ln351_reg_1488_pp0_iter2_reg;
reg   [0:0] icmp_ln351_reg_1488_pp0_iter3_reg;
reg   [0:0] icmp_ln351_reg_1488_pp0_iter4_reg;
reg   [0:0] icmp_ln351_reg_1488_pp0_iter5_reg;
reg   [0:0] icmp_ln351_reg_1488_pp0_iter6_reg;
reg   [0:0] icmp_ln351_reg_1488_pp0_iter7_reg;
reg   [0:0] icmp_ln351_reg_1488_pp0_iter8_reg;
reg   [0:0] icmp_ln351_reg_1488_pp0_iter9_reg;
reg   [0:0] icmp_ln351_reg_1488_pp0_iter10_reg;
reg   [0:0] icmp_ln351_reg_1488_pp0_iter11_reg;
reg   [0:0] icmp_ln351_reg_1488_pp0_iter12_reg;
reg   [0:0] icmp_ln351_reg_1488_pp0_iter13_reg;
reg   [0:0] icmp_ln351_reg_1488_pp0_iter14_reg;
reg   [0:0] icmp_ln351_reg_1488_pp0_iter15_reg;
reg   [0:0] icmp_ln351_reg_1488_pp0_iter16_reg;
reg   [0:0] icmp_ln351_reg_1488_pp0_iter17_reg;
reg   [0:0] icmp_ln351_reg_1488_pp0_iter18_reg;
reg   [0:0] icmp_ln351_reg_1488_pp0_iter19_reg;
reg   [0:0] icmp_ln351_reg_1488_pp0_iter20_reg;
reg   [0:0] icmp_ln351_reg_1488_pp0_iter21_reg;
reg   [0:0] icmp_ln351_reg_1488_pp0_iter22_reg;
reg   [0:0] icmp_ln351_reg_1488_pp0_iter23_reg;
reg   [0:0] icmp_ln351_reg_1488_pp0_iter24_reg;
reg   [0:0] icmp_ln351_reg_1488_pp0_iter25_reg;
reg   [0:0] icmp_ln351_reg_1488_pp0_iter26_reg;
reg   [1:0] trunc_ln9_reg_1652;
reg   [1:0] trunc_ln9_reg_1652_pp0_iter1_reg;
reg   [1:0] trunc_ln9_reg_1652_pp0_iter2_reg;
reg   [1:0] trunc_ln9_reg_1652_pp0_iter3_reg;
reg   [1:0] trunc_ln9_reg_1652_pp0_iter4_reg;
reg   [1:0] trunc_ln9_reg_1652_pp0_iter5_reg;
reg   [1:0] trunc_ln9_reg_1652_pp0_iter6_reg;
reg   [1:0] trunc_ln9_reg_1652_pp0_iter7_reg;
reg   [1:0] trunc_ln9_reg_1652_pp0_iter8_reg;
reg   [1:0] trunc_ln9_reg_1652_pp0_iter9_reg;
reg   [1:0] trunc_ln9_reg_1652_pp0_iter10_reg;
reg   [1:0] trunc_ln9_reg_1652_pp0_iter11_reg;
reg   [1:0] trunc_ln9_reg_1652_pp0_iter12_reg;
reg   [1:0] trunc_ln9_reg_1652_pp0_iter13_reg;
reg   [1:0] trunc_ln9_reg_1652_pp0_iter14_reg;
reg   [1:0] trunc_ln9_reg_1652_pp0_iter15_reg;
reg   [1:0] trunc_ln9_reg_1652_pp0_iter16_reg;
reg   [1:0] trunc_ln9_reg_1652_pp0_iter17_reg;
reg   [1:0] trunc_ln9_reg_1652_pp0_iter18_reg;
reg   [1:0] trunc_ln9_reg_1652_pp0_iter19_reg;
reg   [1:0] trunc_ln9_reg_1652_pp0_iter20_reg;
reg   [1:0] trunc_ln9_reg_1652_pp0_iter21_reg;
reg   [1:0] trunc_ln9_reg_1652_pp0_iter22_reg;
reg   [1:0] trunc_ln9_reg_1652_pp0_iter23_reg;
reg   [1:0] trunc_ln9_reg_1652_pp0_iter24_reg;
reg   [1:0] trunc_ln9_reg_1652_pp0_iter25_reg;
reg   [1:0] trunc_ln9_reg_1652_pp0_iter26_reg;
reg   [1:0] trunc_ln9_reg_1652_pp0_iter27_reg;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_441_reg_1657;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_443_reg_1662;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_445_reg_1667;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_447_reg_1672;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_449_reg_1677;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_451_reg_1682;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_453_reg_1687;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_455_reg_1692;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_457_reg_1697;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_459_reg_1702;
reg   [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_reg_1707;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_reg_1712;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_89_reg_1717;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_90_reg_1722;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_91_reg_1727;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_93_reg_1732;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_461_reg_1737;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_463_reg_1742;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_465_reg_1747;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_467_reg_1752;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_469_reg_1757;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_471_reg_1762;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_473_reg_1767;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_475_reg_1772;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_477_reg_1777;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_479_reg_1782;
reg   [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_6_reg_1787;
reg   [15:0] activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_long_unsigned_int128_signed_char_double_6_reg_1792;
reg   [15:0] activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_l_unsigned_int128_signed_char_double_6_reg_1797;
reg   [15:0] activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_lo_signed_char_double_6_reg_1802;
reg   [15:0] activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_loa_double_6_reg_1807;
reg   [15:0] activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_load_6_reg_1812;
wire   [31:0] v_fu_968_p1;
wire   [31:0] v_125_fu_981_p1;
wire   [31:0] v_126_fu_994_p1;
wire   [31:0] v_127_fu_1007_p1;
wire   [31:0] v_128_fu_1020_p1;
wire   [31:0] v_129_fu_1033_p1;
wire   [31:0] v_130_fu_1046_p1;
wire   [31:0] v_131_fu_1059_p1;
wire   [31:0] v_132_fu_1072_p1;
wire   [31:0] v_133_fu_1085_p1;
wire   [31:0] v_134_fu_1098_p1;
wire   [31:0] v_135_fu_1111_p1;
wire   [31:0] v_136_fu_1124_p1;
wire   [31:0] v_137_fu_1137_p1;
wire   [31:0] v_138_fu_1150_p1;
wire   [31:0] v_139_fu_1163_p1;
wire   [31:0] v_140_fu_1176_p1;
wire   [31:0] v_141_fu_1189_p1;
wire   [31:0] v_142_fu_1202_p1;
wire   [31:0] v_143_fu_1215_p1;
wire   [31:0] v_144_fu_1228_p1;
wire   [31:0] v_145_fu_1241_p1;
wire   [31:0] v_146_fu_1254_p1;
wire   [31:0] v_147_fu_1267_p1;
wire   [31:0] v_148_fu_1280_p1;
wire   [31:0] v_149_fu_1293_p1;
wire   [31:0] v_150_fu_1306_p1;
wire   [31:0] v_151_fu_1319_p1;
wire   [31:0] v_152_fu_1332_p1;
wire   [31:0] v_153_fu_1345_p1;
wire   [31:0] v_154_fu_1358_p1;
wire   [31:0] v_155_fu_1371_p1;
reg   [31:0] mul_reg_2009;
reg   [31:0] mul16_reg_2014;
reg   [31:0] mul448_1_reg_2019;
reg   [31:0] mul449_1_reg_2024;
reg   [31:0] mul448_2_reg_2029;
reg   [31:0] mul449_2_reg_2034;
reg   [31:0] mul448_3_reg_2039;
reg   [31:0] mul449_3_reg_2044;
reg   [31:0] mul448_4_reg_2049;
reg   [31:0] mul449_4_reg_2054;
reg   [31:0] mul448_5_reg_2059;
reg   [31:0] mul449_5_reg_2064;
reg   [31:0] mul448_6_reg_2069;
reg   [31:0] mul449_6_reg_2074;
reg   [31:0] mul448_7_reg_2079;
reg   [31:0] mul449_7_reg_2084;
reg   [31:0] mul448_8_reg_2089;
reg   [31:0] mul449_8_reg_2094;
reg   [31:0] mul448_9_reg_2099;
reg   [31:0] mul449_9_reg_2104;
reg   [31:0] mul448_s_reg_2109;
reg   [31:0] mul449_s_reg_2114;
reg   [31:0] mul448_10_reg_2119;
reg   [31:0] mul449_10_reg_2124;
reg   [31:0] mul448_11_reg_2129;
reg   [31:0] mul449_11_reg_2134;
reg   [31:0] mul448_12_reg_2139;
reg   [31:0] mul449_12_reg_2144;
reg   [31:0] mul448_13_reg_2149;
reg   [31:0] mul449_13_reg_2154;
reg   [31:0] mul448_14_reg_2159;
reg   [31:0] mul449_14_reg_2164;
reg   [31:0] add4_reg_2169;
reg   [31:0] add450_1_reg_2174;
reg   [31:0] add450_2_reg_2179;
reg   [31:0] add450_3_reg_2184;
reg   [31:0] add450_4_reg_2189;
reg   [31:0] add450_5_reg_2194;
reg   [31:0] add450_6_reg_2199;
reg   [31:0] add450_7_reg_2204;
reg   [31:0] add450_8_reg_2209;
reg   [31:0] add450_9_reg_2214;
reg   [31:0] add450_s_reg_2219;
reg   [31:0] add450_10_reg_2224;
reg   [31:0] add450_11_reg_2229;
reg   [31:0] add450_12_reg_2234;
reg   [31:0] add450_13_reg_2239;
reg   [31:0] add450_14_reg_2244;
reg   [31:0] add5_reg_2249;
reg   [31:0] add468_1_reg_2254;
reg   [31:0] add468_2_reg_2259;
reg   [31:0] add468_3_reg_2264;
reg   [31:0] add468_4_reg_2269;
reg   [31:0] add468_5_reg_2274;
reg   [31:0] add468_6_reg_2279;
reg   [31:0] add468_7_reg_2284;
reg   [31:0] add6_reg_2289;
reg   [31:0] add486_1_reg_2294;
reg   [31:0] add486_2_reg_2299;
reg   [31:0] add486_3_reg_2304;
reg   [31:0] add7_reg_2309;
reg   [31:0] add8_reg_2314;
reg   [31:0] psum_sq_reg_2319;
wire   [31:0] tmp_54_fu_1389_p11;
wire   [63:0] zext_ln364_fu_872_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln364_1_fu_920_p1;
reg   [9:0] idx_fu_108;
wire   [9:0] add_ln351_fu_950_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_i;
reg   [31:0] partial_sums_sq_3_fu_112;
reg   [31:0] ap_sig_allocacmp_partial_sums_sq_3_load;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg   [31:0] partial_sums_sq_2_fu_116;
reg   [31:0] ap_sig_allocacmp_partial_sums_sq_2_load;
reg   [31:0] partial_sums_sq_1_fu_120;
reg   [31:0] ap_sig_allocacmp_partial_sums_sq_1_load;
reg   [31:0] partial_sums_sq_fu_124;
reg   [31:0] ap_sig_allocacmp_partial_sums_sq_load;
wire    ap_block_pp0_stage0_01001;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local;
wire   [5:0] lshr_ln1_fu_852_p4;
wire   [11:0] zext_ln363_fu_862_p1;
wire   [11:0] add_ln363_fu_866_p2;
wire   [4:0] tmp_s_fu_892_p4;
wire   [5:0] or_ln2_fu_902_p3;
wire   [11:0] zext_ln363_1_fu_910_p1;
wire   [11:0] add_ln363_1_fu_914_p2;
wire   [31:0] x_f32_fu_961_p3;
wire   [31:0] x_f32_224_fu_974_p3;
wire   [31:0] x_f32_225_fu_987_p3;
wire   [31:0] x_f32_226_fu_1000_p3;
wire   [31:0] x_f32_227_fu_1013_p3;
wire   [31:0] x_f32_228_fu_1026_p3;
wire   [31:0] x_f32_229_fu_1039_p3;
wire   [31:0] x_f32_230_fu_1052_p3;
wire   [31:0] x_f32_231_fu_1065_p3;
wire   [31:0] x_f32_232_fu_1078_p3;
wire   [31:0] x_f32_233_fu_1091_p3;
wire   [31:0] x_f32_234_fu_1104_p3;
wire   [31:0] x_f32_235_fu_1117_p3;
wire   [31:0] x_f32_236_fu_1130_p3;
wire   [31:0] x_f32_237_fu_1143_p3;
wire   [31:0] x_f32_238_fu_1156_p3;
wire   [31:0] x_f32_239_fu_1169_p3;
wire   [31:0] x_f32_240_fu_1182_p3;
wire   [31:0] x_f32_241_fu_1195_p3;
wire   [31:0] x_f32_242_fu_1208_p3;
wire   [31:0] x_f32_243_fu_1221_p3;
wire   [31:0] x_f32_244_fu_1234_p3;
wire   [31:0] x_f32_245_fu_1247_p3;
wire   [31:0] x_f32_246_fu_1260_p3;
wire   [31:0] x_f32_247_fu_1273_p3;
wire   [31:0] x_f32_248_fu_1286_p3;
wire   [31:0] x_f32_249_fu_1299_p3;
wire   [31:0] x_f32_250_fu_1312_p3;
wire   [31:0] x_f32_251_fu_1325_p3;
wire   [31:0] x_f32_252_fu_1338_p3;
wire   [31:0] x_f32_253_fu_1351_p3;
wire   [31:0] x_f32_254_fu_1364_p3;
wire   [31:0] tmp_54_fu_1389_p9;
wire    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [1:0] tmp_54_fu_1389_p1;
wire   [1:0] tmp_54_fu_1389_p3;
wire  signed [1:0] tmp_54_fu_1389_p5;
wire  signed [1:0] tmp_54_fu_1389_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 idx_fu_108 = 10'd0;
#0 partial_sums_sq_3_fu_112 = 32'd0;
#0 partial_sums_sq_2_fu_116 = 32'd0;
#0 partial_sums_sq_1_fu_120 = 32'd0;
#0 partial_sums_sq_fu_124 = 32'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) activation_accelerator_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U551(
    .din0(ap_sig_allocacmp_partial_sums_sq_load),
    .din1(ap_sig_allocacmp_partial_sums_sq_1_load),
    .din2(ap_sig_allocacmp_partial_sums_sq_2_load),
    .din3(ap_sig_allocacmp_partial_sums_sq_3_load),
    .def(tmp_54_fu_1389_p9),
    .sel(trunc_ln9_reg_1652_pp0_iter24_reg),
    .dout(tmp_54_fu_1389_p11)
);

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter27_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln351_fu_846_p2 == 1'd1))) begin
            idx_fu_108 <= add_ln351_fu_950_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            idx_fu_108 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_sums_sq_1_fu_120 <= 32'd0;
        end else if (((trunc_ln9_reg_1652_pp0_iter27_reg == 2'd1) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
            partial_sums_sq_1_fu_120 <= grp_fu_2468_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_sums_sq_2_fu_116 <= 32'd0;
        end else if (((trunc_ln9_reg_1652_pp0_iter27_reg == 2'd2) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
            partial_sums_sq_2_fu_116 <= grp_fu_2468_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_sums_sq_3_fu_112 <= 32'd0;
        end else if (((trunc_ln9_reg_1652_pp0_iter27_reg == 2'd3) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
            partial_sums_sq_3_fu_112 <= grp_fu_2468_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_sums_sq_fu_124 <= 32'd0;
        end else if (((trunc_ln9_reg_1652_pp0_iter27_reg == 2'd0) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
            partial_sums_sq_fu_124 <= grp_fu_2468_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_441_reg_1657 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_443_reg_1662 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_445_reg_1667 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_447_reg_1672 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_449_reg_1677 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_451_reg_1682 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_453_reg_1687 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_455_reg_1692 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_457_reg_1697 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_459_reg_1702 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_461_reg_1737 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_463_reg_1742 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_465_reg_1747 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_467_reg_1752 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_469_reg_1757 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_471_reg_1762 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_473_reg_1767 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_475_reg_1772 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_477_reg_1777 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_479_reg_1782 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_89_reg_1717 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_90_reg_1722 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_91_reg_1727 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_93_reg_1732 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_reg_1712 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q1;
        activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_l_unsigned_int128_signed_char_double_6_reg_1797 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q0;
        activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_lo_signed_char_double_6_reg_1802 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q0;
        activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_loa_double_6_reg_1807 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q0;
        activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_load_6_reg_1812 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q0;
        activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_long_unsigned_int128_signed_char_double_6_reg_1792 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q0;
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_6_reg_1787 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q0;
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_reg_1707 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add450_10_reg_2224 <= grp_fu_2768_p_dout0;
        add450_11_reg_2229 <= grp_fu_2772_p_dout0;
        add450_12_reg_2234 <= grp_fu_2776_p_dout0;
        add450_13_reg_2239 <= grp_fu_2780_p_dout0;
        add450_14_reg_2244 <= grp_fu_2784_p_dout0;
        add450_1_reg_2174 <= grp_fu_2728_p_dout0;
        add450_2_reg_2179 <= grp_fu_2732_p_dout0;
        add450_3_reg_2184 <= grp_fu_2736_p_dout0;
        add450_4_reg_2189 <= grp_fu_2740_p_dout0;
        add450_5_reg_2194 <= grp_fu_2744_p_dout0;
        add450_6_reg_2199 <= grp_fu_2748_p_dout0;
        add450_7_reg_2204 <= grp_fu_2752_p_dout0;
        add450_8_reg_2209 <= grp_fu_2756_p_dout0;
        add450_9_reg_2214 <= grp_fu_2760_p_dout0;
        add450_s_reg_2219 <= grp_fu_2764_p_dout0;
        add468_1_reg_2254 <= grp_fu_2588_p_dout0;
        add468_2_reg_2259 <= grp_fu_2592_p_dout0;
        add468_3_reg_2264 <= grp_fu_2596_p_dout0;
        add468_4_reg_2269 <= grp_fu_2600_p_dout0;
        add468_5_reg_2274 <= grp_fu_2604_p_dout0;
        add468_6_reg_2279 <= grp_fu_2432_p_dout0;
        add468_7_reg_2284 <= grp_fu_2436_p_dout0;
        add486_1_reg_2294 <= grp_fu_2444_p_dout0;
        add486_2_reg_2299 <= grp_fu_2448_p_dout0;
        add486_3_reg_2304 <= grp_fu_2452_p_dout0;
        add4_reg_2169 <= grp_fu_1323_p_dout0;
        add5_reg_2249 <= grp_fu_2584_p_dout0;
        add6_reg_2289 <= grp_fu_2440_p_dout0;
        add7_reg_2309 <= grp_fu_2456_p_dout0;
        add8_reg_2314 <= grp_fu_2460_p_dout0;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln351_reg_1488_pp0_iter10_reg <= icmp_ln351_reg_1488_pp0_iter9_reg;
        icmp_ln351_reg_1488_pp0_iter11_reg <= icmp_ln351_reg_1488_pp0_iter10_reg;
        icmp_ln351_reg_1488_pp0_iter12_reg <= icmp_ln351_reg_1488_pp0_iter11_reg;
        icmp_ln351_reg_1488_pp0_iter13_reg <= icmp_ln351_reg_1488_pp0_iter12_reg;
        icmp_ln351_reg_1488_pp0_iter14_reg <= icmp_ln351_reg_1488_pp0_iter13_reg;
        icmp_ln351_reg_1488_pp0_iter15_reg <= icmp_ln351_reg_1488_pp0_iter14_reg;
        icmp_ln351_reg_1488_pp0_iter16_reg <= icmp_ln351_reg_1488_pp0_iter15_reg;
        icmp_ln351_reg_1488_pp0_iter17_reg <= icmp_ln351_reg_1488_pp0_iter16_reg;
        icmp_ln351_reg_1488_pp0_iter18_reg <= icmp_ln351_reg_1488_pp0_iter17_reg;
        icmp_ln351_reg_1488_pp0_iter19_reg <= icmp_ln351_reg_1488_pp0_iter18_reg;
        icmp_ln351_reg_1488_pp0_iter20_reg <= icmp_ln351_reg_1488_pp0_iter19_reg;
        icmp_ln351_reg_1488_pp0_iter21_reg <= icmp_ln351_reg_1488_pp0_iter20_reg;
        icmp_ln351_reg_1488_pp0_iter22_reg <= icmp_ln351_reg_1488_pp0_iter21_reg;
        icmp_ln351_reg_1488_pp0_iter23_reg <= icmp_ln351_reg_1488_pp0_iter22_reg;
        icmp_ln351_reg_1488_pp0_iter24_reg <= icmp_ln351_reg_1488_pp0_iter23_reg;
        icmp_ln351_reg_1488_pp0_iter25_reg <= icmp_ln351_reg_1488_pp0_iter24_reg;
        icmp_ln351_reg_1488_pp0_iter26_reg <= icmp_ln351_reg_1488_pp0_iter25_reg;
        icmp_ln351_reg_1488_pp0_iter2_reg <= icmp_ln351_reg_1488_pp0_iter1_reg;
        icmp_ln351_reg_1488_pp0_iter3_reg <= icmp_ln351_reg_1488_pp0_iter2_reg;
        icmp_ln351_reg_1488_pp0_iter4_reg <= icmp_ln351_reg_1488_pp0_iter3_reg;
        icmp_ln351_reg_1488_pp0_iter5_reg <= icmp_ln351_reg_1488_pp0_iter4_reg;
        icmp_ln351_reg_1488_pp0_iter6_reg <= icmp_ln351_reg_1488_pp0_iter5_reg;
        icmp_ln351_reg_1488_pp0_iter7_reg <= icmp_ln351_reg_1488_pp0_iter6_reg;
        icmp_ln351_reg_1488_pp0_iter8_reg <= icmp_ln351_reg_1488_pp0_iter7_reg;
        icmp_ln351_reg_1488_pp0_iter9_reg <= icmp_ln351_reg_1488_pp0_iter8_reg;
        mul16_reg_2014 <= grp_fu_1335_p_dout0;
        mul448_10_reg_2119 <= grp_fu_2632_p_dout0;
        mul448_11_reg_2129 <= grp_fu_2640_p_dout0;
        mul448_12_reg_2139 <= grp_fu_2648_p_dout0;
        mul448_13_reg_2149 <= grp_fu_2656_p_dout0;
        mul448_14_reg_2159 <= grp_fu_2664_p_dout0;
        mul448_1_reg_2019 <= grp_fu_2672_p_dout0;
        mul448_2_reg_2029 <= grp_fu_2680_p_dout0;
        mul448_3_reg_2039 <= grp_fu_2688_p_dout0;
        mul448_4_reg_2049 <= grp_fu_2696_p_dout0;
        mul448_5_reg_2059 <= grp_fu_2704_p_dout0;
        mul448_6_reg_2069 <= grp_fu_2712_p_dout0;
        mul448_7_reg_2079 <= grp_fu_2720_p_dout0;
        mul448_8_reg_2089 <= grp_fu_2608_p_dout0;
        mul448_9_reg_2099 <= grp_fu_2616_p_dout0;
        mul448_s_reg_2109 <= grp_fu_2624_p_dout0;
        mul449_10_reg_2124 <= grp_fu_2636_p_dout0;
        mul449_11_reg_2134 <= grp_fu_2644_p_dout0;
        mul449_12_reg_2144 <= grp_fu_2652_p_dout0;
        mul449_13_reg_2154 <= grp_fu_2660_p_dout0;
        mul449_14_reg_2164 <= grp_fu_2668_p_dout0;
        mul449_1_reg_2024 <= grp_fu_2676_p_dout0;
        mul449_2_reg_2034 <= grp_fu_2684_p_dout0;
        mul449_3_reg_2044 <= grp_fu_2692_p_dout0;
        mul449_4_reg_2054 <= grp_fu_2700_p_dout0;
        mul449_5_reg_2064 <= grp_fu_2708_p_dout0;
        mul449_6_reg_2074 <= grp_fu_2716_p_dout0;
        mul449_7_reg_2084 <= grp_fu_2724_p_dout0;
        mul449_8_reg_2094 <= grp_fu_2612_p_dout0;
        mul449_9_reg_2104 <= grp_fu_2620_p_dout0;
        mul449_s_reg_2114 <= grp_fu_2628_p_dout0;
        mul_reg_2009 <= grp_fu_1330_p_dout0;
        psum_sq_reg_2319 <= grp_fu_2464_p_dout0;
        trunc_ln9_reg_1652_pp0_iter10_reg <= trunc_ln9_reg_1652_pp0_iter9_reg;
        trunc_ln9_reg_1652_pp0_iter11_reg <= trunc_ln9_reg_1652_pp0_iter10_reg;
        trunc_ln9_reg_1652_pp0_iter12_reg <= trunc_ln9_reg_1652_pp0_iter11_reg;
        trunc_ln9_reg_1652_pp0_iter13_reg <= trunc_ln9_reg_1652_pp0_iter12_reg;
        trunc_ln9_reg_1652_pp0_iter14_reg <= trunc_ln9_reg_1652_pp0_iter13_reg;
        trunc_ln9_reg_1652_pp0_iter15_reg <= trunc_ln9_reg_1652_pp0_iter14_reg;
        trunc_ln9_reg_1652_pp0_iter16_reg <= trunc_ln9_reg_1652_pp0_iter15_reg;
        trunc_ln9_reg_1652_pp0_iter17_reg <= trunc_ln9_reg_1652_pp0_iter16_reg;
        trunc_ln9_reg_1652_pp0_iter18_reg <= trunc_ln9_reg_1652_pp0_iter17_reg;
        trunc_ln9_reg_1652_pp0_iter19_reg <= trunc_ln9_reg_1652_pp0_iter18_reg;
        trunc_ln9_reg_1652_pp0_iter20_reg <= trunc_ln9_reg_1652_pp0_iter19_reg;
        trunc_ln9_reg_1652_pp0_iter21_reg <= trunc_ln9_reg_1652_pp0_iter20_reg;
        trunc_ln9_reg_1652_pp0_iter22_reg <= trunc_ln9_reg_1652_pp0_iter21_reg;
        trunc_ln9_reg_1652_pp0_iter23_reg <= trunc_ln9_reg_1652_pp0_iter22_reg;
        trunc_ln9_reg_1652_pp0_iter24_reg <= trunc_ln9_reg_1652_pp0_iter23_reg;
        trunc_ln9_reg_1652_pp0_iter25_reg <= trunc_ln9_reg_1652_pp0_iter24_reg;
        trunc_ln9_reg_1652_pp0_iter26_reg <= trunc_ln9_reg_1652_pp0_iter25_reg;
        trunc_ln9_reg_1652_pp0_iter27_reg <= trunc_ln9_reg_1652_pp0_iter26_reg;
        trunc_ln9_reg_1652_pp0_iter2_reg <= trunc_ln9_reg_1652_pp0_iter1_reg;
        trunc_ln9_reg_1652_pp0_iter3_reg <= trunc_ln9_reg_1652_pp0_iter2_reg;
        trunc_ln9_reg_1652_pp0_iter4_reg <= trunc_ln9_reg_1652_pp0_iter3_reg;
        trunc_ln9_reg_1652_pp0_iter5_reg <= trunc_ln9_reg_1652_pp0_iter4_reg;
        trunc_ln9_reg_1652_pp0_iter6_reg <= trunc_ln9_reg_1652_pp0_iter5_reg;
        trunc_ln9_reg_1652_pp0_iter7_reg <= trunc_ln9_reg_1652_pp0_iter6_reg;
        trunc_ln9_reg_1652_pp0_iter8_reg <= trunc_ln9_reg_1652_pp0_iter7_reg;
        trunc_ln9_reg_1652_pp0_iter9_reg <= trunc_ln9_reg_1652_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln351_reg_1488 <= icmp_ln351_fu_846_p2;
        icmp_ln351_reg_1488_pp0_iter1_reg <= icmp_ln351_reg_1488;
        trunc_ln9_reg_1652 <= {{ap_sig_allocacmp_i[6:5]}};
        trunc_ln9_reg_1652_pp0_iter1_reg <= trunc_ln9_reg_1652;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln351_fu_846_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter27_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) 
    & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i = 10'd0;
    end else begin
        ap_sig_allocacmp_i = idx_fu_108;
    end
end

always @ (*) begin
    if (((trunc_ln9_reg_1652_pp0_iter27_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        ap_sig_allocacmp_partial_sums_sq_1_load = grp_fu_2468_p_dout0;
    end else begin
        ap_sig_allocacmp_partial_sums_sq_1_load = partial_sums_sq_1_fu_120;
    end
end

always @ (*) begin
    if (((trunc_ln9_reg_1652_pp0_iter27_reg == 2'd2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        ap_sig_allocacmp_partial_sums_sq_2_load = grp_fu_2468_p_dout0;
    end else begin
        ap_sig_allocacmp_partial_sums_sq_2_load = partial_sums_sq_2_fu_116;
    end
end

always @ (*) begin
    if (((trunc_ln9_reg_1652_pp0_iter27_reg == 2'd3) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        ap_sig_allocacmp_partial_sums_sq_3_load = grp_fu_2468_p_dout0;
    end else begin
        ap_sig_allocacmp_partial_sums_sq_3_load = partial_sums_sq_3_fu_112;
    end
end

always @ (*) begin
    if (((trunc_ln9_reg_1652_pp0_iter27_reg == 2'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        ap_sig_allocacmp_partial_sums_sq_load = grp_fu_2468_p_dout0;
    end else begin
        ap_sig_allocacmp_partial_sums_sq_load = partial_sums_sq_fu_124;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln351_reg_1488_pp0_iter26_reg == 1'd0) & (ap_loop_exit_ready_pp0_iter27_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_sums_sq_1_load_1_out_ap_vld = 1'b1;
    end else begin
        partial_sums_sq_1_load_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln351_reg_1488_pp0_iter26_reg == 1'd0) & (ap_loop_exit_ready_pp0_iter27_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_sums_sq_2_load_1_out_ap_vld = 1'b1;
    end else begin
        partial_sums_sq_2_load_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln351_reg_1488_pp0_iter26_reg == 1'd0) & (ap_loop_exit_ready_pp0_iter27_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_sums_sq_3_load_1_out_ap_vld = 1'b1;
    end else begin
        partial_sums_sq_3_load_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln351_reg_1488_pp0_iter26_reg == 1'd0) & (ap_loop_exit_ready_pp0_iter27_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        partial_sums_sq_load_1_out_ap_vld = 1'b1;
    end else begin
        partial_sums_sq_load_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address0 = zext_ln364_1_fu_920_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address1 = zext_ln364_fu_872_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address0 = zext_ln364_1_fu_920_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address1 = zext_ln364_fu_872_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address0 = zext_ln364_1_fu_920_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address1 = zext_ln364_fu_872_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address0 = zext_ln364_1_fu_920_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address1 = zext_ln364_fu_872_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address0 = zext_ln364_1_fu_920_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address1 = zext_ln364_fu_872_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address0 = zext_ln364_1_fu_920_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address1 = zext_ln364_fu_872_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address0 = zext_ln364_1_fu_920_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address1 = zext_ln364_fu_872_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address0 = zext_ln364_1_fu_920_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address1 = zext_ln364_fu_872_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address0 = zext_ln364_1_fu_920_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address1 = zext_ln364_fu_872_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address0 = zext_ln364_1_fu_920_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address1 = zext_ln364_fu_872_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1_local;

assign add_ln351_fu_950_p2 = (ap_sig_allocacmp_i + 10'd32);

assign add_ln363_1_fu_914_p2 = (zext_ln363_1_fu_910_p1 + mul_ln351);

assign add_ln363_fu_866_p2 = (zext_ln363_fu_862_p1 + mul_ln351);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign grp_fu_1323_p_ce = 1'b1;

assign grp_fu_1323_p_din0 = mul_reg_2009;

assign grp_fu_1323_p_din1 = mul16_reg_2014;

assign grp_fu_1323_p_opcode = 2'd0;

assign grp_fu_1330_p_ce = 1'b1;

assign grp_fu_1330_p_din0 = v_fu_968_p1;

assign grp_fu_1330_p_din1 = v_fu_968_p1;

assign grp_fu_1335_p_ce = 1'b1;

assign grp_fu_1335_p_din0 = v_125_fu_981_p1;

assign grp_fu_1335_p_din1 = v_125_fu_981_p1;

assign grp_fu_2432_p_ce = 1'b1;

assign grp_fu_2432_p_din0 = add450_11_reg_2229;

assign grp_fu_2432_p_din1 = add450_12_reg_2234;

assign grp_fu_2432_p_opcode = 2'd0;

assign grp_fu_2436_p_ce = 1'b1;

assign grp_fu_2436_p_din0 = add450_13_reg_2239;

assign grp_fu_2436_p_din1 = add450_14_reg_2244;

assign grp_fu_2436_p_opcode = 2'd0;

assign grp_fu_2440_p_ce = 1'b1;

assign grp_fu_2440_p_din0 = add5_reg_2249;

assign grp_fu_2440_p_din1 = add468_1_reg_2254;

assign grp_fu_2440_p_opcode = 2'd0;

assign grp_fu_2444_p_ce = 1'b1;

assign grp_fu_2444_p_din0 = add468_2_reg_2259;

assign grp_fu_2444_p_din1 = add468_3_reg_2264;

assign grp_fu_2444_p_opcode = 2'd0;

assign grp_fu_2448_p_ce = 1'b1;

assign grp_fu_2448_p_din0 = add468_4_reg_2269;

assign grp_fu_2448_p_din1 = add468_5_reg_2274;

assign grp_fu_2448_p_opcode = 2'd0;

assign grp_fu_2452_p_ce = 1'b1;

assign grp_fu_2452_p_din0 = add468_6_reg_2279;

assign grp_fu_2452_p_din1 = add468_7_reg_2284;

assign grp_fu_2452_p_opcode = 2'd0;

assign grp_fu_2456_p_ce = 1'b1;

assign grp_fu_2456_p_din0 = add6_reg_2289;

assign grp_fu_2456_p_din1 = add486_1_reg_2294;

assign grp_fu_2456_p_opcode = 2'd0;

assign grp_fu_2460_p_ce = 1'b1;

assign grp_fu_2460_p_din0 = add486_2_reg_2299;

assign grp_fu_2460_p_din1 = add486_3_reg_2304;

assign grp_fu_2460_p_opcode = 2'd0;

assign grp_fu_2464_p_ce = 1'b1;

assign grp_fu_2464_p_din0 = add7_reg_2309;

assign grp_fu_2464_p_din1 = add8_reg_2314;

assign grp_fu_2464_p_opcode = 2'd0;

assign grp_fu_2468_p_ce = 1'b1;

assign grp_fu_2468_p_din0 = tmp_54_fu_1389_p11;

assign grp_fu_2468_p_din1 = psum_sq_reg_2319;

assign grp_fu_2468_p_opcode = 2'd0;

assign grp_fu_2584_p_ce = 1'b1;

assign grp_fu_2584_p_din0 = add4_reg_2169;

assign grp_fu_2584_p_din1 = add450_1_reg_2174;

assign grp_fu_2584_p_opcode = 2'd0;

assign grp_fu_2588_p_ce = 1'b1;

assign grp_fu_2588_p_din0 = add450_2_reg_2179;

assign grp_fu_2588_p_din1 = add450_3_reg_2184;

assign grp_fu_2588_p_opcode = 2'd0;

assign grp_fu_2592_p_ce = 1'b1;

assign grp_fu_2592_p_din0 = add450_4_reg_2189;

assign grp_fu_2592_p_din1 = add450_5_reg_2194;

assign grp_fu_2592_p_opcode = 2'd0;

assign grp_fu_2596_p_ce = 1'b1;

assign grp_fu_2596_p_din0 = add450_6_reg_2199;

assign grp_fu_2596_p_din1 = add450_7_reg_2204;

assign grp_fu_2596_p_opcode = 2'd0;

assign grp_fu_2600_p_ce = 1'b1;

assign grp_fu_2600_p_din0 = add450_8_reg_2209;

assign grp_fu_2600_p_din1 = add450_9_reg_2214;

assign grp_fu_2600_p_opcode = 2'd0;

assign grp_fu_2604_p_ce = 1'b1;

assign grp_fu_2604_p_din0 = add450_s_reg_2219;

assign grp_fu_2604_p_din1 = add450_10_reg_2224;

assign grp_fu_2604_p_opcode = 2'd0;

assign grp_fu_2608_p_ce = 1'b1;

assign grp_fu_2608_p_din0 = v_140_fu_1176_p1;

assign grp_fu_2608_p_din1 = v_140_fu_1176_p1;

assign grp_fu_2612_p_ce = 1'b1;

assign grp_fu_2612_p_din0 = v_141_fu_1189_p1;

assign grp_fu_2612_p_din1 = v_141_fu_1189_p1;

assign grp_fu_2616_p_ce = 1'b1;

assign grp_fu_2616_p_din0 = v_142_fu_1202_p1;

assign grp_fu_2616_p_din1 = v_142_fu_1202_p1;

assign grp_fu_2620_p_ce = 1'b1;

assign grp_fu_2620_p_din0 = v_143_fu_1215_p1;

assign grp_fu_2620_p_din1 = v_143_fu_1215_p1;

assign grp_fu_2624_p_ce = 1'b1;

assign grp_fu_2624_p_din0 = v_144_fu_1228_p1;

assign grp_fu_2624_p_din1 = v_144_fu_1228_p1;

assign grp_fu_2628_p_ce = 1'b1;

assign grp_fu_2628_p_din0 = v_145_fu_1241_p1;

assign grp_fu_2628_p_din1 = v_145_fu_1241_p1;

assign grp_fu_2632_p_ce = 1'b1;

assign grp_fu_2632_p_din0 = v_146_fu_1254_p1;

assign grp_fu_2632_p_din1 = v_146_fu_1254_p1;

assign grp_fu_2636_p_ce = 1'b1;

assign grp_fu_2636_p_din0 = v_147_fu_1267_p1;

assign grp_fu_2636_p_din1 = v_147_fu_1267_p1;

assign grp_fu_2640_p_ce = 1'b1;

assign grp_fu_2640_p_din0 = v_148_fu_1280_p1;

assign grp_fu_2640_p_din1 = v_148_fu_1280_p1;

assign grp_fu_2644_p_ce = 1'b1;

assign grp_fu_2644_p_din0 = v_149_fu_1293_p1;

assign grp_fu_2644_p_din1 = v_149_fu_1293_p1;

assign grp_fu_2648_p_ce = 1'b1;

assign grp_fu_2648_p_din0 = v_150_fu_1306_p1;

assign grp_fu_2648_p_din1 = v_150_fu_1306_p1;

assign grp_fu_2652_p_ce = 1'b1;

assign grp_fu_2652_p_din0 = v_151_fu_1319_p1;

assign grp_fu_2652_p_din1 = v_151_fu_1319_p1;

assign grp_fu_2656_p_ce = 1'b1;

assign grp_fu_2656_p_din0 = v_152_fu_1332_p1;

assign grp_fu_2656_p_din1 = v_152_fu_1332_p1;

assign grp_fu_2660_p_ce = 1'b1;

assign grp_fu_2660_p_din0 = v_153_fu_1345_p1;

assign grp_fu_2660_p_din1 = v_153_fu_1345_p1;

assign grp_fu_2664_p_ce = 1'b1;

assign grp_fu_2664_p_din0 = v_154_fu_1358_p1;

assign grp_fu_2664_p_din1 = v_154_fu_1358_p1;

assign grp_fu_2668_p_ce = 1'b1;

assign grp_fu_2668_p_din0 = v_155_fu_1371_p1;

assign grp_fu_2668_p_din1 = v_155_fu_1371_p1;

assign grp_fu_2672_p_ce = 1'b1;

assign grp_fu_2672_p_din0 = v_126_fu_994_p1;

assign grp_fu_2672_p_din1 = v_126_fu_994_p1;

assign grp_fu_2676_p_ce = 1'b1;

assign grp_fu_2676_p_din0 = v_127_fu_1007_p1;

assign grp_fu_2676_p_din1 = v_127_fu_1007_p1;

assign grp_fu_2680_p_ce = 1'b1;

assign grp_fu_2680_p_din0 = v_128_fu_1020_p1;

assign grp_fu_2680_p_din1 = v_128_fu_1020_p1;

assign grp_fu_2684_p_ce = 1'b1;

assign grp_fu_2684_p_din0 = v_129_fu_1033_p1;

assign grp_fu_2684_p_din1 = v_129_fu_1033_p1;

assign grp_fu_2688_p_ce = 1'b1;

assign grp_fu_2688_p_din0 = v_130_fu_1046_p1;

assign grp_fu_2688_p_din1 = v_130_fu_1046_p1;

assign grp_fu_2692_p_ce = 1'b1;

assign grp_fu_2692_p_din0 = v_131_fu_1059_p1;

assign grp_fu_2692_p_din1 = v_131_fu_1059_p1;

assign grp_fu_2696_p_ce = 1'b1;

assign grp_fu_2696_p_din0 = v_132_fu_1072_p1;

assign grp_fu_2696_p_din1 = v_132_fu_1072_p1;

assign grp_fu_2700_p_ce = 1'b1;

assign grp_fu_2700_p_din0 = v_133_fu_1085_p1;

assign grp_fu_2700_p_din1 = v_133_fu_1085_p1;

assign grp_fu_2704_p_ce = 1'b1;

assign grp_fu_2704_p_din0 = v_134_fu_1098_p1;

assign grp_fu_2704_p_din1 = v_134_fu_1098_p1;

assign grp_fu_2708_p_ce = 1'b1;

assign grp_fu_2708_p_din0 = v_135_fu_1111_p1;

assign grp_fu_2708_p_din1 = v_135_fu_1111_p1;

assign grp_fu_2712_p_ce = 1'b1;

assign grp_fu_2712_p_din0 = v_136_fu_1124_p1;

assign grp_fu_2712_p_din1 = v_136_fu_1124_p1;

assign grp_fu_2716_p_ce = 1'b1;

assign grp_fu_2716_p_din0 = v_137_fu_1137_p1;

assign grp_fu_2716_p_din1 = v_137_fu_1137_p1;

assign grp_fu_2720_p_ce = 1'b1;

assign grp_fu_2720_p_din0 = v_138_fu_1150_p1;

assign grp_fu_2720_p_din1 = v_138_fu_1150_p1;

assign grp_fu_2724_p_ce = 1'b1;

assign grp_fu_2724_p_din0 = v_139_fu_1163_p1;

assign grp_fu_2724_p_din1 = v_139_fu_1163_p1;

assign grp_fu_2728_p_ce = 1'b1;

assign grp_fu_2728_p_din0 = mul448_1_reg_2019;

assign grp_fu_2728_p_din1 = mul449_1_reg_2024;

assign grp_fu_2728_p_opcode = 2'd0;

assign grp_fu_2732_p_ce = 1'b1;

assign grp_fu_2732_p_din0 = mul448_2_reg_2029;

assign grp_fu_2732_p_din1 = mul449_2_reg_2034;

assign grp_fu_2732_p_opcode = 2'd0;

assign grp_fu_2736_p_ce = 1'b1;

assign grp_fu_2736_p_din0 = mul448_3_reg_2039;

assign grp_fu_2736_p_din1 = mul449_3_reg_2044;

assign grp_fu_2736_p_opcode = 2'd0;

assign grp_fu_2740_p_ce = 1'b1;

assign grp_fu_2740_p_din0 = mul448_4_reg_2049;

assign grp_fu_2740_p_din1 = mul449_4_reg_2054;

assign grp_fu_2740_p_opcode = 2'd0;

assign grp_fu_2744_p_ce = 1'b1;

assign grp_fu_2744_p_din0 = mul448_5_reg_2059;

assign grp_fu_2744_p_din1 = mul449_5_reg_2064;

assign grp_fu_2744_p_opcode = 2'd0;

assign grp_fu_2748_p_ce = 1'b1;

assign grp_fu_2748_p_din0 = mul448_6_reg_2069;

assign grp_fu_2748_p_din1 = mul449_6_reg_2074;

assign grp_fu_2748_p_opcode = 2'd0;

assign grp_fu_2752_p_ce = 1'b1;

assign grp_fu_2752_p_din0 = mul448_7_reg_2079;

assign grp_fu_2752_p_din1 = mul449_7_reg_2084;

assign grp_fu_2752_p_opcode = 2'd0;

assign grp_fu_2756_p_ce = 1'b1;

assign grp_fu_2756_p_din0 = mul448_8_reg_2089;

assign grp_fu_2756_p_din1 = mul449_8_reg_2094;

assign grp_fu_2756_p_opcode = 2'd0;

assign grp_fu_2760_p_ce = 1'b1;

assign grp_fu_2760_p_din0 = mul448_9_reg_2099;

assign grp_fu_2760_p_din1 = mul449_9_reg_2104;

assign grp_fu_2760_p_opcode = 2'd0;

assign grp_fu_2764_p_ce = 1'b1;

assign grp_fu_2764_p_din0 = mul448_s_reg_2109;

assign grp_fu_2764_p_din1 = mul449_s_reg_2114;

assign grp_fu_2764_p_opcode = 2'd0;

assign grp_fu_2768_p_ce = 1'b1;

assign grp_fu_2768_p_din0 = mul448_10_reg_2119;

assign grp_fu_2768_p_din1 = mul449_10_reg_2124;

assign grp_fu_2768_p_opcode = 2'd0;

assign grp_fu_2772_p_ce = 1'b1;

assign grp_fu_2772_p_din0 = mul448_11_reg_2129;

assign grp_fu_2772_p_din1 = mul449_11_reg_2134;

assign grp_fu_2772_p_opcode = 2'd0;

assign grp_fu_2776_p_ce = 1'b1;

assign grp_fu_2776_p_din0 = mul448_12_reg_2139;

assign grp_fu_2776_p_din1 = mul449_12_reg_2144;

assign grp_fu_2776_p_opcode = 2'd0;

assign grp_fu_2780_p_ce = 1'b1;

assign grp_fu_2780_p_din0 = mul448_13_reg_2149;

assign grp_fu_2780_p_din1 = mul449_13_reg_2154;

assign grp_fu_2780_p_opcode = 2'd0;

assign grp_fu_2784_p_ce = 1'b1;

assign grp_fu_2784_p_din0 = mul448_14_reg_2159;

assign grp_fu_2784_p_din1 = mul449_14_reg_2164;

assign grp_fu_2784_p_opcode = 2'd0;

assign icmp_ln351_fu_846_p2 = ((ap_sig_allocacmp_i < 10'd768) ? 1'b1 : 1'b0);

assign lshr_ln1_fu_852_p4 = {{ap_sig_allocacmp_i[9:4]}};

assign or_ln2_fu_902_p3 = {{tmp_s_fu_892_p4}, {1'd1}};

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address0 = zext_ln364_1_fu_920_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address1 = zext_ln364_fu_872_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address0 = zext_ln364_1_fu_920_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address1 = zext_ln364_fu_872_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address0 = zext_ln364_1_fu_920_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address1 = zext_ln364_fu_872_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address0 = zext_ln364_1_fu_920_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address1 = zext_ln364_fu_872_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address0 = zext_ln364_1_fu_920_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address1 = zext_ln364_fu_872_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address0 = zext_ln364_1_fu_920_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address1 = zext_ln364_fu_872_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1_local;

assign partial_sums_sq_1_load_1_out = partial_sums_sq_1_fu_120;

assign partial_sums_sq_2_load_1_out = partial_sums_sq_2_fu_116;

assign partial_sums_sq_3_load_1_out = partial_sums_sq_3_fu_112;

assign partial_sums_sq_load_1_out = partial_sums_sq_fu_124;

assign tmp_54_fu_1389_p9 = 'bx;

assign tmp_s_fu_892_p4 = {{ap_sig_allocacmp_i[9:5]}};

assign v_125_fu_981_p1 = x_f32_224_fu_974_p3;

assign v_126_fu_994_p1 = x_f32_225_fu_987_p3;

assign v_127_fu_1007_p1 = x_f32_226_fu_1000_p3;

assign v_128_fu_1020_p1 = x_f32_227_fu_1013_p3;

assign v_129_fu_1033_p1 = x_f32_228_fu_1026_p3;

assign v_130_fu_1046_p1 = x_f32_229_fu_1039_p3;

assign v_131_fu_1059_p1 = x_f32_230_fu_1052_p3;

assign v_132_fu_1072_p1 = x_f32_231_fu_1065_p3;

assign v_133_fu_1085_p1 = x_f32_232_fu_1078_p3;

assign v_134_fu_1098_p1 = x_f32_233_fu_1091_p3;

assign v_135_fu_1111_p1 = x_f32_234_fu_1104_p3;

assign v_136_fu_1124_p1 = x_f32_235_fu_1117_p3;

assign v_137_fu_1137_p1 = x_f32_236_fu_1130_p3;

assign v_138_fu_1150_p1 = x_f32_237_fu_1143_p3;

assign v_139_fu_1163_p1 = x_f32_238_fu_1156_p3;

assign v_140_fu_1176_p1 = x_f32_239_fu_1169_p3;

assign v_141_fu_1189_p1 = x_f32_240_fu_1182_p3;

assign v_142_fu_1202_p1 = x_f32_241_fu_1195_p3;

assign v_143_fu_1215_p1 = x_f32_242_fu_1208_p3;

assign v_144_fu_1228_p1 = x_f32_243_fu_1221_p3;

assign v_145_fu_1241_p1 = x_f32_244_fu_1234_p3;

assign v_146_fu_1254_p1 = x_f32_245_fu_1247_p3;

assign v_147_fu_1267_p1 = x_f32_246_fu_1260_p3;

assign v_148_fu_1280_p1 = x_f32_247_fu_1273_p3;

assign v_149_fu_1293_p1 = x_f32_248_fu_1286_p3;

assign v_150_fu_1306_p1 = x_f32_249_fu_1299_p3;

assign v_151_fu_1319_p1 = x_f32_250_fu_1312_p3;

assign v_152_fu_1332_p1 = x_f32_251_fu_1325_p3;

assign v_153_fu_1345_p1 = x_f32_252_fu_1338_p3;

assign v_154_fu_1358_p1 = x_f32_253_fu_1351_p3;

assign v_155_fu_1371_p1 = x_f32_254_fu_1364_p3;

assign v_fu_968_p1 = x_f32_fu_961_p3;

assign x_f32_224_fu_974_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_443_reg_1662}, {16'd0}};

assign x_f32_225_fu_987_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_445_reg_1667}, {16'd0}};

assign x_f32_226_fu_1000_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_447_reg_1672}, {16'd0}};

assign x_f32_227_fu_1013_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_449_reg_1677}, {16'd0}};

assign x_f32_228_fu_1026_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_451_reg_1682}, {16'd0}};

assign x_f32_229_fu_1039_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_453_reg_1687}, {16'd0}};

assign x_f32_230_fu_1052_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_455_reg_1692}, {16'd0}};

assign x_f32_231_fu_1065_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_457_reg_1697}, {16'd0}};

assign x_f32_232_fu_1078_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_459_reg_1702}, {16'd0}};

assign x_f32_233_fu_1091_p3 = {{p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_reg_1707}, {16'd0}};

assign x_f32_234_fu_1104_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_reg_1712}, {16'd0}};

assign x_f32_235_fu_1117_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_89_reg_1717}, {16'd0}};

assign x_f32_236_fu_1130_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_90_reg_1722}, {16'd0}};

assign x_f32_237_fu_1143_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_91_reg_1727}, {16'd0}};

assign x_f32_238_fu_1156_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_93_reg_1732}, {16'd0}};

assign x_f32_239_fu_1169_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_461_reg_1737}, {16'd0}};

assign x_f32_240_fu_1182_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_463_reg_1742}, {16'd0}};

assign x_f32_241_fu_1195_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_465_reg_1747}, {16'd0}};

assign x_f32_242_fu_1208_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_467_reg_1752}, {16'd0}};

assign x_f32_243_fu_1221_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_469_reg_1757}, {16'd0}};

assign x_f32_244_fu_1234_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_471_reg_1762}, {16'd0}};

assign x_f32_245_fu_1247_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_473_reg_1767}, {16'd0}};

assign x_f32_246_fu_1260_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_475_reg_1772}, {16'd0}};

assign x_f32_247_fu_1273_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_477_reg_1777}, {16'd0}};

assign x_f32_248_fu_1286_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_479_reg_1782}, {16'd0}};

assign x_f32_249_fu_1299_p3 = {{p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_6_reg_1787}, {16'd0}};

assign x_f32_250_fu_1312_p3 = {{activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_long_unsigned_int128_signed_char_double_6_reg_1792}, {16'd0}};

assign x_f32_251_fu_1325_p3 = {{activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_l_unsigned_int128_signed_char_double_6_reg_1797}, {16'd0}};

assign x_f32_252_fu_1338_p3 = {{activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_lo_signed_char_double_6_reg_1802}, {16'd0}};

assign x_f32_253_fu_1351_p3 = {{activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_loa_double_6_reg_1807}, {16'd0}};

assign x_f32_254_fu_1364_p3 = {{activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_load_6_reg_1812}, {16'd0}};

assign x_f32_fu_961_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_441_reg_1657}, {16'd0}};

assign zext_ln363_1_fu_910_p1 = or_ln2_fu_902_p3;

assign zext_ln363_fu_862_p1 = lshr_ln1_fu_852_p4;

assign zext_ln364_1_fu_920_p1 = add_ln363_1_fu_914_p2;

assign zext_ln364_fu_872_p1 = add_ln363_fu_866_p2;

endmodule //activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_351_22
