

================================================================
== Vivado HLS Report for 'phasm'
================================================================
* Date:           Mon Dec 21 15:45:33 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        mod_sub
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|     4.715|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.71>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %period_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str143, i32 0, i32 0, [1 x i8]* @p_str144, [1 x i8]* @p_str145, [1 x i8]* @p_str146, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str147, [11 x i8]* @ScalarProp_str)"   --->   Operation 2 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (3.40ns)   --->   "%period_V_read = call i8 @_ssdm_op_Read.ap_fifo.i8P(i8* %period_V)" [../sources/mod_sub.cpp:46]   --->   Operation 3 'read' 'period_V_read' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../sources/mod_sub.cpp:42->../sources/mod_sub.cpp:19]   --->   Operation 4 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%t_V = load i8* @count_V, align 1" [../sources/mod_sub.cpp:46->../sources/mod_sub.cpp:19]   --->   Operation 5 'load' 't_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.31ns)   --->   "%icmp_ln879 = icmp eq i8 %t_V, %period_V_read" [../sources/mod_sub.cpp:46->../sources/mod_sub.cpp:19]   --->   Operation 6 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_val_i = load i1* @tmp, align 1" [../sources/mod_sub.cpp:48->../sources/mod_sub.cpp:19]   --->   Operation 7 'load' 'tmp_val_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %0, label %1" [../sources/mod_sub.cpp:46->../sources/mod_sub.cpp:19]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.30ns)   --->   "%add_ln700 = add i8 %t_V, 1" [../sources/mod_sub.cpp:52->../sources/mod_sub.cpp:19]   --->   Operation 9 'add' 'add_ln700' <Predicate = (!icmp_ln879)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "br label %.exit"   --->   Operation 10 'br' <Predicate = (!icmp_ln879)> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.80ns)   --->   "%xor_ln48 = xor i1 %tmp_val_i, true" [../sources/mod_sub.cpp:48->../sources/mod_sub.cpp:19]   --->   Operation 11 'xor' 'xor_ln48' <Predicate = (icmp_ln879)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "store i1 %xor_ln48, i1* @tmp, align 1" [../sources/mod_sub.cpp:48->../sources/mod_sub.cpp:19]   --->   Operation 12 'store' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "br label %.exit" [../sources/mod_sub.cpp:50->../sources/mod_sub.cpp:19]   --->   Operation 13 'br' <Predicate = (icmp_ln879)> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%flag_write_assign = phi i1 [ %xor_ln48, %0 ], [ %tmp_val_i, %1 ]" [../sources/mod_sub.cpp:48->../sources/mod_sub.cpp:19]   --->   Operation 14 'phi' 'flag_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%storemerge_i = phi i8 [ 0, %0 ], [ %add_ln700, %1 ]" [../sources/mod_sub.cpp:52->../sources/mod_sub.cpp:19]   --->   Operation 15 'phi' 'storemerge_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "store i8 %storemerge_i, i8* @count_V, align 1" [../sources/mod_sub.cpp:49->../sources/mod_sub.cpp:19]   --->   Operation 16 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "ret i1 %flag_write_assign" [../sources/mod_sub.cpp:19]   --->   Operation 17 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 12.5ns.

 <State 1>: 4.71ns
The critical path consists of the following:
	fifo read on port 'period_V' (../sources/mod_sub.cpp:46) [5]  (3.4 ns)
	'icmp' operation ('icmp_ln879', ../sources/mod_sub.cpp:46->../sources/mod_sub.cpp:19) [8]  (1.31 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
