#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Jun  3 09:43:34 2022
# Process ID: 8280
# Current directory: D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1
# Command line: vivado.exe -log top_cpu.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_cpu.tcl
# Log file: D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/top_cpu.vds
# Journal file: D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_cpu.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/vivado/project/create_core_i2c'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
Command: synth_design -top top_cpu -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t-ffg900'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13596 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 617.875 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_cpu' [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/new/top_cpu.v:3]
INFO: [Synth 8-638] synthesizing module 'design_1' [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_apb_bridge_0_0' [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/realtime/design_1_axi_apb_bridge_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_apb_bridge_0_0' (1#1) [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/realtime/design_1_axi_apb_bridge_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_0_0' [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/hdl/design_1.v:375]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1CA5Z32' [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/hdl/design_1.v:831]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1CA5Z32' (2#1) [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/hdl/design_1.v:831]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_I4GRPB' [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/hdl/design_1.v:956]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_I4GRPB' (3#1) [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/hdl/design_1.v:956]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_O7FAN0' [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/hdl/design_1.v:1322]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_O7FAN0' (4#1) [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/hdl/design_1.v:1322]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (5#1) [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_0' requires 40 connections, but only 38 given [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/hdl/design_1.v:790]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_0_0' (6#1) [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/hdl/design_1.v:375]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_uartlite_0_0' (7#1) [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/realtime/design_1_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'design_1_axi_uartlite_0_0' requires 22 connections, but only 21 given [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/hdl/design_1.v:234]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1_0' (8#1) [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_mdm_1_0' (9#1) [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/realtime/design_1_microblaze_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_0' (10#1) [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/realtime/design_1_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'design_1_microblaze_0_0' requires 52 connections, but only 51 given [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/hdl/design_1.v:275]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/hdl/design_1.v:1088]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_bram_if_cntlr_0' (11#1) [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/realtime/design_1_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_v10_0' (12#1) [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/realtime/design_1_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'design_1_dlmb_v10_0' requires 25 connections, but only 24 given [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/hdl/design_1.v:1234]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_bram_if_cntlr_0' (13#1) [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/realtime/design_1_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_v10_0' (14#1) [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/realtime/design_1_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'design_1_ilmb_v10_0' requires 25 connections, but only 24 given [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/hdl/design_1.v:1280]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/realtime/design_1_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_0' (15#1) [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/realtime/design_1_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (16#1) [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/hdl/design_1.v:1088]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/realtime/design_1_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_clk_wiz_1_100M_0' (17#1) [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/realtime/design_1_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'design_1_rst_clk_wiz_1_100M_0' requires 10 connections, but only 9 given [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/hdl/design_1.v:349]
INFO: [Synth 8-638] synthesizing module 'design_1_top_core_i2c_0_0' [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/realtime/design_1_top_core_i2c_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_core_i2c_0_0' (18#1) [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/realtime/design_1_top_core_i2c_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1' (19#1) [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/new/top_cpu.v:26]
INFO: [Synth 8-638] synthesizing module 'ila_0' [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/realtime/ila_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (20#1) [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/realtime/ila_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'top_cpu' (21#1) [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/new/top_cpu.v:3]
WARNING: [Synth 8-3917] design top_cpu has port cs driven by constant 1
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 617.875 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 617.875 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/dcp29/design_1_microblaze_0_0_in_context.xdc] for cell 'top_cpu/microblaze_0'
Finished Parsing XDC File [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/dcp29/design_1_microblaze_0_0_in_context.xdc] for cell 'top_cpu/microblaze_0'
Parsing XDC File [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/dcp31/design_1_mdm_1_0_in_context.xdc] for cell 'top_cpu/mdm_1'
Finished Parsing XDC File [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/dcp31/design_1_mdm_1_0_in_context.xdc] for cell 'top_cpu/mdm_1'
Parsing XDC File [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/dcp33/design_1_clk_wiz_1_0_in_context.xdc] for cell 'top_cpu/clk_wiz_1'
Finished Parsing XDC File [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/dcp33/design_1_clk_wiz_1_0_in_context.xdc] for cell 'top_cpu/clk_wiz_1'
Parsing XDC File [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/dcp35/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'top_cpu/rst_clk_wiz_1_100M'
Finished Parsing XDC File [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/dcp35/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'top_cpu/rst_clk_wiz_1_100M'
Parsing XDC File [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/dcp37/design_1_axi_apb_bridge_0_0_in_context.xdc] for cell 'top_cpu/axi_apb_bridge_0'
Finished Parsing XDC File [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/dcp37/design_1_axi_apb_bridge_0_0_in_context.xdc] for cell 'top_cpu/axi_apb_bridge_0'
Parsing XDC File [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/dcp39/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'top_cpu/axi_uartlite_0'
Finished Parsing XDC File [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/dcp39/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'top_cpu/axi_uartlite_0'
Parsing XDC File [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/dcp41/design_1_top_core_i2c_0_0_in_context.xdc] for cell 'top_cpu/top_core_i2c_0'
Finished Parsing XDC File [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/dcp41/design_1_top_core_i2c_0_0_in_context.xdc] for cell 'top_cpu/top_core_i2c_0'
Parsing XDC File [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/dcp43/design_1_xbar_0_in_context.xdc] for cell 'top_cpu/axi_interconnect_0/xbar'
Finished Parsing XDC File [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/dcp43/design_1_xbar_0_in_context.xdc] for cell 'top_cpu/axi_interconnect_0/xbar'
Parsing XDC File [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/dcp45/design_1_dlmb_v10_0_in_context.xdc] for cell 'top_cpu/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/dcp45/design_1_dlmb_v10_0_in_context.xdc] for cell 'top_cpu/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/dcp47/design_1_ilmb_v10_0_in_context.xdc] for cell 'top_cpu/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/dcp47/design_1_ilmb_v10_0_in_context.xdc] for cell 'top_cpu/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/dcp49/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'top_cpu/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/dcp49/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'top_cpu/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/dcp51/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'top_cpu/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/dcp51/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'top_cpu/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/dcp53/design_1_lmb_bram_0_in_context.xdc] for cell 'top_cpu/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/dcp53/design_1_lmb_bram_0_in_context.xdc] for cell 'top_cpu/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/dcp55/ila_0_in_context.xdc] for cell 'debug'
Finished Parsing XDC File [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/dcp55/ila_0_in_context.xdc] for cell 'debug'
Parsing XDC File [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/constrs_1/new/constr_1.xdc]
Finished Parsing XDC File [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/constrs_1/new/constr_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/constrs_1/new/constr_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_cpu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_cpu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 882.812 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'top_cpu/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 882.812 ; gain = 264.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 882.812 ; gain = 264.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_n. (constraint file  D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/dcp33/design_1_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_n. (constraint file  D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/dcp33/design_1_clk_wiz_1_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for clk_p. (constraint file  D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/dcp33/design_1_clk_wiz_1_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_p. (constraint file  D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/.Xil/Vivado-8280-DESKTOP-6HAUL8U/dcp33/design_1_clk_wiz_1_0_in_context.xdc, line 7).
Applied set_property DONT_TOUCH = true for debug. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_cpu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_cpu/axi_apb_bridge_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_cpu/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_cpu/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_cpu/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_cpu/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_cpu/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_cpu/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_cpu/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_cpu/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_cpu/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_cpu/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_cpu/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_cpu/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_cpu/top_core_i2c_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 882.812 ; gain = 264.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 882.812 ; gain = 264.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design top_cpu has port cs driven by constant 1
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 882.812 ; gain = 264.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'top_cpu/mdm_1/Dbg_Clk_0' to pin 'top_cpu/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'top_cpu/mdm_1/Dbg_Update_0' to pin 'top_cpu/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'top_cpu/clk_wiz_1/clk_out1' to pin 'top_cpu/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'top_cpu/clk_wiz_1/clk_out2' to pin 'top_cpu/clk_wiz_1/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'top_cpu/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'top_cpu/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'top_cpu/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'top_cpu/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 882.812 ; gain = 264.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 882.812 ; gain = 264.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 882.812 ; gain = 264.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 882.812 ; gain = 264.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 882.812 ; gain = 264.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 882.812 ; gain = 264.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 882.812 ; gain = 264.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 882.812 ; gain = 264.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 882.812 ; gain = 264.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_1_xbar_0               |         1|
|2     |design_1_axi_apb_bridge_0_0   |         1|
|3     |design_1_axi_uartlite_0_0     |         1|
|4     |design_1_clk_wiz_1_0          |         1|
|5     |design_1_mdm_1_0              |         1|
|6     |design_1_microblaze_0_0       |         1|
|7     |design_1_rst_clk_wiz_1_100M_0 |         1|
|8     |design_1_top_core_i2c_0_0     |         1|
|9     |design_1_dlmb_bram_if_cntlr_0 |         1|
|10    |design_1_dlmb_v10_0           |         1|
|11    |design_1_ilmb_bram_if_cntlr_0 |         1|
|12    |design_1_ilmb_v10_0           |         1|
|13    |design_1_lmb_bram_0           |         1|
|14    |ila_0                         |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |design_1_axi_apb_bridge_0_0   |     1|
|2     |design_1_axi_uartlite_0_0     |     1|
|3     |design_1_clk_wiz_1_0          |     1|
|4     |design_1_dlmb_bram_if_cntlr_0 |     1|
|5     |design_1_dlmb_v10_0           |     1|
|6     |design_1_ilmb_bram_if_cntlr_0 |     1|
|7     |design_1_ilmb_v10_0           |     1|
|8     |design_1_lmb_bram_0           |     1|
|9     |design_1_mdm_1_0              |     1|
|10    |design_1_microblaze_0_0       |     1|
|11    |design_1_rst_clk_wiz_1_100M_0 |     1|
|12    |design_1_top_core_i2c_0_0     |     1|
|13    |design_1_xbar_0               |     1|
|14    |ila_0                         |     1|
|15    |IBUF                          |     2|
|16    |IOBUF                         |     1|
|17    |OBUF                          |     3|
+------+------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  1192|
|2     |  top_cpu                     |design_1                              |  1186|
|3     |    axi_interconnect_0        |design_1_axi_interconnect_0_0         |   263|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   494|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 882.812 ; gain = 264.938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 882.812 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 882.812 ; gain = 264.938
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

63 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 888.836 ; gain = 521.387
INFO: [Common 17-1381] The checkpoint 'D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.runs/synth_1/top_cpu.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 888.836 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jun  3 09:44:07 2022...
