Name     UC4_kernel0;
Main_In  {Mi::src0, iattr, sop, eop};
Main_Out {Mo::dst0, oattr, sop, eop};
HDL      core0, ###, (xxxt000, xxxt10, xxxt20, xxxt30) = kernel0(src0, iattr, Mi::sop, Mi::eop);
HDL      core1, ###, (xxxt010, xxxt11, xxxt21, xxxt31) = kernel0(xxxt000, xxxt10, xxxt20, xxxt30);
HDL      core2, ###, (xxxt020, xxxt12, xxxt22, xxxt32) = kernel0(xxxt010, xxxt11, xxxt21, xxxt31);
HDL      core3, ###, (dst0, oattr, Mo::sop, Mo::eop) = kernel0(xxxt020, xxxt12, xxxt22, xxxt32);
